
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006548    0.030446    9.940550 2263.206787 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030446    0.000000 2263.206787 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020648    0.045634    2.341494 2265.548096 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045634    0.000000 2265.548096 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.649658 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.649658 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006942    0.031063    2.554771 2270.204346 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031063    0.000000 2270.204346 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.542236 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.542236 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.014648 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.014648 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.021054    0.046160    2.743036 2277.757812 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046160    0.000227 2277.757812 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.009000    0.031069    1.622539 2279.380371 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.031069    0.000000 2279.380371 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008502    0.029251    2.726892 2282.107422 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net263 (net)
                      0.029251    0.000227 2282.107666 ^ output263/A (sky130_fd_sc_hd__buf_2)
     1    0.034159    0.169689    0.191449 2282.299072 ^ output263/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.169740    0.000682 2282.299805 ^ io_west_out[8] (out)
                                           2282.299805   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2282.299805   data arrival time
---------------------------------------------------------------------------------------------
                                           5717.450195   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006548    0.030446    9.940550 2263.206787 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030446    0.000000 2263.206787 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020648    0.045634    2.341494 2265.548096 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045634    0.000000 2265.548096 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.649658 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.649658 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006942    0.031063    2.554771 2270.204346 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031063    0.000000 2270.204346 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.542236 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.542236 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.014648 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.014648 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.021054    0.046160    2.743036 2277.757812 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046160    0.000227 2277.757812 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.009000    0.031069    1.622539 2279.380371 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.031069    0.000000 2279.380371 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.006442    0.026569    2.713478 2282.093994 ^ cell0/SBsouth_out[8] (fpgacell)
                                                         net231 (net)
                      0.026569    0.000227 2282.094238 ^ output231/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170750    0.191221 2282.285400 ^ output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.170802    0.000682 2282.286133 ^ io_south_out[8] (out)
                                           2282.286133   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2282.286133   data arrival time
---------------------------------------------------------------------------------------------
                                           5717.463867   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006548    0.030446    9.940550 2263.206787 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030446    0.000000 2263.206787 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020648    0.045634    2.341494 2265.548096 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045634    0.000000 2265.548096 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.649658 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.649658 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006942    0.031063    2.554771 2270.204346 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031063    0.000000 2270.204346 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.542236 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.542236 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.014648 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.014648 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.021054    0.046160    2.743036 2277.757812 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046160    0.000227 2277.757812 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.006073    0.028045    2.060006 2279.817871 ^ cell1/CBeast_out[8] (fpgacell)
                                                         net167 (net)
                      0.028045    0.000000 2279.817871 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034100    0.169410    0.190994 2280.009033 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.169461    0.000682 2280.009521 ^ io_east_out[8] (out)
                                           2280.009521   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2280.009521   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.740723   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017148    0.046067    9.671112 2262.937256 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046067    0.000000 2262.937256 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011548    0.034340    2.082288 2265.019531 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034340    0.000000 2265.019531 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.096436 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.096436 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017606    0.046855    2.250772 2269.347168 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046855    0.000227 2269.347412 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.431396 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.431396 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.668701 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.668701 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.011954    0.034824    2.115485 2275.784180 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034824    0.000000 2275.784180 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006000    0.027426    1.638909 2277.423096 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.027426    0.000000 2277.423096 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006554    0.027680    2.215984 2279.638916 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net237 (net)
                      0.027680    0.000227 2279.639160 ^ output237/A (sky130_fd_sc_hd__buf_2)
     1    0.034165    0.169722    0.190994 2279.830322 ^ output237/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.169774    0.000682 2279.830811 ^ io_west_out[13] (out)
                                           2279.830811   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.830811   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.919434   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017148    0.046067    9.671112 2262.937256 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046067    0.000000 2262.937256 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011548    0.034340    2.082288 2265.019531 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034340    0.000000 2265.019531 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.096436 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.096436 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017606    0.046855    2.250772 2269.347168 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046855    0.000227 2269.347412 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.431396 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.431396 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.668701 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.668701 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.011954    0.034824    2.115485 2275.784180 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034824    0.000000 2275.784180 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006000    0.027426    1.638909 2277.423096 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.027426    0.000000 2277.423096 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006463    0.027360    2.206207 2279.629150 ^ cell0/SBsouth_out[13] (fpgacell)
                                                         net205 (net)
                      0.027360    0.000227 2279.629395 ^ output205/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170754    0.191449 2279.820801 ^ output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.170806    0.000682 2279.821533 ^ io_south_out[13] (out)
                                           2279.821533   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.821533   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.928711   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016748    0.045185    9.994665 2263.260742 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045185    0.000000 2263.260742 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007648    0.030946    1.788749 2265.049561 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030946    0.000000 2265.049561 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.132568 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.132568 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017206    0.045971    2.342631 2269.475098 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045971    0.000227 2269.475342 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.389404 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.389404 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.791504 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.791504 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.008054    0.031509    1.824674 2275.616211 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031509    0.000000 2275.616211 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.005600    0.032107    1.821263 2277.437500 ^ cell1/SBwest_out[14] (fpgacell)
                                                         bus1_0[14] (net)
                      0.032107    0.000000 2277.437500 ^ cell0/CBeast_in[14] (fpgacell)
     1    0.006463    0.032990    2.116849 2279.554443 ^ cell0/SBwest_out[14] (fpgacell)
                                                         net238 (net)
                      0.032990    0.000227 2279.554688 ^ output238/A (sky130_fd_sc_hd__buf_2)
     1    0.034195    0.169853    0.193040 2279.747559 ^ output238/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[14] (net)
                      0.169905    0.000682 2279.748291 ^ io_west_out[14] (out)
                                           2279.748291   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.748291   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.001465   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016748    0.045185    9.994665 2263.260742 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045185    0.000000 2263.260742 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007648    0.030946    1.788749 2265.049561 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030946    0.000000 2265.049561 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.132568 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.132568 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017206    0.045971    2.342631 2269.475098 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045971    0.000227 2269.475342 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.389404 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.389404 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.791504 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.791504 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.008054    0.031509    1.824674 2275.616211 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031509    0.000000 2275.616211 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.005600    0.032107    1.821263 2277.437500 ^ cell1/SBwest_out[14] (fpgacell)
                                                         bus1_0[14] (net)
                      0.032107    0.000000 2277.437500 ^ cell0/CBeast_in[14] (fpgacell)
     1    0.006682    0.029429    1.988383 2279.426025 ^ cell0/SBsouth_out[14] (fpgacell)
                                                         net206 (net)
                      0.029429    0.000227 2279.426270 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170421    0.192131 2279.618408 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[14] (net)
                      0.170473    0.000682 2279.618896 ^ io_south_out[14] (out)
                                           2279.618896   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.618896   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.131348   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006548    0.030446    9.940550 2263.206787 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030446    0.000000 2263.206787 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020648    0.045634    2.341494 2265.548096 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045634    0.000000 2265.548096 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.649658 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.649658 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006942    0.031063    2.554771 2270.204346 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031063    0.000000 2270.204346 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.542236 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.542236 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.014648 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.014648 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.021054    0.046160    2.743036 2277.757812 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046160    0.000227 2277.757812 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.006383    0.026492    1.608441 2279.366455 ^ cell1/SBsouth_out[8] (fpgacell)
                                                         net217 (net)
                      0.026492    0.000227 2279.366699 ^ output217/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170750    0.191221 2279.557861 ^ output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.170802    0.000682 2279.558594 ^ io_south_out[24] (out)
                                           2279.558594   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.558594   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.191406   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028048    0.067158   10.079021 2263.345215 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067158    0.000227 2263.345459 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008248    0.034879    1.771696 2265.117188 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034879    0.000000 2265.117188 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.241943 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.241943 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028429    0.067814    2.325351 2269.567139 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067814    0.000227 2269.567383 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.444092 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.444092 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.630859 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.630859 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008654    0.035411    1.771468 2275.402344 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035411    0.000000 2275.402344 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005200    0.034030    1.893113 2277.295410 ^ cell1/SBwest_out[15] (fpgacell)
                                                         bus1_0[15] (net)
                      0.034030    0.000000 2277.295410 ^ cell0/CBeast_in[15] (fpgacell)
     1    0.006522    0.035672    1.983381 2279.278809 ^ cell0/SBwest_out[15] (fpgacell)
                                                         net239 (net)
                      0.035672    0.000000 2279.278809 ^ output239/A (sky130_fd_sc_hd__buf_2)
     1    0.034162    0.169694    0.193950 2279.472656 ^ output239/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[15] (net)
                      0.169745    0.000682 2279.473389 ^ io_west_out[15] (out)
                                           2279.473389   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.473389   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.276855   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017848    0.047871   10.049234 2263.315430 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047871    0.000000 2263.315430 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011248    0.035398    1.777380 2265.092773 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035398    0.000000 2265.092773 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.172852 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.172852 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018306    0.048653    2.351726 2269.524414 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048653    0.000227 2269.524658 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.543457 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.543457 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.643799 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.643799 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011654    0.036045    1.760100 2275.403809 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.036045    0.000000 2275.403809 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006500    0.036580    1.908120 2277.312012 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036580    0.000000 2277.312012 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.007408    0.037351    1.959279 2279.271240 ^ cell0/SBwest_out[12] (fpgacell)
                                                         net236 (net)
                      0.037351    0.000227 2279.271484 ^ output236/A (sky130_fd_sc_hd__buf_2)
     1    0.034227    0.169991    0.194859 2279.466309 ^ output236/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.170043    0.000682 2279.467041 ^ io_west_out[12] (out)
                                           2279.467041   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.467041   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.283203   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028048    0.067158   10.079021 2263.345215 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067158    0.000227 2263.345459 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008248    0.034879    1.771696 2265.117188 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034879    0.000000 2265.117188 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.241943 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.241943 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028429    0.067814    2.325351 2269.567139 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067814    0.000227 2269.567383 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.444092 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.444092 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.630859 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.630859 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008654    0.035411    1.771468 2275.402344 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035411    0.000000 2275.402344 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005200    0.034030    1.893113 2277.295410 ^ cell1/SBwest_out[15] (fpgacell)
                                                         bus1_0[15] (net)
                      0.034030    0.000000 2277.295410 ^ cell0/CBeast_in[15] (fpgacell)
     1    0.005542    0.030691    1.871285 2279.166748 ^ cell0/SBsouth_out[15] (fpgacell)
                                                         net207 (net)
                      0.030691    0.000227 2279.166992 ^ output207/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170747    0.192813 2279.359863 ^ output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[15] (net)
                      0.170799    0.000682 2279.360352 ^ io_south_out[15] (out)
                                           2279.360352   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.360352   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.389648   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017848    0.047871   10.049234 2263.315430 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047871    0.000000 2263.315430 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011248    0.035398    1.777380 2265.092773 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035398    0.000000 2265.092773 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.172852 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.172852 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018306    0.048653    2.351726 2269.524414 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048653    0.000227 2269.524658 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.543457 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.543457 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.643799 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.643799 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011654    0.036045    1.760100 2275.403809 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.036045    0.000000 2275.403809 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006500    0.036580    1.908120 2277.312012 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036580    0.000000 2277.312012 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.006382    0.027905    1.708941 2279.020996 ^ cell0/SBsouth_out[12] (fpgacell)
                                                         net204 (net)
                      0.027905    0.000227 2279.021240 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170753    0.191676 2279.212891 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.170805    0.000682 2279.213623 ^ io_south_out[12] (out)
                                           2279.213623   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.213623   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.536133   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007248    0.032866   10.196572 2263.462646 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032866    0.000000 2263.462646 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018148    0.041945    1.529770 2264.992432 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041945    0.000000 2264.992432 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.078613 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.078613 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007642    0.033469    2.261004 2269.339600 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033469    0.000000 2269.339600 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.895264 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.895264 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.241699 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.241699 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018554    0.042482    1.643230 2274.884766 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042482    0.000227 2274.885010 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007800    0.029631    1.686885 2276.572021 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.029631    0.000000 2276.572021 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.006423    0.027108    1.950639 2278.522461 ^ cell0/SBwest_out[9] (fpgacell)
                                                         net264 (net)
                      0.027108    0.000227 2278.522705 ^ output264/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.169669    0.190767 2278.713623 ^ output264/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.169720    0.000682 2278.714355 ^ io_west_out[9] (out)
                                           2278.714355   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.714355   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.035645   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007248    0.032866   10.196572 2263.462646 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032866    0.000000 2263.462646 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018148    0.041945    1.529770 2264.992432 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041945    0.000000 2264.992432 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.078613 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.078613 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007642    0.033469    2.261004 2269.339600 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033469    0.000000 2269.339600 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.895264 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.895264 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.241699 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.241699 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018554    0.042482    1.643230 2274.884766 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042482    0.000227 2274.885010 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007800    0.029631    1.686885 2276.572021 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.029631    0.000000 2276.572021 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.006922    0.026868    1.912667 2278.484619 ^ cell0/SBsouth_out[9] (fpgacell)
                                                         net232 (net)
                      0.026868    0.000227 2278.484863 ^ output232/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170755    0.191449 2278.676270 ^ output232/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.170807    0.000682 2278.677002 ^ io_south_out[9] (out)
                                           2278.677002   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.677002   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.072754   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017148    0.046067    9.671112 2262.937256 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046067    0.000000 2262.937256 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011548    0.034340    2.082288 2265.019531 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034340    0.000000 2265.019531 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.096436 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.096436 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017606    0.046855    2.250772 2269.347168 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046855    0.000227 2269.347412 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.431396 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.431396 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.668701 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.668701 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.011954    0.034824    2.115485 2275.784180 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034824    0.000000 2275.784180 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.005965    0.027640    2.058641 2277.842773 ^ cell1/CBeast_out[13] (fpgacell)
                                                         net141 (net)
                      0.027640    0.000000 2277.842773 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.034226    0.170007    0.191221 2278.033936 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.170059    0.000682 2278.034668 ^ io_east_out[13] (out)
                                           2278.034668   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.034668   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.715332   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016748    0.045185    9.994665 2263.260742 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045185    0.000000 2263.260742 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007648    0.030946    1.788749 2265.049561 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030946    0.000000 2265.049561 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.132568 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.132568 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017206    0.045971    2.342631 2269.475098 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045971    0.000227 2269.475342 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.389404 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.389404 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.791504 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.791504 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.008054    0.031509    1.824674 2275.616211 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031509    0.000000 2275.616211 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.006774    0.029656    2.064780 2277.681152 ^ cell1/CBeast_out[14] (fpgacell)
                                                         net142 (net)
                      0.029656    0.000000 2277.681152 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.034022    0.169040    0.191221 2277.872314 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[14] (net)
                      0.169090    0.000682 2277.873047 ^ io_east_out[14] (out)
                                           2277.873047   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.873047   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.876953   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008948    0.035159   10.100393 2263.366455 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035159    0.000000 2263.366455 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018248    0.041725    1.444732 2264.811279 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041725    0.000000 2264.811279 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.860596 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.860596 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009406    0.035777    2.090474 2268.951172 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035777    0.000000 2268.951172 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.450928 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.450928 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.686768 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.686768 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018709    0.042338    1.461558 2274.148438 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042338    0.000227 2274.148682 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006500    0.027965    1.655962 2275.804443 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.027965    0.000000 2275.804443 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.006522    0.027455    1.845137 2277.649658 ^ cell0/SBwest_out[10] (fpgacell)
                                                         net234 (net)
                      0.027455    0.000000 2277.649658 ^ output234/A (sky130_fd_sc_hd__buf_2)
     1    0.034170    0.169746    0.190994 2277.840576 ^ output234/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.169798    0.000682 2277.841309 ^ io_west_out[10] (out)
                                           2277.841309   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.841309   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.908691   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008948    0.035159   10.100393 2263.366455 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035159    0.000000 2263.366455 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018248    0.041725    1.444732 2264.811279 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041725    0.000000 2264.811279 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.860596 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.860596 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009406    0.035777    2.090474 2268.951172 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035777    0.000000 2268.951172 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.450928 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.450928 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.686768 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.686768 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018709    0.042338    1.461558 2274.148438 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042338    0.000227 2274.148682 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006500    0.027965    1.655962 2275.804443 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.027965    0.000000 2275.804443 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007542    0.027158    1.776471 2277.581055 ^ cell0/SBsouth_out[10] (fpgacell)
                                                         net202 (net)
                      0.027158    0.000227 2277.581299 ^ output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170425    0.191221 2277.772461 ^ output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.170477    0.000682 2277.773193 ^ io_south_out[10] (out)
                                           2277.773193   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.773193   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.977051   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006548    0.030446    9.940550 2263.206787 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030446    0.000000 2263.206787 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020648    0.045634    2.341494 2265.548096 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045634    0.000000 2265.548096 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.649658 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.649658 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006942    0.031063    2.554771 2270.204346 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031063    0.000000 2270.204346 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.542236 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.542236 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.014648 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.014648 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.005339    0.028419    2.551815 2277.566406 ^ cell3/CBnorth_out[8] (fpgacell)
                                                         net185 (net)
                      0.028419    0.000000 2277.566406 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.170456    0.191676 2277.758057 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.170509    0.000682 2277.758789 ^ io_north_out[24] (out)
                                           2277.758789   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.758789   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.991699   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028048    0.067158   10.079021 2263.345215 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067158    0.000227 2263.345459 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008248    0.034879    1.771696 2265.117188 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034879    0.000000 2265.117188 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.241943 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.241943 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028429    0.067814    2.325351 2269.567139 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067814    0.000227 2269.567383 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.444092 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.444092 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.630859 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.630859 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008654    0.035411    1.771468 2275.402344 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035411    0.000000 2275.402344 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005965    0.028163    2.122079 2277.524414 ^ cell1/CBeast_out[15] (fpgacell)
                                                         net143 (net)
                      0.028163    0.000000 2277.524414 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.033927    0.168602    0.190312 2277.714600 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[15] (net)
                      0.168651    0.000682 2277.715332 ^ io_east_out[15] (out)
                                           2277.715332   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.715332   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.034668   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017848    0.047871   10.049234 2263.315430 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047871    0.000000 2263.315430 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011248    0.035398    1.777380 2265.092773 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035398    0.000000 2265.092773 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.172852 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.172852 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018306    0.048653    2.351726 2269.524414 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048653    0.000227 2269.524658 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.543457 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.543457 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.643799 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.643799 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011654    0.036045    1.760100 2275.403809 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.036045    0.000000 2275.403809 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006665    0.028670    2.061597 2277.465576 ^ cell1/CBeast_out[12] (fpgacell)
                                                         net140 (net)
                      0.028670    0.000000 2277.465576 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.033955    0.168727    0.190767 2277.656250 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.168777    0.000682 2277.656982 ^ io_east_out[12] (out)
                                           2277.656982   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.656982   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.093262   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006548    0.030446    9.940550 2263.206787 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030446    0.000000 2263.206787 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020648    0.045634    2.341494 2265.548096 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045634    0.000000 2265.548096 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.649658 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.649658 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006942    0.031063    2.554771 2270.204346 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031063    0.000000 2270.204346 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.542236 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.542236 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.014648 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.014648 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.006083    0.028060    2.442675 2277.457275 ^ cell3/CBeast_out[8] (fpgacell)
                                                         net153 (net)
                      0.028060    0.000000 2277.457275 ^ output153/A (sky130_fd_sc_hd__buf_2)
     1    0.033954    0.168726    0.190539 2277.647949 ^ output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.168776    0.000682 2277.648438 ^ io_east_out[24] (out)
                                           2277.648438   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.648438   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.101562   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017148    0.046067    9.671112 2262.937256 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046067    0.000000 2262.937256 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011548    0.034340    2.082288 2265.019531 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034340    0.000000 2265.019531 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.096436 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.096436 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017606    0.046855    2.250772 2269.347168 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046855    0.000227 2269.347412 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.431396 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.431396 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.668701 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.668701 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.011954    0.034824    2.115485 2275.784180 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034824    0.000000 2275.784180 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006400    0.027278    1.629815 2277.413818 ^ cell1/SBsouth_out[13] (fpgacell)
                                                         net222 (net)
                      0.027278    0.000227 2277.414062 ^ output222/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170754    0.191449 2277.605469 ^ output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.170806    0.000682 2277.606201 ^ io_south_out[29] (out)
                                           2277.606201   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.606201   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.144043   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021048    0.054026    9.966698 2263.232910 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054026    0.000000 2263.232910 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010148    0.031121    1.419721 2264.652588 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031121    0.000000 2264.652588 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.724609 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.724609 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021442    0.054691    2.153683 2268.878418 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054691    0.000227 2268.878418 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.336670 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.336670 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.474365 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.474365 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010554    0.031941    1.511125 2273.985596 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.031941    0.000000 2273.985596 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006900    0.028488    1.644367 2275.629883 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.028488    0.000000 2275.629883 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.006463    0.027326    1.721673 2277.351562 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net235 (net)
                      0.027326    0.000227 2277.351807 ^ output235/A (sky130_fd_sc_hd__buf_2)
     1    0.034095    0.169397    0.190539 2277.542480 ^ output235/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.169448    0.000682 2277.542969 ^ io_west_out[11] (out)
                                           2277.542969   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.542969   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.207031   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021048    0.054026    9.966698 2263.232910 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054026    0.000000 2263.232910 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010148    0.031121    1.419721 2264.652588 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031121    0.000000 2264.652588 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.724609 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.724609 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021442    0.054691    2.153683 2268.878418 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054691    0.000227 2268.878418 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.336670 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.336670 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.474365 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.474365 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010554    0.031941    1.511125 2273.985596 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.031941    0.000000 2273.985596 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006900    0.028488    1.644367 2275.629883 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.028488    0.000000 2275.629883 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.005890    0.025579    1.677790 2277.307617 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net203 (net)
                      0.025579    0.000227 2277.307861 ^ output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170752    0.190767 2277.498779 ^ output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.170804    0.000682 2277.499512 ^ io_south_out[11] (out)
                                           2277.499512   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.499512   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.250488   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016748    0.045185    9.994665 2263.260742 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045185    0.000000 2263.260742 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007648    0.030946    1.788749 2265.049561 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030946    0.000000 2265.049561 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.132568 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.132568 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017206    0.045971    2.342631 2269.475098 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045971    0.000227 2269.475342 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.389404 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.389404 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.791504 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.791504 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.008054    0.031509    1.824674 2275.616211 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031509    0.000000 2275.616211 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.006583    0.029271    1.694161 2277.310547 ^ cell1/SBsouth_out[14] (fpgacell)
                                                         net224 (net)
                      0.029271    0.000227 2277.310791 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170421    0.192131 2277.502930 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[30] (net)
                      0.170473    0.000682 2277.503418 ^ io_south_out[30] (out)
                                           2277.503418   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.503418   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.246582   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028048    0.067158   10.079021 2263.345215 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067158    0.000227 2263.345459 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008248    0.034879    1.771696 2265.117188 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034879    0.000000 2265.117188 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.241943 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.241943 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028429    0.067814    2.325351 2269.567139 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067814    0.000227 2269.567383 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.444092 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.444092 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.630859 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.630859 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008654    0.035411    1.771468 2275.402344 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035411    0.000000 2275.402344 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005483    0.030585    1.783519 2277.185791 ^ cell1/SBsouth_out[15] (fpgacell)
                                                         net225 (net)
                      0.030585    0.000227 2277.186035 ^ output225/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170747    0.192813 2277.378906 ^ output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[31] (net)
                      0.170800    0.000682 2277.379639 ^ io_south_out[31] (out)
                                           2277.379639   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.379639   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.370605   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017848    0.047871   10.049234 2263.315430 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047871    0.000000 2263.315430 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011248    0.035398    1.777380 2265.092773 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035398    0.000000 2265.092773 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.172852 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.172852 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018306    0.048653    2.351726 2269.524414 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048653    0.000227 2269.524658 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.543457 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.543457 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.643799 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.643799 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011654    0.036045    1.760100 2275.403809 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.036045    0.000000 2275.403809 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006283    0.027745    1.659146 2277.062988 ^ cell1/SBsouth_out[12] (fpgacell)
                                                         net221 (net)
                      0.027745    0.000227 2277.063232 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170753    0.191676 2277.254883 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.170805    0.000682 2277.255615 ^ io_south_out[28] (out)
                                           2277.255615   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.255615   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.494629   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007248    0.032866   10.196572 2263.462646 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032866    0.000000 2263.462646 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018148    0.041945    1.529770 2264.992432 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041945    0.000000 2264.992432 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.078613 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.078613 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007642    0.033469    2.261004 2269.339600 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033469    0.000000 2269.339600 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.895264 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.895264 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.241699 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.241699 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018554    0.042482    1.643230 2274.884766 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042482    0.000227 2274.885010 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007465    0.029664    2.067054 2276.952148 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net168 (net)
                      0.029664    0.000000 2276.952148 ^ output168/A (sky130_fd_sc_hd__buf_2)
     1    0.034022    0.169041    0.191221 2277.143311 ^ output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.169091    0.000682 2277.144043 ^ io_east_out[9] (out)
                                           2277.144043   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.144043   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.606445   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007248    0.032866   10.196572 2263.462646 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032866    0.000000 2263.462646 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018148    0.041945    1.529770 2264.992432 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041945    0.000000 2264.992432 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.078613 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.078613 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007642    0.033469    2.261004 2269.339600 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033469    0.000000 2269.339600 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.895264 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.895264 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.241699 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.241699 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018554    0.042482    1.643230 2274.884766 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042482    0.000227 2274.885010 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007308    0.027361    1.647550 2276.532715 ^ cell1/SBsouth_out[9] (fpgacell)
                                                         net218 (net)
                      0.027361    0.000227 2276.532715 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.034501    0.171304    0.191903 2276.724854 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.171358    0.000909 2276.725586 ^ io_south_out[25] (out)
                                           2276.725586   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.725586   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.024902   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008948    0.035159   10.100393 2263.366455 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035159    0.000000 2263.366455 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018248    0.041725    1.444732 2264.811279 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041725    0.000000 2264.811279 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.860596 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.860596 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009406    0.035777    2.090474 2268.951172 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035777    0.000000 2268.951172 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.450928 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.450928 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.686768 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.686768 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018709    0.042338    1.461558 2274.148438 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042338    0.000227 2274.148682 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007065    0.028969    2.030447 2276.178955 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net138 (net)
                      0.028969    0.000000 2276.178955 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.033936    0.168638    0.190767 2276.369873 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.168688    0.000682 2276.370605 ^ io_east_out[10] (out)
                                           2276.370605   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.370605   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.379395   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016748    0.045185    9.994665 2263.260742 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045185    0.000000 2263.260742 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007648    0.030946    1.788749 2265.049561 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030946    0.000000 2265.049561 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.132568 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.132568 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017206    0.045971    2.342631 2269.475098 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045971    0.000227 2269.475342 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.389404 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.389404 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.791504 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.791504 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.005658    0.027486    2.324214 2276.115723 ^ cell3/CBnorth_out[14] (fpgacell)
                                                         net192 (net)
                      0.027486    0.000000 2276.115723 ^ output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034423    0.170936    0.191676 2276.307617 ^ output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[30] (net)
                      0.170989    0.000682 2276.308105 ^ io_north_out[30] (out)
                                           2276.308105   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.308105   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.441895   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021048    0.054026    9.966698 2263.232910 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054026    0.000000 2263.232910 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010148    0.031121    1.419721 2264.652588 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031121    0.000000 2264.652588 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.724609 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.724609 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021442    0.054691    2.153683 2268.878418 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054691    0.000227 2268.878418 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.336670 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.336670 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.474365 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.474365 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010554    0.031941    1.511125 2273.985596 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.031941    0.000000 2273.985596 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006073    0.027273    2.051820 2276.037354 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net139 (net)
                      0.027273    0.000000 2276.037354 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.034026    0.169065    0.190312 2276.227783 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.169115    0.000682 2276.228271 ^ io_east_out[11] (out)
                                           2276.228271   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.228271   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.521484   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016748    0.045185    9.994665 2263.260742 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045185    0.000000 2263.260742 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007648    0.030946    1.788749 2265.049561 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030946    0.000000 2265.049561 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.132568 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.132568 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017206    0.045971    2.342631 2269.475098 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045971    0.000227 2269.475342 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.389404 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.389404 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.791504 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.791504 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.006771    0.029651    2.217803 2276.009521 ^ cell3/CBeast_out[14] (fpgacell)
                                                         net160 (net)
                      0.029651    0.000000 2276.009521 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.033984    0.168864    0.191221 2276.200684 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[30] (net)
                      0.168914    0.000682 2276.201416 ^ io_east_out[30] (out)
                                           2276.201416   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.201416   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.548340   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017848    0.047871   10.049234 2263.315430 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047871    0.000000 2263.315430 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011248    0.035398    1.777380 2265.092773 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035398    0.000000 2265.092773 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.172852 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.172852 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018306    0.048653    2.351726 2269.524414 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048653    0.000227 2269.524658 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.543457 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.543457 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.643799 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.643799 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.006219    0.029611    2.332399 2275.976318 ^ cell3/CBnorth_out[12] (fpgacell)
                                                         net189 (net)
                      0.029611    0.000000 2275.976318 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.170270    0.192131 2276.168457 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.170322    0.000682 2276.168945 ^ io_north_out[28] (out)
                                           2276.168945   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.168945   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.581055   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028048    0.067158   10.079021 2263.345215 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067158    0.000227 2263.345459 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008248    0.034879    1.771696 2265.117188 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034879    0.000000 2265.117188 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.241943 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.241943 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028429    0.067814    2.325351 2269.567139 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067814    0.000227 2269.567383 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.444092 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.444092 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.630859 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.630859 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.006139    0.032450    2.290790 2275.921631 ^ cell3/CBnorth_out[15] (fpgacell)
                                                         net193 (net)
                      0.032450    0.000000 2275.921631 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034386    0.170751    0.193495 2276.115234 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[31] (net)
                      0.170804    0.000682 2276.115723 ^ io_north_out[31] (out)
                                           2276.115723   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.115723   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.634277   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017148    0.046067    9.671112 2262.937256 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046067    0.000000 2262.937256 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011548    0.034340    2.082288 2265.019531 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034340    0.000000 2265.019531 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.096436 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.096436 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017606    0.046855    2.250772 2269.347168 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046855    0.000227 2269.347412 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.431396 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.431396 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.668701 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.668701 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.005419    0.027324    2.231218 2275.899902 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net190 (net)
                      0.027324    0.000000 2275.899902 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034567    0.171604    0.192131 2276.092041 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.171657    0.000909 2276.092773 ^ io_north_out[29] (out)
                                           2276.092773   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.092773   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.657227   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017148    0.046067    9.671112 2262.937256 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046067    0.000000 2262.937256 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011548    0.034340    2.082288 2265.019531 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034340    0.000000 2265.019531 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.096436 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.096436 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017606    0.046855    2.250772 2269.347168 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046855    0.000227 2269.347412 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.431396 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.431396 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.668701 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.668701 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.006176    0.027981    2.120942 2275.789551 ^ cell3/CBeast_out[13] (fpgacell)
                                                         net158 (net)
                      0.027981    0.000000 2275.789551 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.033971    0.168806    0.190539 2275.979980 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.168856    0.000682 2275.980713 ^ io_east_out[29] (out)
                                           2275.980713   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.980713   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.769531   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017848    0.047871   10.049234 2263.315430 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047871    0.000000 2263.315430 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011248    0.035398    1.777380 2265.092773 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035398    0.000000 2265.092773 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.172852 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.172852 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018306    0.048653    2.351726 2269.524414 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048653    0.000227 2269.524658 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.543457 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.543457 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.643799 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.643799 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.006896    0.029044    2.125489 2275.769287 ^ cell3/CBeast_out[12] (fpgacell)
                                                         net157 (net)
                      0.029044    0.000000 2275.769287 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034130    0.169548    0.191449 2275.960693 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.169599    0.000682 2275.961426 ^ io_east_out[28] (out)
                                           2275.961426   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.961426   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.788574   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008948    0.035159   10.100393 2263.366455 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035159    0.000000 2263.366455 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018248    0.041725    1.444732 2264.811279 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041725    0.000000 2264.811279 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.860596 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.860596 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009406    0.035777    2.090474 2268.951172 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035777    0.000000 2268.951172 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.450928 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.450928 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.686768 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.686768 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018709    0.042338    1.461558 2274.148438 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042338    0.000227 2274.148682 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007658    0.027289    1.587750 2275.736328 ^ cell1/SBsouth_out[10] (fpgacell)
                                                         net219 (net)
                      0.027289    0.000227 2275.736572 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.034398    0.170813    0.191449 2275.927979 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.170865    0.000682 2275.928711 ^ io_south_out[26] (out)
                                           2275.928711   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.928711   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.821289   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028048    0.067158   10.079021 2263.345215 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067158    0.000227 2263.345459 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008248    0.034879    1.771696 2265.117188 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034879    0.000000 2265.117188 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.241943 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.241943 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028429    0.067814    2.325351 2269.567139 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067814    0.000227 2269.567383 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.444092 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.444092 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.630859 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.630859 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.006101    0.028382    2.079105 2275.709961 ^ cell3/CBeast_out[15] (fpgacell)
                                                         net161 (net)
                      0.028382    0.000000 2275.709961 ^ output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034192    0.169845    0.191221 2275.901123 ^ output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[31] (net)
                      0.169896    0.000682 2275.901855 ^ io_east_out[31] (out)
                                           2275.901855   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.901855   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.848145   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021048    0.054026    9.966698 2263.232910 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054026    0.000000 2263.232910 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010148    0.031121    1.419721 2264.652588 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031121    0.000000 2264.652588 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.724609 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.724609 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021442    0.054691    2.153683 2268.878418 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054691    0.000227 2268.878418 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.336670 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.336670 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.474365 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.474365 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010554    0.031941    1.511125 2273.985596 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.031941    0.000000 2273.985596 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.005943    0.025650    1.599574 2275.585205 ^ cell1/SBsouth_out[11] (fpgacell)
                                                         net220 (net)
                      0.025650    0.000227 2275.585449 ^ output220/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170423    0.190767 2275.776123 ^ output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.170475    0.000682 2275.776855 ^ io_south_out[27] (out)
                                           2275.776855   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.776855   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.973145   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007248    0.032866   10.196572 2263.462646 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032866    0.000000 2263.462646 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018148    0.041945    1.529770 2264.992432 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041945    0.000000 2264.992432 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.078613 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.078613 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007642    0.033469    2.261004 2269.339600 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033469    0.000000 2269.339600 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.895264 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.895264 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.241699 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.241699 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.005658    0.030385    2.257593 2275.499268 ^ cell3/CBnorth_out[9] (fpgacell)
                                                         net186 (net)
                      0.030385    0.000000 2275.499268 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.170269    0.192358 2275.691650 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.170321    0.000682 2275.692139 ^ io_north_out[25] (out)
                                           2275.692139   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.692139   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.058105   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007248    0.032866   10.196572 2263.462646 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032866    0.000000 2263.462646 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018148    0.041945    1.529770 2264.992432 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041945    0.000000 2264.992432 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.078613 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.078613 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007642    0.033469    2.261004 2269.339600 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033469    0.000000 2269.339600 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.895264 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.895264 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.241699 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.241699 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.007378    0.029539    2.043180 2275.284668 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net154 (net)
                      0.029539    0.000000 2275.284668 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.033984    0.168864    0.191221 2275.476074 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.168914    0.000682 2275.476562 ^ io_east_out[25] (out)
                                           2275.476562   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.476562   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.273438   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006548    0.030446    9.940550 2263.206787 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030446    0.000000 2263.206787 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020648    0.045634    2.341494 2265.548096 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045634    0.000000 2265.548096 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.649658 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.649658 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006942    0.031063    2.554771 2270.204346 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031063    0.000000 2270.204346 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.542236 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.542236 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008559    0.029313    2.726892 2275.269043 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net249 (net)
                      0.029313    0.000227 2275.269287 ^ output249/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.169731    0.191676 2275.460938 ^ output249/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.169783    0.000682 2275.461670 ^ io_west_out[24] (out)
                                           2275.461670   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.461670   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.288574   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006548    0.030446    9.940550 2263.206787 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030446    0.000000 2263.206787 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020648    0.045634    2.341494 2265.548096 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045634    0.000000 2265.548096 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.649658 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.649658 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006942    0.031063    2.554771 2270.204346 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031063    0.000000 2270.204346 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.542236 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.542236 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.005251    0.028259    2.540219 2275.082520 ^ cell2/CBnorth_out[8] (fpgacell)
                                                         net199 (net)
                      0.028259    0.000000 2275.082520 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034287    0.170294    0.191449 2275.273926 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.170346    0.000682 2275.274658 ^ io_north_out[8] (out)
                                           2275.274658   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.274658   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.475098   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008948    0.035159   10.100393 2263.366455 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035159    0.000000 2263.366455 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018248    0.041725    1.444732 2264.811279 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041725    0.000000 2264.811279 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.860596 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.860596 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009406    0.035777    2.090474 2268.951172 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035777    0.000000 2268.951172 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.450928 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.450928 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.686768 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.686768 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.007519    0.033128    2.087518 2274.774414 ^ cell3/CBnorth_out[10] (fpgacell)
                                                         net187 (net)
                      0.033128    0.000000 2274.774414 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.170447    0.193495 2274.967773 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.170499    0.000682 2274.968506 ^ io_north_out[26] (out)
                                           2274.968506   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.968506   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.781738   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021048    0.054026    9.966698 2263.232910 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054026    0.000000 2263.232910 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010148    0.031121    1.419721 2264.652588 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031121    0.000000 2264.652588 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.724609 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.724609 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021442    0.054691    2.153683 2268.878418 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054691    0.000227 2268.878418 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.336670 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.336670 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.474365 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.474365 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.006198    0.030970    2.129582 2274.604004 ^ cell3/CBnorth_out[11] (fpgacell)
                                                         net188 (net)
                      0.030970    0.000000 2274.604004 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.170451    0.192586 2274.796631 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.170504    0.000682 2274.797363 ^ io_north_out[27] (out)
                                           2274.797363   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.797363   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.952637   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008948    0.035159   10.100393 2263.366455 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035159    0.000000 2263.366455 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018248    0.041725    1.444732 2264.811279 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041725    0.000000 2264.811279 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.860596 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.860596 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009406    0.035777    2.090474 2268.951172 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035777    0.000000 2268.951172 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.450928 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.450928 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.686768 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.686768 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.007193    0.029153    1.888338 2274.575195 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net155 (net)
                      0.029153    0.000000 2274.575195 ^ output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034062    0.169231    0.191221 2274.766357 ^ output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.169281    0.000682 2274.767090 ^ io_east_out[26] (out)
                                           2274.767090   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.767090   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.982910   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021048    0.054026    9.966698 2263.232910 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054026    0.000000 2263.232910 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010148    0.031121    1.419721 2264.652588 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031121    0.000000 2264.652588 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.724609 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.724609 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021442    0.054691    2.153683 2268.878418 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054691    0.000227 2268.878418 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.336670 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.336670 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.474365 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.474365 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.005878    0.026955    1.944045 2274.418457 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net156 (net)
                      0.026955    0.000000 2274.418457 ^ output156/A (sky130_fd_sc_hd__buf_2)
     1    0.033946    0.168693    0.190084 2274.608643 ^ output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.168743    0.000682 2274.609131 ^ io_east_out[27] (out)
                                           2274.609131   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.609131   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.141113   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016748    0.045185    9.994665 2263.260742 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045185    0.000000 2263.260742 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007648    0.030946    1.788749 2265.049561 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030946    0.000000 2265.049561 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.132568 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.132568 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017206    0.045971    2.342631 2269.475098 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045971    0.000227 2269.475342 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.389404 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.389404 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.005744    0.027648    2.490424 2273.879883 ^ cell2/CBnorth_out[14] (fpgacell)
                                                         net174 (net)
                      0.027648    0.000000 2273.879883 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.170458    0.191449 2274.071289 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[14] (net)
                      0.170511    0.000682 2274.072021 ^ io_north_out[14] (out)
                                           2274.072021   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.072021   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.678223   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028048    0.067158   10.079021 2263.345215 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067158    0.000227 2263.345459 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008248    0.034879    1.771696 2265.117188 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034879    0.000000 2265.117188 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.241943 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.241943 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028429    0.067814    2.325351 2269.567139 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067814    0.000227 2269.567383 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.444092 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.444092 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.006064    0.032337    2.395837 2273.839844 ^ cell2/CBnorth_out[15] (fpgacell)
                                                         net175 (net)
                      0.032337    0.000000 2273.839844 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.170265    0.193040 2274.032959 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[15] (net)
                      0.170317    0.000682 2274.033447 ^ io_north_out[15] (out)
                                           2274.033447   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.033447   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.716797   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017848    0.047871   10.049234 2263.315430 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047871    0.000000 2263.315430 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011248    0.035398    1.777380 2265.092773 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035398    0.000000 2265.092773 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.172852 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.172852 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018306    0.048653    2.351726 2269.524414 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048653    0.000227 2269.524658 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.543457 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.543457 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.006304    0.029745    2.289653 2273.833008 ^ cell2/CBnorth_out[12] (fpgacell)
                                                         net172 (net)
                      0.029745    0.000000 2273.833008 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.170270    0.192131 2274.025146 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.170322    0.000682 2274.025879 ^ io_north_out[12] (out)
                                           2274.025879   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.025879   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.724121   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017148    0.046067    9.671112 2262.937256 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046067    0.000000 2262.937256 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011548    0.034340    2.082288 2265.019531 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034340    0.000000 2265.019531 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.096436 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.096436 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017606    0.046855    2.250772 2269.347168 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046855    0.000227 2269.347412 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.431396 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.431396 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.005464    0.027407    2.329671 2273.761230 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net173 (net)
                      0.027407    0.000000 2273.761230 ^ output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.170458    0.191221 2273.952393 ^ output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.170511    0.000682 2273.953125 ^ io_north_out[13] (out)
                                           2273.953125   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.953125   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.796875   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017148    0.046067    9.671112 2262.937256 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046067    0.000000 2262.937256 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011548    0.034340    2.082288 2265.019531 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034340    0.000000 2265.019531 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.096436 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.096436 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017606    0.046855    2.250772 2269.347168 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046855    0.000227 2269.347412 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.431396 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.431396 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.006594    0.027731    2.215984 2273.647461 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net254 (net)
                      0.027731    0.000227 2273.647705 ^ output254/A (sky130_fd_sc_hd__buf_2)
     1    0.034176    0.169774    0.190994 2273.838623 ^ output254/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.169825    0.000682 2273.839355 ^ io_west_out[29] (out)
                                           2273.839355   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.839355   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.910645   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017848    0.047871   10.049234 2263.315430 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047871    0.000000 2263.315430 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011248    0.035398    1.777380 2265.092773 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035398    0.000000 2265.092773 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.172852 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.172852 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018306    0.048653    2.351726 2269.524414 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048653    0.000227 2269.524658 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.543457 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.543457 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.007239    0.037104    1.959052 2273.502441 ^ cell2/SBwest_out[12] (fpgacell)
                                                         net253 (net)
                      0.037104    0.000000 2273.502441 ^ output253/A (sky130_fd_sc_hd__buf_2)
     1    0.034098    0.169386    0.194404 2273.696777 ^ output253/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.169437    0.000682 2273.697510 ^ io_west_out[28] (out)
                                           2273.697510   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.697510   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.052246   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016748    0.045185    9.994665 2263.260742 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045185    0.000000 2263.260742 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007648    0.030946    1.788749 2265.049561 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030946    0.000000 2265.049561 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.132568 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.132568 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017206    0.045971    2.342631 2269.475098 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045971    0.000227 2269.475342 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.389404 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.389404 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.006544    0.033112    2.117076 2273.506592 ^ cell2/SBwest_out[14] (fpgacell)
                                                         net256 (net)
                      0.033112    0.000227 2273.506836 ^ output256/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.169669    0.193040 2273.699707 ^ output256/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[30] (net)
                      0.169721    0.000682 2273.700439 ^ io_west_out[30] (out)
                                           2273.700439   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.700439   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.049805   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007248    0.032866   10.196572 2263.462646 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032866    0.000000 2263.462646 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018148    0.041945    1.529770 2264.992432 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041945    0.000000 2264.992432 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.078613 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.078613 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007642    0.033469    2.261004 2269.339600 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033469    0.000000 2269.339600 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.895264 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.895264 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.005599    0.030275    2.541356 2273.436768 ^ cell2/CBnorth_out[9] (fpgacell)
                                                         net200 (net)
                      0.030275    0.000000 2273.436768 ^ output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.170453    0.192358 2273.629150 ^ output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.170505    0.000682 2273.629639 ^ io_north_out[9] (out)
                                           2273.629639   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.629639   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.120605   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028048    0.067158   10.079021 2263.345215 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067158    0.000227 2263.345459 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008248    0.034879    1.771696 2265.117188 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034879    0.000000 2265.117188 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.241943 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.241943 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028429    0.067814    2.325351 2269.567139 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067814    0.000227 2269.567383 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.444092 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.444092 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.006459    0.035582    1.983381 2273.427246 ^ cell2/SBwest_out[15] (fpgacell)
                                                         net257 (net)
                      0.035582    0.000227 2273.427490 ^ output257/A (sky130_fd_sc_hd__buf_2)
     1    0.034203    0.169884    0.194177 2273.621826 ^ output257/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[31] (net)
                      0.169936    0.000682 2273.622559 ^ io_west_out[31] (out)
                                           2273.622559   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.622559   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.127930   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008948    0.035159   10.100393 2263.366455 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035159    0.000000 2263.366455 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018248    0.041725    1.444732 2264.811279 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041725    0.000000 2264.811279 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.860596 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.860596 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009406    0.035777    2.090474 2268.951172 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035777    0.000000 2268.951172 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.450928 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.450928 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007604    0.033258    2.416300 2272.867432 ^ cell2/CBnorth_out[10] (fpgacell)
                                                         net170 (net)
                      0.033258    0.000000 2272.867432 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.170447    0.193495 2273.060791 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.170499    0.000682 2273.061523 ^ io_north_out[10] (out)
                                           2273.061523   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.061523   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.688477   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007248    0.032866   10.196572 2263.462646 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032866    0.000000 2263.462646 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018148    0.041945    1.529770 2264.992432 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041945    0.000000 2264.992432 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.078613 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.078613 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007642    0.033469    2.261004 2269.339600 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033469    0.000000 2269.339600 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.895264 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.895264 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.006544    0.027266    1.950639 2272.845947 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net250 (net)
                      0.027266    0.000227 2272.846191 ^ output250/A (sky130_fd_sc_hd__buf_2)
     1    0.034170    0.169747    0.190767 2273.036865 ^ output250/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.169798    0.000682 2273.037598 ^ io_west_out[25] (out)
                                           2273.037598   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.037598   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.712891   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021048    0.054026    9.966698 2263.232910 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054026    0.000000 2263.232910 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010148    0.031121    1.419721 2264.652588 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031121    0.000000 2264.652588 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.724609 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.724609 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021442    0.054691    2.153683 2268.878418 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054691    0.000227 2268.878418 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.336670 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.336670 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.006337    0.031183    2.303068 2272.639648 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net171 (net)
                      0.031183    0.000000 2272.639648 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.170451    0.192813 2272.832520 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.170503    0.000682 2272.833252 ^ io_north_out[11] (out)
                                           2272.833252   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.833252   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.916992   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008948    0.035159   10.100393 2263.366455 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035159    0.000000 2263.366455 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018248    0.041725    1.444732 2264.811279 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041725    0.000000 2264.811279 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.860596 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.860596 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009406    0.035777    2.090474 2268.951172 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035777    0.000000 2268.951172 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.450928 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.450928 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.006494    0.027421    1.844910 2272.295898 ^ cell2/SBwest_out[10] (fpgacell)
                                                         net251 (net)
                      0.027421    0.000227 2272.296143 ^ output251/A (sky130_fd_sc_hd__buf_2)
     1    0.034211    0.169941    0.190994 2272.487061 ^ output251/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.169992    0.000682 2272.487793 ^ io_west_out[26] (out)
                                           2272.487793   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.487793   data arrival time
---------------------------------------------------------------------------------------------
                                           5727.262207   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021048    0.054026    9.966698 2263.232910 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054026    0.000000 2263.232910 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010148    0.031121    1.419721 2264.652588 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031121    0.000000 2264.652588 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.724609 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.724609 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021442    0.054691    2.153683 2268.878418 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054691    0.000227 2268.878418 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.336670 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.336670 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.006495    0.027367    1.721901 2272.058594 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net252 (net)
                      0.027367    0.000227 2272.058838 ^ output252/A (sky130_fd_sc_hd__buf_2)
     1    0.034234    0.170047    0.190994 2272.249756 ^ output252/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.170098    0.000682 2272.250488 ^ io_west_out[27] (out)
                                           2272.250488   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.250488   data arrival time
---------------------------------------------------------------------------------------------
                                           5727.499512   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008122    0.039240    9.938503 2263.204590 ^ cell0/SBsouth_out[2] (fpgacell)
                                                         net223 (net)
                      0.039240    0.000227 2263.204834 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170724    0.195996 2263.400879 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.170776    0.000682 2263.401611 ^ io_south_out[2] (out)
                                           2263.401611   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.401611   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.348633   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.009007    0.038335    9.875976 2263.142090 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net255 (net)
                      0.038335    0.000000 2263.142090 ^ output255/A (sky130_fd_sc_hd__buf_2)
     1    0.034280    0.170239    0.195314 2263.337402 ^ output255/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.170291    0.000682 2263.338135 ^ io_west_out[2] (out)
                                           2263.338135   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.338135   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.412109   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006607    0.034895    9.743417 2263.009521 ^ cell0/SBwest_out[6] (fpgacell)
                                                         net261 (net)
                      0.034895    0.000227 2263.009766 ^ output261/A (sky130_fd_sc_hd__buf_2)
     1    0.034094    0.169377    0.193495 2263.203369 ^ output261/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.169428    0.000682 2263.203857 ^ io_west_out[6] (out)
                                           2263.203857   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.203857   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.545898   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006661    0.034966    9.708857 2262.975098 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net233 (net)
                      0.034966    0.000227 2262.975342 ^ output233/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.169666    0.193722 2263.168945 ^ output233/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.169717    0.000682 2263.169678 ^ io_west_out[0] (out)
                                           2263.169678   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.169678   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.580566   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006463    0.028600    9.586984 2262.853027 ^ cell0/SBwest_out[3] (fpgacell)
                                                         net258 (net)
                      0.028600    0.000227 2262.853271 ^ output258/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.169735    0.191221 2263.044678 ^ output258/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.169786    0.000682 2263.045166 ^ io_west_out[3] (out)
                                           2263.045166   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.045166   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.705078   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005925    0.036471    9.554015 2262.820068 ^ cell0/SBsouth_out[6] (fpgacell)
                                                         net229 (net)
                      0.036471    0.000227 2262.820312 ^ output229/A (sky130_fd_sc_hd__buf_2)
     1    0.034396    0.170787    0.195087 2263.015381 ^ output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.170839    0.000682 2263.016113 ^ io_south_out[6] (out)
                                           2263.016113   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.016113   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.733887   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005542    0.026822    9.527639 2262.793701 ^ cell0/SBsouth_out[3] (fpgacell)
                                                         net226 (net)
                      0.026822    0.000227 2262.793945 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170426    0.191221 2262.985107 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.170478    0.000682 2262.985840 ^ io_south_out[3] (out)
                                           2262.985840   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.985840   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.764648   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006323    0.028197    9.530595 2262.796631 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net244 (net)
                      0.028197    0.000227 2262.796875 ^ output244/A (sky130_fd_sc_hd__buf_2)
     1    0.034087    0.169355    0.190994 2262.988037 ^ output244/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.169406    0.000682 2262.988525 ^ io_west_out[1] (out)
                                           2262.988525   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.988525   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.761719   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006242    0.027390    9.487394 2262.753418 ^ cell0/SBsouth_out[1] (fpgacell)
                                                         net212 (net)
                      0.027390    0.000227 2262.753662 ^ output212/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170754    0.191449 2262.945312 ^ output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.170806    0.000682 2262.945801 ^ io_south_out[1] (out)
                                           2262.945801   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.945801   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.804199   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007982    0.030095    9.464657 2262.730713 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net201 (net)
                      0.030095    0.000227 2262.730957 ^ output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170419    0.192358 2262.923340 ^ output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.170471    0.000682 2262.924072 ^ io_south_out[0] (out)
                                           2262.924072   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.924072   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.826172   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006540    0.027499    9.427595 2262.693848 ^ cell0/SBwest_out[5] (fpgacell)
                                                         net260 (net)
                      0.027499    0.000000 2262.693848 ^ output260/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.169680    0.190767 2262.884521 ^ output260/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.169732    0.000682 2262.885254 ^ io_west_out[5] (out)
                                           2262.885254   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.885254   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.864746   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005482    0.024472    9.353926 2262.620117 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net228 (net)
                      0.024472    0.000227 2262.620361 ^ output228/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170754    0.190539 2262.810791 ^ output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.170806    0.000682 2262.811523 ^ io_south_out[5] (out)
                                           2262.811523   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.811523   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.938477   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006163    0.025964    9.357791 2262.624023 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net259 (net)
                      0.025964    0.000227 2262.624268 ^ output259/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.169671    0.190312 2262.814453 ^ output259/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.169722    0.000682 2262.815186 ^ io_west_out[4] (out)
                                           2262.815186   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.815186   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.935059   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005490    0.024632    9.337555 2262.603760 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net227 (net)
                      0.024632    0.000227 2262.604004 ^ output227/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170754    0.190539 2262.794434 ^ output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.170806    0.000682 2262.795166 ^ io_south_out[4] (out)
                                           2262.795166   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.795166   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.955078   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006996    0.029174    9.330279 2262.596436 ^ cell0/SBwest_out[7] (fpgacell)
                                                         net262 (net)
                      0.029174    0.000227 2262.596680 ^ output262/A (sky130_fd_sc_hd__buf_2)
     1    0.034236    0.170052    0.191676 2262.788330 ^ output262/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.170103    0.000682 2262.789062 ^ io_west_out[7] (out)
                                           2262.789062   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.789062   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.960938   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.266113 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.266113 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005882    0.026023    9.255928 2262.521973 ^ cell0/SBsouth_out[7] (fpgacell)
                                                         net230 (net)
                      0.026023    0.000227 2262.522217 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170422    0.190767 2262.713135 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.170474    0.000682 2262.713623 ^ io_south_out[7] (out)
                                           2262.713623   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.713623   data arrival time
---------------------------------------------------------------------------------------------
                                           5737.036133   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.005799    0.026973    2.182105 2253.559814 ^ cell1/CBeast_out[7] (fpgacell)
                                                         net166 (net)
                      0.026973    0.000000 2253.559814 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.034126    0.169535    0.190539 2253.750488 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.169586    0.000682 2253.751221 ^ io_east_out[7] (out)
                                           2253.751221   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.751221   data arrival time
---------------------------------------------------------------------------------------------
                                           5745.999023   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.377686 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.377686 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.005783    0.025892    1.794206 2253.172119 ^ cell1/SBsouth_out[7] (fpgacell)
                                                         net216 (net)
                      0.025892    0.000227 2253.172119 ^ output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170422    0.190767 2253.363037 ^ output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.170474    0.000682 2253.363770 ^ io_south_out[23] (out)
                                           2253.363770   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.363770   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.386230   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.005458    0.028028    2.442221 2252.006836 ^ cell3/CBnorth_out[7] (fpgacell)
                                                         net184 (net)
                      0.028028    0.000000 2252.006836 ^ output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.170457    0.191676 2252.198486 ^ output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.170510    0.000682 2252.198975 ^ io_north_out[23] (out)
                                           2252.198975   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2252.198975   data arrival time
---------------------------------------------------------------------------------------------
                                           5747.550781   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.564453 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.564453 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.006004    0.027309    2.185743 2251.750244 ^ cell3/CBeast_out[7] (fpgacell)
                                                         net152 (net)
                      0.027309    0.000000 2251.750244 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034113    0.169472    0.190767 2251.940918 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.169523    0.000682 2251.941650 ^ io_east_out[23] (out)
                                           2251.941650   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2251.941650   data arrival time
---------------------------------------------------------------------------------------------
                                           5747.808594   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006411    0.028978   10.217718 2250.109619 ^ cell2/CBnorth_out[2] (fpgacell)
                                                         net191 (net)
                      0.028978    0.000000 2250.109619 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.170455    0.191903 2250.301758 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.170508    0.000682 2250.302246 ^ io_north_out[2] (out)
                                           2250.302246   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.302246   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.447754   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005349    0.028885   10.211807 2250.103760 ^ cell2/CBnorth_out[0] (fpgacell)
                                                         net169 (net)
                      0.028885    0.000000 2250.103760 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.170455    0.191903 2250.295654 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.170508    0.000682 2250.296387 ^ io_north_out[0] (out)
                                           2250.296387   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.296387   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.453613   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005064    0.027368   10.096528 2249.988525 ^ cell2/CBnorth_out[1] (fpgacell)
                                                         net180 (net)
                      0.027368    0.000000 2249.988525 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.170275    0.191221 2250.179688 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.170327    0.000682 2250.180420 ^ io_north_out[1] (out)
                                           2250.180420   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.180420   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.569824   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005756    0.028805   10.058784 2249.950684 ^ cell2/CBnorth_out[3] (fpgacell)
                                                         net194 (net)
                      0.028805    0.000000 2249.950684 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034582    0.171678    0.192813 2250.143555 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.171731    0.000909 2250.144531 ^ io_north_out[3] (out)
                                           2250.144531   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.144531   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.605469   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006642    0.029910   10.042641 2249.934570 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net195 (net)
                      0.029910    0.000000 2249.934570 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.170453    0.192358 2250.126953 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.170506    0.000682 2250.127686 ^ io_north_out[4] (out)
                                           2250.127686   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.127686   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.622559   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006104    0.029430   10.025815 2249.917725 ^ cell2/CBnorth_out[5] (fpgacell)
                                                         net196 (net)
                      0.029430    0.000000 2249.917725 ^ output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.170271    0.191903 2250.109619 ^ output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.170323    0.000682 2250.110352 ^ io_north_out[5] (out)
                                           2250.110352   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.110352   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.639648   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005605    0.028300    9.904170 2249.796143 ^ cell2/CBnorth_out[7] (fpgacell)
                                                         net198 (net)
                      0.028300    0.000000 2249.796143 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034576    0.171648    0.192586 2249.988770 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.171701    0.000909 2249.989746 ^ io_north_out[7] (out)
                                           2249.989746   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.989746   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.760254   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005664    0.028206    9.887799 2249.779785 ^ cell2/CBnorth_out[6] (fpgacell)
                                                         net197 (net)
                      0.028206    0.000000 2249.779785 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.170457    0.191676 2249.971436 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.170509    0.000682 2249.972168 ^ io_north_out[6] (out)
                                           2249.972168   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.972168   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.777832   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.009044    0.038352    9.879387 2249.771484 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net242 (net)
                      0.038352    0.000227 2249.771729 ^ output242/A (sky130_fd_sc_hd__buf_2)
     1    0.034089    0.169341    0.194859 2249.966553 ^ output242/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.169393    0.000682 2249.967285 ^ io_west_out[18] (out)
                                           2249.967285   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.967285   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.782715   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006735    0.035084    9.746828 2249.638916 ^ cell2/SBwest_out[6] (fpgacell)
                                                         net247 (net)
                      0.035084    0.000227 2249.639160 ^ output247/A (sky130_fd_sc_hd__buf_2)
     1    0.034225    0.169989    0.193950 2249.833008 ^ output247/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.170041    0.000682 2249.833740 ^ io_west_out[22] (out)
                                           2249.833740   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.833740   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.916504   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006394    0.034570    9.711585 2249.603516 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net240 (net)
                      0.034570    0.000227 2249.603760 ^ output240/A (sky130_fd_sc_hd__buf_2)
     1    0.034202    0.169881    0.193722 2249.797607 ^ output240/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.169932    0.000682 2249.798340 ^ io_west_out[16] (out)
                                           2249.798340   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.798340   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.952148   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006494    0.028639    9.590167 2249.482178 ^ cell2/SBwest_out[3] (fpgacell)
                                                         net243 (net)
                      0.028639    0.000227 2249.482422 ^ output243/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.169733    0.191221 2249.673584 ^ output243/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.169784    0.000682 2249.674316 ^ io_west_out[19] (out)
                                           2249.674316   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.674316   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.075684   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006444    0.028391    9.534006 2249.426025 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net241 (net)
                      0.028391    0.000227 2249.426270 ^ output241/A (sky130_fd_sc_hd__buf_2)
     1    0.034225    0.170002    0.191449 2249.617676 ^ output241/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.170054    0.000682 2249.618408 ^ io_west_out[17] (out)
                                           2249.618408   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.618408   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.131836   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006494    0.027441    9.430551 2249.322510 ^ cell2/SBwest_out[5] (fpgacell)
                                                         net246 (net)
                      0.027441    0.000227 2249.322754 ^ output246/A (sky130_fd_sc_hd__buf_2)
     1    0.034213    0.169949    0.190994 2249.513672 ^ output246/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.170001    0.000682 2249.514404 ^ io_west_out[21] (out)
                                           2249.514404   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.514404   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.235840   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006235    0.026059    9.360974 2249.252930 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net245 (net)
                      0.026059    0.000000 2249.252930 ^ output245/A (sky130_fd_sc_hd__buf_2)
     1    0.034318    0.170440    0.190767 2249.443848 ^ output245/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.170492    0.000682 2249.444336 ^ io_west_out[20] (out)
                                           2249.444336   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.444336   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.305664   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.892090 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.892090 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006835    0.028970    9.333235 2249.225342 ^ cell2/SBwest_out[7] (fpgacell)
                                                         net248 (net)
                      0.028970    0.000227 2249.225586 ^ output248/A (sky130_fd_sc_hd__buf_2)
     1    0.034089    0.169366    0.191221 2249.416748 ^ output248/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.169417    0.000682 2249.417480 ^ io_west_out[23] (out)
                                           2249.417480   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.417480   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.332520   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.005678    0.038693    1.703938 2240.119141 ^ cell3/CBeast_out[6] (fpgacell)
                                                         net151 (net)
                      0.038693    0.000000 2240.119141 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.033955    0.168702    0.194632 2240.313721 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.168702    0.000682 2240.314453 ^ io_east_out[22] (out)
                                           2240.314453   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2240.314453   data arrival time
---------------------------------------------------------------------------------------------
                                           5759.435547   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.415283 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.415283 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.005619    0.028123    1.625267 2240.040527 ^ cell3/CBnorth_out[6] (fpgacell)
                                                         net183 (net)
                      0.028123    0.000000 2240.040527 ^ output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.170457    0.191676 2240.232178 ^ output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.170510    0.000682 2240.232910 ^ io_north_out[22] (out)
                                           2240.232910   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2240.232910   data arrival time
---------------------------------------------------------------------------------------------
                                           5759.517090   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.005856    0.039423    2.224851 2238.532715 ^ cell1/CBeast_out[6] (fpgacell)
                                                         net165 (net)
                      0.039423    0.000000 2238.532715 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034026    0.169035    0.195087 2238.727783 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.169036    0.000682 2238.728516 ^ io_east_out[6] (out)
                                           2238.728516   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2238.728516   data arrival time
---------------------------------------------------------------------------------------------
                                           5761.021484   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.484619 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.484619 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.572266 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.572266 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.307617 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.307861 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.005800    0.036212    1.773287 2238.081299 ^ cell1/SBsouth_out[6] (fpgacell)
                                                         net215 (net)
                      0.036212    0.000227 2238.081543 ^ output215/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170736    0.194859 2238.276367 ^ output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.170788    0.000682 2238.277100 ^ io_south_out[22] (out)
                                           2238.277100   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2238.277100   data arrival time
---------------------------------------------------------------------------------------------
                                           5761.473145   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.006019    0.029296    2.057050 2225.068848 ^ cell3/CBnorth_out[5] (fpgacell)
                                                         net182 (net)
                      0.029296    0.000000 2225.068848 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034287    0.170292    0.191903 2225.260742 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.170344    0.000682 2225.261475 ^ io_north_out[21] (out)
                                           2225.261475   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2225.261475   data arrival time
---------------------------------------------------------------------------------------------
                                           5774.488281   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.011719 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.011719 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.006596    0.028284    1.860144 2224.871826 ^ cell3/CBeast_out[5] (fpgacell)
                                                         net150 (net)
                      0.028284    0.000000 2224.871826 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034035    0.169106    0.190767 2225.062744 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.169157    0.000682 2225.063477 ^ io_east_out[21] (out)
                                           2225.063477   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2225.063477   data arrival time
---------------------------------------------------------------------------------------------
                                           5774.686523   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.006465    0.028070    2.179377 2222.812988 ^ cell1/CBeast_out[5] (fpgacell)
                                                         net164 (net)
                      0.028070    0.000000 2222.812988 ^ output164/A (sky130_fd_sc_hd__buf_2)
     1    0.033927    0.168602    0.190312 2223.003418 ^ output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.168652    0.000682 2223.004150 ^ io_east_out[5] (out)
                                           2223.004150   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2223.004150   data arrival time
---------------------------------------------------------------------------------------------
                                           5776.745605   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.961670 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.961670 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.806641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.806641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.633545 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.633789 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.005383    0.024339    1.707122 2222.340820 ^ cell1/SBsouth_out[5] (fpgacell)
                                                         net214 (net)
                      0.024339    0.000227 2222.341064 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170754    0.190312 2222.531250 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.170806    0.000682 2222.531982 ^ io_south_out[21] (out)
                                           2222.531982   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2222.531982   data arrival time
---------------------------------------------------------------------------------------------
                                           5777.217773   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.006548    0.029762    2.133675 2209.625732 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net181 (net)
                      0.029762    0.000000 2209.625732 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034574    0.171635    0.193040 2209.818848 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.171688    0.000909 2209.819824 ^ io_north_out[20] (out)
                                           2209.819824   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.819824   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.930176   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.492188 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.492188 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.006578    0.028470    1.922217 2209.414307 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net149 (net)
                      0.028470    0.000000 2209.414307 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.033989    0.168891    0.190767 2209.605225 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.168941    0.000682 2209.605957 ^ io_east_out[20] (out)
                                           2209.605957   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.605957   data arrival time
---------------------------------------------------------------------------------------------
                                           5790.144531   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.006665    0.028610    2.146408 2207.278564 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net163 (net)
                      0.028610    0.000000 2207.278564 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034013    0.169004    0.190767 2207.469482 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.169055    0.000682 2207.470215 ^ io_east_out[4] (out)
                                           2207.470215   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2207.470215   data arrival time
---------------------------------------------------------------------------------------------
                                           5792.279785   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.413086 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.413086 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.250488 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.250488 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.132080 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.132324 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.005543    0.024703    1.655962 2206.788330 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net213 (net)
                      0.024703    0.000227 2206.788574 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170425    0.190312 2206.978760 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.170477    0.000682 2206.979492 ^ io_south_out[20] (out)
                                           2206.979492   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2206.979492   data arrival time
---------------------------------------------------------------------------------------------
                                           5792.770508   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.005619    0.028549    1.945182 2193.890625 ^ cell3/CBnorth_out[3] (fpgacell)
                                                         net179 (net)
                      0.028549    0.000000 2193.890625 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.170456    0.191676 2194.082275 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.170509    0.000682 2194.083008 ^ io_north_out[19] (out)
                                           2194.083008   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.083008   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.666992   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.945557 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.945557 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.013383    0.039616    1.864237 2193.809814 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net147 (net)
                      0.039616    0.000000 2193.809814 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.033951    0.168684    0.194859 2194.004639 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.168685    0.000682 2194.005371 ^ io_east_out[19] (out)
                                           2194.005371   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.005371   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.745117   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.013373    0.039592    2.276693 2191.864014 ^ cell1/CBeast_out[3] (fpgacell)
                                                         net162 (net)
                      0.039592    0.000000 2191.864014 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034100    0.169381    0.195314 2192.059326 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.169382    0.000682 2192.060059 ^ io_east_out[3] (out)
                                           2192.060059   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2192.060059   data arrival time
---------------------------------------------------------------------------------------------
                                           5807.689941   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.781250 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.781250 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.587158 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.587402 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.005658    0.027040    1.828766 2191.416260 ^ cell1/SBsouth_out[3] (fpgacell)
                                                         net211 (net)
                      0.027040    0.000227 2191.416504 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170754    0.191449 2191.607910 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.170807    0.000682 2191.608643 ^ io_south_out[19] (out)
                                           2191.608643   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.608643   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.141602   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.006458    0.029052    2.119123 2178.137207 ^ cell3/CBnorth_out[2] (fpgacell)
                                                         net178 (net)
                      0.029052    0.000000 2178.137207 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.170271    0.191903 2178.329346 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.170324    0.000682 2178.329834 ^ io_north_out[18] (out)
                                           2178.329834   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2178.329834   data arrival time
---------------------------------------------------------------------------------------------
                                           5821.420410   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.018311 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.018311 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.007895    0.027536    2.103661 2178.121826 ^ cell3/CBeast_out[2] (fpgacell)
                                                         net146 (net)
                      0.027536    0.000000 2178.121826 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.034110    0.169459    0.190767 2178.312744 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.169509    0.000682 2178.313232 ^ io_east_out[18] (out)
                                           2178.313232   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2178.313232   data arrival time
---------------------------------------------------------------------------------------------
                                           5821.436523   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007768    0.027392    2.240540 2176.002686 ^ cell1/CBeast_out[2] (fpgacell)
                                                         net159 (net)
                      0.027392    0.000000 2176.002686 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034112    0.169473    0.190767 2176.193604 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.169523    0.000682 2176.194092 ^ io_east_out[2] (out)
                                           2176.194092   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2176.194092   data arrival time
---------------------------------------------------------------------------------------------
                                           5823.555664   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.708008 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.708008 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.952393 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.952393 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.761963 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.762207 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.008043    0.039080    1.978151 2175.740234 ^ cell1/SBsouth_out[2] (fpgacell)
                                                         net210 (net)
                      0.039080    0.000227 2175.740479 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170724    0.195996 2175.936523 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.170776    0.000682 2175.937256 ^ io_south_out[18] (out)
                                           2175.937256   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2175.937256   data arrival time
---------------------------------------------------------------------------------------------
                                           5823.812988   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.005139    0.027503    2.141633 2162.280273 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net177 (net)
                      0.027503    0.000000 2162.280273 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.170458    0.191449 2162.471680 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.170511    0.000682 2162.472412 ^ io_north_out[17] (out)
                                           2162.472412   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2162.472412   data arrival time
---------------------------------------------------------------------------------------------
                                           5837.277832   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.138672 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.138672 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.014378    0.040642    2.062734 2162.201416 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net145 (net)
                      0.040642    0.000000 2162.201416 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.033952    0.168686    0.195314 2162.396729 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.168686    0.000682 2162.397461 ^ io_east_out[17] (out)
                                           2162.397461   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2162.397461   data arrival time
---------------------------------------------------------------------------------------------
                                           5837.352539   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.014573    0.040951    2.477009 2160.055176 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net148 (net)
                      0.040951    0.000000 2160.055176 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034018    0.168995    0.195541 2160.250732 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.168995    0.000682 2160.251465 ^ io_east_out[1] (out)
                                           2160.251465   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2160.251465   data arrival time
---------------------------------------------------------------------------------------------
                                           5839.498535   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.864502 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.864502 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.885986 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.885986 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.577881 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.578125 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006183    0.027293    1.951548 2159.529785 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net209 (net)
                      0.027293    0.000227 2159.530029 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.170754    0.191449 2159.721436 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.170806    0.000682 2159.722168 ^ io_south_out[17] (out)
                                           2159.722168   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2159.722168   data arrival time
---------------------------------------------------------------------------------------------
                                           5840.027832   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.005258    0.028721    2.248044 2146.344238 ^ cell3/CBnorth_out[0] (fpgacell)
                                                         net176 (net)
                      0.028721    0.000000 2146.344238 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.170456    0.191903 2146.536133 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.170508    0.000682 2146.536865 ^ io_north_out[16] (out)
                                           2146.536865   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2146.536865   data arrival time
---------------------------------------------------------------------------------------------
                                           5853.213379   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.096191 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.096191 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.013996    0.040538    1.995659 2146.092041 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net144 (net)
                      0.040538    0.000000 2146.092041 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.034019    0.169000    0.195541 2146.287598 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.169000    0.000682 2146.288086 ^ io_east_out[16] (out)
                                           2146.288086   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2146.288086   data arrival time
---------------------------------------------------------------------------------------------
                                           5853.461914   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.013865    0.040330    2.376737 2143.839355 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net137 (net)
                      0.040330    0.000000 2143.839355 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.033936    0.168611    0.195087 2144.034424 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.168611    0.000682 2144.035156 ^ io_east_out[0] (out)
                                           2144.035156   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2144.035156   data arrival time
---------------------------------------------------------------------------------------------
                                           5855.714844   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.737305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.737305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.289551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.289795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.801636 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.801636 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.509888 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.509888 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.730103 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.730103 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.279175 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.279419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.686157 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.686157 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.887573 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.887573 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.077148 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.077148 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.943848 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.944092 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.218506 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.218506 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.923828 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.923828 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.976074 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.976074 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.398926 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.399170 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.716553 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.716553 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.554932 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.554932 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.566895 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.566895 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.026367 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.026367 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.210449 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.210449 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.101807 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.101807 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.109131 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.109131 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.516602 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.516602 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.731445 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.731445 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.623291 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.623291 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.490723 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.490723 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.797119 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.797119 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.124023 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.124023 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.028564 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.028564 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.938232 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.938232 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.346924 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.346924 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.554688 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.554688 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.002930 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.002930 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.495361 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.495361 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.479736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.479736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.462402 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.462646 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.007883    0.029952    1.886974 2143.349609 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net208 (net)
                      0.029952    0.000227 2143.349854 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170420    0.192358 2143.542236 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.170472    0.000682 2143.542969 ^ io_south_out[16] (out)
                                           2143.542969   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2143.542969   data arrival time
---------------------------------------------------------------------------------------------
                                           5856.207520   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011285    0.027343    0.018417 2000.018433 v config_en (in)
                                                         config_en (net)
                      0.027347    0.000000 2000.018433 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.130544    0.077644    0.155524 2000.173950 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.077896    0.003865 2000.177856 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.204042    0.095378    0.167802 2000.345703 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.217137    0.097089 2000.442749 v cell0/config_en (fpgacell)
                                           2000.442749   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027024    0.126727    0.088221 10000.087891 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000 10000.087891 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183718 10000.271484 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006366 10000.278320 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208274 10000.486328 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008185 10000.495117 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.245117   clock uncertainty
                                  0.000000 10000.245117   clock reconvergence pessimism
                                 -3.151180 9997.093750   library setup time
                                           9997.093750   data required time
---------------------------------------------------------------------------------------------
                                           9997.093750   data required time
                                           -2000.442749   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.650391   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011285    0.027343    0.018417 2000.018433 v config_en (in)
                                                         config_en (net)
                      0.027347    0.000000 2000.018433 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.130544    0.077644    0.155524 2000.173950 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.077896    0.003865 2000.177856 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.204042    0.095378    0.167802 2000.345703 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.197792    0.084583 2000.430298 v cell1/config_en (fpgacell)
                                           2000.430298   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027024    0.126727    0.088221 10000.087891 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000 10000.087891 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183718 10000.271484 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.000909 10000.272461 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214641 10000.487305 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.025466 10000.512695 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.262695   clock uncertainty
                                  0.000000 10000.262695   clock reconvergence pessimism
                                 -3.151180 9997.111328   library setup time
                                           9997.111328   data required time
---------------------------------------------------------------------------------------------
                                           9997.111328   data required time
                                           -2000.430298   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.681641   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011285    0.027343    0.018417 2000.018433 v config_en (in)
                                                         config_en (net)
                      0.027347    0.000000 2000.018433 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.130544    0.077644    0.155524 2000.173950 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.086640    0.020236 2000.194214 v cell2/config_en (fpgacell)
                                           2000.194214   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027024    0.126727    0.088221 10000.087891 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000 10000.087891 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183718 10000.271484 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006366 10000.278320 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208274 10000.486328 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009095 10000.496094 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.245117   clock uncertainty
                                  0.000000 10000.245117   clock reconvergence pessimism
                                 -3.151180 9997.093750   library setup time
                                           9997.093750   data required time
---------------------------------------------------------------------------------------------
                                           9997.093750   data required time
                                           -2000.194214   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.899902   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011285    0.027343    0.018417 2000.018433 v config_en (in)
                                                         config_en (net)
                      0.027347    0.000000 2000.018433 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.130544    0.077644    0.155524 2000.173950 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.078393    0.006366 2000.180298 v cell3/config_en (fpgacell)
                                           2000.180298   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027024    0.126727    0.088221 10000.087891 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000 10000.087891 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183718 10000.271484 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.000909 10000.272461 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214641 10000.487305 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.009095 10000.497070 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.246094   clock uncertainty
                                  0.000000 10000.246094   clock reconvergence pessimism
                                 -3.151180 9997.094727   library setup time
                                           9997.094727   data required time
---------------------------------------------------------------------------------------------
                                           9997.094727   data required time
                                           -2000.180298   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.914062   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     3    0.038854    0.191488    1.958985    2.455589 ^ cell3/config_data_out (fpgacell)
                                                         net136 (net)
                      0.191546    0.005975    2.461565 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.034347    0.171072    0.245510    2.707074 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.171073    0.000758    2.707832 ^ config_data_out (out)
                                              2.707832   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -2.707832   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.042480   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011165    0.027078    0.018190 2000.018188 v en (in)
                                                         en (net)
                      0.027082    0.000000 2000.018188 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.124387    0.074825    0.154387 2000.172607 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.075352    0.005230 2000.177856 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.209378    0.099116    0.166892 2000.344727 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.221474    0.099135 2000.443848 v cell0/en (fpgacell)
                                           2000.443848   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027024    0.126727    0.088221 10000.087891 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000 10000.087891 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183718 10000.271484 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006366 10000.278320 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208274 10000.486328 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008185 10000.495117 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.245117   clock uncertainty
                                  0.000000 10000.245117   clock reconvergence pessimism
                                 -2.663260 9997.582031   library setup time
                                           9997.582031   data required time
---------------------------------------------------------------------------------------------
                                           9997.582031   data required time
                                           -2000.443848   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.138184   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011165    0.027078    0.018190 2000.018188 v en (in)
                                                         en (net)
                      0.027082    0.000000 2000.018188 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.124387    0.074825    0.154387 2000.172607 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.075352    0.005230 2000.177856 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.209378    0.099116    0.166892 2000.344727 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.203882    0.087539 2000.432251 v cell1/en (fpgacell)
                                           2000.432251   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027024    0.126727    0.088221 10000.087891 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000 10000.087891 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183718 10000.271484 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.000909 10000.272461 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214641 10000.487305 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.025466 10000.512695 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.262695   clock uncertainty
                                  0.000000 10000.262695   clock reconvergence pessimism
                                 -2.663260 9997.599609   library setup time
                                           9997.599609   data required time
---------------------------------------------------------------------------------------------
                                           9997.599609   data required time
                                           -2000.432251   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.166992   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011165    0.027078    0.018190 2000.018188 v en (in)
                                                         en (net)
                      0.027082    0.000000 2000.018188 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.124387    0.074825    0.154387 2000.172607 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.082527    0.018417 2000.191040 v cell2/en (fpgacell)
                                           2000.191040   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027024    0.126727    0.088221 10000.087891 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000 10000.087891 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183718 10000.271484 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006366 10000.278320 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208274 10000.486328 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009095 10000.496094 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.245117   clock uncertainty
                                  0.000000 10000.245117   clock reconvergence pessimism
                                 -2.663260 9997.583008   library setup time
                                           9997.583008   data required time
---------------------------------------------------------------------------------------------
                                           9997.583008   data required time
                                           -2000.191040   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.391602   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011165    0.027078    0.018190 2000.018188 v en (in)
                                                         en (net)
                      0.027082    0.000000 2000.018188 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.124387    0.074825    0.154387 2000.172607 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.075727    0.006594 2000.179199 v cell3/en (fpgacell)
                                           2000.179199   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027024    0.126727    0.088221 10000.087891 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000 10000.087891 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183718 10000.271484 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.000909 10000.272461 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214641 10000.487305 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.009095 10000.497070 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.246094   clock uncertainty
                                  0.000000 10000.246094   clock reconvergence pessimism
                                 -2.663260 9997.583984   library setup time
                                           9997.583984   data required time
---------------------------------------------------------------------------------------------
                                           9997.583984   data required time
                                           -2000.179199   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.404297   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
                                           2000.499634   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027024    0.126727    0.088221 10000.087891 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000 10000.087891 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183718 10000.271484 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006366 10000.278320 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208274 10000.486328 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008185 10000.495117 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.245117   clock uncertainty
                                  0.000000 10000.245117   clock reconvergence pessimism
                                 -1.017710 9999.226562   library setup time
                                           9999.226562   data required time
---------------------------------------------------------------------------------------------
                                           9999.226562   data required time
                                           -2000.499634   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.728027   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.248634    0.075033 2000.489380 ^ cell1/nrst (fpgacell)
                                           2000.489380   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027024    0.126727    0.088221 10000.087891 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000 10000.087891 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183718 10000.271484 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.000909 10000.272461 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214641 10000.487305 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.025466 10000.512695 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.262695   clock uncertainty
                                  0.000000 10000.262695   clock reconvergence pessimism
                                 -1.017710 9999.245117   library setup time
                                           9999.245117   data required time
---------------------------------------------------------------------------------------------
                                           9999.245117   data required time
                                           -2000.489380   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.755859   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.146596    0.016826 2000.231079 ^ cell2/nrst (fpgacell)
                                           2000.231079   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027024    0.126727    0.088221 10000.087891 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000 10000.087891 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183718 10000.271484 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006366 10000.278320 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208274 10000.486328 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009095 10000.496094 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.245117   clock uncertainty
                                  0.000000 10000.245117   clock reconvergence pessimism
                                 -1.017710 9999.227539   library setup time
                                           9999.227539   data required time
---------------------------------------------------------------------------------------------
                                           9999.227539   data required time
                                           -2000.231079   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.997070   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143691    0.005230 2000.219482 ^ cell3/nrst (fpgacell)
                                           2000.219482   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027024    0.126727    0.088221 10000.087891 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000 10000.087891 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183718 10000.271484 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.000909 10000.272461 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214641 10000.487305 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.009095 10000.497070 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.246094   clock uncertainty
                                  0.000000 10000.246094   clock reconvergence pessimism
                                 -1.017710 9999.228516   library setup time
                                           9999.228516   data required time
---------------------------------------------------------------------------------------------
                                           9999.228516   data required time
                                           -2000.219482   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.009766   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.003396    0.010016    0.005457 2000.005493 v config_data_in (in)
                                                         config_data_in (net)
                      0.010016    0.000000 2000.005493 v input1/A (sky130_fd_sc_hd__buf_2)
     1    0.038619    0.096046    0.172122 2000.177612 v input1/X (sky130_fd_sc_hd__buf_2)
                                                         net1 (net)
                      0.096119    0.002501 2000.180176 v cell0/config_data_in (fpgacell)
                                           2000.180176   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027024    0.126727    0.088221 10000.087891 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000 10000.087891 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183718 10000.271484 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006366 10000.278320 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208274 10000.486328 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008185 10000.495117 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.245117   clock uncertainty
                                  0.000000 10000.245117   clock reconvergence pessimism
                                  0.267300 10000.511719   library setup time
                                           10000.511719   data required time
---------------------------------------------------------------------------------------------
                                           10000.511719   data required time
                                           -2000.180176   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.332031   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     3    0.123267    0.589240    2.213646    2.708230 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.592913    0.040180    2.748410 ^ cell1/config_data_in (fpgacell)
                                              2.748410   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027024    0.126727    0.088221 10000.087891 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000 10000.087891 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183718 10000.271484 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.000909 10000.272461 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214641 10000.487305 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.025466 10000.512695 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.262695   clock uncertainty
                                  0.000000 10000.262695   clock reconvergence pessimism
                                  0.413900 10000.676758   library setup time
                                           10000.676758   data required time
---------------------------------------------------------------------------------------------
                                           10000.676758   data required time
                                             -2.748410   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.927734   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     3    0.111713    0.535641    2.197713    2.710278 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.535774    0.008202    2.718480 ^ cell2/config_data_in (fpgacell)
                                              2.718480   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027024    0.126727    0.088221 10000.087891 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000 10000.087891 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183718 10000.271484 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006366 10000.278320 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208274 10000.486328 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009095 10000.496094 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.245117   clock uncertainty
                                  0.000000 10000.245117   clock reconvergence pessimism
                                  0.413900 10000.659180   library setup time
                                           10000.659180   data required time
---------------------------------------------------------------------------------------------
                                           10000.659180   data required time
                                             -2.718480   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.941406   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     3    0.092576    0.447992    2.123462    2.618873 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.450353    0.028002    2.646875 ^ cell3/config_data_in (fpgacell)
                                              2.646875   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027024    0.126727    0.088221 10000.087891 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000 10000.087891 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183718 10000.271484 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.000909 10000.272461 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214641 10000.487305 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.009095 10000.497070 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.246094   clock uncertainty
                                  0.000000 10000.246094   clock reconvergence pessimism
                                  0.413900 10000.660156   library setup time
                                           10000.660156   data required time
---------------------------------------------------------------------------------------------
                                           10000.660156   data required time
                                             -2.646875   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.013672   slack (MET)



