Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: all_digital_modulator_fil.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "all_digital_modulator_fil.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "all_digital_modulator_fil"
Output Format                      : NGC
Target Device                      : xc6slx45-2-csg324

---- Source Options
Top Module Name                    : all_digital_modulator_fil
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fixed_float_types_c.vhdl" into library work
Parsing package <fixed_float_types>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fixed_pkg_c.vhdl" into library work
Parsing package <fixed_pkg>.
Parsing package body <fixed_pkg>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\cordic_types.vhd" into library work
Parsing package <cordic_types>.
Parsing package body <cordic_types>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\phase_accumulator.vhd" into library work
Parsing entity <phase_accumulator>.
Parsing architecture <inverse_trigonometric> of entity <phase_accumulator>.
Parsing architecture <hyperbolic> of entity <phase_accumulator>.
Parsing architecture <circular> of entity <phase_accumulator>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\phase_generator.vhd" into library work
Parsing entity <phase_generator>.
Parsing architecture <rtl> of entity <phase_generator>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\cordic_core.vhd" into library work
Parsing entity <cordic_core>.
Parsing architecture <pipelined_arch> of entity <cordic_core>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\trigonometric_fct_generator.vhd" into library work
Parsing entity <trigonometric_function_generator>.
Parsing architecture <rtl> of entity <trigonometric_function_generator>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\MATLAB_Function.vhd" into library work
Parsing entity <MATLAB_Function>.
Parsing architecture <rtl> of entity <matlab_function>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWDPRAM.vhd" into library work
Parsing entity <MWDPRAM>.
Parsing architecture <rtl> of entity <mwdpram>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\ddfs_ctrl.vhd" into library work
Parsing entity <ddfs_ctrl>.
Parsing architecture <rtl> of entity <ddfs_ctrl>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\top_level_ddfs.vhd" into library work
Parsing entity <top_level_ddfs>.
Parsing architecture <structural> of entity <top_level_ddfs>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\Second_order_delta_sigma_modulator.vhd" into library work
Parsing entity <Second_order_delta_sigma_modulator>.
Parsing architecture <rtl> of entity <second_order_delta_sigma_modulator>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\PLL_CLOCK.vhd" into library work
Parsing entity <PLL_CLOCK>.
Parsing architecture <BEHAVIORAL> of entity <pll_clock>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\ipcore_dir\Halfband_3_245_76.vhd" into library work
Parsing entity <Halfband_3_245_76>.
Parsing architecture <Halfband_3_245_76_a> of entity <halfband_3_245_76>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\ipcore_dir\Halfband_2_122_88.vhd" into library work
Parsing entity <Halfband_2_122_88>.
Parsing architecture <Halfband_2_122_88_a> of entity <halfband_2_122_88>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\ipcore_dir\Halfband_1_61_44.vhd" into library work
Parsing entity <Halfband_1_61_44>.
Parsing architecture <Halfband_1_61_44_a> of entity <halfband_1_61_44>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\ipcore_dir\dds.vhd" into library work
Parsing entity <dds>.
Parsing architecture <dds_a> of entity <dds>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\ipcore_dir\Clock_Generator_2.vhd" into library work
Parsing entity <Clock_Generator_2>.
Parsing architecture <xilinx> of entity <clock_generator_2>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\ipcore_dir\Clock_Generator_1.vhd" into library work
Parsing entity <Clock_Generator_1>.
Parsing architecture <xilinx> of entity <clock_generator_1>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\Halfband_4_491_52.vhd" into library work
Parsing entity <Halfband_4_491_52>.
Parsing architecture <rtl> of entity <halfband_4_491_52>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWPKTBuffer.vhd" into library work
Parsing entity <MWPKTBuffer>.
Parsing architecture <rtl> of entity <mwpktbuffer>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwfil_dpscram.vhd" into library work
Parsing entity <mwfil_dpscram>.
Parsing architecture <rtl> of entity <mwfil_dpscram>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWAsyncFIFO.vhd" into library work
Parsing entity <MWAsyncFIFO>.
Parsing architecture <rtl> of entity <mwasyncfifo>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\Fourth_order_delta_sigma_modulator.vhd" into library work
Parsing entity <Fourth_order_delta_sigma_modulator>.
Parsing architecture <rtl> of entity <fourth_order_delta_sigma_modulator>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\Eight_order_delta_sigma_modulator.vhd" into library work
Parsing entity <Eight_order_delta_sigma_modulator>.
Parsing architecture <rtl> of entity <eight_order_delta_sigma_modulator>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\Channel_Filter.vhd" into library work
Parsing entity <Channel_Filter>.
Parsing architecture <Channel_Filter_a> of entity <channel_filter>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWUDPPKTBuilder.vhd" into library work
Parsing entity <MWUDPPKTBuilder>.
Parsing architecture <rtl> of entity <mwudppktbuilder>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwtxmac.vhd" into library work
Parsing entity <mwtxmac>.
Parsing architecture <rtl> of entity <mwtxmac>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwrxmac.vhd" into library work
Parsing entity <mwrxmac>.
Parsing architecture <rtl> of entity <mwrxmac>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwpingram.vhd" into library work
Parsing entity <mwpingram>.
Parsing architecture <rtl> of entity <mwpingram>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwfil_udfifo.vhd" into library work
Parsing entity <mwfil_udfifo>.
Parsing architecture <rtl> of entity <mwfil_udfifo>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwfil_dut2bus.vhd" into library work
Parsing entity <mwfil_dut2bus>.
Parsing architecture <rtl> of entity <mwfil_dut2bus>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwfil_controller.vhd" into library work
Parsing entity <mwfil_controller>.
Parsing architecture <rtl> of entity <mwfil_controller>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwfil_bus2dut.vhd" into library work
Parsing entity <mwfil_bus2dut>.
Parsing architecture <rtl> of entity <mwfil_bus2dut>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\FILUDPCRC.vhd" into library work
Parsing entity <FILUDPCRC>.
Parsing architecture <rtl> of entity <filudpcrc>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\FILPktMUX.vhd" into library work
Parsing entity <FILPktMUX>.
Parsing architecture <rtl> of entity <filpktmux>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\FILDataProc.vhd" into library work
Parsing entity <FILDataProc>.
Parsing architecture <rtl> of entity <fildataproc>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\FILCmdProc.vhd" into library work
Parsing entity <FILCmdProc>.
Parsing architecture <rtl> of entity <filcmdproc>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\all_digital_modulator.vhd" into library work
Parsing entity <all_digital_modulator>.
Parsing architecture <Behavioral> of entity <all_digital_modulator>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWMAC.vhd" into library work
Parsing entity <MWMAC>.
Parsing architecture <rtl> of entity <mwmac>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwfil_chifcore.vhd" into library work
Parsing entity <mwfil_chifcore>.
Parsing architecture <rtl> of entity <mwfil_chifcore>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\FILPktProc.vhd" into library work
Parsing entity <FILPktProc>.
Parsing architecture <rtl> of entity <filpktproc>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\all_digital_modulator_wrapper.vhd" into library work
Parsing entity <all_digital_modulator_wrapper>.
Parsing architecture <rtl> of entity <all_digital_modulator_wrapper>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwfil_chiftop.vhd" into library work
Parsing entity <mwfil_chiftop>.
Parsing architecture <rtl> of entity <mwfil_chiftop>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\FILCommLayer.vhd" into library work
Parsing entity <FILCommLayer>.
Parsing architecture <rtl> of entity <filcommlayer>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWMdioBasic.vhd" into library work
Parsing entity <MWMdioBasic>.
Parsing architecture <rtl> of entity <mwmdiobasic>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWClkMgr.vhd" into library work
Parsing entity <MWClkMgr>.
Parsing architecture <rtl> of entity <mwclkmgr>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\FILCore.vhd" into library work
Parsing entity <FILCore>.
Parsing architecture <rtl> of entity <filcore>.
Parsing VHDL file "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\all_digital_modulator_fil.vhd" into library work
Parsing entity <all_digital_modulator_fil>.
Parsing architecture <rtl> of entity <all_digital_modulator_fil>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <all_digital_modulator_fil> (architecture <rtl>) from library <work>.

Elaborating entity <MWClkMgr> (architecture <rtl>) from library <work>.

Elaborating entity <FILCore> (architecture <rtl>) from library <work>.

Elaborating entity <FILCommLayer> (architecture <rtl>) from library <work>.

Elaborating entity <MWMAC> (architecture <rtl>) with generics from library <work>.

Elaborating entity <mwrxmac> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwrxmac.vhd" Line 1183. Case statement is complete. others clause is never selected

Elaborating entity <mwtxmac> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwtxmac.vhd" Line 396. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwtxmac.vhd" Line 819. Case statement is complete. others clause is never selected

Elaborating entity <mwpingram> (architecture <rtl>) from library <work>.

Elaborating entity <MWDPRAM> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FILPktProc> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FILUDPCRC> (architecture <rtl>) with generics from library <work>.

Elaborating entity <MWDPRAM> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FILPktMUX> (architecture <rtl>) from library <work>.

Elaborating entity <FILCmdProc> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FILDataProc> (architecture <rtl>) from library <work>.

Elaborating entity <MWAsyncFIFO> (architecture <rtl>) with generics from library <work>.

Elaborating entity <MWDPRAM> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWAsyncFIFO.vhd" Line 244. Case statement is complete. others clause is never selected

Elaborating entity <MWAsyncFIFO> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWAsyncFIFO.vhd" Line 244. Case statement is complete. others clause is never selected

Elaborating entity <MWUDPPKTBuilder> (architecture <rtl>) with generics from library <work>.

Elaborating entity <MWPKTBuffer> (architecture <rtl>) with generics from library <work>.

Elaborating entity <MWDPRAM> (architecture <rtl>) with generics from library <work>.

Elaborating entity <MWDPRAM> (architecture <rtl>) with generics from library <work>.

Elaborating entity <MWPKTBuffer> (architecture <rtl>) with generics from library <work>.

Elaborating entity <MWDPRAM> (architecture <rtl>) with generics from library <work>.

Elaborating entity <MWDPRAM> (architecture <rtl>) with generics from library <work>.

Elaborating entity <mwfil_chiftop> (architecture <rtl>) from library <work>.

Elaborating entity <mwfil_chifcore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <mwfil_bus2dut> (architecture <rtl>) with generics from library <work>.

Elaborating entity <mwfil_udfifo> (architecture <rtl>) with generics from library <work>.

Elaborating entity <mwfil_dpscram> (architecture <rtl>) with generics from library <work>.

Elaborating entity <mwfil_controller> (architecture <rtl>) with generics from library <work>.

Elaborating entity <mwfil_udfifo> (architecture <rtl>) with generics from library <work>.

Elaborating entity <mwfil_dpscram> (architecture <rtl>) with generics from library <work>.

Elaborating entity <mwfil_dut2bus> (architecture <rtl>) with generics from library <work>.

Elaborating entity <all_digital_modulator_wrapper> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:746 - "C:\Newcomputer\DSM_Final\DSM_Final\fixed_pkg_c.vhdl" Line 1469: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:\Newcomputer\DSM_Final\DSM_Final\fixed_pkg_c.vhdl" Line 1470: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:\Newcomputer\DSM_Final\DSM_Final\fixed_pkg_c.vhdl" Line 1471: Range is empty (null range)

Elaborating entity <all_digital_modulator> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <PLL_CLOCK> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Clock_Generator_1> (architecture <xilinx>) from library <work>.

Elaborating entity <Clock_Generator_2> (architecture <xilinx>) from library <work>.

Elaborating entity <top_level_ddfs> (architecture <structural>) from library <work>.

Elaborating entity <ddfs_ctrl> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "C:\Newcomputer\DSM_Final\DSM_Final\ddfs_ctrl.vhd" Line 28: Using initial value 0 for ddfs_function_i_ff since it is never assigned
WARNING:HDLCompiler:871 - "C:\Newcomputer\DSM_Final\DSM_Final\ddfs_ctrl.vhd" Line 34: Using initial value 0 for cordic_config_i_ff since it is never assigned
INFO:HDLCompiler:679 - "C:\Newcomputer\DSM_Final\DSM_Final\ddfs_ctrl.vhd" Line 55. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Newcomputer\DSM_Final\DSM_Final\ddfs_ctrl.vhd" Line 125. Case statement is complete. others clause is never selected

Elaborating entity <trigonometric_function_generator> (architecture <rtl>) from library <work>.

Elaborating entity <phase_generator> (architecture <rtl>) from library <work>.

Elaborating entity <phase_accumulator> (architecture <inverse_trigonometric>) with generics from library <work>.
WARNING:HDLCompiler:314 - "N:/P.20131013/rtf/vhdl/xst/src/std_1164.vhd" Line 1025: Choice with meta-value 'U' is ignored for synthesis

Elaborating entity <phase_accumulator> (architecture <hyperbolic>) with generics from library <work>.

Elaborating entity <phase_accumulator> (architecture <hyperbolic>) with generics from library <work>.

Elaborating entity <phase_accumulator> (architecture <hyperbolic>) with generics from library <work>.

Elaborating entity <phase_accumulator> (architecture <circular>) with generics from library <work>.
WARNING:HDLCompiler:92 - "C:\Newcomputer\DSM_Final\DSM_Final\phase_generator.vhd" Line 112: z_exp should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Newcomputer\DSM_Final\DSM_Final\phase_generator.vhd" Line 114: z_sech_2 should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Newcomputer\DSM_Final\DSM_Final\phase_generator.vhd" Line 115. Case statement is complete. others clause is never selected

Elaborating entity <cordic_core> (architecture <pipelined_arch>) from library <work>.
INFO:HDLCompiler:679 - "C:\Newcomputer\DSM_Final\DSM_Final\trigonometric_fct_generator.vhd" Line 69. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "C:\Newcomputer\DSM_Final\DSM_Final\trigonometric_fct_generator.vhd" Line 27: Net <x_in[33]> does not have a driver.

Elaborating entity <Second_order_delta_sigma_modulator> (architecture <rtl>) from library <work>.

Elaborating entity <MATLAB_Function> (architecture <rtl>) from library <work>.

Elaborating entity <Fourth_order_delta_sigma_modulator> (architecture <rtl>) from library <work>.

Elaborating entity <Eight_order_delta_sigma_modulator> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:634 - "C:\Newcomputer\DSM_Final\DSM_Final\all_digital_modulator.vhd" Line 180: Net <sine[25]> does not have a driver.

Elaborating entity <MWMdioBasic> (architecture <rtl>) from library <work>.
WARNING:Xst:2972 - "C:\Newcomputer\DSM_Final\DSM_Final\all_digital_modulator.vhd" line 252. All outputs of instance <U3> of block <top_level_ddfs> are unconnected in block <all_digital_modulator>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <all_digital_modulator_fil>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\all_digital_modulator_fil.vhd".
    Found 8-bit register for signal <rxd>.
    Found 8-bit register for signal <ETH_TXD>.
    Found 1-bit register for signal <rxerror>.
    Found 1-bit register for signal <col>.
    Found 1-bit register for signal <crs>.
    Found 1-bit register for signal <ETH_TXEN>.
    Found 1-bit register for signal <ETH_TXER>.
    Found 1-bit register for signal <rxdvld>.
    Summary:
	inferred  22 D-type flip-flop(s).
Unit <all_digital_modulator_fil> synthesized.

Synthesizing Unit <MWClkMgr>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWClkMgr.vhd".
    Summary:
	no macro.
Unit <MWClkMgr> synthesized.

Synthesizing Unit <FILCore>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\FILCore.vhd".
    Summary:
	no macro.
Unit <FILCore> synthesized.

Synthesizing Unit <FILCommLayer>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\FILCommLayer.vhd".
    Summary:
	no macro.
Unit <FILCommLayer> synthesized.

Synthesizing Unit <MWMAC>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWMAC.vhd".
        MWMACADDR1 = 160
        MWMACADDR2 = 179
        MWMACADDR3 = 204
        MWMACADDR4 = 81
        MWMACADDR5 = 97
        MWMACADDR6 = 242
        MWIPADDR1 = 192
        MWIPADDR2 = 168
        MWIPADDR3 = 2
        MWIPADDR4 = 5
        ONEUDP = 1
        BUFFERADDRWIDTH = 12
    Summary:
	no macro.
Unit <MWMAC> synthesized.

Synthesizing Unit <mwrxmac>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwrxmac.vhd".
        MWMACADDR1 = 160
        MWMACADDR2 = 179
        MWMACADDR3 = 204
        MWMACADDR4 = 81
        MWMACADDR5 = 97
        MWMACADDR6 = 242
        MWIPADDR1 = 192
        MWIPADDR2 = 168
        MWIPADDR3 = 2
        MWIPADDR4 = 5
        ONEUDP = 1
    Found 1-bit register for signal <gmii_rx_dv_reg>.
    Found 1-bit register for signal <gmii_rx_er_reg>.
    Found 7-bit register for signal <current_state>.
    Found 1-bit register for signal <rxaddrvalidreg>.
    Found 1-bit register for signal <replypingreg>.
    Found 8-bit register for signal <hostmacaddr1reg>.
    Found 8-bit register for signal <hostmacaddr2reg>.
    Found 8-bit register for signal <hostmacaddr3reg>.
    Found 8-bit register for signal <hostmacaddr4reg>.
    Found 8-bit register for signal <hostmacaddr5reg>.
    Found 8-bit register for signal <hostmacaddr6reg>.
    Found 8-bit register for signal <hostipaddr1reg>.
    Found 8-bit register for signal <hostipaddr2reg>.
    Found 8-bit register for signal <hostipaddr3reg>.
    Found 8-bit register for signal <hostipaddr4reg>.
    Found 32-bit register for signal <fcs>.
    Found 8-bit register for signal <iplen1reg>.
    Found 8-bit register for signal <iplen2reg>.
    Found 8-bit register for signal <udplen1reg>.
    Found 8-bit register for signal <udplen2reg>.
    Found 1-bit register for signal <udpregupdate>.
    Found 8-bit register for signal <udpsrcrx1reg>.
    Found 8-bit register for signal <udpsrcrx2reg>.
    Found 8-bit register for signal <udpdstrx1reg>.
    Found 8-bit register for signal <udpdstrx2reg>.
    Found 16-bit register for signal <udplencount>.
    Found 16-bit register for signal <pinglencount>.
    Found 16-bit register for signal <arplencount>.
    Found 9-bit register for signal <pingaddr>.
    Found 1-bit register for signal <pingwren>.
    Found 8-bit register for signal <RxData>.
    Found 1-bit register for signal <RxDataValid>.
    Found 1-bit register for signal <RxEOP>.
    Found 1-bit register for signal <RxCRCOK>.
    Found 1-bit register for signal <RxCRCBad>.
    Found 1-bit register for signal <replyarpreg>.
    Found 8-bit register for signal <udpsrcport0_1reg>.
    Found 8-bit register for signal <udpsrcport0_2reg>.
    Found 8-bit register for signal <udpdstport0_1reg>.
    Found 8-bit register for signal <udpdstport0_2reg>.
    Found 8-bit register for signal <udpsrcport1_1reg>.
    Found 8-bit register for signal <udpsrcport1_2reg>.
    Found 8-bit register for signal <udpdstport1_1reg>.
    Found 8-bit register for signal <udpdstport1_2reg>.
    Found 8-bit register for signal <udpsrcport2_1reg>.
    Found 8-bit register for signal <udpsrcport2_2reg>.
    Found 8-bit register for signal <udpdstport2_1reg>.
    Found 8-bit register for signal <udpdstport2_2reg>.
    Found 8-bit register for signal <udpsrcport3_1reg>.
    Found 8-bit register for signal <udpsrcport3_2reg>.
    Found 8-bit register for signal <udpdstport3_1reg>.
    Found 8-bit register for signal <udpdstport3_2reg>.
    Found 2-bit register for signal <packetdstport>.
    Found 1-bit register for signal <replypingregdelay>.
    Found 1-bit register for signal <pingpulse1>.
    Found 1-bit register for signal <pingpulse2>.
    Found 1-bit register for signal <pingpulse3>.
    Found 1-bit register for signal <pingpulse4>.
    Found 1-bit register for signal <replyping>.
    Found 1-bit register for signal <replyarpregdelay>.
    Found 1-bit register for signal <arppulse1>.
    Found 1-bit register for signal <arppulse2>.
    Found 1-bit register for signal <arppulse3>.
    Found 1-bit register for signal <arppulse4>.
    Found 1-bit register for signal <replyarp>.
    Found 8-bit register for signal <gmii_rxd_reg>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 112                                            |
    | Transitions        | 284                                            |
    | Inputs             | 31                                             |
    | Outputs            | 13                                             |
    | Clock              | rxclk (rising_edge)                            |
    | Reset              | rxreset (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <pingaddr[8]_GND_17_o_add_104_OUT> created at line 1241.
    Found 16-bit adder for signal <pinglencount[15]_GND_17_o_add_107_OUT> created at line 1241.
    Found 16-bit adder for signal <udplencount[15]_GND_17_o_add_137_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_17_o_GND_17_o_sub_106_OUT<15:0>> created at line 753.
    Found 16-bit subtractor for signal <GND_17_o_GND_17_o_sub_131_OUT<15:0>> created at line 906.
    Found 16-bit subtractor for signal <GND_17_o_GND_17_o_sub_135_OUT<15:0>> created at line 909.
    Found 16-bit subtractor for signal <GND_17_o_GND_17_o_sub_142_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_17_o_GND_17_o_sub_189_OUT<15:0>> created at line 1308.
    Found 8-bit comparator greater for signal <iplen2reg[7]_GND_17_o_LessThan_134_o> created at line 908
    Found 8-bit comparator equal for signal <fcs_check_value[31]_gmii_rxd_reg[7]_equal_145_o> created at line 942
    Found 8-bit comparator equal for signal <fcs_check_value[23]_gmii_rxd_reg[7]_equal_147_o> created at line 950
    Found 8-bit comparator equal for signal <fcs_check_value[15]_gmii_rxd_reg[7]_equal_149_o> created at line 958
    Found 8-bit comparator equal for signal <fcs_check_value[7]_gmii_rxd_reg[7]_equal_151_o> created at line 966
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 402 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  38 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mwrxmac> synthesized.

Synthesizing Unit <mwtxmac>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwtxmac.vhd".
        MWMACADDR1 = 160
        MWMACADDR2 = 179
        MWMACADDR3 = 204
        MWMACADDR4 = 81
        MWMACADDR5 = 97
        MWMACADDR6 = 242
        MWIPADDR1 = 192
        MWIPADDR2 = 168
        MWIPADDR3 = 2
        MWIPADDR4 = 5
        ONEUDP = 1
        BUFFERADDRWIDTH = 12
WARNING:Xst:647 - Input <txSrcPort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rxaddrvalid_sync2>.
    Found 1-bit register for signal <replyping_sync1>.
    Found 1-bit register for signal <replyping_sync2>.
    Found 1-bit register for signal <replyping_sync3>.
    Found 1-bit register for signal <ping_pending>.
    Found 1-bit register for signal <replyarp_sync1>.
    Found 1-bit register for signal <replyarp_sync2>.
    Found 1-bit register for signal <arp_pending>.
    Found 1-bit register for signal <replyarp_sync3>.
    Found 1-bit register for signal <gmii_col_reg>.
    Found 1-bit register for signal <gmii_crs_reg>.
    Found 6-bit register for signal <current_state>.
    Found 16-bit register for signal <byte_count>.
    Found 16-bit register for signal <udp_count>.
    Found 1-bit register for signal <pingflag>.
    Found 8-bit register for signal <gmii_txd>.
    Found 1-bit register for signal <tx_en>.
    Found 1-bit register for signal <gmii_tx_er>.
    Found 16-bit register for signal <iptotallenreg>.
    Found 9-bit register for signal <pingaddr>.
    Found 1-bit register for signal <incpingflag>.
    Found 17-bit register for signal <hdrchecksum>.
    Found 32-bit register for signal <fcs>.
    Found 1-bit register for signal <dataTxFlag>.
    Found 1-bit register for signal <arpflag>.
    Found 1-bit register for signal <arp_clear>.
    Found 1-bit register for signal <ping_clear>.
    Found 400-bit register for signal <EthHeader>.
    Found 4-bit register for signal <ipAddrCnt>.
    Found 5-bit register for signal <arpCnt>.
    Found 4-bit register for signal <macSrcDstCnt>.
    Found 5-bit register for signal <pingCnt>.
    Found 1-bit register for signal <rxaddrvalid_sync1>.
    Found finite state machine <FSM_1> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 43                                             |
    | Transitions        | 160                                            |
    | Inputs             | 16                                             |
    | Outputs            | 11                                             |
    | Clock              | txclk (rising_edge)                            |
    | Reset              | txreset (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <byte_count[15]_GND_18_o_add_27_OUT> created at line 1241.
    Found 16-bit adder for signal <byte_count[15]_GND_18_o_add_28_OUT> created at line 1241.
    Found 17-bit adder for signal <n2770> created at line 523.
    Found 17-bit adder for signal <GND_18_o_GND_18_o_add_30_OUT> created at line 523.
    Found 17-bit adder for signal <n2776> created at line 532.
    Found 17-bit adder for signal <GND_18_o_GND_18_o_add_32_OUT> created at line 532.
    Found 17-bit adder for signal <n2782> created at line 541.
    Found 17-bit adder for signal <GND_18_o_GND_18_o_add_34_OUT> created at line 541.
    Found 17-bit adder for signal <GND_18_o_GND_18_o_add_35_OUT> created at line 549.
    Found 4-bit adder for signal <macSrcDstCnt[3]_GND_18_o_add_37_OUT> created at line 1241.
    Found 9-bit adder for signal <pingaddr[8]_GND_18_o_add_53_OUT> created at line 1241.
    Found 5-bit adder for signal <pingCnt[4]_GND_18_o_add_58_OUT> created at line 1241.
    Found 8-bit adder for signal <pingrddata[7]_GND_18_o_add_71_OUT> created at line 1241.
    Found 8-bit adder for signal <pingrddata[7]_GND_18_o_add_75_OUT> created at line 642.
    Found 9-bit adder for signal <pingaddr[8]_GND_18_o_add_77_OUT> created at line 1241.
    Found 4-bit adder for signal <ipAddrCnt[3]_GND_18_o_add_87_OUT> created at line 1241.
    Found 16-bit adder for signal <iptotallenreg[15]_GND_18_o_add_116_OUT> created at line 1241.
    Found 5-bit adder for signal <arpCnt[4]_GND_18_o_add_120_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_18_o_GND_18_o_sub_52_OUT<8:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_18_o_GND_18_o_sub_65_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_18_o_GND_18_o_sub_80_OUT<15:0>> created at line 1308.
    Found 16-bit comparator lessequal for signal <n0065> created at line 477
    Found 4-bit comparator greater for signal <macSrcDstCnt[3]_PWR_14_o_LessThan_37_o> created at line 571
    Found 5-bit comparator greater for signal <pingCnt[4]_PWR_14_o_LessThan_58_o> created at line 607
    Found 4-bit comparator greater for signal <ipAddrCnt[3]_PWR_14_o_LessThan_87_o> created at line 714
    Found 4-bit comparator lessequal for signal <n1579> created at line 720
    Found 16-bit comparator greater for signal <n2163> created at line 747
    Found 16-bit comparator greater for signal <iptotallenreg[15]_GND_18_o_LessThan_98_o> created at line 753
    Found 5-bit comparator greater for signal <arpCnt[4]_PWR_14_o_LessThan_120_o> created at line 808
    Summary:
	inferred  15 Adder/Subtractor(s).
	inferred 552 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred 105 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mwtxmac> synthesized.

Synthesizing Unit <mwpingram>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwpingram.vhd".
    Summary:
	no macro.
Unit <mwpingram> synthesized.

Synthesizing Unit <MWDPRAM_1>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWDPRAM.vhd".
        DATAWIDTH = 8
        ADDRWIDTH = 9
    Found 512x8-bit dual-port RAM <Mram_memory> for signal <memory>.
    Found 8-bit register for signal <rd_doutB>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <MWDPRAM_1> synthesized.

Synthesizing Unit <FILPktProc>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\FILPktProc.vhd".
        VERSION = "0000001000000000"
WARNING:Xst:647 - Input <RxDstPort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FILPktProc> synthesized.

Synthesizing Unit <FILUDPCRC>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\FILUDPCRC.vhd".
        BUFFERADDRWIDTH = 11
    Found 2-bit register for signal <wrState>.
    Found 11-bit register for signal <wrAddr>.
    Found 11-bit register for signal <wrAddrFirst>.
    Found 11-bit register for signal <wrAddrLast>.
    Found 11-bit register for signal <rdAddr>.
    Found 1-bit register for signal <rdDataVld>.
    Found 1-bit register for signal <dataVldIn_d>.
    Found finite state machine <FSM_2> for signal <wrState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | wr_idle                                        |
    | Power Up State     | wr_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit adder for signal <wrAddr[10]_GND_24_o_add_4_OUT> created at line 117.
    Found 11-bit adder for signal <rdAddr[10]_GND_24_o_add_26_OUT> created at line 150.
    Found 11-bit 3-to-1 multiplexer for signal <wrState[1]_X_17_o_wide_mux_13_OUT> created at line 108.
    Found 11-bit comparator equal for signal <empty> created at line 136
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FILUDPCRC> synthesized.

Synthesizing Unit <MWDPRAM_2>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWDPRAM.vhd".
        DATAWIDTH = 9
        ADDRWIDTH = 11
    Found 2048x9-bit dual-port RAM <Mram_memory> for signal <memory>.
    Found 9-bit register for signal <rd_doutB>.
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
Unit <MWDPRAM_2> synthesized.

Synthesizing Unit <FILPktMUX>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\FILPktMUX.vhd".
    Found 1-bit register for signal <dataVldOut>.
    Found 1-bit register for signal <dataEOPOut>.
    Found 8-bit register for signal <cmdOut>.
    Found 1-bit register for signal <cmdVldOut>.
    Found 1-bit register for signal <cmdEOPOut>.
    Found 2-bit register for signal <state>.
    Found 8-bit register for signal <dataOut>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit 3-to-1 multiplexer for signal <state[1]_X_19_o_wide_mux_9_OUT> created at line 53.
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_X_19_o_Mux_10_o> created at line 53.
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_X_19_o_Mux_11_o> created at line 53.
    Found 8-bit 3-to-1 multiplexer for signal <state[1]_X_19_o_wide_mux_12_OUT> created at line 53.
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_X_19_o_Mux_13_o> created at line 53.
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_X_19_o_Mux_14_o> created at line 53.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FILPktMUX> synthesized.

Synthesizing Unit <FILCmdProc>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\FILCmdProc.vhd".
        VERSION = "0000001000000000"
    Found 1-bit register for signal <cmdVldReg>.
    Found 1-bit register for signal <cmd_state>.
    Found 8-bit register for signal <status>.
    Found 1-bit register for signal <statusVld>.
    Found 1-bit register for signal <statusEOP>.
    Found 4-bit register for signal <status_state>.
    Found 4-bit register for signal <get_ver_reg>.
    Found 16-bit register for signal <dut_rst_reg>.
    Found 16-bit register for signal <fpga_rst_reg>.
    Found 1-bit register for signal <get_ver_s1>.
    Found 1-bit register for signal <get_ver_s2>.
    Found 1-bit register for signal <get_ver_s3>.
    Found 1-bit register for signal <dutrst_s>.
    Found 1-bit register for signal <dutrst>.
    Found 1-bit register for signal <rxrst_s>.
    Found 1-bit register for signal <rxrst_int>.
    Found 1-bit register for signal <txrst_s>.
    Found 1-bit register for signal <txrst_int>.
    Found 8-bit register for signal <cmdReg>.
    Found finite state machine <FSM_4> for signal <status_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 13                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | txclk (rising_edge)                            |
    | Reset              | txrst_int (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | status_idle                                    |
    | Power Up State     | status_idle                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  65 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FILCmdProc> synthesized.

Synthesizing Unit <FILDataProc>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\FILDataProc.vhd".
WARNING:Xst:647 - Input <rxrst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <txrst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\FILDataProc.vhd" line 101: Output port <fifo_full> of the instance <u_rxFIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\FILDataProc.vhd" line 215: Output port <fifo_full> of the instance <u_txFIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <dut_dinvld>.
    Found 16-bit register for signal <simcycle>.
    Found 8-bit register for signal <simcycle_low>.
    Found 1-bit register for signal <rxfifo_dout_rdy>.
    Found 16-bit register for signal <tx_dlen>.
    Found 8-bit register for signal <tx_dlen_low>.
    Found 1-bit register for signal <tx_dlen_rdy>.
    Found 3-bit register for signal <rx_state>.
    Found 1-bit register for signal <skip_RX_HEADER_1>.
    Found 1-bit register for signal <tx_done>.
    Found 9-bit register for signal <txfifo_din>.
    Found 1-bit register for signal <txfifo_din_vld>.
    Found 16-bit register for signal <tx_dlen_actual>.
    Found 16-bit register for signal <tx_cnt>.
    Found 1-bit register for signal <dut_doutrdy>.
    Found 2-bit register for signal <tx_state>.
    Found 8-bit register for signal <dut_dout_reg>.
    Found 1-bit register for signal <dut_doutvld_reg>.
    Found 8-bit register for signal <dut_din>.
    Found finite state machine <FSM_5> for signal <rx_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 18                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | dutclk (rising_edge)                           |
    | Reset              | dutrst (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | rx_idle                                        |
    | Power Up State     | rx_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <tx_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | dutclk (rising_edge)                           |
    | Reset              | dutrst (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | tx_idle                                        |
    | Power Up State     | tx_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <tx_cnt[15]_GND_28_o_add_52_OUT> created at line 286.
    Found 16-bit subtractor for signal <GND_28_o_GND_28_o_sub_43_OUT<15:0>> created at line 257.
    Found 16-bit subtractor for signal <GND_28_o_GND_28_o_sub_51_OUT<15:0>> created at line 278.
    Found 16-bit comparator equal for signal <tx_cnt[15]_GND_28_o_equal_52_o> created at line 278
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 113 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  24 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <FILDataProc> synthesized.

Synthesizing Unit <MWAsyncFIFO_1>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWAsyncFIFO.vhd".
        DATA_WIDTH = 9
        ADDR_WIDTH = 12
    Found 1-bit register for signal <rst_clkin_sync2>.
    Found 1-bit register for signal <rst_clkout_sync1>.
    Found 1-bit register for signal <rst_clkout_sync2>.
    Found 13-bit register for signal <rd_addr_gray_sync1>.
    Found 13-bit register for signal <rd_addr_gray_sync2>.
    Found 13-bit register for signal <wr_addr_gray_sync2>.
    Found 13-bit register for signal <wr_addr_gray_sync1>.
    Found 13-bit register for signal <wr_addr_bin>.
    Found 13-bit register for signal <wr_addr_gray>.
    Found 1-bit register for signal <full>.
    Found 13-bit register for signal <rd_addr_bin>.
    Found 13-bit register for signal <rd_addr_gray>.
    Found 1-bit register for signal <empty>.
    Found 1-bit register for signal <dvld>.
    Found 1-bit register for signal <rst_clkin_sync1>.
    Found 13-bit adder for signal <wr_addr_bin[12]_GND_29_o_add_12_OUT> created at line 157.
    Found 13-bit adder for signal <rd_addr_bin[12]_GND_29_o_add_22_OUT> created at line 191.
    Found 13-bit comparator equal for signal <full_temp> created at line 174
    Found 13-bit comparator equal for signal <empty_temp> created at line 208
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 111 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <MWAsyncFIFO_1> synthesized.

Synthesizing Unit <MWDPRAM_3>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWDPRAM.vhd".
        DATAWIDTH = 9
        ADDRWIDTH = 12
    Found 4096x9-bit dual-port RAM <Mram_memory> for signal <memory>.
    Found 9-bit register for signal <rd_doutB>.
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
Unit <MWDPRAM_3> synthesized.

Synthesizing Unit <MWAsyncFIFO_2>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWAsyncFIFO.vhd".
        DATA_WIDTH = 9
        ADDR_WIDTH = 11
    Found 1-bit register for signal <rst_clkin_sync2>.
    Found 1-bit register for signal <rst_clkout_sync1>.
    Found 1-bit register for signal <rst_clkout_sync2>.
    Found 12-bit register for signal <rd_addr_gray_sync1>.
    Found 12-bit register for signal <rd_addr_gray_sync2>.
    Found 12-bit register for signal <wr_addr_gray_sync2>.
    Found 12-bit register for signal <wr_addr_gray_sync1>.
    Found 12-bit register for signal <wr_addr_bin>.
    Found 12-bit register for signal <wr_addr_gray>.
    Found 1-bit register for signal <full>.
    Found 12-bit register for signal <rd_addr_bin>.
    Found 12-bit register for signal <rd_addr_gray>.
    Found 1-bit register for signal <empty>.
    Found 1-bit register for signal <dvld>.
    Found 1-bit register for signal <rst_clkin_sync1>.
    Found 12-bit adder for signal <wr_addr_bin[11]_GND_31_o_add_12_OUT> created at line 157.
    Found 12-bit adder for signal <rd_addr_bin[11]_GND_31_o_add_22_OUT> created at line 191.
    Found 12-bit comparator equal for signal <full_temp> created at line 174
    Found 12-bit comparator equal for signal <empty_temp> created at line 208
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 103 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <MWAsyncFIFO_2> synthesized.

Synthesizing Unit <MWUDPPKTBuilder>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWUDPPKTBuilder.vhd".
        DATA_BUF_WIDTH = 11
        DATA_PKTINFO_BUF_WIDTH = 2
        STATUS_BUF_WIDTH = 4
        STATUS_PKTINFO_BUF_WIDTH = 2
INFO:Xst:3210 - "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWUDPPKTBuilder.vhd" line 101: Output port <PKTPort> of the instance <u_DATA_BUF> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <pktData>.
    Found 1-bit register for signal <pktDataVld>.
    Found 13-bit register for signal <pktLen>.
    Found 2-bit register for signal <pktPort>.
    Found 16-bit register for signal <seqNumber>.
    Found 4-bit register for signal <waitCycle>.
    Found 40-bit register for signal <dataHeaderReg>.
    Found 1-bit register for signal <txRequest>.
    Found 1-bit register for signal <statusPKTEn>.
    Found 1-bit register for signal <statusPKTLoad>.
    Found 1-bit register for signal <dataPKTEn>.
    Found 1-bit register for signal <dataPKTLoad>.
    Found 2-bit register for signal <thisPKTPort>.
    Found 13-bit register for signal <thisPKTLen>.
    Found 8-bit register for signal <txReady_d>.
    Found 3-bit register for signal <pktState>.
    Found finite state machine <FSM_7> for signal <pktState>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <dataPKTLen[11]_GND_32_o_add_6_OUT> created at line 1241.
    Found 16-bit adder for signal <seqNumber[15]_GND_32_o_add_7_OUT> created at line 1241.
    Found 4-bit adder for signal <waitCycle[3]_GND_32_o_add_31_OUT> created at line 1241.
    Found 4-bit comparator lessequal for signal <n0030> created at line 267
    Found 4-bit comparator lessequal for signal <n0032> created at line 267
    WARNING:Xst:2404 -  FFs/Latches <clk_en_d<0:0>> (without init value) have a constant value of 1 in block <MWUDPPKTBuilder>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 112 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MWUDPPKTBuilder> synthesized.

Synthesizing Unit <MWPKTBuffer_1>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWPKTBuffer.vhd".
        DATA_BUF_WIDTH = 11
        PKTINFO_BUF_WIDTH = 2
    Found 12-bit register for signal <rdAddr>.
    Found 1-bit register for signal <dataVldOut>.
    Found 12-bit register for signal <payloadLen>.
    Found 3-bit register for signal <pktInfo_wrAddr>.
    Found 3-bit register for signal <pktInfo_rdAddr>.
    Found 12-bit register for signal <wrAddr>.
    Found 12-bit adder for signal <wrAddr[11]_GND_33_o_add_0_OUT> created at line 1241.
    Found 12-bit adder for signal <rdAddr[11]_GND_33_o_add_4_OUT> created at line 1241.
    Found 12-bit adder for signal <GND_33_o_wrAddr[11]_add_11_OUT> created at line 125.
    Found 12-bit adder for signal <pktInfo_wrData<11:0>> created at line 1241.
    Found 3-bit adder for signal <pktInfo_wrAddr[2]_GND_33_o_add_20_OUT> created at line 1241.
    Found 3-bit adder for signal <pktInfo_rdAddr[2]_GND_33_o_add_24_OUT> created at line 1241.
    Found 12-bit subtractor for signal <GND_33_o_GND_33_o_sub_10_OUT<11:0>> created at line 127.
    Found 12-bit subtractor for signal <n0082> created at line 0.
    Found 12-bit comparator not equal for signal <empty> created at line 123
    Found 12-bit comparator greater for signal <bufferReady> created at line 128
    Found 3-bit comparator not equal for signal <pktInfo_wrAddr[2]_pktInfo_rdAddr[2]_equal_29_o> created at line 195
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <MWPKTBuffer_1> synthesized.

Synthesizing Unit <MWDPRAM_4>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWDPRAM.vhd".
        DATAWIDTH = 8
        ADDRWIDTH = 11
    Found 2048x8-bit dual-port RAM <Mram_memory> for signal <memory>.
    Found 8-bit register for signal <rd_doutB>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <MWDPRAM_4> synthesized.

Synthesizing Unit <MWDPRAM_5>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWDPRAM.vhd".
        DATAWIDTH = 14
        ADDRWIDTH = 2
    Found 4x14-bit dual-port RAM <Mram_memory> for signal <memory>.
    Found 14-bit register for signal <rd_doutB>.
    Summary:
	inferred   1 RAM(s).
	inferred  14 D-type flip-flop(s).
Unit <MWDPRAM_5> synthesized.

Synthesizing Unit <MWPKTBuffer_2>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWPKTBuffer.vhd".
        DATA_BUF_WIDTH = 4
        PKTINFO_BUF_WIDTH = 2
    Found 5-bit register for signal <rdAddr>.
    Found 1-bit register for signal <dataVldOut>.
    Found 5-bit register for signal <payloadLen>.
    Found 3-bit register for signal <pktInfo_wrAddr>.
    Found 3-bit register for signal <pktInfo_rdAddr>.
    Found 5-bit register for signal <wrAddr>.
    Found 5-bit adder for signal <wrAddr[4]_GND_38_o_add_0_OUT> created at line 1241.
    Found 5-bit adder for signal <rdAddr[4]_GND_38_o_add_4_OUT> created at line 1241.
    Found 5-bit adder for signal <GND_38_o_wrAddr[4]_add_11_OUT> created at line 125.
    Found 5-bit adder for signal <pktInfo_wrData<4:0>> created at line 1241.
    Found 3-bit adder for signal <pktInfo_wrAddr[2]_GND_38_o_add_20_OUT> created at line 1241.
    Found 3-bit adder for signal <pktInfo_rdAddr[2]_GND_38_o_add_24_OUT> created at line 1241.
    Found 5-bit subtractor for signal <GND_38_o_GND_38_o_sub_10_OUT<4:0>> created at line 127.
    Found 5-bit subtractor for signal <n0082> created at line 0.
    Found 5-bit comparator not equal for signal <empty> created at line 123
    Found 5-bit comparator greater for signal <bufferReady> created at line 128
    Found 3-bit comparator not equal for signal <pktInfo_wrAddr[2]_pktInfo_rdAddr[2]_equal_29_o> created at line 195
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <MWPKTBuffer_2> synthesized.

Synthesizing Unit <MWDPRAM_6>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWDPRAM.vhd".
        DATAWIDTH = 8
        ADDRWIDTH = 4
    Found 16x8-bit dual-port RAM <Mram_memory> for signal <memory>.
    Found 8-bit register for signal <rd_doutB>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <MWDPRAM_6> synthesized.

Synthesizing Unit <MWDPRAM_7>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWDPRAM.vhd".
        DATAWIDTH = 7
        ADDRWIDTH = 2
    Found 4x7-bit dual-port RAM <Mram_memory> for signal <memory>.
    Found 7-bit register for signal <rd_doutB>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <MWDPRAM_7> synthesized.

Synthesizing Unit <mwfil_chiftop>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwfil_chiftop.vhd".
    Summary:
	no macro.
Unit <mwfil_chiftop> synthesized.

Synthesizing Unit <mwfil_chifcore>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwfil_chifcore.vhd".
        INWORD = 8
        OUTWORD = 15
        WORDSIZE = 8
        HASENABLE = 0
    Summary:
	no macro.
Unit <mwfil_chifcore> synthesized.

Synthesizing Unit <mwfil_bus2dut>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwfil_bus2dut.vhd".
        WORDSIZE = 8
        OUTWORD = 8
    Found 64-bit register for signal <shiftreg>.
    Found 10-bit register for signal <counter>.
    Found 10-bit adder for signal <counter_inc> created at line 51.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  74 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mwfil_bus2dut> synthesized.

Synthesizing Unit <mwfil_udfifo_1>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwfil_udfifo.vhd".
        fifo_depth = 16
        fifo_uword = 4
        fifo_width = 64
    Found 4-bit register for signal <rd_addr>.
    Found 1-bit register for signal <empty_tmp>.
    Found 1-bit register for signal <full_tmp>.
    Found 1-bit register for signal <empty_tmp_d1>.
    Found 1-bit register for signal <rdreq_d1>.
    Found 64-bit register for signal <reg_out>.
    Found 1-bit register for signal <sclr_d1>.
    Found 4-bit register for signal <wr_addr>.
    Found 4-bit adder for signal <wr_addr[3]_GND_46_o_add_5_OUT> created at line 89.
    Found 4-bit adder for signal <rd_addr[3]_GND_46_o_add_7_OUT> created at line 95.
    Found 4-bit subtractor for signal <usedw_tmp> created at line 54.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  77 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <mwfil_udfifo_1> synthesized.

Synthesizing Unit <mwfil_dpscram_1>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwfil_dpscram.vhd".
        DATA = 64
        ADDR = 4
    Found 16x64-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 64-bit register for signal <rd_dout>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <mwfil_dpscram_1> synthesized.

Synthesizing Unit <mwfil_controller>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwfil_controller.vhd".
        HASENABLE = 0
    Found 16-bit register for signal <simrem>.
    Found 1-bit register for signal <dut_enable_int>.
    Found 1-bit register for signal <reset_d1>.
    Found 16-bit subtractor for signal <GND_48_o_GND_48_o_sub_3_OUT<15:0>> created at line 53.
    Found 16-bit comparator greater for signal <zeros16[15]_simrem[15]_LessThan_2_o> created at line 53
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <mwfil_controller> synthesized.

Synthesizing Unit <mwfil_udfifo_2>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwfil_udfifo.vhd".
        fifo_depth = 16
        fifo_uword = 4
        fifo_width = 120
    Found 4-bit register for signal <rd_addr>.
    Found 1-bit register for signal <empty_tmp>.
    Found 1-bit register for signal <full_tmp>.
    Found 1-bit register for signal <empty_tmp_d1>.
    Found 1-bit register for signal <rdreq_d1>.
    Found 120-bit register for signal <reg_out>.
    Found 1-bit register for signal <sclr_d1>.
    Found 4-bit register for signal <wr_addr>.
    Found 4-bit adder for signal <wr_addr[3]_GND_49_o_add_5_OUT> created at line 89.
    Found 4-bit adder for signal <rd_addr[3]_GND_49_o_add_7_OUT> created at line 95.
    Found 4-bit subtractor for signal <usedw_tmp> created at line 54.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 133 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <mwfil_udfifo_2> synthesized.

Synthesizing Unit <mwfil_dpscram_2>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwfil_dpscram.vhd".
        DATA = 120
        ADDR = 4
    Found 16x120-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 120-bit register for signal <rd_dout>.
    Summary:
	inferred   1 RAM(s).
	inferred 120 D-type flip-flop(s).
Unit <mwfil_dpscram_2> synthesized.

Synthesizing Unit <mwfil_dut2bus>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwfil_dut2bus.vhd".
        WORDSIZE = 8
        OUTWORD = 15
    Found 8-bit register for signal <dout>.
    Found 1-bit register for signal <d2b_fifo_valid>.
    Found 1-bit register for signal <dout_valid>.
    Found 120-bit register for signal <shiftreg>.
    Found 5-bit register for signal <remword>.
    Found 6-bit subtractor for signal <GND_51_o_GND_51_o_sub_3_OUT> created at line 53.
    Found 5-bit comparator lessequal for signal <n0005> created at line 53
    Found 5-bit comparator greater for signal <GND_51_o_remword[4]_LessThan_7_o> created at line 75
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 118 Multiplexer(s).
Unit <mwfil_dut2bus> synthesized.

Synthesizing Unit <all_digital_modulator_wrapper>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\all_digital_modulator_wrapper.vhd".
WARNING:Xst:647 - Input <din<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din<47:42>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din<55:49>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din<63:57>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <all_digital_modulator_wrapper> synthesized.

Synthesizing Unit <all_digital_modulator>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\all_digital_modulator.vhd".
        GEN_DIGITAL_UP_CONVERTER_EN = false
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Newcomputer\DSM_Final\DSM_Final\all_digital_modulator.vhd" line 224: Output port <CLKFBOUT_OUT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Newcomputer\DSM_Final\DSM_Final\all_digital_modulator.vhd" line 233: Output port <CLK_OUT2> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Newcomputer\DSM_Final\DSM_Final\all_digital_modulator.vhd" line 233: Output port <CLK_OUT3> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Newcomputer\DSM_Final\DSM_Final\all_digital_modulator.vhd" line 233: Output port <CLK_OUT4> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Newcomputer\DSM_Final\DSM_Final\all_digital_modulator.vhd" line 252: Output port <ddfs_function_out> of the instance <U3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Newcomputer\DSM_Final\DSM_Final\all_digital_modulator.vhd" line 331: Output port <ce_out> of the instance <U10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Newcomputer\DSM_Final\DSM_Final\all_digital_modulator.vhd" line 342: Output port <ce_out> of the instance <U11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Newcomputer\DSM_Final\DSM_Final\all_digital_modulator.vhd" line 353: Output port <ce_out> of the instance <U12> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <sine> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   1 Multiplexer(s).
Unit <all_digital_modulator> synthesized.

Synthesizing Unit <PLL_CLOCK>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\PLL_CLOCK.vhd".
    Summary:
	no macro.
Unit <PLL_CLOCK> synthesized.

Synthesizing Unit <Clock_Generator_1>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\ipcore_dir\Clock_Generator_1.vhd".
    Summary:
	no macro.
Unit <Clock_Generator_1> synthesized.

Synthesizing Unit <Clock_Generator_2>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\ipcore_dir\Clock_Generator_2.vhd".
    Summary:
	no macro.
Unit <Clock_Generator_2> synthesized.

Synthesizing Unit <ddfs_ctrl>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\ddfs_ctrl.vhd".
    Found 1-bit register for signal <clear_flag>.
    Found 1-bit register for signal <cnt_ff<7>>.
    Found 1-bit register for signal <cnt_ff<6>>.
    Found 1-bit register for signal <cnt_ff<5>>.
    Found 1-bit register for signal <cnt_ff<4>>.
    Found 1-bit register for signal <cnt_ff<3>>.
    Found 1-bit register for signal <cnt_ff<2>>.
    Found 1-bit register for signal <cnt_ff<1>>.
    Found 1-bit register for signal <cnt_ff<0>>.
    Found 1-bit register for signal <valid>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <ddfs_ctrl> synthesized.

Synthesizing Unit <trigonometric_function_generator>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\trigonometric_fct_generator.vhd".
INFO:Xst:3210 - "C:\Newcomputer\DSM_Final\DSM_Final\trigonometric_fct_generator.vhd" line 45: Output port <z_out> of the instance <cordic_algorithm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Newcomputer\DSM_Final\DSM_Final\trigonometric_fct_generator.vhd" line 45: Output port <valid> of the instance <cordic_algorithm> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <x_in> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <y_in> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <trigonometric_function_generator> synthesized.

Synthesizing Unit <phase_generator>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\phase_generator.vhd".
    Summary:
	inferred   5 Multiplexer(s).
Unit <phase_generator> synthesized.

Synthesizing Unit <phase_accumulator_1>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\phase_accumulator.vhd".
        fout = 9.0
        fref = 491.52
        min = -1.0
        max = 1.0
        offset = 0.0
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    WARNING:Xst:2404 -  FFs/Latches <phase_ff<1:2>> (without init value) have a constant value of 1 in block <phase_accumulator_1>.
    WARNING:Xst:2404 -  FFs/Latches <phase_ff<2:33>> (without init value) have a constant value of 0 in block <phase_accumulator_1>.
    Summary:
	no macro.
Unit <phase_accumulator_1> synthesized.

Synthesizing Unit <phase_accumulator_2>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\phase_accumulator.vhd".
        fout = 9.0
        fref = 491.52
        min = -6.0
        max = 6.0
        offset = 0.0
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    WARNING:Xst:2404 -  FFs/Latches <phase_ff<1:1>> (without init value) have a constant value of 1 in block <phase_accumulator_2>.
    WARNING:Xst:2404 -  FFs/Latches <phase_ff<1:1>> (without init value) have a constant value of 0 in block <phase_accumulator_2>.
    WARNING:Xst:2404 -  FFs/Latches <phase_ff<1:1>> (without init value) have a constant value of 1 in block <phase_accumulator_2>.
    WARNING:Xst:2404 -  FFs/Latches <phase_ff<1:31>> (without init value) have a constant value of 0 in block <phase_accumulator_2>.
    Summary:
	no macro.
Unit <phase_accumulator_2> synthesized.

Synthesizing Unit <phase_accumulator_3>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\phase_accumulator.vhd".
        fout = 9.0
        fref = 491.52
        min = 0.0
        max = 4.85203026391962
        offset = 0.0
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    WARNING:Xst:2404 -  FFs/Latches <phase_ff<1:34>> (without init value) have a constant value of 0 in block <phase_accumulator_3>.
    Summary:
	no macro.
Unit <phase_accumulator_3> synthesized.

Synthesizing Unit <phase_accumulator_4>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\phase_accumulator.vhd".
        fout = 9.0
        fref = 491.52
        min = -5.0
        max = 5.0
        offset = 0.0
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    WARNING:Xst:2404 -  FFs/Latches <phase_ff<1:1>> (without init value) have a constant value of 1 in block <phase_accumulator_4>.
    WARNING:Xst:2404 -  FFs/Latches <phase_ff<1:1>> (without init value) have a constant value of 0 in block <phase_accumulator_4>.
    WARNING:Xst:2404 -  FFs/Latches <phase_ff<1:2>> (without init value) have a constant value of 1 in block <phase_accumulator_4>.
    WARNING:Xst:2404 -  FFs/Latches <phase_ff<2:31>> (without init value) have a constant value of 0 in block <phase_accumulator_4>.
    Summary:
	no macro.
Unit <phase_accumulator_4> synthesized.

Synthesizing Unit <phase_accumulator_5>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\phase_accumulator.vhd".
        fout = 9.0
        fref = 491.52
        min = 0.0
        max = 6.28318530717958
        offset = 0.0
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    WARNING:Xst:2404 -  FFs/Latches <phase_ff<1:34>> (without init value) have a constant value of 0 in block <phase_accumulator_5>.
    Summary:
	no macro.
Unit <phase_accumulator_5> synthesized.

Synthesizing Unit <cordic_core>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\cordic_core.vhd".
    Found 2-bit register for signal <mode_i_ff>.
    Found 2-bit register for signal <configuration_i_ff>.
    Found 3-bit register for signal <cordic_config_i_ff>.
    Found 1-bit register for signal <valid>.
    Found 1-bit register for signal <clear_flag>.
    Found 7-bit register for signal <cnt_ff>.
    Found 34-bit register for signal <x_i_hyperbolic_ff>.
    Found 34-bit register for signal <y_i_hyperbolic_ff>.
    Found 34-bit register for signal <z_i_hyperbolic_ff>.
    Found 34-bit register for signal <x_i_circular_ff>.
    Found 34-bit register for signal <y_i_circular_ff>.
    Found 34-bit register for signal <z_i_circular_ff>.
    Found 34-bit register for signal <t_i_inv_trig_ff>.
    Found 34-bit register for signal <x_i_ff>.
    Found 34-bit register for signal <y_i_ff>.
    Found 34-bit register for signal <z_i_ff>.
    Found 34-bit register for signal <x_out>.
    Found 34-bit register for signal <y_out>.
    Found 34-bit register for signal <z_out>.
    Found 34-bit register for signal <t_i_inv_trig_ff1>.
    Found 34-bit register for signal <x_i_hyperbolic_rotation_ff>.
    Found 34-bit register for signal <y_i_hyperbolic_rotation_ff>.
    Found 34-bit register for signal <z_i_hyperbolic_rotation_ff>.
    Found 34-bit register for signal <x_i_hyperbolic_vectoring_ff>.
    Found 34-bit register for signal <y_i_hyperbolic_vectoring_ff>.
    Found 34-bit register for signal <z_i_hyperbolic_vectoring_ff>.
    Found 34-bit register for signal <x_i_circular_rotation_ff>.
    Found 34-bit register for signal <y_i_circular_rotation_ff>.
    Found 34-bit register for signal <z_i_circular_rotation_ff>.
    Found 34-bit register for signal <x_i_circular_vectoring_ff>.
    Found 34-bit register for signal <y_i_circular_vectoring_ff>.
    Found 34-bit register for signal <z_i_circular_vectoring_ff>.
    Found 34-bit register for signal <xh<-2>>.
    Found 34-bit register for signal <xh<-1>>.
    Found 34-bit register for signal <xh<0>>.
    Found 34-bit register for signal <xh<1>>.
    Found 34-bit register for signal <xh<2>>.
    Found 34-bit register for signal <xh<3>>.
    Found 34-bit register for signal <xh<4>>.
    Found 34-bit register for signal <xh<5>>.
    Found 34-bit register for signal <xh<6>>.
    Found 34-bit register for signal <xh<7>>.
    Found 34-bit register for signal <xh<8>>.
    Found 34-bit register for signal <xh<9>>.
    Found 34-bit register for signal <xh<10>>.
    Found 34-bit register for signal <xh<11>>.
    Found 34-bit register for signal <xh<12>>.
    Found 34-bit register for signal <xh<13>>.
    Found 34-bit register for signal <xh<14>>.
    Found 34-bit register for signal <xh<15>>.
    Found 34-bit register for signal <xh<16>>.
    Found 34-bit register for signal <xh<17>>.
    Found 34-bit register for signal <xh<18>>.
    Found 34-bit register for signal <xh<19>>.
    Found 34-bit register for signal <xh<20>>.
    Found 34-bit register for signal <xh<21>>.
    Found 34-bit register for signal <xh<22>>.
    Found 34-bit register for signal <xh<23>>.
    Found 34-bit register for signal <xh<24>>.
    Found 34-bit register for signal <xh<25>>.
    Found 34-bit register for signal <xh<26>>.
    Found 34-bit register for signal <xh<27>>.
    Found 34-bit register for signal <xh<28>>.
    Found 34-bit register for signal <xh<29>>.
    Found 34-bit register for signal <xh<30>>.
    Found 34-bit register for signal <xh<31>>.
    Found 34-bit register for signal <xh<32>>.
    Found 34-bit register for signal <xh<33>>.
    Found 34-bit register for signal <yh<-2>>.
    Found 34-bit register for signal <yh<-1>>.
    Found 34-bit register for signal <yh<0>>.
    Found 34-bit register for signal <yh<1>>.
    Found 34-bit register for signal <yh<2>>.
    Found 34-bit register for signal <yh<3>>.
    Found 34-bit register for signal <yh<4>>.
    Found 34-bit register for signal <yh<5>>.
    Found 34-bit register for signal <yh<6>>.
    Found 34-bit register for signal <yh<7>>.
    Found 34-bit register for signal <yh<8>>.
    Found 34-bit register for signal <yh<9>>.
    Found 34-bit register for signal <yh<10>>.
    Found 34-bit register for signal <yh<11>>.
    Found 34-bit register for signal <yh<12>>.
    Found 34-bit register for signal <yh<13>>.
    Found 34-bit register for signal <yh<14>>.
    Found 34-bit register for signal <yh<15>>.
    Found 34-bit register for signal <yh<16>>.
    Found 34-bit register for signal <yh<17>>.
    Found 34-bit register for signal <yh<18>>.
    Found 34-bit register for signal <yh<19>>.
    Found 34-bit register for signal <yh<20>>.
    Found 34-bit register for signal <yh<21>>.
    Found 34-bit register for signal <yh<22>>.
    Found 34-bit register for signal <yh<23>>.
    Found 34-bit register for signal <yh<24>>.
    Found 34-bit register for signal <yh<25>>.
    Found 34-bit register for signal <yh<26>>.
    Found 34-bit register for signal <yh<27>>.
    Found 34-bit register for signal <yh<28>>.
    Found 34-bit register for signal <yh<29>>.
    Found 34-bit register for signal <yh<30>>.
    Found 34-bit register for signal <yh<31>>.
    Found 34-bit register for signal <yh<32>>.
    Found 34-bit register for signal <yh<33>>.
    Found 34-bit register for signal <zh<-2>>.
    Found 34-bit register for signal <zh<-1>>.
    Found 34-bit register for signal <zh<0>>.
    Found 34-bit register for signal <zh<1>>.
    Found 34-bit register for signal <zh<2>>.
    Found 34-bit register for signal <zh<3>>.
    Found 34-bit register for signal <zh<4>>.
    Found 34-bit register for signal <zh<5>>.
    Found 34-bit register for signal <zh<6>>.
    Found 34-bit register for signal <zh<7>>.
    Found 34-bit register for signal <zh<8>>.
    Found 34-bit register for signal <zh<9>>.
    Found 34-bit register for signal <zh<10>>.
    Found 34-bit register for signal <zh<11>>.
    Found 34-bit register for signal <zh<12>>.
    Found 34-bit register for signal <zh<13>>.
    Found 34-bit register for signal <zh<14>>.
    Found 34-bit register for signal <zh<15>>.
    Found 34-bit register for signal <zh<16>>.
    Found 34-bit register for signal <zh<17>>.
    Found 34-bit register for signal <zh<18>>.
    Found 34-bit register for signal <zh<19>>.
    Found 34-bit register for signal <zh<20>>.
    Found 34-bit register for signal <zh<21>>.
    Found 34-bit register for signal <zh<22>>.
    Found 34-bit register for signal <zh<23>>.
    Found 34-bit register for signal <zh<24>>.
    Found 34-bit register for signal <zh<25>>.
    Found 34-bit register for signal <zh<26>>.
    Found 34-bit register for signal <zh<27>>.
    Found 34-bit register for signal <zh<28>>.
    Found 34-bit register for signal <zh<29>>.
    Found 34-bit register for signal <zh<30>>.
    Found 34-bit register for signal <zh<31>>.
    Found 34-bit register for signal <zh<32>>.
    Found 34-bit register for signal <zh<33>>.
    Found 34-bit register for signal <xc<-2>>.
    Found 34-bit register for signal <xc<-1>>.
    Found 34-bit register for signal <xc<0>>.
    Found 34-bit register for signal <xc<1>>.
    Found 34-bit register for signal <xc<2>>.
    Found 34-bit register for signal <xc<3>>.
    Found 34-bit register for signal <xc<4>>.
    Found 34-bit register for signal <xc<5>>.
    Found 34-bit register for signal <xc<6>>.
    Found 34-bit register for signal <xc<7>>.
    Found 34-bit register for signal <xc<8>>.
    Found 34-bit register for signal <xc<9>>.
    Found 34-bit register for signal <xc<10>>.
    Found 34-bit register for signal <xc<11>>.
    Found 34-bit register for signal <xc<12>>.
    Found 34-bit register for signal <xc<13>>.
    Found 34-bit register for signal <xc<14>>.
    Found 34-bit register for signal <xc<15>>.
    Found 34-bit register for signal <xc<16>>.
    Found 34-bit register for signal <xc<17>>.
    Found 34-bit register for signal <xc<18>>.
    Found 34-bit register for signal <xc<19>>.
    Found 34-bit register for signal <xc<20>>.
    Found 34-bit register for signal <xc<21>>.
    Found 34-bit register for signal <xc<22>>.
    Found 34-bit register for signal <xc<23>>.
    Found 34-bit register for signal <xc<24>>.
    Found 34-bit register for signal <xc<25>>.
    Found 34-bit register for signal <xc<26>>.
    Found 34-bit register for signal <xc<27>>.
    Found 34-bit register for signal <xc<28>>.
    Found 34-bit register for signal <xc<29>>.
    Found 34-bit register for signal <xc<30>>.
    Found 34-bit register for signal <xc<31>>.
    Found 34-bit register for signal <xc<32>>.
    Found 34-bit register for signal <xc<33>>.
    Found 34-bit register for signal <yc<-2>>.
    Found 34-bit register for signal <yc<-1>>.
    Found 34-bit register for signal <yc<0>>.
    Found 34-bit register for signal <yc<1>>.
    Found 34-bit register for signal <yc<2>>.
    Found 34-bit register for signal <yc<3>>.
    Found 34-bit register for signal <yc<4>>.
    Found 34-bit register for signal <yc<5>>.
    Found 34-bit register for signal <yc<6>>.
    Found 34-bit register for signal <yc<7>>.
    Found 34-bit register for signal <yc<8>>.
    Found 34-bit register for signal <yc<9>>.
    Found 34-bit register for signal <yc<10>>.
    Found 34-bit register for signal <yc<11>>.
    Found 34-bit register for signal <yc<12>>.
    Found 34-bit register for signal <yc<13>>.
    Found 34-bit register for signal <yc<14>>.
    Found 34-bit register for signal <yc<15>>.
    Found 34-bit register for signal <yc<16>>.
    Found 34-bit register for signal <yc<17>>.
    Found 34-bit register for signal <yc<18>>.
    Found 34-bit register for signal <yc<19>>.
    Found 34-bit register for signal <yc<20>>.
    Found 34-bit register for signal <yc<21>>.
    Found 34-bit register for signal <yc<22>>.
    Found 34-bit register for signal <yc<23>>.
    Found 34-bit register for signal <yc<24>>.
    Found 34-bit register for signal <yc<25>>.
    Found 34-bit register for signal <yc<26>>.
    Found 34-bit register for signal <yc<27>>.
    Found 34-bit register for signal <yc<28>>.
    Found 34-bit register for signal <yc<29>>.
    Found 34-bit register for signal <yc<30>>.
    Found 34-bit register for signal <yc<31>>.
    Found 34-bit register for signal <yc<32>>.
    Found 34-bit register for signal <yc<33>>.
    Found 34-bit register for signal <zc<-2>>.
    Found 34-bit register for signal <zc<-1>>.
    Found 34-bit register for signal <zc<0>>.
    Found 34-bit register for signal <zc<1>>.
    Found 34-bit register for signal <zc<2>>.
    Found 34-bit register for signal <zc<3>>.
    Found 34-bit register for signal <zc<4>>.
    Found 34-bit register for signal <zc<5>>.
    Found 34-bit register for signal <zc<6>>.
    Found 34-bit register for signal <zc<7>>.
    Found 34-bit register for signal <zc<8>>.
    Found 34-bit register for signal <zc<9>>.
    Found 34-bit register for signal <zc<10>>.
    Found 34-bit register for signal <zc<11>>.
    Found 34-bit register for signal <zc<12>>.
    Found 34-bit register for signal <zc<13>>.
    Found 34-bit register for signal <zc<14>>.
    Found 34-bit register for signal <zc<15>>.
    Found 34-bit register for signal <zc<16>>.
    Found 34-bit register for signal <zc<17>>.
    Found 34-bit register for signal <zc<18>>.
    Found 34-bit register for signal <zc<19>>.
    Found 34-bit register for signal <zc<20>>.
    Found 34-bit register for signal <zc<21>>.
    Found 34-bit register for signal <zc<22>>.
    Found 34-bit register for signal <zc<23>>.
    Found 34-bit register for signal <zc<24>>.
    Found 34-bit register for signal <zc<25>>.
    Found 34-bit register for signal <zc<26>>.
    Found 34-bit register for signal <zc<27>>.
    Found 34-bit register for signal <zc<28>>.
    Found 34-bit register for signal <zc<29>>.
    Found 34-bit register for signal <zc<30>>.
    Found 34-bit register for signal <zc<31>>.
    Found 34-bit register for signal <zc<32>>.
    Found 34-bit register for signal <zc<33>>.
    Found 34-bit register for signal <tc<-2>>.
    Found 34-bit register for signal <tc<-1>>.
    Found 34-bit register for signal <tc<0>>.
    Found 34-bit register for signal <tc<1>>.
    Found 34-bit register for signal <tc<2>>.
    Found 34-bit register for signal <tc<3>>.
    Found 34-bit register for signal <tc<4>>.
    Found 34-bit register for signal <tc<5>>.
    Found 34-bit register for signal <tc<6>>.
    Found 34-bit register for signal <tc<7>>.
    Found 34-bit register for signal <tc<8>>.
    Found 34-bit register for signal <tc<9>>.
    Found 34-bit register for signal <tc<10>>.
    Found 34-bit register for signal <tc<11>>.
    Found 34-bit register for signal <tc<12>>.
    Found 34-bit register for signal <tc<13>>.
    Found 34-bit register for signal <tc<14>>.
    Found 34-bit register for signal <tc<15>>.
    Found 34-bit register for signal <tc<16>>.
    Found 34-bit register for signal <tc<17>>.
    Found 34-bit register for signal <tc<18>>.
    Found 34-bit register for signal <tc<19>>.
    Found 34-bit register for signal <tc<20>>.
    Found 34-bit register for signal <tc<21>>.
    Found 34-bit register for signal <tc<22>>.
    Found 34-bit register for signal <tc<23>>.
    Found 34-bit register for signal <tc<24>>.
    Found 34-bit register for signal <tc<25>>.
    Found 34-bit register for signal <tc<26>>.
    Found 34-bit register for signal <tc<27>>.
    Found 34-bit register for signal <tc<28>>.
    Found 34-bit register for signal <tc<29>>.
    Found 34-bit register for signal <tc<30>>.
    Found 34-bit register for signal <tc<31>>.
    Found 34-bit register for signal <tc<32>>.
    Found 34-bit register for signal <zl<1>>.
    Found 34-bit register for signal <zl<2>>.
    Found 34-bit register for signal <zl<3>>.
    Found 34-bit register for signal <zl<4>>.
    Found 34-bit register for signal <zl<5>>.
    Found 34-bit register for signal <zl<6>>.
    Found 34-bit register for signal <zl<7>>.
    Found 34-bit register for signal <zl<8>>.
    Found 34-bit register for signal <zl<9>>.
    Found 34-bit register for signal <zl<10>>.
    Found 34-bit register for signal <zl<11>>.
    Found 34-bit register for signal <zl<12>>.
    Found 34-bit register for signal <zl<13>>.
    Found 34-bit register for signal <zl<14>>.
    Found 34-bit register for signal <zl<15>>.
    Found 34-bit register for signal <zl<16>>.
    Found 34-bit register for signal <zl<17>>.
    Found 34-bit register for signal <zl<18>>.
    Found 34-bit register for signal <zl<19>>.
    Found 34-bit register for signal <zl<20>>.
    Found 34-bit register for signal <zl<21>>.
    Found 34-bit register for signal <zl<22>>.
    Found 34-bit register for signal <zl<23>>.
    Found 34-bit register for signal <zl<24>>.
    Found 34-bit register for signal <zl<25>>.
    Found 34-bit register for signal <zl<26>>.
    Found 34-bit register for signal <zl<27>>.
    Found 34-bit register for signal <zl<28>>.
    Found 34-bit register for signal <zl<29>>.
    Found 34-bit register for signal <zl<30>>.
    Found 34-bit register for signal <zl<31>>.
    Found 34-bit register for signal <zl<32>>.
    Found 34-bit register for signal <zl<33>>.
    Found 34-bit register for signal <x_s2<0>>.
    Found 34-bit register for signal <x_s2<1>>.
    Found 34-bit register for signal <x_s2<2>>.
    Found 34-bit register for signal <x_s2<3>>.
    Found 34-bit register for signal <x_s2<4>>.
    Found 34-bit register for signal <x_s2<5>>.
    Found 34-bit register for signal <x_s2<6>>.
    Found 34-bit register for signal <x_s2<7>>.
    Found 34-bit register for signal <x_s2<8>>.
    Found 34-bit register for signal <x_s2<9>>.
    Found 34-bit register for signal <x_s2<10>>.
    Found 34-bit register for signal <x_s2<11>>.
    Found 34-bit register for signal <x_s2<12>>.
    Found 34-bit register for signal <x_s2<13>>.
    Found 34-bit register for signal <x_s2<14>>.
    Found 34-bit register for signal <x_s2<15>>.
    Found 34-bit register for signal <x_s2<16>>.
    Found 34-bit register for signal <x_s2<17>>.
    Found 34-bit register for signal <x_s2<18>>.
    Found 34-bit register for signal <x_s2<19>>.
    Found 34-bit register for signal <x_s2<20>>.
    Found 34-bit register for signal <x_s2<21>>.
    Found 34-bit register for signal <x_s2<22>>.
    Found 34-bit register for signal <x_s2<23>>.
    Found 34-bit register for signal <x_s2<24>>.
    Found 34-bit register for signal <x_s2<25>>.
    Found 34-bit register for signal <x_s2<26>>.
    Found 34-bit register for signal <x_s2<27>>.
    Found 34-bit register for signal <x_s2<28>>.
    Found 34-bit register for signal <x_s2<29>>.
    Found 34-bit register for signal <x_s2<30>>.
    Found 34-bit register for signal <x_s2<31>>.
    Found 34-bit register for signal <x_s2<32>>.
    Found 34-bit register for signal <y_s2<1>>.
    Found 34-bit register for signal <y_s2<2>>.
    Found 34-bit register for signal <y_s2<3>>.
    Found 34-bit register for signal <y_s2<4>>.
    Found 34-bit register for signal <y_s2<5>>.
    Found 34-bit register for signal <y_s2<6>>.
    Found 34-bit register for signal <y_s2<7>>.
    Found 34-bit register for signal <y_s2<8>>.
    Found 34-bit register for signal <y_s2<9>>.
    Found 34-bit register for signal <y_s2<10>>.
    Found 34-bit register for signal <y_s2<11>>.
    Found 34-bit register for signal <y_s2<12>>.
    Found 34-bit register for signal <y_s2<13>>.
    Found 34-bit register for signal <y_s2<14>>.
    Found 34-bit register for signal <y_s2<15>>.
    Found 34-bit register for signal <y_s2<16>>.
    Found 34-bit register for signal <y_s2<17>>.
    Found 34-bit register for signal <y_s2<18>>.
    Found 34-bit register for signal <y_s2<19>>.
    Found 34-bit register for signal <y_s2<20>>.
    Found 34-bit register for signal <y_s2<21>>.
    Found 34-bit register for signal <y_s2<22>>.
    Found 34-bit register for signal <y_s2<23>>.
    Found 34-bit register for signal <y_s2<24>>.
    Found 34-bit register for signal <y_s2<25>>.
    Found 34-bit register for signal <y_s2<26>>.
    Found 34-bit register for signal <y_s2<27>>.
    Found 34-bit register for signal <y_s2<28>>.
    Found 34-bit register for signal <y_s2<29>>.
    Found 34-bit register for signal <y_s2<30>>.
    Found 34-bit register for signal <y_s2<31>>.
    Found 34-bit register for signal <y_s2<32>>.
    Found 34-bit register for signal <y_s2<33>>.
    Found finite state machine <FSM_9> for signal <configuration_i_ff>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n_INV_386_o (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <mode_i_ff>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 50                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n_INV_386_o (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 36-bit adder for signal <xc[1][1]_yc[1][1]_add_326_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[1][1]_xc[1][1]_add_345_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[1][1]_GND_77_o_add_349_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[1][1]_tc[1][1]_add_356_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[2][1]_yc[2][1]_add_362_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[2][1]_xc[2][1]_add_381_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[2][1]_GND_77_o_add_385_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[2][1]_tc[2][1]_add_392_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[3][1]_yc[3][1]_add_398_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[3][1]_xc[3][1]_add_417_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[3][1]_GND_77_o_add_421_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[3][1]_tc[3][1]_add_428_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[4][1]_yc[4][1]_add_434_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[4][1]_xc[4][1]_add_453_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[4][1]_GND_77_o_add_457_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[4][1]_tc[4][1]_add_464_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[5][1]_yc[5][1]_add_470_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[5][1]_xc[5][1]_add_489_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[5][1]_GND_77_o_add_493_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[5][1]_tc[5][1]_add_500_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[6][1]_yc[6][1]_add_506_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[6][1]_xc[6][1]_add_525_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[6][1]_GND_77_o_add_529_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[6][1]_tc[6][1]_add_536_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[7][1]_yc[7][1]_add_542_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[7][1]_xc[7][1]_add_561_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[7][1]_GND_77_o_add_565_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[7][1]_tc[7][1]_add_572_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[8][1]_yc[8][1]_add_578_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[8][1]_xc[8][1]_add_597_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[8][1]_GND_77_o_add_601_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[8][1]_tc[8][1]_add_608_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[9][1]_yc[9][1]_add_614_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[9][1]_xc[9][1]_add_633_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[9][1]_GND_77_o_add_637_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[9][1]_tc[9][1]_add_644_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[10][1]_yc[10][1]_add_650_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[10][1]_xc[10][1]_add_669_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[10][1]_GND_77_o_add_673_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[10][1]_tc[10][1]_add_680_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[11][1]_yc[11][1]_add_686_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[11][1]_xc[11][1]_add_705_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[11][1]_GND_77_o_add_709_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[11][1]_tc[11][1]_add_716_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[12][1]_yc[12][1]_add_722_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[12][1]_xc[12][1]_add_741_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[12][1]_GND_77_o_add_745_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[12][1]_tc[12][1]_add_752_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[13][1]_yc[13][1]_add_758_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[13][1]_xc[13][1]_add_777_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[13][1]_GND_77_o_add_781_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[13][1]_tc[13][1]_add_788_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[14][1]_yc[14][1]_add_794_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[14][1]_xc[14][1]_add_813_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[14][1]_GND_77_o_add_817_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[14][1]_tc[14][1]_add_824_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[15][1]_yc[15][1]_add_830_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[15][1]_xc[15][1]_add_849_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[15][1]_GND_77_o_add_853_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[15][1]_tc[15][1]_add_860_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[16][1]_yc[16][1]_add_866_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[16][1]_xc[16][1]_add_885_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[16][1]_GND_77_o_add_889_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[16][1]_tc[16][1]_add_896_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[17][1]_yc[17][1]_add_902_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[17][1]_xc[17][1]_add_921_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[17][1]_GND_77_o_add_925_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[17][1]_tc[17][1]_add_932_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[18][1]_yc[18][1]_add_938_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[18][1]_xc[18][1]_add_957_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[18][1]_GND_77_o_add_961_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[18][1]_tc[18][1]_add_968_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[19][1]_yc[19][1]_add_974_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[19][1]_xc[19][1]_add_993_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[19][1]_GND_77_o_add_997_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[19][1]_tc[19][1]_add_1004_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[20][1]_yc[20][1]_add_1010_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[20][1]_xc[20][1]_add_1029_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[20][1]_GND_77_o_add_1033_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[20][1]_tc[20][1]_add_1040_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[21][1]_yc[21][1]_add_1046_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[21][1]_xc[21][1]_add_1065_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[21][1]_GND_77_o_add_1069_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[21][1]_tc[21][1]_add_1076_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[22][1]_yc[22][1]_add_1082_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[22][1]_xc[22][1]_add_1101_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[22][1]_GND_77_o_add_1105_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[22][1]_tc[22][1]_add_1112_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[23][1]_yc[23][1]_add_1118_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[23][1]_xc[23][1]_add_1137_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[23][1]_GND_77_o_add_1141_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[23][1]_tc[23][1]_add_1148_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[24][1]_yc[24][1]_add_1154_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[24][1]_xc[24][1]_add_1173_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[24][1]_GND_77_o_add_1177_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[24][1]_tc[24][1]_add_1184_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[25][1]_yc[25][1]_add_1190_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[25][1]_xc[25][1]_add_1209_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[25][1]_GND_77_o_add_1213_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[25][1]_tc[25][1]_add_1220_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[26][1]_yc[26][1]_add_1226_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[26][1]_xc[26][1]_add_1245_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[26][1]_GND_77_o_add_1249_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[26][1]_tc[26][1]_add_1256_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[27][1]_yc[27][1]_add_1262_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[27][1]_xc[27][1]_add_1281_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[27][1]_GND_77_o_add_1285_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[27][1]_tc[27][1]_add_1292_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[28][1]_yc[28][1]_add_1298_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[28][1]_xc[28][1]_add_1317_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[28][1]_GND_77_o_add_1321_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[28][1]_tc[28][1]_add_1328_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[29][1]_yc[29][1]_add_1334_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[29][1]_xc[29][1]_add_1353_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[29][1]_GND_77_o_add_1357_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[29][1]_tc[29][1]_add_1364_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[30][1]_yc[30][1]_add_1370_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[30][1]_xc[30][1]_add_1389_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[30][1]_GND_77_o_add_1393_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[30][1]_tc[30][1]_add_1400_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[31][1]_yc[31][1]_add_1406_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[31][1]_xc[31][1]_add_1425_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[31][1]_GND_77_o_add_1429_OUT> created at line 2432.
    Found 35-bit adder for signal <tc[31][1]_tc[31][1]_add_1436_OUT> created at line 2432.
    Found 36-bit adder for signal <xc[32][1]_yc[32][1]_add_1442_OUT> created at line 2432.
    Found 36-bit adder for signal <yc[32][1]_xc[32][1]_add_1461_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[32][1]_GND_77_o_add_1465_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[-2][7]_yh[-2][7]_add_1620_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[-1][7]_yh[-1][7]_add_1634_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[0][7]_yh[0][7]_add_1648_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[1][7]_yh[1][7]_add_1662_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[1][7]_xh[1][7]_add_1666_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[2][7]_yh[2][7]_add_1674_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[2][7]_xh[2][7]_add_1678_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[3][7]_yh[3][7]_add_1686_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[3][7]_xh[3][7]_add_1690_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[4][7]_yh[4][7]_add_1698_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[4][7]_xh[4][7]_add_1702_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[4][7]_yh[4][7]_add_1710_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[4][7]_xh[4][7]_add_1714_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[5][7]_yh[5][7]_add_1722_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[5][7]_xh[5][7]_add_1726_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[6][7]_yh[6][7]_add_1734_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[6][7]_xh[6][7]_add_1738_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[7][7]_yh[7][7]_add_1746_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[7][7]_xh[7][7]_add_1750_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[8][7]_yh[8][7]_add_1758_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[8][7]_xh[8][7]_add_1762_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[9][7]_yh[9][7]_add_1770_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[9][7]_xh[9][7]_add_1774_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[10][7]_yh[10][7]_add_1782_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[10][7]_xh[10][7]_add_1786_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[11][7]_yh[11][7]_add_1794_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[11][7]_xh[11][7]_add_1798_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[12][7]_yh[12][7]_add_1806_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[12][7]_xh[12][7]_add_1810_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[13][7]_yh[13][7]_add_1818_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[13][7]_xh[13][7]_add_1822_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[13][7]_yh[13][7]_add_1830_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[13][7]_xh[13][7]_add_1834_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[14][7]_yh[14][7]_add_1842_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[14][7]_xh[14][7]_add_1846_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[15][7]_yh[15][7]_add_1854_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[15][7]_xh[15][7]_add_1858_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[16][7]_yh[16][7]_add_1866_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[16][7]_xh[16][7]_add_1870_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[17][7]_yh[17][7]_add_1878_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[17][7]_xh[17][7]_add_1882_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[18][7]_yh[18][7]_add_1890_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[18][7]_xh[18][7]_add_1894_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[19][7]_yh[19][7]_add_1902_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[19][7]_xh[19][7]_add_1906_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[20][7]_yh[20][7]_add_1914_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[20][7]_xh[20][7]_add_1918_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[21][7]_yh[21][7]_add_1926_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[21][7]_xh[21][7]_add_1930_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[22][7]_yh[22][7]_add_1938_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[22][7]_xh[22][7]_add_1942_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[23][7]_yh[23][7]_add_1950_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[23][7]_xh[23][7]_add_1954_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[24][7]_yh[24][7]_add_1962_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[24][7]_xh[24][7]_add_1966_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[25][7]_yh[25][7]_add_1974_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[25][7]_xh[25][7]_add_1978_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[26][7]_yh[26][7]_add_1986_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[26][7]_xh[26][7]_add_1990_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[27][7]_yh[27][7]_add_1998_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[27][7]_xh[27][7]_add_2002_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[28][7]_yh[28][7]_add_2010_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[28][7]_xh[28][7]_add_2014_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[29][7]_yh[29][7]_add_2022_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[29][7]_xh[29][7]_add_2026_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[30][7]_yh[30][7]_add_2034_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[30][7]_xh[30][7]_add_2038_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[31][7]_yh[31][7]_add_2046_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[31][7]_xh[31][7]_add_2050_OUT> created at line 2432.
    Found 35-bit adder for signal <xh[32][7]_yh[32][7]_add_2058_OUT> created at line 2432.
    Found 35-bit adder for signal <yh[32][7]_xh[32][7]_add_2062_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[0][1]_yc[0][1]_add_2574_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[0][1]_GND_77_o_add_2582_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[1][1]_yc[1][1]_add_2586_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[1][1]_GND_77_o_add_2594_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[2][1]_yc[2][1]_add_2598_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[2][1]_GND_77_o_add_2606_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[3][1]_yc[3][1]_add_2610_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[3][1]_GND_77_o_add_2618_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[4][1]_yc[4][1]_add_2622_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[4][1]_GND_77_o_add_2630_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[5][1]_yc[5][1]_add_2634_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[5][1]_GND_77_o_add_2642_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[6][1]_yc[6][1]_add_2646_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[6][1]_GND_77_o_add_2654_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[7][1]_yc[7][1]_add_2658_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[7][1]_GND_77_o_add_2666_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[8][1]_yc[8][1]_add_2670_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[8][1]_GND_77_o_add_2678_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[9][1]_yc[9][1]_add_2682_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[9][1]_GND_77_o_add_2690_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[10][1]_yc[10][1]_add_2694_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[10][1]_GND_77_o_add_2702_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[11][1]_yc[11][1]_add_2706_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[11][1]_GND_77_o_add_2714_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[12][1]_yc[12][1]_add_2718_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[12][1]_GND_77_o_add_2726_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[13][1]_yc[13][1]_add_2730_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[13][1]_GND_77_o_add_2738_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[14][1]_yc[14][1]_add_2742_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[14][1]_GND_77_o_add_2750_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[15][1]_yc[15][1]_add_2754_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[15][1]_GND_77_o_add_2762_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[16][1]_yc[16][1]_add_2766_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[16][1]_GND_77_o_add_2774_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[17][1]_yc[17][1]_add_2778_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[17][1]_GND_77_o_add_2786_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[18][1]_yc[18][1]_add_2790_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[18][1]_GND_77_o_add_2798_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[19][1]_yc[19][1]_add_2802_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[19][1]_GND_77_o_add_2810_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[20][1]_yc[20][1]_add_2814_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[20][1]_GND_77_o_add_2822_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[21][1]_yc[21][1]_add_2826_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[21][1]_GND_77_o_add_2834_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[22][1]_yc[22][1]_add_2838_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[22][1]_GND_77_o_add_2846_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[23][1]_yc[23][1]_add_2850_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[23][1]_GND_77_o_add_2858_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[24][1]_yc[24][1]_add_2862_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[24][1]_GND_77_o_add_2870_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[25][1]_yc[25][1]_add_2874_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[25][1]_GND_77_o_add_2882_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[26][1]_yc[26][1]_add_2886_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[26][1]_GND_77_o_add_2894_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[27][1]_yc[27][1]_add_2898_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[27][1]_GND_77_o_add_2906_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[28][1]_yc[28][1]_add_2910_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[28][1]_GND_77_o_add_2918_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[29][1]_yc[29][1]_add_2922_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[29][1]_GND_77_o_add_2930_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[30][1]_yc[30][1]_add_2934_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[30][1]_GND_77_o_add_2942_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[31][1]_yc[31][1]_add_2946_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[31][1]_GND_77_o_add_2954_OUT> created at line 2432.
    Found 35-bit adder for signal <xc[32][1]_yc[32][1]_add_2958_OUT> created at line 2432.
    Found 35-bit adder for signal <zc[32][1]_GND_77_o_add_2966_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[1][1]_GND_77_o_add_3846_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[2][1]_GND_77_o_add_3854_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[3][1]_GND_77_o_add_3862_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[4][1]_GND_77_o_add_3870_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[5][1]_GND_77_o_add_3878_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[6][1]_GND_77_o_add_3886_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[7][1]_GND_77_o_add_3894_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[8][1]_GND_77_o_add_3902_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[9][1]_GND_77_o_add_3910_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[10][1]_GND_77_o_add_3918_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[11][1]_GND_77_o_add_3926_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[12][1]_GND_77_o_add_3934_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[13][1]_GND_77_o_add_3942_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[14][1]_GND_77_o_add_3950_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[15][1]_GND_77_o_add_3958_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[16][1]_GND_77_o_add_3966_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[17][1]_GND_77_o_add_3974_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[18][1]_GND_77_o_add_3982_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[19][1]_GND_77_o_add_3990_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[20][1]_GND_77_o_add_3998_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[21][1]_GND_77_o_add_4006_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[22][1]_GND_77_o_add_4014_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[23][1]_GND_77_o_add_4022_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[24][1]_GND_77_o_add_4030_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[25][1]_GND_77_o_add_4038_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[26][1]_GND_77_o_add_4046_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[27][1]_GND_77_o_add_4054_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[28][1]_GND_77_o_add_4062_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[29][1]_GND_77_o_add_4070_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[30][1]_GND_77_o_add_4078_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[31][1]_GND_77_o_add_4086_OUT> created at line 2432.
    Found 35-bit adder for signal <zl[32][1]_GND_77_o_add_4094_OUT> created at line 2432.
    Found 7-bit subtractor for signal <GND_77_o_GND_77_o_sub_44_OUT<6:0>> created at line 205.
    Found 35-bit subtractor for signal <GND_77_o_zc[33][1]_sub_88_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <GND_77_o_GND_77_o_sub_293_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <GND_77_o_GND_77_o_sub_297_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[1][1]_xc[1][1]_sub_332_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[1][1]_GND_77_o_sub_336_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[1][1]_xc[1][1]_sub_340_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[1][1]_yc[1][1]_sub_341_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[1][1]_yc[1][1]_sub_345_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[2][1]_xc[2][1]_sub_368_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[2][1]_GND_77_o_sub_372_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[2][1]_xc[2][1]_sub_376_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[2][1]_yc[2][1]_sub_377_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[2][1]_yc[2][1]_sub_381_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[3][1]_xc[3][1]_sub_404_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[3][1]_GND_77_o_sub_408_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[3][1]_xc[3][1]_sub_412_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[3][1]_yc[3][1]_sub_413_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[3][1]_yc[3][1]_sub_417_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[4][1]_xc[4][1]_sub_440_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[4][1]_GND_77_o_sub_444_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[4][1]_xc[4][1]_sub_448_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[4][1]_yc[4][1]_sub_449_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[4][1]_yc[4][1]_sub_453_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[5][1]_xc[5][1]_sub_476_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[5][1]_GND_77_o_sub_480_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[5][1]_xc[5][1]_sub_484_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[5][1]_yc[5][1]_sub_485_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[5][1]_yc[5][1]_sub_489_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[6][1]_xc[6][1]_sub_512_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[6][1]_GND_77_o_sub_516_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[6][1]_xc[6][1]_sub_520_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[6][1]_yc[6][1]_sub_521_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[6][1]_yc[6][1]_sub_525_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[7][1]_xc[7][1]_sub_548_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[7][1]_GND_77_o_sub_552_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[7][1]_xc[7][1]_sub_556_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[7][1]_yc[7][1]_sub_557_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[7][1]_yc[7][1]_sub_561_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[8][1]_xc[8][1]_sub_584_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[8][1]_GND_77_o_sub_588_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[8][1]_xc[8][1]_sub_592_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[8][1]_yc[8][1]_sub_593_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[8][1]_yc[8][1]_sub_597_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[9][1]_xc[9][1]_sub_620_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[9][1]_GND_77_o_sub_624_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[9][1]_xc[9][1]_sub_628_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[9][1]_yc[9][1]_sub_629_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[9][1]_yc[9][1]_sub_633_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[10][1]_xc[10][1]_sub_656_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[10][1]_GND_77_o_sub_660_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[10][1]_xc[10][1]_sub_664_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[10][1]_yc[10][1]_sub_665_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[10][1]_yc[10][1]_sub_669_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[11][1]_xc[11][1]_sub_692_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[11][1]_GND_77_o_sub_696_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[11][1]_xc[11][1]_sub_700_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[11][1]_yc[11][1]_sub_701_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[11][1]_yc[11][1]_sub_705_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[12][1]_xc[12][1]_sub_728_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[12][1]_GND_77_o_sub_732_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[12][1]_xc[12][1]_sub_736_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[12][1]_yc[12][1]_sub_737_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[12][1]_yc[12][1]_sub_741_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[13][1]_xc[13][1]_sub_764_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[13][1]_GND_77_o_sub_768_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[13][1]_xc[13][1]_sub_772_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[13][1]_yc[13][1]_sub_773_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[13][1]_yc[13][1]_sub_777_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[14][1]_xc[14][1]_sub_800_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[14][1]_GND_77_o_sub_804_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[14][1]_xc[14][1]_sub_808_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[14][1]_yc[14][1]_sub_809_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[14][1]_yc[14][1]_sub_813_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[15][1]_xc[15][1]_sub_836_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[15][1]_GND_77_o_sub_840_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[15][1]_xc[15][1]_sub_844_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[15][1]_yc[15][1]_sub_845_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[15][1]_yc[15][1]_sub_849_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[16][1]_xc[16][1]_sub_872_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[16][1]_GND_77_o_sub_876_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[16][1]_xc[16][1]_sub_880_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[16][1]_yc[16][1]_sub_881_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[16][1]_yc[16][1]_sub_885_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[17][1]_xc[17][1]_sub_908_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[17][1]_GND_77_o_sub_912_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[17][1]_xc[17][1]_sub_916_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[17][1]_yc[17][1]_sub_917_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[17][1]_yc[17][1]_sub_921_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[18][1]_xc[18][1]_sub_944_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[18][1]_GND_77_o_sub_948_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[18][1]_xc[18][1]_sub_952_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[18][1]_yc[18][1]_sub_953_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[18][1]_yc[18][1]_sub_957_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[19][1]_xc[19][1]_sub_980_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[19][1]_GND_77_o_sub_984_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[19][1]_xc[19][1]_sub_988_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[19][1]_yc[19][1]_sub_989_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[19][1]_yc[19][1]_sub_993_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[20][1]_xc[20][1]_sub_1016_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[20][1]_GND_77_o_sub_1020_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[20][1]_xc[20][1]_sub_1024_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[20][1]_yc[20][1]_sub_1025_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[20][1]_yc[20][1]_sub_1029_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[21][1]_xc[21][1]_sub_1052_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[21][1]_GND_77_o_sub_1056_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[21][1]_xc[21][1]_sub_1060_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[21][1]_yc[21][1]_sub_1061_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[21][1]_yc[21][1]_sub_1065_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[22][1]_xc[22][1]_sub_1088_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[22][1]_GND_77_o_sub_1092_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[22][1]_xc[22][1]_sub_1096_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[22][1]_yc[22][1]_sub_1097_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[22][1]_yc[22][1]_sub_1101_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[23][1]_xc[23][1]_sub_1124_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[23][1]_GND_77_o_sub_1128_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[23][1]_xc[23][1]_sub_1132_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[23][1]_yc[23][1]_sub_1133_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[23][1]_yc[23][1]_sub_1137_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[24][1]_xc[24][1]_sub_1160_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[24][1]_GND_77_o_sub_1164_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[24][1]_xc[24][1]_sub_1168_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[24][1]_yc[24][1]_sub_1169_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[24][1]_yc[24][1]_sub_1173_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[25][1]_xc[25][1]_sub_1196_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[25][1]_GND_77_o_sub_1200_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[25][1]_xc[25][1]_sub_1204_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[25][1]_yc[25][1]_sub_1205_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[25][1]_yc[25][1]_sub_1209_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[26][1]_xc[26][1]_sub_1232_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[26][1]_GND_77_o_sub_1236_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[26][1]_xc[26][1]_sub_1240_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[26][1]_yc[26][1]_sub_1241_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[26][1]_yc[26][1]_sub_1245_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[27][1]_xc[27][1]_sub_1268_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[27][1]_GND_77_o_sub_1272_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[27][1]_xc[27][1]_sub_1276_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[27][1]_yc[27][1]_sub_1277_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[27][1]_yc[27][1]_sub_1281_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[28][1]_xc[28][1]_sub_1304_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[28][1]_GND_77_o_sub_1308_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[28][1]_xc[28][1]_sub_1312_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[28][1]_yc[28][1]_sub_1313_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[28][1]_yc[28][1]_sub_1317_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[29][1]_xc[29][1]_sub_1340_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[29][1]_GND_77_o_sub_1344_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[29][1]_xc[29][1]_sub_1348_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[29][1]_yc[29][1]_sub_1349_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[29][1]_yc[29][1]_sub_1353_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[30][1]_xc[30][1]_sub_1376_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[30][1]_GND_77_o_sub_1380_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[30][1]_xc[30][1]_sub_1384_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[30][1]_yc[30][1]_sub_1385_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[30][1]_yc[30][1]_sub_1389_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[31][1]_xc[31][1]_sub_1412_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[31][1]_GND_77_o_sub_1416_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[31][1]_xc[31][1]_sub_1420_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[31][1]_yc[31][1]_sub_1421_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[31][1]_yc[31][1]_sub_1425_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <yc[32][1]_xc[32][1]_sub_1448_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zc[32][1]_GND_77_o_sub_1452_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <xc[32][1]_xc[32][1]_sub_1456_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xc[32][1]_yc[32][1]_sub_1457_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[32][1]_yc[32][1]_sub_1461_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xh[-2][7]_yh[-2][7]_sub_1622_OUT<35:0>> created at line 2479.
    Found 36-bit subtractor for signal <yh[-2][7]_xh[-2][7]_sub_1627_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[-2][3]_GND_77_o_sub_1631_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xh[-1][7]_yh[-1][7]_sub_1636_OUT<35:0>> created at line 2479.
    Found 36-bit subtractor for signal <yh[-1][7]_xh[-1][7]_sub_1641_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[-1][3]_GND_77_o_sub_1645_OUT<34:0>> created at line 2479.
    Found 36-bit subtractor for signal <xh[0][7]_yh[0][7]_sub_1650_OUT<35:0>> created at line 2479.
    Found 36-bit subtractor for signal <yh[0][7]_xh[0][7]_sub_1655_OUT<35:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[0][3]_GND_77_o_sub_1659_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[1][3]_GND_77_o_sub_1671_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[2][3]_GND_77_o_sub_1683_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[3][3]_GND_77_o_sub_1695_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[4][3]_GND_77_o_sub_1707_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[4][3]_GND_77_o_sub_1719_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[5][3]_GND_77_o_sub_1731_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[6][3]_GND_77_o_sub_1743_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[7][3]_GND_77_o_sub_1755_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[8][3]_GND_77_o_sub_1767_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[9][3]_GND_77_o_sub_1779_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[10][3]_GND_77_o_sub_1791_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[11][3]_GND_77_o_sub_1803_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[12][3]_GND_77_o_sub_1815_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[13][3]_GND_77_o_sub_1827_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[13][3]_GND_77_o_sub_1839_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[14][3]_GND_77_o_sub_1851_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[15][3]_GND_77_o_sub_1863_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[16][3]_GND_77_o_sub_1875_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[17][3]_GND_77_o_sub_1887_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[18][3]_GND_77_o_sub_1899_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[19][3]_GND_77_o_sub_1911_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[20][3]_GND_77_o_sub_1923_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[21][3]_GND_77_o_sub_1935_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[22][3]_GND_77_o_sub_1947_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[23][3]_GND_77_o_sub_1959_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[24][3]_GND_77_o_sub_1971_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[25][3]_GND_77_o_sub_1983_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[26][3]_GND_77_o_sub_1995_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[27][3]_GND_77_o_sub_2007_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[28][3]_GND_77_o_sub_2019_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[29][3]_GND_77_o_sub_2031_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <zh[30][3]_GND_77_o_sub_2043_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[0][1]_xc[0][1]_sub_2579_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[1][1]_xc[1][1]_sub_2591_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[2][1]_xc[2][1]_sub_2603_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[3][1]_xc[3][1]_sub_2615_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[4][1]_xc[4][1]_sub_2627_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[5][1]_xc[5][1]_sub_2639_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[6][1]_xc[6][1]_sub_2651_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[7][1]_xc[7][1]_sub_2663_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[8][1]_xc[8][1]_sub_2675_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[9][1]_xc[9][1]_sub_2687_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[10][1]_xc[10][1]_sub_2699_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[11][1]_xc[11][1]_sub_2711_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[12][1]_xc[12][1]_sub_2723_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[13][1]_xc[13][1]_sub_2735_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[14][1]_xc[14][1]_sub_2747_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[15][1]_xc[15][1]_sub_2759_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[16][1]_xc[16][1]_sub_2771_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[17][1]_xc[17][1]_sub_2783_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[18][1]_xc[18][1]_sub_2795_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[19][1]_xc[19][1]_sub_2807_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[20][1]_xc[20][1]_sub_2819_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[21][1]_xc[21][1]_sub_2831_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[22][1]_xc[22][1]_sub_2843_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[23][1]_xc[23][1]_sub_2855_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[24][1]_xc[24][1]_sub_2867_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[25][1]_xc[25][1]_sub_2879_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[26][1]_xc[26][1]_sub_2891_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[27][1]_xc[27][1]_sub_2903_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[28][1]_xc[28][1]_sub_2915_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[29][1]_xc[29][1]_sub_2927_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[30][1]_xc[30][1]_sub_2939_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[31][1]_xc[31][1]_sub_2951_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <yc[32][1]_xc[32][1]_sub_2963_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[1][1]_x_s2[1][1]_sub_4539_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[2][1]_x_s2[2][1]_sub_4547_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[3][1]_x_s2[3][1]_sub_4555_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[4][1]_x_s2[4][1]_sub_4563_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[5][1]_x_s2[5][1]_sub_4571_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[6][1]_x_s2[6][1]_sub_4579_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[7][1]_x_s2[7][1]_sub_4587_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[8][1]_x_s2[8][1]_sub_4595_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[9][1]_x_s2[9][1]_sub_4603_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[10][1]_x_s2[10][1]_sub_4611_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[11][1]_x_s2[11][1]_sub_4619_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[12][1]_x_s2[12][1]_sub_4627_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[13][1]_x_s2[13][1]_sub_4635_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[14][1]_x_s2[14][1]_sub_4643_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[15][1]_x_s2[15][1]_sub_4651_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[16][1]_x_s2[16][1]_sub_4659_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[17][1]_x_s2[17][1]_sub_4667_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[18][1]_x_s2[18][1]_sub_4675_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[19][1]_x_s2[19][1]_sub_4683_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[20][1]_x_s2[20][1]_sub_4691_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[21][1]_x_s2[21][1]_sub_4699_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[22][1]_x_s2[22][1]_sub_4707_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[23][1]_x_s2[23][1]_sub_4715_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[24][1]_x_s2[24][1]_sub_4723_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[25][1]_x_s2[25][1]_sub_4731_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[26][1]_x_s2[26][1]_sub_4739_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[27][1]_x_s2[27][1]_sub_4747_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[28][1]_x_s2[28][1]_sub_4755_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[29][1]_x_s2[29][1]_sub_4763_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[30][1]_x_s2[30][1]_sub_4771_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[31][1]_x_s2[31][1]_sub_4779_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[32][1]_x_s2[32][1]_sub_4787_OUT<34:0>> created at line 2479.
    Found 35-bit subtractor for signal <y_s2[0][1]_x_s2[0][1]_sub_4531_OUT<34:0>> created at line 2479.
    Found 34-bit 4-to-1 multiplexer for signal <configuration_i_ff[1]_mode_i_ff[1]_wide_mux_103_OUT> created at line 297.
    Found 34-bit 4-to-1 multiplexer for signal <configuration_i_ff[1]_mode_i_ff[1]_wide_mux_104_OUT> created at line 297.
    Found 34-bit 3-to-1 multiplexer for signal <configuration_i_ff[1]_mode_i_ff[1]_wide_mux_105_OUT> created at line 297.
WARNING:Xst:737 - Found 1-bit latch for signal <init_cnt<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_cnt<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_cnt<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_cnt<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 3-bit comparator equal for signal <_n15193> created at line 89
    Found 34-bit comparator greater for signal <yc[1][1]_tc[1][1]_LessThan_325_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[2][1]_tc[2][1]_LessThan_361_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[3][1]_tc[3][1]_LessThan_397_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[4][1]_tc[4][1]_LessThan_433_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[5][1]_tc[5][1]_LessThan_469_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[6][1]_tc[6][1]_LessThan_505_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[7][1]_tc[7][1]_LessThan_541_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[8][1]_tc[8][1]_LessThan_577_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[9][1]_tc[9][1]_LessThan_613_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[10][1]_tc[10][1]_LessThan_649_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[11][1]_tc[11][1]_LessThan_685_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[12][1]_tc[12][1]_LessThan_721_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[13][1]_tc[13][1]_LessThan_757_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[14][1]_tc[14][1]_LessThan_793_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[15][1]_tc[15][1]_LessThan_829_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[16][1]_tc[16][1]_LessThan_865_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[17][1]_tc[17][1]_LessThan_901_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[18][1]_tc[18][1]_LessThan_937_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[19][1]_tc[19][1]_LessThan_973_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[20][1]_tc[20][1]_LessThan_1009_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[21][1]_tc[21][1]_LessThan_1045_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[22][1]_tc[22][1]_LessThan_1081_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[23][1]_tc[23][1]_LessThan_1117_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[24][1]_tc[24][1]_LessThan_1153_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[25][1]_tc[25][1]_LessThan_1189_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[26][1]_tc[26][1]_LessThan_1225_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[27][1]_tc[27][1]_LessThan_1261_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[28][1]_tc[28][1]_LessThan_1297_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[29][1]_tc[29][1]_LessThan_1333_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[30][1]_tc[30][1]_LessThan_1369_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[31][1]_tc[31][1]_LessThan_1405_o> created at line 4136
    Found 34-bit comparator greater for signal <yc[32][1]_tc[32][1]_LessThan_1441_o> created at line 4136
    WARNING:Xst:2404 -  FFs/Latches <zl<0><1:34>> (without init value) have a constant value of 0 in block <cordic_core>.
    WARNING:Xst:2404 -  FFs/Latches <y_s2<0><1:-32>> (without init value) have a constant value of 0 in block <cordic_core>.
    Summary:
	inferred 567 Adder/Subtractor(s).
	inferred 12694 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred  33 Comparator(s).
	inferred 2698 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <cordic_core> synthesized.

Synthesizing Unit <Second_order_delta_sigma_modulator>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\Second_order_delta_sigma_modulator.vhd".
    Found 36-bit register for signal <Delay1_out1>.
    Found 36-bit register for signal <Integrator_1>.
    Found 36-bit adder for signal <Sum_out1> created at line 105.
    Found 36-bit adder for signal <Sum1_out1> created at line 121.
    Found 36-bit adder for signal <Add_out1> created at line 139.
    Found 36-bit adder for signal <Add1_out1> created at line 142.
    Found 36-bit subtractor for signal <Sigma> created at line 74.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
Unit <Second_order_delta_sigma_modulator> synthesized.

Synthesizing Unit <MATLAB_Function>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\MATLAB_Function.vhd".
    Found 36-bit comparator greater for signal <GND_89_o_u_signed[35]_LessThan_2_o> created at line 58
    Summary:
	inferred   1 Comparator(s).
Unit <MATLAB_Function> synthesized.

Synthesizing Unit <Fourth_order_delta_sigma_modulator>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\Fourth_order_delta_sigma_modulator.vhd".
    Found 36-bit register for signal <Delay_out1>.
    Found 36-bit register for signal <Intergrator_2>.
    Found 36-bit register for signal <Quantizer_input>.
    Found 36-bit register for signal <Delay2_out1>.
    Found 36-bit subtractor for signal <_n0153> created at line 83.
    Found 36-bit adder for signal <_n0150> created at line 96.
    Found 36-bit subtractor for signal <Sum3_out1> created at line 96.
    Found 36-bit subtractor for signal <_n0152> created at line 83.
    Found 36-bit adder for signal <Integrator_1> created at line 83.
    Found 36-bit adder for signal <_n0156> created at line 77.
    Found 36-bit adder for signal <_n0157> created at line 77.
    Found 36-bit subtractor for signal <Integrator_3> created at line 77.
    Found 36-bit adder for signal <_n0159> created at line 105.
    Found 36-bit subtractor for signal <Sum7_out1> created at line 105.
    Found 26x36-bit multiplier for signal <n0044> created at line 123.
    Found 36x36-bit multiplier for signal <a4_mul_temp> created at line 128.
    Found 36x36-bit multiplier for signal <a3_mul_temp> created at line 143.
    Found 36x36-bit multiplier for signal <a2_mul_temp> created at line 146.
    Found 36x36-bit multiplier for signal <a1_mul_temp> created at line 163.
    Found 26x36-bit multiplier for signal <n0060> created at line 166.
    Found 28x36-bit multiplier for signal <n0069> created at line 194.
    Summary:
	inferred   7 Multiplier(s).
	inferred  10 Adder/Subtractor(s).
	inferred 144 D-type flip-flop(s).
Unit <Fourth_order_delta_sigma_modulator> synthesized.

Synthesizing Unit <Eight_order_delta_sigma_modulator>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\Eight_order_delta_sigma_modulator.vhd".
    Found 36-bit register for signal <Delay4_out1>.
    Found 36-bit register for signal <Delay2_out1>.
    Found 36-bit register for signal <Delay_out1>.
    Found 36-bit register for signal <Delay1_out1>.
    Found 36-bit register for signal <Delay3_out1>.
    Found 36-bit register for signal <Delay5_out1>.
    Found 36-bit register for signal <Delay7_out1>.
    Found 36-bit register for signal <Delay6_out1>.
    Found 36-bit subtractor for signal <_n0293> created at line 99.
    Found 36-bit adder for signal <_n0282> created at line 87.
    Found 36-bit adder for signal <_n0283> created at line 87.
    Found 36-bit subtractor for signal <Sum9_out1> created at line 87.
    Found 36-bit adder for signal <_n0285> created at line 93.
    Found 36-bit adder for signal <_n0286> created at line 93.
    Found 36-bit subtractor for signal <Sum5_out1> created at line 93.
    Found 36-bit subtractor for signal <_n0288> created at line 112.
    Found 36-bit adder for signal <Sum3_out1> created at line 112.
    Found 36-bit subtractor for signal <_n0290> created at line 121.
    Found 36-bit adder for signal <Sum7_out1> created at line 121.
    Found 36-bit subtractor for signal <_n0292> created at line 99.
    Found 36-bit adder for signal <Sum1_out1> created at line 99.
    Found 36-bit subtractor for signal <_n0297> created at line 139.
    Found 36-bit adder for signal <Sum13_out1> created at line 139.
    Found 36-bit adder for signal <_n0299> created at line 81.
    Found 36-bit adder for signal <_n0300> created at line 81.
    Found 36-bit subtractor for signal <Sum15_out1> created at line 81.
    Found 36-bit subtractor for signal <_n0302> created at line 130.
    Found 36-bit adder for signal <Sum11_out1> created at line 130.
    Found 11x36-bit multiplier for signal <n0078> created at line 165.
    Found 36x36-bit multiplier for signal <Gain25_mul_temp> created at line 170.
    Found 36x36-bit multiplier for signal <Gain23_mul_temp> created at line 185.
    Found 36x36-bit multiplier for signal <Gain19_mul_temp> created at line 188.
    Found 36x36-bit multiplier for signal <Gain17_mul_temp> created at line 203.
    Found 36x36-bit multiplier for signal <Gain4_mul_temp> created at line 206.
    Found 36x36-bit multiplier for signal <Gain3_mul_temp> created at line 221.
    Found 36x36-bit multiplier for signal <Gain2_mul_temp> created at line 224.
    Found 36x36-bit multiplier for signal <Gain1_mul_temp> created at line 241.
    Found 24x36-bit multiplier for signal <n0106> created at line 244.
    Found 27x36-bit multiplier for signal <n0115> created at line 272.
    Found 28x36-bit multiplier for signal <n0124> created at line 301.
    Found 29x36-bit multiplier for signal <n0133> created at line 330.
    Summary:
	inferred  13 Multiplier(s).
	inferred  20 Adder/Subtractor(s).
	inferred 288 D-type flip-flop(s).
Unit <Eight_order_delta_sigma_modulator> synthesized.

Synthesizing Unit <MWMdioBasic>.
    Related source file is "C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWMdioBasic.vhd".
    Found 1-bit tristate buffer for signal <ETH_MDIO> created at line 33
    Summary:
	inferred   1 Tristate(s).
Unit <MWMdioBasic> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 16x120-bit dual-port RAM                              : 1
 16x64-bit dual-port RAM                               : 1
 16x8-bit dual-port RAM                                : 1
 2048x8-bit dual-port RAM                              : 1
 2048x9-bit dual-port RAM                              : 2
 4096x9-bit dual-port RAM                              : 1
 4x14-bit dual-port RAM                                : 1
 4x7-bit dual-port RAM                                 : 1
 512x8-bit dual-port RAM                               : 1
# Multipliers                                          : 20
 36x11-bit multiplier                                  : 1
 36x24-bit multiplier                                  : 1
 36x26-bit multiplier                                  : 2
 36x27-bit multiplier                                  : 1
 36x28-bit multiplier                                  : 2
 36x29-bit multiplier                                  : 1
 36x36-bit multiplier                                  : 12
# Adders/Subtractors                                   : 91
 10-bit adder                                          : 1
 11-bit adder                                          : 2
 12-bit adder                                          : 6
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 1
 13-bit adder                                          : 2
 16-bit adder                                          : 5
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 8
 17-bit adder                                          : 2
 3-bit adder                                           : 4
 36-bit adder                                          : 20
 36-bit subtractor                                     : 15
 4-bit adder                                           : 7
 4-bit subtractor                                      : 2
 5-bit adder                                           : 5
 5-bit addsub                                          : 1
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 8-bit adder                                           : 2
 9-bit adder                                           : 3
 9-bit subtractor                                      : 1
# Registers                                            : 259
 1-bit register                                        : 112
 10-bit register                                       : 1
 11-bit register                                       : 4
 12-bit register                                       : 11
 120-bit register                                      : 3
 13-bit register                                       : 10
 14-bit register                                       : 1
 16-bit register                                       : 14
 17-bit register                                       : 1
 2-bit register                                        : 3
 3-bit register                                        : 4
 32-bit register                                       : 2
 36-bit register                                       : 14
 4-bit register                                        : 8
 40-bit register                                       : 1
 400-bit register                                      : 1
 5-bit register                                        : 6
 64-bit register                                       : 3
 7-bit register                                        : 1
 8-bit register                                        : 53
 9-bit register                                        : 6
# Comparators                                          : 33
 11-bit comparator equal                               : 1
 12-bit comparator equal                               : 2
 12-bit comparator greater                             : 1
 12-bit comparator not equal                           : 1
 13-bit comparator equal                               : 2
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 3
 16-bit comparator lessequal                           : 1
 3-bit comparator not equal                            : 2
 36-bit comparator greater                             : 3
 4-bit comparator greater                              : 2
 4-bit comparator lessequal                            : 3
 5-bit comparator greater                              : 4
 5-bit comparator lessequal                            : 1
 5-bit comparator not equal                            : 1
 8-bit comparator equal                                : 4
 8-bit comparator greater                              : 1
# Multiplexers                                         : 352
 1-bit 2-to-1 multiplexer                              : 162
 1-bit 3-to-1 multiplexer                              : 4
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 4
 11-bit 3-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 5
 120-bit 2-to-1 multiplexer                            : 4
 13-bit 2-to-1 multiplexer                             : 6
 16-bit 2-to-1 multiplexer                             : 27
 17-bit 2-to-1 multiplexer                             : 8
 2-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 34
 34-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 4
 40-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 5
 6-bit 2-to-1 multiplexer                              : 3
 64-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 47
 8-bit 3-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 26
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# FSMs                                                 : 8
# Xors                                                 : 604
 1-bit xor2                                            : 299
 1-bit xor3                                            : 218
 1-bit xor4                                            : 78
 1-bit xor5                                            : 5
 11-bit xor2                                           : 2
 12-bit xor2                                           : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <wr_addr_bin_12> in Unit <u_rxFIFO> is equivalent to the following FF/Latch, which will be removed : <wr_addr_gray_12> 
INFO:Xst:2261 - The FF/Latch <rd_addr_bin_12> in Unit <u_rxFIFO> is equivalent to the following FF/Latch, which will be removed : <rd_addr_gray_12> 
INFO:Xst:2261 - The FF/Latch <rd_addr_bin_11> in Unit <u_txFIFO> is equivalent to the following FF/Latch, which will be removed : <rd_addr_gray_11> 
INFO:Xst:2261 - The FF/Latch <wr_addr_bin_11> in Unit <u_txFIFO> is equivalent to the following FF/Latch, which will be removed : <wr_addr_gray_11> 
INFO:Xst:2261 - The FF/Latch <status_0> in Unit <u_FILCmdProc> is equivalent to the following 5 FFs/Latches, which will be removed : <status_2> <status_3> <status_4> <status_5> <status_7> 
WARNING:Xst:1710 - FF/Latch <status_0> (without init value) has a constant value of 0 in block <u_FILCmdProc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gmii_tx_er> (without init value) has a constant value of 0 in block <u_mwtxmac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_TXER> (without init value) has a constant value of 0 in block <all_digital_modulator_fil>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rd_doutB_12> of sequential type is unconnected in block <u_PKTINFO>.
WARNING:Xst:2677 - Node <rd_doutB_13> of sequential type is unconnected in block <u_PKTINFO>.
WARNING:Xst:2677 - Node <rd_doutB_5> of sequential type is unconnected in block <u_PKTINFO>.
WARNING:Xst:2677 - Node <rd_doutB_6> of sequential type is unconnected in block <u_PKTINFO>.
WARNING:Xst:2677 - Node <txReady_d_2> of sequential type is unconnected in block <u_MWUDPPKTBuilder>.
WARNING:Xst:2677 - Node <txReady_d_3> of sequential type is unconnected in block <u_MWUDPPKTBuilder>.
WARNING:Xst:2677 - Node <txReady_d_4> of sequential type is unconnected in block <u_MWUDPPKTBuilder>.
WARNING:Xst:2677 - Node <txReady_d_5> of sequential type is unconnected in block <u_MWUDPPKTBuilder>.
WARNING:Xst:2677 - Node <txReady_d_6> of sequential type is unconnected in block <u_MWUDPPKTBuilder>.
WARNING:Xst:2677 - Node <txReady_d_7> of sequential type is unconnected in block <u_MWUDPPKTBuilder>.
WARNING:Xst:2677 - Node <shiftreg_0> of sequential type is unconnected in block <NormalBlock.u_bus2dut>.
WARNING:Xst:2677 - Node <shiftreg_1> of sequential type is unconnected in block <NormalBlock.u_bus2dut>.
WARNING:Xst:2677 - Node <shiftreg_2> of sequential type is unconnected in block <NormalBlock.u_bus2dut>.
WARNING:Xst:2677 - Node <shiftreg_3> of sequential type is unconnected in block <NormalBlock.u_bus2dut>.
WARNING:Xst:2677 - Node <shiftreg_4> of sequential type is unconnected in block <NormalBlock.u_bus2dut>.
WARNING:Xst:2677 - Node <shiftreg_5> of sequential type is unconnected in block <NormalBlock.u_bus2dut>.
WARNING:Xst:2677 - Node <shiftreg_6> of sequential type is unconnected in block <NormalBlock.u_bus2dut>.
WARNING:Xst:2677 - Node <shiftreg_7> of sequential type is unconnected in block <NormalBlock.u_bus2dut>.
WARNING:Xst:2404 -  FFs/Latches <status<7:7>> (without init value) have a constant value of 0 in block <FILCmdProc>.

Synthesizing (advanced) Unit <Eight_order_delta_sigma_modulator>.
	The following adders/subtractors are grouped into adder tree <Msub_Sum9_out11> :
 	<Madd__n0282> in block <Eight_order_delta_sigma_modulator>, 	<Madd__n0283> in block <Eight_order_delta_sigma_modulator>.
	The following adders/subtractors are grouped into adder tree <Msub_Sum5_out11> :
 	<Madd__n0285> in block <Eight_order_delta_sigma_modulator>, 	<Madd__n0286> in block <Eight_order_delta_sigma_modulator>.
	The following adders/subtractors are grouped into adder tree <Madd_Sum1_out11> :
 	<Msub__n0292> in block <Eight_order_delta_sigma_modulator>, 	<Msub__n0293> in block <Eight_order_delta_sigma_modulator>.
	The following adders/subtractors are grouped into adder tree <Msub_Sum15_out11> :
 	<Madd__n0299> in block <Eight_order_delta_sigma_modulator>, 	<Madd__n0300> in block <Eight_order_delta_sigma_modulator>.
Unit <Eight_order_delta_sigma_modulator> synthesized (advanced).

Synthesizing (advanced) Unit <FILUDPCRC>.
The following registers are absorbed into counter <rdAddr>: 1 register on signal <rdAddr>.
INFO:Xst:3226 - The RAM <u_MWDPRAM/Mram_memory> will be implemented as a BLOCK RAM, absorbing the following register(s): <u_MWDPRAM/rd_doutB>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 9-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <dataVldIn_l>   | high     |
    |     addrA          | connected to signal <wrAddr>        |          |
    |     diA            | connected to signal <(EOPIn,dataIn)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 9-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <VCC>           | high     |
    |     addrB          | connected to signal <rdAddr>        |          |
    |     doB            | connected to signal <rdData>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <FILUDPCRC> synthesized (advanced).

Synthesizing (advanced) Unit <Fourth_order_delta_sigma_modulator>.
	The following adders/subtractors are grouped into adder tree <Madd_Integrator_11> :
 	<Msub__n0152> in block <Fourth_order_delta_sigma_modulator>, 	<Msub__n0153> in block <Fourth_order_delta_sigma_modulator>.
	The following adders/subtractors are grouped into adder tree <Msub_Integrator_31> :
 	<Madd__n0156> in block <Fourth_order_delta_sigma_modulator>, 	<Madd__n0157> in block <Fourth_order_delta_sigma_modulator>.
Unit <Fourth_order_delta_sigma_modulator> synthesized (advanced).

Synthesizing (advanced) Unit <MWAsyncFIFO_1>.
The following registers are absorbed into counter <wr_addr_bin>: 1 register on signal <wr_addr_bin>.
The following registers are absorbed into counter <rd_addr_bin>: 1 register on signal <rd_addr_bin>.
Unit <MWAsyncFIFO_1> synthesized (advanced).

Synthesizing (advanced) Unit <MWAsyncFIFO_2>.
The following registers are absorbed into counter <wr_addr_bin>: 1 register on signal <wr_addr_bin>.
The following registers are absorbed into counter <rd_addr_bin>: 1 register on signal <rd_addr_bin>.
INFO:Xst:3226 - The RAM <dpram/Mram_memory> will be implemented as a BLOCK RAM, absorbing the following register(s): <dpram/rd_doutB>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 9-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <data_in_clk>   | rise     |
    |     weA            | connected to signal <dpram/wr_enA_0> | high     |
    |     addrA          | connected to signal <wr_addr_bin<10:0>> |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 9-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <data_out_clk>  | rise     |
    |     enB            | connected to signal <VCC>           | high     |
    |     addrB          | connected to signal <rd_addr_bin<10:0>> |          |
    |     doB            | connected to signal <data_out>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <MWAsyncFIFO_2> synthesized (advanced).

Synthesizing (advanced) Unit <MWDPRAM_3>.
INFO:Xst:3226 - The RAM <Mram_memory> will be implemented as a BLOCK RAM, absorbing the following register(s): <rd_doutB>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 9-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clkA>          | rise     |
    |     weA            | connected to signal <wr_enA_0>      | high     |
    |     addrA          | connected to signal <wr_addrA>      |          |
    |     diA            | connected to signal <wr_dinA>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 9-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clkB>          | rise     |
    |     addrB          | connected to signal <rd_addrB>      |          |
    |     doB            | connected to signal <rd_doutB>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <MWDPRAM_3> synthesized (advanced).

Synthesizing (advanced) Unit <MWDPRAM_4>.
INFO:Xst:3226 - The RAM <Mram_memory> will be implemented as a BLOCK RAM, absorbing the following register(s): <rd_doutB>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clkA>          | rise     |
    |     weA            | connected to signal <wr_enA>        | high     |
    |     addrA          | connected to signal <wr_addrA>      |          |
    |     diA            | connected to signal <wr_dinA>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clkB>          | rise     |
    |     addrB          | connected to signal <rd_addrB>      |          |
    |     doB            | connected to signal <rd_doutB>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <MWDPRAM_4> synthesized (advanced).

Synthesizing (advanced) Unit <MWDPRAM_5>.
INFO:Xst:3231 - The small RAM <Mram_memory> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 14-bit                     |          |
    |     clkA           | connected to signal <clkA>          | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <wr_addrA>      |          |
    |     diA            | connected to signal <wr_dinA>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 14-bit                     |          |
    |     addrB          | connected to signal <rd_addrB>      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MWDPRAM_5> synthesized (advanced).

Synthesizing (advanced) Unit <MWDPRAM_6>.
INFO:Xst:3231 - The small RAM <Mram_memory> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <clkA>          | rise     |
    |     weA            | connected to signal <wr_enA>        | high     |
    |     addrA          | connected to signal <wr_addrA>      |          |
    |     diA            | connected to signal <wr_dinA>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <rd_addrB>      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MWDPRAM_6> synthesized (advanced).

Synthesizing (advanced) Unit <MWDPRAM_7>.
INFO:Xst:3231 - The small RAM <Mram_memory> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 7-bit                      |          |
    |     clkA           | connected to signal <clkA>          | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <wr_addrA>      |          |
    |     diA            | connected to signal <wr_dinA>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 7-bit                      |          |
    |     addrB          | connected to signal <rd_addrB>      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MWDPRAM_7> synthesized (advanced).

Synthesizing (advanced) Unit <MWMAC>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <u_mwrxmac/pingaddr> prevents it from being combined with the RAM <u_mwpingram/dpram_1/Mram_memory> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <rxclk>         | rise     |
    |     weA            | connected to signal <pingwren>      | high     |
    |     addrA          | connected to signal <pingwraddr>    |          |
    |     diA            | connected to signal <pingwrdata>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <pingrdaddr>    |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <u_mwpingram/dpram_1/Mram_memory> will be implemented as a BLOCK RAM, absorbing the following register(s): <u_mwpingram/dpram_1/rd_doutB>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <rxclk>         | rise     |
    |     weA            | connected to signal <pingwren>      | high     |
    |     addrA          | connected to signal <pingwraddr>    |          |
    |     diA            | connected to signal <pingwrdata>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <txclk>         | rise     |
    |     addrB          | connected to signal <pingrdaddr>    |          |
    |     doB            | connected to signal <pingrddata>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <MWMAC> synthesized (advanced).

Synthesizing (advanced) Unit <MWPKTBuffer_1>.
The following registers are absorbed into counter <rdAddr>: 1 register on signal <rdAddr>.
The following registers are absorbed into counter <pktInfo_wrAddr>: 1 register on signal <pktInfo_wrAddr>.
The following registers are absorbed into counter <pktInfo_rdAddr>: 1 register on signal <pktInfo_rdAddr>.
The following registers are absorbed into counter <wrAddr>: 1 register on signal <wrAddr>.
Unit <MWPKTBuffer_1> synthesized (advanced).

Synthesizing (advanced) Unit <MWPKTBuffer_2>.
The following registers are absorbed into counter <rdAddr>: 1 register on signal <rdAddr>.
The following registers are absorbed into counter <pktInfo_wrAddr>: 1 register on signal <pktInfo_wrAddr>.
The following registers are absorbed into counter <pktInfo_rdAddr>: 1 register on signal <pktInfo_rdAddr>.
The following registers are absorbed into counter <wrAddr>: 1 register on signal <wrAddr>.
Unit <MWPKTBuffer_2> synthesized (advanced).

Synthesizing (advanced) Unit <MWUDPPKTBuilder>.
The following registers are absorbed into counter <seqNumber>: 1 register on signal <seqNumber>.
Unit <MWUDPPKTBuilder> synthesized (advanced).

Synthesizing (advanced) Unit <Second_order_delta_sigma_modulator>.
The following registers are absorbed into accumulator <Delay1_out1>: 1 register on signal <Delay1_out1>.
The following registers are absorbed into accumulator <Integrator_1>: 1 register on signal <Integrator_1>.
Unit <Second_order_delta_sigma_modulator> synthesized (advanced).

Synthesizing (advanced) Unit <mwfil_dpscram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rd_dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_addr>       |          |
    |     diA            | connected to signal <wr_din>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rd_addr>       |          |
    |     doB            | connected to signal <rd_dout>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mwfil_dpscram_1> synthesized (advanced).

Synthesizing (advanced) Unit <mwfil_dpscram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rd_dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 120-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_addr>       |          |
    |     diA            | connected to signal <wr_din>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 120-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rd_addr>       |          |
    |     doB            | connected to signal <rd_dout>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mwfil_dpscram_2> synthesized (advanced).

Synthesizing (advanced) Unit <mwfil_udfifo_1>.
The following registers are absorbed into counter <rd_addr>: 1 register on signal <rd_addr>.
The following registers are absorbed into counter <wr_addr>: 1 register on signal <wr_addr>.
Unit <mwfil_udfifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <mwfil_udfifo_2>.
The following registers are absorbed into counter <rd_addr>: 1 register on signal <rd_addr>.
The following registers are absorbed into counter <wr_addr>: 1 register on signal <wr_addr>.
Unit <mwfil_udfifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <mwtxmac>.
The following registers are absorbed into counter <ipAddrCnt>: 1 register on signal <ipAddrCnt>.
The following registers are absorbed into counter <arpCnt>: 1 register on signal <arpCnt>.
The following registers are absorbed into counter <macSrcDstCnt>: 1 register on signal <macSrcDstCnt>.
The following registers are absorbed into counter <pingCnt>: 1 register on signal <pingCnt>.
Unit <mwtxmac> synthesized (advanced).
WARNING:Xst:2677 - Node <txReady_d_2> of sequential type is unconnected in block <MWUDPPKTBuilder>.
WARNING:Xst:2677 - Node <txReady_d_3> of sequential type is unconnected in block <MWUDPPKTBuilder>.
WARNING:Xst:2677 - Node <txReady_d_4> of sequential type is unconnected in block <MWUDPPKTBuilder>.
WARNING:Xst:2677 - Node <txReady_d_5> of sequential type is unconnected in block <MWUDPPKTBuilder>.
WARNING:Xst:2677 - Node <txReady_d_6> of sequential type is unconnected in block <MWUDPPKTBuilder>.
WARNING:Xst:2677 - Node <txReady_d_7> of sequential type is unconnected in block <MWUDPPKTBuilder>.
WARNING:Xst:2677 - Node <shiftreg_0> of sequential type is unconnected in block <mwfil_bus2dut>.
WARNING:Xst:2677 - Node <shiftreg_1> of sequential type is unconnected in block <mwfil_bus2dut>.
WARNING:Xst:2677 - Node <shiftreg_2> of sequential type is unconnected in block <mwfil_bus2dut>.
WARNING:Xst:2677 - Node <shiftreg_3> of sequential type is unconnected in block <mwfil_bus2dut>.
WARNING:Xst:2677 - Node <shiftreg_4> of sequential type is unconnected in block <mwfil_bus2dut>.
WARNING:Xst:2677 - Node <shiftreg_5> of sequential type is unconnected in block <mwfil_bus2dut>.
WARNING:Xst:2677 - Node <shiftreg_6> of sequential type is unconnected in block <mwfil_bus2dut>.
WARNING:Xst:2677 - Node <shiftreg_7> of sequential type is unconnected in block <mwfil_bus2dut>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 16x120-bit dual-port block RAM                        : 1
 16x64-bit dual-port block RAM                         : 1
 16x8-bit dual-port distributed RAM                    : 1
 2048x8-bit dual-port block RAM                        : 1
 2048x9-bit dual-port block RAM                        : 2
 4096x9-bit dual-port block RAM                        : 1
 4x14-bit dual-port distributed RAM                    : 1
 4x7-bit dual-port distributed RAM                     : 1
 512x8-bit dual-port block RAM                         : 1
# Multipliers                                          : 20
 36x11-bit multiplier                                  : 1
 36x24-bit multiplier                                  : 1
 36x26-bit multiplier                                  : 2
 36x27-bit multiplier                                  : 1
 36x28-bit multiplier                                  : 2
 36x29-bit multiplier                                  : 1
 36x36-bit multiplier                                  : 12
# Adders/Subtractors                                   : 67
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 12-bit adder                                          : 4
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 1
 13-bit adder                                          : 2
 16-bit adder                                          : 4
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 8
 17-bit adder                                          : 2
 36-bit adder                                          : 10
 36-bit subtractor                                     : 19
 4-bit adder                                           : 1
 4-bit subtractor                                      : 2
 5-bit adder                                           : 1
 5-bit addsub                                          : 1
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 8-bit adder                                           : 2
 9-bit adder                                           : 3
 9-bit subtractor                                      : 1
# Adder Trees                                          : 4
 36-bit / 2-inputs adder tree                          : 4
# Counters                                             : 22
 11-bit up counter                                     : 1
 12-bit up counter                                     : 4
 13-bit up counter                                     : 2
 16-bit up counter                                     : 1
 3-bit up counter                                      : 4
 4-bit up counter                                      : 6
 5-bit up counter                                      : 4
# Accumulators                                         : 2
 36-bit up accumulator                                 : 2
# Registers                                            : 2241
 Flip-Flops                                            : 2241
# Comparators                                          : 33
 11-bit comparator equal                               : 1
 12-bit comparator equal                               : 2
 12-bit comparator greater                             : 1
 12-bit comparator not equal                           : 1
 13-bit comparator equal                               : 2
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 3
 16-bit comparator lessequal                           : 1
 3-bit comparator not equal                            : 2
 36-bit comparator greater                             : 3
 4-bit comparator greater                              : 2
 4-bit comparator lessequal                            : 3
 5-bit comparator greater                              : 4
 5-bit comparator lessequal                            : 1
 5-bit comparator not equal                            : 1
 8-bit comparator equal                                : 4
 8-bit comparator greater                              : 1
# Multiplexers                                         : 367
 1-bit 2-to-1 multiplexer                              : 184
 1-bit 3-to-1 multiplexer                              : 4
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 4
 11-bit 3-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 5
 120-bit 2-to-1 multiplexer                            : 4
 13-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 27
 17-bit 2-to-1 multiplexer                             : 8
 2-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 34
 34-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
 40-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 3
 64-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 46
 8-bit 3-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 26
# FSMs                                                 : 8
# Xors                                                 : 604
 1-bit xor2                                            : 299
 1-bit xor3                                            : 218
 1-bit xor4                                            : 78
 1-bit xor5                                            : 5
 11-bit xor2                                           : 2
 12-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <status_0> (without init value) has a constant value of 0 in block <FILCmdProc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_2> (without init value) has a constant value of 0 in block <FILCmdProc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_3> (without init value) has a constant value of 0 in block <FILCmdProc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_4> (without init value) has a constant value of 0 in block <FILCmdProc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_5> (without init value) has a constant value of 0 in block <FILCmdProc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_mwtxmac/gmii_tx_er> (without init value) has a constant value of 0 in block <MWMAC>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <u_mwrxmac/udpdstport0_2reg_1> in Unit <MWMAC> is equivalent to the following FF/Latch, which will be removed : <u_mwrxmac/packetdstport_1> 
INFO:Xst:2261 - The FF/Latch <u_mwrxmac/udpdstport0_2reg_0> in Unit <MWMAC> is equivalent to the following FF/Latch, which will be removed : <u_mwrxmac/packetdstport_0> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/FSM_2> on signal <wrState[1:2]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 wr_idle     | 00
 wr_data     | 01
 wr_checkcrc | 10
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/FSM_5> on signal <rx_state[1:3]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 rx_idle     | 000
 rx_header_1 | 001
 rx_header_2 | 010
 rx_header_3 | 011
 rx_header_4 | 100
 rx_header_5 | 101
 rx_data     | 110
 rx_eop      | 111
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/FSM_6> on signal <tx_state[1:2]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 tx_idle | 00
 tx_data | 01
 tx_eop  | 11
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILPktMUX/FSM_3> on signal <state[1:3]> with one-hot encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 001
 cmd_wait_eop  | 100
 data_wait_eop | 010
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/FSM_4> on signal <status_state[1:4]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 status_idle     | 0000
 status_wait_rdy | 0001
 status_byte_1   | 0010
 status_byte_2   | 0011
 status_byte_3   | 0100
 status_byte_4   | 0101
 status_byte_5   | 0110
 status_byte_6   | 0111
 status_byte_7   | 1000
 status_byte_8   | 1001
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/FSM_7> on signal <pktState[1:3]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 idle             | 000
 pkt_ready        | 001
 status_mode      | 010
 status_pkt       | 011
 data_mode        | 100
 data_pkt_header  | 101
 data_pkt_payload | 110
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_FILCore/u_FILCommLayer/u_MWMAC/FSM_0> on signal <current_state[1:112]> with one-hot encoding.
---------------------------------------------------------------------------------------------------------------------------------------
 State             | Encoding
---------------------------------------------------------------------------------------------------------------------------------------
 idle              | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
 flush_packet      | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
 preamble          | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
 dstmac1           | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100
 dstmac2           | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000
 dstmac3           | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000
 dstmac4           | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000
 dstmac5           | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000
 dstmac6           | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000
 dstmacbroadcast2  | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
 dstmacbroadcast3  | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000
 dstmacbroadcast4  | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000
 dstmacbroadcast5  | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000
 dstmacbroadcast6  | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000
 srcmac1           | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
 srcmac2           | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000
 srcmac3           | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000
 srcmac4           | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000
 srcmac5           | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000
 srcmac6           | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000
 ethertype1        | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
 ethertype2        | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000
 iphdr1            | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000
 iphdr2            | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000
 iptotal_len1      | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000
 iptotal_len2      | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000
 ipid1             | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000
 ipid2             | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000
 iphdr3            | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000
 iphdr4            | 0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000
 ipttl             | 0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000
 ipprotocol        | 0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000
 iphdrchecksum1    | 0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000
 iphdrchecksum2    | 0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000
 srcip1            | 0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000
 srcip2            | 0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000
 srcip3            | 0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000
 srcip4            | 0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000
 dstip1            | 0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000
 dstip2            | 0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000
 dstip3            | 0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000
 dstip4            | 0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000
 udpsrc1           | 0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000
 udpsrc2           | 0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000
 udpdst1           | 0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000
 udpdst2           | 0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000
 udplen1           | 0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000
 udplen2           | 0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000
 udpchecksum1      | 0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000
 udpchecksum2      | 0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000
 udpdata           | 0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000
 ippadding         | 0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000
 ipfcs1            | 0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000
 ipfcs2            | 0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000
 ipfcs3            | 0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000
 ipfcs4            | 0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000
 pinghdrchecksum1  | 0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000
 pinghdrchecksum2  | 0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000
 pingsrcip1        | 0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000
 pingsrcip2        | 0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000
 pingsrcip3        | 0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000
 pingsrcip4        | 0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000
 pingdstip1        | 0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000
 pingdstip2        | 0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000
 pingdstip3        | 0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000
 pingdstip4        | 0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000
 pingicmptype      | 0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000
 pingicmpcode      | 0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000
 pingicmpchecksum1 | 0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000
 pingicmpchecksum2 | 0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000
 pingicmpid1       | 0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000
 pingicmpid2       | 0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000
 pingicmpseq1      | 0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000
 pingicmpseq2      | 0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000
 pingdata          | 0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000
 pingfcs1          | 0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000
 pingfcs2          | 0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000
 pingfcs3          | 0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000
 pingfcs4          | 0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000
 arp_htype1        | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000
 arp_htype2        | 0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000
 arp_ptype1        | 0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arp_ptype2        | 0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arp_hlen          | 0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arp_plen          | 0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arp_oper1         | 0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arp_oper2         | 0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arp_sha1          | 0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arp_sha2          | 0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arp_sha3          | 0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arp_sha4          | 0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arp_sha5          | 0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arp_sha6          | 0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arp_spa1          | 0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arp_spa2          | 0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arp_spa3          | 0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arp_spa4          | 0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arp_tha1          | 0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arp_tha2          | 0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arp_tha3          | 0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arp_tha4          | 0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arp_tha5          | 0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arp_tha6          | 0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arp_tpa1          | 0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arp_tpa2          | 0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arp_tpa3          | 0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arp_tpa4          | 0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arppadding        | 0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arpfcs1           | 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arpfcs2           | 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arpfcs3           | 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 arpfcs4           | 1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
---------------------------------------------------------------------------------------------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_FILCore/u_FILCommLayer/u_MWMAC/FSM_1> on signal <current_state[1:6]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 idle              | 000000
 cooldown          | 000001
 udp_pending       | 000010
 preamble1         | 000011
 preamble2         | 000100
 preamble3         | 000101
 preamble4         | 000110
 preamble5         | 000111
 preamble6         | 001000
 preamble7         | 001001
 preamble8         | 001010
 macsrcdst         | 001011
 ethertype2        | 001100
 iphdr1            | 001101
 iphdr2            | 001110
 iptotal_len1      | 001111
 iptotal_len2      | 010000
 ipid1             | 010001
 ipid2             | 010010
 iphdr3            | 010011
 iphdr4            | 010100
 ipttl             | 010101
 ipprotocol        | 010110
 iphdrchecksum1    | 010111
 iphdrchecksum2    | 011000
 ipaddr            | 011001
 udplen1           | 011010
 udplen2           | 011011
 udpchecksum1      | 011100
 udpchecksum2      | 011101
 udpdata           | 011110
 ippadding         | 011111
 ipfcs1            | 100000
 ipfcs2            | 100001
 ipfcs3            | 100010
 ipfcs4            | 100011
 ping_pkt          | 100100
 pingicmp1         | 100101
 pingicmp2         | 100110
 pingicmpchecksum1 | 100111
 pingicmpchecksum2 | 101000
 pingicmpdata      | 101001
 arp_pkt           | 101010
-------------------------------
WARNING:Xst:1710 - FF/Latch <pktLen_12> (without init value) has a constant value of 0 in block <MWUDPPKTBuilder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <thisPKTLen_12> (without init value) has a constant value of 0 in block <MWUDPPKTBuilder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataHeaderReg_15> (without init value) has a constant value of 0 in block <MWUDPPKTBuilder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataHeaderReg_14> (without init value) has a constant value of 0 in block <MWUDPPKTBuilder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataHeaderReg_13> (without init value) has a constant value of 0 in block <MWUDPPKTBuilder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataHeaderReg_12> (without init value) has a constant value of 0 in block <MWUDPPKTBuilder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataHeaderReg_11> (without init value) has a constant value of 0 in block <MWUDPPKTBuilder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataHeaderReg_10> (without init value) has a constant value of 0 in block <MWUDPPKTBuilder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataHeaderReg_9> (without init value) has a constant value of 0 in block <MWUDPPKTBuilder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataHeaderReg_8> (without init value) has a constant value of 0 in block <MWUDPPKTBuilder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataHeaderReg_7> (without init value) has a constant value of 0 in block <MWUDPPKTBuilder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataHeaderReg_6> (without init value) has a constant value of 0 in block <MWUDPPKTBuilder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataHeaderReg_5> (without init value) has a constant value of 0 in block <MWUDPPKTBuilder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataHeaderReg_4> (without init value) has a constant value of 0 in block <MWUDPPKTBuilder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataHeaderReg_3> (without init value) has a constant value of 0 in block <MWUDPPKTBuilder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataHeaderReg_2> (without init value) has a constant value of 0 in block <MWUDPPKTBuilder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataHeaderReg_1> (without init value) has a constant value of 0 in block <MWUDPPKTBuilder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataHeaderReg_0> (without init value) has a constant value of 0 in block <MWUDPPKTBuilder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U10/Integrator_1_0> (without init value) has a constant value of 0 in block <all_digital_modulator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U10/Integrator_1_1> (without init value) has a constant value of 0 in block <all_digital_modulator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U10/Integrator_1_2> (without init value) has a constant value of 0 in block <all_digital_modulator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U10/Integrator_1_3> (without init value) has a constant value of 0 in block <all_digital_modulator>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance U1/pll_base_inst in unit U1/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:1901 - Instance U2/pll_base_inst in unit U2/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <MWDPRAM_5> ...

Optimizing unit <MWDPRAM_6> ...

Optimizing unit <MWDPRAM_7> ...

Optimizing unit <all_digital_modulator_fil> ...

Optimizing unit <FILUDPCRC> ...

Optimizing unit <FILDataProc> ...
INFO:Xst:2261 - The FF/Latch <tx_state_FSM_FFd1> in Unit <FILDataProc> is equivalent to the following FF/Latch, which will be removed : <txfifo_din_8> 

Optimizing unit <MWAsyncFIFO_1> ...

Optimizing unit <MWAsyncFIFO_2> ...

Optimizing unit <FILPktMUX> ...

Optimizing unit <FILCmdProc> ...

Optimizing unit <MWUDPPKTBuilder> ...

Optimizing unit <MWPKTBuffer_1> ...

Optimizing unit <MWPKTBuffer_2> ...

Optimizing unit <MWMAC> ...

Optimizing unit <mwfil_bus2dut> ...

Optimizing unit <mwfil_controller> ...

Optimizing unit <mwfil_udfifo_2> ...

Optimizing unit <mwfil_dut2bus> ...

Optimizing unit <mwfil_udfifo_1> ...

Optimizing unit <all_digital_modulator> ...
WARNING:Xst:1710 - FF/Latch <ETH_TXER> (without init value) has a constant value of 0 in block <all_digital_modulator_fil>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/pktPort_1> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/pktPort_0> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/thisPKTPort_1> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/thisPKTPort_0> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_PKTINFO/Mram_memory32> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_PKTINFO/Mram_memory31> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_PKTINFO/rd_doutB_13> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_PKTINFO/rd_doutB_12> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/u_PKTINFO/Mram_memory2> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/u_PKTINFO/rd_doutB_6> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/u_PKTINFO/rd_doutB_5> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_63> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_62> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_61> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_60> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_59> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_58> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_57> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_56> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_55> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_54> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_53> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_52> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_51> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_50> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_49> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_48> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_47> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_46> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_45> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_44> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_43> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_42> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_41> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_40> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_7> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_6> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_5> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_4> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_3> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_2> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:2677 - Node <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_1> of sequential type is unconnected in block <all_digital_modulator_fil>.
WARNING:Xst:1293 - FF/Latch <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/counter_9> has a constant value of 0 in block <all_digital_modulator_fil>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/counter_8> has a constant value of 0 in block <all_digital_modulator_fil>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/counter_7> has a constant value of 0 in block <all_digital_modulator_fil>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/counter_6> has a constant value of 0 in block <all_digital_modulator_fil>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/counter_5> has a constant value of 0 in block <all_digital_modulator_fil>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/counter_4> has a constant value of 0 in block <all_digital_modulator_fil>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/counter_3> has a constant value of 0 in block <all_digital_modulator_fil>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/remword_4> has a constant value of 0 in block <all_digital_modulator_fil>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Delay1_out1_3> (without init value) has a constant value of 0 in block <all_digital_modulator_fil>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Delay1_out1_2> (without init value) has a constant value of 0 in block <all_digital_modulator_fil>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Delay1_out1_1> (without init value) has a constant value of 0 in block <all_digital_modulator_fil>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Delay1_out1_0> (without init value) has a constant value of 0 in block <all_digital_modulator_fil>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_state_FSM_FFd1> in Unit <all_digital_modulator_fil> is equivalent to the following FF/Latch, which will be removed : <u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/txfifo_din_8> 
INFO:Xst:2261 - The FF/Latch <u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin_12> in Unit <all_digital_modulator_fil> is equivalent to the following FF/Latch, which will be removed : <u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_12> 
INFO:Xst:2261 - The FF/Latch <u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_bin_12> in Unit <all_digital_modulator_fil> is equivalent to the following FF/Latch, which will be removed : <u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_12> 
INFO:Xst:2261 - The FF/Latch <u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_bin_11> in Unit <all_digital_modulator_fil> is equivalent to the following FF/Latch, which will be removed : <u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_11> 
INFO:Xst:2261 - The FF/Latch <u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_bin_11> in Unit <all_digital_modulator_fil> is equivalent to the following FF/Latch, which will be removed : <u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_11> 
INFO:Xst:2261 - The FF/Latch <u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rst_clkout_sync1> in Unit <all_digital_modulator_fil> is equivalent to the following 4 FFs/Latches, which will be removed : <u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rst_clkin_sync1> <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/reset_d1> <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/sclr_d1> <u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1> 
INFO:Xst:2261 - The FF/Latch <u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rst_clkout_sync2> in Unit <all_digital_modulator_fil> is equivalent to the following FF/Latch, which will be removed : <u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rst_clkin_sync2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block all_digital_modulator_fil, actual ratio is 31.

Final Macro Processing ...

Processing Unit <all_digital_modulator_fil> :
	Found 2-bit shift register for signal <u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rst_clkin_sync2>.
	Found 2-bit shift register for signal <u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rst_clkout_sync2>.
	Found 2-bit shift register for signal <u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/get_ver_s2>.
	Found 2-bit shift register for signal <u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/txrst_int>.
	Found 2-bit shift register for signal <u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/rxrst_int>.
Unit <all_digital_modulator_fil> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2503
 Flip-Flops                                            : 2503
# Shift Registers                                      : 5
 2-bit shift register                                  : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : all_digital_modulator_fil.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 14635
#      GND                         : 1
#      INV                         : 146
#      LUT1                        : 515
#      LUT2                        : 2381
#      LUT3                        : 1112
#      LUT4                        : 761
#      LUT5                        : 643
#      LUT6                        : 1686
#      MUXCY                       : 3771
#      MUXF7                       : 34
#      VCC                         : 1
#      XORCY                       : 3584
# FlipFlops/Latches                : 2509
#      FD                          : 31
#      FDC                         : 517
#      FDE                         : 208
#      FDR                         : 1035
#      FDRE                        : 644
#      FDS                         : 8
#      FDSE                        : 65
#      ODDR2                       : 1
# RAMS                             : 19
#      RAM16X1D                    : 2
#      RAM32M                      : 4
#      RAMB16BWER                  : 5
#      RAMB8BWER                   : 8
# Shift Registers                  : 5
#      SRLC16E                     : 5
# Clock Buffers                    : 14
#      BUFG                        : 13
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 13
#      IBUFG                       : 1
#      OBUF                        : 13
#      OBUFT                       : 1
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 46
#      DSP48A1                     : 46
# Others                           : 3
#      PLL_ADV                     : 3

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2507  out of  54576     4%  
 Number of Slice LUTs:                 7269  out of  27288    26%  
    Number used as Logic:              7244  out of  27288    26%  
    Number used as Memory:               25  out of   6408     0%  
       Number used as RAM:               20
       Number used as SRL:                5

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7806
   Number with an unused Flip Flop:    5299  out of   7806    67%  
   Number with an unused LUT:           537  out of   7806     6%  
   Number of fully used LUT-FF pairs:  1970  out of   7806    25%  
   Number of unique control sets:       123

IO Utilization: 
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of    218    13%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of Block RAM/FIFO:                9  out of    116     7%  
    Number using Block RAM only:          9
 Number of BUFG/BUFGCTRLs:               14  out of     16    87%  
 Number of DSP48A1s:                     46  out of     58    79%  
 Number of PLL_ADVs:                      3  out of      4    75%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------+
Clock Signal                                                                    | Clock buffer(FF name)                                                            | Load  |
--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------+
ETH_RXCLK                                                                       | BUFGP                                                                            | 606   |
sysclk                                                                          | DCM_SP:CLKFX                                                                     | 817   |
sysclk                                                                          | DCM_SP:CLKFX180                                                                  | 1     |
sysclk                                                                          | DCM_SP:CLKDV                                                                     | 619   |
u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U2/pll_base_inst/CLKOUT0| NONE(u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Integrator_1_35)| 496   |
--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 26.114ns (Maximum Frequency: 38.294MHz)
   Minimum input arrival time before clock: 2.083ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sysclk'
  Clock period: 15.370ns (frequency: 65.060MHz)
  Total number of paths / destination ports: 143378 / 3459
-------------------------------------------------------------------------
Delay:               12.296ns (Levels of Logic = 5)
  Source:            u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3 (FF)
  Destination:       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_7 (FF)
  Source Clock:      sysclk rising 1.3X
  Destination Clock: sysclk rising 1.3X

  Data Path: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            247   0.525   2.885  u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3 (u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3)
     LUT6:I0->O           58   0.254   1.883  u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv21 (u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3004_inv1)
     LUT5:I4->O          227   0.254   2.854  u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<32>11 (u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<32>1)
     LUT5:I0->O            9   0.254   1.406  u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<0>11 (u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<0>1)
     LUT5:I0->O            8   0.254   1.399  u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<0>21 (u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<0>21)
     LUT6:I0->O            1   0.254   0.000  u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<7>1 (u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<7>)
     FDR:D                     0.074          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_7
    ----------------------------------------
    Total                     12.296ns (1.869ns logic, 10.427ns route)
                                       (15.2% logic, 84.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ETH_RXCLK'
  Clock period: 12.768ns (frequency: 78.318MHz)
  Total number of paths / destination ports: 231432 / 1546
-------------------------------------------------------------------------
Delay:               12.768ns (Levels of Logic = 9)
  Source:            u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd91 (FF)
  Destination:       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg (FF)
  Source Clock:      ETH_RXCLK rising
  Destination Clock: ETH_RXCLK rising

  Data Path: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd91 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.525   1.374  u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd91 (u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd91)
     LUT5:I0->O            1   0.254   0.682  u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11112_SW0 (N48)
     LUT6:I5->O            2   0.254   0.954  u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11112 (u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11112)
     LUT6:I3->O            1   0.235   0.682  u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11113 (u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11117)
     LUT6:I5->O            2   0.254   1.181  u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11115 (u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv1111)
     LUT6:I0->O            2   0.254   0.726  u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv1115 (u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv111)
     LUT3:I2->O            1   0.254   0.682  u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv112_SW0 (N254)
     LUT6:I5->O           34   0.254   1.553  u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv112 (u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv112)
     LUT3:I2->O            2   0.254   1.002  u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv113 (u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11)
     LUT6:I2->O            1   0.254   0.681  u_FILCore/u_FILCommLayer/u_MWMAC/Reset_OR_DriverANDClockEnable1 (u_FILCore/u_FILCommLayer/u_MWMAC/Reset_OR_DriverANDClockEnable)
     FDRE:R                    0.459          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg
    ----------------------------------------
    Total                     12.768ns (3.251ns logic, 9.517ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U2/pll_base_inst/CLKOUT0'
  Clock period: 26.114ns (frequency: 38.294MHz)
  Total number of paths / destination ports: 23711398919461 / 496
-------------------------------------------------------------------------
Delay:               26.114ns (Levels of Logic = 45)
  Source:            u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Quantizer_input_16 (FF)
  Destination:       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Quantizer_input_35 (FF)
  Source Clock:      u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U2/pll_base_inst/CLKOUT0 rising
  Destination Clock: u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U2/pll_base_inst/CLKOUT0 rising

  Data Path: u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Quantizer_input_16 to u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Quantizer_input_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.525   0.803  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Quantizer_input_16 (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Quantizer_input_16)
     DSP48A1:A16->P47     18   5.220   1.234  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n0069_submult_0 (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n0069_submult_0_P47_to_U11/Mmult_n0069_submult_01)
     DSP48A1:C30->PCOUT47    1   3.149   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n0069_submult_01 (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n0069_submult_01_PCOUT_to_U11/Mmult_n0069_submult_02_PCIN_47)
     DSP48A1:PCIN47->P47   18   2.645   1.234  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n0069_submult_02 (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n0069_submult_02_P47_to_U11/Mmult_n0069_submult_03)
     DSP48A1:C30->P0       1   3.141   0.682  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n0069_submult_03 (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n0069_submult_0_34)
     LUT2:I1->O            1   0.254   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_lut<34> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_lut<34>)
     MUXCY:S->O            1   0.215   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<34> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<34>)
     MUXCY:CI->O           1   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<35> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<35>)
     MUXCY:CI->O           1   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<36> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<36>)
     MUXCY:CI->O           1   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<37> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<37>)
     MUXCY:CI->O           1   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<38> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<38>)
     MUXCY:CI->O           1   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<39> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<39>)
     MUXCY:CI->O           1   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<40> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<40>)
     MUXCY:CI->O           1   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<41> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<41>)
     MUXCY:CI->O           1   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<42> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<42>)
     MUXCY:CI->O           1   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<43> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<43>)
     MUXCY:CI->O           1   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<44> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<44>)
     MUXCY:CI->O           1   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<45> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<45>)
     MUXCY:CI->O           1   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<46> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<46>)
     MUXCY:CI->O           1   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<47> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<47>)
     MUXCY:CI->O           1   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<48> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<48>)
     MUXCY:CI->O           1   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<49> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<49>)
     MUXCY:CI->O           1   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<50> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<50>)
     MUXCY:CI->O           1   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<51> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<51>)
     MUXCY:CI->O           1   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<52> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<52>)
     MUXCY:CI->O           1   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<53> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<53>)
     MUXCY:CI->O           1   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<54> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<54>)
     MUXCY:CI->O           1   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<55> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<55>)
     MUXCY:CI->O           1   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<56> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<56>)
     MUXCY:CI->O           1   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<57> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<57>)
     MUXCY:CI->O           1   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<58> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<58>)
     MUXCY:CI->O           1   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<59> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<59>)
     MUXCY:CI->O           1   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<60> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<60>)
     MUXCY:CI->O           1   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<61> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<61>)
     MUXCY:CI->O           0   0.023   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<62> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_cy<62>)
     XORCY:CI->O          10   0.206   1.008  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Mmult_n00690_Madd_xor<63> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/n0069<63>)
     LUT3:I2->O            1   0.254   0.682  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/ADDER_FOR_MULTADD_Madd431 (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/ADDER_FOR_MULTADD_Madd431)
     LUT4:I3->O            1   0.254   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/ADDER_FOR_MULTADD_Madd4_lut<0>32 (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/ADDER_FOR_MULTADD_Madd4_lut<0>32)
     MUXCY:S->O            1   0.215   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/ADDER_FOR_MULTADD_Madd4_cy<0>_31 (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/ADDER_FOR_MULTADD_Madd4_cy<0>32)
     XORCY:CI->O           1   0.206   0.682  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/ADDER_FOR_MULTADD_Madd4_xor<0>_32 (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/ADDER_FOR_MULTADD_Madd_334)
     LUT2:I1->O            1   0.254   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/ADDERTREE_INTERNAL_Madd1_lut<33> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/ADDERTREE_INTERNAL_Madd1_lut<33>)
     MUXCY:S->O            1   0.215   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/ADDERTREE_INTERNAL_Madd1_cy<33> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/ADDERTREE_INTERNAL_Madd1_cy<33>)
     XORCY:CI->O           3   0.206   0.766  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/ADDERTREE_INTERNAL_Madd1_xor<34> (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/ADDERTREE_INTERNAL_Madd_341)
     LUT3:I2->O            1   0.254   0.682  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Msub_Sum7_out134 (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Msub_Sum7_out134)
     LUT4:I3->O            0   0.254   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Msub_Sum7_out1_lut<0>35 (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Msub_Sum7_out1_lut<0>35)
     XORCY:LI->O           1   0.149   0.000  u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Msub_Sum7_out1_xor<0>_34 (u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Sum7_out1<35>)
     FDC:D                     0.074          u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U11/Quantizer_input_35
    ----------------------------------------
    Total                     26.114ns (18.341ns logic, 7.773ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ETH_RXCLK'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 1)
  Source:            ETH_RXD<0> (PAD)
  Destination:       rxd_0 (FF)
  Destination Clock: ETH_RXCLK rising

  Data Path: ETH_RXD<0> to rxd_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  ETH_RXD_0_IBUF (ETH_RXD_0_IBUF)
     FDC:D                     0.074          rxd_0
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sysclk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            ETH_TXD_7 (FF)
  Destination:       ETH_TXD<7> (PAD)
  Source Clock:      sysclk rising 1.3X

  Data Path: ETH_TXD_7 to ETH_TXD<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.525   0.681  ETH_TXD_7 (ETH_TXD_7)
     OBUF:I->O                 2.912          ETH_TXD_7_OBUF (ETH_TXD<7>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ETH_RXCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_RXCLK      |   12.768|         |         |         |
sysclk         |    2.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
ETH_RXCLK                                                                       |    4.817|         |         |         |
sysclk                                                                          |   12.296|         |         |         |
u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U2/pll_base_inst/CLKOUT0|    4.855|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U2/pll_base_inst/CLKOUT0
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
sysclk                                                                          |   27.314|         |         |         |
u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U2/pll_base_inst/CLKOUT0|   26.114|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 182.00 secs
Total CPU time to Xst completion: 181.59 secs
 
--> 

Total memory usage is 404212 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  168 (   0 filtered)
Number of infos    :   43 (   0 filtered)

