{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-306,-250",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port M_ABM -pg 1 -lvl 6 -x 1480 -y 170 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port port-id_start -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace port port-id_select_hsi -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace port port-id_force_cache_update -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace inst shadow_bram_ctrl -pg 1 -lvl 4 -x 1060 -y 70 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 45 44} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 20L
preplace inst shadow_bram -pg 1 -lvl 5 -x 1330 -y 70 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 0L -pinDir rsta_busy right -pinY rsta_busy 0R
preplace inst sim_writer -pg 1 -lvl 1 -x 140 -y 330 -swap {0 4 1 2 3} -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir start_hsi right -pinY start_hsi 100R -pinDir start_spi right -pinY start_spi 0R -pinDir hsi_complete right -pinY hsi_complete 20R -pinDir spi_complete right -pinY spi_complete 40R
preplace inst smem_ila -pg 1 -lvl 3 -x 820 -y 250 -swap {7 5 0 1 3 6 4 2} -defaultsOSRD -pinDir clk left -pinY clk 140L -pinBusDir probe0 left -pinBusY probe0 100L -pinBusDir probe1 left -pinBusY probe1 0L -pinBusDir probe2 left -pinBusY probe2 20L -pinBusDir probe3 left -pinBusY probe3 60L -pinBusDir probe4 left -pinBusY probe4 120L -pinBusDir probe5 left -pinBusY probe5 80L -pinBusDir probe6 left -pinBusY probe6 40L
preplace inst fetch_abm -pg 1 -lvl 2 -x 480 -y 70 -swap {38 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 0 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 80 76 77 78 79 89 82 83 84 81 88 90 87 85 86} -defaultsOSRD -pinDir M_ABM right -pinY M_ABM 100R -pinDir M_SHA right -pinY M_SHA 0R -pinDir clk left -pinY clk 200L -pinDir resetn left -pinY resetn 0L -pinDir start left -pinY start 140L -pinDir select_hsi left -pinY select_hsi 160L -pinDir force_cache_update left -pinY force_cache_update 180L -pinDir write_smem_via_hsi right -pinY write_smem_via_hsi 280R -pinDir write_smem_via_spi left -pinY write_smem_via_spi 260L -pinDir write_smem_hsi_complete left -pinY write_smem_hsi_complete 280L -pinDir write_smem_spi_complete left -pinY write_smem_spi_complete 300L -pinBusDir smem_row_index right -pinBusY smem_row_index 180R -pinBusDir smem_data3 right -pinBusY smem_data3 260R -pinBusDir smem_data2 right -pinBusY smem_data2 300R -pinBusDir smem_data1 right -pinBusY smem_data1 240R -pinBusDir smem_data0 right -pinBusY smem_data0 200R -pinBusDir smem_mismatch right -pinBusY smem_mismatch 220R
preplace netloc source_100mhz_sys_clk 1 0 4 20 270 260 450 720 190 920
preplace netloc source_100mhz_sys_resetn 1 0 4 NJ 20 260 10 NJ 10 920
preplace netloc example_slave_start 1 0 2 NJ 210 NJ
preplace netloc select_hsi_1 1 0 2 NJ 230 NJ
preplace netloc force_cache_update_1 1 0 2 NJ 250 NJ
preplace netloc sim_writer_hsi_complete 1 1 1 N 350
preplace netloc sim_writer_spi_complete 1 1 1 N 370
preplace netloc fetch_abm_write_smem_via_hsi 1 1 2 N 430 700
preplace netloc fetch_abm_write_smem_via_spi 1 1 1 N 330
preplace netloc fetch_abm_smem_row_index 1 2 1 N 250
preplace netloc fetch_abm_smem_data0 1 2 1 N 270
preplace netloc fetch_abm_smem_data1 1 2 1 N 310
preplace netloc fetch_abm_smem_data2 1 2 1 N 370
preplace netloc fetch_abm_smem_data3 1 2 1 N 330
preplace netloc fetch_abm_smem_mismatch 1 2 1 N 290
preplace netloc fetch_abm_M_ABM 1 2 4 N 170 N 170 NJ 170 NJ
preplace netloc axi_bram_ctrl_BRAM_PORTA 1 4 1 NJ 70
preplace netloc fetch_abm_M_SHA 1 2 2 N 70 N
levelinfo -pg 1 0 140 480 820 1060 1330 1480
pagesize -pg 1 -db -bbox -sgen -200 0 1580 490
",
   "No Loops_ScaleFactor":"0.816695",
   "No Loops_TopLeft":"-193,-184",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port M_ABM -pg 1 -lvl 2 -x 260 -y 60 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port port-id_start -pg 1 -lvl 0 -x 0 -y 90 -defaultsOSRD
preplace inst fetch_abm_0 -pg 1 -lvl 1 -x 130 -y 70 -defaultsOSRD
preplace netloc source_100mhz_sys_clk 1 0 1 NJ 50
preplace netloc source_100mhz_sys_resetn 1 0 1 NJ 70
preplace netloc example_slave_start 1 0 1 NJ 90
preplace netloc fill_smem_s1_0_M_AXI 1 1 1 N 60
levelinfo -pg 1 0 130 260
pagesize -pg 1 -db -bbox -sgen -100 0 350 140
"
}

