
================================================================================
Timing constraint: NET "sysclk" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 673 paths analyzed, 89 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clk125_gen/clkout0" derived from  
NET "sysclk" PERIOD = 10 ns HIGH 50%;  divided by 1.25 to 8 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7344 paths analyzed, 1662 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.992ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DVI_CLOCK0 = PERIOD TIMEGRP "DVI_CLOCK0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK50M = PERIOD TIMEGRP "TNM_CLK50M" 50 MHz HIGH 50% 
PRIORITY 0;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1304 paths analyzed, 780 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.143ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCLK = PERIOD TIMEGRP "TNM_PCLK" 75 MHz HIGH 50% PRIORITY 
0;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 524031 paths analyzed, 3525 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.541ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCLKX2 = PERIOD TIMEGRP "TNM_PCLKX2" TS_PCLK * 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 271 paths analyzed, 151 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.784ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCLKX10 = PERIOD TIMEGRP "TNM_PCLKX10" TS_PCLK * 10 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RXCLK = PERIOD TIMEGRP "TNM_RXCLK" 125 MHz HIGH 50% 
PRIORITY 0;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8219 paths analyzed, 3163 endpoints analyzed, 1103 failing endpoints
 1103 timing errors detected. (0 setup errors, 1103 hold errors, 0 component switching limit errors)
 Minimum period is   7.993ns.
--------------------------------------------------------------------------------
Hold Paths: TS_RXCLK = PERIOD TIMEGRP "TNM_RXCLK" 125 MHz HIGH 50% PRIORITY 0;
--------------------------------------------------------------------------------
Slack (hold path):      -6.912 (requirement - (clock path skew + uncertainty - data path))
  Source:               gmii2fifo24/datain_17 (FF)
  Destination:          asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.333ns (Levels of Logic = 0)
  Positive Clock Path Skew: 10.210ns (12.232 - 2.022)
  Source Clock:         RXCLK_IBUF_BUFG rising at 8.000ns
  Destination Clock:    RXCLK_IBUF rising at 8.000ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii2fifo24/datain_17 to asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y90.AMUX    Tshcko                0.460   gmii2fifo24/datain<21>
                                                       gmii2fifo24/datain_17
    RAMB16_X0Y54.DIA6    net (fanout=18)       2.973   gmii2fifo24/datain<17>
    RAMB16_X0Y54.CLKA    Trckd_DIA   (-Th)     0.100   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
--------------------------------------------------------------------------------
Slack (hold path):      -6.798 (requirement - (clock path skew + uncertainty - data path))
  Source:               gmii2fifo24/datain_17 (FF)
  Destination:          asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.147ns (Levels of Logic = 0)
  Positive Clock Path Skew: 9.910ns (11.932 - 2.022)
  Source Clock:         RXCLK_IBUF_BUFG rising at 8.000ns
  Destination Clock:    RXCLK_IBUF rising at 8.000ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii2fifo24/datain_17 to asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y90.AMUX    Tshcko                0.460   gmii2fifo24/datain<21>
                                                       gmii2fifo24/datain_17
    RAMB16_X0Y52.DIA6    net (fanout=18)       2.787   gmii2fifo24/datain<17>
    RAMB16_X0Y52.CLKA    Trckd_DIA   (-Th)     0.100   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
--------------------------------------------------------------------------------
Slack (hold path):      -6.570 (requirement - (clock path skew + uncertainty - data path))
  Source:               gmii2fifo24/datain_23 (FF)
  Destination:          asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      4.333ns (Levels of Logic = 0)
  Positive Clock Path Skew: 10.868ns (12.897 - 2.029)
  Source Clock:         RXCLK_IBUF_BUFG rising at 8.000ns
  Destination Clock:    RXCLK_IBUF rising at 8.000ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii2fifo24/datain_23 to asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y95.AQ      Tcko                  0.384   gmii2fifo24/datain<25>
                                                       gmii2fifo24/datain_23
    RAMB16_X0Y60.DIA3    net (fanout=18)       4.049   gmii2fifo24/datain<23>
    RAMB16_X0Y60.CLKA    Trckd_DIA   (-Th)     0.100   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
--------------------------------------------------------------------------------
Slack (hold path):      -6.550 (requirement - (clock path skew + uncertainty - data path))
  Source:               gmii2fifo24/datain_18 (FF)
  Destination:          asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.395ns (Levels of Logic = 0)
  Positive Clock Path Skew: 9.910ns (11.932 - 2.022)
  Source Clock:         RXCLK_IBUF_BUFG rising at 8.000ns
  Destination Clock:    RXCLK_IBUF rising at 8.000ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii2fifo24/datain_18 to asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y90.BQ      Tcko                  0.421   gmii2fifo24/datain<21>
                                                       gmii2fifo24/datain_18
    RAMB16_X0Y52.DIA7    net (fanout=18)       3.074   gmii2fifo24/datain<18>
    RAMB16_X0Y52.CLKA    Trckd_DIA   (-Th)     0.100   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
--------------------------------------------------------------------------------
Slack (hold path):      -6.542 (requirement - (clock path skew + uncertainty - data path))
  Source:               gmii2fifo24/datain_17 (FF)
  Destination:          asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.906ns (Levels of Logic = 0)
  Positive Clock Path Skew: 9.413ns (11.435 - 2.022)
  Source Clock:         RXCLK_IBUF_BUFG rising at 8.000ns
  Destination Clock:    RXCLK_IBUF rising at 8.000ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii2fifo24/datain_17 to asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y90.AMUX    Tshcko                0.460   gmii2fifo24/datain<21>
                                                       gmii2fifo24/datain_17
    RAMB16_X0Y50.DIA6    net (fanout=18)       2.546   gmii2fifo24/datain<17>
    RAMB16_X0Y50.CLKA    Trckd_DIA   (-Th)     0.100   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
--------------------------------------------------------------------------------
Slack (hold path):      -6.528 (requirement - (clock path skew + uncertainty - data path))
  Source:               gmii2fifo24/datain_19 (FF)
  Destination:          asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.717ns (Levels of Logic = 0)
  Positive Clock Path Skew: 10.210ns (12.232 - 2.022)
  Source Clock:         RXCLK_IBUF_BUFG rising at 8.000ns
  Destination Clock:    RXCLK_IBUF rising at 8.000ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii2fifo24/datain_19 to asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y90.CQ      Tcko                  0.421   gmii2fifo24/datain<21>
                                                       gmii2fifo24/datain_19
    RAMB16_X0Y54.DIPA0   net (fanout=18)       3.396   gmii2fifo24/datain<19>
    RAMB16_X0Y54.CLKA    Trckd_DIPA  (-Th)     0.100   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
--------------------------------------------------------------------------------
Slack (hold path):      -6.527 (requirement - (clock path skew + uncertainty - data path))
  Source:               gmii2fifo24/datain_17 (FF)
  Destination:          asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.693ns (Levels of Logic = 0)
  Positive Clock Path Skew: 9.185ns (11.207 - 2.022)
  Source Clock:         RXCLK_IBUF_BUFG rising at 8.000ns
  Destination Clock:    RXCLK_IBUF rising at 8.000ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii2fifo24/datain_17 to asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y90.AMUX    Tshcko                0.460   gmii2fifo24/datain<21>
                                                       gmii2fifo24/datain_17
    RAMB16_X0Y48.DIA6    net (fanout=18)       2.333   gmii2fifo24/datain<17>
    RAMB16_X0Y48.CLKA    Trckd_DIA   (-Th)     0.100   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
--------------------------------------------------------------------------------
Slack (hold path):      -6.512 (requirement - (clock path skew + uncertainty - data path))
  Source:               gmii2fifo24/datain_18 (FF)
  Destination:          asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.999ns (Levels of Logic = 0)
  Positive Clock Path Skew: 10.476ns (12.498 - 2.022)
  Source Clock:         RXCLK_IBUF_BUFG rising at 8.000ns
  Destination Clock:    RXCLK_IBUF rising at 8.000ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii2fifo24/datain_18 to asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y90.BQ      Tcko                  0.421   gmii2fifo24/datain<21>
                                                       gmii2fifo24/datain_18
    RAMB16_X0Y58.DIA7    net (fanout=18)       3.678   gmii2fifo24/datain<18>
    RAMB16_X0Y58.CLKA    Trckd_DIA   (-Th)     0.100   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
--------------------------------------------------------------------------------
Slack (hold path):      -6.507 (requirement - (clock path skew + uncertainty - data path))
  Source:               gmii2fifo24/datain_18 (FF)
  Destination:          asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.738ns (Levels of Logic = 0)
  Positive Clock Path Skew: 10.210ns (12.232 - 2.022)
  Source Clock:         RXCLK_IBUF_BUFG rising at 8.000ns
  Destination Clock:    RXCLK_IBUF rising at 8.000ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii2fifo24/datain_18 to asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y90.BQ      Tcko                  0.421   gmii2fifo24/datain<21>
                                                       gmii2fifo24/datain_18
    RAMB16_X0Y54.DIA7    net (fanout=18)       3.417   gmii2fifo24/datain<18>
    RAMB16_X0Y54.CLKA    Trckd_DIA   (-Th)     0.100   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
--------------------------------------------------------------------------------
Slack (hold path):      -6.493 (requirement - (clock path skew + uncertainty - data path))
  Source:               gmii2fifo24/datain_18 (FF)
  Destination:          asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.794ns (Levels of Logic = 0)
  Positive Clock Path Skew: 10.252ns (12.274 - 2.022)
  Source Clock:         RXCLK_IBUF_BUFG rising at 8.000ns
  Destination Clock:    RXCLK_IBUF rising at 8.000ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii2fifo24/datain_18 to asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y90.BQ      Tcko                  0.421   gmii2fifo24/datain<21>
                                                       gmii2fifo24/datain_18
    RAMB16_X0Y56.DIA7    net (fanout=18)       3.473   gmii2fifo24/datain<18>
    RAMB16_X0Y56.CLKA    Trckd_DIA   (-Th)     0.100   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dvi_rx0_pllclk1 = PERIOD TIMEGRP "dvi_rx0_pllclk1" 
TS_DVI_CLOCK0 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5697 paths analyzed, 3132 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.882ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dvi_rx0_pllclk0 = PERIOD TIMEGRP "dvi_rx0_pllclk0" 
TS_DVI_CLOCK0 * 10 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dvi_rx0_pllclk2 = PERIOD TIMEGRP "dvi_rx0_pllclk2" 
TS_DVI_CLOCK0 * 2 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1264 paths analyzed, 449 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.536ns.
--------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for sysclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|sysclk                         |     10.000ns|      3.334ns|      9.990ns|            0|            0|          673|         7344|
| clk125_gen/clkout0            |      8.000ns|      7.992ns|          N/A|            0|            0|         7344|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_DVI_CLOCK0
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DVI_CLOCK0                  |     10.000ns|      3.334ns|      9.072ns|            0|            0|            0|         6961|
| TS_dvi_rx0_pllclk1            |     10.000ns|      7.882ns|          N/A|            0|            0|         5697|            0|
| TS_dvi_rx0_pllclk0            |      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_dvi_rx0_pllclk2            |      5.000ns|      4.536ns|          N/A|            0|            0|         1264|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCLK                        |     13.333ns|     11.541ns|      9.568ns|            0|            0|       524031|          271|
| TS_PCLKX2                     |      6.667ns|      4.784ns|          N/A|            0|            0|          271|            0|
| TS_PCLKX10                    |      1.333ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.



