#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Thu Mar 16 09:15:40 2017
# Process ID: 5200
# Current directory: C:/Users/yy/Desktop/ece532_debug/img_proc_full
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6488 C:\Users\yy\Desktop\ece532_debug\img_proc_full\jpeg.xpr
# Log file: C:/Users/yy/Desktop/ece532_debug/img_proc_full/vivado.log
# Journal file: C:/Users/yy/Desktop/ece532_debug/img_proc_full\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.xpr
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-564] A project save was requested while parsing the project. To prevent a partially loaded project from being committed to disk, this save will not occur.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/yy/desktop/ece532_debug/img_proc_full'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:nexys4_ddr:part0:1.1' used to customize the IP 'clk_wiz_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 791.160 ; gain = 128.309
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 16 10:13:36 2017...
