

================================================================
== Vitis HLS Report for 'zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_s'
================================================================
* Date:           Fri Mar  1 05:35:44 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       25|       25|  83.325 ns|  83.325 ns|   25|   25|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadLeft   |        7|        7|         1|          -|          -|     7|        no|
        |- CopyMain  |       16|       16|         2|          -|          -|     8|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer25_out, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln32 = store i3 0, i3 %i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:32]   --->   Operation 8 'store' 'store_ln32' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:32]   --->   Operation 9 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_2 = load i3 %i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:32]   --->   Operation 10 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.49ns)   --->   "%icmp_ln32 = icmp_eq  i3 %i_2, i3 7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:32]   --->   Operation 11 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.57ns)   --->   "%i_4 = add i3 %i_2, i3 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:32]   --->   Operation 13 'add' 'i_4' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.inc.split, void %for.body.i7.preheader" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:32]   --->   Operation 14 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:32]   --->   Operation 15 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.21ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer25_out, i16 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:15]   --->   Operation 16 'write' 'write_ln15' <Predicate = (!icmp_ln32)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 15> <FIFO>
ST_2 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln32 = store i3 %i_4, i3 %i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:32]   --->   Operation 17 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.38>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:32]   --->   Operation 18 'br' 'br_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 19 'alloca' 'i_1' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln37 = store i4 0, i4 %i_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:37]   --->   Operation 20 'store' 'store_ln37' <Predicate = (icmp_ln32)> <Delay = 0.38>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.body.i7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:37]   --->   Operation 21 'br' 'br_ln37' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.09>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%i_5 = load i4 %i_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:37]   --->   Operation 22 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.65ns)   --->   "%icmp_ln37 = icmp_eq  i4 %i_5, i4 8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:37]   --->   Operation 23 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_68 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 24 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.70ns)   --->   "%i_6 = add i4 %i_5, i4 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:37]   --->   Operation 25 'add' 'i_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.body.i7.split, void %for.end16" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:37]   --->   Operation 26 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln37 = store i4 %i_6, i4 %i_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:37]   --->   Operation 27 'store' 'store_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.38>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln45 = ret" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:45]   --->   Operation 28 'ret' 'ret_ln45' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:37]   --->   Operation 29 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.21ns)   --->   "%input_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %input_r" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:20]   --->   Operation 30 'read' 'input_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 8> <FIFO>
ST_4 : Operation 31 [1/1] (1.21ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer25_out, i16 %input_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:26]   --->   Operation 31 'write' 'write_ln26' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 15> <FIFO>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.body.i7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:37]   --->   Operation 32 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer25_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 01100]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
store_ln32        (store            ) [ 00000]
br_ln32           (br               ) [ 00000]
i_2               (load             ) [ 00000]
icmp_ln32         (icmp             ) [ 00100]
empty             (speclooptripcount) [ 00000]
i_4               (add              ) [ 00000]
br_ln32           (br               ) [ 00000]
specloopname_ln32 (specloopname     ) [ 00000]
write_ln15        (write            ) [ 00000]
store_ln32        (store            ) [ 00000]
br_ln32           (br               ) [ 00000]
i_1               (alloca           ) [ 00111]
store_ln37        (store            ) [ 00000]
br_ln37           (br               ) [ 00000]
i_5               (load             ) [ 00000]
icmp_ln37         (icmp             ) [ 00011]
empty_68          (speclooptripcount) [ 00000]
i_6               (add              ) [ 00000]
br_ln37           (br               ) [ 00000]
store_ln37        (store            ) [ 00000]
ret_ln45          (ret              ) [ 00000]
specloopname_ln37 (specloopname     ) [ 00000]
input_read        (read             ) [ 00000]
write_ln26        (write            ) [ 00000]
br_ln37           (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer25_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer25_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="i_1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="0" index="2" bw="16" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/2 write_ln26/4 "/>
</bind>
</comp>

<comp id="62" class="1004" name="input_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/4 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln32_store_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="0"/>
<pin id="71" dir="0" index="1" bw="3" slack="0"/>
<pin id="72" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_2_load_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="3" slack="1"/>
<pin id="76" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="icmp_ln32_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="3" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_4_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="3" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln32_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="3" slack="0"/>
<pin id="91" dir="0" index="1" bw="3" slack="1"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln37_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="4" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_5_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="1"/>
<pin id="101" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="icmp_ln37_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="4" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_6_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln37_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="4" slack="1"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/3 "/>
</bind>
</comp>

<comp id="119" class="1005" name="i_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="0"/>
<pin id="121" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="129" class="1005" name="i_1_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="30" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="32" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="66"><net_src comp="44" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="68"><net_src comp="62" pin="2"/><net_sink comp="54" pin=2"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="81"><net_src comp="74" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="87"><net_src comp="74" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="83" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="99" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="99" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="40" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="108" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="46" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="124"><net_src comp="119" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="125"><net_src comp="119" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="132"><net_src comp="50" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="134"><net_src comp="129" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="135"><net_src comp="129" pin="1"/><net_sink comp="114" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer25_out | {2 4 }
 - Input state : 
	Port: zeropad1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config25> : input_r | {4 }
  - Chain level:
	State 1
		store_ln32 : 1
	State 2
		icmp_ln32 : 1
		i_4 : 1
		br_ln32 : 2
		store_ln32 : 2
		store_ln37 : 1
	State 3
		icmp_ln37 : 1
		i_6 : 1
		br_ln37 : 2
		store_ln37 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    add   |       i_4_fu_83       |    0    |    10   |
|          |       i_6_fu_108      |    0    |    12   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln32_fu_77    |    0    |    8    |
|          |    icmp_ln37_fu_102   |    0    |    9    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_54    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   read   | input_read_read_fu_62 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    39   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|i_1_reg_129|    4   |
| i_reg_119 |    3   |
+-----------+--------+
|   Total   |    7   |
+-----------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_54 |  p2  |   2  |  16  |   32   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   32   ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   39   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |    7   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    7   |   48   |
+-----------+--------+--------+--------+
