// Seed: 2342379058
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output wire id_3
);
  final $unsigned(44);
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd84
) (
    output supply0 id_0,
    input supply1 id_1,
    input tri0 _id_2,
    input tri0 id_3,
    input tri1 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_3,
      id_0
  );
  assign modCall_1.id_1 = 0;
  parameter id_7 = -1;
  logic [( "" ?  1 : {  -1  ,  id_2  }  ) : 1] id_8;
  ;
  assign id_8 = id_8;
endmodule
