<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2022.1.0.52.3" title="dds_demo02" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="main"/>
        <Source name="main.v" type="Verilog" type_short="Verilog">
            <Options top_module="main"/>
        </Source>
        <Source name="button.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="encoder.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="dds.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="dds_am.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="dds_fm.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="dds_demo021.sty"/>
</RadiantProject>
