{
    "componentChunkName": "component---src-templates-op-tsx",
    "path": "/stmxcsr",
    "result": {"pageContext":{"op":{"id":"stmxcsr","variants":["VSTMXCSR","STMXCSR"],"variant_descriptions":{"STMXCSR":"Store contents of MXCSR register to m32.","VSTMXCSR":"Store contents of MXCSR register to m32."},"text":"<p>Stores the contents of the MXCSR control and status register to the destination operand. The destination operand is a 32-bit memory location. The reserved bits in the MXCSR register are stored as 0s.</p><p>This instructionâ€™s operation is the same in non-64-bit modes and 64-bit mode.</p><p>VEX.L must be 0, otherwise instructions will #UD.</p><p>Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.</p>","href":"https://www.felixcloutier.com/x86/STMXCSR.html"}}},
    "staticQueryHashes": ["3832154866","63159454"]}