#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Sep 03 12:46:31 2020
# Process ID: 5696
# Current directory: C:/Users/zacharyheil/Desktop/lab1-base/base-soc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent704 C:\Users\zacharyheil\Desktop\lab1-base\base-soc\base-soc.xpr
# Log file: C:/Users/zacharyheil/Desktop/lab1-base/base-soc/vivado.log
# Journal file: C:/Users/zacharyheil/Desktop/lab1-base/base-soc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/zacharyheil/Desktop/lab1-base/base-soc/base-soc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 810.582 ; gain = 178.582
open_bd_design {C:/Users/zacharyheil/Desktop/lab1-base/base-soc/base-soc.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_0
Adding cell -- xilinx.com:ip:mig_7series:4.0 - mig_7series_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_83M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <system> from BD file <C:/Users/zacharyheil/Desktop/lab1-base/base-soc/base-soc.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 846.484 ; gain = 35.168
can't read "mmcm_bufgcediv2": no such variable
startgroup
set_property -dict [list CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {resetn}] [get_bd_cells clk_wiz_0]
WARNING: [BD 41-1684] Pin /clk_wiz_0/reset is now disabled. All connections to this pin have been removed. 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset ( System Reset ) " }  [get_bd_pins clk_wiz_0/resetn]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /clk_wiz_0]
INFO: [board_rule 100-100] connect_bd_net /reset /clk_wiz_0/resetn
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset
save_bd_design
Wrote  : <C:/Users/zacharyheil/Desktop/lab1-base/base-soc/base-soc.srcs/sources_1/bd/system/system.bd> 
set_property location {4.5 1429 647} [get_bd_cells axi_gpio_0]
save_bd_design
Wrote  : <C:/Users/zacharyheil/Desktop/lab1-base/base-soc/base-soc.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 03 12:52:14 2020...
