

================================================================
== Vitis HLS Report for 'Radix2wECC_Pipeline_VITIS_LOOP_92_1'
================================================================
* Date:           Thu Dec 26 18:43:23 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HardwareAcceleratedECC-PointMultiplication
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.808 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_92_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    151|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     131|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     131|    205|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln94_fu_84_p2     |         +|   0|  0|  39|          32|           1|
    |sub_ln93_1_fu_121_p2  |         -|   0|  0|  39|           1|          32|
    |sub_ln93_fu_90_p2     |         -|   0|  0|  39|           1|          32|
    |Q_2_fu_140_p3         |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 151|          36|          99|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |Q_fu_30                  |   9|          2|   32|         64|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_Q_1     |   9|          2|   32|         64|
    |n_fu_34                  |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   99|        198|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |Q_1_reg_167              |  32|   0|   32|          0|
    |Q_fu_30                  |  32|   0|   32|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |lshr_ln93_1_reg_176      |  31|   0|   31|          0|
    |n_fu_34                  |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 131|   0|  131|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_92_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_92_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_92_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_92_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_92_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_92_1|  return value|
|sext_ln86       |   in|    6|     ap_none|                            sext_ln86|        scalar|
|n_out           |  out|   32|      ap_vld|                                n_out|       pointer|
|n_out_ap_vld    |  out|    1|      ap_vld|                                n_out|       pointer|
|Q_1_out         |  out|   32|      ap_vld|                              Q_1_out|       pointer|
|Q_1_out_ap_vld  |  out|    1|      ap_vld|                              Q_1_out|       pointer|
+----------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%Q = alloca i32 1"   --->   Operation 5 'alloca' 'Q' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 6 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln86_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sext_ln86"   --->   Operation 7 'read' 'sext_ln86_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln86_cast = sext i6 %sext_ln86_read"   --->   Operation 8 'sext' 'sext_ln86_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %n"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %sext_ln86_cast, i32 %Q"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.14>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%Q_1 = load i32 %Q" [module.cpp:93]   --->   Operation 12 'load' 'Q_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%n_load = load i32 %n" [module.cpp:94]   --->   Operation 13 'load' 'n_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = trunc i32 %Q_1" [module.cpp:93]   --->   Operation 14 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.55ns)   --->   "%add_ln94 = add i32 %n_load, i32 1" [module.cpp:94]   --->   Operation 16 'add' 'add_ln94' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %empty, void, void %.exitStub" [module.cpp:92]   --->   Operation 17 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.55ns)   --->   "%sub_ln93 = sub i32 0, i32 %Q_1" [module.cpp:93]   --->   Operation 18 'sub' 'sub_ln93' <Predicate = (!empty)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln93_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln93, i32 1, i32 31" [module.cpp:93]   --->   Operation 19 'partselect' 'lshr_ln93_1' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln92 = store i32 %add_ln94, i32 %n" [module.cpp:92]   --->   Operation 20 'store' 'store_ln92' <Predicate = (!empty)> <Delay = 1.58>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln94 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %n_out, i32 %n_load" [module.cpp:94]   --->   Operation 30 'write' 'write_ln94' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %Q_1_out, i32 %Q_1" [module.cpp:93]   --->   Operation 31 'write' 'write_ln93' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (empty)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.80>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [module.cpp:93]   --->   Operation 21 'specloopname' 'specloopname_ln93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %Q_1, i32 31" [module.cpp:93]   --->   Operation 22 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i31 %lshr_ln93_1" [module.cpp:93]   --->   Operation 23 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (2.52ns)   --->   "%sub_ln93_1 = sub i32 0, i32 %zext_ln93" [module.cpp:93]   --->   Operation 24 'sub' 'sub_ln93_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%lshr_ln93_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %Q_1, i32 1, i32 31" [module.cpp:93]   --->   Operation 25 'partselect' 'lshr_ln93_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i31 %lshr_ln93_2" [module.cpp:93]   --->   Operation 26 'zext' 'zext_ln93_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.69ns)   --->   "%Q_2 = select i1 %tmp, i32 %sub_ln93_1, i32 %zext_ln93_1" [module.cpp:93]   --->   Operation 27 'select' 'Q_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln92 = store i32 %Q_2, i32 %Q" [module.cpp:92]   --->   Operation 28 'store' 'store_ln92' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln92 = br void %.preheader" [module.cpp:92]   --->   Operation 29 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln86]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ Q_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Q                 (alloca      ) [ 0111]
n                 (alloca      ) [ 0110]
sext_ln86_read    (read        ) [ 0000]
sext_ln86_cast    (sext        ) [ 0000]
store_ln0         (store       ) [ 0000]
store_ln0         (store       ) [ 0000]
br_ln0            (br          ) [ 0000]
Q_1               (load        ) [ 0101]
n_load            (load        ) [ 0000]
empty             (trunc       ) [ 0110]
specpipeline_ln0  (specpipeline) [ 0000]
add_ln94          (add         ) [ 0000]
br_ln92           (br          ) [ 0000]
sub_ln93          (sub         ) [ 0000]
lshr_ln93_1       (partselect  ) [ 0101]
store_ln92        (store       ) [ 0000]
specloopname_ln93 (specloopname) [ 0000]
tmp               (bitselect   ) [ 0000]
zext_ln93         (zext        ) [ 0000]
sub_ln93_1        (sub         ) [ 0000]
lshr_ln93_2       (partselect  ) [ 0000]
zext_ln93_1       (zext        ) [ 0000]
Q_2               (select      ) [ 0000]
store_ln92        (store       ) [ 0000]
br_ln92           (br          ) [ 0000]
write_ln94        (write       ) [ 0000]
write_ln93        (write       ) [ 0000]
ret_ln0           (ret         ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln86">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln86"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Q_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q_1_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="Q_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Q/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="n_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="sext_ln86_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="6" slack="0"/>
<pin id="40" dir="0" index="1" bw="6" slack="0"/>
<pin id="41" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln86_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="write_ln94_write_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="32" slack="0"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln94/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="write_ln93_write_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="0" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="0"/>
<pin id="54" dir="0" index="2" bw="32" slack="0"/>
<pin id="55" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sext_ln86_cast_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="6" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_cast/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="store_ln0_store_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="store_ln0_store_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="6" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="Q_1_load_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="1"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Q_1/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="n_load_load_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="1"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="empty_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="add_ln94_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sub_ln93_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln93/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="lshr_ln93_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="31" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="0" index="3" bw="6" slack="0"/>
<pin id="101" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln93_1/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln92_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="1"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="1"/>
<pin id="114" dir="0" index="2" bw="6" slack="0"/>
<pin id="115" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln93_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="31" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="sub_ln93_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="31" slack="0"/>
<pin id="124" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln93_1/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="lshr_ln93_2_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="31" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="1"/>
<pin id="130" dir="0" index="2" bw="1" slack="0"/>
<pin id="131" dir="0" index="3" bw="6" slack="0"/>
<pin id="132" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln93_2/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln93_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="31" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_1/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="Q_2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Q_2/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln92_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="2"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/3 "/>
</bind>
</comp>

<comp id="153" class="1005" name="Q_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="Q "/>
</bind>
</comp>

<comp id="160" class="1005" name="n_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="167" class="1005" name="Q_1_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Q_1 "/>
</bind>
</comp>

<comp id="176" class="1005" name="lshr_ln93_1_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="31" slack="1"/>
<pin id="178" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln93_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="6" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="28" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="28" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="61"><net_src comp="38" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="58" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="75"><net_src comp="72" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="79"><net_src comp="76" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="83"><net_src comp="72" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="76" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="72" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="90" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="110"><net_src comp="84" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="118" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="127" pin=3"/></net>

<net id="139"><net_src comp="127" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="111" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="121" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="136" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="30" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="159"><net_src comp="153" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="163"><net_src comp="34" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="166"><net_src comp="160" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="170"><net_src comp="72" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="179"><net_src comp="96" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="118" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: n_out | {2 }
	Port: Q_1_out | {2 }
 - Input state : 
	Port: Radix2wECC_Pipeline_VITIS_LOOP_92_1 : sext_ln86 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		empty : 1
		add_ln94 : 1
		br_ln92 : 2
		sub_ln93 : 1
		lshr_ln93_1 : 2
		store_ln92 : 2
		write_ln94 : 1
		write_ln93 : 1
	State 3
		sub_ln93_1 : 1
		zext_ln93_1 : 1
		Q_2 : 2
		store_ln92 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    sub   |       sub_ln93_fu_90      |    0    |    39   |
|          |     sub_ln93_1_fu_121     |    0    |    38   |
|----------|---------------------------|---------|---------|
|    add   |       add_ln94_fu_84      |    0    |    39   |
|----------|---------------------------|---------|---------|
|  select  |         Q_2_fu_140        |    0    |    32   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln86_read_read_fu_38 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln94_write_fu_44  |    0    |    0    |
|          |   write_ln93_write_fu_51  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln86_cast_fu_58   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |        empty_fu_80        |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|     lshr_ln93_1_fu_96     |    0    |    0    |
|          |     lshr_ln93_2_fu_127    |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|         tmp_fu_111        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln93_fu_118     |    0    |    0    |
|          |     zext_ln93_1_fu_136    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   148   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    Q_1_reg_167    |   32   |
|     Q_reg_153     |   32   |
|lshr_ln93_1_reg_176|   31   |
|     n_reg_160     |   32   |
+-------------------+--------+
|       Total       |   127  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   148  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   127  |    -   |
+-----------+--------+--------+
|   Total   |   127  |   148  |
+-----------+--------+--------+
