cscope 15 $HOME\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client"               0000749609
	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_adc.h

30 #ide
__STM32F0XX_ADC_H


31 
	#__STM32F0XX_ADC_H


	)

33 #ifde
__lulus


38 
	~"m32f0xx.h
"

56 
ut32_t
 
ADC_Resuti
;

59 
FuniڮS
 
ADC_CtuousCvMode
;

63 
ut32_t
 
ADC_ExTrigCvEdge
;

67 
ut32_t
 
ADC_ExTrigCv
;

71 
ut32_t
 
ADC_DaAlign
;

74 
ut32_t
 
ADC_SnDei
;

77 }
	tADC_InTyDef
;

85 
	#IS_ADC_ALL_PERIPH
(
PERIPH
((PERIPH=
ADC1
)

	)

91 
	#ADC_JrOff_PCLKDiv2
 
ADC_CFGR2_JITOFFDIV2


	)

92 
	#ADC_JrOff_PCLKDiv4
 
ADC_CFGR2_JITOFFDIV4


	)

94 
	#IS_ADC_JITTEROFF
(
JITTEROFF
(((JITTEROFF& 0x3FFFFFFF=(
ut32_t
)
RESET
)

	)

103 
	#ADC_ClockMode_AsynClk
 ((
ut32_t
)0x00000000

	)

104 
	#ADC_ClockMode_SynClkDiv2
 
ADC_CFGR2_CKMODE_0


	)

105 
	#ADC_ClockMode_SynClkDiv4
 
ADC_CFGR2_CKMODE_1


	)

106 
	#IS_ADC_CLOCKMODE
(
CLOCK
(((CLOCK=
ADC_ClockMode_AsynClk
) ||\

107 ((
CLOCK
=
ADC_ClockMode_SynClkDiv2
) ||\

108 ((
CLOCK
=
ADC_ClockMode_SynClkDiv4
))

	)

117 
	#ADC_Resuti_12b
 ((
ut32_t
)0x00000000)

	)

118 
	#ADC_Resuti_10b
 
ADC_CFGR1_RES_0


	)

119 
	#ADC_Resuti_8b
 
ADC_CFGR1_RES_1


	)

120 
	#ADC_Resuti_6b
 
ADC_CFGR1_RES


	)

122 
	#IS_ADC_RESOLUTION
(
RESOLUTION
(((RESOLUTION=
ADC_Resuti_12b
) || \

123 ((
RESOLUTION
=
ADC_Resuti_10b
) || \

124 ((
RESOLUTION
=
ADC_Resuti_8b
) || \

125 ((
RESOLUTION
=
ADC_Resuti_6b
))

	)

134 
	#ADC_ExTrigCvEdge_Ne
 ((
ut32_t
)0x00000000)

	)

135 
	#ADC_ExTrigCvEdge_Risg
 
ADC_CFGR1_EXTEN_0


	)

136 
	#ADC_ExTrigCvEdge_Flg
 
ADC_CFGR1_EXTEN_1


	)

137 
	#ADC_ExTrigCvEdge_RisgFlg
 
ADC_CFGR1_EXTEN


	)

139 
	#IS_ADC_EXT_TRIG_EDGE
(
EDGE
(((EDGE=
ADC_ExTrigCvEdge_Ne
) || \

140 ((
EDGE
=
ADC_ExTrigCvEdge_Risg
) || \

141 ((
EDGE
=
ADC_ExTrigCvEdge_Flg
) || \

142 ((
EDGE
=
ADC_ExTrigCvEdge_RisgFlg
))

	)

152 
	#ADC_ExTrigCv_T1_TRGO
 ((
ut32_t
)0x00000000)

	)

153 
	#ADC_ExTrigCv_T1_CC4
 
ADC_CFGR1_EXTSEL_0


	)

156 
	#ADC_ExTrigCv_T2_TRGO
 
ADC_CFGR1_EXTSEL_1


	)

159 
	#ADC_ExTrigCv_T3_TRGO
 ((
ut32_t
)(
ADC_CFGR1_EXTSEL_0
 | 
ADC_CFGR1_EXTSEL_1
))

	)

162 
	#ADC_ExTrigCv_T15_TRGO
 
ADC_CFGR1_EXTSEL_2


	)

164 
	#IS_ADC_EXTERNAL_TRIG_CONV
(
CONV
(((CONV=
ADC_ExTrigCv_T1_TRGO
) || \

165 ((
CONV
=
ADC_ExTrigCv_T1_CC4
) || \

166 ((
CONV
=
ADC_ExTrigCv_T2_TRGO
) || \

167 ((
CONV
=
ADC_ExTrigCv_T3_TRGO
) || \

168 ((
CONV
=
ADC_ExTrigCv_T15_TRGO
))

	)

177 
	#ADC_DaAlign_Right
 ((
ut32_t
)0x00000000)

	)

178 
	#ADC_DaAlign_Le
 
ADC_CFGR1_ALIGN


	)

180 
	#IS_ADC_DATA_ALIGN
(
ALIGN
(((ALIGN=
ADC_DaAlign_Right
) || \

181 ((
ALIGN
=
ADC_DaAlign_Le
))

	)

190 
	#ADC_SnDei_Upwd
 ((
ut32_t
)0x00000000)

	)

191 
	#ADC_SnDei_Backwd
 
ADC_CFGR1_SCANDIR


	)

193 
	#IS_ADC_SCAN_DIRECTION
(
DIRECTION
(((DIRECTION=
ADC_SnDei_Upwd
) || \

194 ((
DIRECTION
=
ADC_SnDei_Backwd
))

	)

203 
	#ADC_DMAMode_OSh
 ((
ut32_t
)0x00000000)

	)

204 
	#ADC_DMAMode_Ccur
 
ADC_CFGR1_DMACFG


	)

206 
	#IS_ADC_DMA_MODE
(
MODE
(((MODE=
ADC_DMAMode_OSh
) || \

207 ((
MODE
=
ADC_DMAMode_Ccur
))

	)

216 
	#ADC_AlogWchdog_Chl_0
 ((
ut32_t
)0x00000000)

	)

217 
	#ADC_AlogWchdog_Chl_1
 ((
ut32_t
)0x04000000)

	)

218 
	#ADC_AlogWchdog_Chl_2
 ((
ut32_t
)0x08000000)

	)

219 
	#ADC_AlogWchdog_Chl_3
 ((
ut32_t
)0x0C000000)

	)

220 
	#ADC_AlogWchdog_Chl_4
 ((
ut32_t
)0x10000000)

	)

221 
	#ADC_AlogWchdog_Chl_5
 ((
ut32_t
)0x14000000)

	)

222 
	#ADC_AlogWchdog_Chl_6
 ((
ut32_t
)0x18000000)

	)

223 
	#ADC_AlogWchdog_Chl_7
 ((
ut32_t
)0x1C000000)

	)

224 
	#ADC_AlogWchdog_Chl_8
 ((
ut32_t
)0x20000000)

	)

225 
	#ADC_AlogWchdog_Chl_9
 ((
ut32_t
)0x24000000)

	)

226 
	#ADC_AlogWchdog_Chl_10
 ((
ut32_t
)0x28000000

	)

227 
	#ADC_AlogWchdog_Chl_11
 ((
ut32_t
)0x2C000000

	)

228 
	#ADC_AlogWchdog_Chl_12
 ((
ut32_t
)0x30000000

	)

229 
	#ADC_AlogWchdog_Chl_13
 ((
ut32_t
)0x34000000

	)

230 
	#ADC_AlogWchdog_Chl_14
 ((
ut32_t
)0x38000000

	)

231 
	#ADC_AlogWchdog_Chl_15
 ((
ut32_t
)0x3C000000

	)

232 
	#ADC_AlogWchdog_Chl_16
 ((
ut32_t
)0x40000000)

	)

233 
	#ADC_AlogWchdog_Chl_17
 ((
ut32_t
)0x44000000)

	)

234 
	#ADC_AlogWchdog_Chl_18
 ((
ut32_t
)0x48000000)

	)

237 
	#IS_ADC_ANALOG_WATCHDOG_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_AlogWchdog_Chl_0
) || \

238 ((
CHANNEL
=
ADC_AlogWchdog_Chl_1
) || \

239 ((
CHANNEL
=
ADC_AlogWchdog_Chl_2
) || \

240 ((
CHANNEL
=
ADC_AlogWchdog_Chl_3
) || \

241 ((
CHANNEL
=
ADC_AlogWchdog_Chl_4
) || \

242 ((
CHANNEL
=
ADC_AlogWchdog_Chl_5
) || \

243 ((
CHANNEL
=
ADC_AlogWchdog_Chl_6
) || \

244 ((
CHANNEL
=
ADC_AlogWchdog_Chl_7
) || \

245 ((
CHANNEL
=
ADC_AlogWchdog_Chl_8
) || \

246 ((
CHANNEL
=
ADC_AlogWchdog_Chl_9
) || \

247 ((
CHANNEL
=
ADC_AlogWchdog_Chl_10
) || \

248 ((
CHANNEL
=
ADC_AlogWchdog_Chl_11
) || \

249 ((
CHANNEL
=
ADC_AlogWchdog_Chl_12
) || \

250 ((
CHANNEL
=
ADC_AlogWchdog_Chl_13
) || \

251 ((
CHANNEL
=
ADC_AlogWchdog_Chl_14
) || \

252 ((
CHANNEL
=
ADC_AlogWchdog_Chl_15
) || \

253 ((
CHANNEL
=
ADC_AlogWchdog_Chl_16
) || \

254 ((
CHANNEL
=
ADC_AlogWchdog_Chl_17
) || \

255 ((
CHANNEL
=
ADC_AlogWchdog_Chl_18
))

	)

264 
	#ADC_SameTime_1_5Cyes
 ((
ut32_t
)0x00000000)

	)

265 
	#ADC_SameTime_7_5Cyes
 ((
ut32_t
)0x00000001)

	)

266 
	#ADC_SameTime_13_5Cyes
 ((
ut32_t
)0x00000002)

	)

267 
	#ADC_SameTime_28_5Cyes
 ((
ut32_t
)0x00000003)

	)

268 
	#ADC_SameTime_41_5Cyes
 ((
ut32_t
)0x00000004)

	)

269 
	#ADC_SameTime_55_5Cyes
 ((
ut32_t
)0x00000005)

	)

270 
	#ADC_SameTime_71_5Cyes
 ((
ut32_t
)0x00000006)

	)

271 
	#ADC_SameTime_239_5Cyes
 ((
ut32_t
)0x00000007)

	)

273 
	#IS_ADC_SAMPLE_TIME
(
TIME
(((TIME=
ADC_SameTime_1_5Cyes
) || \

274 ((
TIME
=
ADC_SameTime_7_5Cyes
) || \

275 ((
TIME
=
ADC_SameTime_13_5Cyes
) || \

276 ((
TIME
=
ADC_SameTime_28_5Cyes
) || \

277 ((
TIME
=
ADC_SameTime_41_5Cyes
) || \

278 ((
TIME
=
ADC_SameTime_55_5Cyes
) || \

279 ((
TIME
=
ADC_SameTime_71_5Cyes
) || \

280 ((
TIME
=
ADC_SameTime_239_5Cyes
))

	)

289 
	#IS_ADC_THRESHOLD
(
THRESHOLD
((THRESHOLD<0xFFF)

	)

299 
	#ADC_Chl_0
 
ADC_CHSELR_CHSEL0


	)

300 
	#ADC_Chl_1
 
ADC_CHSELR_CHSEL1


	)

301 
	#ADC_Chl_2
 
ADC_CHSELR_CHSEL2


	)

302 
	#ADC_Chl_3
 
ADC_CHSELR_CHSEL3


	)

303 
	#ADC_Chl_4
 
ADC_CHSELR_CHSEL4


	)

304 
	#ADC_Chl_5
 
ADC_CHSELR_CHSEL5


	)

305 
	#ADC_Chl_6
 
ADC_CHSELR_CHSEL6


	)

306 
	#ADC_Chl_7
 
ADC_CHSELR_CHSEL7


	)

307 
	#ADC_Chl_8
 
ADC_CHSELR_CHSEL8


	)

308 
	#ADC_Chl_9
 
ADC_CHSELR_CHSEL9


	)

309 
	#ADC_Chl_10
 
ADC_CHSELR_CHSEL10


	)

310 
	#ADC_Chl_11
 
ADC_CHSELR_CHSEL11


	)

311 
	#ADC_Chl_12
 
ADC_CHSELR_CHSEL12


	)

312 
	#ADC_Chl_13
 
ADC_CHSELR_CHSEL13


	)

313 
	#ADC_Chl_14
 
ADC_CHSELR_CHSEL14


	)

314 
	#ADC_Chl_15
 
ADC_CHSELR_CHSEL15


	)

315 
	#ADC_Chl_16
 
ADC_CHSELR_CHSEL16


	)

316 
	#ADC_Chl_17
 
ADC_CHSELR_CHSEL17


	)

317 
	#ADC_Chl_18
 
ADC_CHSELR_CHSEL18


	)

319 
	#ADC_Chl_TempSs
 ((
ut32_t
)
ADC_Chl_16
)

	)

320 
	#ADC_Chl_Vft
 ((
ut32_t
)
ADC_Chl_17
)

	)

321 
	#ADC_Chl_Vb
 ((
ut32_t
)
ADC_Chl_18


	)

323 
	#IS_ADC_CHANNEL
(
CHANNEL
(((CHANNEL!(
ut32_t
)
RESET
&& (((CHANNEL& 0xFFF80000=(ut32_t)RESET))

	)

333 
	#ADC_IT_ADRDY
 
ADC_IER_ADRDYIE


	)

334 
	#ADC_IT_EOSMP
 
ADC_IER_EOSMPIE


	)

335 
	#ADC_IT_EOC
 
ADC_IER_EOCIE


	)

336 
	#ADC_IT_EOSEQ
 
ADC_IER_EOSEQIE


	)

337 
	#ADC_IT_OVR
 
ADC_IER_OVRIE


	)

338 
	#ADC_IT_AWD
 
ADC_IER_AWDIE


	)

340 
	#IS_ADC_CONFIG_IT
(
IT
(((IT!(
ut32_t
)
RESET
&& (((IT& 0xFFFFFF60=(ut32_t)RESET))

	)

342 
	#IS_ADC_GET_IT
(
IT
(((IT=
ADC_IT_ADRDY
|| ((IT=
ADC_IT_EOSMP
) || \

343 ((
IT
=
ADC_IT_EOC
|| ((IT=
ADC_IT_EOSEQ
) || \

344 ((
IT
=
ADC_IT_OVR
|| ((IT=
ADC_IT_AWD
))

	)

346 
	#IS_ADC_CLEAR_IT
(
IT
(((IT!(
ut32_t
)
RESET
&& (((IT& 0xFFFFFF60=(ut32_t)RESET))

	)

356 
	#ADC_FLAG_ADRDY
 
ADC_ISR_ADRDY


	)

357 
	#ADC_FLAG_EOSMP
 
ADC_ISR_EOSMP


	)

358 
	#ADC_FLAG_EOC
 
ADC_ISR_EOC


	)

359 
	#ADC_FLAG_EOSEQ
 
ADC_ISR_EOSEQ


	)

360 
	#ADC_FLAG_OVR
 
ADC_ISR_OVR


	)

361 
	#ADC_FLAG_AWD
 
ADC_ISR_AWD


	)

363 
	#ADC_FLAG_ADEN
 ((
ut32_t
)0x01000001)

	)

364 
	#ADC_FLAG_ADDIS
 ((
ut32_t
)0x01000002)

	)

365 
	#ADC_FLAG_ADSTART
 ((
ut32_t
)0x01000004)

	)

366 
	#ADC_FLAG_ADSTP
 ((
ut32_t
)0x01000010)

	)

367 
	#ADC_FLAG_ADCAL
 ((
ut32_t
)0x81000000)

	)

369 
	#IS_ADC_CLEAR_FLAG
(
FLAG
(((FLAG!(
ut32_t
)
RESET
&& (((FLAG& 0xFFFFFF60=(ut32_t)RESET))

	)

371 
	#IS_ADC_GET_FLAG
(
FLAG
(((FLAG=
ADC_FLAG_ADRDY
|| ((FLAG=
ADC_FLAG_EOSMP
) || \

372 ((
FLAG
=
ADC_FLAG_EOC
|| ((FLAG=
ADC_FLAG_EOSEQ
) || \

373 ((
FLAG
=
ADC_FLAG_AWD
|| ((FLAG=
ADC_FLAG_OVR
) || \

374 ((
FLAG
=
ADC_FLAG_ADEN
|| ((FLAG=
ADC_FLAG_ADDIS
) || \

375 ((
FLAG
=
ADC_FLAG_ADSTART
|| ((FLAG=
ADC_FLAG_ADSTP
) || \

376 ((
FLAG
=
ADC_FLAG_ADCAL
))

	)

389 
ADC_DeIn
(
ADC_TyDef
* 
ADCx
);

392 
ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
);

393 
ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
);

394 
ADC_ClockModeCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ClockMode
);

395 
ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

398 
ADC_JrCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_JrOff
, 
FuniڮS
 
NewS
);

401 
ADC_AutoPowOffCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

402 
ADC_WaModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

405 
ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

406 
ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
,ut16_
LowThshd
);

407 
ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog_Chl
);

408 
ADC_AlogWchdogSgChlCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

411 
ADC_TempSsCmd
(
FuniڮS
 
NewS
);

412 
ADC_VftCmd
(
FuniڮS
 
NewS
);

413 
ADC_VbCmd
(
FuniڮS
 
NewS
);

416 
ADC_ChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_Chl
, ut32_
ADC_SameTime
);

417 
ADC_CtuousModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

418 
ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

419 
ADC_OvrunModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

420 
ut32_t
 
ADC_GCibtiFa
(
ADC_TyDef
* 
ADCx
);

421 
ADC_StOfCvsi
(
ADC_TyDef
* 
ADCx
);

422 
ADC_SOfCvsi
(
ADC_TyDef
* 
ADCx
);

423 
ut16_t
 
ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
);

426 
ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

427 
ADC_DMARequeModeCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_DMARequeMode
);

430 
ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_IT
, 
FuniڮS
 
NewS
);

431 
FgStus
 
ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_FLAG
);

432 
ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_FLAG
);

433 
ITStus
 
ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_IT
);

434 
ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_IT
);

436 #ifde
__lulus


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_can.h

30 #ide
__STM32F0xx_CAN_H


31 
	#__STM32F0xx_CAN_H


	)

33 #ifde
__lulus


38 
	~"m32f0xx.h
"

50 
	#IS_CAN_ALL_PERIPH
(
PERIPH
(((PERIPH=
CAN
))

	)

57 
ut16_t
 
CAN_Psr
;

60 
ut8_t
 
CAN_Mode
;

63 
ut8_t
 
CAN_SJW
;

68 
ut8_t
 
CAN_BS1
;

72 
ut8_t
 
CAN_BS2
;

75 
FuniڮS
 
CAN_TTCM
;

78 
FuniڮS
 
CAN_ABOM
;

81 
FuniڮS
 
CAN_AWUM
;

84 
FuniڮS
 
CAN_NART
;

87 
FuniڮS
 
CAN_RFLM
;

90 
FuniڮS
 
CAN_TXFP
;

92 } 
	tCAN_InTyDef
;

99 
ut16_t
 
CAN_FrIdHigh
;

103 
ut16_t
 
CAN_FrIdLow
;

107 
ut16_t
 
CAN_FrMaskIdHigh
;

112 
ut16_t
 
CAN_FrMaskIdLow
;

117 
ut16_t
 
CAN_FrFIFOAssignmt
;

120 
ut8_t
 
CAN_FrNumb
;

122 
ut8_t
 
CAN_FrMode
;

125 
ut8_t
 
CAN_FrS
;

128 
FuniڮS
 
CAN_FrAivi
;

130 } 
	tCAN_FrInTyDef
;

137 
ut32_t
 
StdId
;

140 
ut32_t
 
ExtId
;

143 
ut8_t
 
IDE
;

147 
ut8_t
 
RTR
;

151 
ut8_t
 
DLC
;

155 
ut8_t
 
Da
[8];

157 } 
	tCTxMsg
;

164 
ut32_t
 
StdId
;

167 
ut32_t
 
ExtId
;

170 
ut8_t
 
IDE
;

174 
ut8_t
 
RTR
;

178 
ut8_t
 
DLC
;

181 
ut8_t
 
Da
[8];

184 
ut8_t
 
FMI
;

187 } 
	tCRxMsg
;

199 
	#CAN_InStus_Faed
 ((
ut8_t
)0x00

	)

200 
	#CAN_InStus_Sucss
 ((
ut8_t
)0x01

	)

204 
	#CANINITFAILED
 
CAN_InStus_Faed


	)

205 
	#CANINITOK
 
CAN_InStus_Sucss


	)

214 
	#CAN_Mode_Nm
 ((
ut8_t
)0x00

	)

215 
	#CAN_Mode_LoBack
 ((
ut8_t
)0x01

	)

216 
	#CAN_Mode_St
 ((
ut8_t
)0x02

	)

217 
	#CAN_Mode_St_LoBack
 ((
ut8_t
)0x03

	)

219 
	#IS_CAN_MODE
(
MODE
(((MODE=
CAN_Mode_Nm
) || \

220 ((
MODE
=
CAN_Mode_LoBack
)|| \

221 ((
MODE
=
CAN_Mode_St
) || \

222 ((
MODE
=
CAN_Mode_St_LoBack
))

	)

232 
	#CAN_OtgMode_Inlizi
 ((
ut8_t
)0x00

	)

233 
	#CAN_OtgMode_Nm
 ((
ut8_t
)0x01

	)

234 
	#CAN_OtgMode_S˕
 ((
ut8_t
)0x02

	)

237 
	#IS_CAN_OPERATING_MODE
(
MODE
(((MODE=
CAN_OtgMode_Inlizi
) ||\

238 ((
MODE
=
CAN_OtgMode_Nm
)|| \

239 ((
MODE
=
CAN_OtgMode_S˕
))

	)

249 
	#CAN_ModeStus_Faed
 ((
ut8_t
)0x00

	)

250 
	#CAN_ModeStus_Sucss
 ((
ut8_t
)!
CAN_ModeStus_Faed


	)

258 
	#CAN_SJW_1tq
 ((
ut8_t
)0x00

	)

259 
	#CAN_SJW_2tq
 ((
ut8_t
)0x01

	)

260 
	#CAN_SJW_3tq
 ((
ut8_t
)0x02

	)

261 
	#CAN_SJW_4tq
 ((
ut8_t
)0x03

	)

263 
	#IS_CAN_SJW
(
SJW
(((SJW=
CAN_SJW_1tq
|| ((SJW=
CAN_SJW_2tq
)|| \

264 ((
SJW
=
CAN_SJW_3tq
|| ((SJW=
CAN_SJW_4tq
))

	)

272 
	#CAN_BS1_1tq
 ((
ut8_t
)0x00

	)

273 
	#CAN_BS1_2tq
 ((
ut8_t
)0x01

	)

274 
	#CAN_BS1_3tq
 ((
ut8_t
)0x02

	)

275 
	#CAN_BS1_4tq
 ((
ut8_t
)0x03

	)

276 
	#CAN_BS1_5tq
 ((
ut8_t
)0x04

	)

277 
	#CAN_BS1_6tq
 ((
ut8_t
)0x05

	)

278 
	#CAN_BS1_7tq
 ((
ut8_t
)0x06

	)

279 
	#CAN_BS1_8tq
 ((
ut8_t
)0x07

	)

280 
	#CAN_BS1_9tq
 ((
ut8_t
)0x08

	)

281 
	#CAN_BS1_10tq
 ((
ut8_t
)0x09

	)

282 
	#CAN_BS1_11tq
 ((
ut8_t
)0x0A

	)

283 
	#CAN_BS1_12tq
 ((
ut8_t
)0x0B

	)

284 
	#CAN_BS1_13tq
 ((
ut8_t
)0x0C

	)

285 
	#CAN_BS1_14tq
 ((
ut8_t
)0x0D

	)

286 
	#CAN_BS1_15tq
 ((
ut8_t
)0x0E

	)

287 
	#CAN_BS1_16tq
 ((
ut8_t
)0x0F

	)

289 
	#IS_CAN_BS1
(
BS1
((BS1<
CAN_BS1_16tq
)

	)

297 
	#CAN_BS2_1tq
 ((
ut8_t
)0x00

	)

298 
	#CAN_BS2_2tq
 ((
ut8_t
)0x01

	)

299 
	#CAN_BS2_3tq
 ((
ut8_t
)0x02

	)

300 
	#CAN_BS2_4tq
 ((
ut8_t
)0x03

	)

301 
	#CAN_BS2_5tq
 ((
ut8_t
)0x04

	)

302 
	#CAN_BS2_6tq
 ((
ut8_t
)0x05

	)

303 
	#CAN_BS2_7tq
 ((
ut8_t
)0x06

	)

304 
	#CAN_BS2_8tq
 ((
ut8_t
)0x07

	)

306 
	#IS_CAN_BS2
(
BS2
((BS2<
CAN_BS2_8tq
)

	)

314 
	#IS_CAN_PRESCALER
(
PRESCALER
(((PRESCALER>1&& ((PRESCALER<1024))

	)

322 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
((NUMBER<27)

	)

330 
	#CAN_FrMode_IdMask
 ((
ut8_t
)0x00

	)

331 
	#CAN_FrMode_IdLi
 ((
ut8_t
)0x01

	)

333 
	#IS_CAN_FILTER_MODE
(
MODE
(((MODE=
CAN_FrMode_IdMask
) || \

334 ((
MODE
=
CAN_FrMode_IdLi
))

	)

342 
	#CAN_FrS_16b
 ((
ut8_t
)0x00

	)

343 
	#CAN_FrS_32b
 ((
ut8_t
)0x01

	)

345 
	#IS_CAN_FILTER_SCALE
(
SCALE
(((SCALE=
CAN_FrS_16b
) || \

346 ((
SCALE
=
CAN_FrS_32b
))

	)

354 
	#CAN_Fr_FIFO0
 ((
ut8_t
)0x00

	)

355 
	#CAN_Fr_FIFO1
 ((
ut8_t
)0x01

	)

356 
	#IS_CAN_FILTER_FIFO
(
FIFO
(((FIFO=
CAN_FrFIFO0
) || \

357 ((
FIFO
=
CAN_FrFIFO1
))

	)

360 
	#CAN_FrFIFO0
 
CAN_Fr_FIFO0


	)

361 
	#CAN_FrFIFO1
 
CAN_Fr_FIFO1


	)

369 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
(((BANKNUMBER>1&& ((BANKNUMBER<27))

	)

377 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
((TRANSMITMAILBOX<((
ut8_t
)0x02))

	)

378 
	#IS_CAN_STDID
(
STDID
((STDID<((
ut32_t
)0x7FF))

	)

379 
	#IS_CAN_EXTID
(
EXTID
((EXTID<((
ut32_t
)0x1FFFFFFF))

	)

380 
	#IS_CAN_DLC
(
DLC
((DLC<((
ut8_t
)0x08))

	)

388 
	#CAN_Id_Sndd
 ((
ut32_t
)0x00000000

	)

389 
	#CAN_Id_Exnded
 ((
ut32_t
)0x00000004

	)

390 
	#IS_CAN_IDTYPE
(
IDTYPE
(((IDTYPE=
CAN_Id_Sndd
) || \

391 ((
IDTYPE
=
CAN_Id_Exnded
))

	)

394 
	#CAN_ID_STD
 
CAN_Id_Sndd


	)

395 
	#CAN_ID_EXT
 
CAN_Id_Exnded


	)

403 
	#CAN_RTR_Da
 ((
ut32_t
)0x00000000

	)

404 
	#CAN_RTR_Reme
 ((
ut32_t
)0x00000002

	)

405 
	#IS_CAN_RTR
(
RTR
(((RTR=
CAN_RTR_Da
|| ((RTR=
CAN_RTR_Reme
))

	)

408 
	#CAN_RTR_DATA
 
CAN_RTR_Da


	)

409 
	#CAN_RTR_REMOTE
 
CAN_RTR_Reme


	)

417 
	#CAN_TxStus_Faed
 ((
ut8_t
)0x00)

	)

418 
	#CAN_TxStus_Ok
 ((
ut8_t
)0x01

	)

419 
	#CAN_TxStus_Pdg
 ((
ut8_t
)0x02

	)

420 
	#CAN_TxStus_NoMaBox
 ((
ut8_t
)0x04

	)

423 
	#CANTXFAILED
 
CAN_TxStus_Faed


	)

424 
	#CANTXOK
 
CAN_TxStus_Ok


	)

425 
	#CANTXPENDING
 
CAN_TxStus_Pdg


	)

426 
	#CAN_NO_MB
 
CAN_TxStus_NoMaBox


	)

434 
	#CAN_FIFO0
 ((
ut8_t
)0x00

	)

435 
	#CAN_FIFO1
 ((
ut8_t
)0x01

	)

437 
	#IS_CAN_FIFO
(
FIFO
(((FIFO=
CAN_FIFO0
|| ((FIFO=
CAN_FIFO1
))

	)

445 
	#CAN_S˕_Faed
 ((
ut8_t
)0x00

	)

446 
	#CAN_S˕_Ok
 ((
ut8_t
)0x01

	)

449 
	#CANSLEEPFAILED
 
CAN_S˕_Faed


	)

450 
	#CANSLEEPOK
 
CAN_S˕_Ok


	)

458 
	#CAN_WakeUp_Faed
 ((
ut8_t
)0x00

	)

459 
	#CAN_WakeUp_Ok
 ((
ut8_t
)0x01

	)

462 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Faed


	)

463 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

472 
	#CAN_ECode_NoE
 ((
ut8_t
)0x00

	)

473 
	#CAN_ECode_StuffE
 ((
ut8_t
)0x10

	)

474 
	#CAN_ECode_FmE
 ((
ut8_t
)0x20

	)

475 
	#CAN_ECode_ACKE
 ((
ut8_t
)0x30

	)

476 
	#CAN_ECode_BRessiveE
 ((
ut8_t
)0x40

	)

477 
	#CAN_ECode_BDomtE
 ((
ut8_t
)0x50

	)

478 
	#CAN_ECode_CRCE
 ((
ut8_t
)0x60

	)

479 
	#CAN_ECode_SoweSE
 ((
ut8_t
)0x70

	)

493 
	#CAN_FLAG_RQCP0
 ((
ut32_t
)0x38000001

	)

494 
	#CAN_FLAG_RQCP1
 ((
ut32_t
)0x38000100

	)

495 
	#CAN_FLAG_RQCP2
 ((
ut32_t
)0x38010000

	)

498 
	#CAN_FLAG_FMP0
 ((
ut32_t
)0x12000003

	)

499 
	#CAN_FLAG_FF0
 ((
ut32_t
)0x32000008

	)

500 
	#CAN_FLAG_FOV0
 ((
ut32_t
)0x32000010

	)

501 
	#CAN_FLAG_FMP1
 ((
ut32_t
)0x14000003

	)

502 
	#CAN_FLAG_FF1
 ((
ut32_t
)0x34000008

	)

503 
	#CAN_FLAG_FOV1
 ((
ut32_t
)0x34000010

	)

506 
	#CAN_FLAG_WKU
 ((
ut32_t
)0x31000008

	)

507 
	#CAN_FLAG_SLAK
 ((
ut32_t
)0x31000012

	)

512 
	#CAN_FLAG_EWG
 ((
ut32_t
)0x10F00001

	)

513 
	#CAN_FLAG_EPV
 ((
ut32_t
)0x10F00002

	)

514 
	#CAN_FLAG_BOF
 ((
ut32_t
)0x10F00004

	)

515 
	#CAN_FLAG_LEC
 ((
ut32_t
)0x30F00070

	)

517 
	#IS_CAN_GET_FLAG
(
FLAG
(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_BOF
) || \

518 ((
FLAG
=
CAN_FLAG_EPV
|| ((FLAG=
CAN_FLAG_EWG
) || \

519 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_FOV0
) || \

520 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FMP0
) || \

521 ((
FLAG
=
CAN_FLAG_FOV1
|| ((FLAG=
CAN_FLAG_FF1
) || \

522 ((
FLAG
=
CAN_FLAG_FMP1
|| ((FLAG=
CAN_FLAG_RQCP2
) || \

523 ((
FLAG
=
CAN_FLAG_RQCP1
)|| ((FLAG=
CAN_FLAG_RQCP0
) || \

524 ((
FLAG
=
CAN_FLAG_SLAK
 ))

	)

526 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_RQCP2
) || \

527 ((
FLAG
=
CAN_FLAG_RQCP1
|| ((FLAG=
CAN_FLAG_RQCP0
) || \

528 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FOV0
) ||\

529 ((
FLAG
=
CAN_FLAG_FF1
|| ((FLAG=
CAN_FLAG_FOV1
) || \

530 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_SLAK
))

	)

539 
	#CAN_IT_TME
 ((
ut32_t
)0x00000001

	)

542 
	#CAN_IT_FMP0
 ((
ut32_t
)0x00000002

	)

543 
	#CAN_IT_FF0
 ((
ut32_t
)0x00000004

	)

544 
	#CAN_IT_FOV0
 ((
ut32_t
)0x00000008

	)

545 
	#CAN_IT_FMP1
 ((
ut32_t
)0x00000010

	)

546 
	#CAN_IT_FF1
 ((
ut32_t
)0x00000020

	)

547 
	#CAN_IT_FOV1
 ((
ut32_t
)0x00000040

	)

550 
	#CAN_IT_WKU
 ((
ut32_t
)0x00010000

	)

551 
	#CAN_IT_SLK
 ((
ut32_t
)0x00020000

	)

554 
	#CAN_IT_EWG
 ((
ut32_t
)0x00000100

	)

555 
	#CAN_IT_EPV
 ((
ut32_t
)0x00000200

	)

556 
	#CAN_IT_BOF
 ((
ut32_t
)0x00000400

	)

557 
	#CAN_IT_LEC
 ((
ut32_t
)0x00000800

	)

558 
	#CAN_IT_ERR
 ((
ut32_t
)0x00008000

	)

561 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

562 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

563 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

566 
	#IS_CAN_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FMP0
) ||\

567 ((
IT
=
CAN_IT_FF0
|| ((IT=
CAN_IT_FOV0
) ||\

568 ((
IT
=
CAN_IT_FMP1
|| ((IT=
CAN_IT_FF1
) ||\

569 ((
IT
=
CAN_IT_FOV1
|| ((IT=
CAN_IT_EWG
) ||\

570 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

571 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

572 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

	)

574 
	#IS_CAN_CLEAR_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FF0
) ||\

575 ((
IT
=
CAN_IT_FOV0
)|| ((IT=
CAN_IT_FF1
) ||\

576 ((
IT
=
CAN_IT_FOV1
)|| ((IT=
CAN_IT_EWG
) ||\

577 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

578 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

579 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

	)

592 
CAN_DeIn
(
CAN_TyDef
* 
CANx
);

595 
ut8_t
 
CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
);

596 
CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
);

597 
CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
);

598 
CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
);

599 
CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

600 
CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

603 
ut8_t
 
CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
);

604 
ut8_t
 
CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, ut8_
TnsmMabox
);

605 
CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
);

608 
CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
);

609 
CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
);

610 
ut8_t
 
CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, ut8_
FIFONumb
);

613 
ut8_t
 
CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, ut8_
CAN_OtgMode
);

614 
ut8_t
 
CAN_S˕
(
CAN_TyDef
* 
CANx
);

615 
ut8_t
 
CAN_WakeUp
(
CAN_TyDef
* 
CANx
);

618 
ut8_t
 
CAN_GLaECode
(
CAN_TyDef
* 
CANx
);

619 
ut8_t
 
CAN_GReiveECou
(
CAN_TyDef
* 
CANx
);

620 
ut8_t
 
CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
);

623 
CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
);

624 
FgStus
 
CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

625 
CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

626 
ITStus
 
CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

627 
CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

629 #ifde
__lulus


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_cec.h

30 #ide
__STM32F0XX_CEC_H


31 
	#__STM32F0XX_CEC_H


	)

33 #ifde
__lulus


38 
	~"m32f0xx.h
"

54 
ut32_t
 
CEC_SiglFeTime
;

56 
ut32_t
 
CEC_RxTޔ
;

58 
ut32_t
 
CEC_StRei
;

60 
ut32_t
 
CEC_BRisgE
;

62 
ut32_t
 
CEC_LgBPiodE
;

64 
ut32_t
 
CEC_BRDNoG
;

66 
ut32_t
 
CEC_SFTOi
;

69 }
	tCEC_InTyDef
;

80 
	#CEC_SiglFeTime_Sndd
 ((
ut32_t
)0x00000000

	)

81 
	#CEC_SiglFeTime_1T
 ((
ut32_t
)0x00000001

	)

82 
	#CEC_SiglFeTime_2T
 ((
ut32_t
)0x00000002

	)

83 
	#CEC_SiglFeTime_3T
 ((
ut32_t
)0x00000003

	)

84 
	#CEC_SiglFeTime_4T
 ((
ut32_t
)0x00000004

	)

85 
	#CEC_SiglFeTime_5T
 ((
ut32_t
)0x00000005

	)

86 
	#CEC_SiglFeTime_6T
 ((
ut32_t
)0x00000006

	)

87 
	#CEC_SiglFeTime_7T
 ((
ut32_t
)0x00000007

	)

89 
	#IS_CEC_SIGNAL_FREE_TIME
(
TIME
(((TIME=
CEC_SiglFeTime_Sndd
) || \

90 ((
TIME
=
CEC_SiglFeTime_1T
)|| \

91 ((
TIME
=
CEC_SiglFeTime_2T
)|| \

92 ((
TIME
=
CEC_SiglFeTime_3T
)|| \

93 ((
TIME
=
CEC_SiglFeTime_4T
)|| \

94 ((
TIME
=
CEC_SiglFeTime_5T
)|| \

95 ((
TIME
=
CEC_SiglFeTime_6T
)|| \

96 ((
TIME
=
CEC_SiglFeTime_7T
))

	)

104 
	#CEC_RxTޔ_Sndd
 ((
ut32_t
)0x00000000

	)

105 
	#CEC_RxTޔ_Exnded
 
CEC_CFGR_RXTOL


	)

107 
	#IS_CEC_RX_TOLERANCE
(
TOLERANCE
(((TOLERANCE=
CEC_RxTޔ_Sndd
) || \

108 ((
TOLERANCE
=
CEC_RxTޔ_Exnded
))

	)

116 
	#CEC_StRei_Off
 ((
ut32_t
)0x00000000

	)

117 
	#CEC_StRei_On
 
CEC_CFGR_BRESTP


	)

119 
	#IS_CEC_STOP_RECEPTION
(
RECEPTION
(((RECEPTION=
CEC_StRei_On
) || \

120 ((
RECEPTION
=
CEC_StRei_Off
))

	)

128 
	#CEC_BRisgE_Off
 ((
ut32_t
)0x00000000

	)

129 
	#CEC_BRisgE_On
 
CEC_CFGR_BREGEN


	)

131 
	#IS_CEC_BIT_RISING_ERROR
(
ERROR
(((ERROR=
CEC_BRisgE_Off
) || \

132 ((
ERROR
=
CEC_BRisgE_On
))

	)

140 
	#CEC_LgBPiodE_Off
 ((
ut32_t
)0x00000000

	)

141 
	#CEC_LgBPiodE_On
 
CEC_CFGR_LREGEN


	)

143 
	#IS_CEC_LONG_BIT_PERIOD_ERROR
(
ERROR
(((ERROR=
CEC_LgBPiodE_Off
) || \

144 ((
ERROR
=
CEC_LgBPiodE_On
))

	)

153 
	#CEC_BRDNoG_Off
 ((
ut32_t
)0x00000000

	)

154 
	#CEC_BRDNoG_On
 
CEC_CFGR_BRDNOGEN


	)

156 
	#IS_CEC_BDR_NO_GEN_ERROR
(
ERROR
(((ERROR=
CEC_BRDNoG_Off
) || \

157 ((
ERROR
=
CEC_BRDNoG_On
))

	)

165 
	#CEC_SFTOi_Off
 ((
ut32_t
)0x00000000

	)

166 
	#CEC_SFTOi_On
 
CEC_CFGR_SFTOPT


	)

168 
	#IS_CEC_SFT_OPTION
(
OPTION
(((OPTION=
CEC_SFTOi_Off
) || \

169 ((
OPTION
=
CEC_SFTOi_On
))

	)

177 
	#IS_CEC_ADDRESS
(
ADDRESS
((ADDRESS< 0x10)

	)

186 
	#CEC_IT_TXACKE
 
CEC_IER_TXACKEIE


	)

187 
	#CEC_IT_TXERR
 
CEC_IER_TXERRIE


	)

188 
	#CEC_IT_TXUDR
 
CEC_IER_TXUDRIE


	)

189 
	#CEC_IT_TXEND
 
CEC_IER_TXENDIE


	)

190 
	#CEC_IT_TXBR
 
CEC_IER_TXBRIE


	)

191 
	#CEC_IT_ARBLST
 
CEC_IER_ARBLSTIE


	)

192 
	#CEC_IT_RXACKE
 
CEC_IER_RXACKEIE


	)

193 
	#CEC_IT_LBPE
 
CEC_IER_LBPEIE


	)

194 
	#CEC_IT_SBPE
 
CEC_IER_SBPEIE


	)

195 
	#CEC_IT_BRE
 
CEC_IER_BREIEIE


	)

196 
	#CEC_IT_RXOVR
 
CEC_IER_RXOVRIE


	)

197 
	#CEC_IT_RXEND
 
CEC_IER_RXENDIE


	)

198 
	#CEC_IT_RXBR
 
CEC_IER_RXBRIE


	)

200 
	#IS_CEC_IT
(
IT
((((IT& (
ut32_t
)0xFFFFE000=0x00&& ((IT!0x00))

	)

202 
	#IS_CEC_GET_IT
(
IT
(((IT=
CEC_IT_TXACKE
) || \

203 ((
IT
=
CEC_IT_TXERR
)|| \

204 ((
IT
=
CEC_IT_TXUDR
)|| \

205 ((
IT
=
CEC_IT_TXEND
)|| \

206 ((
IT
=
CEC_IT_TXBR
)|| \

207 ((
IT
=
CEC_IT_ARBLST
)|| \

208 ((
IT
=
CEC_IT_RXACKE
)|| \

209 ((
IT
=
CEC_IT_LBPE
)|| \

210 ((
IT
=
CEC_IT_SBPE
)|| \

211 ((
IT
=
CEC_IT_BRE
)|| \

212 ((
IT
=
CEC_IT_RXOVR
)|| \

213 ((
IT
=
CEC_IT_RXEND
)|| \

214 ((
IT
=
CEC_IT_RXBR
))

	)

222 
	#CEC_FLAG_TXACKE
 
CEC_ISR_TXACKE


	)

223 
	#CEC_FLAG_TXERR
 
CEC_ISR_TXERR


	)

224 
	#CEC_FLAG_TXUDR
 
CEC_ISR_TXUDR


	)

225 
	#CEC_FLAG_TXEND
 
CEC_ISR_TXEND


	)

226 
	#CEC_FLAG_TXBR
 
CEC_ISR_TXBR


	)

227 
	#CEC_FLAG_ARBLST
 
CEC_ISR_ARBLST


	)

228 
	#CEC_FLAG_RXACKE
 
CEC_ISR_RXACKE


	)

229 
	#CEC_FLAG_LBPE
 
CEC_ISR_LBPE


	)

230 
	#CEC_FLAG_SBPE
 
CEC_ISR_SBPE


	)

231 
	#CEC_FLAG_BRE
 
CEC_ISR_BRE


	)

232 
	#CEC_FLAG_RXOVR
 
CEC_ISR_RXOVR


	)

233 
	#CEC_FLAG_RXEND
 
CEC_ISR_RXEND


	)

234 
	#CEC_FLAG_RXBR
 
CEC_ISR_RXBR


	)

236 
	#IS_CEC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFE000=0x00&& ((FLAG!0x00))

	)

238 
	#IS_CEC_GET_FLAG
(
FLAG
(((FLAG=
CEC_FLAG_TXACKE
) || \

239 ((
FLAG
=
CEC_FLAG_TXERR
)|| \

240 ((
FLAG
=
CEC_FLAG_TXUDR
)|| \

241 ((
FLAG
=
CEC_FLAG_TXEND
)|| \

242 ((
FLAG
=
CEC_FLAG_TXBR
)|| \

243 ((
FLAG
=
CEC_FLAG_ARBLST
)|| \

244 ((
FLAG
=
CEC_FLAG_RXACKE
)|| \

245 ((
FLAG
=
CEC_FLAG_LBPE
)|| \

246 ((
FLAG
=
CEC_FLAG_SBPE
)|| \

247 ((
FLAG
=
CEC_FLAG_BRE
)|| \

248 ((
FLAG
=
CEC_FLAG_RXOVR
)|| \

249 ((
FLAG
=
CEC_FLAG_RXEND
)|| \

250 ((
FLAG
=
CEC_FLAG_RXBR
))

	)

263 
CEC_DeIn
();

266 
CEC_In
(
CEC_InTyDef
* 
CEC_InSu
);

267 
CEC_SuIn
(
CEC_InTyDef
* 
CEC_InSu
);

268 
CEC_Cmd
(
FuniڮS
 
NewS
);

269 
CEC_LiModeCmd
(
FuniڮS
 
NewS
);

270 
CEC_OwnAddssCfig
(
ut8_t
 
CEC_OwnAddss
);

271 
CEC_OwnAddssCˬ
();

274 
CEC_SdDa
(
ut8_t
 
Da
);

275 
ut8_t
 
CEC_ReiveDa
();

276 
CEC_SOfMesge
();

277 
CEC_EndOfMesge
();

280 
CEC_ITCfig
(
ut16_t
 
CEC_IT
, 
FuniڮS
 
NewS
);

281 
FgStus
 
CEC_GFgStus
(
ut16_t
 
CEC_FLAG
);

282 
CEC_CˬFg
(
ut32_t
 
CEC_FLAG
);

283 
ITStus
 
CEC_GITStus
(
ut16_t
 
CEC_IT
);

284 
CEC_CˬITPdgB
(
ut16_t
 
CEC_IT
);

286 #ifde
__lulus


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_comp.h

30 #ide
__STM32F0XX_COMP_H


31 
	#__STM32F0XX_COMP_H


	)

33 #ifde
__lulus


38 
	~"m32f0xx.h
"

57 
ut32_t
 
COMP_InvtgIut
;

60 
ut32_t
 
COMP_Ouut
;

63 
ut32_t
 
COMP_OuutP
;

66 
ut32_t
 
COMP_Hyesis
;

69 
ut32_t
 
COMP_Mode
;

73 }
	tCOMP_InTyDef
;

85 
	#COMP_Sei_COMP1
 ((
ut32_t
)0x00000000

	)

86 
	#COMP_Sei_COMP2
 ((
ut32_t
)0x00000010

	)

88 
	#IS_COMP_ALL_PERIPH
(
PERIPH
(((PERIPH=
COMP_Sei_COMP1
) || \

89 ((
PERIPH
=
COMP_Sei_COMP2
))

	)

99 
	#COMP_InvtgIut_1_4VREFINT
 ((
ut32_t
)0x00000000

	)

100 
	#COMP_InvtgIut_1_2VREFINT
 
COMP_CSR_COMP1INSEL_0


	)

101 
	#COMP_InvtgIut_3_4VREFINT
 
COMP_CSR_COMP1INSEL_1


	)

102 
	#COMP_InvtgIut_VREFINT
 ((
ut32_t
)0x00000030

	)

103 
	#COMP_InvtgIut_DAC1
 
COMP_CSR_COMP1INSEL_2


	)

104 
	#COMP_InvtgIut_DAC2
 ((
ut32_t
)0x00000050

	)

105 
	#COMP_InvtgIut_IO
 ((
ut32_t
)0x00000060

	)

107 
	#IS_COMP_INVERTING_INPUT
(
INPUT
(((INPUT=
COMP_InvtgIut_1_4VREFINT
) || \

108 ((
INPUT
=
COMP_InvtgIut_1_2VREFINT
) || \

109 ((
INPUT
=
COMP_InvtgIut_3_4VREFINT
) || \

110 ((
INPUT
=
COMP_InvtgIut_VREFINT
) || \

111 ((
INPUT
=
COMP_InvtgIut_DAC1
) || \

112 ((
INPUT
=
COMP_InvtgIut_DAC2
) || \

113 ((
INPUT
=
COMP_InvtgIut_1_4VREFINT
) || \

114 ((
INPUT
=
COMP_InvtgIut_IO
))

	)

123 
	#COMP_Ouut_Ne
 ((
ut32_t
)0x00000000

	)

124 
	#COMP_Ouut_TIM1BKIN
 
COMP_CSR_COMP1OUTSEL_0


	)

125 
	#COMP_Ouut_TIM1IC1
 
COMP_CSR_COMP1OUTSEL_1


	)

126 
	#COMP_Ouut_TIM1OCREFCLR
 ((
ut32_t
)0x00000300

	)

127 
	#COMP_Ouut_TIM2IC4
 
COMP_CSR_COMP1OUTSEL_2


	)

128 
	#COMP_Ouut_TIM2OCREFCLR
 ((
ut32_t
)0x00000500

	)

129 
	#COMP_Ouut_TIM3IC1
 ((
ut32_t
)0x00000600

	)

130 
	#COMP_Ouut_TIM3OCREFCLR
 
COMP_CSR_COMP1OUTSEL


	)

133 
	#IS_COMP_OUTPUT
(
OUTPUT
(((OUTPUT=
COMP_Ouut_Ne
) || \

134 ((
OUTPUT
=
COMP_Ouut_TIM1BKIN
) || \

135 ((
OUTPUT
=
COMP_Ouut_TIM1IC1
) || \

136 ((
OUTPUT
=
COMP_Ouut_TIM1OCREFCLR
) || \

137 ((
OUTPUT
=
COMP_Ouut_TIM2IC4
) || \

138 ((
OUTPUT
=
COMP_Ouut_TIM2OCREFCLR
) || \

139 ((
OUTPUT
=
COMP_Ouut_TIM3IC1
) || \

140 ((
OUTPUT
=
COMP_Ouut_TIM3OCREFCLR
))

	)

148 
	#COMP_OuutP_NInvd
 ((
ut32_t
)0x00000000

	)

149 
	#COMP_OuutP_Invd
 
COMP_CSR_COMP1POL


	)

151 
	#IS_COMP_OUTPUT_POL
(
POL
(((POL=
COMP_OuutP_NInvd
) || \

152 ((
POL
=
COMP_OuutP_Invd
))

	)

163 
	#COMP_Hyesis_No
 0x00000000

	)

164 
	#COMP_Hyesis_Low
 
COMP_CSR_COMP1HYST_0


	)

165 
	#COMP_Hyesis_Medium
 
COMP_CSR_COMP1HYST_1


	)

166 
	#COMP_Hyesis_High
 
COMP_CSR_COMP1HYST


	)

168 
	#IS_COMP_HYSTERESIS
(
HYSTERESIS
(((HYSTERESIS=
COMP_Hyesis_No
) || \

169 ((
HYSTERESIS
=
COMP_Hyesis_Low
) || \

170 ((
HYSTERESIS
=
COMP_Hyesis_Medium
) || \

171 ((
HYSTERESIS
=
COMP_Hyesis_High
))

	)

181 
	#COMP_Mode_HighSed
 0x00000000

	)

182 
	#COMP_Mode_MediumSed
 
COMP_CSR_COMP1MODE_0


	)

183 
	#COMP_Mode_LowPow
 
COMP_CSR_COMP1MODE_1


	)

184 
	#COMP_Mode_UɿLowPow
 
COMP_CSR_COMP1MODE


	)

186 
	#IS_COMP_MODE
(
MODE
(((MODE=
COMP_Mode_UɿLowPow
) || \

187 ((
MODE
=
COMP_Mode_LowPow
) || \

188 ((
MODE
=
COMP_Mode_MediumSed
) || \

189 ((
MODE
=
COMP_Mode_HighSed
))

	)

199 
	#COMP_OuutLev_High
 
COMP_CSR_COMP1OUT


	)

202 
	#COMP_OuutLev_Low
 ((
ut32_t
)0x00000000)

	)

216 
COMP_DeIn
();

219 
COMP_In
(
ut32_t
 
COMP_Sei
, 
COMP_InTyDef
* 
COMP_InSu
);

220 
COMP_SuIn
(
COMP_InTyDef
* 
COMP_InSu
);

221 
COMP_Cmd
(
ut32_t
 
COMP_Sei
, 
FuniڮS
 
NewS
);

222 
COMP_SwchCmd
(
FuniڮS
 
NewS
);

223 
ut32_t
 
COMP_GOuutLev
(ut32_
COMP_Sei
);

226 
COMP_WdowCmd
(
FuniڮS
 
NewS
);

229 
COMP_LockCfig
(
ut32_t
 
COMP_Sei
);

231 #ifde
__lulus


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_crc.h

30 #ide
__STM32F0XX_CRC_H


31 
	#__STM32F0XX_CRC_H


	)

33 #ifde
__lulus


38 
	~"m32f0xx.h
"

54 
	#CRC_RevIutDa_No
 ((
ut32_t
)0x00000000

	)

55 
	#CRC_RevIutDa_8bs
 
CRC_CR_REV_IN_0


	)

56 
	#CRC_RevIutDa_16bs
 
CRC_CR_REV_IN_1


	)

57 
	#CRC_RevIutDa_32bs
 
CRC_CR_REV_IN


	)

59 
	#IS_CRC_REVERSE_INPUT_DATA
(
DATA
(((DATA=
CRC_RevIutDa_No
) || \

60 ((
DATA
=
CRC_RevIutDa_8bs
) || \

61 ((
DATA
=
CRC_RevIutDa_16bs
) || \

62 ((
DATA
=
CRC_RevIutDa_32bs
))

	)

72 
	#CRC_PSize_7
 
CRC_CR_POLSIZE


	)

73 
	#CRC_PSize_8
 
CRC_CR_POLSIZE_1


	)

74 
	#CRC_PSize_16
 
CRC_CR_POLSIZE_0


	)

75 
	#CRC_PSize_32
 ((
ut32_t
)0x00000000)

	)

77 
	#IS_CRC_POL_SIZE
(
SIZE
(((SIZE=
CRC_PSize_7
) || \

78 ((
SIZE
=
CRC_PSize_8
) || \

79 ((
SIZE
=
CRC_PSize_16
) || \

80 ((
SIZE
=
CRC_PSize_32
))

	)

89 
CRC_DeIn
();

90 
CRC_RetDR
();

91 
CRC_PynomlSizeSe
(
ut32_t
 
CRC_PSize
);

92 
CRC_RevIutDaSe
(
ut32_t
 
CRC_RevIutDa
);

93 
CRC_RevOuutDaCmd
(
FuniڮS
 
NewS
);

94 
CRC_SInRegi
(
ut32_t
 
CRC_InVue
);

95 
CRC_SPynoml
(
ut32_t
 
CRC_P
);

98 
ut32_t
 
CRC_CcCRC
(ut32_
CRC_Da
);

99 
ut32_t
 
CRC_CcCRC16bs
(
ut16_t
 
CRC_Da
);

100 
ut32_t
 
CRC_CcCRC8bs
(
ut8_t
 
CRC_Da
);

101 
ut32_t
 
CRC_CcBlockCRC
(ut32_
pBufr
[], ut32_
BufrLgth
);

102 
ut32_t
 
CRC_GCRC
();

105 
CRC_SIDRegi
(
ut8_t
 
CRC_IDVue
);

106 
ut8_t
 
CRC_GIDRegi
();

108 #ifde
__lulus


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_crs.h

30 #ide
__STM32F0XX_CRS_H


31 
	#__STM32F0XX_CRS_H


	)

33 #ifde
__lulus


38 
	~"m32f0xx.h
"

54 
	#CRS_IT_SYNCOK
 
CRS_ISR_SYNCOKF


	)

55 
	#CRS_IT_SYNCWARN
 
CRS_ISR_SYNCWARNF


	)

56 
	#CRS_IT_ERR
 
CRS_ISR_ERRF


	)

57 
	#CRS_IT_ESYNC
 
CRS_ISR_ESYNCF


	)

58 
	#CRS_IT_TRIMOVF
 
CRS_ISR_TRIMOVF


	)

59 
	#CRS_IT_SYNCERR
 
CRS_ISR_SYNCERR


	)

60 
	#CRS_IT_SYNCMISS
 
CRS_ISR_SYNCMISS


	)

62 
	#IS_CRS_IT
(
IT
(((IT=
CRS_IT_SYNCOK
|| ((IT=
CRS_IT_SYNCWARN
) || \

63 ((
IT
=
CRS_IT_ERR
|| ((IT=
CRS_IT_ESYNC
))

	)

65 
	#IS_CRS_GET_IT
(
IT
(((IT=
CRS_IT_SYNCOK
|| ((IT=
CRS_IT_SYNCWARN
) || \

66 ((
IT
=
CRS_IT_ERR
|| ((IT=
CRS_IT_ESYNC
) || \

67 ((
IT
=
CRS_IT_TRIMOVF
|| ((IT=
CRS_IT_SYNCERR
) || \

68 ((
IT
=
CRS_IT_SYNCMISS
))

	)

70 
	#IS_CRS_CLEAR_IT
(
IT
((IT!0x00)

	)

79 
	#CRS_FLAG_SYNCOK
 
CRS_ISR_SYNCOKF


	)

80 
	#CRS_FLAG_SYNCWARN
 
CRS_ISR_SYNCWARNF


	)

81 
	#CRS_FLAG_ERR
 
CRS_ISR_ERRF


	)

82 
	#CRS_FLAG_ESYNC
 
CRS_ISR_ESYNCF


	)

83 
	#CRS_FLAG_TRIMOVF
 
CRS_ISR_TRIMOVF


	)

84 
	#CRS_FLAG_SYNCERR
 
CRS_ISR_SYNCERR


	)

85 
	#CRS_FLAG_SYNCMISS
 
CRS_ISR_SYNCMISS


	)

87 
	#IS_CRS_FLAG
(
FLAG
(((FLAG=
CRS_FLAG_SYNCOK
|| ((FLAG=
CRS_FLAG_SYNCWARN
) || \

88 ((
FLAG
=
CRS_FLAG_ERR
|| ((FLAG=
CRS_FLAG_ESYNC
) || \

89 ((
FLAG
=
CRS_FLAG_TRIMOVF
|| ((FLAG=
CRS_FLAG_SYNCERR
) || \

90 ((
FLAG
=
CRS_FLAG_SYNCMISS
))

	)

99 
	#CRS_SYNCSour_GPIO
 ((
ut32_t
)0x00

	)

100 
	#CRS_SYNCSour_LSE
 
CRS_CFGR_SYNCSRC_0


	)

101 
	#CRS_SYNCSour_USB
 
CRS_CFGR_SYNCSRC_1


	)

103 
	#IS_CRS_SYNC_SOURCE
(
SOURCE
(((SOURCE=
CRS_SYNCSour_GPIO
) || \

104 ((
SOURCE
=
CRS_SYNCSour_LSE
) ||\

105 ((
SOURCE
=
CRS_SYNCSour_USB
))

	)

113 
	#CRS_SYNC_Div1
 ((
ut32_t
)0x00

	)

114 
	#CRS_SYNC_Div2
 
CRS_CFGR_SYNCDIV_0


	)

115 
	#CRS_SYNC_Div4
 
CRS_CFGR_SYNCDIV_1


	)

116 
	#CRS_SYNC_Div8
 (
CRS_CFGR_SYNCDIV_1
 | 
CRS_CFGR_SYNCDIV_0


	)

117 
	#CRS_SYNC_Div16
 
CRS_CFGR_SYNCDIV_2


	)

118 
	#CRS_SYNC_Div32
 (
CRS_CFGR_SYNCDIV_2
 | 
CRS_CFGR_SYNCDIV_0


	)

119 
	#CRS_SYNC_Div64
 (
CRS_CFGR_SYNCDIV_2
 | 
CRS_CFGR_SYNCDIV_1


	)

120 
	#CRS_SYNC_Div128
 
CRS_CFGR_SYNCDIV


	)

122 
	#IS_CRS_SYNC_DIV
(
DIV
(((DIV=
CRS_SYNC_Div1
|| ((DIV=
CRS_SYNC_Div2
) ||\

123 ((
DIV
=
CRS_SYNC_Div4
|| ((DIV=
CRS_SYNC_Div8
) || \

124 ((
DIV
=
CRS_SYNC_Div16
|| ((DIV=
CRS_SYNC_Div32
) || \

125 ((
DIV
=
CRS_SYNC_Div64
|| ((DIV=
CRS_SYNC_Div128
))

	)

133 
	#CRS_SYNCPެy_Risg
 ((
ut32_t
)0x00

	)

134 
	#CRS_SYNCPެy_Flg
 
CRS_CFGR_SYNCPOL


	)

136 
	#IS_CRS_SYNC_POLARITY
(
POLARITY
(((POLARITY=
CRS_SYNCPެy_Risg
) || \

137 ((
POLARITY
=
CRS_SYNCPެy_Flg
))

	)

147 
CRS_DeIn
();

148 
CRS_AdjuHSI48CibtiVue
(
ut8_t
 
CRS_HSI48CibtiVue
);

149 
CRS_FqucyECouCmd
(
FuniڮS
 
NewS
);

150 
CRS_AutomicCibtiCmd
(
FuniڮS
 
NewS
);

151 
CRS_SoweSynchriziGe
();

152 
CRS_FqucyECouRd
(
ut32_t
 
CRS_RdVue
);

153 
CRS_FqucyELimCfig
(
ut8_t
 
CRS_ELimVue
);

154 
CRS_SynchriziPsrCfig
(
ut32_t
 
CRS_Psr
);

155 
CRS_SynchriziSourCfig
(
ut32_t
 
CRS_Sour
);

156 
CRS_SynchriziPެyCfig
(
ut32_t
 
CRS_Pެy
);

157 
ut32_t
 
CRS_GRdVue
();

158 
ut32_t
 
CRS_GHSI48CibtiVue
();

159 
ut32_t
 
CRS_GFqucyEVue
();

160 
ut32_t
 
CRS_GFqucyEDei
();

163 
CRS_ITCfig
(
ut32_t
 
CRS_IT
, 
FuniڮS
 
NewS
);

164 
FgStus
 
CRS_GFgStus
(
ut32_t
 
CRS_FLAG
);

165 
CRS_CˬFg
(
ut32_t
 
CRS_FLAG
);

166 
ITStus
 
CRS_GITStus
(
ut32_t
 
CRS_IT
);

167 
CRS_CˬITPdgB
(
ut32_t
 
CRS_IT
);

169 #ifde
__lulus


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_dac.h

30 #ide
__STM32F0XX_DAC_H


31 
	#__STM32F0XX_DAC_H


	)

33 #ifde
__lulus


38 
	~"m32f0xx.h
"

56 
ut32_t
 
DAC_Trigg
;

59 
ut32_t
 
DAC_WaveGi
;

64 
ut32_t
 
DAC_LFSRUnmask_TrngAmude
;

69 
ut32_t
 
DAC_OuutBufr
;

71 }
	tDAC_InTyDef
;

83 
	#DAC_Trigg_Ne
 ((
ut32_t
)0x00000000

	)

85 
	#DAC_Trigg_T6_TRGO
 ((
ut32_t
)0x00000004

	)

86 
	#DAC_Trigg_T3_TRGO
 ((
ut32_t
)0x0000000C

	)

87 
	#DAC_Trigg_T7_TRGO
 ((
ut32_t
)0x00000014

	)

89 
	#DAC_Trigg_T15_TRGO
 ((
ut32_t
)0x0000001C

	)

90 
	#DAC_Trigg_T2_TRGO
 ((
ut32_t
)0x00000024

	)

91 
	#DAC_Trigg_Ext_IT9
 ((
ut32_t
)0x00000034

	)

92 
	#DAC_Trigg_Sowe
 ((
ut32_t
)0x0000003C

	)

94 
	#IS_DAC_TRIGGER
(
TRIGGER
(((TRIGGER=
DAC_Trigg_Ne
) || \

95 ((
TRIGGER
=
DAC_Trigg_T6_TRGO
) || \

96 ((
TRIGGER
=
DAC_Trigg_T7_TRGO
) || \

97 ((
TRIGGER
=
DAC_Trigg_T3_TRGO
) || \

98 ((
TRIGGER
=
DAC_Trigg_T15_TRGO
) || \

99 ((
TRIGGER
=
DAC_Trigg_T2_TRGO
) || \

100 ((
TRIGGER
=
DAC_Trigg_Ext_IT9
) || \

101 ((
TRIGGER
=
DAC_Trigg_Sowe
))

	)

112 
	#DAC_WaveGi_Ne
 ((
ut32_t
)0x00000000)

	)

113 
	#DAC_WaveGi_Noi
 ((
ut32_t
)0x00000040)

	)

114 
	#DAC_WaveGi_Trng
 ((
ut32_t
)0x00000080)

	)

115 
	#IS_DAC_GENERATE_WAVE
(
WAVE
(((WAVE=
DAC_WaveGi_Ne
) || \

116 ((
WAVE
=
DAC_WaveGi_Noi
) || \

117 ((
WAVE
=
DAC_WaveGi_Trng
))

	)

127 
	#DAC_LFSRUnmask_B0
 ((
ut32_t
)0x00000000

	)

128 
	#DAC_LFSRUnmask_Bs1_0
 ((
ut32_t
)0x00000100

	)

129 
	#DAC_LFSRUnmask_Bs2_0
 ((
ut32_t
)0x00000200

	)

130 
	#DAC_LFSRUnmask_Bs3_0
 ((
ut32_t
)0x00000300

	)

131 
	#DAC_LFSRUnmask_Bs4_0
 ((
ut32_t
)0x00000400

	)

132 
	#DAC_LFSRUnmask_Bs5_0
 ((
ut32_t
)0x00000500

	)

133 
	#DAC_LFSRUnmask_Bs6_0
 ((
ut32_t
)0x00000600

	)

134 
	#DAC_LFSRUnmask_Bs7_0
 ((
ut32_t
)0x00000700

	)

135 
	#DAC_LFSRUnmask_Bs8_0
 ((
ut32_t
)0x00000800

	)

136 
	#DAC_LFSRUnmask_Bs9_0
 ((
ut32_t
)0x00000900

	)

137 
	#DAC_LFSRUnmask_Bs10_0
 ((
ut32_t
)0x00000A00

	)

138 
	#DAC_LFSRUnmask_Bs11_0
 ((
ut32_t
)0x00000B00

	)

139 
	#DAC_TrngAmude_1
 ((
ut32_t
)0x00000000

	)

140 
	#DAC_TrngAmude_3
 ((
ut32_t
)0x00000100

	)

141 
	#DAC_TrngAmude_7
 ((
ut32_t
)0x00000200

	)

142 
	#DAC_TrngAmude_15
 ((
ut32_t
)0x00000300

	)

143 
	#DAC_TrngAmude_31
 ((
ut32_t
)0x00000400

	)

144 
	#DAC_TrngAmude_63
 ((
ut32_t
)0x00000500

	)

145 
	#DAC_TrngAmude_127
 ((
ut32_t
)0x00000600

	)

146 
	#DAC_TrngAmude_255
 ((
ut32_t
)0x00000700

	)

147 
	#DAC_TrngAmude_511
 ((
ut32_t
)0x00000800

	)

148 
	#DAC_TrngAmude_1023
 ((
ut32_t
)0x00000900

	)

149 
	#DAC_TrngAmude_2047
 ((
ut32_t
)0x00000A00

	)

150 
	#DAC_TrngAmude_4095
 ((
ut32_t
)0x00000B00

	)

152 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
(((VALUE=
DAC_LFSRUnmask_B0
) || \

153 ((
VALUE
=
DAC_LFSRUnmask_Bs1_0
) || \

154 ((
VALUE
=
DAC_LFSRUnmask_Bs2_0
) || \

155 ((
VALUE
=
DAC_LFSRUnmask_Bs3_0
) || \

156 ((
VALUE
=
DAC_LFSRUnmask_Bs4_0
) || \

157 ((
VALUE
=
DAC_LFSRUnmask_Bs5_0
) || \

158 ((
VALUE
=
DAC_LFSRUnmask_Bs6_0
) || \

159 ((
VALUE
=
DAC_LFSRUnmask_Bs7_0
) || \

160 ((
VALUE
=
DAC_LFSRUnmask_Bs8_0
) || \

161 ((
VALUE
=
DAC_LFSRUnmask_Bs9_0
) || \

162 ((
VALUE
=
DAC_LFSRUnmask_Bs10_0
) || \

163 ((
VALUE
=
DAC_LFSRUnmask_Bs11_0
) || \

164 ((
VALUE
=
DAC_TrngAmude_1
) || \

165 ((
VALUE
=
DAC_TrngAmude_3
) || \

166 ((
VALUE
=
DAC_TrngAmude_7
) || \

167 ((
VALUE
=
DAC_TrngAmude_15
) || \

168 ((
VALUE
=
DAC_TrngAmude_31
) || \

169 ((
VALUE
=
DAC_TrngAmude_63
) || \

170 ((
VALUE
=
DAC_TrngAmude_127
) || \

171 ((
VALUE
=
DAC_TrngAmude_255
) || \

172 ((
VALUE
=
DAC_TrngAmude_511
) || \

173 ((
VALUE
=
DAC_TrngAmude_1023
) || \

174 ((
VALUE
=
DAC_TrngAmude_2047
) || \

175 ((
VALUE
=
DAC_TrngAmude_4095
))

	)

184 
	#DAC_OuutBufr_Eb
 ((
ut32_t
)0x00000000)

	)

185 
	#DAC_OuutBufr_Dib
 
DAC_CR_BOFF1


	)

186 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
(((STATE=
DAC_OuutBufr_Eb
) || \

187 ((
STATE
=
DAC_OuutBufr_Dib
))

	)

196 
	#DAC_Chl_1
 ((
ut32_t
)0x00000000)

	)

197 
	#DAC_Chl_2
 ((
ut32_t
)0x00000010

	)

198 
	#IS_DAC_CHANNEL
(
CHANNEL
(((CHANNEL=
DAC_Chl_1
) || \

199 ((
CHANNEL
=
DAC_Chl_2
))

	)

209 
	#DAC_Align_12b_R
 ((
ut32_t
)0x00000000)

	)

210 
	#DAC_Align_12b_L
 ((
ut32_t
)0x00000004)

	)

211 
	#DAC_Align_8b_R
 ((
ut32_t
)0x00000008)

	)

212 
	#IS_DAC_ALIGN
(
ALIGN
(((ALIGN=
DAC_Align_12b_R
) || \

213 ((
ALIGN
=
DAC_Align_12b_L
) || \

214 ((
ALIGN
=
DAC_Align_8b_R
))

	)

224 
	#DAC_Wave_Noi
 ((
ut32_t
)0x00000040)

	)

225 
	#DAC_Wave_Trng
 ((
ut32_t
)0x00000080)

	)

226 
	#IS_DAC_WAVE
(
WAVE
(((WAVE=
DAC_Wave_Noi
) || \

227 ((
WAVE
=
DAC_Wave_Trng
))

	)

236 
	#IS_DAC_DATA
(
DATA
((DATA<0xFFF0)

	)

246 
	#DAC_IT_DMAUDR
 
DAC_SR_DMAUDR1


	)

247 
	#IS_DAC_IT
(
IT
(((IT=
DAC_IT_DMAUDR
))

	)

258 
	#DAC_FLAG_DMAUDR
 
DAC_SR_DMAUDR1


	)

260 
	#IS_DAC_FLAG
(
FLAG
(((FLAG=
DAC_FLAG_DMAUDR
))

	)

274 
DAC_DeIn
();

277 
DAC_In
(
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
);

278 
DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
);

279 
DAC_Cmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

280 
DAC_SoweTriggCmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

281 
DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
);

282 
DAC_WaveGiCmd
(
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
);

283 
DAC_SChl1Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

284 
DAC_SChl2Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

285 
DAC_SDuChlDa
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
);

286 
ut16_t
 
DAC_GDaOuutVue
(
ut32_t
 
DAC_Chl
);

289 
DAC_DMACmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

292 
DAC_ITCfig
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
);

293 
FgStus
 
DAC_GFgStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

294 
DAC_CˬFg
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

295 
ITStus
 
DAC_GITStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

296 
DAC_CˬITPdgB
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

298 #ifde
__lulus


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_dbgmcu.h

30 #ide
__STM32F0XX_DBGMCU_H


31 
	#__STM32F0XX_DBGMCU_H


	)

33 #ifde
__lulus


38 
	~"m32f0xx.h
"

55 
	#DBGMCU_STOP
 
DBGMCU_CR_DBG_STOP


	)

56 
	#DBGMCU_STANDBY
 
DBGMCU_CR_DBG_STANDBY


	)

57 
	#IS_DBGMCU_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFF9=0x00&& ((PERIPH!0x00))

	)

59 
	#DBGMCU_TIM2_STOP
 
DBGMCU_APB1_FZ_DBG_TIM2_STOP


	)

60 
	#DBGMCU_TIM3_STOP
 
DBGMCU_APB1_FZ_DBG_TIM3_STOP


	)

61 
	#DBGMCU_TIM6_STOP
 
DBGMCU_APB1_FZ_DBG_TIM6_STOP


	)

62 
	#DBGMCU_TIM7_STOP
 
DBGMCU_APB1_FZ_DBG_TIM7_STOP


	)

63 
	#DBGMCU_TIM14_STOP
 
DBGMCU_APB1_FZ_DBG_TIM14_STOP


	)

64 
	#DBGMCU_RTC_STOP
 
DBGMCU_APB1_FZ_DBG_RTC_STOP


	)

65 
	#DBGMCU_WWDG_STOP
 
DBGMCU_APB1_FZ_DBG_WWDG_STOP


	)

66 
	#DBGMCU_IWDG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

67 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT


	)

68 
	#DBGMCU_CAN1_STOP
 
DBGMCU_APB1_FZ_DBG_CAN1_STOP


	)

69 
	#IS_DBGMCU_APB1PERIPH
(
PERIPH
((((PERIPH& 0xFDDFE2CC=0x00&& ((PERIPH!0x00))

	)

71 
	#DBGMCU_TIM1_STOP
 
DBGMCU_APB2_FZ_DBG_TIM1_STOP


	)

72 
	#DBGMCU_TIM15_STOP
 
DBGMCU_APB2_FZ_DBG_TIM15_STOP


	)

73 
	#DBGMCU_TIM16_STOP
 
DBGMCU_APB2_FZ_DBG_TIM16_STOP


	)

74 
	#DBGMCU_TIM17_STOP
 
DBGMCU_APB2_FZ_DBG_TIM17_STOP


	)

75 
	#IS_DBGMCU_APB2PERIPH
(
PERIPH
((((PERIPH& 0xFFF8F7FF=0x00&& ((PERIPH!0x00))

	)

85 
ut32_t
 
DBGMCU_GREVID
();

86 
ut32_t
 
DBGMCU_GDEVID
();

89 
DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

90 
DBGMCU_APB1PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

91 
DBGMCU_APB2PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

93 #ifde
__lulus


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_dma.h

30 #ide
__STM32F0XX_DMA_H


31 
	#__STM32F0XX_DMA_H


	)

33 #ifde
__lulus


38 
	~"m32f0xx.h
"

54 
ut32_t
 
DMA_PhBaAddr
;

56 
ut32_t
 
DMA_MemyBaAddr
;

58 
ut32_t
 
DMA_DIR
;

61 
ut32_t
 
DMA_BufrSize
;

65 
ut32_t
 
DMA_PhInc
;

68 
ut32_t
 
DMA_MemyInc
;

71 
ut32_t
 
DMA_PhDaSize
;

74 
ut32_t
 
DMA_MemyDaSize
;

77 
ut32_t
 
DMA_Mode
;

82 
ut32_t
 
DMA_Priܙy
;

85 
ut32_t
 
DMA_M2M
;

87 }
	tDMA_InTyDef
;

95 
	#IS_DMA_ALL_PERIPH
(
PERIPH
(((PERIPH=
DMA1_Chl1
) || \

96 ((
PERIPH
=
DMA1_Chl2
) || \

97 ((
PERIPH
=
DMA1_Chl3
) || \

98 ((
PERIPH
=
DMA1_Chl4
) || \

99 ((
PERIPH
=
DMA1_Chl5
) || \

100 ((
PERIPH
=
DMA1_Chl6
) || \

101 ((
PERIPH
=
DMA1_Chl7
))

	)

107 
	#DMA_DIR_PhSRC
 ((
ut32_t
)0x00000000)

	)

108 
	#DMA_DIR_PhDST
 
DMA_CCR_DIR


	)

110 
	#IS_DMA_DIR
(
DIR
(((DIR=
DMA_DIR_PhSRC
) || \

111 ((
DIR
=
DMA_DIR_PhDST
))

	)

120 
	#DMA_PhInc_Dib
 ((
ut32_t
)0x00000000)

	)

121 
	#DMA_PhInc_Eb
 
DMA_CCR_PINC


	)

123 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
(((STATE=
DMA_PhInc_Dib
) || \

124 ((
STATE
=
DMA_PhInc_Eb
))

	)

133 
	#DMA_MemyInc_Dib
 ((
ut32_t
)0x00000000)

	)

134 
	#DMA_MemyInc_Eb
 
DMA_CCR_MINC


	)

136 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
(((STATE=
DMA_MemyInc_Dib
) || \

137 ((
STATE
=
DMA_MemyInc_Eb
))

	)

146 
	#DMA_PhDaSize_By
 ((
ut32_t
)0x00000000)

	)

147 
	#DMA_PhDaSize_HfWd
 
DMA_CCR_PSIZE_0


	)

148 
	#DMA_PhDaSize_Wd
 
DMA_CCR_PSIZE_1


	)

150 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
(((SIZE=
DMA_PhDaSize_By
) || \

151 ((
SIZE
=
DMA_PhDaSize_HfWd
) || \

152 ((
SIZE
=
DMA_PhDaSize_Wd
))

	)

161 
	#DMA_MemyDaSize_By
 ((
ut32_t
)0x00000000)

	)

162 
	#DMA_MemyDaSize_HfWd
 
DMA_CCR_MSIZE_0


	)

163 
	#DMA_MemyDaSize_Wd
 
DMA_CCR_MSIZE_1


	)

165 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
(((SIZE=
DMA_MemyDaSize_By
) || \

166 ((
SIZE
=
DMA_MemyDaSize_HfWd
) || \

167 ((
SIZE
=
DMA_MemyDaSize_Wd
))

	)

176 
	#DMA_Mode_Nm
 ((
ut32_t
)0x00000000)

	)

177 
	#DMA_Mode_Ccur
 
DMA_CCR_CIRC


	)

179 
	#IS_DMA_MODE
(
MODE
(((MODE=
DMA_Mode_Nm
|| ((MODE=
DMA_Mode_Ccur
))

	)

188 
	#DMA_Priܙy_VyHigh
 
DMA_CCR_PL


	)

189 
	#DMA_Priܙy_High
 
DMA_CCR_PL_1


	)

190 
	#DMA_Priܙy_Medium
 
DMA_CCR_PL_0


	)

191 
	#DMA_Priܙy_Low
 ((
ut32_t
)0x00000000)

	)

193 
	#IS_DMA_PRIORITY
(
PRIORITY
(((PRIORITY=
DMA_Priܙy_VyHigh
) || \

194 ((
PRIORITY
=
DMA_Priܙy_High
) || \

195 ((
PRIORITY
=
DMA_Priܙy_Medium
) || \

196 ((
PRIORITY
=
DMA_Priܙy_Low
))

	)

205 
	#DMA_M2M_Dib
 ((
ut32_t
)0x00000000)

	)

206 
	#DMA_M2M_Eb
 
DMA_CCR_MEM2MEM


	)

208 
	#IS_DMA_M2M_STATE
(
STATE
(((STATE=
DMA_M2M_Dib
|| ((STATE=
DMA_M2M_Eb
))

	)

218 
	#DMA_IT_TC
 
DMA_CCR_TCIE


	)

219 
	#DMA_IT_HT
 
DMA_CCR_HTIE


	)

220 
	#DMA_IT_TE
 
DMA_CCR_TEIE


	)

222 
	#IS_DMA_CONFIG_IT
(
IT
((((IT& 0xFFFFFFF1=0x00&& ((IT!0x00))

	)

224 
	#DMA1_IT_GL1
 
DMA_ISR_GIF1


	)

225 
	#DMA1_IT_TC1
 
DMA_ISR_TCIF1


	)

226 
	#DMA1_IT_HT1
 
DMA_ISR_HTIF1


	)

227 
	#DMA1_IT_TE1
 
DMA_ISR_TEIF1


	)

228 
	#DMA1_IT_GL2
 
DMA_ISR_GIF2


	)

229 
	#DMA1_IT_TC2
 
DMA_ISR_TCIF2


	)

230 
	#DMA1_IT_HT2
 
DMA_ISR_HTIF2


	)

231 
	#DMA1_IT_TE2
 
DMA_ISR_TEIF2


	)

232 
	#DMA1_IT_GL3
 
DMA_ISR_GIF3


	)

233 
	#DMA1_IT_TC3
 
DMA_ISR_TCIF3


	)

234 
	#DMA1_IT_HT3
 
DMA_ISR_HTIF3


	)

235 
	#DMA1_IT_TE3
 
DMA_ISR_TEIF3


	)

236 
	#DMA1_IT_GL4
 
DMA_ISR_GIF4


	)

237 
	#DMA1_IT_TC4
 
DMA_ISR_TCIF4


	)

238 
	#DMA1_IT_HT4
 
DMA_ISR_HTIF4


	)

239 
	#DMA1_IT_TE4
 
DMA_ISR_TEIF4


	)

240 
	#DMA1_IT_GL5
 
DMA_ISR_GIF5


	)

241 
	#DMA1_IT_TC5
 
DMA_ISR_TCIF5


	)

242 
	#DMA1_IT_HT5
 
DMA_ISR_HTIF5


	)

243 
	#DMA1_IT_TE5
 
DMA_ISR_TEIF5


	)

244 
	#DMA1_IT_GL6
 
DMA_ISR_GIF6


	)

245 
	#DMA1_IT_TC6
 
DMA_ISR_TCIF6


	)

246 
	#DMA1_IT_HT6
 
DMA_ISR_HTIF6


	)

247 
	#DMA1_IT_TE6
 
DMA_ISR_TEIF6


	)

248 
	#DMA1_IT_GL7
 
DMA_ISR_GIF7


	)

249 
	#DMA1_IT_TC7
 
DMA_ISR_TCIF7


	)

250 
	#DMA1_IT_HT7
 
DMA_ISR_HTIF7


	)

251 
	#DMA1_IT_TE7
 
DMA_ISR_TEIF7


	)

253 
	#IS_DMA_CLEAR_IT
(
IT
((((IT& 0xF0000000=0x00&& ((IT!0x00))

	)

255 
	#IS_DMA_GET_IT
(
IT
(((IT=
DMA1_IT_GL1
|| ((IT=
DMA1_IT_TC1
) || \

256 ((
IT
=
DMA1_IT_HT1
|| ((IT=
DMA1_IT_TE1
) || \

257 ((
IT
=
DMA1_IT_GL2
|| ((IT=
DMA1_IT_TC2
) || \

258 ((
IT
=
DMA1_IT_HT2
|| ((IT=
DMA1_IT_TE2
) || \

259 ((
IT
=
DMA1_IT_GL3
|| ((IT=
DMA1_IT_TC3
) || \

260 ((
IT
=
DMA1_IT_HT3
|| ((IT=
DMA1_IT_TE3
) || \

261 ((
IT
=
DMA1_IT_GL4
|| ((IT=
DMA1_IT_TC4
) || \

262 ((
IT
=
DMA1_IT_HT4
|| ((IT=
DMA1_IT_TE4
) || \

263 ((
IT
=
DMA1_IT_GL5
|| ((IT=
DMA1_IT_TC5
) || \

264 ((
IT
=
DMA1_IT_HT5
|| ((IT=
DMA1_IT_TE5
) || \

265 ((
IT
=
DMA1_IT_GL6
|| ((IT=
DMA1_IT_TC6
) || \

266 ((
IT
=
DMA1_IT_HT6
|| ((IT=
DMA1_IT_TE6
) || \

267 ((
IT
=
DMA1_IT_GL7
|| ((IT=
DMA1_IT_TC7
) || \

268 ((
IT
=
DMA1_IT_HT7
|| ((IT=
DMA1_IT_TE7
))

	)

277 
	#DMA1_FLAG_GL1
 
DMA_ISR_GIF1


	)

278 
	#DMA1_FLAG_TC1
 
DMA_ISR_TCIF1


	)

279 
	#DMA1_FLAG_HT1
 
DMA_ISR_HTIF1


	)

280 
	#DMA1_FLAG_TE1
 
DMA_ISR_TEIF1


	)

281 
	#DMA1_FLAG_GL2
 
DMA_ISR_GIF2


	)

282 
	#DMA1_FLAG_TC2
 
DMA_ISR_TCIF2


	)

283 
	#DMA1_FLAG_HT2
 
DMA_ISR_HTIF2


	)

284 
	#DMA1_FLAG_TE2
 
DMA_ISR_TEIF2


	)

285 
	#DMA1_FLAG_GL3
 
DMA_ISR_GIF3


	)

286 
	#DMA1_FLAG_TC3
 
DMA_ISR_TCIF3


	)

287 
	#DMA1_FLAG_HT3
 
DMA_ISR_HTIF3


	)

288 
	#DMA1_FLAG_TE3
 
DMA_ISR_TEIF3


	)

289 
	#DMA1_FLAG_GL4
 
DMA_ISR_GIF4


	)

290 
	#DMA1_FLAG_TC4
 
DMA_ISR_TCIF4


	)

291 
	#DMA1_FLAG_HT4
 
DMA_ISR_HTIF4


	)

292 
	#DMA1_FLAG_TE4
 
DMA_ISR_TEIF4


	)

293 
	#DMA1_FLAG_GL5
 
DMA_ISR_GIF5


	)

294 
	#DMA1_FLAG_TC5
 
DMA_ISR_TCIF5


	)

295 
	#DMA1_FLAG_HT5
 
DMA_ISR_HTIF5


	)

296 
	#DMA1_FLAG_TE5
 
DMA_ISR_TEIF5


	)

297 
	#DMA1_FLAG_GL6
 
DMA_ISR_GIF6


	)

298 
	#DMA1_FLAG_TC6
 
DMA_ISR_TCIF6


	)

299 
	#DMA1_FLAG_HT6
 
DMA_ISR_HTIF6


	)

300 
	#DMA1_FLAG_TE6
 
DMA_ISR_TEIF6


	)

301 
	#DMA1_FLAG_GL7
 
DMA_ISR_GIF7


	)

302 
	#DMA1_FLAG_TC7
 
DMA_ISR_TCIF7


	)

303 
	#DMA1_FLAG_HT7
 
DMA_ISR_HTIF7


	)

304 
	#DMA1_FLAG_TE7
 
DMA_ISR_TEIF7


	)

306 
	#IS_DMA_CLEAR_FLAG
(
FLAG
((((FLAG& 0xF0000000=0x00&& ((FLAG!0x00))

	)

308 
	#IS_DMA_GET_FLAG
(
FLAG
(((FLAG=
DMA1_FLAG_GL1
|| ((FLAG=
DMA1_FLAG_TC1
) || \

309 ((
FLAG
=
DMA1_FLAG_HT1
|| ((FLAG=
DMA1_FLAG_TE1
) || \

310 ((
FLAG
=
DMA1_FLAG_GL2
|| ((FLAG=
DMA1_FLAG_TC2
) || \

311 ((
FLAG
=
DMA1_FLAG_HT2
|| ((FLAG=
DMA1_FLAG_TE2
) || \

312 ((
FLAG
=
DMA1_FLAG_GL3
|| ((FLAG=
DMA1_FLAG_TC3
) || \

313 ((
FLAG
=
DMA1_FLAG_HT3
|| ((FLAG=
DMA1_FLAG_TE3
) || \

314 ((
FLAG
=
DMA1_FLAG_GL4
|| ((FLAG=
DMA1_FLAG_TC4
) || \

315 ((
FLAG
=
DMA1_FLAG_HT4
|| ((FLAG=
DMA1_FLAG_TE4
) || \

316 ((
FLAG
=
DMA1_FLAG_GL5
|| ((FLAG=
DMA1_FLAG_TC5
) || \

317 ((
FLAG
=
DMA1_FLAG_HT5
|| ((FLAG=
DMA1_FLAG_TE5
) || \

318 ((
FLAG
=
DMA1_FLAG_GL6
|| ((FLAG=
DMA1_FLAG_TC6
) || \

319 ((
FLAG
=
DMA1_FLAG_HT6
|| ((FLAG=
DMA1_FLAG_TE6
) || \

320 ((
FLAG
=
DMA1_FLAG_GL7
|| ((FLAG=
DMA1_FLAG_TC7
) || \

321 ((
FLAG
=
DMA1_FLAG_HT7
|| ((FLAG=
DMA1_FLAG_TE7
))

	)

331 
	#IS_DMA_BUFFER_SIZE
(
SIZE
(((SIZE>0x1&& ((SIZE< 0x10000))

	)

345 
DMA_DeIn
(
DMA_Chl_TyDef
* 
DMAy_Chlx
);

348 
DMA_In
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
DMA_InTyDef
* 
DMA_InSu
);

349 
DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
);

350 
DMA_Cmd
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
FuniڮS
 
NewS
);

353 
DMA_SCuDaCou
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
ut16_t
 
DaNumb
);

354 
ut16_t
 
DMA_GCuDaCou
(
DMA_Chl_TyDef
* 
DMAy_Chlx
);

357 
DMA_ITCfig
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
);

358 
FgStus
 
DMA_GFgStus
(
ut32_t
 
DMA_FLAG
);

359 
DMA_CˬFg
(
ut32_t
 
DMA_FLAG
);

360 
ITStus
 
DMA_GITStus
(
ut32_t
 
DMA_IT
);

361 
DMA_CˬITPdgB
(
ut32_t
 
DMA_IT
);

363 #ifde
__lulus


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_exti.h

30 #ide
__STM32F0XX_EXTI_H


31 
	#__STM32F0XX_EXTI_H


	)

33 #ifde
__lulus


38 
	~"m32f0xx.h
"

55 
EXTI_Mode_Iru
 = 0x00,

56 
EXTI_Mode_Evt
 = 0x04

57 }
	tEXTIMode_TyDef
;

59 
	#IS_EXTI_MODE
(
MODE
(((MODE=
EXTI_Mode_Iru
|| ((MODE=
EXTI_Mode_Evt
))

	)

67 
EXTI_Trigg_Risg
 = 0x08,

68 
EXTI_Trigg_Flg
 = 0x0C,

69 
EXTI_Trigg_Risg_Flg
 = 0x10

70 }
	tEXTITrigg_TyDef
;

72 
	#IS_EXTI_TRIGGER
(
TRIGGER
(((TRIGGER=
EXTI_Trigg_Risg
) || \

73 ((
TRIGGER
=
EXTI_Trigg_Flg
) || \

74 ((
TRIGGER
=
EXTI_Trigg_Risg_Flg
))

	)

81 
ut32_t
 
EXTI_Le
;

84 
EXTIMode_TyDef
 
EXTI_Mode
;

87 
EXTITrigg_TyDef
 
EXTI_Trigg
;

90 
FuniڮS
 
EXTI_LeCmd
;

92 }
	tEXTI_InTyDef
;

103 
	#EXTI_Le0
 ((
ut32_t
)0x00000001

	)

104 
	#EXTI_Le1
 ((
ut32_t
)0x00000002

	)

105 
	#EXTI_Le2
 ((
ut32_t
)0x00000004

	)

106 
	#EXTI_Le3
 ((
ut32_t
)0x00000008

	)

107 
	#EXTI_Le4
 ((
ut32_t
)0x00000010

	)

108 
	#EXTI_Le5
 ((
ut32_t
)0x00000020

	)

109 
	#EXTI_Le6
 ((
ut32_t
)0x00000040

	)

110 
	#EXTI_Le7
 ((
ut32_t
)0x00000080

	)

111 
	#EXTI_Le8
 ((
ut32_t
)0x00000100

	)

112 
	#EXTI_Le9
 ((
ut32_t
)0x00000200

	)

113 
	#EXTI_Le10
 ((
ut32_t
)0x00000400

	)

114 
	#EXTI_Le11
 ((
ut32_t
)0x00000800

	)

115 
	#EXTI_Le12
 ((
ut32_t
)0x00001000

	)

116 
	#EXTI_Le13
 ((
ut32_t
)0x00002000

	)

117 
	#EXTI_Le14
 ((
ut32_t
)0x00004000

	)

118 
	#EXTI_Le15
 ((
ut32_t
)0x00008000

	)

119 
	#EXTI_Le16
 ((
ut32_t
)0x00010000

	)

122 
	#EXTI_Le17
 ((
ut32_t
)0x00020000

	)

125 
	#EXTI_Le18
 ((
ut32_t
)0x00040000

	)

129 
	#EXTI_Le19
 ((
ut32_t
)0x00080000

	)

132 
	#EXTI_Le20
 ((
ut32_t
)0x00100000

	)

136 
	#EXTI_Le21
 ((
ut32_t
)0x00200000

	)

140 
	#EXTI_Le22
 ((
ut32_t
)0x00400000

	)

144 
	#EXTI_Le23
 ((
ut32_t
)0x00800000

	)

147 
	#EXTI_Le25
 ((
ut32_t
)0x02000000

	)

150 
	#EXTI_Le26
 ((
ut32_t
)0x04000000

	)

154 
	#EXTI_Le27
 ((
ut32_t
)0x08000000

	)

158 
	#EXTI_Le31
 ((
ut32_t
)0x80000000

	)

162 
	#IS_EXTI_LINE
(
LINE
((((LINE& (
ut32_t
)0x71000000=0x00&& ((LINE!(
ut16_t
)0x00))

	)

164 
	#IS_GET_EXTI_LINE
(
LINE
(((LINE=
EXTI_Le0
|| ((LINE=
EXTI_Le1
) || \

165 ((
LINE
=
EXTI_Le2
|| ((LINE=
EXTI_Le3
) || \

166 ((
LINE
=
EXTI_Le4
|| ((LINE=
EXTI_Le5
) || \

167 ((
LINE
=
EXTI_Le6
|| ((LINE=
EXTI_Le7
) || \

168 ((
LINE
=
EXTI_Le8
|| ((LINE=
EXTI_Le9
) || \

169 ((
LINE
=
EXTI_Le10
|| ((LINE=
EXTI_Le11
) || \

170 ((
LINE
=
EXTI_Le12
|| ((LINE=
EXTI_Le13
) || \

171 ((
LINE
=
EXTI_Le14
|| ((LINE=
EXTI_Le15
) || \

172 ((
LINE
=
EXTI_Le16
|| ((LINE=
EXTI_Le17
) || \

173 ((
LINE
=
EXTI_Le18
|| ((LINE=
EXTI_Le19
) || \

174 ((
LINE
=
EXTI_Le20
|| ((LINE=
EXTI_Le21
) || \

175 ((
LINE
=
EXTI_Le22
|| ((LINE=
EXTI_Le23
) || \

176 ((
LINE
=
EXTI_Le25
|| ((LINE=
EXTI_Le26
) || \

177 ((
LINE
=
EXTI_Le27
|| ((LINE=
EXTI_Le31
))

	)

190 
EXTI_DeIn
();

193 
EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
);

194 
EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
);

195 
EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
);

198 
FgStus
 
EXTI_GFgStus
(
ut32_t
 
EXTI_Le
);

199 
EXTI_CˬFg
(
ut32_t
 
EXTI_Le
);

200 
ITStus
 
EXTI_GITStus
(
ut32_t
 
EXTI_Le
);

201 
EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
);

203 #ifde
__lulus


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_flash.h

30 #ide
__STM32F0XX_FLASH_H


31 
	#__STM32F0XX_FLASH_H


	)

33 #ifde
__lulus


38 
	~"m32f0xx.h
"

55 
FLASH_BUSY
 = 1,

56 
FLASH_ERROR_WRP
,

57 
FLASH_ERROR_PROGRAM
,

58 
FLASH_COMPLETE
,

59 
FLASH_TIMEOUT


60 }
	tFLASH_Stus
;

71 
	#FLASH_Lcy_0
 ((
ut32_t
)0x00000000

	)

72 
	#FLASH_Lcy_1
 
FLASH_ACR_LATENCY


	)

74 
	#IS_FLASH_LATENCY
(
LATENCY
(((LATENCY=
FLASH_Lcy_0
) || \

75 ((
LATENCY
=
FLASH_Lcy_1
))

	)

84 
	#FLASH_IT_EOP
 
FLASH_CR_EOPIE


	)

85 
	#FLASH_IT_ERR
 
FLASH_CR_ERRIE


	)

86 
	#IS_FLASH_IT
(
IT
((((IT& (
ut32_t
)0xFFFFEBFF=0x00000000&& (((IT!0x00000000)))

	)

94 #ide
STM32F072


95 
	#IS_FLASH_PROGRAM_ADDRESS
(
ADDRESS
(((ADDRESS>0x08000000&& ((ADDRESS<0x0800FFFF))

	)

97 
	#IS_FLASH_PROGRAM_ADDRESS
(
ADDRESS
(((ADDRESS>0x08000000&& ((ADDRESS<0x0801FFFF))

	)

106 
	#IS_OB_DATA_ADDRESS
(
ADDRESS
(((ADDRESS=0x1FFFF804|| ((ADDRESS=0x1FFFF806))

	)

116 #ide
STM32F072


118 
	#OB_WRP_Pages0to3
 ((
ut32_t
)0x00000001

	)

119 
	#OB_WRP_Pages4to7
 ((
ut32_t
)0x00000002

	)

120 
	#OB_WRP_Pages8to11
 ((
ut32_t
)0x00000004

	)

121 
	#OB_WRP_Pages12to15
 ((
ut32_t
)0x00000008

	)

122 
	#OB_WRP_Pages16to19
 ((
ut32_t
)0x00000010

	)

123 
	#OB_WRP_Pages20to23
 ((
ut32_t
)0x00000020

	)

124 
	#OB_WRP_Pages24to27
 ((
ut32_t
)0x00000040

	)

125 
	#OB_WRP_Pages28to31
 ((
ut32_t
)0x00000080

	)

126 
	#OB_WRP_Pages32to35
 ((
ut32_t
)0x00000100

	)

127 
	#OB_WRP_Pages36to39
 ((
ut32_t
)0x00000200

	)

128 
	#OB_WRP_Pages40to43
 ((
ut32_t
)0x00000400

	)

129 
	#OB_WRP_Pages44to47
 ((
ut32_t
)0x00000800

	)

130 
	#OB_WRP_Pages48to51
 ((
ut32_t
)0x00001000

	)

131 
	#OB_WRP_Pages52to55
 ((
ut32_t
)0x00002000

	)

132 
	#OB_WRP_Pages56to59
 ((
ut32_t
)0x00004000

	)

133 
	#OB_WRP_Pages60to63
 ((
ut32_t
)0x00008000

	)

135 
	#OB_WRP_APages
 ((
ut32_t
)0x0000FFFF

	)

137 
	#IS_OB_WRP
(
PAGE
(((PAGE!0x0000000))

	)

141 
	#OB_WRP_Pages0to1
 ((
ut32_t
)0x00000001

	)

142 
	#OB_WRP_Pages2to3
 ((
ut32_t
)0x00000002

	)

143 
	#OB_WRP_Pages4to5
 ((
ut32_t
)0x00000004

	)

144 
	#OB_WRP_Pages6to7
 ((
ut32_t
)0x00000008

	)

145 
	#OB_WRP_Pages8to9
 ((
ut32_t
)0x00000010

	)

146 
	#OB_WRP_Pages10to11
 ((
ut32_t
)0x00000020

	)

147 
	#OB_WRP_Pages12to13
 ((
ut32_t
)0x00000040

	)

148 
	#OB_WRP_Pages14to15
 ((
ut32_t
)0x00000080

	)

149 
	#OB_WRP_Pages16to17
 ((
ut32_t
)0x00000100

	)

150 
	#OB_WRP_Pages18to19
 ((
ut32_t
)0x00000200

	)

151 
	#OB_WRP_Pages20to21
 ((
ut32_t
)0x00000400

	)

152 
	#OB_WRP_Pages22to23
 ((
ut32_t
)0x00000800

	)

153 
	#OB_WRP_Pages24to25
 ((
ut32_t
)0x00001000

	)

154 
	#OB_WRP_Pages26to27
 ((
ut32_t
)0x00002000

	)

155 
	#OB_WRP_Pages28to29
 ((
ut32_t
)0x00004000

	)

156 
	#OB_WRP_Pages30to31
 ((
ut32_t
)0x00008000

	)

157 
	#OB_WRP_Pages32to33
 ((
ut32_t
)0x00010000

	)

158 
	#OB_WRP_Pages34to35
 ((
ut32_t
)0x00020000

	)

159 
	#OB_WRP_Pages36to37
 ((
ut32_t
)0x00040000

	)

160 
	#OB_WRP_Pages38to39
 ((
ut32_t
)0x00080000

	)

161 
	#OB_WRP_Pages40to41
 ((
ut32_t
)0x00100000

	)

162 
	#OB_WRP_Pages42to43
 ((
ut32_t
)0x00200000

	)

163 
	#OB_WRP_Pages44to45
 ((
ut32_t
)0x00400000

	)

164 
	#OB_WRP_Pages46to47
 ((
ut32_t
)0x00800000

	)

165 
	#OB_WRP_Pages48to49
 ((
ut32_t
)0x01000000

	)

166 
	#OB_WRP_Pages50to51
 ((
ut32_t
)0x02000000

	)

167 
	#OB_WRP_Pages52to53
 ((
ut32_t
)0x04000000

	)

168 
	#OB_WRP_Pages54to55
 ((
ut32_t
)0x08000000

	)

169 
	#OB_WRP_Pages56to57
 ((
ut32_t
)0x10000000

	)

170 
	#OB_WRP_Pages58to59
 ((
ut32_t
)0x20000000

	)

171 
	#OB_WRP_Pages60to61
 ((
ut32_t
)0x40000000

	)

172 
	#OB_WRP_Pages62to63
 ((
ut32_t
)0x80000000

	)

174 
	#OB_WRP_APages
 ((
ut32_t
)0xFFFFFFFF

	)

176 
	#IS_OB_WRP
(
PAGE
(((PAGE!0x0000000))

	)

191 
	#OB_RDP_Lev_0
 ((
ut8_t
)0xAA)

	)

192 
	#OB_RDP_Lev_1
 ((
ut8_t
)0xBB)

	)

196 
	#IS_OB_RDP
(
LEVEL
(((LEVEL=
OB_RDP_Lev_0
)||\

197 ((
LEVEL
=
OB_RDP_Lev_1
))

	)

207 
	#OB_IWDG_SW
 ((
ut8_t
)0x01

	)

208 
	#OB_IWDG_HW
 ((
ut8_t
)0x00

	)

209 
	#IS_OB_IWDG_SOURCE
(
SOURCE
(((SOURCE=
OB_IWDG_SW
|| ((SOURCE=
OB_IWDG_HW
))

	)

219 
	#OB_STOP_NoRST
 ((
ut8_t
)0x02

	)

220 
	#OB_STOP_RST
 ((
ut8_t
)0x00

	)

221 
	#IS_OB_STOP_SOURCE
(
SOURCE
(((SOURCE=
OB_STOP_NoRST
|| ((SOURCE=
OB_STOP_RST
))

	)

231 
	#OB_STDBY_NoRST
 ((
ut8_t
)0x04

	)

232 
	#OB_STDBY_RST
 ((
ut8_t
)0x00

	)

233 
	#IS_OB_STDBY_SOURCE
(
SOURCE
(((SOURCE=
OB_STDBY_NoRST
|| ((SOURCE=
OB_STDBY_RST
))

	)

243 
	#OB_BOOT1_RESET
 ((
ut8_t
)0x00

	)

244 
	#OB_BOOT1_SET
 ((
ut8_t
)0x10

	)

245 
	#IS_OB_BOOT1
(
BOOT1
(((BOOT1=
OB_BOOT1_RESET
|| ((BOOT1=
OB_BOOT1_SET
))

	)

255 
	#OB_BOOT0_RESET
 ((
ut8_t
)0x00

	)

256 
	#OB_BOOT0_SET
 ((
ut8_t
)0x08

	)

257 
	#IS_OB_BOOT0
(
BOOT0
(((BOOT0=
OB_BOOT0_RESET
|| ((BOOT0=
OB_BOOT0_SET
))

	)

267 
	#OB_BOOT0_SW
 ((
ut8_t
)0x00

	)

268 
	#OB_BOOT0_HW
 ((
ut8_t
)0x80

	)

269 
	#IS_OB_BOOT0SW
(
BOOT0
(((BOOT0=
OB_BOOT0_SW
|| ((BOOT0=
OB_BOOT0_HW
))

	)

279 
	#OB_VDDA_ANALOG_ON
 ((
ut8_t
)0x20

	)

280 
	#OB_VDDA_ANALOG_OFF
 ((
ut8_t
)0x00

	)

282 
	#IS_OB_VDDA_ANALOG
(
ANALOG
(((ANALOG=
OB_VDDA_ANALOG_ON
|| ((ANALOG=
OB_VDDA_ANALOG_OFF
))

	)

292 
	#OB_SRAM_PARITY_SET
 ((
ut8_t
)0x00

	)

293 
	#OB_SRAM_PARITY_RESET
 ((
ut8_t
)0x40

	)

295 
	#IS_OB_SRAM_PARITY
(
PARITY
(((PARITY=
OB_SRAM_PARITY_SET
|| ((PARITY=
OB_SRAM_PARITY_RESET
))

	)

305 
	#FLASH_FLAG_BSY
 
FLASH_SR_BSY


	)

306 
	#FLASH_FLAG_PGERR
 
FLASH_SR_PGERR


	)

307 
	#FLASH_FLAG_WRPERR
 
FLASH_SR_WRPERR


	)

308 
	#FLASH_FLAG_EOP
 
FLASH_SR_EOP


	)

310 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFFCB=0x00000000&& ((FLAG!0x00000000))

	)

312 
	#IS_FLASH_GET_FLAG
(
FLAG
(((FLAG=
FLASH_FLAG_BSY
|| ((FLAG=
FLASH_FLAG_PGERR
) || \

313 ((
FLAG
=
FLASH_FLAG_WRPERR
|| ((FLAG=
FLASH_FLAG_EOP
))

	)

321 
	#FLASH_ER_PRG_TIMEOUT
 ((
ut32_t
)0x000B0000)

	)

330 
	#FLASH_WRPr_Pages0to3
 
OB_WRP_Pages0to3


	)

331 
	#FLASH_WRPr_Pages4to7
 
OB_WRP_Pages4to7


	)

332 
	#FLASH_WRPr_Pages8to11
 
OB_WRP_Pages8to11


	)

333 
	#FLASH_WRPr_Pages12to15
 
OB_WRP_Pages12to15


	)

334 
	#FLASH_WRPr_Pages16to19
 
OB_WRP_Pages16to19


	)

335 
	#FLASH_WRPr_Pages20to23
 
OB_WRP_Pages20to23


	)

336 
	#FLASH_WRPr_Pages24to27
 
OB_WRP_Pages24to27


	)

337 
	#FLASH_WRPr_Pages28to31
 
OB_WRP_Pages28to31


	)

338 
	#FLASH_WRPr_Pages32to35
 
OB_WRP_Pages32to35


	)

339 
	#FLASH_WRPr_Pages36to39
 
OB_WRP_Pages36to39


	)

340 
	#FLASH_WRPr_Pages40to43
 
OB_WRP_Pages40to21


	)

341 
	#FLASH_WRPr_Pages44to47
 
OB_WRP_Pages44to23


	)

342 
	#FLASH_WRPr_Pages48to51
 
OB_WRP_Pages48to51


	)

343 
	#FLASH_WRPr_Pages52to55
 
OB_WRP_Pages52to55


	)

344 
	#FLASH_WRPr_Pages56to59
 
OB_WRP_Pages56to59


	)

345 
	#FLASH_WRPr_Pages60to63
 
OB_WRP_Pages60to63


	)

348 
	#FLASH_WRPr_APages
 
OB_WRP_APages


	)

364 
FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
);

365 
FLASH_PtchBufrCmd
(
FuniڮS
 
NewS
);

366 
FgStus
 
FLASH_GPtchBufrStus
();

369 
FLASH_Uock
();

370 
FLASH_Lock
();

371 
FLASH_Stus
 
FLASH_EPage
(
ut32_t
 
Page_Addss
);

372 
FLASH_Stus
 
FLASH_EAPages
();

373 
FLASH_Stus
 
FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
);

374 
FLASH_Stus
 
FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
);

377 
FLASH_OB_Uock
();

378 
FLASH_OB_Lock
();

379 
FLASH_OB_Launch
();

380 
FLASH_Stus
 
FLASH_OB_E
();

381 
FLASH_Stus
 
FLASH_OB_EbWRP
(
ut32_t
 
OB_WRP
);

382 
FLASH_Stus
 
FLASH_OB_RDPCfig
(
ut8_t
 
OB_RDP
);

383 
FLASH_Stus
 
FLASH_OB_UrCfig
(
ut8_t
 
OB_IWDG
, ut8_
OB_STOP
, ut8_
OB_STDBY
);

384 
FLASH_Stus
 
FLASH_OB_BOOTCfig
(
ut8_t
 
OB_BOOT1
);

385 
FLASH_Stus
 
FLASH_OB_BOOT0Cfig
(
ut8_t
 
OB_BOOT0
);

386 
FLASH_Stus
 
FLASH_OB_BOOT0SWCfig
(
ut8_t
 
OB_BOOT0SW
);

387 
FLASH_Stus
 
FLASH_OB_VDDACfig
(
ut8_t
 
OB_VDDA_ANALOG
);

388 
FLASH_Stus
 
FLASH_OB_SRAMPyCfig
(
ut8_t
 
OB_SRAM_Py
);

389 
FLASH_Stus
 
FLASH_OB_WreUr
(
ut8_t
 
OB_USER
);

390 
FLASH_Stus
 
FLASH_OB_ProgmDa
(
ut32_t
 
Addss
, 
ut8_t
 
Da
);

391 
ut8_t
 
FLASH_OB_GUr
();

392 
ut32_t
 
FLASH_OB_GWRP
();

393 
FgStus
 
FLASH_OB_GRDP
();

396 
FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
);

397 
FgStus
 
FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
);

398 
FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
);

399 
FLASH_Stus
 
FLASH_GStus
();

400 
FLASH_Stus
 
FLASH_WaFLaOti
(
ut32_t
 
Timeout
);

405 
	#FLASH_EOiBys
 
FLASH_OB_E


	)

406 
	#FLASH_EbWrePrei
 
FLASH_OB_EbWRP


	)

407 
	#FLASH_UrOiByCfig
 
FLASH_OB_UrCfig


	)

408 
	#FLASH_ProgmOiByDa
 
FLASH_OB_ProgmDa


	)

409 
	#FLASH_GUrOiBy
 
FLASH_OB_GUr


	)

410 
	#FLASH_GWrePreiOiBy
 
FLASH_OB_GWRP


	)

416 #ifde
__lulus


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_gpio.h

30 #ide
__STM32F0XX_GPIO_H


31 
	#__STM32F0XX_GPIO_H


	)

33 #ifde
__lulus


38 
	~"m32f0xx.h
"

49 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
(((PERIPH=
GPIOA
) || \

50 ((
PERIPH
=
GPIOB
) || \

51 ((
PERIPH
=
GPIOC
) || \

52 ((
PERIPH
=
GPIOD
) || \

53 ((
PERIPH
=
GPIOE
) || \

54 ((
PERIPH
=
GPIOF
))

	)

56 
	#IS_GPIO_LIST_PERIPH
(
PERIPH
(((PERIPH=
GPIOA
) || \

57 ((
PERIPH
=
GPIOB
))

	)

64 
GPIO_Mode_IN
 = 0x00,

65 
GPIO_Mode_OUT
 = 0x01,

66 
GPIO_Mode_AF
 = 0x02,

67 
GPIO_Mode_AN
 = 0x03

68 }
	tGPIOMode_TyDef
;

70 
	#IS_GPIO_MODE
(
MODE
(((MODE=
GPIO_Mode_IN
)|| ((MODE=
GPIO_Mode_OUT
) || \

71 ((
MODE
=
GPIO_Mode_AF
)|| ((MODE=
GPIO_Mode_AN
))

	)

81 
GPIO_OTy_PP
 = 0x00,

82 
GPIO_OTy_OD
 = 0x01

83 }
	tGPIOOTy_TyDef
;

85 
	#IS_GPIO_OTYPE
(
OTYPE
(((OTYPE=
GPIO_OTy_PP
|| ((OTYPE=
GPIO_OTy_OD
))

	)

96 
GPIO_Sed_Lev_1
 = 0x00,

97 
GPIO_Sed_Lev_2
 = 0x01,

98 
GPIO_Sed_Lev_3
 = 0x03

99 }
	tGPIOSed_TyDef
;

101 
	#IS_GPIO_SPEED
(
SPEED
(((SPEED=
GPIO_Sed_Lev_1
|| ((SPEED=
GPIO_Sed_Lev_2
) || \

102 ((
SPEED
=
GPIO_Sed_Lev_3
))

	)

112 
GPIO_PuPd_NOPULL
 = 0x00,

113 
GPIO_PuPd_UP
 = 0x01,

114 
GPIO_PuPd_DOWN
 = 0x02

115 }
	tGPIOPuPd_TyDef
;

117 
	#IS_GPIO_PUPD
(
PUPD
(((PUPD=
GPIO_PuPd_NOPULL
|| ((PUPD=
GPIO_PuPd_UP
) || \

118 ((
PUPD
=
GPIO_PuPd_DOWN
))

	)

128 
B_RESET
 = 0,

129 
B_SET


130 }
	tBAi
;

132 
	#IS_GPIO_BIT_ACTION
(
ACTION
(((ACTION=
B_RESET
|| ((ACTION=
B_SET
))

	)

142 
ut32_t
 
GPIO_P
;

145 
GPIOMode_TyDef
 
GPIO_Mode
;

148 
GPIOSed_TyDef
 
GPIO_Sed
;

151 
GPIOOTy_TyDef
 
GPIO_OTy
;

154 
GPIOPuPd_TyDef
 
GPIO_PuPd
;

156 }
	tGPIO_InTyDef
;

167 
	#GPIO_P_0
 ((
ut16_t
)0x0001

	)

168 
	#GPIO_P_1
 ((
ut16_t
)0x0002

	)

169 
	#GPIO_P_2
 ((
ut16_t
)0x0004

	)

170 
	#GPIO_P_3
 ((
ut16_t
)0x0008

	)

171 
	#GPIO_P_4
 ((
ut16_t
)0x0010

	)

172 
	#GPIO_P_5
 ((
ut16_t
)0x0020

	)

173 
	#GPIO_P_6
 ((
ut16_t
)0x0040

	)

174 
	#GPIO_P_7
 ((
ut16_t
)0x0080

	)

175 
	#GPIO_P_8
 ((
ut16_t
)0x0100

	)

176 
	#GPIO_P_9
 ((
ut16_t
)0x0200

	)

177 
	#GPIO_P_10
 ((
ut16_t
)0x0400

	)

178 
	#GPIO_P_11
 ((
ut16_t
)0x0800

	)

179 
	#GPIO_P_12
 ((
ut16_t
)0x1000

	)

180 
	#GPIO_P_13
 ((
ut16_t
)0x2000

	)

181 
	#GPIO_P_14
 ((
ut16_t
)0x4000

	)

182 
	#GPIO_P_15
 ((
ut16_t
)0x8000

	)

183 
	#GPIO_P_A
 ((
ut16_t
)0xFFFF

	)

185 
	#IS_GPIO_PIN
(
PIN
((PIN!(
ut16_t
)0x00)

	)

187 
	#IS_GET_GPIO_PIN
(
PIN
(((PIN=
GPIO_P_0
) || \

188 ((
PIN
=
GPIO_P_1
) || \

189 ((
PIN
=
GPIO_P_2
) || \

190 ((
PIN
=
GPIO_P_3
) || \

191 ((
PIN
=
GPIO_P_4
) || \

192 ((
PIN
=
GPIO_P_5
) || \

193 ((
PIN
=
GPIO_P_6
) || \

194 ((
PIN
=
GPIO_P_7
) || \

195 ((
PIN
=
GPIO_P_8
) || \

196 ((
PIN
=
GPIO_P_9
) || \

197 ((
PIN
=
GPIO_P_10
) || \

198 ((
PIN
=
GPIO_P_11
) || \

199 ((
PIN
=
GPIO_P_12
) || \

200 ((
PIN
=
GPIO_P_13
) || \

201 ((
PIN
=
GPIO_P_14
) || \

202 ((
PIN
=
GPIO_P_15
))

	)

211 
	#GPIO_PSour0
 ((
ut8_t
)0x00)

	)

212 
	#GPIO_PSour1
 ((
ut8_t
)0x01)

	)

213 
	#GPIO_PSour2
 ((
ut8_t
)0x02)

	)

214 
	#GPIO_PSour3
 ((
ut8_t
)0x03)

	)

215 
	#GPIO_PSour4
 ((
ut8_t
)0x04)

	)

216 
	#GPIO_PSour5
 ((
ut8_t
)0x05)

	)

217 
	#GPIO_PSour6
 ((
ut8_t
)0x06)

	)

218 
	#GPIO_PSour7
 ((
ut8_t
)0x07)

	)

219 
	#GPIO_PSour8
 ((
ut8_t
)0x08)

	)

220 
	#GPIO_PSour9
 ((
ut8_t
)0x09)

	)

221 
	#GPIO_PSour10
 ((
ut8_t
)0x0A)

	)

222 
	#GPIO_PSour11
 ((
ut8_t
)0x0B)

	)

223 
	#GPIO_PSour12
 ((
ut8_t
)0x0C)

	)

224 
	#GPIO_PSour13
 ((
ut8_t
)0x0D)

	)

225 
	#GPIO_PSour14
 ((
ut8_t
)0x0E)

	)

226 
	#GPIO_PSour15
 ((
ut8_t
)0x0F)

	)

228 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
GPIO_PSour0
) || \

229 ((
PINSOURCE
=
GPIO_PSour1
) || \

230 ((
PINSOURCE
=
GPIO_PSour2
) || \

231 ((
PINSOURCE
=
GPIO_PSour3
) || \

232 ((
PINSOURCE
=
GPIO_PSour4
) || \

233 ((
PINSOURCE
=
GPIO_PSour5
) || \

234 ((
PINSOURCE
=
GPIO_PSour6
) || \

235 ((
PINSOURCE
=
GPIO_PSour7
) || \

236 ((
PINSOURCE
=
GPIO_PSour8
) || \

237 ((
PINSOURCE
=
GPIO_PSour9
) || \

238 ((
PINSOURCE
=
GPIO_PSour10
) || \

239 ((
PINSOURCE
=
GPIO_PSour11
) || \

240 ((
PINSOURCE
=
GPIO_PSour12
) || \

241 ((
PINSOURCE
=
GPIO_PSour13
) || \

242 ((
PINSOURCE
=
GPIO_PSour14
) || \

243 ((
PINSOURCE
=
GPIO_PSour15
))

	)

255 
	#GPIO_AF_0
 ((
ut8_t
)0x00

	)

263 
	#GPIO_AF_1
 ((
ut8_t
)0x01

	)

269 
	#GPIO_AF_2
 ((
ut8_t
)0x02

	)

274 
	#GPIO_AF_3
 ((
ut8_t
)0x03

	)

279 
	#GPIO_AF_4
 ((
ut8_t
)0x04

	)

285 
	#GPIO_AF_5
 ((
ut8_t
)0x05

	)

291 
	#GPIO_AF_6
 ((
ut8_t
)0x06

	)

295 
	#GPIO_AF_7
 ((
ut8_t
)0x07

	)

297 
	#IS_GPIO_AF
(
AF
(((AF=
GPIO_AF_0
|| ((AF=
GPIO_AF_1
) || \

298 ((
AF
=
GPIO_AF_2
|| ((AF=
GPIO_AF_3
) || \

299 ((
AF
=
GPIO_AF_4
|| ((AF=
GPIO_AF_5
) || \

300 ((
AF
=
GPIO_AF_6
|| ((AF=
GPIO_AF_7
))

	)

310 
	#GPIO_Sed_2MHz
 
GPIO_Sed_Lev_1


	)

311 
	#GPIO_Sed_10MHz
 
GPIO_Sed_Lev_2


	)

312 
	#GPIO_Sed_50MHz
 
GPIO_Sed_Lev_3


	)

325 
GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
);

328 
GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
);

329 
GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
);

330 
GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

333 
ut8_t
 
GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

334 
ut16_t
 
GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
);

335 
ut8_t
 
GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

336 
ut16_t
 
GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
);

337 
GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

338 
GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

339 
GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
);

340 
GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
);

343 
GPIO_PAFCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_PSour
, 
ut8_t
 
GPIO_AF
);

345 #ifde
__lulus


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_i2c.h

30 #ide
__STM32F0XX_I2C_H


31 
	#__STM32F0XX_I2C_H


	)

33 #ifde
__lulus


38 
	~"m32f0xx.h
"

56 
ut32_t
 
I2C_Timg
;

59 
ut32_t
 
I2C_AlogFr
;

62 
ut32_t
 
I2C_DigFr
;

65 
ut32_t
 
I2C_Mode
;

68 
ut32_t
 
I2C_OwnAddss1
;

71 
ut32_t
 
I2C_Ack
;

74 
ut32_t
 
I2C_AcknowdgedAddss
;

76 }
	tI2C_InTyDef
;

85 
	#IS_I2C_ALL_PERIPH
(
PERIPH
(((PERIPH=
I2C1
) || \

86 ((
PERIPH
=
I2C2
))

	)

88 
	#IS_I2C_1_PERIPH
(
PERIPH
((PERIPH=
I2C1
)

	)

94 
	#I2C_AlogFr_Eb
 ((
ut32_t
)0x00000000)

	)

95 
	#I2C_AlogFr_Dib
 
I2C_CR1_ANFOFF


	)

97 
	#IS_I2C_ANALOG_FILTER
(
FILTER
(((FILTER=
I2C_AlogFr_Eb
) || \

98 ((
FILTER
=
I2C_AlogFr_Dib
))

	)

107 
	#IS_I2C_DIGITAL_FILTER
(
FILTER
((FILTER<0x0000000F)

	)

116 
	#I2C_Mode_I2C
 ((
ut32_t
)0x00000000)

	)

117 
	#I2C_Mode_SMBusDevi
 
I2C_CR1_SMBDEN


	)

118 
	#I2C_Mode_SMBusHo
 
I2C_CR1_SMBHEN


	)

120 
	#IS_I2C_MODE
(
MODE
(((MODE=
I2C_Mode_I2C
) || \

121 ((
MODE
=
I2C_Mode_SMBusDevi
) || \

122 ((
MODE
=
I2C_Mode_SMBusHo
))

	)

131 
	#I2C_Ack_Eb
 ((
ut32_t
)0x00000000)

	)

132 
	#I2C_Ack_Dib
 
I2C_CR2_NACK


	)

134 
	#IS_I2C_ACK
(
ACK
(((ACK=
I2C_Ack_Eb
) || \

135 ((
ACK
=
I2C_Ack_Dib
))

	)

144 
	#I2C_AcknowdgedAddss_7b
 ((
ut32_t
)0x00000000)

	)

145 
	#I2C_AcknowdgedAddss_10b
 
I2C_OAR1_OA1MODE


	)

147 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
(((ADDRESS=
I2C_AcknowdgedAddss_7b
) || \

148 ((
ADDRESS
=
I2C_AcknowdgedAddss_10b
))

	)

157 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
((ADDRESS1<(
ut32_t
)0x000003FF)

	)

166 
	#I2C_Dei_Tnsmr
 ((
ut16_t
)0x0000)

	)

167 
	#I2C_Dei_Reiv
 ((
ut16_t
)0x0400)

	)

169 
	#IS_I2C_DIRECTION
(
DIRECTION
(((DIRECTION=
I2C_Dei_Tnsmr
) || \

170 ((
DIRECTION
=
I2C_Dei_Reiv
))

	)

179 
	#I2C_DMAReq_Tx
 
I2C_CR1_TXDMAEN


	)

180 
	#I2C_DMAReq_Rx
 
I2C_CR1_RXDMAEN


	)

182 
	#IS_I2C_DMA_REQ
(
REQ
((((REQ& (
ut32_t
)0xFFFF3FFF=0x00&& ((REQ!0x00))

	)

191 
	#IS_I2C_SLAVE_ADDRESS
(
ADDRESS
((ADDRESS<(
ut16_t
)0x03FF)

	)

201 
	#IS_I2C_OWN_ADDRESS2
(
ADDRESS2
((ADDRESS2<(
ut16_t
)0x00FF)

	)

211 
	#I2C_OA2_NoMask
 ((
ut8_t
)0x00)

	)

212 
	#I2C_OA2_Mask01
 ((
ut8_t
)0x01)

	)

213 
	#I2C_OA2_Mask02
 ((
ut8_t
)0x02)

	)

214 
	#I2C_OA2_Mask03
 ((
ut8_t
)0x03)

	)

215 
	#I2C_OA2_Mask04
 ((
ut8_t
)0x04)

	)

216 
	#I2C_OA2_Mask05
 ((
ut8_t
)0x05)

	)

217 
	#I2C_OA2_Mask06
 ((
ut8_t
)0x06)

	)

218 
	#I2C_OA2_Mask07
 ((
ut8_t
)0x07)

	)

220 
	#IS_I2C_OWN_ADDRESS2_MASK
(
MASK
(((MASK=
I2C_OA2_NoMask
) || \

221 ((
MASK
=
I2C_OA2_Mask01
) || \

222 ((
MASK
=
I2C_OA2_Mask02
) || \

223 ((
MASK
=
I2C_OA2_Mask03
) || \

224 ((
MASK
=
I2C_OA2_Mask04
) || \

225 ((
MASK
=
I2C_OA2_Mask05
) || \

226 ((
MASK
=
I2C_OA2_Mask06
) || \

227 ((
MASK
=
I2C_OA2_Mask07
))

	)

237 
	#IS_I2C_TIMEOUT
(
TIMEOUT
((TIMEOUT<(
ut16_t
)0x0FFF)

	)

247 
	#I2C_Regi_CR1
 ((
ut8_t
)0x00)

	)

248 
	#I2C_Regi_CR2
 ((
ut8_t
)0x04)

	)

249 
	#I2C_Regi_OAR1
 ((
ut8_t
)0x08)

	)

250 
	#I2C_Regi_OAR2
 ((
ut8_t
)0x0C)

	)

251 
	#I2C_Regi_TIMINGR
 ((
ut8_t
)0x10)

	)

252 
	#I2C_Regi_TIMEOUTR
 ((
ut8_t
)0x14)

	)

253 
	#I2C_Regi_ISR
 ((
ut8_t
)0x18)

	)

254 
	#I2C_Regi_ICR
 ((
ut8_t
)0x1C)

	)

255 
	#I2C_Regi_PECR
 ((
ut8_t
)0x20)

	)

256 
	#I2C_Regi_RXDR
 ((
ut8_t
)0x24)

	)

257 
	#I2C_Regi_TXDR
 ((
ut8_t
)0x28)

	)

259 
	#IS_I2C_REGISTER
(
REGISTER
(((REGISTER=
I2C_Regi_CR1
) || \

260 ((
REGISTER
=
I2C_Regi_CR2
) || \

261 ((
REGISTER
=
I2C_Regi_OAR1
) || \

262 ((
REGISTER
=
I2C_Regi_OAR2
) || \

263 ((
REGISTER
=
I2C_Regi_TIMINGR
) || \

264 ((
REGISTER
=
I2C_Regi_TIMEOUTR
) || \

265 ((
REGISTER
=
I2C_Regi_ISR
) || \

266 ((
REGISTER
=
I2C_Regi_ICR
) || \

267 ((
REGISTER
=
I2C_Regi_PECR
) || \

268 ((
REGISTER
=
I2C_Regi_RXDR
) || \

269 ((
REGISTER
=
I2C_Regi_TXDR
))

	)

278 
	#I2C_IT_ERRI
 
I2C_CR1_ERRIE


	)

279 
	#I2C_IT_TCI
 
I2C_CR1_TCIE


	)

280 
	#I2C_IT_STOPI
 
I2C_CR1_STOPIE


	)

281 
	#I2C_IT_NACKI
 
I2C_CR1_NACKIE


	)

282 
	#I2C_IT_ADDRI
 
I2C_CR1_ADDRIE


	)

283 
	#I2C_IT_RXI
 
I2C_CR1_RXIE


	)

284 
	#I2C_IT_TXI
 
I2C_CR1_TXIE


	)

286 
	#IS_I2C_CONFIG_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFF01=0x00&& ((IT!0x00))

	)

296 
	#I2C_FLAG_TXE
 
I2C_ISR_TXE


	)

297 
	#I2C_FLAG_TXIS
 
I2C_ISR_TXIS


	)

298 
	#I2C_FLAG_RXNE
 
I2C_ISR_RXNE


	)

299 
	#I2C_FLAG_ADDR
 
I2C_ISR_ADDR


	)

300 
	#I2C_FLAG_NACKF
 
I2C_ISR_NACKF


	)

301 
	#I2C_FLAG_STOPF
 
I2C_ISR_STOPF


	)

302 
	#I2C_FLAG_TC
 
I2C_ISR_TC


	)

303 
	#I2C_FLAG_TCR
 
I2C_ISR_TCR


	)

304 
	#I2C_FLAG_BERR
 
I2C_ISR_BERR


	)

305 
	#I2C_FLAG_ARLO
 
I2C_ISR_ARLO


	)

306 
	#I2C_FLAG_OVR
 
I2C_ISR_OVR


	)

307 
	#I2C_FLAG_PECERR
 
I2C_ISR_PECERR


	)

308 
	#I2C_FLAG_TIMEOUT
 
I2C_ISR_TIMEOUT


	)

309 
	#I2C_FLAG_ALERT
 
I2C_ISR_ALERT


	)

310 
	#I2C_FLAG_BUSY
 
I2C_ISR_BUSY


	)

312 
	#IS_I2C_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFF4000=0x00&& ((FLAG!0x00))

	)

314 
	#IS_I2C_GET_FLAG
(
FLAG
(((FLAG=
I2C_FLAG_TXE
|| ((FLAG=
I2C_FLAG_TXIS
) || \

315 ((
FLAG
=
I2C_FLAG_RXNE
|| ((FLAG=
I2C_FLAG_ADDR
) || \

316 ((
FLAG
=
I2C_FLAG_NACKF
|| ((FLAG=
I2C_FLAG_STOPF
) || \

317 ((
FLAG
=
I2C_FLAG_TC
|| ((FLAG=
I2C_FLAG_TCR
) || \

318 ((
FLAG
=
I2C_FLAG_BERR
|| ((FLAG=
I2C_FLAG_ARLO
) || \

319 ((
FLAG
=
I2C_FLAG_OVR
|| ((FLAG=
I2C_FLAG_PECERR
) || \

320 ((
FLAG
=
I2C_FLAG_TIMEOUT
|| ((FLAG=
I2C_FLAG_ALERT
) || \

321 ((
FLAG
=
I2C_FLAG_BUSY
))

	)

332 
	#I2C_IT_TXIS
 
I2C_ISR_TXIS


	)

333 
	#I2C_IT_RXNE
 
I2C_ISR_RXNE


	)

334 
	#I2C_IT_ADDR
 
I2C_ISR_ADDR


	)

335 
	#I2C_IT_NACKF
 
I2C_ISR_NACKF


	)

336 
	#I2C_IT_STOPF
 
I2C_ISR_STOPF


	)

337 
	#I2C_IT_TC
 
I2C_ISR_TC


	)

338 
	#I2C_IT_TCR
 
I2C_ISR_TCR


	)

339 
	#I2C_IT_BERR
 
I2C_ISR_BERR


	)

340 
	#I2C_IT_ARLO
 
I2C_ISR_ARLO


	)

341 
	#I2C_IT_OVR
 
I2C_ISR_OVR


	)

342 
	#I2C_IT_PECERR
 
I2C_ISR_PECERR


	)

343 
	#I2C_IT_TIMEOUT
 
I2C_ISR_TIMEOUT


	)

344 
	#I2C_IT_ALERT
 
I2C_ISR_ALERT


	)

346 
	#IS_I2C_CLEAR_IT
(
IT
((((IT& (
ut32_t
)0xFFFFC001=0x00&& ((IT!0x00))

	)

348 
	#IS_I2C_GET_IT
(
IT
(((IT=
I2C_IT_TXIS
|| ((IT=
I2C_IT_RXNE
) || \

349 ((
IT
=
I2C_IT_ADDR
|| ((IT=
I2C_IT_NACKF
) || \

350 ((
IT
=
I2C_IT_STOPF
|| ((IT=
I2C_IT_TC
) || \

351 ((
IT
=
I2C_IT_TCR
|| ((IT=
I2C_IT_BERR
) || \

352 ((
IT
=
I2C_IT_ARLO
|| ((IT=
I2C_IT_OVR
) || \

353 ((
IT
=
I2C_IT_PECERR
|| ((IT=
I2C_IT_TIMEOUT
) || \

354 ((
IT
=
I2C_IT_ALERT
))

	)

365 
	#I2C_Rd_Mode
 
I2C_CR2_RELOAD


	)

366 
	#I2C_AutoEnd_Mode
 
I2C_CR2_AUTOEND


	)

367 
	#I2C_SoEnd_Mode
 ((
ut32_t
)0x00000000)

	)

370 
	#IS_RELOAD_END_MODE
(
MODE
(((MODE=
I2C_Rd_Mode
) || \

371 ((
MODE
=
I2C_AutoEnd_Mode
) || \

372 ((
MODE
=
I2C_SoEnd_Mode
))

	)

383 
	#I2C_No_SSt
 ((
ut32_t
)0x00000000)

	)

384 
	#I2C_Ge_St
 
I2C_CR2_STOP


	)

385 
	#I2C_Ge_S_Rd
 (
ut32_t
)(
I2C_CR2_START
 | 
I2C_CR2_RD_WRN
)

	)

386 
	#I2C_Ge_S_Wre
 
I2C_CR2_START


	)

389 
	#IS_START_STOP_MODE
(
MODE
(((MODE=
I2C_Ge_St
) || \

390 ((
MODE
=
I2C_Ge_S_Rd
) || \

391 ((
MODE
=
I2C_Ge_S_Wre
) || \

392 ((
MODE
=
I2C_No_SSt
))

	)

408 
I2C_DeIn
(
I2C_TyDef
* 
I2Cx
);

409 
I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
);

410 
I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
);

411 
I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

412 
I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
);

413 
I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
, 
FuniڮS
 
NewS
);

414 
I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

415 
I2C_StModeCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

416 
I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

417 
I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Addss
, 
ut8_t
 
Mask
);

418 
I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

419 
I2C_SveByCڌCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

420 
I2C_SveAddssCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Addss
);

421 
I2C_10BAddssgModeCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

424 
I2C_AutoEndCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

425 
I2C_RdCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

426 
I2C_NumbOfBysCfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Numb_Bys
);

427 
I2C_MaRequeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_Dei
);

428 
I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

429 
I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

430 
I2C_10BAddssHdCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

431 
I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

432 
ut8_t
 
I2C_GAddssMched
(
I2C_TyDef
* 
I2Cx
);

433 
ut16_t
 
I2C_GTnsrDei
(
I2C_TyDef
* 
I2Cx
);

434 
I2C_TnsrHdlg
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Addss
, 
ut8_t
 
Numb_Bys
, 
ut32_t
 
RdEndMode
, ut32_
SStMode
);

437 
I2C_SMBusA˹Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

438 
I2C_ClockTimeoutCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

439 
I2C_ExndedClockTimeoutCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

440 
I2C_IdClockTimeoutCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

441 
I2C_TimeoutACfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Timeout
);

442 
I2C_TimeoutBCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Timeout
);

443 
I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

444 
I2C_PECRequeCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

445 
ut8_t
 
I2C_GPEC
(
I2C_TyDef
* 
I2Cx
);

448 
ut32_t
 
I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
);

451 
I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
);

452 
ut8_t
 
I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
);

455 
I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_DMAReq
, 
FuniڮS
 
NewS
);

458 
FgStus
 
I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

459 
I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

460 
ITStus
 
I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

461 
I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

464 #ifde
__lulus


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_iwdg.h

30 #ide
__STM32F0XX_IWDG_H


31 
	#__STM32F0XX_IWDG_H


	)

33 #ifde
__lulus


38 
	~"m32f0xx.h
"

59 
	#IWDG_WreAcss_Eb
 ((
ut16_t
)0x5555)

	)

60 
	#IWDG_WreAcss_Dib
 ((
ut16_t
)0x0000)

	)

61 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
(((ACCESS=
IWDG_WreAcss_Eb
) || \

62 ((
ACCESS
=
IWDG_WreAcss_Dib
))

	)

71 
	#IWDG_Psr_4
 ((
ut8_t
)0x00)

	)

72 
	#IWDG_Psr_8
 ((
ut8_t
)0x01)

	)

73 
	#IWDG_Psr_16
 ((
ut8_t
)0x02)

	)

74 
	#IWDG_Psr_32
 ((
ut8_t
)0x03)

	)

75 
	#IWDG_Psr_64
 ((
ut8_t
)0x04)

	)

76 
	#IWDG_Psr_128
 ((
ut8_t
)0x05)

	)

77 
	#IWDG_Psr_256
 ((
ut8_t
)0x06)

	)

78 
	#IS_IWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
IWDG_Psr_4
) || \

79 ((
PRESCALER
=
IWDG_Psr_8
) || \

80 ((
PRESCALER
=
IWDG_Psr_16
) || \

81 ((
PRESCALER
=
IWDG_Psr_32
) || \

82 ((
PRESCALER
=
IWDG_Psr_64
) || \

83 ((
PRESCALER
=
IWDG_Psr_128
)|| \

84 ((
PRESCALER
=
IWDG_Psr_256
))

	)

93 
	#IWDG_FLAG_PVU
 
IWDG_SR_PVU


	)

94 
	#IWDG_FLAG_RVU
 
IWDG_SR_RVU


	)

95 
	#IWDG_FLAG_WVU
 
IWDG_SR_WVU


	)

96 
	#IS_IWDG_FLAG
(
FLAG
(((FLAG=
IWDG_FLAG_PVU
|| ((FLAG=
IWDG_FLAG_RVU
) || \

97 ((
FLAG
=
IWDG_FLAG_WVU
))

	)

99 
	#IS_IWDG_RELOAD
(
RELOAD
((RELOAD<0xFFF)

	)

101 
	#IS_IWDG_WINDOW_VALUE
(
VALUE
((VALUE<0xFFF)

	)

114 
IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
);

115 
IWDG_SPsr
(
ut8_t
 
IWDG_Psr
);

116 
IWDG_SRd
(
ut16_t
 
Rd
);

117 
IWDG_RdCou
();

118 
IWDG_SWdowVue
(
ut16_t
 
WdowVue
);

121 
IWDG_Eb
();

124 
FgStus
 
IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
);

126 #ifde
__lulus


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_misc.h

30 #ide
__STM32F0XX_MISC_H


31 
	#__STM32F0XX_MISC_H


	)

33 #ifde
__lulus


38 
	~"m32f0xx.h
"

56 
ut8_t
 
NVIC_IRQChl
;

61 
ut8_t
 
NVIC_IRQChlPriܙy
;

65 
FuniڮS
 
NVIC_IRQChlCmd
;

68 } 
	tNVIC_InTyDef
;

87 
	#NVIC_LP_SEVONPEND
 ((
ut8_t
)0x10)

	)

88 
	#NVIC_LP_SLEEPDEEP
 ((
ut8_t
)0x04)

	)

89 
	#NVIC_LP_SLEEPONEXIT
 ((
ut8_t
)0x02)

	)

90 
	#IS_NVIC_LP
(
LP
(((LP=
NVIC_LP_SEVONPEND
) || \

91 ((
LP
=
NVIC_LP_SLEEPDEEP
) || \

92 ((
LP
=
NVIC_LP_SLEEPONEXIT
))

	)

100 
	#IS_NVIC_PRIORITY
(
PRIORITY
((PRIORITY< 0x04)

	)

110 
	#SysTick_CLKSour_HCLK_Div8
 ((
ut32_t
)0xFFFFFFFB)

	)

111 
	#SysTick_CLKSour_HCLK
 ((
ut32_t
)0x00000004)

	)

112 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
(((SOURCE=
SysTick_CLKSour_HCLK
) || \

113 ((
SOURCE
=
SysTick_CLKSour_HCLK_Div8
))

	)

125 
NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
);

126 
NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
);

127 
SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
);

129 #ifde
__lulus


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_pwr.h

30 #ide
__STM32F0XX_PWR_H


31 
	#__STM32F0XX_PWR_H


	)

33 #ifde
__lulus


38 
	~"m32f0xx.h
"

61 
	#PWR_PVDLev_0
 
PWR_CR_PLS_LEV0


	)

62 
	#PWR_PVDLev_1
 
PWR_CR_PLS_LEV1


	)

63 
	#PWR_PVDLev_2
 
PWR_CR_PLS_LEV2


	)

64 
	#PWR_PVDLev_3
 
PWR_CR_PLS_LEV3


	)

65 
	#PWR_PVDLev_4
 
PWR_CR_PLS_LEV4


	)

66 
	#PWR_PVDLev_5
 
PWR_CR_PLS_LEV5


	)

67 
	#PWR_PVDLev_6
 
PWR_CR_PLS_LEV6


	)

68 
	#PWR_PVDLev_7
 
PWR_CR_PLS_LEV7


	)

70 
	#IS_PWR_PVD_LEVEL
(
LEVEL
(((LEVEL=
PWR_PVDLev_0
|| ((LEVEL=
PWR_PVDLev_1
)|| \

71 ((
LEVEL
=
PWR_PVDLev_2
|| ((LEVEL=
PWR_PVDLev_3
)|| \

72 ((
LEVEL
=
PWR_PVDLev_4
|| ((LEVEL=
PWR_PVDLev_5
)|| \

73 ((
LEVEL
=
PWR_PVDLev_6
|| ((LEVEL=
PWR_PVDLev_7
))

	)

82 
	#PWR_WakeUpP_1
 
PWR_CSR_EWUP1


	)

83 
	#PWR_WakeUpP_2
 
PWR_CSR_EWUP2


	)

84 
	#PWR_WakeUpP_3
 
PWR_CSR_EWUP3


	)

85 
	#PWR_WakeUpP_4
 
PWR_CSR_EWUP4


	)

86 
	#PWR_WakeUpP_5
 
PWR_CSR_EWUP5


	)

87 
	#PWR_WakeUpP_6
 
PWR_CSR_EWUP6


	)

88 
	#PWR_WakeUpP_7
 
PWR_CSR_EWUP7


	)

89 
	#PWR_WakeUpP_8
 
PWR_CSR_EWUP8


	)

90 
	#IS_PWR_WAKEUP_PIN
(
PIN
(((PIN=
PWR_WakeUpP_1
|| ((PIN=
PWR_WakeUpP_2
) || \

91 ((
PIN
=
PWR_WakeUpP_3
|| ((PIN=
PWR_WakeUpP_4
) || \

92 ((
PIN
=
PWR_WakeUpP_5
|| ((PIN=
PWR_WakeUpP_6
) || \

93 ((
PIN
=
PWR_WakeUpP_7
|| ((PIN=
PWR_WakeUpP_8
))

	)

103 
	#PWR_Regut_ON
 ((
ut32_t
)0x00000000)

	)

104 
	#PWR_Regut_LowPow
 
PWR_CR_LPSDSR


	)

105 
	#IS_PWR_REGULATOR
(
REGULATOR
(((REGULATOR=
PWR_Regut_ON
) || \

106 ((
REGULATOR
=
PWR_Regut_LowPow
))

	)

115 
	#PWR_SLEEPEry_WFI
 ((
ut8_t
)0x01)

	)

116 
	#PWR_SLEEPEry_WFE
 ((
ut8_t
)0x02)

	)

117 
	#IS_PWR_SLEEP_ENTRY
(
ENTRY
(((ENTRY=
PWR_SLEEPEry_WFI
|| ((ENTRY=
PWR_SLEEPEry_WFE
))

	)

127 
	#PWR_STOPEry_WFI
 ((
ut8_t
)0x01)

	)

128 
	#PWR_STOPEry_WFE
 ((
ut8_t
)0x02)

	)

129 
	#PWR_STOPEry_SLEEPONEXIT
 ((
ut8_t
)0x03)

	)

130 
	#IS_PWR_STOP_ENTRY
(
ENTRY
(((ENTRY=
PWR_STOPEry_WFI
|| ((ENTRY=
PWR_STOPEry_WFE
) ||\

131 ((
ENTRY
=
PWR_STOPEry_SLEEPONEXIT
))

	)

141 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

142 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

143 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

144 
	#PWR_FLAG_VREFINTRDY
 
PWR_CSR_VREFINTRDYF


	)

146 
	#IS_PWR_GET_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
) || \

147 ((
FLAG
=
PWR_FLAG_PVDO
|| ((FLAG=
PWR_FLAG_VREFINTRDY
))

	)

149 
	#IS_PWR_CLEAR_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
))

	)

162 
PWR_DeIn
();

165 
PWR_BackupAcssCmd
(
FuniڮS
 
NewS
);

168 
PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
);

169 
PWR_PVDCmd
(
FuniڮS
 
NewS
);

172 
PWR_WakeUpPCmd
(
ut32_t
 
PWR_WakeUpP
, 
FuniڮS
 
NewS
);

175 
PWR_ES˕Mode
(
ut8_t
 
PWR_SLEEPEry
);

176 
PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
);

177 
PWR_ESTANDBYMode
();

180 
FgStus
 
PWR_GFgStus
(
ut32_t
 
PWR_FLAG
);

181 
PWR_CˬFg
(
ut32_t
 
PWR_FLAG
);

183 #ifde
__lulus


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_rcc.h

30 #ide
__STM32F0XX_RCC_H


31 
	#__STM32F0XX_RCC_H


	)

33 #ifde
__lulus


38 
	~"m32f0xx.h
"

52 
ut32_t
 
SYSCLK_Fqucy
;

53 
ut32_t
 
HCLK_Fqucy
;

54 
ut32_t
 
PCLK_Fqucy
;

55 
ut32_t
 
ADCCLK_Fqucy
;

56 
ut32_t
 
CECCLK_Fqucy
;

57 
ut32_t
 
I2C1CLK_Fqucy
;

58 
ut32_t
 
USART1CLK_Fqucy
;

59 
ut32_t
 
USART2CLK_Fqucy
;

60 
ut32_t
 
USBCLK_Fqucy
;

61 }
	tRCC_ClocksTyDef
;

73 
	#RCC_HSE_OFF
 ((
ut8_t
)0x00)

	)

74 
	#RCC_HSE_ON
 ((
ut8_t
)0x01)

	)

75 
	#RCC_HSE_Byss
 ((
ut8_t
)0x05)

	)

76 
	#IS_RCC_HSE
(
HSE
(((HSE=
RCC_HSE_OFF
|| ((HSE=
RCC_HSE_ON
) || \

77 ((
HSE
=
RCC_HSE_Byss
))

	)

87 
	#RCC_PLLSour_HSI_Div2
 
RCC_CFGR_PLLSRC_HSI_Div2


	)

88 
	#RCC_PLLSour_PREDIV1
 
RCC_CFGR_PLLSRC_HSE_PREDIV


	)

89 
	#RCC_PLLSour_HSE
 
RCC_CFGR_PLLSRC_HSE_PREDIV


	)

90 
	#RCC_PLLSour_HSI48
 
RCC_CFGR_PLLSRC_HSI48_PREDIV


	)

91 
	#RCC_PLLSour_HSI
 
RCC_CFGR_PLLSRC_HSI_PREDIV


	)

93 
	#IS_RCC_PLL_SOURCE
(
SOURCE
(((SOURCE=
RCC_PLLSour_HSI_Div2
) || \

94 ((
SOURCE
=
RCC_PLLSour_HSI48
) || \

95 ((
SOURCE
=
RCC_PLLSour_HSI
) || \

96 ((
SOURCE
=
RCC_PLLSour_HSE
) || \

97 ((
SOURCE
=
RCC_PLLSour_PREDIV1
))

	)

106 
	#RCC_PLLMul_2
 
RCC_CFGR_PLLMULL2


	)

107 
	#RCC_PLLMul_3
 
RCC_CFGR_PLLMULL3


	)

108 
	#RCC_PLLMul_4
 
RCC_CFGR_PLLMULL4


	)

109 
	#RCC_PLLMul_5
 
RCC_CFGR_PLLMULL5


	)

110 
	#RCC_PLLMul_6
 
RCC_CFGR_PLLMULL6


	)

111 
	#RCC_PLLMul_7
 
RCC_CFGR_PLLMULL7


	)

112 
	#RCC_PLLMul_8
 
RCC_CFGR_PLLMULL8


	)

113 
	#RCC_PLLMul_9
 
RCC_CFGR_PLLMULL9


	)

114 
	#RCC_PLLMul_10
 
RCC_CFGR_PLLMULL10


	)

115 
	#RCC_PLLMul_11
 
RCC_CFGR_PLLMULL11


	)

116 
	#RCC_PLLMul_12
 
RCC_CFGR_PLLMULL12


	)

117 
	#RCC_PLLMul_13
 
RCC_CFGR_PLLMULL13


	)

118 
	#RCC_PLLMul_14
 
RCC_CFGR_PLLMULL14


	)

119 
	#RCC_PLLMul_15
 
RCC_CFGR_PLLMULL15


	)

120 
	#RCC_PLLMul_16
 
RCC_CFGR_PLLMULL16


	)

121 
	#IS_RCC_PLL_MUL
(
MUL
(((MUL=
RCC_PLLMul_2
|| ((MUL=
RCC_PLLMul_3
) || \

122 ((
MUL
=
RCC_PLLMul_4
|| ((MUL=
RCC_PLLMul_5
) || \

123 ((
MUL
=
RCC_PLLMul_6
|| ((MUL=
RCC_PLLMul_7
) || \

124 ((
MUL
=
RCC_PLLMul_8
|| ((MUL=
RCC_PLLMul_9
) || \

125 ((
MUL
=
RCC_PLLMul_10
|| ((MUL=
RCC_PLLMul_11
) || \

126 ((
MUL
=
RCC_PLLMul_12
|| ((MUL=
RCC_PLLMul_13
) || \

127 ((
MUL
=
RCC_PLLMul_14
|| ((MUL=
RCC_PLLMul_15
) || \

128 ((
MUL
=
RCC_PLLMul_16
))

	)

136 
	#RCC_PREDIV1_Div1
 
RCC_CFGR2_PREDIV1_DIV1


	)

137 
	#RCC_PREDIV1_Div2
 
RCC_CFGR2_PREDIV1_DIV2


	)

138 
	#RCC_PREDIV1_Div3
 
RCC_CFGR2_PREDIV1_DIV3


	)

139 
	#RCC_PREDIV1_Div4
 
RCC_CFGR2_PREDIV1_DIV4


	)

140 
	#RCC_PREDIV1_Div5
 
RCC_CFGR2_PREDIV1_DIV5


	)

141 
	#RCC_PREDIV1_Div6
 
RCC_CFGR2_PREDIV1_DIV6


	)

142 
	#RCC_PREDIV1_Div7
 
RCC_CFGR2_PREDIV1_DIV7


	)

143 
	#RCC_PREDIV1_Div8
 
RCC_CFGR2_PREDIV1_DIV8


	)

144 
	#RCC_PREDIV1_Div9
 
RCC_CFGR2_PREDIV1_DIV9


	)

145 
	#RCC_PREDIV1_Div10
 
RCC_CFGR2_PREDIV1_DIV10


	)

146 
	#RCC_PREDIV1_Div11
 
RCC_CFGR2_PREDIV1_DIV11


	)

147 
	#RCC_PREDIV1_Div12
 
RCC_CFGR2_PREDIV1_DIV12


	)

148 
	#RCC_PREDIV1_Div13
 
RCC_CFGR2_PREDIV1_DIV13


	)

149 
	#RCC_PREDIV1_Div14
 
RCC_CFGR2_PREDIV1_DIV14


	)

150 
	#RCC_PREDIV1_Div15
 
RCC_CFGR2_PREDIV1_DIV15


	)

151 
	#RCC_PREDIV1_Div16
 
RCC_CFGR2_PREDIV1_DIV16


	)

153 
	#IS_RCC_PREDIV1
(
PREDIV1
(((PREDIV1=
RCC_PREDIV1_Div1
|| ((PREDIV1=
RCC_PREDIV1_Div2
) || \

154 ((
PREDIV1
=
RCC_PREDIV1_Div3
|| ((PREDIV1=
RCC_PREDIV1_Div4
) || \

155 ((
PREDIV1
=
RCC_PREDIV1_Div5
|| ((PREDIV1=
RCC_PREDIV1_Div6
) || \

156 ((
PREDIV1
=
RCC_PREDIV1_Div7
|| ((PREDIV1=
RCC_PREDIV1_Div8
) || \

157 ((
PREDIV1
=
RCC_PREDIV1_Div9
|| ((PREDIV1=
RCC_PREDIV1_Div10
) || \

158 ((
PREDIV1
=
RCC_PREDIV1_Div11
|| ((PREDIV1=
RCC_PREDIV1_Div12
) || \

159 ((
PREDIV1
=
RCC_PREDIV1_Div13
|| ((PREDIV1=
RCC_PREDIV1_Div14
) || \

160 ((
PREDIV1
=
RCC_PREDIV1_Div15
|| ((PREDIV1=
RCC_PREDIV1_Div16
))

	)

169 
	#RCC_SYSCLKSour_HSI
 
RCC_CFGR_SW_HSI


	)

170 
	#RCC_SYSCLKSour_HSE
 
RCC_CFGR_SW_HSE


	)

171 
	#RCC_SYSCLKSour_PLLCLK
 
RCC_CFGR_SW_PLL


	)

172 
	#RCC_SYSCLKSour_HSI48
 
RCC_CFGR_SW_HSI48


	)

174 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SYSCLKSour_HSI
) || \

175 ((
SOURCE
=
RCC_SYSCLKSour_HSE
) || \

176 ((
SOURCE
=
RCC_SYSCLKSour_HSI48
) || \

177 ((
SOURCE
=
RCC_SYSCLKSour_PLLCLK
))

	)

186 
	#RCC_SYSCLK_Div1
 
RCC_CFGR_HPRE_DIV1


	)

187 
	#RCC_SYSCLK_Div2
 
RCC_CFGR_HPRE_DIV2


	)

188 
	#RCC_SYSCLK_Div4
 
RCC_CFGR_HPRE_DIV4


	)

189 
	#RCC_SYSCLK_Div8
 
RCC_CFGR_HPRE_DIV8


	)

190 
	#RCC_SYSCLK_Div16
 
RCC_CFGR_HPRE_DIV16


	)

191 
	#RCC_SYSCLK_Div64
 
RCC_CFGR_HPRE_DIV64


	)

192 
	#RCC_SYSCLK_Div128
 
RCC_CFGR_HPRE_DIV128


	)

193 
	#RCC_SYSCLK_Div256
 
RCC_CFGR_HPRE_DIV256


	)

194 
	#RCC_SYSCLK_Div512
 
RCC_CFGR_HPRE_DIV512


	)

195 
	#IS_RCC_HCLK
(
HCLK
(((HCLK=
RCC_SYSCLK_Div1
|| ((HCLK=
RCC_SYSCLK_Div2
) || \

196 ((
HCLK
=
RCC_SYSCLK_Div4
|| ((HCLK=
RCC_SYSCLK_Div8
) || \

197 ((
HCLK
=
RCC_SYSCLK_Div16
|| ((HCLK=
RCC_SYSCLK_Div64
) || \

198 ((
HCLK
=
RCC_SYSCLK_Div128
|| ((HCLK=
RCC_SYSCLK_Div256
) || \

199 ((
HCLK
=
RCC_SYSCLK_Div512
))

	)

208 
	#RCC_HCLK_Div1
 
RCC_CFGR_PPRE_DIV1


	)

209 
	#RCC_HCLK_Div2
 
RCC_CFGR_PPRE_DIV2


	)

210 
	#RCC_HCLK_Div4
 
RCC_CFGR_PPRE_DIV4


	)

211 
	#RCC_HCLK_Div8
 
RCC_CFGR_PPRE_DIV8


	)

212 
	#RCC_HCLK_Div16
 
RCC_CFGR_PPRE_DIV16


	)

213 
	#IS_RCC_PCLK
(
PCLK
(((PCLK=
RCC_HCLK_Div1
|| ((PCLK=
RCC_HCLK_Div2
) || \

214 ((
PCLK
=
RCC_HCLK_Div4
|| ((PCLK=
RCC_HCLK_Div8
) || \

215 ((
PCLK
=
RCC_HCLK_Div16
))

	)

225 
	#RCC_ADCCLK_HSI14
 ((
ut32_t
)0x00000000)

	)

226 
	#RCC_ADCCLK_PCLK_Div2
 ((
ut32_t
)0x01000000)

	)

227 
	#RCC_ADCCLK_PCLK_Div4
 ((
ut32_t
)0x01004000)

	)

229 
	#IS_RCC_ADCCLK
(
ADCCLK
(((ADCCLK=
RCC_ADCCLK_HSI14
|| ((ADCCLK=
RCC_ADCCLK_PCLK_Div2
) || \

230 ((
ADCCLK
=
RCC_ADCCLK_PCLK_Div4
))

	)

240 
	#RCC_CECCLK_HSI_Div244
 ((
ut32_t
)0x00000000)

	)

241 
	#RCC_CECCLK_LSE
 
RCC_CFGR3_CECSW


	)

243 
	#IS_RCC_CECCLK
(
CECCLK
(((CECCLK=
RCC_CECCLK_HSI_Div244
|| ((CECCLK=
RCC_CECCLK_LSE
))

	)

253 
	#RCC_I2C1CLK_HSI
 ((
ut32_t
)0x00000000)

	)

254 
	#RCC_I2C1CLK_SYSCLK
 
RCC_CFGR3_I2C1SW


	)

256 
	#IS_RCC_I2CCLK
(
I2CCLK
(((I2CCLK=
RCC_I2C1CLK_HSI
|| ((I2CCLK=
RCC_I2C1CLK_SYSCLK
))

	)

267 
	#RCC_USBCLK_HSI48
 ((
ut32_t
)0x00000000)

	)

268 
	#RCC_USBCLK_PLLCLK
 
RCC_CFGR3_USBSW


	)

270 
	#IS_RCC_USBCLK
(
USBCLK
(((USBCLK=
RCC_USBCLK_HSI48
|| ((USBCLK=
RCC_USBCLK_PLLCLK
))

	)

280 
	#RCC_USART1CLK_PCLK
 ((
ut32_t
)0x10000000)

	)

281 
	#RCC_USART1CLK_SYSCLK
 ((
ut32_t
)0x10000001)

	)

282 
	#RCC_USART1CLK_LSE
 ((
ut32_t
)0x10000002)

	)

283 
	#RCC_USART1CLK_HSI
 ((
ut32_t
)0x10000003)

	)

285 
	#RCC_USART2CLK_PCLK
 ((
ut32_t
)0x20000000

	)

286 
	#RCC_USART2CLK_SYSCLK
 ((
ut32_t
)0x20010000

	)

287 
	#RCC_USART2CLK_LSE
 ((
ut32_t
)0x20020000

	)

288 
	#RCC_USART2CLK_HSI
 ((
ut32_t
)0x20030000

	)

290 
	#IS_RCC_USARTCLK
(
USARTCLK
(((USARTCLK=
RCC_USART1CLK_PCLK
) || \

291 ((
USARTCLK
=
RCC_USART1CLK_SYSCLK
) || \

292 ((
USARTCLK
=
RCC_USART1CLK_LSE
) || \

293 ((
USARTCLK
=
RCC_USART1CLK_HSI
) || \

294 ((
USARTCLK
=
RCC_USART2CLK_PCLK
) || \

295 ((
USARTCLK
=
RCC_USART2CLK_SYSCLK
) || \

296 ((
USARTCLK
=
RCC_USART2CLK_LSE
) || \

297 ((
USARTCLK
=
RCC_USART2CLK_HSI
))

	)

307 
	#RCC_IT_LSIRDY
 ((
ut8_t
)0x01)

	)

308 
	#RCC_IT_LSERDY
 ((
ut8_t
)0x02)

	)

309 
	#RCC_IT_HSIRDY
 ((
ut8_t
)0x04)

	)

310 
	#RCC_IT_HSERDY
 ((
ut8_t
)0x08)

	)

311 
	#RCC_IT_PLLRDY
 ((
ut8_t
)0x10)

	)

312 
	#RCC_IT_HSI14RDY
 ((
ut8_t
)0x20)

	)

313 
	#RCC_IT_HSI48RDY
 ((
ut8_t
)0x40

	)

314 
	#RCC_IT_CSS
 ((
ut8_t
)0x80)

	)

316 
	#IS_RCC_IT
(
IT
((((IT& (
ut8_t
)0x80=0x00&& ((IT!0x00))

	)

318 
	#IS_RCC_GET_IT
(
IT
(((IT=
RCC_IT_LSIRDY
|| ((IT=
RCC_IT_LSERDY
) || \

319 ((
IT
=
RCC_IT_HSIRDY
|| ((IT=
RCC_IT_HSERDY
) || \

320 ((
IT
=
RCC_IT_PLLRDY
|| ((IT=
RCC_IT_HSI14RDY
) || \

321 ((
IT
=
RCC_IT_CSS
|| ((IT=
RCC_IT_HSI48RDY
))

	)

323 
	#IS_RCC_CLEAR_IT
(
IT
((IT!0x00)

	)

333 
	#RCC_LSE_OFF
 ((
ut32_t
)0x00000000)

	)

334 
	#RCC_LSE_ON
 
RCC_BDCR_LSEON


	)

335 
	#RCC_LSE_Byss
 ((
ut32_t
)(
RCC_BDCR_LSEON
 | 
RCC_BDCR_LSEBYP
))

	)

336 
	#IS_RCC_LSE
(
LSE
(((LSE=
RCC_LSE_OFF
|| ((LSE=
RCC_LSE_ON
) || \

337 ((
LSE
=
RCC_LSE_Byss
))

	)

346 
	#RCC_RTCCLKSour_LSE
 
RCC_BDCR_RTCSEL_LSE


	)

347 
	#RCC_RTCCLKSour_LSI
 
RCC_BDCR_RTCSEL_LSI


	)

348 
	#RCC_RTCCLKSour_HSE_Div32
 
RCC_BDCR_RTCSEL_HSE


	)

350 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_RTCCLKSour_LSE
) || \

351 ((
SOURCE
=
RCC_RTCCLKSour_LSI
) || \

352 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div32
))

	)

361 
	#RCC_LSEDrive_Low
 ((
ut32_t
)0x00000000)

	)

362 
	#RCC_LSEDrive_MediumLow
 
RCC_BDCR_LSEDRV_0


	)

363 
	#RCC_LSEDrive_MediumHigh
 
RCC_BDCR_LSEDRV_1


	)

364 
	#RCC_LSEDrive_High
 
RCC_BDCR_LSEDRV


	)

365 
	#IS_RCC_LSE_DRIVE
(
DRIVE
(((DRIVE=
RCC_LSEDrive_Low
|| ((DRIVE=
RCC_LSEDrive_MediumLow
) || \

366 ((
DRIVE
=
RCC_LSEDrive_MediumHigh
|| ((DRIVE=
RCC_LSEDrive_High
))

	)

375 
	#RCC_AHBPh_GPIOA
 
RCC_AHBENR_GPIOAEN


	)

376 
	#RCC_AHBPh_GPIOB
 
RCC_AHBENR_GPIOBEN


	)

377 
	#RCC_AHBPh_GPIOC
 
RCC_AHBENR_GPIOCEN


	)

378 
	#RCC_AHBPh_GPIOD
 
RCC_AHBENR_GPIODEN


	)

379 
	#RCC_AHBPh_GPIOE
 
RCC_AHBENR_GPIOEEN


	)

380 
	#RCC_AHBPh_GPIOF
 
RCC_AHBENR_GPIOFEN


	)

381 
	#RCC_AHBPh_TS
 
RCC_AHBENR_TSEN


	)

382 
	#RCC_AHBPh_CRC
 
RCC_AHBENR_CRCEN


	)

383 
	#RCC_AHBPh_FLITF
 
RCC_AHBENR_FLITFEN


	)

384 
	#RCC_AHBPh_SRAM
 
RCC_AHBENR_SRAMEN


	)

385 
	#RCC_AHBPh_DMA1
 
RCC_AHBENR_DMA1EN


	)

387 
	#IS_RCC_AHB_PERIPH
(
PERIPH
((((PERIPH& 0xFE81FFAA=0x00&& ((PERIPH!0x00))

	)

388 
	#IS_RCC_AHB_RST_PERIPH
(
PERIPH
((((PERIPH& 0xFE81FFFF=0x00&& ((PERIPH!0x00))

	)

398 
	#RCC_APB2Ph_SYSCFG
 
RCC_APB2ENR_SYSCFGEN


	)

399 
	#RCC_APB2Ph_ADC1
 
RCC_APB2ENR_ADC1EN


	)

400 
	#RCC_APB2Ph_TIM1
 
RCC_APB2ENR_TIM1EN


	)

401 
	#RCC_APB2Ph_SPI1
 
RCC_APB2ENR_SPI1EN


	)

402 
	#RCC_APB2Ph_USART1
 
RCC_APB2ENR_USART1EN


	)

403 
	#RCC_APB2Ph_TIM15
 
RCC_APB2ENR_TIM15EN


	)

404 
	#RCC_APB2Ph_TIM16
 
RCC_APB2ENR_TIM16EN


	)

405 
	#RCC_APB2Ph_TIM17
 
RCC_APB2ENR_TIM17EN


	)

406 
	#RCC_APB2Ph_DBGMCU
 
RCC_APB2ENR_DBGMCUEN


	)

408 
	#IS_RCC_APB2_PERIPH
(
PERIPH
((((PERIPH& 0xFFB8A5FE=0x00&& ((PERIPH!0x00))

	)

418 
	#RCC_APB1Ph_TIM2
 
RCC_APB1ENR_TIM2EN


	)

419 
	#RCC_APB1Ph_TIM3
 
RCC_APB1ENR_TIM3EN


	)

420 
	#RCC_APB1Ph_TIM6
 
RCC_APB1ENR_TIM6EN


	)

421 
	#RCC_APB1Ph_TIM7
 
RCC_APB1ENR_TIM7EN


	)

422 
	#RCC_APB1Ph_TIM14
 
RCC_APB1ENR_TIM14EN


	)

423 
	#RCC_APB1Ph_WWDG
 
RCC_APB1ENR_WWDGEN


	)

424 
	#RCC_APB1Ph_SPI2
 
RCC_APB1ENR_SPI2EN


	)

425 
	#RCC_APB1Ph_USART2
 
RCC_APB1ENR_USART2EN


	)

426 
	#RCC_APB1Ph_USART3
 
RCC_APB1ENR_USART3EN


	)

427 
	#RCC_APB1Ph_USART4
 
RCC_APB1ENR_USART4EN


	)

428 
	#RCC_APB1Ph_I2C1
 
RCC_APB1ENR_I2C1EN


	)

429 
	#RCC_APB1Ph_I2C2
 
RCC_APB1ENR_I2C2EN


	)

430 
	#RCC_APB1Ph_USB
 
RCC_APB1ENR_USBEN


	)

431 
	#RCC_APB1Ph_CAN
 
RCC_APB1ENR_CANEN


	)

432 
	#RCC_APB1Ph_CRS
 
RCC_APB1ENR_CRSEN


	)

433 
	#RCC_APB1Ph_PWR
 
RCC_APB1ENR_PWREN


	)

434 
	#RCC_APB1Ph_DAC
 
RCC_APB1ENR_DACEN


	)

435 
	#RCC_APB1Ph_CEC
 
RCC_APB1ENR_CECEN


	)

437 
	#IS_RCC_APB1_PERIPH
(
PERIPH
((((PERIPH& 0x8511B6CC=0x00&& ((PERIPH!0x00))

	)

446 
	#RCC_MCOSour_NoClock
 ((
ut8_t
)0x00)

	)

447 
	#RCC_MCOSour_HSI14
 ((
ut8_t
)0x01)

	)

448 
	#RCC_MCOSour_LSI
 ((
ut8_t
)0x02)

	)

449 
	#RCC_MCOSour_LSE
 ((
ut8_t
)0x03)

	)

450 
	#RCC_MCOSour_SYSCLK
 ((
ut8_t
)0x04)

	)

451 
	#RCC_MCOSour_HSI
 ((
ut8_t
)0x05)

	)

452 
	#RCC_MCOSour_HSE
 ((
ut8_t
)0x06)

	)

453 
	#RCC_MCOSour_PLLCLK_Div2
 ((
ut8_t
)0x07)

	)

454 
	#RCC_MCOSour_HSI48
 ((
ut8_t
)0x08

	)

455 
	#RCC_MCOSour_PLLCLK
 ((
ut8_t
)0x87)

	)

457 
	#IS_RCC_MCO_SOURCE
(
SOURCE
(((SOURCE=
RCC_MCOSour_NoClock
|| ((SOURCE=
RCC_MCOSour_HSI14
) || \

458 ((
SOURCE
=
RCC_MCOSour_SYSCLK
|| ((SOURCE=
RCC_MCOSour_HSI
) || \

459 ((
SOURCE
=
RCC_MCOSour_HSE
|| ((SOURCE=
RCC_MCOSour_PLLCLK_Div2
)|| \

460 ((
SOURCE
=
RCC_MCOSour_LSI
|| ((SOURCE=
RCC_MCOSour_HSI48
) || \

461 ((
SOURCE
=
RCC_MCOSour_PLLCLK
|| ((SOURCE=
RCC_MCOSour_LSE
))

	)

469 #i!
defed
 (
STM32F051
)

470 
	#RCC_MCOPsr_1
 
RCC_CFGR_MCO_PRE_1


	)

471 
	#RCC_MCOPsr_2
 
RCC_CFGR_MCO_PRE_2


	)

472 
	#RCC_MCOPsr_4
 
RCC_CFGR_MCO_PRE_4


	)

473 
	#RCC_MCOPsr_8
 
RCC_CFGR_MCO_PRE_8


	)

474 
	#RCC_MCOPsr_16
 
RCC_CFGR_MCO_PRE_16


	)

475 
	#RCC_MCOPsr_32
 
RCC_CFGR_MCO_PRE_32


	)

476 
	#RCC_MCOPsr_64
 
RCC_CFGR_MCO_PRE_64


	)

477 
	#RCC_MCOPsr_128
 
RCC_CFGR_MCO_PRE_128


	)

479 
	#IS_RCC_MCO_PRESCALER
(
PRESCALER
(((PRESCALER=
RCC_MCOPsr_1
) || \

480 ((
PRESCALER
=
RCC_MCOPsr_2
) || \

481 ((
PRESCALER
=
RCC_MCOPsr_4
) || \

482 ((
PRESCALER
=
RCC_MCOPsr_8
) || \

483 ((
PRESCALER
=
RCC_MCOPsr_16
) || \

484 ((
PRESCALER
=
RCC_MCOPsr_32
) || \

485 ((
PRESCALER
=
RCC_MCOPsr_64
) || \

486 ((
PRESCALER
=
RCC_MCOPsr_128
))

	)

495 
	#RCC_FLAG_HSIRDY
 ((
ut8_t
)0x01)

	)

496 
	#RCC_FLAG_HSERDY
 ((
ut8_t
)0x11)

	)

497 
	#RCC_FLAG_PLLRDY
 ((
ut8_t
)0x19)

	)

498 
	#RCC_FLAG_LSERDY
 ((
ut8_t
)0x21)

	)

499 
	#RCC_FLAG_LSIRDY
 ((
ut8_t
)0x41)

	)

500 
	#RCC_FLAG_V18PWRRSTF
 ((
ut8_t
)0x57)

	)

501 
	#RCC_FLAG_OBLRST
 ((
ut8_t
)0x59)

	)

502 
	#RCC_FLAG_PINRST
 ((
ut8_t
)0x5A)

	)

503 
	#RCC_FLAG_PORRST
 ((
ut8_t
)0x5B)

	)

504 
	#RCC_FLAG_SFTRST
 ((
ut8_t
)0x5C)

	)

505 
	#RCC_FLAG_IWDGRST
 ((
ut8_t
)0x5D)

	)

506 
	#RCC_FLAG_WWDGRST
 ((
ut8_t
)0x5E)

	)

507 
	#RCC_FLAG_LPWRRST
 ((
ut8_t
)0x5F)

	)

508 
	#RCC_FLAG_HSI14RDY
 ((
ut8_t
)0x61)

	)

509 
	#RCC_FLAG_HSI48RDY
 ((
ut8_t
)0x71

	)

511 
	#IS_RCC_FLAG
(
FLAG
(((FLAG=
RCC_FLAG_HSIRDY
|| ((FLAG=
RCC_FLAG_HSERDY
) || \

512 ((
FLAG
=
RCC_FLAG_PLLRDY
|| ((FLAG=
RCC_FLAG_LSERDY
) || \

513 ((
FLAG
=
RCC_FLAG_LSIRDY
|| ((FLAG=
RCC_FLAG_OBLRST
) || \

514 ((
FLAG
=
RCC_FLAG_PINRST
|| ((FLAG=
RCC_FLAG_PORRST
) || \

515 ((
FLAG
=
RCC_FLAG_SFTRST
|| ((FLAG=
RCC_FLAG_IWDGRST
) || \

516 ((
FLAG
=
RCC_FLAG_WWDGRST
|| ((FLAG=
RCC_FLAG_LPWRRST
) || \

517 ((
FLAG
=
RCC_FLAG_HSI14RDY
)|| ((FLAG=
RCC_FLAG_HSI48RDY
)|| \

518 ((
FLAG
=
RCC_FLAG_V18PWRRSTF
))

	)

520 
	#IS_RCC_HSI_CALIBRATION_VALUE
(
VALUE
((VALUE<0x1F)

	)

521 
	#IS_RCC_HSI14_CALIBRATION_VALUE
(
VALUE
((VALUE<0x1F)

	)

535 
RCC_DeIn
();

538 
RCC_HSECfig
(
ut8_t
 
RCC_HSE
);

539 
EStus
 
RCC_WaFHSESUp
();

540 
RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
);

541 
RCC_HSICmd
(
FuniڮS
 
NewS
);

542 
RCC_AdjuHSI14CibtiVue
(
ut8_t
 
HSI14CibtiVue
);

543 
RCC_HSI14Cmd
(
FuniڮS
 
NewS
);

544 
RCC_HSI14ADCRequeCmd
(
FuniڮS
 
NewS
);

545 
RCC_LSECfig
(
ut32_t
 
RCC_LSE
);

546 
RCC_LSEDriveCfig
(
ut32_t
 
RCC_LSEDrive
);

547 
RCC_LSICmd
(
FuniڮS
 
NewS
);

548 
RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
RCC_PLLMul
);

549 
RCC_PLLCmd
(
FuniڮS
 
NewS
);

550 
RCC_HSI48Cmd
(
FuniڮS
 
NewS
);

551 
ut32_t
 
RCC_GHSI48CibtiVue
();

552 
RCC_PREDIV1Cfig
(
ut32_t
 
RCC_PREDIV1_Div
);

553 
RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
);

554 #ifde
STM32F051


555 
RCC_MCOCfig
(
ut8_t
 
RCC_MCOSour
);

557 
RCC_MCOCfig
(
ut8_t
 
RCC_MCOSour
,
ut32_t
 
RCC_MCOPsr
);

561 
RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
);

562 
ut8_t
 
RCC_GSYSCLKSour
();

563 
RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
);

564 
RCC_PCLKCfig
(
ut32_t
 
RCC_HCLK
);

565 
RCC_ADCCLKCfig
(
ut32_t
 
RCC_ADCCLK
);

568 
RCC_CECCLKCfig
(
ut32_t
 
RCC_CECCLK
);

569 
RCC_I2CCLKCfig
(
ut32_t
 
RCC_I2CCLK
);

570 
RCC_USARTCLKCfig
(
ut32_t
 
RCC_USARTCLK
);

571 
RCC_USBCLKCfig
(
ut32_t
 
RCC_USBCLK
);

572 
RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
);

575 
RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
);

576 
RCC_RTCCLKCmd
(
FuniڮS
 
NewS
);

577 
RCC_BackupRetCmd
(
FuniڮS
 
NewS
);

579 
RCC_AHBPhClockCmd
(
ut32_t
 
RCC_AHBPh
, 
FuniڮS
 
NewS
);

580 
RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

581 
RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

583 
RCC_AHBPhRetCmd
(
ut32_t
 
RCC_AHBPh
, 
FuniڮS
 
NewS
);

584 
RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

585 
RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

588 
RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
);

589 
FgStus
 
RCC_GFgStus
(
ut8_t
 
RCC_FLAG
);

590 
RCC_CˬFg
();

591 
ITStus
 
RCC_GITStus
(
ut8_t
 
RCC_IT
);

592 
RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
);

594 #ifde
__lulus


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_rtc.h

30 #ide
__STM32F0XX_RTC_H


31 
	#__STM32F0XX_RTC_H


	)

33 #ifde
__lulus


38 
	~"m32f0xx.h
"

55 
ut32_t
 
RTC_HourFm
;

58 
ut32_t
 
RTC_AsynchPdiv
;

61 
ut32_t
 
RTC_SynchPdiv
;

63 }
	tRTC_InTyDef
;

70 
ut8_t
 
RTC_Hours
;

75 
ut8_t
 
RTC_Mus
;

78 
ut8_t
 
RTC_Secds
;

81 
ut8_t
 
RTC_H12
;

83 }
	tRTC_TimeTyDef
;

90 
ut8_t
 
RTC_WkDay
;

93 
ut8_t
 
RTC_Mth
;

96 
ut8_t
 
RTC_De
;

99 
ut8_t
 
RTC_Yr
;

101 }
	tRTC_DeTyDef
;

108 
RTC_TimeTyDef
 
RTC_ArmTime
;

110 
ut32_t
 
RTC_ArmMask
;

113 
ut32_t
 
RTC_ArmDeWkDayS
;

116 
ut8_t
 
RTC_ArmDeWkDay
;

121 }
	tRTC_ArmTyDef
;

133 
	#RTC_HourFm_24
 ((
ut32_t
)0x00000000)

	)

134 
	#RTC_HourFm_12
 ((
ut32_t
)0x00000040)

	)

135 
	#IS_RTC_HOUR_FORMAT
(
FORMAT
(((FORMAT=
RTC_HourFm_12
) || \

136 ((
FORMAT
=
RTC_HourFm_24
))

	)

144 
	#IS_RTC_ASYNCH_PREDIV
(
PREDIV
((PREDIV<0x7F)

	)

154 
	#IS_RTC_SYNCH_PREDIV
(
PREDIV
((PREDIV<0x7FFF)

	)

163 
	#IS_RTC_HOUR12
(
HOUR
(((HOUR> 0&& ((HOUR<12))

	)

164 
	#IS_RTC_HOUR24
(
HOUR
((HOUR<23)

	)

165 
	#IS_RTC_MINUTES
(
MINUTES
((MINUTES<59)

	)

166 
	#IS_RTC_SECONDS
(
SECONDS
((SECONDS<59)

	)

175 
	#RTC_H12_AM
 ((
ut8_t
)0x00)

	)

176 
	#RTC_H12_PM
 ((
ut8_t
)0x40)

	)

177 
	#IS_RTC_H12
(
PM
(((PM=
RTC_H12_AM
|| ((PM=
RTC_H12_PM
))

	)

186 
	#IS_RTC_YEAR
(
YEAR
((YEAR<99)

	)

195 
	#RTC_Mth_Juy
 ((
ut8_t
)0x01)

	)

196 
	#RTC_Mth_Februy
 ((
ut8_t
)0x02)

	)

197 
	#RTC_Mth_Mch
 ((
ut8_t
)0x03)

	)

198 
	#RTC_Mth_A
 ((
ut8_t
)0x04)

	)

199 
	#RTC_Mth_May
 ((
ut8_t
)0x05)

	)

200 
	#RTC_Mth_Ju
 ((
ut8_t
)0x06)

	)

201 
	#RTC_Mth_July
 ((
ut8_t
)0x07)

	)

202 
	#RTC_Mth_Augu
 ((
ut8_t
)0x08)

	)

203 
	#RTC_Mth_Smb
 ((
ut8_t
)0x09)

	)

204 
	#RTC_Mth_Oob
 ((
ut8_t
)0x10)

	)

205 
	#RTC_Mth_Novemb
 ((
ut8_t
)0x11)

	)

206 
	#RTC_Mth_Demb
 ((
ut8_t
)0x12)

	)

207 
	#IS_RTC_MONTH
(
MONTH
(((MONTH>1&& ((MONTH<12))

	)

208 
	#IS_RTC_DATE
(
DATE
(((DATE>1&& ((DATE<31))

	)

218 
	#RTC_Wkday_Mday
 ((
ut8_t
)0x01)

	)

219 
	#RTC_Wkday_Tuesday
 ((
ut8_t
)0x02)

	)

220 
	#RTC_Wkday_Wedsday
 ((
ut8_t
)0x03)

	)

221 
	#RTC_Wkday_Thursday
 ((
ut8_t
)0x04)

	)

222 
	#RTC_Wkday_Friday
 ((
ut8_t
)0x05)

	)

223 
	#RTC_Wkday_Surday
 ((
ut8_t
)0x6)

	)

224 
	#RTC_Wkday_Sunday
 ((
ut8_t
)0x07)

	)

225 
	#IS_RTC_WEEKDAY
(
WEEKDAY
(((WEEKDAY=
RTC_Wkday_Mday
) || \

226 ((
WEEKDAY
=
RTC_Wkday_Tuesday
) || \

227 ((
WEEKDAY
=
RTC_Wkday_Wedsday
) || \

228 ((
WEEKDAY
=
RTC_Wkday_Thursday
) || \

229 ((
WEEKDAY
=
RTC_Wkday_Friday
) || \

230 ((
WEEKDAY
=
RTC_Wkday_Surday
) || \

231 ((
WEEKDAY
=
RTC_Wkday_Sunday
))

	)

240 
	#IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
DATE
(((DATE> 0&& ((DATE<31))

	)

241 
	#IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
WEEKDAY
(((WEEKDAY=
RTC_Wkday_Mday
) || \

242 ((
WEEKDAY
=
RTC_Wkday_Tuesday
) || \

243 ((
WEEKDAY
=
RTC_Wkday_Wedsday
) || \

244 ((
WEEKDAY
=
RTC_Wkday_Thursday
) || \

245 ((
WEEKDAY
=
RTC_Wkday_Friday
) || \

246 ((
WEEKDAY
=
RTC_Wkday_Surday
) || \

247 ((
WEEKDAY
=
RTC_Wkday_Sunday
))

	)

257 
	#RTC_ArmDeWkDayS_De
 ((
ut32_t
)0x00000000)

	)

258 
	#RTC_ArmDeWkDayS_WkDay
 ((
ut32_t
)0x40000000)

	)

260 
	#IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
SEL
(((SEL=
RTC_ArmDeWkDayS_De
) || \

261 ((
SEL
=
RTC_ArmDeWkDayS_WkDay
))

	)

271 
	#RTC_ArmMask_Ne
 ((
ut32_t
)0x00000000)

	)

272 
	#RTC_ArmMask_DeWkDay
 ((
ut32_t
)0x80000000)

	)

273 
	#RTC_ArmMask_Hours
 ((
ut32_t
)0x00800000)

	)

274 
	#RTC_ArmMask_Mus
 ((
ut32_t
)0x00008000)

	)

275 
	#RTC_ArmMask_Secds
 ((
ut32_t
)0x00000080)

	)

276 
	#RTC_ArmMask_A
 ((
ut32_t
)0x80808080)

	)

277 
	#IS_RTC_ALARM_MASK
(
MASK
(((MASK& 0x7F7F7F7F=(
ut32_t
)
RESET
)

	)

286 
	#RTC_Arm_A
 ((
ut32_t
)0x00000100)

	)

287 
	#IS_RTC_ALARM
(
ALARM
((ALARM=
RTC_Arm_A
)

	)

288 
	#IS_RTC_CMD_ALARM
(
ALARM
(((ALARM& (
RTC_Arm_A
)!(
ut32_t
)
RESET
)

	)

297 
	#RTC_ArmSubSecdMask_A
 ((
ut8_t
)0x00

	)

300 
	#RTC_ArmSubSecdMask_SS14_1
 ((
ut8_t
)0x01

	)

302 
	#RTC_ArmSubSecdMask_SS14_2
 ((
ut8_t
)0x02

	)

304 
	#RTC_ArmSubSecdMask_SS14_3
 ((
ut8_t
)0x03

	)

306 
	#RTC_ArmSubSecdMask_SS14_4
 ((
ut8_t
)0x04

	)

308 
	#RTC_ArmSubSecdMask_SS14_5
 ((
ut8_t
)0x05

	)

310 
	#RTC_ArmSubSecdMask_SS14_6
 ((
ut8_t
)0x06

	)

312 
	#RTC_ArmSubSecdMask_SS14_7
 ((
ut8_t
)0x07

	)

314 
	#RTC_ArmSubSecdMask_SS14_8
 ((
ut8_t
)0x08

	)

316 
	#RTC_ArmSubSecdMask_SS14_9
 ((
ut8_t
)0x09

	)

318 
	#RTC_ArmSubSecdMask_SS14_10
 ((
ut8_t
)0x0A

	)

320 
	#RTC_ArmSubSecdMask_SS14_11
 ((
ut8_t
)0x0B

	)

322 
	#RTC_ArmSubSecdMask_SS14_12
 ((
ut8_t
)0x0C

	)

324 
	#RTC_ArmSubSecdMask_SS14_13
 ((
ut8_t
)0x0D

	)

326 
	#RTC_ArmSubSecdMask_SS14
 ((
ut8_t
)0x0E

	)

328 
	#RTC_ArmSubSecdMask_Ne
 ((
ut8_t
)0x0F

	)

330 
	#IS_RTC_ALARM_SUB_SECOND_MASK
(
MASK
(((MASK=
RTC_ArmSubSecdMask_A
) || \

331 ((
MASK
=
RTC_ArmSubSecdMask_SS14_1
) || \

332 ((
MASK
=
RTC_ArmSubSecdMask_SS14_2
) || \

333 ((
MASK
=
RTC_ArmSubSecdMask_SS14_3
) || \

334 ((
MASK
=
RTC_ArmSubSecdMask_SS14_4
) || \

335 ((
MASK
=
RTC_ArmSubSecdMask_SS14_5
) || \

336 ((
MASK
=
RTC_ArmSubSecdMask_SS14_6
) || \

337 ((
MASK
=
RTC_ArmSubSecdMask_SS14_7
) || \

338 ((
MASK
=
RTC_ArmSubSecdMask_SS14_8
) || \

339 ((
MASK
=
RTC_ArmSubSecdMask_SS14_9
) || \

340 ((
MASK
=
RTC_ArmSubSecdMask_SS14_10
) || \

341 ((
MASK
=
RTC_ArmSubSecdMask_SS14_11
) || \

342 ((
MASK
=
RTC_ArmSubSecdMask_SS14_12
) || \

343 ((
MASK
=
RTC_ArmSubSecdMask_SS14_13
) || \

344 ((
MASK
=
RTC_ArmSubSecdMask_SS14
) || \

345 ((
MASK
=
RTC_ArmSubSecdMask_Ne
))

	)

354 
	#IS_RTC_ALARM_SUB_SECOND_VALUE
(
VALUE
((VALUE<0x00007FFF)

	)

364 
	#RTC_WakeUpClock_RTCCLK_Div16
 ((
ut32_t
)0x00000000)

	)

365 
	#RTC_WakeUpClock_RTCCLK_Div8
 ((
ut32_t
)0x00000001)

	)

366 
	#RTC_WakeUpClock_RTCCLK_Div4
 ((
ut32_t
)0x00000002)

	)

367 
	#RTC_WakeUpClock_RTCCLK_Div2
 ((
ut32_t
)0x00000003)

	)

368 
	#RTC_WakeUpClock_CK_SPRE_16bs
 ((
ut32_t
)0x00000004)

	)

369 
	#RTC_WakeUpClock_CK_SPRE_17bs
 ((
ut32_t
)0x00000006)

	)

370 
	#IS_RTC_WAKEUP_CLOCK
(
CLOCK
(((CLOCK=
RTC_WakeUpClock_RTCCLK_Div16
) || \

371 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div8
) || \

372 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div4
) || \

373 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div2
) || \

374 ((
CLOCK
=
RTC_WakeUpClock_CK_SPRE_16bs
) || \

375 ((
CLOCK
=
RTC_WakeUpClock_CK_SPRE_17bs
))

	)

376 
	#IS_RTC_WAKEUP_COUNTER
(
COUNTER
((COUNTER<0xFFFF)

	)

384 
	#RTC_TimeSmpEdge_Risg
 ((
ut32_t
)0x00000000)

	)

385 
	#RTC_TimeSmpEdge_Flg
 ((
ut32_t
)0x00000008)

	)

386 
	#IS_RTC_TIMESTAMP_EDGE
(
EDGE
(((EDGE=
RTC_TimeSmpEdge_Risg
) || \

387 ((
EDGE
=
RTC_TimeSmpEdge_Flg
))

	)

395 
	#RTC_Ouut_Dib
 ((
ut32_t
)0x00000000)

	)

396 
	#RTC_Ouut_ArmA
 ((
ut32_t
)0x00200000)

	)

397 
	#RTC_Ouut_WakeUp
 ((
ut32_t
)0x00600000

	)

399 
	#IS_RTC_OUTPUT
(
OUTPUT
(((OUTPUT=
RTC_Ouut_Dib
) || \

400 ((
OUTPUT
=
RTC_Ouut_ArmA
) || \

401 ((
OUTPUT
=
RTC_Ouut_WakeUp
))

	)

410 
	#RTC_OuutPެy_High
 ((
ut32_t
)0x00000000)

	)

411 
	#RTC_OuutPެy_Low
 ((
ut32_t
)0x00100000)

	)

412 
	#IS_RTC_OUTPUT_POL
(
POL
(((POL=
RTC_OuutPެy_High
) || \

413 ((
POL
=
RTC_OuutPެy_Low
))

	)

422 
	#RTC_CibOuut_512Hz
 ((
ut32_t
)0x00000000)

	)

423 
	#RTC_CibOuut_1Hz
 ((
ut32_t
)0x00080000)

	)

424 
	#IS_RTC_CALIB_OUTPUT
(
OUTPUT
(((OUTPUT=
RTC_CibOuut_512Hz
) || \

425 ((
OUTPUT
=
RTC_CibOuut_1Hz
))

	)

433 
	#RTC_SmohCibPiod_32c
 ((
ut32_t
)0x00000000

	)

435 
	#RTC_SmohCibPiod_16c
 ((
ut32_t
)0x00002000

	)

437 
	#RTC_SmohCibPiod_8c
 ((
ut32_t
)0x00004000

	)

439 
	#IS_RTC_SMOOTH_CALIB_PERIOD
(
PERIOD
(((PERIOD=
RTC_SmohCibPiod_32c
) || \

440 ((
PERIOD
=
RTC_SmohCibPiod_16c
) || \

441 ((
PERIOD
=
RTC_SmohCibPiod_8c
))

	)

450 
	#RTC_SmohCibPlusPuls_S
 ((
ut32_t
)0x00008000

	)

453 
	#RTC_SmohCibPlusPuls_Ret
 ((
ut32_t
)0x00000000

	)

455 
	#IS_RTC_SMOOTH_CALIB_PLUS
(
PLUS
(((PLUS=
RTC_SmohCibPlusPuls_S
) || \

456 ((
PLUS
=
RTC_SmohCibPlusPuls_Ret
))

	)

465 
	#IS_RTC_SMOOTH_CALIB_MINUS
(
VALUE
((VALUE<0x000001FF)

	)

474 
	#RTC_DayLightSavg_SUB1H
 ((
ut32_t
)0x00020000)

	)

475 
	#RTC_DayLightSavg_ADD1H
 ((
ut32_t
)0x00010000)

	)

476 
	#IS_RTC_DAYLIGHT_SAVING
(
SAVING
(((SAVING=
RTC_DayLightSavg_SUB1H
) || \

477 ((
SAVING
=
RTC_DayLightSavg_ADD1H
))

	)

479 
	#RTC_SteOti_Ret
 ((
ut32_t
)0x00000000)

	)

480 
	#RTC_SteOti_S
 ((
ut32_t
)0x00040000)

	)

481 
	#IS_RTC_STORE_OPERATION
(
OPERATION
(((OPERATION=
RTC_SteOti_Ret
) || \

482 ((
OPERATION
=
RTC_SteOti_S
))

	)

490 
	#RTC_TamrTrigg_RisgEdge
 ((
ut32_t
)0x00000000)

	)

491 
	#RTC_TamrTrigg_FlgEdge
 ((
ut32_t
)0x00000001)

	)

492 
	#RTC_TamrTrigg_LowLev
 ((
ut32_t
)0x00000000)

	)

493 
	#RTC_TamrTrigg_HighLev
 ((
ut32_t
)0x00000001)

	)

494 
	#IS_RTC_TAMPER_TRIGGER
(
TRIGGER
(((TRIGGER=
RTC_TamrTrigg_RisgEdge
) || \

495 ((
TRIGGER
=
RTC_TamrTrigg_FlgEdge
) || \

496 ((
TRIGGER
=
RTC_TamrTrigg_LowLev
) || \

497 ((
TRIGGER
=
RTC_TamrTrigg_HighLev
))

	)

506 
	#RTC_TamrFr_Dib
 ((
ut32_t
)0x00000000

	)

508 
	#RTC_TamrFr_2Same
 ((
ut32_t
)0x00000800

	)

510 
	#RTC_TamrFr_4Same
 ((
ut32_t
)0x00001000

	)

512 
	#RTC_TamrFr_8Same
 ((
ut32_t
)0x00001800

	)

514 
	#IS_RTC_TAMPER_FILTER
(
FILTER
(((FILTER=
RTC_TamrFr_Dib
) || \

515 ((
FILTER
=
RTC_TamrFr_2Same
) || \

516 ((
FILTER
=
RTC_TamrFr_4Same
) || \

517 ((
FILTER
=
RTC_TamrFr_8Same
))

	)

525 
	#RTC_TamrSamgFq_RTCCLK_Div32768
 ((
ut32_t
)0x00000000

	)

527 
	#RTC_TamrSamgFq_RTCCLK_Div16384
 ((
ut32_t
)0x00000100

	)

529 
	#RTC_TamrSamgFq_RTCCLK_Div8192
 ((
ut32_t
)0x00000200

	)

531 
	#RTC_TamrSamgFq_RTCCLK_Div4096
 ((
ut32_t
)0x00000300

	)

533 
	#RTC_TamrSamgFq_RTCCLK_Div2048
 ((
ut32_t
)0x00000400

	)

535 
	#RTC_TamrSamgFq_RTCCLK_Div1024
 ((
ut32_t
)0x00000500

	)

537 
	#RTC_TamrSamgFq_RTCCLK_Div512
 ((
ut32_t
)0x00000600

	)

539 
	#RTC_TamrSamgFq_RTCCLK_Div256
 ((
ut32_t
)0x00000700

	)

541 
	#IS_RTC_TAMPER_SAMPLING_FREQ
(
FREQ
(((FREQ==
RTC_TamrSamgFq_RTCCLK_Div32768
) || \

542 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div16384
) || \

543 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div8192
) || \

544 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div4096
) || \

545 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div2048
) || \

546 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div1024
) || \

547 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div512
) || \

548 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div256
))

	)

557 
	#RTC_TamrPchgeDuti_1RTCCLK
 ((
ut32_t
)0x00000000

	)

559 
	#RTC_TamrPchgeDuti_2RTCCLK
 ((
ut32_t
)0x00002000

	)

561 
	#RTC_TamrPchgeDuti_4RTCCLK
 ((
ut32_t
)0x00004000

	)

563 
	#RTC_TamrPchgeDuti_8RTCCLK
 ((
ut32_t
)0x00006000

	)

566 
	#IS_RTC_TAMPER_PRECHARGE_DURATION
(
DURATION
(((DURATION=
RTC_TamrPchgeDuti_1RTCCLK
) || \

567 ((
DURATION
=
RTC_TamrPchgeDuti_2RTCCLK
) || \

568 ((
DURATION
=
RTC_TamrPchgeDuti_4RTCCLK
) || \

569 ((
DURATION
=
RTC_TamrPchgeDuti_8RTCCLK
))

	)

577 
	#RTC_Tamr_1
 
RTC_TAFCR_TAMP1E


	)

579 
	#RTC_Tamr_2
 
RTC_TAFCR_TAMP2E


	)

581 
	#RTC_Tamr_3
 
RTC_TAFCR_TAMP3E


	)

584 
	#IS_RTC_TAMPER
(
TAMPER
((((TAMPER& (
ut32_t
)0xFFFFFFD6=0x00&& ((TAMPER!(ut32_t)
RESET
))

	)

593 
	#RTC_OuutTy_OnD
 ((
ut32_t
)0x00000000)

	)

594 
	#RTC_OuutTy_PushPu
 ((
ut32_t
)0x00040000)

	)

595 
	#IS_RTC_OUTPUT_TYPE
(
TYPE
(((TYPE=
RTC_OuutTy_OnD
) || \

596 ((
TYPE
=
RTC_OuutTy_PushPu
))

	)

605 
	#RTC_ShiAdd1S_Ret
 ((
ut32_t
)0x00000000)

	)

606 
	#RTC_ShiAdd1S_S
 ((
ut32_t
)0x80000000)

	)

607 
	#IS_RTC_SHIFT_ADD1S
(
SEL
(((SEL=
RTC_ShiAdd1S_Ret
) || \

608 ((
SEL
=
RTC_ShiAdd1S_S
))

	)

616 
	#IS_RTC_SHIFT_SUBFS
(
FS
((FS<0x00007FFF)

	)

626 
	#RTC_BKP_DR0
 ((
ut32_t
)0x00000000)

	)

627 
	#RTC_BKP_DR1
 ((
ut32_t
)0x00000001)

	)

628 
	#RTC_BKP_DR2
 ((
ut32_t
)0x00000002)

	)

629 
	#RTC_BKP_DR3
 ((
ut32_t
)0x00000003)

	)

630 
	#RTC_BKP_DR4
 ((
ut32_t
)0x00000004)

	)

631 
	#IS_RTC_BKP
(
BKP
(((BKP=
RTC_BKP_DR0
) || \

632 ((
BKP
=
RTC_BKP_DR1
) || \

633 ((
BKP
=
RTC_BKP_DR2
) || \

634 ((
BKP
=
RTC_BKP_DR3
) || \

635 ((
BKP
=
RTC_BKP_DR4
))

	)

643 
	#RTC_Fm_BIN
 ((
ut32_t
)0x000000000)

	)

644 
	#RTC_Fm_BCD
 ((
ut32_t
)0x000000001)

	)

645 
	#IS_RTC_FORMAT
(
FORMAT
(((FORMAT=
RTC_Fm_BIN
|| ((FORMAT=
RTC_Fm_BCD
))

	)

654 
	#RTC_FLAG_RECALPF
 
RTC_ISR_RECALPF


	)

655 
	#RTC_FLAG_TAMP3F
 
RTC_ISR_TAMP3F


	)

656 
	#RTC_FLAG_TAMP2F
 
RTC_ISR_TAMP2F


	)

657 
	#RTC_FLAG_TAMP1F
 
RTC_ISR_TAMP1F


	)

658 
	#RTC_FLAG_TSOVF
 
RTC_ISR_TSOVF


	)

659 
	#RTC_FLAG_TSF
 
RTC_ISR_TSF


	)

660 
	#RTC_FLAG_WUTF
 
RTC_ISR_WUTF


	)

661 
	#RTC_FLAG_ALRAF
 
RTC_ISR_ALRAF


	)

662 
	#RTC_FLAG_INITF
 
RTC_ISR_INITF


	)

663 
	#RTC_FLAG_RSF
 
RTC_ISR_RSF


	)

664 
	#RTC_FLAG_INITS
 
RTC_ISR_INITS


	)

665 
	#RTC_FLAG_SHPF
 
RTC_ISR_SHPF


	)

666 
	#RTC_FLAG_WUTWF
 
RTC_ISR_WUTWF


	)

667 
	#RTC_FLAG_ALRAWF
 
RTC_ISR_ALRAWF


	)

669 
	#IS_RTC_GET_FLAG
(
FLAG
(((FLAG=
RTC_FLAG_TSOVF
|| ((FLAG=
RTC_FLAG_TSF
) || \

670 ((
FLAG
=
RTC_FLAG_WUTF
|| ((FLAG=
RTC_FLAG_ALRAWF
) || \

671 ((
FLAG
=
RTC_FLAG_ALRAF
|| ((FLAG=
RTC_FLAG_INITF
) || \

672 ((
FLAG
=
RTC_FLAG_RSF
|| ((FLAG=
RTC_FLAG_WUTWF
) || \

673 ((
FLAG
=
RTC_FLAG_TAMP1F
|| ((FLAG=
RTC_FLAG_TAMP2F
) || \

674 ((
FLAG
=
RTC_FLAG_TAMP3F
|| ((FLAG=
RTC_FLAG_RECALPF
) || \

675 ((
FLAG
=
RTC_FLAG_SHPF
))

	)

676 
	#IS_RTC_CLEAR_FLAG
(
FLAG
(((FLAG!(
ut32_t
)
RESET
&& (((FLAG& 0xFFFF02DF=(ut32_t)RESET))

	)

685 
	#RTC_IT_TS
 ((
ut32_t
)0x00008000)

	)

686 
	#RTC_IT_WUT
 ((
ut32_t
)0x00004000

	)

687 
	#RTC_IT_ALRA
 ((
ut32_t
)0x00001000)

	)

688 
	#RTC_IT_TAMP
 ((
ut32_t
)0x00000004

	)

689 
	#RTC_IT_TAMP1
 ((
ut32_t
)0x00020000)

	)

690 
	#RTC_IT_TAMP2
 ((
ut32_t
)0x00040000)

	)

691 
	#RTC_IT_TAMP3
 ((
ut32_t
)0x00080000

	)

693 
	#IS_RTC_CONFIG_IT
(
IT
(((IT!(
ut32_t
)
RESET
&& (((IT& 0xFFFF2FFB=(ut32_t)RESET))

	)

694 
	#IS_RTC_GET_IT
(
IT
(((IT=
RTC_IT_TS
|| ((IT=
RTC_IT_ALRA
) || \

695 ((
IT
=
RTC_IT_TAMP1
|| ((IT=
RTC_IT_WUT
) || \

696 ((
IT
=
RTC_IT_TAMP2
|| ((IT=
RTC_IT_TAMP3
))

	)

698 
	#IS_RTC_CLEAR_IT
(
IT
(((IT!(
ut32_t
)
RESET
&& (((IT& 0xFFF12FFF=(ut32_t)RESET))

	)

712 
EStus
 
RTC_DeIn
();

716 
EStus
 
RTC_In
(
RTC_InTyDef
* 
RTC_InSu
);

717 
RTC_SuIn
(
RTC_InTyDef
* 
RTC_InSu
);

718 
RTC_WrePreiCmd
(
FuniڮS
 
NewS
);

719 
EStus
 
RTC_EInMode
();

720 
RTC_ExInMode
();

721 
EStus
 
RTC_WaFSynchro
();

722 
EStus
 
RTC_RefClockCmd
(
FuniڮS
 
NewS
);

723 
RTC_ByssShadowCmd
(
FuniڮS
 
NewS
);

726 
EStus
 
RTC_STime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
);

727 
RTC_TimeSuIn
(
RTC_TimeTyDef
* 
RTC_TimeSu
);

728 
RTC_GTime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
);

729 
ut32_t
 
RTC_GSubSecd
();

730 
EStus
 
RTC_SDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
);

731 
RTC_DeSuIn
(
RTC_DeTyDef
* 
RTC_DeSu
);

732 
RTC_GDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
);

735 
RTC_SArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
);

736 
RTC_ArmSuIn
(
RTC_ArmTyDef
* 
RTC_ArmSu
);

737 
RTC_GArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
);

738 
EStus
 
RTC_ArmCmd
(
ut32_t
 
RTC_Arm
, 
FuniڮS
 
NewS
);

739 
RTC_ArmSubSecdCfig
(
ut32_t
 
RTC_Arm
, ut32_
RTC_ArmSubSecdVue
, 
ut8_t
 
RTC_ArmSubSecdMask
);

740 
ut32_t
 
RTC_GArmSubSecd
(ut32_
RTC_Arm
);

743 
RTC_WakeUpClockCfig
(
ut32_t
 
RTC_WakeUpClock
);

744 
RTC_SWakeUpCou
(
ut32_t
 
RTC_WakeUpCou
);

745 
ut32_t
 
RTC_GWakeUpCou
();

746 
EStus
 
RTC_WakeUpCmd
(
FuniڮS
 
NewS
);

749 
RTC_DayLightSavgCfig
(
ut32_t
 
RTC_DayLightSavg
, ut32_
RTC_SteOti
);

750 
ut32_t
 
RTC_GSteOti
();

753 
RTC_OuutCfig
(
ut32_t
 
RTC_Ouut
, ut32_
RTC_OuutPެy
);

756 
RTC_CibOuutCmd
(
FuniڮS
 
NewS
);

757 
RTC_CibOuutCfig
(
ut32_t
 
RTC_CibOuut
);

758 
EStus
 
RTC_SmohCibCfig
(
ut32_t
 
RTC_SmohCibPiod
,

759 
ut32_t
 
RTC_SmohCibPlusPuls
,

760 
ut32_t
 
RTC_SmouthCibMusPulsVue
);

763 
RTC_TimeSmpCmd
(
ut32_t
 
RTC_TimeSmpEdge
, 
FuniڮS
 
NewS
);

764 
RTC_GTimeSmp
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_SmpTimeSu
, 
RTC_DeTyDef
* 
RTC_SmpDeSu
);

765 
ut32_t
 
RTC_GTimeSmpSubSecd
();

768 
RTC_TamrTriggCfig
(
ut32_t
 
RTC_Tamr
, ut32_
RTC_TamrTrigg
);

769 
RTC_TamrCmd
(
ut32_t
 
RTC_Tamr
, 
FuniڮS
 
NewS
);

770 
RTC_TamrFrCfig
(
ut32_t
 
RTC_TamrFr
);

771 
RTC_TamrSamgFqCfig
(
ut32_t
 
RTC_TamrSamgFq
);

772 
RTC_TamrPsPchgeDuti
(
ut32_t
 
RTC_TamrPchgeDuti
);

773 
RTC_TimeSmpOnTamrDeiCmd
(
FuniڮS
 
NewS
);

774 
RTC_TamrPuUpCmd
(
FuniڮS
 
NewS
);

777 
RTC_WreBackupRegi
(
ut32_t
 
RTC_BKP_DR
, ut32_
Da
);

778 
ut32_t
 
RTC_RdBackupRegi
(ut32_
RTC_BKP_DR
);

781 
RTC_OuutTyCfig
(
ut32_t
 
RTC_OuutTy
);

784 
EStus
 
RTC_SynchroShiCfig
(
ut32_t
 
RTC_ShiAdd1S
, ut32_
RTC_ShiSubFS
);

787 
RTC_ITCfig
(
ut32_t
 
RTC_IT
, 
FuniڮS
 
NewS
);

788 
FgStus
 
RTC_GFgStus
(
ut32_t
 
RTC_FLAG
);

789 
RTC_CˬFg
(
ut32_t
 
RTC_FLAG
);

790 
ITStus
 
RTC_GITStus
(
ut32_t
 
RTC_IT
);

791 
RTC_CˬITPdgB
(
ut32_t
 
RTC_IT
);

793 #ifde
__lulus


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_spi.h

30 #ide
__STM32F0XX_SPI_H


31 
	#__STM32F0XX_SPI_H


	)

33 #ifde
__lulus


38 
	~"m32f0xx.h
"

56 
ut16_t
 
SPI_Dei
;

59 
ut16_t
 
SPI_Mode
;

62 
ut16_t
 
SPI_DaSize
;

65 
ut16_t
 
SPI_CPOL
;

68 
ut16_t
 
SPI_CPHA
;

71 
ut16_t
 
SPI_NSS
;

75 
ut16_t
 
SPI_BaudRePsr
;

81 
ut16_t
 
SPI_FB
;

84 
ut16_t
 
SPI_CRCPynoml
;

85 }
	tSPI_InTyDef
;

95 
ut16_t
 
I2S_Mode
;

98 
ut16_t
 
I2S_Sndd
;

101 
ut16_t
 
I2S_DaFm
;

104 
ut16_t
 
I2S_MCLKOuut
;

107 
ut32_t
 
I2S_AudioFq
;

110 
ut16_t
 
I2S_CPOL
;

112 }
	tI2S_InTyDef
;

120 
	#IS_SPI_ALL_PERIPH
(
PERIPH
(((PERIPH=
SPI1
) || \

121 ((
PERIPH
=
SPI2
))

	)

123 
	#IS_SPI_1_PERIPH
(
PERIPH
(((PERIPH=
SPI1
))

	)

129 
	#SPI_Dei_2Les_FuDuex
 ((
ut16_t
)0x0000)

	)

130 
	#SPI_Dei_2Les_RxOy
 ((
ut16_t
)0x0400)

	)

131 
	#SPI_Dei_1Le_Rx
 ((
ut16_t
)0x8000)

	)

132 
	#SPI_Dei_1Le_Tx
 ((
ut16_t
)0xC000)

	)

133 
	#IS_SPI_DIRECTION_MODE
(
MODE
(((MODE=
SPI_Dei_2Les_FuDuex
) || \

134 ((
MODE
=
SPI_Dei_2Les_RxOy
) || \

135 ((
MODE
=
SPI_Dei_1Le_Rx
) || \

136 ((
MODE
=
SPI_Dei_1Le_Tx
))

	)

145 
	#SPI_Mode_Ma
 ((
ut16_t
)0x0104)

	)

146 
	#SPI_Mode_Sve
 ((
ut16_t
)0x0000)

	)

147 
	#IS_SPI_MODE
(
MODE
(((MODE=
SPI_Mode_Ma
) || \

148 ((
MODE
=
SPI_Mode_Sve
))

	)

157 
	#SPI_DaSize_4b
 ((
ut16_t
)0x0300)

	)

158 
	#SPI_DaSize_5b
 ((
ut16_t
)0x0400)

	)

159 
	#SPI_DaSize_6b
 ((
ut16_t
)0x0500)

	)

160 
	#SPI_DaSize_7b
 ((
ut16_t
)0x0600)

	)

161 
	#SPI_DaSize_8b
 ((
ut16_t
)0x0700)

	)

162 
	#SPI_DaSize_9b
 ((
ut16_t
)0x0800)

	)

163 
	#SPI_DaSize_10b
 ((
ut16_t
)0x0900)

	)

164 
	#SPI_DaSize_11b
 ((
ut16_t
)0x0A00)

	)

165 
	#SPI_DaSize_12b
 ((
ut16_t
)0x0B00)

	)

166 
	#SPI_DaSize_13b
 ((
ut16_t
)0x0C00)

	)

167 
	#SPI_DaSize_14b
 ((
ut16_t
)0x0D00)

	)

168 
	#SPI_DaSize_15b
 ((
ut16_t
)0x0E00)

	)

169 
	#SPI_DaSize_16b
 ((
ut16_t
)0x0F00)

	)

170 
	#IS_SPI_DATA_SIZE
(
SIZE
(((SIZE=
SPI_DaSize_4b
) || \

171 ((
SIZE
=
SPI_DaSize_5b
) || \

172 ((
SIZE
=
SPI_DaSize_6b
) || \

173 ((
SIZE
=
SPI_DaSize_7b
) || \

174 ((
SIZE
=
SPI_DaSize_8b
) || \

175 ((
SIZE
=
SPI_DaSize_9b
) || \

176 ((
SIZE
=
SPI_DaSize_10b
) || \

177 ((
SIZE
=
SPI_DaSize_11b
) || \

178 ((
SIZE
=
SPI_DaSize_12b
) || \

179 ((
SIZE
=
SPI_DaSize_13b
) || \

180 ((
SIZE
=
SPI_DaSize_14b
) || \

181 ((
SIZE
=
SPI_DaSize_15b
) || \

182 ((
SIZE
=
SPI_DaSize_16b
))

	)

191 
	#SPI_CRCLgth_8b
 ((
ut16_t
)0x0000)

	)

192 
	#SPI_CRCLgth_16b
 
SPI_CR1_CRCL


	)

193 
	#IS_SPI_CRC_LENGTH
(
LENGTH
(((LENGTH=
SPI_CRCLgth_8b
) || \

194 ((
LENGTH
=
SPI_CRCLgth_16b
))

	)

203 
	#SPI_CPOL_Low
 ((
ut16_t
)0x0000)

	)

204 
	#SPI_CPOL_High
 
SPI_CR1_CPOL


	)

205 
	#IS_SPI_CPOL
(
CPOL
(((CPOL=
SPI_CPOL_Low
) || \

206 ((
CPOL
=
SPI_CPOL_High
))

	)

215 
	#SPI_CPHA_1Edge
 ((
ut16_t
)0x0000)

	)

216 
	#SPI_CPHA_2Edge
 
SPI_CR1_CPHA


	)

217 
	#IS_SPI_CPHA
(
CPHA
(((CPHA=
SPI_CPHA_1Edge
) || \

218 ((
CPHA
=
SPI_CPHA_2Edge
))

	)

227 
	#SPI_NSS_So
 
SPI_CR1_SSM


	)

228 
	#SPI_NSS_Hd
 ((
ut16_t
)0x0000)

	)

229 
	#IS_SPI_NSS
(
NSS
(((NSS=
SPI_NSS_So
) || \

230 ((
NSS
=
SPI_NSS_Hd
))

	)

239 
	#SPI_BaudRePsr_2
 ((
ut16_t
)0x0000)

	)

240 
	#SPI_BaudRePsr_4
 ((
ut16_t
)0x0008)

	)

241 
	#SPI_BaudRePsr_8
 ((
ut16_t
)0x0010)

	)

242 
	#SPI_BaudRePsr_16
 ((
ut16_t
)0x0018)

	)

243 
	#SPI_BaudRePsr_32
 ((
ut16_t
)0x0020)

	)

244 
	#SPI_BaudRePsr_64
 ((
ut16_t
)0x0028)

	)

245 
	#SPI_BaudRePsr_128
 ((
ut16_t
)0x0030)

	)

246 
	#SPI_BaudRePsr_256
 ((
ut16_t
)0x0038)

	)

247 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
(((PRESCALER=
SPI_BaudRePsr_2
) || \

248 ((
PRESCALER
=
SPI_BaudRePsr_4
) || \

249 ((
PRESCALER
=
SPI_BaudRePsr_8
) || \

250 ((
PRESCALER
=
SPI_BaudRePsr_16
) || \

251 ((
PRESCALER
=
SPI_BaudRePsr_32
) || \

252 ((
PRESCALER
=
SPI_BaudRePsr_64
) || \

253 ((
PRESCALER
=
SPI_BaudRePsr_128
) || \

254 ((
PRESCALER
=
SPI_BaudRePsr_256
))

	)

263 
	#SPI_FB_MSB
 ((
ut16_t
)0x0000)

	)

264 
	#SPI_FB_LSB
 
SPI_CR1_LSBFIRST


	)

265 
	#IS_SPI_FIRST_BIT
(
BIT
(((BIT=
SPI_FB_MSB
) || \

266 ((
BIT
=
SPI_FB_LSB
))

	)

275 
	#I2S_Mode_SveTx
 ((
ut16_t
)0x0000)

	)

276 
	#I2S_Mode_SveRx
 ((
ut16_t
)0x0100)

	)

277 
	#I2S_Mode_MaTx
 ((
ut16_t
)0x0200)

	)

278 
	#I2S_Mode_MaRx
 ((
ut16_t
)0x0300)

	)

279 
	#IS_I2S_MODE
(
MODE
(((MODE=
I2S_Mode_SveTx
) || \

280 ((
MODE
=
I2S_Mode_SveRx
) || \

281 ((
MODE
=
I2S_Mode_MaTx
)|| \

282 ((
MODE
=
I2S_Mode_MaRx
))

	)

291 
	#I2S_Sndd_Phls
 ((
ut16_t
)0x0000)

	)

292 
	#I2S_Sndd_MSB
 ((
ut16_t
)0x0010)

	)

293 
	#I2S_Sndd_LSB
 ((
ut16_t
)0x0020)

	)

294 
	#I2S_Sndd_PCMSht
 ((
ut16_t
)0x0030)

	)

295 
	#I2S_Sndd_PCMLg
 ((
ut16_t
)0x00B0)

	)

296 
	#IS_I2S_STANDARD
(
STANDARD
(((STANDARD=
I2S_Sndd_Phls
) || \

297 ((
STANDARD
=
I2S_Sndd_MSB
) || \

298 ((
STANDARD
=
I2S_Sndd_LSB
) || \

299 ((
STANDARD
=
I2S_Sndd_PCMSht
) || \

300 ((
STANDARD
=
I2S_Sndd_PCMLg
))

	)

309 
	#I2S_DaFm_16b
 ((
ut16_t
)0x0000)

	)

310 
	#I2S_DaFm_16bexnded
 ((
ut16_t
)0x0001)

	)

311 
	#I2S_DaFm_24b
 ((
ut16_t
)0x0003)

	)

312 
	#I2S_DaFm_32b
 ((
ut16_t
)0x0005)

	)

313 
	#IS_I2S_DATA_FORMAT
(
FORMAT
(((FORMAT=
I2S_DaFm_16b
) || \

314 ((
FORMAT
=
I2S_DaFm_16bexnded
) || \

315 ((
FORMAT
=
I2S_DaFm_24b
) || \

316 ((
FORMAT
=
I2S_DaFm_32b
))

	)

325 
	#I2S_MCLKOuut_Eb
 
SPI_I2SPR_MCKOE


	)

326 
	#I2S_MCLKOuut_Dib
 ((
ut16_t
)0x0000)

	)

327 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
(((OUTPUT=
I2S_MCLKOuut_Eb
) || \

328 ((
OUTPUT
=
I2S_MCLKOuut_Dib
))

	)

337 
	#I2S_AudioFq_192k
 ((
ut32_t
)192000)

	)

338 
	#I2S_AudioFq_96k
 ((
ut32_t
)96000)

	)

339 
	#I2S_AudioFq_48k
 ((
ut32_t
)48000)

	)

340 
	#I2S_AudioFq_44k
 ((
ut32_t
)44100)

	)

341 
	#I2S_AudioFq_32k
 ((
ut32_t
)32000)

	)

342 
	#I2S_AudioFq_22k
 ((
ut32_t
)22050)

	)

343 
	#I2S_AudioFq_16k
 ((
ut32_t
)16000)

	)

344 
	#I2S_AudioFq_11k
 ((
ut32_t
)11025)

	)

345 
	#I2S_AudioFq_8k
 ((
ut32_t
)8000)

	)

346 
	#I2S_AudioFq_Deu
 ((
ut32_t
)2)

	)

348 
	#IS_I2S_AUDIO_FREQ
(
FREQ
((((FREQ>
I2S_AudioFq_8k
) && \

349 ((
FREQ
<
I2S_AudioFq_192k
)) || \

350 ((
FREQ
=
I2S_AudioFq_Deu
))

	)

359 
	#I2S_CPOL_Low
 ((
ut16_t
)0x0000)

	)

360 
	#I2S_CPOL_High
 
SPI_I2SCFGR_CKPOL


	)

361 
	#IS_I2S_CPOL
(
CPOL
(((CPOL=
I2S_CPOL_Low
) || \

362 ((
CPOL
=
I2S_CPOL_High
))

	)

371 
	#SPI_RxFIFOThshd_HF
 ((
ut16_t
)0x0000)

	)

372 
	#SPI_RxFIFOThshd_QF
 
SPI_CR2_FRXTH


	)

373 
	#IS_SPI_RX_FIFO_THRESHOLD
(
THRESHOLD
(((THRESHOLD=
SPI_RxFIFOThshd_HF
) || \

374 ((
THRESHOLD
=
SPI_RxFIFOThshd_QF
))

	)

383 
	#SPI_I2S_DMAReq_Tx
 
SPI_CR2_TXDMAEN


	)

384 
	#SPI_I2S_DMAReq_Rx
 
SPI_CR2_RXDMAEN


	)

385 
	#IS_SPI_I2S_DMA_REQ
(
REQ
((((REQ& (
ut16_t
)0xFFFC=0x00&& ((REQ!0x00))

	)

394 
	#SPI_LaDMATnsr_TxEvRxEv
 ((
ut16_t
)0x0000)

	)

395 
	#SPI_LaDMATnsr_TxOddRxEv
 ((
ut16_t
)0x4000)

	)

396 
	#SPI_LaDMATnsr_TxEvRxOdd
 ((
ut16_t
)0x2000)

	)

397 
	#SPI_LaDMATnsr_TxOddRxOdd
 ((
ut16_t
)0x6000)

	)

398 
	#IS_SPI_LAST_DMA_TRANSFER
(
TRANSFER
(((TRANSFER=
SPI_LaDMATnsr_TxEvRxEv
) || \

399 ((
TRANSFER
=
SPI_LaDMATnsr_TxOddRxEv
) || \

400 ((
TRANSFER
=
SPI_LaDMATnsr_TxEvRxOdd
) || \

401 ((
TRANSFER
=
SPI_LaDMATnsr_TxOddRxOdd
))

	)

409 
	#SPI_NSSIlSo_S
 
SPI_CR1_SSI


	)

410 
	#SPI_NSSIlSo_Ret
 ((
ut16_t
)0xFEFF)

	)

411 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
(((INTERNAL=
SPI_NSSIlSo_S
) || \

412 ((
INTERNAL
=
SPI_NSSIlSo_Ret
))

	)

421 
	#SPI_CRC_Tx
 ((
ut8_t
)0x00)

	)

422 
	#SPI_CRC_Rx
 ((
ut8_t
)0x01)

	)

423 
	#IS_SPI_CRC
(
CRC
(((CRC=
SPI_CRC_Tx
|| ((CRC=
SPI_CRC_Rx
))

	)

432 
	#SPI_Dei_Rx
 ((
ut16_t
)0xBFFF)

	)

433 
	#SPI_Dei_Tx
 ((
ut16_t
)0x4000)

	)

434 
	#IS_SPI_DIRECTION
(
DIRECTION
(((DIRECTION=
SPI_Dei_Rx
) || \

435 ((
DIRECTION
=
SPI_Dei_Tx
))

	)

444 
	#SPI_I2S_IT_TXE
 ((
ut8_t
)0x71)

	)

445 
	#SPI_I2S_IT_RXNE
 ((
ut8_t
)0x60)

	)

446 
	#SPI_I2S_IT_ERR
 ((
ut8_t
)0x50)

	)

448 
	#IS_SPI_I2S_CONFIG_IT
(
IT
(((IT=
SPI_I2S_IT_TXE
) || \

449 ((
IT
=
SPI_I2S_IT_RXNE
) || \

450 ((
IT
=
SPI_I2S_IT_ERR
))

	)

452 
	#I2S_IT_UDR
 ((
ut8_t
)0x53)

	)

453 
	#SPI_IT_MODF
 ((
ut8_t
)0x55)

	)

454 
	#SPI_I2S_IT_OVR
 ((
ut8_t
)0x56)

	)

455 
	#SPI_I2S_IT_FRE
 ((
ut8_t
)0x58)

	)

457 
	#IS_SPI_I2S_GET_IT
(
IT
(((IT=
SPI_I2S_IT_RXNE
|| ((IT=
SPI_I2S_IT_TXE
) || \

458 ((
IT
=
SPI_I2S_IT_OVR
|| ((IT=
SPI_IT_MODF
) || \

459 ((
IT
=
SPI_I2S_IT_FRE
)|| ((IT=
I2S_IT_UDR
))

	)

469 
	#SPI_TnsmissiFIFOStus_Emy
 ((
ut16_t
)0x0000)

	)

470 
	#SPI_TnsmissiFIFOStus_1QurFu
 ((
ut16_t
)0x0800)

	)

471 
	#SPI_TnsmissiFIFOStus_HfFu
 ((
ut16_t
)0x1000)

	)

472 
	#SPI_TnsmissiFIFOStus_Fu
 ((
ut16_t
)0x1800)

	)

481 
	#SPI_ReiFIFOStus_Emy
 ((
ut16_t
)0x0000)

	)

482 
	#SPI_ReiFIFOStus_1QurFu
 ((
ut16_t
)0x0200)

	)

483 
	#SPI_ReiFIFOStus_HfFu
 ((
ut16_t
)0x0400)

	)

484 
	#SPI_ReiFIFOStus_Fu
 ((
ut16_t
)0x0600)

	)

495 
	#SPI_I2S_FLAG_RXNE
 
SPI_SR_RXNE


	)

496 
	#SPI_I2S_FLAG_TXE
 
SPI_SR_TXE


	)

497 
	#I2S_FLAG_CHSIDE
 
SPI_SR_CHSIDE


	)

498 
	#I2S_FLAG_UDR
 
SPI_SR_UDR


	)

499 
	#SPI_FLAG_CRCERR
 
SPI_SR_CRCERR


	)

500 
	#SPI_FLAG_MODF
 
SPI_SR_MODF


	)

501 
	#SPI_I2S_FLAG_OVR
 
SPI_SR_OVR


	)

502 
	#SPI_I2S_FLAG_BSY
 
SPI_SR_BSY


	)

503 
	#SPI_I2S_FLAG_FRE
 
SPI_SR_FRE


	)

507 
	#IS_SPI_CLEAR_FLAG
(
FLAG
(((FLAG=
SPI_FLAG_CRCERR
))

	)

508 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
(((FLAG=
SPI_I2S_FLAG_BSY
|| ((FLAG=
SPI_I2S_FLAG_OVR
) || \

509 ((
FLAG
=
SPI_FLAG_MODF
|| ((FLAG=
SPI_FLAG_CRCERR
) || \

510 ((
FLAG
=
SPI_I2S_FLAG_TXE
|| ((FLAG=
SPI_I2S_FLAG_RXNE
)|| \

511 ((
FLAG
=
SPI_I2S_FLAG_FRE
)|| ((FLAG=
I2S_FLAG_CHSIDE
)|| \

512 ((
FLAG
=
I2S_FLAG_UDR
))

	)

521 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
((POLYNOMIAL>0x1)

	)

534 
SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
);

535 
SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
);

536 
I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
);

537 
SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
);

538 
I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
);

539 
SPI_TIModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

540 
SPI_NSSPulModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

541 
SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

542 
I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

543 
SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
);

544 
SPI_RxFIFOThshdCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_RxFIFOThshd
);

545 
SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
);

546 
SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
);

547 
SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

550 
SPI_SdDa8
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
Da
);

551 
SPI_I2S_SdDa16
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
);

552 
ut8_t
 
SPI_ReiveDa8
(
SPI_TyDef
* 
SPIx
);

553 
ut16_t
 
SPI_I2S_ReiveDa16
(
SPI_TyDef
* 
SPIx
);

556 
SPI_CRCLgthCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_CRCLgth
);

557 
SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

558 
SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
);

559 
ut16_t
 
SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
);

560 
ut16_t
 
SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
);

563 
SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
);

564 
SPI_LaDMATnsrCmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_LaDMATnsr
);

567 
SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
);

568 
ut16_t
 
SPI_GTnsmissiFIFOStus
(
SPI_TyDef
* 
SPIx
);

569 
ut16_t
 
SPI_GReiFIFOStus
(
SPI_TyDef
* 
SPIx
);

570 
FgStus
 
SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

571 
SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

572 
ITStus
 
SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
);

574 #ifde
__lulus


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_syscfg.h

30 #ide
__STM32F0XX_SYSCFG_H


31 
	#__STM32F0XX_SYSCFG_H


	)

33 #ifde
__lulus


38 
	~"m32f0xx.h
"

57 
	#EXTI_PtSourGPIOA
 ((
ut8_t
)0x00)

	)

58 
	#EXTI_PtSourGPIOB
 ((
ut8_t
)0x01)

	)

59 
	#EXTI_PtSourGPIOC
 ((
ut8_t
)0x02)

	)

60 
	#EXTI_PtSourGPIOD
 ((
ut8_t
)0x03

	)

61 
	#EXTI_PtSourGPIOE
 ((
ut8_t
)0x04

	)

62 
	#EXTI_PtSourGPIOF
 ((
ut8_t
)0x05)

	)

64 
	#IS_EXTI_PORT_SOURCE
(
PORTSOURCE
(((PORTSOURCE=
EXTI_PtSourGPIOA
) || \

65 ((
PORTSOURCE
=
EXTI_PtSourGPIOB
) || \

66 ((
PORTSOURCE
=
EXTI_PtSourGPIOC
) || \

67 ((
PORTSOURCE
=
EXTI_PtSourGPIOD
) || \

68 ((
PORTSOURCE
=
EXTI_PtSourGPIOE
) || \

69 ((
PORTSOURCE
=
EXTI_PtSourGPIOF
))

	)

77 
	#EXTI_PSour0
 ((
ut8_t
)0x00)

	)

78 
	#EXTI_PSour1
 ((
ut8_t
)0x01)

	)

79 
	#EXTI_PSour2
 ((
ut8_t
)0x02)

	)

80 
	#EXTI_PSour3
 ((
ut8_t
)0x03)

	)

81 
	#EXTI_PSour4
 ((
ut8_t
)0x04)

	)

82 
	#EXTI_PSour5
 ((
ut8_t
)0x05)

	)

83 
	#EXTI_PSour6
 ((
ut8_t
)0x06)

	)

84 
	#EXTI_PSour7
 ((
ut8_t
)0x07)

	)

85 
	#EXTI_PSour8
 ((
ut8_t
)0x08)

	)

86 
	#EXTI_PSour9
 ((
ut8_t
)0x09)

	)

87 
	#EXTI_PSour10
 ((
ut8_t
)0x0A)

	)

88 
	#EXTI_PSour11
 ((
ut8_t
)0x0B)

	)

89 
	#EXTI_PSour12
 ((
ut8_t
)0x0C)

	)

90 
	#EXTI_PSour13
 ((
ut8_t
)0x0D)

	)

91 
	#EXTI_PSour14
 ((
ut8_t
)0x0E)

	)

92 
	#EXTI_PSour15
 ((
ut8_t
)0x0F)

	)

94 
	#IS_EXTI_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
EXTI_PSour0
) || \

95 ((
PINSOURCE
=
EXTI_PSour1
) || \

96 ((
PINSOURCE
=
EXTI_PSour2
) || \

97 ((
PINSOURCE
=
EXTI_PSour3
) || \

98 ((
PINSOURCE
=
EXTI_PSour4
) || \

99 ((
PINSOURCE
=
EXTI_PSour5
) || \

100 ((
PINSOURCE
=
EXTI_PSour6
) || \

101 ((
PINSOURCE
=
EXTI_PSour7
) || \

102 ((
PINSOURCE
=
EXTI_PSour8
) || \

103 ((
PINSOURCE
=
EXTI_PSour9
) || \

104 ((
PINSOURCE
=
EXTI_PSour10
) || \

105 ((
PINSOURCE
=
EXTI_PSour11
) || \

106 ((
PINSOURCE
=
EXTI_PSour12
) || \

107 ((
PINSOURCE
=
EXTI_PSour13
) || \

108 ((
PINSOURCE
=
EXTI_PSour14
) || \

109 ((
PINSOURCE
=
EXTI_PSour15
))

	)

117 
	#SYSCFG_MemyRem_Fsh
 ((
ut8_t
)0x00)

	)

118 
	#SYSCFG_MemyRem_SyemMemy
 ((
ut8_t
)0x01)

	)

119 
	#SYSCFG_MemyRem_SRAM
 ((
ut8_t
)0x03)

	)

122 
	#IS_SYSCFG_MEMORY_REMAP
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
) || \

123 ((
REMAP
=
SYSCFG_MemyRem_SyemMemy
) || \

124 ((
REMAP
=
SYSCFG_MemyRem_SRAM
))

	)

133 
	#SYSCFG_DMARem_TIM3
 
SYSCFG_CFGR1_TIM3_DMA_RMP


	)

135 
	#SYSCFG_DMARem_TIM2
 
SYSCFG_CFGR1_TIM2_DMA_RMP


	)

137 
	#SYSCFG_DMARem_TIM1
 
SYSCFG_CFGR1_TIM1_DMA_RMP


	)

139 
	#SYSCFG_DMARem_I2C1
 
SYSCFG_CFGR1_I2C1_DMA_RMP


	)

141 
	#SYSCFG_DMARem_USART3
 
SYSCFG_CFGR1_USART3_DMA_RMP


	)

143 
	#SYSCFG_DMARem_USART2
 
SYSCFG_CFGR1_USART2_DMA_RMP


	)

145 
	#SYSCFG_DMARem_SPI2
 
SYSCFG_CFGR1_SPI2_DMA_RMP


	)

147 
	#SYSCFG_DMARem_TIM17_2
 
SYSCFG_CFGR1_TIM17_DMA_RMP2


	)

149 
	#SYSCFG_DMARem_TIM16_2
 
SYSCFG_CFGR1_TIM16_DMA_RMP2


	)

151 
	#SYSCFG_DMARem_TIM17
 
SYSCFG_CFGR1_TIM17_DMA_RMP


	)

152 
	#SYSCFG_DMARem_TIM16
 
SYSCFG_CFGR1_TIM16_DMA_RMP


	)

153 
	#SYSCFG_DMARem_USART1Rx
 
SYSCFG_CFGR1_USART1RX_DMA_RMP


	)

154 
	#SYSCFG_DMARem_USART1Tx
 
SYSCFG_CFGR1_USART1TX_DMA_RMP


	)

155 
	#SYSCFG_DMARem_ADC1
 
SYSCFG_CFGR1_ADC_DMA_RMP


	)

157 
	#IS_SYSCFG_DMA_REMAP
(
REMAP
(((REMAP=
SYSCFG_DMARem_TIM17
) || \

158 ((
REMAP
=
SYSCFG_DMARem_TIM16
) || \

159 ((
REMAP
=
SYSCFG_DMARem_USART1Rx
) || \

160 ((
REMAP
=
SYSCFG_DMARem_USART1Tx
) || \

161 ((
REMAP
=
SYSCFG_CFGR1_TIM3_DMA_RMP
) || \

162 ((
REMAP
=
SYSCFG_CFGR1_TIM2_DMA_RMP
) || \

163 ((
REMAP
=
SYSCFG_CFGR1_TIM1_DMA_RMP
) || \

164 ((
REMAP
=
SYSCFG_CFGR1_I2C1_DMA_RMP
) || \

165 ((
REMAP
=
SYSCFG_CFGR1_USART3_DMA_RMP
) || \

166 ((
REMAP
=
SYSCFG_CFGR1_USART2_DMA_RMP
) || \

167 ((
REMAP
=
SYSCFG_CFGR1_SPI2_DMA_RMP
) || \

168 ((
REMAP
=
SYSCFG_CFGR1_TIM17_DMA_RMP2
) || \

169 ((
REMAP
=
SYSCFG_CFGR1_TIM16_DMA_RMP2
) || \

170 ((
REMAP
=
SYSCFG_DMARem_ADC1
))

	)

179 
	#SYSCFG_I2CFaModePlus_PB6
 
SYSCFG_CFGR1_I2C_FMP_PB6


	)

180 
	#SYSCFG_I2CFaModePlus_PB7
 
SYSCFG_CFGR1_I2C_FMP_PB7


	)

181 
	#SYSCFG_I2CFaModePlus_PB8
 
SYSCFG_CFGR1_I2C_FMP_PB8


	)

182 
	#SYSCFG_I2CFaModePlus_PB9
 
SYSCFG_CFGR1_I2C_FMP_PB9


	)

183 
	#SYSCFG_I2CFaModePlus_I2C1
 
SYSCFG_CFGR1_I2C_FMP_I2C1


	)

184 
	#SYSCFG_I2CFaModePlus_I2C2
 
SYSCFG_CFGR1_I2C_FMP_I2C2


	)

185 
	#SYSCFG_I2CFaModePlus_PA9
 
SYSCFG_CFGR1_I2C_FMP_PA9


	)

186 
	#SYSCFG_I2CFaModePlus_PA10
 
SYSCFG_CFGR1_I2C_FMP_PA10


	)

188 
	#IS_SYSCFG_I2C_FMP
(
PIN
(((PIN=
SYSCFG_I2CFaModePlus_PB6
) || \

189 ((
PIN
=
SYSCFG_I2CFaModePlus_PB7
) || \

190 ((
PIN
=
SYSCFG_I2CFaModePlus_PB8
) || \

191 ((
PIN
=
SYSCFG_I2CFaModePlus_PB9
) || \

192 ((
PIN
=
SYSCFG_I2CFaModePlus_I2C1
) || \

193 ((
PIN
=
SYSCFG_I2CFaModePlus_I2C2
) || \

194 ((
PIN
=
SYSCFG_I2CFaModePlus_PA9
) || \

195 ((
PIN
=
SYSCFG_I2CFaModePlus_PA10
))

	)

205 
	#SYSCFG_Bak_PVD
 
SYSCFG_CFGR2_PVD_LOCK


	)

206 
	#SYSCFG_Bak_SRAMPy
 
SYSCFG_CFGR2_SRAM_PARITY_LOCK


	)

207 
	#SYSCFG_Bak_Lockup
 
SYSCFG_CFGR2_LOCKUP_LOCK


	)

209 
	#IS_SYSCFG_LOCK_CONFIG
(
CONFIG
(((CONFIG=
SYSCFG_Bak_PVD
) || \

210 ((
CONFIG
=
SYSCFG_Bak_SRAMPy
) || \

211 ((
CONFIG
=
SYSCFG_Bak_Lockup
))

	)

221 
	#SYSCFG_FLAG_PE
 
SYSCFG_CFGR2_SRAM_PE


	)

223 
	#IS_SYSCFG_FLAG
(
FLAG
(((FLAG=
SYSCFG_FLAG_PE
))

	)

237 
SYSCFG_DeIn
();

240 
SYSCFG_MemyRemCfig
(
ut32_t
 
SYSCFG_MemyRem
);

241 
SYSCFG_DMAChlRemCfig
(
ut32_t
 
SYSCFG_DMARem
, 
FuniڮS
 
NewS
);

242 
SYSCFG_I2CFaModePlusCfig
(
ut32_t
 
SYSCFG_I2CFaModePlus
, 
FuniڮS
 
NewS
);

243 
SYSCFG_EXTILeCfig
(
ut8_t
 
EXTI_PtSourGPIOx
, ut8_
EXTI_PSourx
);

244 
SYSCFG_BakCfig
(
ut32_t
 
SYSCFG_Bak
);

245 
FgStus
 
SYSCFG_GFgStus
(
ut32_t
 
SYSCFG_Fg
);

246 
SYSCFG_CˬFg
(
ut32_t
 
SYSCFG_Fg
);

248 #ifde
__lulus


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_tim.h

30 #ide
__STM32F0XX_TIM_H


31 
	#__STM32F0XX_TIM_H


	)

33 #ifde
__lulus


38 
	~"m32f0xx.h
"

57 
ut16_t
 
TIM_Psr
;

60 
ut16_t
 
TIM_CouMode
;

63 
ut32_t
 
TIM_Piod
;

67 
ut16_t
 
TIM_ClockDivisi
;

70 
ut8_t
 
TIM_RiCou
;

78 } 
	tTIM_TimeBaInTyDef
;

86 
ut16_t
 
TIM_OCMode
;

89 
ut16_t
 
TIM_OuutS
;

92 
ut16_t
 
TIM_OuutNS
;

96 
ut32_t
 
TIM_Pul
;

100 
ut16_t
 
TIM_OCPެy
;

103 
ut16_t
 
TIM_OCNPެy
;

107 
ut16_t
 
TIM_OCIdS
;

111 
ut16_t
 
TIM_OCNIdS
;

114 } 
	tTIM_OCInTyDef
;

123 
ut16_t
 
TIM_Chl
;

126 
ut16_t
 
TIM_ICPެy
;

129 
ut16_t
 
TIM_ICSei
;

132 
ut16_t
 
TIM_ICPsr
;

135 
ut16_t
 
TIM_ICFr
;

137 } 
	tTIM_ICInTyDef
;

147 
ut16_t
 
TIM_OSSRS
;

150 
ut16_t
 
TIM_OSSIS
;

153 
ut16_t
 
TIM_LOCKLev
;

156 
ut16_t
 
TIM_DdTime
;

160 
ut16_t
 
TIM_Bak
;

163 
ut16_t
 
TIM_BakPެy
;

166 
ut16_t
 
TIM_AutomicOuut
;

168 } 
	tTIM_BDTRInTyDef
;

181 
	#IS_TIM_ALL_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

182 ((
PERIPH
=
TIM2
) || \

183 ((
PERIPH
=
TIM3
) || \

184 ((
PERIPH
=
TIM6
) || \

185 ((
PERIPH
=
TIM7
) || \

186 ((
PERIPH
=
TIM14
)|| \

187 ((
PERIPH
=
TIM15
)|| \

188 ((
PERIPH
=
TIM16
)|| \

189 ((
PERIPH
=
TIM17
))

	)

192 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
((PERIPH=
TIM1
)

	)

195 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

196 ((
PERIPH
=
TIM15
)|| \

197 ((
PERIPH
=
TIM16
)|| \

198 ((
PERIPH
=
TIM17
))

	)

201 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

202 ((
PERIPH
=
TIM2
) || \

203 ((
PERIPH
=
TIM3
))

	)

206 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

207 ((
PERIPH
=
TIM2
) || \

208 ((
PERIPH
=
TIM3
) || \

209 ((
PERIPH
=
TIM14
) || \

210 ((
PERIPH
=
TIM15
)|| \

211 ((
PERIPH
=
TIM16
)|| \

212 ((
PERIPH
=
TIM17
))

	)

215 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

216 ((
PERIPH
=
TIM2
) || \

217 ((
PERIPH
=
TIM3
) || \

218 ((
PERIPH
=
TIM15
)|| \

219 ((
PERIPH
=
TIM16
)|| \

220 ((
PERIPH
=
TIM17
))

	)

223 
	#IS_TIM_LIST6_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

224 ((
PERIPH
=
TIM2
) || \

225 ((
PERIPH
=
TIM3
) || \

226 ((
PERIPH
=
TIM15
))

	)

229 
	#IS_TIM_LIST7_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

230 ((
PERIPH
=
TIM2
) || \

231 ((
PERIPH
=
TIM3
) || \

232 ((
PERIPH
=
TIM6
) || \

233 ((
PERIPH
=
TIM7
) || \

234 ((
PERIPH
=
TIM14
))

	)

237 
	#IS_TIM_LIST8_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

238 ((
PERIPH
=
TIM2
) || \

239 ((
PERIPH
=
TIM3
) || \

240 ((
PERIPH
=
TIM14
))

	)

243 
	#IS_TIM_LIST9_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

244 ((
PERIPH
=
TIM2
) || \

245 ((
PERIPH
=
TIM3
) || \

246 ((
PERIPH
=
TIM6
) || \

247 ((
PERIPH
=
TIM7
) || \

248 ((
PERIPH
=
TIM15
))

	)

251 
	#IS_TIM_LIST10_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

252 ((
PERIPH
=
TIM2
) || \

253 ((
PERIPH
=
TIM3
) || \

254 ((
PERIPH
=
TIM6
) || \

255 ((
PERIPH
=
TIM7
) || \

256 ((
PERIPH
=
TIM15
)|| \

257 ((
PERIPH
=
TIM16
)|| \

258 ((
PERIPH
=
TIM17
))

	)

261 
	#IS_TIM_LIST11_PERIPH
(
PERIPH
((PERIPH=
TIM14
)

	)

272 
	#TIM_OCMode_Timg
 ((
ut16_t
)0x0000)

	)

273 
	#TIM_OCMode_Aive
 ((
ut16_t
)0x0010)

	)

274 
	#TIM_OCMode_Iive
 ((
ut16_t
)0x0020)

	)

275 
	#TIM_OCMode_Togg
 ((
ut16_t
)0x0030)

	)

276 
	#TIM_OCMode_PWM1
 ((
ut16_t
)0x0060)

	)

277 
	#TIM_OCMode_PWM2
 ((
ut16_t
)0x0070)

	)

278 
	#IS_TIM_OC_MODE
(
MODE
(((MODE=
TIM_OCMode_Timg
) || \

279 ((
MODE
=
TIM_OCMode_Aive
) || \

280 ((
MODE
=
TIM_OCMode_Iive
) || \

281 ((
MODE
=
TIM_OCMode_Togg
)|| \

282 ((
MODE
=
TIM_OCMode_PWM1
) || \

283 ((
MODE
=
TIM_OCMode_PWM2
))

	)

284 
	#IS_TIM_OCM
(
MODE
(((MODE=
TIM_OCMode_Timg
) || \

285 ((
MODE
=
TIM_OCMode_Aive
) || \

286 ((
MODE
=
TIM_OCMode_Iive
) || \

287 ((
MODE
=
TIM_OCMode_Togg
)|| \

288 ((
MODE
=
TIM_OCMode_PWM1
) || \

289 ((
MODE
=
TIM_OCMode_PWM2
) || \

290 ((
MODE
=
TIM_FdAi_Aive
) || \

291 ((
MODE
=
TIM_FdAi_InAive
))

	)

300 
	#TIM_OPMode_Sg
 ((
ut16_t
)0x0008)

	)

301 
	#TIM_OPMode_Rive
 ((
ut16_t
)0x0000)

	)

302 
	#IS_TIM_OPM_MODE
(
MODE
(((MODE=
TIM_OPMode_Sg
) || \

303 ((
MODE
=
TIM_OPMode_Rive
))

	)

312 
	#TIM_Chl_1
 ((
ut16_t
)0x0000)

	)

313 
	#TIM_Chl_2
 ((
ut16_t
)0x0004)

	)

314 
	#TIM_Chl_3
 ((
ut16_t
)0x0008)

	)

315 
	#TIM_Chl_4
 ((
ut16_t
)0x000C)

	)

317 
	#IS_TIM_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

318 ((
CHANNEL
=
TIM_Chl_2
) || \

319 ((
CHANNEL
=
TIM_Chl_3
) || \

320 ((
CHANNEL
=
TIM_Chl_4
))

	)

321 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

322 ((
CHANNEL
=
TIM_Chl_2
) || \

323 ((
CHANNEL
=
TIM_Chl_3
))

	)

324 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

325 ((
CHANNEL
=
TIM_Chl_2
))

	)

335 
	#TIM_CKD_DIV1
 ((
ut16_t
)0x0000)

	)

336 
	#TIM_CKD_DIV2
 ((
ut16_t
)0x0100)

	)

337 
	#TIM_CKD_DIV4
 ((
ut16_t
)0x0200)

	)

338 
	#IS_TIM_CKD_DIV
(
DIV
(((DIV=
TIM_CKD_DIV1
) || \

339 ((
DIV
=
TIM_CKD_DIV2
) || \

340 ((
DIV
=
TIM_CKD_DIV4
))

	)

349 
	#TIM_CouMode_Up
 ((
ut16_t
)0x0000)

	)

350 
	#TIM_CouMode_Down
 ((
ut16_t
)0x0010)

	)

351 
	#TIM_CouMode_CrAligd1
 ((
ut16_t
)0x0020)

	)

352 
	#TIM_CouMode_CrAligd2
 ((
ut16_t
)0x0040)

	)

353 
	#TIM_CouMode_CrAligd3
 ((
ut16_t
)0x0060)

	)

354 
	#IS_TIM_COUNTER_MODE
(
MODE
(((MODE=
TIM_CouMode_Up
) || \

355 ((
MODE
=
TIM_CouMode_Down
) || \

356 ((
MODE
=
TIM_CouMode_CrAligd1
) || \

357 ((
MODE
=
TIM_CouMode_CrAligd2
) || \

358 ((
MODE
=
TIM_CouMode_CrAligd3
))

	)

367 
	#TIM_OCPެy_High
 ((
ut16_t
)0x0000)

	)

368 
	#TIM_OCPެy_Low
 ((
ut16_t
)0x0002)

	)

369 
	#IS_TIM_OC_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCPެy_High
) || \

370 ((
POLARITY
=
TIM_OCPެy_Low
))

	)

379 
	#TIM_OCNPެy_High
 ((
ut16_t
)0x0000)

	)

380 
	#TIM_OCNPެy_Low
 ((
ut16_t
)0x0008)

	)

381 
	#IS_TIM_OCN_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCNPެy_High
) || \

382 ((
POLARITY
=
TIM_OCNPެy_Low
))

	)

391 
	#TIM_OuutS_Dib
 ((
ut16_t
)0x0000)

	)

392 
	#TIM_OuutS_Eb
 ((
ut16_t
)0x0001)

	)

393 
	#IS_TIM_OUTPUT_STATE
(
STATE
(((STATE=
TIM_OuutS_Dib
) || \

394 ((
STATE
=
TIM_OuutS_Eb
))

	)

403 
	#TIM_OuutNS_Dib
 ((
ut16_t
)0x0000)

	)

404 
	#TIM_OuutNS_Eb
 ((
ut16_t
)0x0004)

	)

405 
	#IS_TIM_OUTPUTN_STATE
(
STATE
(((STATE=
TIM_OuutNS_Dib
) || \

406 ((
STATE
=
TIM_OuutNS_Eb
))

	)

415 
	#TIM_CCx_Eb
 ((
ut16_t
)0x0001)

	)

416 
	#TIM_CCx_Dib
 ((
ut16_t
)0x0000)

	)

417 
	#IS_TIM_CCX
(
CCX
(((CCX=
TIM_CCx_Eb
) || \

418 ((
CCX
=
TIM_CCx_Dib
))

	)

427 
	#TIM_CCxN_Eb
 ((
ut16_t
)0x0004)

	)

428 
	#TIM_CCxN_Dib
 ((
ut16_t
)0x0000)

	)

429 
	#IS_TIM_CCXN
(
CCXN
(((CCXN=
TIM_CCxN_Eb
) || \

430 ((
CCXN
=
TIM_CCxN_Dib
))

	)

439 
	#TIM_Bak_Eb
 ((
ut16_t
)0x1000)

	)

440 
	#TIM_Bak_Dib
 ((
ut16_t
)0x0000)

	)

441 
	#IS_TIM_BREAK_STATE
(
STATE
(((STATE=
TIM_Bak_Eb
) || \

442 ((
STATE
=
TIM_Bak_Dib
))

	)

451 
	#TIM_BakPެy_Low
 ((
ut16_t
)0x0000)

	)

452 
	#TIM_BakPެy_High
 ((
ut16_t
)0x2000)

	)

453 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
(((POLARITY=
TIM_BakPެy_Low
) || \

454 ((
POLARITY
=
TIM_BakPެy_High
))

	)

463 
	#TIM_AutomicOuut_Eb
 ((
ut16_t
)0x4000)

	)

464 
	#TIM_AutomicOuut_Dib
 ((
ut16_t
)0x0000)

	)

465 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
(((STATE=
TIM_AutomicOuut_Eb
) || \

466 ((
STATE
=
TIM_AutomicOuut_Dib
))

	)

475 
	#TIM_LOCKLev_OFF
 ((
ut16_t
)0x0000)

	)

476 
	#TIM_LOCKLev_1
 ((
ut16_t
)0x0100)

	)

477 
	#TIM_LOCKLev_2
 ((
ut16_t
)0x0200)

	)

478 
	#TIM_LOCKLev_3
 ((
ut16_t
)0x0300)

	)

479 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
(((LEVEL=
TIM_LOCKLev_OFF
) || \

480 ((
LEVEL
=
TIM_LOCKLev_1
) || \

481 ((
LEVEL
=
TIM_LOCKLev_2
) || \

482 ((
LEVEL
=
TIM_LOCKLev_3
))

	)

491 
	#TIM_OSSIS_Eb
 ((
ut16_t
)0x0400)

	)

492 
	#TIM_OSSIS_Dib
 ((
ut16_t
)0x0000)

	)

493 
	#IS_TIM_OSSI_STATE
(
STATE
(((STATE=
TIM_OSSIS_Eb
) || \

494 ((
STATE
=
TIM_OSSIS_Dib
))

	)

503 
	#TIM_OSSRS_Eb
 ((
ut16_t
)0x0800)

	)

504 
	#TIM_OSSRS_Dib
 ((
ut16_t
)0x0000)

	)

505 
	#IS_TIM_OSSR_STATE
(
STATE
(((STATE=
TIM_OSSRS_Eb
) || \

506 ((
STATE
=
TIM_OSSRS_Dib
))

	)

515 
	#TIM_OCIdS_S
 ((
ut16_t
)0x0100)

	)

516 
	#TIM_OCIdS_Ret
 ((
ut16_t
)0x0000)

	)

517 
	#IS_TIM_OCIDLE_STATE
(
STATE
(((STATE=
TIM_OCIdS_S
) || \

518 ((
STATE
=
TIM_OCIdS_Ret
))

	)

527 
	#TIM_OCNIdS_S
 ((
ut16_t
)0x0200)

	)

528 
	#TIM_OCNIdS_Ret
 ((
ut16_t
)0x0000)

	)

529 
	#IS_TIM_OCNIDLE_STATE
(
STATE
(((STATE=
TIM_OCNIdS_S
) || \

530 ((
STATE
=
TIM_OCNIdS_Ret
))

	)

539 
	#TIM_ICPެy_Risg
 ((
ut16_t
)0x0000)

	)

540 
	#TIM_ICPެy_Flg
 ((
ut16_t
)0x0002)

	)

541 
	#TIM_ICPެy_BhEdge
 ((
ut16_t
)0x000A)

	)

542 
	#IS_TIM_IC_POLARITY
(
POLARITY
(((POLARITY=
TIM_ICPެy_Risg
) || \

543 ((
POLARITY
=
TIM_ICPެy_Flg
)|| \

544 ((
POLARITY
=
TIM_ICPެy_BhEdge
))

	)

553 
	#TIM_ICSei_DeTI
 ((
ut16_t
)0x0001

	)

555 
	#TIM_ICSei_IndeTI
 ((
ut16_t
)0x0002

	)

557 
	#TIM_ICSei_TRC
 ((
ut16_t
)0x0003

	)

558 
	#IS_TIM_IC_SELECTION
(
SELECTION
(((SELECTION=
TIM_ICSei_DeTI
) || \

559 ((
SELECTION
=
TIM_ICSei_IndeTI
) || \

560 ((
SELECTION
=
TIM_ICSei_TRC
))

	)

569 
	#TIM_ICPSC_DIV1
 ((
ut16_t
)0x0000

	)

570 
	#TIM_ICPSC_DIV2
 ((
ut16_t
)0x0004

	)

571 
	#TIM_ICPSC_DIV4
 ((
ut16_t
)0x0008

	)

572 
	#TIM_ICPSC_DIV8
 ((
ut16_t
)0x000C

	)

573 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ICPSC_DIV1
) || \

574 ((
PRESCALER
=
TIM_ICPSC_DIV2
) || \

575 ((
PRESCALER
=
TIM_ICPSC_DIV4
) || \

576 ((
PRESCALER
=
TIM_ICPSC_DIV8
))

	)

585 
	#TIM_IT_Upde
 ((
ut16_t
)0x0001)

	)

586 
	#TIM_IT_CC1
 ((
ut16_t
)0x0002)

	)

587 
	#TIM_IT_CC2
 ((
ut16_t
)0x0004)

	)

588 
	#TIM_IT_CC3
 ((
ut16_t
)0x0008)

	)

589 
	#TIM_IT_CC4
 ((
ut16_t
)0x0010)

	)

590 
	#TIM_IT_COM
 ((
ut16_t
)0x0020)

	)

591 
	#TIM_IT_Trigg
 ((
ut16_t
)0x0040)

	)

592 
	#TIM_IT_Bak
 ((
ut16_t
)0x0080)

	)

593 
	#IS_TIM_IT
(
IT
((((IT& (
ut16_t
)0xFF00=0x0000&& ((IT!0x0000))

	)

595 
	#IS_TIM_GET_IT
(
IT
(((IT=
TIM_IT_Upde
) || \

596 ((
IT
=
TIM_IT_CC1
) || \

597 ((
IT
=
TIM_IT_CC2
) || \

598 ((
IT
=
TIM_IT_CC3
) || \

599 ((
IT
=
TIM_IT_CC4
) || \

600 ((
IT
=
TIM_IT_COM
) || \

601 ((
IT
=
TIM_IT_Trigg
) || \

602 ((
IT
=
TIM_IT_Bak
))

	)

611 
	#TIM_DMABa_CR1
 ((
ut16_t
)0x0000)

	)

612 
	#TIM_DMABa_CR2
 ((
ut16_t
)0x0001)

	)

613 
	#TIM_DMABa_SMCR
 ((
ut16_t
)0x0002)

	)

614 
	#TIM_DMABa_DIER
 ((
ut16_t
)0x0003)

	)

615 
	#TIM_DMABa_SR
 ((
ut16_t
)0x0004)

	)

616 
	#TIM_DMABa_EGR
 ((
ut16_t
)0x0005)

	)

617 
	#TIM_DMABa_CCMR1
 ((
ut16_t
)0x0006)

	)

618 
	#TIM_DMABa_CCMR2
 ((
ut16_t
)0x0007)

	)

619 
	#TIM_DMABa_CCER
 ((
ut16_t
)0x0008)

	)

620 
	#TIM_DMABa_CNT
 ((
ut16_t
)0x0009)

	)

621 
	#TIM_DMABa_PSC
 ((
ut16_t
)0x000A)

	)

622 
	#TIM_DMABa_ARR
 ((
ut16_t
)0x000B)

	)

623 
	#TIM_DMABa_RCR
 ((
ut16_t
)0x000C)

	)

624 
	#TIM_DMABa_CCR1
 ((
ut16_t
)0x000D)

	)

625 
	#TIM_DMABa_CCR2
 ((
ut16_t
)0x000E)

	)

626 
	#TIM_DMABa_CCR3
 ((
ut16_t
)0x000F)

	)

627 
	#TIM_DMABa_CCR4
 ((
ut16_t
)0x0010)

	)

628 
	#TIM_DMABa_BDTR
 ((
ut16_t
)0x0011)

	)

629 
	#TIM_DMABa_DCR
 ((
ut16_t
)0x0012)

	)

630 
	#TIM_DMABa_OR
 ((
ut16_t
)0x0013)

	)

631 
	#IS_TIM_DMA_BASE
(
BASE
(((BASE=
TIM_DMABa_CR1
) || \

632 ((
BASE
=
TIM_DMABa_CR2
) || \

633 ((
BASE
=
TIM_DMABa_SMCR
) || \

634 ((
BASE
=
TIM_DMABa_DIER
) || \

635 ((
BASE
=
TIM_DMABa_SR
) || \

636 ((
BASE
=
TIM_DMABa_EGR
) || \

637 ((
BASE
=
TIM_DMABa_CCMR1
) || \

638 ((
BASE
=
TIM_DMABa_CCMR2
) || \

639 ((
BASE
=
TIM_DMABa_CCER
) || \

640 ((
BASE
=
TIM_DMABa_CNT
) || \

641 ((
BASE
=
TIM_DMABa_PSC
) || \

642 ((
BASE
=
TIM_DMABa_ARR
) || \

643 ((
BASE
=
TIM_DMABa_RCR
) || \

644 ((
BASE
=
TIM_DMABa_CCR1
) || \

645 ((
BASE
=
TIM_DMABa_CCR2
) || \

646 ((
BASE
=
TIM_DMABa_CCR3
) || \

647 ((
BASE
=
TIM_DMABa_CCR4
) || \

648 ((
BASE
=
TIM_DMABa_BDTR
) || \

649 ((
BASE
=
TIM_DMABa_DCR
) || \

650 ((
BASE
=
TIM_DMABa_OR
))

	)

660 
	#TIM_DMABurLgth_1Tnsr
 ((
ut16_t
)0x0000)

	)

661 
	#TIM_DMABurLgth_2Tnsrs
 ((
ut16_t
)0x0100)

	)

662 
	#TIM_DMABurLgth_3Tnsrs
 ((
ut16_t
)0x0200)

	)

663 
	#TIM_DMABurLgth_4Tnsrs
 ((
ut16_t
)0x0300)

	)

664 
	#TIM_DMABurLgth_5Tnsrs
 ((
ut16_t
)0x0400)

	)

665 
	#TIM_DMABurLgth_6Tnsrs
 ((
ut16_t
)0x0500)

	)

666 
	#TIM_DMABurLgth_7Tnsrs
 ((
ut16_t
)0x0600)

	)

667 
	#TIM_DMABurLgth_8Tnsrs
 ((
ut16_t
)0x0700)

	)

668 
	#TIM_DMABurLgth_9Tnsrs
 ((
ut16_t
)0x0800)

	)

669 
	#TIM_DMABurLgth_10Tnsrs
 ((
ut16_t
)0x0900)

	)

670 
	#TIM_DMABurLgth_11Tnsrs
 ((
ut16_t
)0x0A00)

	)

671 
	#TIM_DMABurLgth_12Tnsrs
 ((
ut16_t
)0x0B00)

	)

672 
	#TIM_DMABurLgth_13Tnsrs
 ((
ut16_t
)0x0C00)

	)

673 
	#TIM_DMABurLgth_14Tnsrs
 ((
ut16_t
)0x0D00)

	)

674 
	#TIM_DMABurLgth_15Tnsrs
 ((
ut16_t
)0x0E00)

	)

675 
	#TIM_DMABurLgth_16Tnsrs
 ((
ut16_t
)0x0F00)

	)

676 
	#TIM_DMABurLgth_17Tnsrs
 ((
ut16_t
)0x1000)

	)

677 
	#TIM_DMABurLgth_18Tnsrs
 ((
ut16_t
)0x1100)

	)

678 
	#IS_TIM_DMA_LENGTH
(
LENGTH
(((LENGTH=
TIM_DMABurLgth_1Tnsr
) || \

679 ((
LENGTH
=
TIM_DMABurLgth_2Tnsrs
) || \

680 ((
LENGTH
=
TIM_DMABurLgth_3Tnsrs
) || \

681 ((
LENGTH
=
TIM_DMABurLgth_4Tnsrs
) || \

682 ((
LENGTH
=
TIM_DMABurLgth_5Tnsrs
) || \

683 ((
LENGTH
=
TIM_DMABurLgth_6Tnsrs
) || \

684 ((
LENGTH
=
TIM_DMABurLgth_7Tnsrs
) || \

685 ((
LENGTH
=
TIM_DMABurLgth_8Tnsrs
) || \

686 ((
LENGTH
=
TIM_DMABurLgth_9Tnsrs
) || \

687 ((
LENGTH
=
TIM_DMABurLgth_10Tnsrs
) || \

688 ((
LENGTH
=
TIM_DMABurLgth_11Tnsrs
) || \

689 ((
LENGTH
=
TIM_DMABurLgth_12Tnsrs
) || \

690 ((
LENGTH
=
TIM_DMABurLgth_13Tnsrs
) || \

691 ((
LENGTH
=
TIM_DMABurLgth_14Tnsrs
) || \

692 ((
LENGTH
=
TIM_DMABurLgth_15Tnsrs
) || \

693 ((
LENGTH
=
TIM_DMABurLgth_16Tnsrs
) || \

694 ((
LENGTH
=
TIM_DMABurLgth_17Tnsrs
) || \

695 ((
LENGTH
=
TIM_DMABurLgth_18Tnsrs
))

	)

704 
	#TIM_DMA_Upde
 ((
ut16_t
)0x0100)

	)

705 
	#TIM_DMA_CC1
 ((
ut16_t
)0x0200)

	)

706 
	#TIM_DMA_CC2
 ((
ut16_t
)0x0400)

	)

707 
	#TIM_DMA_CC3
 ((
ut16_t
)0x0800)

	)

708 
	#TIM_DMA_CC4
 ((
ut16_t
)0x1000)

	)

709 
	#TIM_DMA_COM
 ((
ut16_t
)0x2000)

	)

710 
	#TIM_DMA_Trigg
 ((
ut16_t
)0x4000)

	)

711 
	#IS_TIM_DMA_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0x80FF=0x0000&& ((SOURCE!0x0000))

	)

721 
	#TIM_ExtTRGPSC_OFF
 ((
ut16_t
)0x0000)

	)

722 
	#TIM_ExtTRGPSC_DIV2
 ((
ut16_t
)0x1000)

	)

723 
	#TIM_ExtTRGPSC_DIV4
 ((
ut16_t
)0x2000)

	)

724 
	#TIM_ExtTRGPSC_DIV8
 ((
ut16_t
)0x3000)

	)

725 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ExtTRGPSC_OFF
) || \

726 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV2
) || \

727 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV4
) || \

728 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV8
))

	)

737 
	#TIM_TS_ITR0
 ((
ut16_t
)0x0000)

	)

738 
	#TIM_TS_ITR1
 ((
ut16_t
)0x0010)

	)

739 
	#TIM_TS_ITR2
 ((
ut16_t
)0x0020)

	)

740 
	#TIM_TS_ITR3
 ((
ut16_t
)0x0030)

	)

741 
	#TIM_TS_TI1F_ED
 ((
ut16_t
)0x0040)

	)

742 
	#TIM_TS_TI1FP1
 ((
ut16_t
)0x0050)

	)

743 
	#TIM_TS_TI2FP2
 ((
ut16_t
)0x0060)

	)

744 
	#TIM_TS_ETRF
 ((
ut16_t
)0x0070)

	)

745 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
) || \

746 ((
SELECTION
=
TIM_TS_ITR1
) || \

747 ((
SELECTION
=
TIM_TS_ITR2
) || \

748 ((
SELECTION
=
TIM_TS_ITR3
) || \

749 ((
SELECTION
=
TIM_TS_TI1F_ED
) || \

750 ((
SELECTION
=
TIM_TS_TI1FP1
) || \

751 ((
SELECTION
=
TIM_TS_TI2FP2
) || \

752 ((
SELECTION
=
TIM_TS_ETRF
))

	)

753 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
) || \

754 ((
SELECTION
=
TIM_TS_ITR1
) || \

755 ((
SELECTION
=
TIM_TS_ITR2
) || \

756 ((
SELECTION
=
TIM_TS_ITR3
))

	)

765 
	#TIM_TIxExCLK1Sour_TI1
 ((
ut16_t
)0x0050)

	)

766 
	#TIM_TIxExCLK1Sour_TI2
 ((
ut16_t
)0x0060)

	)

767 
	#TIM_TIxExCLK1Sour_TI1ED
 ((
ut16_t
)0x0040)

	)

776 
	#TIM_ExtTRGPެy_Invd
 ((
ut16_t
)0x8000)

	)

777 
	#TIM_ExtTRGPެy_NInvd
 ((
ut16_t
)0x0000)

	)

778 
	#IS_TIM_EXT_POLARITY
(
POLARITY
(((POLARITY=
TIM_ExtTRGPެy_Invd
) || \

779 ((
POLARITY
=
TIM_ExtTRGPެy_NInvd
))

	)

788 
	#TIM_PSCRdMode_Upde
 ((
ut16_t
)0x0000)

	)

789 
	#TIM_PSCRdMode_Immed
 ((
ut16_t
)0x0001)

	)

790 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
(((RELOAD=
TIM_PSCRdMode_Upde
) || \

791 ((
RELOAD
=
TIM_PSCRdMode_Immed
))

	)

800 
	#TIM_FdAi_Aive
 ((
ut16_t
)0x0050)

	)

801 
	#TIM_FdAi_InAive
 ((
ut16_t
)0x0040)

	)

802 
	#IS_TIM_FORCED_ACTION
(
ACTION
(((ACTION=
TIM_FdAi_Aive
) || \

803 ((
ACTION
=
TIM_FdAi_InAive
))

	)

812 
	#TIM_EncodMode_TI1
 ((
ut16_t
)0x0001)

	)

813 
	#TIM_EncodMode_TI2
 ((
ut16_t
)0x0002)

	)

814 
	#TIM_EncodMode_TI12
 ((
ut16_t
)0x0003)

	)

815 
	#IS_TIM_ENCODER_MODE
(
MODE
(((MODE=
TIM_EncodMode_TI1
) || \

816 ((
MODE
=
TIM_EncodMode_TI2
) || \

817 ((
MODE
=
TIM_EncodMode_TI12
))

	)

827 
	#TIM_EvtSour_Upde
 ((
ut16_t
)0x0001)

	)

828 
	#TIM_EvtSour_CC1
 ((
ut16_t
)0x0002)

	)

829 
	#TIM_EvtSour_CC2
 ((
ut16_t
)0x0004)

	)

830 
	#TIM_EvtSour_CC3
 ((
ut16_t
)0x0008)

	)

831 
	#TIM_EvtSour_CC4
 ((
ut16_t
)0x0010)

	)

832 
	#TIM_EvtSour_COM
 ((
ut16_t
)0x0020)

	)

833 
	#TIM_EvtSour_Trigg
 ((
ut16_t
)0x0040)

	)

834 
	#TIM_EvtSour_Bak
 ((
ut16_t
)0x0080)

	)

835 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0xFF00=0x0000&& ((SOURCE!0x0000))

	)

845 
	#TIM_UpdeSour_Glob
 ((
ut16_t
)0x0000

	)

848 
	#TIM_UpdeSour_Regur
 ((
ut16_t
)0x0001

	)

849 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
(((SOURCE=
TIM_UpdeSour_Glob
) || \

850 ((
SOURCE
=
TIM_UpdeSour_Regur
))

	)

859 
	#TIM_OCPld_Eb
 ((
ut16_t
)0x0008)

	)

860 
	#TIM_OCPld_Dib
 ((
ut16_t
)0x0000)

	)

861 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
(((STATE=
TIM_OCPld_Eb
) || \

862 ((
STATE
=
TIM_OCPld_Dib
))

	)

871 
	#TIM_OCFa_Eb
 ((
ut16_t
)0x0004)

	)

872 
	#TIM_OCFa_Dib
 ((
ut16_t
)0x0000)

	)

873 
	#IS_TIM_OCFAST_STATE
(
STATE
(((STATE=
TIM_OCFa_Eb
) || \

874 ((
STATE
=
TIM_OCFa_Dib
))

	)

884 
	#TIM_OCCˬ_Eb
 ((
ut16_t
)0x0080)

	)

885 
	#TIM_OCCˬ_Dib
 ((
ut16_t
)0x0000)

	)

886 
	#IS_TIM_OCCLEAR_STATE
(
STATE
(((STATE=
TIM_OCCˬ_Eb
) || \

887 ((
STATE
=
TIM_OCCˬ_Dib
))

	)

896 
	#TIM_TRGOSour_Ret
 ((
ut16_t
)0x0000)

	)

897 
	#TIM_TRGOSour_Eb
 ((
ut16_t
)0x0010)

	)

898 
	#TIM_TRGOSour_Upde
 ((
ut16_t
)0x0020)

	)

899 
	#TIM_TRGOSour_OC1
 ((
ut16_t
)0x0030)

	)

900 
	#TIM_TRGOSour_OC1Ref
 ((
ut16_t
)0x0040)

	)

901 
	#TIM_TRGOSour_OC2Ref
 ((
ut16_t
)0x0050)

	)

902 
	#TIM_TRGOSour_OC3Ref
 ((
ut16_t
)0x0060)

	)

903 
	#TIM_TRGOSour_OC4Ref
 ((
ut16_t
)0x0070)

	)

904 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
(((SOURCE=
TIM_TRGOSour_Ret
) || \

905 ((
SOURCE
=
TIM_TRGOSour_Eb
) || \

906 ((
SOURCE
=
TIM_TRGOSour_Upde
) || \

907 ((
SOURCE
=
TIM_TRGOSour_OC1
) || \

908 ((
SOURCE
=
TIM_TRGOSour_OC1Ref
) || \

909 ((
SOURCE
=
TIM_TRGOSour_OC2Ref
) || \

910 ((
SOURCE
=
TIM_TRGOSour_OC3Ref
) || \

911 ((
SOURCE
=
TIM_TRGOSour_OC4Ref
))

	)

920 
	#TIM_SveMode_Ret
 ((
ut16_t
)0x0004)

	)

921 
	#TIM_SveMode_Ged
 ((
ut16_t
)0x0005)

	)

922 
	#TIM_SveMode_Trigg
 ((
ut16_t
)0x0006)

	)

923 
	#TIM_SveMode_Ex1
 ((
ut16_t
)0x0007)

	)

924 
	#IS_TIM_SLAVE_MODE
(
MODE
(((MODE=
TIM_SveMode_Ret
) || \

925 ((
MODE
=
TIM_SveMode_Ged
) || \

926 ((
MODE
=
TIM_SveMode_Trigg
) || \

927 ((
MODE
=
TIM_SveMode_Ex1
))

	)

936 
	#TIM_MaSveMode_Eb
 ((
ut16_t
)0x0080)

	)

937 
	#TIM_MaSveMode_Dib
 ((
ut16_t
)0x0000)

	)

938 
	#IS_TIM_MSM_STATE
(
STATE
(((STATE=
TIM_MaSveMode_Eb
) || \

939 ((
STATE
=
TIM_MaSveMode_Dib
))

	)

948 
	#TIM_FLAG_Upde
 ((
ut16_t
)0x0001)

	)

949 
	#TIM_FLAG_CC1
 ((
ut16_t
)0x0002)

	)

950 
	#TIM_FLAG_CC2
 ((
ut16_t
)0x0004)

	)

951 
	#TIM_FLAG_CC3
 ((
ut16_t
)0x0008)

	)

952 
	#TIM_FLAG_CC4
 ((
ut16_t
)0x0010)

	)

953 
	#TIM_FLAG_COM
 ((
ut16_t
)0x0020)

	)

954 
	#TIM_FLAG_Trigg
 ((
ut16_t
)0x0040)

	)

955 
	#TIM_FLAG_Bak
 ((
ut16_t
)0x0080)

	)

956 
	#TIM_FLAG_CC1OF
 ((
ut16_t
)0x0200)

	)

957 
	#TIM_FLAG_CC2OF
 ((
ut16_t
)0x0400)

	)

958 
	#TIM_FLAG_CC3OF
 ((
ut16_t
)0x0800)

	)

959 
	#TIM_FLAG_CC4OF
 ((
ut16_t
)0x1000)

	)

960 
	#IS_TIM_GET_FLAG
(
FLAG
(((FLAG=
TIM_FLAG_Upde
) || \

961 ((
FLAG
=
TIM_FLAG_CC1
) || \

962 ((
FLAG
=
TIM_FLAG_CC2
) || \

963 ((
FLAG
=
TIM_FLAG_CC3
) || \

964 ((
FLAG
=
TIM_FLAG_CC4
) || \

965 ((
FLAG
=
TIM_FLAG_COM
) || \

966 ((
FLAG
=
TIM_FLAG_Trigg
) || \

967 ((
FLAG
=
TIM_FLAG_Bak
) || \

968 ((
FLAG
=
TIM_FLAG_CC1OF
) || \

969 ((
FLAG
=
TIM_FLAG_CC2OF
) || \

970 ((
FLAG
=
TIM_FLAG_CC3OF
) || \

971 ((
FLAG
=
TIM_FLAG_CC4OF
))

	)

974 
	#IS_TIM_CLEAR_FLAG
(
TIM_FLAG
((((TIM_FLAG& (
ut16_t
)0xE100=0x0000&& ((TIM_FLAG!0x0000))

	)

984 
	#IS_TIM_IC_FILTER
(
ICFILTER
((ICFILTER<0xF)

	)

993 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
((EXTFILTER<0xF)

	)

1001 
	#TIM_OCRenCˬ_ETRF
 ((
ut16_t
)0x0008)

	)

1002 
	#TIM_OCRenCˬ_OCREFCLR
 ((
ut16_t
)0x0000)

	)

1003 
	#TIM_OCREFERENCECECLEAR_SOURCE
(
SOURCE
(((SOURCE=
TIM_OCRenCˬ_ETRF
) || \

1004 ((
SOURCE
=
TIM_OCRenCˬ_OCREFCLR
))

	)

1012 
	#TIM14_GPIO
 ((
ut16_t
)0x0000)

	)

1013 
	#TIM14_RTC_CLK
 ((
ut16_t
)0x0001)

	)

1014 
	#TIM14_HSEDiv32
 ((
ut16_t
)0x0002)

	)

1015 
	#TIM14_MCO
 ((
ut16_t
)0x0003)

	)

1017 
	#IS_TIM_REMAP
(
TIM_REMAP
(((TIM_REMAP=
TIM14_GPIO
)|| \

1018 ((
TIM_REMAP
=
TIM14_RTC_CLK
) || \

1019 ((
TIM_REMAP
=
TIM14_HSEDiv32
) || \

1020 ((
TIM_REMAP
=
TIM14_MCO
))

	)

1029 
	#TIM_DMABurLgth_1By
 
TIM_DMABurLgth_1Tnsr


	)

1030 
	#TIM_DMABurLgth_2Bys
 
TIM_DMABurLgth_2Tnsrs


	)

1031 
	#TIM_DMABurLgth_3Bys
 
TIM_DMABurLgth_3Tnsrs


	)

1032 
	#TIM_DMABurLgth_4Bys
 
TIM_DMABurLgth_4Tnsrs


	)

1033 
	#TIM_DMABurLgth_5Bys
 
TIM_DMABurLgth_5Tnsrs


	)

1034 
	#TIM_DMABurLgth_6Bys
 
TIM_DMABurLgth_6Tnsrs


	)

1035 
	#TIM_DMABurLgth_7Bys
 
TIM_DMABurLgth_7Tnsrs


	)

1036 
	#TIM_DMABurLgth_8Bys
 
TIM_DMABurLgth_8Tnsrs


	)

1037 
	#TIM_DMABurLgth_9Bys
 
TIM_DMABurLgth_9Tnsrs


	)

1038 
	#TIM_DMABurLgth_10Bys
 
TIM_DMABurLgth_10Tnsrs


	)

1039 
	#TIM_DMABurLgth_11Bys
 
TIM_DMABurLgth_11Tnsrs


	)

1040 
	#TIM_DMABurLgth_12Bys
 
TIM_DMABurLgth_12Tnsrs


	)

1041 
	#TIM_DMABurLgth_13Bys
 
TIM_DMABurLgth_13Tnsrs


	)

1042 
	#TIM_DMABurLgth_14Bys
 
TIM_DMABurLgth_14Tnsrs


	)

1043 
	#TIM_DMABurLgth_15Bys
 
TIM_DMABurLgth_15Tnsrs


	)

1044 
	#TIM_DMABurLgth_16Bys
 
TIM_DMABurLgth_16Tnsrs


	)

1045 
	#TIM_DMABurLgth_17Bys
 
TIM_DMABurLgth_17Tnsrs


	)

1046 
	#TIM_DMABurLgth_18Bys
 
TIM_DMABurLgth_18Tnsrs


	)

1059 
TIM_DeIn
(
TIM_TyDef
* 
TIMx
);

1060 
TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1061 
TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1062 
TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
);

1063 
TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
);

1064 
TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Cou
);

1065 
TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Autܖd
);

1066 
ut32_t
 
TIM_GCou
(
TIM_TyDef
* 
TIMx
);

1067 
ut16_t
 
TIM_GPsr
(
TIM_TyDef
* 
TIMx
);

1068 
TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1069 
TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
);

1070 
TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1071 
TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
);

1072 
TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
);

1073 
TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1076 
TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
);

1077 
TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
);

1078 
TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1081 
TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1082 
TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1083 
TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1084 
TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1085 
TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
);

1086 
TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_OCMode
);

1087 
TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com1
);

1088 
TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com2
);

1089 
TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com3
);

1090 
TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com4
);

1091 
TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1092 
TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1093 
TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1094 
TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1095 
TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1096 
TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1097 
TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1098 
TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1099 
TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1100 
TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1101 
TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1102 
TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1103 
TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1104 
TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1105 
TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1106 
TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1107 
TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1108 
TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1109 
TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1110 
TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1111 
TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1112 
TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1113 
TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1114 
TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1115 
TIM_SeOCREFCˬ
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCRenCˬ
);

1116 
TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
);

1117 
TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
);

1118 
TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1121 
TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1122 
TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
);

1123 
TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1124 
ut32_t
 
TIM_GCtu1
(
TIM_TyDef
* 
TIMx
);

1125 
ut32_t
 
TIM_GCtu2
(
TIM_TyDef
* 
TIMx
);

1126 
ut32_t
 
TIM_GCtu3
(
TIM_TyDef
* 
TIMx
);

1127 
ut32_t
 
TIM_GCtu4
(
TIM_TyDef
* 
TIMx
);

1128 
TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1129 
TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1130 
TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1131 
TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1134 
TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
);

1135 
TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
);

1136 
FgStus
 
TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1137 
TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1138 
ITStus
 
TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1139 
TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1140 
TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
);

1141 
TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
);

1142 
TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1145 
TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
);

1146 
TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1147 
TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

1148 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
);

1149 
TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1150 
ut16_t
 
ExtTRGFr
);

1151 
TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

1152 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
);

1156 
TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1157 
TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
);

1158 
TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_SveMode
);

1159 
TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
);

1160 
TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1161 
ut16_t
 
ExtTRGFr
);

1164 
TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

1165 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
);

1166 
TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1169 
TIM_RemCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Rem
);

1172 #ifde
__lulus


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_usart.h

30 #ide
__STM32F0XX_USART_H


31 
	#__STM32F0XX_USART_H


	)

33 #ifde
__lulus


38 
	~"m32f0xx.h
"

58 
ut32_t
 
USART_BaudRe
;

63 
ut32_t
 
USART_WdLgth
;

66 
ut32_t
 
USART_StBs
;

69 
ut32_t
 
USART_Py
;

76 
ut32_t
 
USART_Mode
;

79 
ut32_t
 
USART_HdweFlowCڌ
;

82 } 
	tUSART_InTyDef
;

90 
ut32_t
 
USART_Clock
;

93 
ut32_t
 
USART_CPOL
;

96 
ut32_t
 
USART_CPHA
;

99 
ut32_t
 
USART_LaB
;

102 } 
	tUSART_ClockInTyDef
;

110 
	#IS_USART_ALL_PERIPH
(
PERIPH
(((PERIPH=
USART1
) || \

111 ((
PERIPH
=
USART2
) || \

112 ((
PERIPH
=
USART3
) || \

113 ((
PERIPH
=
USART4
))

	)

115 
	#IS_USART_12_PERIPH
(
PERIPH
(((PERIPH=
USART1
) || \

116 ((
PERIPH
=
USART2
))

	)

122 
	#USART_WdLgth_8b
 ((
ut32_t
)0x00000000)

	)

123 
	#USART_WdLgth_9b
 
USART_CR1_M


	)

124 
	#USART_WdLgth_7b
 ((
ut32_t
)0x10001000

	)

125 
	#IS_USART_WORD_LENGTH
(
LENGTH
(((LENGTH=
USART_WdLgth_8b
) || \

126 ((
LENGTH
=
USART_WdLgth_9b
) || \

127 ((
LENGTH
=
USART_WdLgth_7b
))

	)

136 
	#USART_StBs_1
 ((
ut32_t
)0x00000000)

	)

137 
	#USART_StBs_2
 
USART_CR2_STOP_1


	)

138 
	#USART_StBs_1_5
 (
USART_CR2_STOP_0
 | 
USART_CR2_STOP_1
)

	)

139 
	#IS_USART_STOPBITS
(
STOPBITS
(((STOPBITS=
USART_StBs_1
) || \

140 ((
STOPBITS
=
USART_StBs_2
) || \

141 ((
STOPBITS
=
USART_StBs_1_5
))

	)

150 
	#USART_Py_No
 ((
ut32_t
)0x00000000)

	)

151 
	#USART_Py_Ev
 
USART_CR1_PCE


	)

152 
	#USART_Py_Odd
 (
USART_CR1_PCE
 | 
USART_CR1_PS
)

	)

153 
	#IS_USART_PARITY
(
PARITY
(((PARITY=
USART_Py_No
) || \

154 ((
PARITY
=
USART_Py_Ev
) || \

155 ((
PARITY
=
USART_Py_Odd
))

	)

164 
	#USART_Mode_Rx
 
USART_CR1_RE


	)

165 
	#USART_Mode_Tx
 
USART_CR1_TE


	)

166 
	#IS_USART_MODE
(
MODE
((((MODE& (
ut32_t
)0xFFFFFFF3) == 0x00) && \

167 ((
MODE
!(
ut32_t
)0x00))

	)

176 
	#USART_HdweFlowCڌ_Ne
 ((
ut32_t
)0x00000000)

	)

177 
	#USART_HdweFlowCڌ_RTS
 
USART_CR3_RTSE


	)

178 
	#USART_HdweFlowCڌ_CTS
 
USART_CR3_CTSE


	)

179 
	#USART_HdweFlowCڌ_RTS_CTS
 (
USART_CR3_RTSE
 | 
USART_CR3_CTSE
)

	)

180 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

181 (((
CONTROL
=
USART_HdweFlowCڌ_Ne
) || \

182 ((
CONTROL
=
USART_HdweFlowCڌ_RTS
) || \

183 ((
CONTROL
=
USART_HdweFlowCڌ_CTS
) || \

184 ((
CONTROL
=
USART_HdweFlowCڌ_RTS_CTS
))

	)

193 
	#USART_Clock_Dib
 ((
ut32_t
)0x00000000)

	)

194 
	#USART_Clock_Eb
 
USART_CR2_CLKEN


	)

195 
	#IS_USART_CLOCK
(
CLOCK
(((CLOCK=
USART_Clock_Dib
) || \

196 ((
CLOCK
=
USART_Clock_Eb
))

	)

205 
	#USART_CPOL_Low
 ((
ut32_t
)0x00000000)

	)

206 
	#USART_CPOL_High
 
USART_CR2_CPOL


	)

207 
	#IS_USART_CPOL
(
CPOL
(((CPOL=
USART_CPOL_Low
|| ((CPOL=
USART_CPOL_High
))

	)

217 
	#USART_CPHA_1Edge
 ((
ut32_t
)0x00000000)

	)

218 
	#USART_CPHA_2Edge
 
USART_CR2_CPHA


	)

219 
	#IS_USART_CPHA
(
CPHA
(((CPHA=
USART_CPHA_1Edge
|| ((CPHA=
USART_CPHA_2Edge
))

	)

229 
	#USART_LaB_Dib
 ((
ut32_t
)0x00000000)

	)

230 
	#USART_LaB_Eb
 
USART_CR2_LBCL


	)

231 
	#IS_USART_LASTBIT
(
LASTBIT
(((LASTBIT=
USART_LaB_Dib
) || \

232 ((
LASTBIT
=
USART_LaB_Eb
))

	)

241 
	#USART_DMAReq_Tx
 
USART_CR3_DMAT


	)

242 
	#USART_DMAReq_Rx
 
USART_CR3_DMAR


	)

243 
	#IS_USART_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut32_t
)0xFFFFFF3F) == 0x00) && \

244 ((
DMAREQ
!(
ut32_t
)0x00))

	)

254 
	#USART_DMAOnE_Eb
 ((
ut32_t
)0x00000000)

	)

255 
	#USART_DMAOnE_Dib
 
USART_CR3_DDRE


	)

256 
	#IS_USART_DMAONERROR
(
DMAERROR
(((DMAERROR=
USART_DMAOnE_Dib
)|| \

257 ((
DMAERROR
=
USART_DMAOnE_Eb
))

	)

266 
	#USART_WakeUp_IdLe
 ((
ut32_t
)0x00000000)

	)

267 
	#USART_WakeUp_AddssMk
 
USART_CR1_WAKE


	)

268 
	#IS_USART_MUTEMODE_WAKEUP
(
WAKEUP
(((WAKEUP=
USART_WakeUp_IdLe
) || \

269 ((
WAKEUP
=
USART_WakeUp_AddssMk
))

	)

278 
	#USART_AddssLgth_4b
 ((
ut32_t
)0x00000000)

	)

279 
	#USART_AddssLgth_7b
 
USART_CR2_ADDM7


	)

280 
	#IS_USART_ADDRESS_DETECTION
(
ADDRESS
(((ADDRESS=
USART_AddssLgth_4b
) || \

281 ((
ADDRESS
=
USART_AddssLgth_7b
))

	)

291 
	#USART_WakeUpSour_AddssMch
 ((
ut32_t
)0x00000000)

	)

292 
	#USART_WakeUpSour_SB
 
USART_CR3_WUS_1


	)

293 
	#USART_WakeUpSour_RXNE
 (
USART_CR3_WUS_0
 | 
USART_CR3_WUS_1
)

	)

294 
	#IS_USART_STOPMODE_WAKEUPSOURCE
(
SOURCE
(((SOURCE=
USART_WakeUpSour_AddssMch
) || \

295 ((
SOURCE
=
USART_WakeUpSour_SB
) || \

296 ((
SOURCE
=
USART_WakeUpSour_RXNE
))

	)

305 
	#USART_LINBakDeLgth_10b
 ((
ut32_t
)0x00000000)

	)

306 
	#USART_LINBakDeLgth_11b
 
USART_CR2_LBDL


	)

307 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
) \

308 (((
LENGTH
=
USART_LINBakDeLgth_10b
) || \

309 ((
LENGTH
=
USART_LINBakDeLgth_11b
))

	)

318 
	#USART_IrDAMode_LowPow
 
USART_CR3_IRLP


	)

319 
	#USART_IrDAMode_Nm
 ((
ut32_t
)0x00000000)

	)

320 
	#IS_USART_IRDA_MODE
(
MODE
(((MODE=
USART_IrDAMode_LowPow
) || \

321 ((
MODE
=
USART_IrDAMode_Nm
))

	)

330 
	#USART_DEPެy_High
 ((
ut32_t
)0x00000000)

	)

331 
	#USART_DEPެy_Low
 
USART_CR3_DEP


	)

332 
	#IS_USART_DE_POLARITY
(
POLARITY
(((POLARITY=
USART_DEPެy_Low
) || \

333 ((
POLARITY
=
USART_DEPެy_High
))

	)

342 
	#USART_InvP_Tx
 
USART_CR2_TXINV


	)

343 
	#USART_InvP_Rx
 
USART_CR2_RXINV


	)

344 
	#IS_USART_INVERSTION_PIN
(
PIN
((((PIN& (
ut32_t
)0xFFFCFFFF) == 0x00) && \

345 ((
PIN
!(
ut32_t
)0x00))

	)

355 
	#USART_AutoBaudRe_SB
 ((
ut32_t
)0x00000000)

	)

356 
	#USART_AutoBaudRe_FlgEdge
 
USART_CR2_ABRMODE_0


	)

357 
	#IS_USART_AUTOBAUDRATE_MODE
(
MODE
(((MODE=
USART_AutoBaudRe_SB
) || \

358 ((
MODE
=
USART_AutoBaudRe_FlgEdge
))

	)

367 
	#USART_OVRDei_Eb
 ((
ut32_t
)0x00000000)

	)

368 
	#USART_OVRDei_Dib
 
USART_CR3_OVRDIS


	)

369 
	#IS_USART_OVRDETECTION
(
OVR
(((OVR=
USART_OVRDei_Eb
)|| \

370 ((
OVR
=
USART_OVRDei_Dib
))

	)

378 
	#USART_Reque_ABRRQ
 
USART_RQR_ABRRQ


	)

379 
	#USART_Reque_SBKRQ
 
USART_RQR_SBKRQ


	)

380 
	#USART_Reque_MMRQ
 
USART_RQR_MMRQ


	)

381 
	#USART_Reque_RXFRQ
 
USART_RQR_RXFRQ


	)

382 
	#USART_Reque_TXFRQ
 
USART_RQR_TXFRQ


	)

384 
	#IS_USART_REQUEST
(
REQUEST
(((REQUEST=
USART_Reque_TXFRQ
) || \

385 ((
REQUEST
=
USART_Reque_RXFRQ
) || \

386 ((
REQUEST
=
USART_Reque_MMRQ
) || \

387 ((
REQUEST
=
USART_Reque_SBKRQ
) || \

388 ((
REQUEST
=
USART_Reque_ABRRQ
))

	)

396 
	#USART_FLAG_REACK
 
USART_ISR_REACK


	)

397 
	#USART_FLAG_TEACK
 
USART_ISR_TEACK


	)

398 
	#USART_FLAG_WU
 
USART_ISR_WUF


	)

399 
	#USART_FLAG_RWU
 
USART_ISR_RWU


	)

400 
	#USART_FLAG_SBK
 
USART_ISR_SBKF


	)

401 
	#USART_FLAG_CM
 
USART_ISR_CMF


	)

402 
	#USART_FLAG_BUSY
 
USART_ISR_BUSY


	)

403 
	#USART_FLAG_ABRF
 
USART_ISR_ABRF


	)

404 
	#USART_FLAG_ABRE
 
USART_ISR_ABRE


	)

405 
	#USART_FLAG_EOB
 
USART_ISR_EOBF


	)

406 
	#USART_FLAG_RTO
 
USART_ISR_RTOF


	)

407 
	#USART_FLAG_nCTSS
 
USART_ISR_CTS


	)

408 
	#USART_FLAG_CTS
 
USART_ISR_CTSIF


	)

409 
	#USART_FLAG_LBD
 
USART_ISR_LBD


	)

410 
	#USART_FLAG_TXE
 
USART_ISR_TXE


	)

411 
	#USART_FLAG_TC
 
USART_ISR_TC


	)

412 
	#USART_FLAG_RXNE
 
USART_ISR_RXNE


	)

413 
	#USART_FLAG_IDLE
 
USART_ISR_IDLE


	)

414 
	#USART_FLAG_ORE
 
USART_ISR_ORE


	)

415 
	#USART_FLAG_NE
 
USART_ISR_NE


	)

416 
	#USART_FLAG_FE
 
USART_ISR_FE


	)

417 
	#USART_FLAG_PE
 
USART_ISR_PE


	)

418 
	#IS_USART_FLAG
(
FLAG
(((FLAG=
USART_FLAG_PE
|| ((FLAG=
USART_FLAG_TXE
) || \

419 ((
FLAG
=
USART_FLAG_TC
|| ((FLAG=
USART_FLAG_RXNE
) || \

420 ((
FLAG
=
USART_FLAG_IDLE
|| ((FLAG=
USART_FLAG_LBD
) || \

421 ((
FLAG
=
USART_FLAG_CTS
|| ((FLAG=
USART_FLAG_ORE
) || \

422 ((
FLAG
=
USART_FLAG_NE
|| ((FLAG=
USART_FLAG_FE
) || \

423 ((
FLAG
=
USART_FLAG_nCTSS
|| ((FLAG=
USART_FLAG_RTO
) || \

424 ((
FLAG
=
USART_FLAG_EOB
|| ((FLAG=
USART_FLAG_ABRE
) || \

425 ((
FLAG
=
USART_FLAG_ABRF
|| ((FLAG=
USART_FLAG_BUSY
) || \

426 ((
FLAG
=
USART_FLAG_CM
|| ((FLAG=
USART_FLAG_SBK
) || \

427 ((
FLAG
=
USART_FLAG_RWU
|| ((FLAG=
USART_FLAG_WU
) || \

428 ((
FLAG
=
USART_FLAG_TEACK
)|| ((FLAG=
USART_FLAG_REACK
))

	)

430 
	#IS_USART_CLEAR_FLAG
(
FLAG
(((FLAG=
USART_FLAG_WU
|| ((FLAG=
USART_FLAG_TC
) || \

431 ((
FLAG
=
USART_FLAG_IDLE
|| ((FLAG=
USART_FLAG_ORE
) || \

432 ((
FLAG
=
USART_FLAG_NE
|| ((FLAG=
USART_FLAG_FE
) || \

433 ((
FLAG
=
USART_FLAG_LBD
|| ((FLAG=
USART_FLAG_CTS
) || \

434 ((
FLAG
=
USART_FLAG_RTO
|| ((FLAG=
USART_FLAG_EOB
) || \

435 ((
FLAG
=
USART_FLAG_CM
|| ((FLAG=
USART_FLAG_PE
))

	)

450 
	#USART_IT_WU
 ((
ut32_t
)0x00140316

	)

451 
	#USART_IT_CM
 ((
ut32_t
)0x0011010E)

	)

452 
	#USART_IT_EOB
 ((
ut32_t
)0x000C011B

	)

453 
	#USART_IT_RTO
 ((
ut32_t
)0x000B011A)

	)

454 
	#USART_IT_PE
 ((
ut32_t
)0x00000108)

	)

455 
	#USART_IT_TXE
 ((
ut32_t
)0x00070107)

	)

456 
	#USART_IT_TC
 ((
ut32_t
)0x00060106)

	)

457 
	#USART_IT_RXNE
 ((
ut32_t
)0x00050105)

	)

458 
	#USART_IT_IDLE
 ((
ut32_t
)0x00040104)

	)

459 
	#USART_IT_LBD
 ((
ut32_t
)0x00080206

	)

460 
	#USART_IT_CTS
 ((
ut32_t
)0x0009030A)

	)

461 
	#USART_IT_ERR
 ((
ut32_t
)0x00000300)

	)

462 
	#USART_IT_ORE
 ((
ut32_t
)0x00030300)

	)

463 
	#USART_IT_NE
 ((
ut32_t
)0x00020300)

	)

464 
	#USART_IT_FE
 ((
ut32_t
)0x00010300)

	)

466 
	#IS_USART_CONFIG_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
) || \

467 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

468 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

469 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ERR
) || \

470 ((
IT
=
USART_IT_RTO
|| ((IT=
USART_IT_EOB
) || \

471 ((
IT
=
USART_IT_CM
|| ((IT=
USART_IT_WU
))

	)

473 
	#IS_USART_GET_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
) || \

474 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

475 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

476 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ORE
) || \

477 ((
IT
=
USART_IT_NE
|| ((IT=
USART_IT_FE
) || \

478 ((
IT
=
USART_IT_RTO
|| ((IT=
USART_IT_EOB
) || \

479 ((
IT
=
USART_IT_CM
|| ((IT=
USART_IT_WU
))

	)

481 
	#IS_USART_CLEAR_IT
(
IT
(((IT=
USART_IT_TC
|| ((IT=
USART_IT_PE
) || \

482 ((
IT
=
USART_IT_FE
|| ((IT=
USART_IT_NE
) || \

483 ((
IT
=
USART_IT_ORE
|| ((IT=
USART_IT_IDLE
) || \

484 ((
IT
=
USART_IT_LBD
|| ((IT=
USART_IT_CTS
) || \

485 ((
IT
=
USART_IT_RTO
|| ((IT=
USART_IT_EOB
) || \

486 ((
IT
=
USART_IT_CM
|| ((IT=
USART_IT_WU
))

	)

495 
	#IS_USART_BAUDRATE
(
BAUDRATE
(((BAUDRATE> 0&& ((BAUDRATE< 0x005B8D81))

	)

496 
	#IS_USART_DE_ASSERTION_DEASSERTION_TIME
(
TIME
((TIME<0x1F)

	)

497 
	#IS_USART_AUTO_RETRY_COUNTER
(
COUNTER
((COUNTER<0x7)

	)

498 
	#IS_USART_TIMEOUT
(
TIMEOUT
((TIMEOUT<0x00FFFFFF)

	)

499 
	#IS_USART_DATA
(
DATA
((DATA<0x1FF)

	)

513 
USART_DeIn
(
USART_TyDef
* 
USARTx
);

514 
USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
);

515 
USART_SuIn
(
USART_InTyDef
* 
USART_InSu
);

516 
USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
);

517 
USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
);

518 
USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

519 
USART_DeiModeCmd
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DeiMode
, 
FuniڮS
 
NewS
);

520 
USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
);

521 
USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

522 
USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

523 
USART_MSBFCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

524 
USART_DaInvCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

525 
USART_InvPCmd
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_InvP
, 
FuniڮS
 
NewS
);

526 
USART_SWAPPCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

527 
USART_ReivTimeOutCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

528 
USART_SReivTimeOut
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_ReivTimeOut
);

531 
USART_STOPModeCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

532 
USART_StModeWakeUpSourCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_WakeUpSour
);

535 
USART_AutoBaudReCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

536 
USART_AutoBaudReCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_AutoBaudRe
);

539 
USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
);

540 
ut16_t
 
USART_ReiveDa
(
USART_TyDef
* 
USARTx
);

543 
USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
);

544 
USART_MuModeWakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_WakeUp
);

545 
USART_MuModeCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

546 
USART_AddssDeiCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_AddssLgth
);

549 
USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_LINBakDeLgth
);

550 
USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

553 
USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

556 
USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

557 
USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

558 
USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
);

559 
USART_SAutoRryCou
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_AutoCou
);

560 
USART_SBlockLgth
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_BlockLgth
);

563 
USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_IrDAMode
);

564 
USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

567 
USART_DECmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

568 
USART_DEPެyCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DEPެy
);

569 
USART_SDEAsiTime
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DEAsiTime
);

570 
USART_SDEDsiTime
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DEDsiTime
);

573 
USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
);

574 
USART_DMAReiECfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DMAOnE
);

577 
USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_IT
, 
FuniڮS
 
NewS
);

578 
USART_RequeCmd
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_Reque
, 
FuniڮS
 
NewS
);

579 
USART_OvrunDeiCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_OVRDei
);

580 
FgStus
 
USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_FLAG
);

581 
USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_FLAG
);

582 
ITStus
 
USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_IT
);

583 
USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_IT
);

585 #ifde
__lulus


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_wwdg.h

30 #ide
__STM32F0XX_WWDG_H


31 
	#__STM32F0XX_WWDG_H


	)

33 #ifde
__lulus


38 
	~"m32f0xx.h
"

58 
	#WWDG_Psr_1
 ((
ut32_t
)0x00000000)

	)

59 
	#WWDG_Psr_2
 ((
ut32_t
)0x00000080)

	)

60 
	#WWDG_Psr_4
 ((
ut32_t
)0x00000100)

	)

61 
	#WWDG_Psr_8
 ((
ut32_t
)0x00000180)

	)

62 
	#IS_WWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
WWDG_Psr_1
) || \

63 ((
PRESCALER
=
WWDG_Psr_2
) || \

64 ((
PRESCALER
=
WWDG_Psr_4
) || \

65 ((
PRESCALER
=
WWDG_Psr_8
))

	)

66 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
((VALUE<0x7F)

	)

67 
	#IS_WWDG_COUNTER
(
COUNTER
(((COUNTER>0x40&& ((COUNTER<0x7F))

	)

80 
WWDG_DeIn
();

83 
WWDG_SPsr
(
ut32_t
 
WWDG_Psr
);

84 
WWDG_SWdowVue
(
ut8_t
 
WdowVue
);

85 
WWDG_EbIT
();

86 
WWDG_SCou
(
ut8_t
 
Cou
);

89 
WWDG_Eb
(
ut8_t
 
Cou
);

92 
FgStus
 
WWDG_GFgStus
();

93 
WWDG_CˬFg
();

95 #ifde
__lulus


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_adc.c

76 
	~"m32f0xx_adc.h
"

77 
	~"m32f0xx_rcc.h
"

91 
	#CFGR1_CLEAR_MASK
 ((
ut32_t
)0xFFFFD203)

	)

94 
	#CALIBRATION_TIMEOUT
 ((
ut32_t
)0x0000F000)

	)

130 
	$ADC_DeIn
(
ADC_TyDef
* 
ADCx
)

133 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

135 if(
ADCx
 =
ADC1
)

138 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC1
, 
ENABLE
);

141 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC1
, 
DISABLE
);

143 
	}
}

156 
	$ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
)

158 
ut32_t
 
tmeg
 = 0;

161 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

162 
	`as_m
(
	`IS_ADC_RESOLUTION
(
ADC_InSu
->
ADC_Resuti
));

163 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
ADC_InSu
->
ADC_CtuousCvMode
));

164 
	`as_m
(
	`IS_ADC_EXT_TRIG_EDGE
(
ADC_InSu
->
ADC_ExTrigCvEdge
));

165 
	`as_m
(
	`IS_ADC_EXTERNAL_TRIG_CONV
(
ADC_InSu
->
ADC_ExTrigCv
));

166 
	`as_m
(
	`IS_ADC_DATA_ALIGN
(
ADC_InSu
->
ADC_DaAlign
));

167 
	`as_m
(
	`IS_ADC_SCAN_DIRECTION
(
ADC_InSu
->
ADC_SnDei
));

170 
tmeg
 = 
ADCx
->
CFGR1
;

173 
tmeg
 &
CFGR1_CLEAR_MASK
;

184 
tmeg
 |(
ut32_t
)(
ADC_InSu
->
ADC_Resuti
 | ((ut32_t)(ADC_InSu->
ADC_CtuousCvMode
) << 13) |

185 
ADC_InSu
->
ADC_ExTrigCvEdge
 | ADC_InSu->
ADC_ExTrigCv
 |

186 
ADC_InSu
->
ADC_DaAlign
 | ADC_InSu->
ADC_SnDei
);

189 
ADCx
->
CFGR1
 = 
tmeg
;

190 
	}
}

201 
	$ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
)

205 
ADC_InSu
->
ADC_Resuti
 = 
ADC_Resuti_12b
;

208 
ADC_InSu
->
ADC_CtuousCvMode
 = 
DISABLE
;

211 
ADC_InSu
->
ADC_ExTrigCvEdge
 = 
ADC_ExTrigCvEdge_Ne
;

214 
ADC_InSu
->
ADC_ExTrigCv
 = 
ADC_ExTrigCv_T1_TRGO
;

217 
ADC_InSu
->
ADC_DaAlign
 = 
ADC_DaAlign_Right
;

220 
ADC_InSu
->
ADC_SnDei
 = 
ADC_SnDei_Upwd
;

221 
	}
}

230 
	$ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

233 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

234 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

236 i(
NewS
 !
DISABLE
)

239 
ADCx
->
CR
 |(
ut32_t
)
ADC_CR_ADEN
;

244 
ADCx
->
CR
 |(
ut32_t
)
ADC_CR_ADDIS
;

246 
	}
}

260 
	$ADC_ClockModeCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ClockMode
)

263 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

264 
	`as_m
(
	`IS_ADC_CLOCKMODE
(
ADC_ClockMode
));

267 
ADCx
->
CFGR2
 = (
ut32_t
)
ADC_ClockMode
;

269 
	}
}

284 
	$ADC_JrCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_JrOff
, 
FuniڮS
 
NewS
)

287 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

288 
	`as_m
(
	`IS_ADC_JITTEROFF
(
ADC_JrOff
));

289 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

291 i(
NewS
 !
DISABLE
)

294 
ADCx
->
CFGR2
 |(
ut32_t
)
ADC_JrOff
;

299 
ADCx
->
CFGR2
 &(
ut32_t
)(~
ADC_JrOff
);

301 
	}
}

340 
	$ADC_AutoPowOffCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

343 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

344 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

346 i(
NewS
 !
DISABLE
)

349 
ADCx
->
CFGR1
 |
ADC_CFGR1_AUTOFF
;

354 
ADCx
->
CFGR1
 &(
ut32_t
)~
ADC_CFGR1_AUTOFF
;

356 
	}
}

374 
	$ADC_WaModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

377 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

378 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

380 i(
NewS
 !
DISABLE
)

383 
ADCx
->
CFGR1
 |
ADC_CFGR1_WAIT
;

388 
ADCx
->
CFGR1
 &(
ut32_t
)~
ADC_CFGR1_WAIT
;

390 
	}
}

426 
	$ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

429 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

430 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

432 i(
NewS
 !
DISABLE
)

435 
ADCx
->
CFGR1
 |
ADC_CFGR1_AWDEN
;

440 
ADCx
->
CFGR1
 &(
ut32_t
)~
ADC_CFGR1_AWDEN
;

442 
	}
}

453 
	$ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
,

454 
ut16_t
 
LowThshd
)

457 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

458 
	`as_m
(
	`IS_ADC_THRESHOLD
(
HighThshd
));

459 
	`as_m
(
	`IS_ADC_THRESHOLD
(
LowThshd
));

462 
ADCx
->
TR
 = 
LowThshd
 | ((
ut32_t
)
HighThshd
 << 16);

464 
	}
}

494 
	$ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog_Chl
)

496 
ut32_t
 
tmeg
 = 0;

499 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

500 
	`as_m
(
	`IS_ADC_ANALOG_WATCHDOG_CHANNEL
(
ADC_AlogWchdog_Chl
));

503 
tmeg
 = 
ADCx
->
CFGR1
;

506 
tmeg
 &~
ADC_CFGR1_AWDCH
;

509 
tmeg
 |
ADC_AlogWchdog_Chl
;

512 
ADCx
->
CFGR1
 = 
tmeg
;

513 
	}
}

522 
	$ADC_AlogWchdogSgChlCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

525 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

526 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

528 i(
NewS
 !
DISABLE
)

531 
ADCx
->
CFGR1
 |
ADC_CFGR1_AWDSGL
;

536 
ADCx
->
CFGR1
 &(
ut32_t
)~
ADC_CFGR1_AWDSGL
;

538 
	}
}

574 
	$ADC_TempSsCmd
(
FuniڮS
 
NewS
)

577 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

579 i(
NewS
 !
DISABLE
)

582 
ADC
->
CCR
 |(
ut32_t
)
ADC_CCR_TSEN
;

587 
ADC
->
CCR
 &(
ut32_t
)(~
ADC_CCR_TSEN
);

589 
	}
}

597 
	$ADC_VftCmd
(
FuniڮS
 
NewS
)

600 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

602 i(
NewS
 !
DISABLE
)

605 
ADC
->
CCR
 |(
ut32_t
)
ADC_CCR_VREFEN
;

610 
ADC
->
CCR
 &(
ut32_t
)(~
ADC_CCR_VREFEN
);

612 
	}
}

621 
	$ADC_VbCmd
(
FuniڮS
 
NewS
)

624 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

626 i(
NewS
 !
DISABLE
)

629 
ADC
->
CCR
 |(
ut32_t
)
ADC_CCR_VBATEN
;

634 
ADC
->
CCR
 &(
ut32_t
)(~
ADC_CCR_VBATEN
);

636 
	}
}

714 
	$ADC_ChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_Chl
, ut32_
ADC_SameTime
)

716 
ut32_t
 
tmeg
 = 0;

719 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

720 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

721 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

724 
ADCx
->
CHSELR
 |(
ut32_t
)
ADC_Chl
;

727 
tmeg
 &~
ADC_SMPR1_SMPR
;

730 
tmeg
 |(
ut32_t
)
ADC_SameTime
;

733 
ADCx
->
SMPR
 = 
tmeg
 ;

734 
	}
}

746 
	$ADC_CtuousModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

749 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

750 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

752 i(
NewS
 !
DISABLE
)

755 
ADCx
->
CFGR1
 |(
ut32_t
)
ADC_CFGR1_CONT
;

760 
ADCx
->
CFGR1
 &(
ut32_t
)(~
ADC_CFGR1_CONT
);

762 
	}
}

774 
	$ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

777 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

778 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

780 i(
NewS
 !
DISABLE
)

783 
ADCx
->
CFGR1
 |(
ut32_t
)
ADC_CFGR1_DISCEN
;

788 
ADCx
->
CFGR1
 &(
ut32_t
)(~
ADC_CFGR1_DISCEN
);

790 
	}
}

799 
	$ADC_OvrunModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

802 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

803 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

805 i(
NewS
 !
DISABLE
)

808 
ADCx
->
CFGR1
 |(
ut32_t
)
ADC_CFGR1_OVRMOD
;

813 
ADCx
->
CFGR1
 &(
ut32_t
)(~
ADC_CFGR1_OVRMOD
);

815 
	}
}

824 
ut32_t
 
	$ADC_GCibtiFa
(
ADC_TyDef
* 
ADCx
)

826 
ut32_t
 
tmeg
 = 0, 
libticou
 = 0, 
libtiڡus
 = 0;

829 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

832 
ADCx
->
CR
 |(
ut32_t
)
ADC_CR_ADCAL
;

837 
libtiڡus
 = 
ADCx
->
CR
 & 
ADC_CR_ADCAL
;

838 
libticou
++;

839 } (
libticou
 !
CALIBRATION_TIMEOUT
&& (
libtiڡus
 != 0x00));

841 if((
ut32_t
)(
ADCx
->
CR
 & 
ADC_CR_ADCAL
=
RESET
)

844 
tmeg
 = 
ADCx
->
DR
;

849 
tmeg
 = 0x00000000;

851  
tmeg
;

852 
	}
}

861 
	$ADC_StOfCvsi
(
ADC_TyDef
* 
ADCx
)

864 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

866 
ADCx
->
CR
 |(
ut32_t
)
ADC_CR_ADSTP
;

867 
	}
}

876 
	$ADC_SOfCvsi
(
ADC_TyDef
* 
ADCx
)

879 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

881 
ADCx
->
CR
 |(
ut32_t
)
ADC_CR_ADSTART
;

882 
	}
}

889 
ut16_t
 
	$ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
)

892 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

895  (
ut16_t

ADCx
->
DR
;

896 
	}
}

933 
	$ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

936 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

937 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

939 i(
NewS
 !
DISABLE
)

942 
ADCx
->
CFGR1
 |(
ut32_t
)
ADC_CFGR1_DMAEN
;

947 
ADCx
->
CFGR1
 &(
ut32_t
)(~
ADC_CFGR1_DMAEN
);

949 
	}
}

960 
	$ADC_DMARequeModeCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_DMARequeMode
)

963 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

965 
ADCx
->
CFGR1
 &(
ut32_t
)~
ADC_CFGR1_DMACFG
;

966 
ADCx
->
CFGR1
 |(
ut32_t
)
ADC_DMARequeMode
;

967 
	}
}

1068 
	$ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_IT
, 
FuniڮS
 
NewS
)

1071 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1072 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1073 
	`as_m
(
	`IS_ADC_CONFIG_IT
(
ADC_IT
));

1075 i(
NewS
 !
DISABLE
)

1078 
ADCx
->
IER
 |
ADC_IT
;

1083 
ADCx
->
IER
 &(~(
ut32_t
)
ADC_IT
);

1085 
	}
}

1105 
FgStus
 
	$ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_FLAG
)

1107 
FgStus
 
bus
 = 
RESET
;

1108 
ut32_t
 
tmeg
 = 0;

1111 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1112 
	`as_m
(
	`IS_ADC_GET_FLAG
(
ADC_FLAG
));

1114 if((
ut32_t
)(
ADC_FLAG
 & 0x01000000))

1116 
tmeg
 = 
ADCx
->
CR
 & 0xFEFFFFFF;

1120 
tmeg
 = 
ADCx
->
ISR
;

1124 i((
tmeg
 & 
ADC_FLAG
!(
ut32_t
)
RESET
)

1127 
bus
 = 
SET
;

1132 
bus
 = 
RESET
;

1135  
bus
;

1136 
	}
}

1151 
	$ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_FLAG
)

1154 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1155 
	`as_m
(
	`IS_ADC_CLEAR_FLAG
(
ADC_FLAG
));

1158 
ADCx
->
ISR
 = (
ut32_t
)
ADC_FLAG
;

1159 
	}
}

1174 
ITStus
 
	$ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_IT
)

1176 
ITStus
 
bus
 = 
RESET
;

1177 
ut32_t
 
abˡus
 = 0;

1180 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1181 
	`as_m
(
	`IS_ADC_GET_IT
(
ADC_IT
));

1184 
abˡus
 = (
ut32_t
)(
ADCx
->
IER
 & 
ADC_IT
);

1187 i(((
ut32_t
)(
ADCx
->
ISR
 & 
ADC_IT
!(ut32_t)
RESET
&& (
abˡus
 != (uint32_t)RESET))

1190 
bus
 = 
SET
;

1195 
bus
 = 
RESET
;

1198  
bus
;

1199 
	}
}

1214 
	$ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_IT
)

1217 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1218 
	`as_m
(
	`IS_ADC_CLEAR_IT
(
ADC_IT
));

1221 
ADCx
->
ISR
 = (
ut32_t
)
ADC_IT
;

1222 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_can.c

72 
	~"m32f0xx_n.h
"

73 
	~"m32f0xx_rcc.h
"

87 
	#MCR_DBF
 ((
ut32_t
)0x00010000

	)

90 
	#TMIDxR_TXRQ
 ((
ut32_t
)0x00000001

	)

93 
	#FMR_FINIT
 ((
ut32_t
)0x00000001

	)

96 
	#INAK_TIMEOUT
 ((
ut32_t
)0x00FFFFFF)

	)

98 
	#SLAK_TIMEOUT
 ((
ut32_t
)0x00FFFFFF)

	)

101 
	#CAN_FLAGS_TSR
 ((
ut32_t
)0x08000000)

	)

103 
	#CAN_FLAGS_RF1R
 ((
ut32_t
)0x04000000)

	)

105 
	#CAN_FLAGS_RF0R
 ((
ut32_t
)0x02000000)

	)

107 
	#CAN_FLAGS_MSR
 ((
ut32_t
)0x01000000)

	)

109 
	#CAN_FLAGS_ESR
 ((
ut32_t
)0x00F00000)

	)

112 
	#CAN_TXMAILBOX_0
 ((
ut8_t
)0x00)

	)

113 
	#CAN_TXMAILBOX_1
 ((
ut8_t
)0x01)

	)

114 
	#CAN_TXMAILBOX_2
 ((
ut8_t
)0x02)

	)

116 
	#CAN_MODE_MASK
 ((
ut32_t
0x00000003)

	)

122 
ITStus
 
CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
);

153 
	$CAN_DeIn
(
CAN_TyDef
* 
CANx
)

156 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

159 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN
, 
ENABLE
);

161 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN
, 
DISABLE
);

162 
	}
}

173 
ut8_t
 
	$CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
)

175 
ut8_t
 
InStus
 = 
CAN_InStus_Faed
;

176 
ut32_t
 
wa_ack
 = 0x00000000;

179 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

180 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TTCM
));

181 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_ABOM
));

182 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_AWUM
));

183 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_NART
));

184 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_RFLM
));

185 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TXFP
));

186 
	`as_m
(
	`IS_CAN_MODE
(
CAN_InSu
->
CAN_Mode
));

187 
	`as_m
(
	`IS_CAN_SJW
(
CAN_InSu
->
CAN_SJW
));

188 
	`as_m
(
	`IS_CAN_BS1
(
CAN_InSu
->
CAN_BS1
));

189 
	`as_m
(
	`IS_CAN_BS2
(
CAN_InSu
->
CAN_BS2
));

190 
	`as_m
(
	`IS_CAN_PRESCALER
(
CAN_InSu
->
CAN_Psr
));

193 
CANx
->
MCR
 &(~(
ut32_t
)
CAN_MCR_SLEEP
);

196 
CANx
->
MCR
 |
CAN_MCR_INRQ
 ;

199 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
!CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

201 
wa_ack
++;

205 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) != CAN_MSR_INAK)

207 
InStus
 = 
CAN_InStus_Faed
;

212 i(
CAN_InSu
->
CAN_TTCM
 =
ENABLE
)

214 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

218 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TTCM
;

222 i(
CAN_InSu
->
CAN_ABOM
 =
ENABLE
)

224 
CANx
->
MCR
 |
CAN_MCR_ABOM
;

228 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_ABOM
;

232 i(
CAN_InSu
->
CAN_AWUM
 =
ENABLE
)

234 
CANx
->
MCR
 |
CAN_MCR_AWUM
;

238 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_AWUM
;

242 i(
CAN_InSu
->
CAN_NART
 =
ENABLE
)

244 
CANx
->
MCR
 |
CAN_MCR_NART
;

248 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_NART
;

252 i(
CAN_InSu
->
CAN_RFLM
 =
ENABLE
)

254 
CANx
->
MCR
 |
CAN_MCR_RFLM
;

258 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_RFLM
;

262 i(
CAN_InSu
->
CAN_TXFP
 =
ENABLE
)

264 
CANx
->
MCR
 |
CAN_MCR_TXFP
;

268 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TXFP
;

272 
CANx
->
BTR
 = (
ut32_t
)((ut32_t)
CAN_InSu
->
CAN_Mode
 << 30) | \

273 ((
ut32_t
)
CAN_InSu
->
CAN_SJW
 << 24) | \

274 ((
ut32_t
)
CAN_InSu
->
CAN_BS1
 << 16) | \

275 ((
ut32_t
)
CAN_InSu
->
CAN_BS2
 << 20) | \

276 ((
ut32_t
)
CAN_InSu
->
CAN_Psr
 - 1);

279 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_INRQ
;

282 
wa_ack
 = 0;

284 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
=(
ut16_t
)CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

286 
wa_ack
++;

290 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) == CAN_MSR_INAK)

292 
InStus
 = 
CAN_InStus_Faed
;

296 
InStus
 = 
CAN_InStus_Sucss
 ;

301  
InStus
;

302 
	}
}

311 
	$CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
)

313 
ut32_t
 
fr_numb_b_pos
 = 0;

315 
	`as_m
(
	`IS_CAN_FILTER_NUMBER
(
CAN_FrInSu
->
CAN_FrNumb
));

316 
	`as_m
(
	`IS_CAN_FILTER_MODE
(
CAN_FrInSu
->
CAN_FrMode
));

317 
	`as_m
(
	`IS_CAN_FILTER_SCALE
(
CAN_FrInSu
->
CAN_FrS
));

318 
	`as_m
(
	`IS_CAN_FILTER_FIFO
(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
));

319 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_FrInSu
->
CAN_FrAivi
));

321 
fr_numb_b_pos
 = ((
ut32_t
)1<< 
CAN_FrInSu
->
CAN_FrNumb
;

324 
CAN
->
FMR
 |
FMR_FINIT
;

327 
CAN
->
FA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

330 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_16b
)

333 
CAN
->
FS1R
 &~(
ut32_t
)
fr_numb_b_pos
;

337 
CAN
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

338 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
) << 16) |

339 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

343 
CAN
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

344 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

345 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
);

348 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_32b
)

351 
CAN
->
FS1R
 |
fr_numb_b_pos
;

353 
CAN
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

354 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
) << 16) |

355 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

357 
CAN
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

358 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

359 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
);

363 i(
CAN_FrInSu
->
CAN_FrMode
 =
CAN_FrMode_IdMask
)

366 
CAN
->
FM1R
 &~(
ut32_t
)
fr_numb_b_pos
;

371 
CAN
->
FM1R
 |(
ut32_t
)
fr_numb_b_pos
;

375 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO0
)

378 
CAN
->
FFA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

381 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO1
)

384 
CAN
->
FFA1R
 |(
ut32_t
)
fr_numb_b_pos
;

388 i(
CAN_FrInSu
->
CAN_FrAivi
 =
ENABLE
)

390 
CAN
->
FA1R
 |
fr_numb_b_pos
;

394 
CAN
->
FMR
 &~
FMR_FINIT
;

395 
	}
}

402 
	$CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
)

407 
CAN_InSu
->
CAN_TTCM
 = 
DISABLE
;

410 
CAN_InSu
->
CAN_ABOM
 = 
DISABLE
;

413 
CAN_InSu
->
CAN_AWUM
 = 
DISABLE
;

416 
CAN_InSu
->
CAN_NART
 = 
DISABLE
;

419 
CAN_InSu
->
CAN_RFLM
 = 
DISABLE
;

422 
CAN_InSu
->
CAN_TXFP
 = 
DISABLE
;

425 
CAN_InSu
->
CAN_Mode
 = 
CAN_Mode_Nm
;

428 
CAN_InSu
->
CAN_SJW
 = 
CAN_SJW_1tq
;

431 
CAN_InSu
->
CAN_BS1
 = 
CAN_BS1_4tq
;

434 
CAN_InSu
->
CAN_BS2
 = 
CAN_BS2_3tq
;

437 
CAN_InSu
->
CAN_Psr
 = 1;

438 
	}
}

445 
	$CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
)

448 
	`as_m
(
	`IS_CAN_BANKNUMBER
(
CAN_BkNumb
));

451 
CAN
->
FMR
 |
FMR_FINIT
;

454 
CAN
->
FMR
 &(
ut32_t
)0xFFFFC0F1 ;

455 
CAN
->
FMR
 |(
ut32_t
)(
CAN_BkNumb
)<<8;

458 
CAN
->
FMR
 &~
FMR_FINIT
;

459 
	}
}

470 
	$CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

473 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

474 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

476 i(
NewS
 !
DISABLE
)

479 
CANx
->
MCR
 |
MCR_DBF
;

484 
CANx
->
MCR
 &~
MCR_DBF
;

486 
	}
}

499 
	$CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

502 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

503 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

504 i(
NewS
 !
DISABLE
)

507 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

510 
CANx
->
sTxMaBox
[0].
TDTR
 |((
ut32_t
)
CAN_TDT0R_TGT
);

511 
CANx
->
sTxMaBox
[1].
TDTR
 |((
ut32_t
)
CAN_TDT1R_TGT
);

512 
CANx
->
sTxMaBox
[2].
TDTR
 |((
ut32_t
)
CAN_TDT2R_TGT
);

517 
CANx
->
MCR
 &(
ut32_t
)(~(ut32_t)
CAN_MCR_TTCM
);

520 
CANx
->
sTxMaBox
[0].
TDTR
 &((
ut32_t
)~
CAN_TDT0R_TGT
);

521 
CANx
->
sTxMaBox
[1].
TDTR
 &((
ut32_t
)~
CAN_TDT1R_TGT
);

522 
CANx
->
sTxMaBox
[2].
TDTR
 &((
ut32_t
)~
CAN_TDT2R_TGT
);

524 
	}
}

553 
ut8_t
 
	$CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
)

555 
ut8_t
 
sm_mabox
 = 0;

557 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

558 
	`as_m
(
	`IS_CAN_IDTYPE
(
TxMesge
->
IDE
));

559 
	`as_m
(
	`IS_CAN_RTR
(
TxMesge
->
RTR
));

560 
	`as_m
(
	`IS_CAN_DLC
(
TxMesge
->
DLC
));

563 i((
CANx
->
TSR
&
CAN_TSR_TME0
) == CAN_TSR_TME0)

565 
sm_mabox
 = 0;

567 i((
CANx
->
TSR
&
CAN_TSR_TME1
) == CAN_TSR_TME1)

569 
sm_mabox
 = 1;

571 i((
CANx
->
TSR
&
CAN_TSR_TME2
) == CAN_TSR_TME2)

573 
sm_mabox
 = 2;

577 
sm_mabox
 = 
CAN_TxStus_NoMaBox
;

580 i(
sm_mabox
 !
CAN_TxStus_NoMaBox
)

583 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 &
TMIDxR_TXRQ
;

584 i(
TxMesge
->
IDE
 =
CAN_Id_Sndd
)

586 
	`as_m
(
	`IS_CAN_STDID
(
TxMesge
->
StdId
));

587 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
StdId
 << 21) | \

588 
TxMesge
->
RTR
);

592 
	`as_m
(
	`IS_CAN_EXTID
(
TxMesge
->
ExtId
));

593 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
ExtId
 << 3) | \

594 
TxMesge
->
IDE
 | \

595 
TxMesge
->
RTR
);

599 
TxMesge
->
DLC
 &(
ut8_t
)0x0000000F;

600 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 &(
ut32_t
)0xFFFFFFF0;

601 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 |
TxMesge
->
DLC
;

604 
CANx
->
sTxMaBox
[
sm_mabox
].
TDLR
 = (((
ut32_t
)
TxMesge
->
Da
[3] << 24) |

605 ((
ut32_t
)
TxMesge
->
Da
[2] << 16) |

606 ((
ut32_t
)
TxMesge
->
Da
[1] << 8) |

607 ((
ut32_t
)
TxMesge
->
Da
[0]));

608 
CANx
->
sTxMaBox
[
sm_mabox
].
TDHR
 = (((
ut32_t
)
TxMesge
->
Da
[7] << 24) |

609 ((
ut32_t
)
TxMesge
->
Da
[6] << 16) |

610 ((
ut32_t
)
TxMesge
->
Da
[5] << 8) |

611 ((
ut32_t
)
TxMesge
->
Da
[4]));

613 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |
TMIDxR_TXRQ
;

615  
sm_mabox
;

616 
	}
}

625 
ut8_t
 
	$CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
TnsmMabox
)

627 
ut32_t
 
e
 = 0;

630 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

631 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
TnsmMabox
));

633 
TnsmMabox
)

635 (
CAN_TXMAILBOX_0
):

636 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
);

638 (
CAN_TXMAILBOX_1
):

639 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
);

641 (
CAN_TXMAILBOX_2
):

642 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
);

645 
e
 = 
CAN_TxStus_Faed
;

648 
e
)

651 (0x0): 
e
 = 
CAN_TxStus_Pdg
;

654 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TME0
): 
e
 = 
CAN_TxStus_Faed
;

656 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TME1
): 
e
 = 
CAN_TxStus_Faed
;

658 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TME2
): 
e
 = 
CAN_TxStus_Faed
;

661 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
):
e
 = 
CAN_TxStus_Ok
;

663 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
):
e
 = 
CAN_TxStus_Ok
;

665 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
):
e
 = 
CAN_TxStus_Ok
;

667 : 
e
 = 
CAN_TxStus_Faed
;

670  (
ut8_t

e
;

671 
	}
}

679 
	$CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
)

682 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

683 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
Mabox
));

685 
Mabox
)

687 (
CAN_TXMAILBOX_0
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ0
;

689 (
CAN_TXMAILBOX_1
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ1
;

691 (
CAN_TXMAILBOX_2
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ2
;

696 
	}
}

726 
	$CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
)

729 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

730 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

732 
RxMesge
->
IDE
 = (
ut8_t
)0x04 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

733 i(
RxMesge
->
IDE
 =
CAN_Id_Sndd
)

735 
RxMesge
->
StdId
 = (
ut32_t
)0x000007FF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 21);

739 
RxMesge
->
ExtId
 = (
ut32_t
)0x1FFFFFFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 3);

742 
RxMesge
->
RTR
 = (
ut8_t
)0x02 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

744 
RxMesge
->
DLC
 = (
ut8_t
)0x0F & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
;

746 
RxMesge
->
FMI
 = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
 >> 8);

748 
RxMesge
->
Da
[0] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
;

749 
RxMesge
->
Da
[1] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 8);

750 
RxMesge
->
Da
[2] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 16);

751 
RxMesge
->
Da
[3] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 24);

752 
RxMesge
->
Da
[4] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
;

753 
RxMesge
->
Da
[5] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 8);

754 
RxMesge
->
Da
[6] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 16);

755 
RxMesge
->
Da
[7] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 24);

758 i(
FIFONumb
 =
CAN_FIFO0
)

760 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

765 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

767 
	}
}

775 
	$CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

778 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

779 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

781 i(
FIFONumb
 =
CAN_FIFO0
)

783 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

788 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

790 
	}
}

798 
ut8_t
 
	$CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

800 
ut8_t
 
mesge_ndg
=0;

802 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

803 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

804 i(
FIFONumb
 =
CAN_FIFO0
)

806 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF0R
&(
ut32_t
)0x03);

808 i(
FIFONumb
 =
CAN_FIFO1
)

810 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF1R
&(
ut32_t
)0x03);

814 
mesge_ndg
 = 0;

816  
mesge_ndg
;

817 
	}
}

848 
ut8_t
 
	$CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
CAN_OtgMode
)

850 
ut8_t
 
us
 = 
CAN_ModeStus_Faed
;

853 
ut32_t
 
timeout
 = 
INAK_TIMEOUT
;

856 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

857 
	`as_m
(
	`IS_CAN_OPERATING_MODE
(
CAN_OtgMode
));

859 i(
CAN_OtgMode
 =
CAN_OtgMode_Inlizi
)

862 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_SLEEP
)| 
CAN_MCR_INRQ
);

865 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
&& (
timeout
 != 0))

867 
timeout
--;

869 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
)

871 
us
 = 
CAN_ModeStus_Faed
;

875 
us
 = 
CAN_ModeStus_Sucss
;

878 i(
CAN_OtgMode
 =
CAN_OtgMode_Nm
)

881 
CANx
->
MCR
 &(
ut32_t
)(~(
CAN_MCR_SLEEP
|
CAN_MCR_INRQ
));

884 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!0&& (
timeout
!=0))

886 
timeout
--;

888 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
) != 0)

890 
us
 = 
CAN_ModeStus_Faed
;

894 
us
 = 
CAN_ModeStus_Sucss
;

897 i(
CAN_OtgMode
 =
CAN_OtgMode_S˕
)

900 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

903 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
&& (
timeout
!=0))

905 
timeout
--;

907 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
)

909 
us
 = 
CAN_ModeStus_Faed
;

913 
us
 = 
CAN_ModeStus_Sucss
;

918 
us
 = 
CAN_ModeStus_Faed
;

921  (
ut8_t

us
;

922 
	}
}

929 
ut8_t
 
	$CAN_S˕
(
CAN_TyDef
* 
CANx
)

931 
ut8_t
 
pus
 = 
CAN_S˕_Faed
;

934 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

937 
CANx
->
MCR
 = (((CANx->MCR& (
ut32_t
)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

940 i((
CANx
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) == CAN_MSR_SLAK)

943 
pus
 = 
CAN_S˕_Ok
;

946  (
ut8_t
)
pus
;

947 
	}
}

954 
ut8_t
 
	$CAN_WakeUp
(
CAN_TyDef
* 
CANx
)

956 
ut32_t
 
wa_ak
 = 
SLAK_TIMEOUT
;

957 
ut8_t
 
wakeupus
 = 
CAN_WakeUp_Faed
;

960 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

963 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_SLEEP
;

966 ((
CANx
->
MSR
 & 
CAN_MSR_SLAK
=CAN_MSR_SLAK)&&(
wa_ak
!=0x00))

968 
wa_ak
--;

970 if((
CANx
->
MSR
 & 
CAN_MSR_SLAK
) != CAN_MSR_SLAK)

973 
wakeupus
 = 
CAN_WakeUp_Ok
;

976  (
ut8_t
)
wakeupus
;

977 
	}
}

1016 
ut8_t
 
	$CAN_GLaECode
(
CAN_TyDef
* 
CANx
)

1018 
ut8_t
 
rcode
=0;

1021 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1024 
rcode
 = (((
ut8_t
)
CANx
->
ESR
& (ut8_t)
CAN_ESR_LEC
);

1027  
rcode
;

1028 
	}
}

1041 
ut8_t
 
	$CAN_GReiveECou
(
CAN_TyDef
* 
CANx
)

1043 
ut8_t
 
cou
=0;

1046 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1049 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_REC
)>> 24);

1052  
cou
;

1053 
	}
}

1061 
ut8_t
 
	$CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
)

1063 
ut8_t
 
cou
=0;

1066 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1069 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_TEC
)>> 16);

1072  
cou
;

1073 
	}
}

1220 
	$CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
)

1223 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1224 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1225 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1227 i(
NewS
 !
DISABLE
)

1230 
CANx
->
IER
 |
CAN_IT
;

1235 
CANx
->
IER
 &~
CAN_IT
;

1237 
	}
}

1260 
FgStus
 
	$CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1262 
FgStus
 
bus
 = 
RESET
;

1265 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1266 
	`as_m
(
	`IS_CAN_GET_FLAG
(
CAN_FLAG
));

1269 if((
CAN_FLAG
 & 
CAN_FLAGS_ESR
!(
ut32_t
)
RESET
)

1272 i((
CANx
->
ESR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1275 
bus
 = 
SET
;

1280 
bus
 = 
RESET
;

1283 if((
CAN_FLAG
 & 
CAN_FLAGS_MSR
!(
ut32_t
)
RESET
)

1286 i((
CANx
->
MSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1289 
bus
 = 
SET
;

1294 
bus
 = 
RESET
;

1297 if((
CAN_FLAG
 & 
CAN_FLAGS_TSR
!(
ut32_t
)
RESET
)

1300 i((
CANx
->
TSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1303 
bus
 = 
SET
;

1308 
bus
 = 
RESET
;

1311 if((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
!(
ut32_t
)
RESET
)

1314 i((
CANx
->
RF0R
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1317 
bus
 = 
SET
;

1322 
bus
 = 
RESET
;

1328 i((
ut32_t
)(
CANx
->
RF1R
 & (
CAN_FLAG
 & 0x000FFFFF)!(ut32_t)
RESET
)

1331 
bus
 = 
SET
;

1336 
bus
 = 
RESET
;

1340  
bus
;

1341 
	}
}

1360 
	$CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1362 
ut32_t
 
agtmp
=0;

1364 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1365 
	`as_m
(
	`IS_CAN_CLEAR_FLAG
(
CAN_FLAG
));

1367 i(
CAN_FLAG
 =
CAN_FLAG_LEC
)

1370 
CANx
->
ESR
 = (
ut32_t
)
RESET
;

1374 
agtmp
 = 
CAN_FLAG
 & 0x000FFFFF;

1376 i((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
)!=(
ut32_t
)
RESET
)

1379 
CANx
->
RF0R
 = (
ut32_t
)(
agtmp
);

1381 i((
CAN_FLAG
 & 
CAN_FLAGS_RF1R
)!=(
ut32_t
)
RESET
)

1384 
CANx
->
RF1R
 = (
ut32_t
)(
agtmp
);

1386 i((
CAN_FLAG
 & 
CAN_FLAGS_TSR
)!=(
ut32_t
)
RESET
)

1389 
CANx
->
TSR
 = (
ut32_t
)(
agtmp
);

1394 
CANx
->
MSR
 = (
ut32_t
)(
agtmp
);

1397 
	}
}

1420 
ITStus
 
	$CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1422 
ITStus
 
us
 = 
RESET
;

1424 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1425 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1428 if((
CANx
->
IER
 & 
CAN_IT
!
RESET
)

1431 
CAN_IT
)

1433 
CAN_IT_TME
:

1435 
us
 = 
	`CheckITStus
(
CANx
->
TSR
, 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
);

1437 
CAN_IT_FMP0
:

1439 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FMP0
);

1441 
CAN_IT_FF0
:

1443 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FULL0
);

1445 
CAN_IT_FOV0
:

1447 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FOVR0
);

1449 
CAN_IT_FMP1
:

1451 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FMP1
);

1453 
CAN_IT_FF1
:

1455 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FULL1
);

1457 
CAN_IT_FOV1
:

1459 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FOVR1
);

1461 
CAN_IT_WKU
:

1463 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_WKUI
);

1465 
CAN_IT_SLK
:

1467 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_SLAKI
);

1469 
CAN_IT_EWG
:

1471 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EWGF
);

1473 
CAN_IT_EPV
:

1475 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EPVF
);

1477 
CAN_IT_BOF
:

1479 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_BOFF
);

1481 
CAN_IT_LEC
:

1483 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_LEC
);

1485 
CAN_IT_ERR
:

1487 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_ERRI
);

1491 
us
 = 
RESET
;

1498 
us
 = 
RESET
;

1502  
us
;

1503 
	}
}

1524 
	$CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1527 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1528 
	`as_m
(
	`IS_CAN_CLEAR_IT
(
CAN_IT
));

1530 
CAN_IT
)

1532 
CAN_IT_TME
:

1534 
CANx
->
TSR
 = 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
;

1536 
CAN_IT_FF0
:

1538 
CANx
->
RF0R
 = 
CAN_RF0R_FULL0
;

1540 
CAN_IT_FOV0
:

1542 
CANx
->
RF0R
 = 
CAN_RF0R_FOVR0
;

1544 
CAN_IT_FF1
:

1546 
CANx
->
RF1R
 = 
CAN_RF1R_FULL1
;

1548 
CAN_IT_FOV1
:

1550 
CANx
->
RF1R
 = 
CAN_RF1R_FOVR1
;

1552 
CAN_IT_WKU
:

1554 
CANx
->
MSR
 = 
CAN_MSR_WKUI
;

1556 
CAN_IT_SLK
:

1558 
CANx
->
MSR
 = 
CAN_MSR_SLAKI
;

1560 
CAN_IT_EWG
:

1562 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1565 
CAN_IT_EPV
:

1567 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1570 
CAN_IT_BOF
:

1572 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1575 
CAN_IT_LEC
:

1577 
CANx
->
ESR
 = 
RESET
;

1579 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1581 
CAN_IT_ERR
:

1583 
CANx
->
ESR
 = 
RESET
;

1585 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1591 
	}
}

1602 
ITStus
 
	$CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
)

1604 
ITStus
 
ndgbus
 = 
RESET
;

1606 i((
CAN_Reg
 & 
It_B
!(
ut32_t
)
RESET
)

1609 
ndgbus
 = 
SET
;

1614 
ndgbus
 = 
RESET
;

1616  
ndgbus
;

1617 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_cec.c

93 
	~"m32f0xx_c.h
"

94 
	~"m32f0xx_rcc.h
"

107 
	#BROADCAST_ADDRESS
 ((
ut32_t
)0x0000F)

	)

108 
	#CFGR_CLEAR_MASK
 ((
ut32_t
)0x7000FE00

	)

145 
	$CEC_DeIn
()

147 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CEC
, 
ENABLE
);

148 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CEC
, 
DISABLE
);

149 
	}
}

159 
	$CEC_In
(
CEC_InTyDef
* 
CEC_InSu
)

161 
ut32_t
 
tmeg
 = 0;

164 
	`as_m
(
	`IS_CEC_SIGNAL_FREE_TIME
(
CEC_InSu
->
CEC_SiglFeTime
));

165 
	`as_m
(
	`IS_CEC_RX_TOLERANCE
(
CEC_InSu
->
CEC_RxTޔ
));

166 
	`as_m
(
	`IS_CEC_STOP_RECEPTION
(
CEC_InSu
->
CEC_StRei
));

167 
	`as_m
(
	`IS_CEC_BIT_RISING_ERROR
(
CEC_InSu
->
CEC_BRisgE
));

168 
	`as_m
(
	`IS_CEC_LONG_BIT_PERIOD_ERROR
(
CEC_InSu
->
CEC_LgBPiodE
));

169 
	`as_m
(
	`IS_CEC_BDR_NO_GEN_ERROR
(
CEC_InSu
->
CEC_BRDNoG
));

170 
	`as_m
(
	`IS_CEC_SFT_OPTION
(
CEC_InSu
->
CEC_SFTOi
));

173 
tmeg
 = 
CEC
->
CFGR
;

176 
tmeg
 &
CFGR_CLEAR_MASK
;

179 
tmeg
 |(
CEC_InSu
->
CEC_SiglFeTime
 | CEC_InSu->
CEC_RxTޔ
 |

180 
CEC_InSu
->
CEC_StRei
 | CEC_InSu->
CEC_BRisgE
 |

181 
CEC_InSu
->
CEC_LgBPiodE
| CEC_InSu->
CEC_BRDNoG
 |

182 
CEC_InSu
->
CEC_SFTOi
);

185 
CEC
->
CFGR
 = 
tmeg
;

186 
	}
}

194 
	$CEC_SuIn
(
CEC_InTyDef
* 
CEC_InSu
)

196 
CEC_InSu
->
CEC_SiglFeTime
 = 
CEC_SiglFeTime_Sndd
;

197 
CEC_InSu
->
CEC_RxTޔ
 = 
CEC_RxTޔ_Sndd
;

198 
CEC_InSu
->
CEC_StRei
 = 
CEC_StRei_Off
;

199 
CEC_InSu
->
CEC_BRisgE
 = 
CEC_BRisgE_Off
;

200 
CEC_InSu
->
CEC_LgBPiodE
 = 
CEC_LgBPiodE_Off
;

201 
CEC_InSu
->
CEC_BRDNoG
 = 
CEC_BRDNoG_Off
;

202 
CEC_InSu
->
CEC_SFTOi
 = 
CEC_SFTOi_Off
;

203 
	}
}

211 
	$CEC_Cmd
(
FuniڮS
 
NewS
)

213 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

215 i(
NewS
 !
DISABLE
)

218 
CEC
->
CR
 |
CEC_CR_CECEN
;

223 
CEC
->
CR
 &~
CEC_CR_CECEN
;

225 
	}
}

233 
	$CEC_LiModeCmd
(
FuniڮS
 
NewS
)

235 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

237 i(
NewS
 !
DISABLE
)

240 
CEC
->
CFGR
 |
CEC_CFGR_LSTN
;

245 
CEC
->
CFGR
 &~
CEC_CFGR_LSTN
;

247 
	}
}

254 
	$CEC_OwnAddssCfig
(
ut8_t
 
CEC_OwnAddss
)

256 
ut32_t
 
tmp
 =0x00;

258 
	`as_m
(
	`IS_CEC_ADDRESS
(
CEC_OwnAddss
));

259 
tmp
 = 1 <<(
CEC_OwnAddss
 + 16);

261 
CEC
->
CFGR
 |
tmp
;

262 
	}
}

269 
	$CEC_OwnAddssCˬ
()

272 
CEC
->
CFGR
 = 0x0;

273 
	}
}

299 
	$CEC_SdDa
(
ut8_t
 
Da
)

302 
CEC
->
TXDR
 = 
Da
;

303 
	}
}

310 
ut8_t
 
	$CEC_ReiveDa
()

313  (
ut8_t
)(
CEC
->
RXDR
);

314 
	}
}

321 
	$CEC_SOfMesge
()

324 
CEC
->
CR
 |
CEC_CR_TXSOM
;

325 
	}
}

332 
	$CEC_EndOfMesge
()

335 
CEC
->
CR
 |
CEC_CR_TXEOM
;

336 
	}
}

432 
	$CEC_ITCfig
(
ut16_t
 
CEC_IT
, 
FuniڮS
 
NewS
)

434 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

435 
	`as_m
(
	`IS_CEC_IT
(
CEC_IT
));

437 i(
NewS
 !
DISABLE
)

440 
CEC
->
IER
 |
CEC_IT
;

444 
CEC_IT
 =~CEC_IT;

446 
CEC
->
IER
 &
CEC_IT
;

448 
	}
}

469 
FgStus
 
	$CEC_GFgStus
(
ut16_t
 
CEC_FLAG
)

471 
FgStus
 
bus
 = 
RESET
;

473 
	`as_m
(
	`IS_CEC_GET_FLAG
(
CEC_FLAG
));

476 i((
CEC
->
ISR
 & 
CEC_FLAG
!(
ut16_t
)
RESET
)

479 
bus
 = 
SET
;

484 
bus
 = 
RESET
;

488  
bus
;

489 
	}
}

510 
	$CEC_CˬFg
(
ut32_t
 
CEC_FLAG
)

512 
	`as_m
(
	`IS_CEC_CLEAR_FLAG
(
CEC_FLAG
));

515 
CEC
->
ISR
 = 
CEC_FLAG
;

516 
	}
}

537 
ITStus
 
	$CEC_GITStus
(
ut16_t
 
CEC_IT
)

539 
ITStus
 
bus
 = 
RESET
;

540 
ut32_t
 
abˡus
 = 0;

543 
	`as_m
(
	`IS_CEC_GET_IT
(
CEC_IT
));

546 
abˡus
 = (
CEC
->
IER
 & 
CEC_IT
);

549 i(((
CEC
->
ISR
 & 
CEC_IT
!(
ut32_t
)
RESET
&& 
abˡus
)

552 
bus
 = 
SET
;

557 
bus
 = 
RESET
;

561  
bus
;

562 
	}
}

583 
	$CEC_CˬITPdgB
(
ut16_t
 
CEC_IT
)

585 
	`as_m
(
	`IS_CEC_IT
(
CEC_IT
));

588 
CEC
->
ISR
 = 
CEC_IT
;

589 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_comp.c

99 
	~"m32f0xx_comp.h
"

113 
	#COMP_CSR_CLEAR_MASK
 ((
ut32_t
)0x00003FFE)

	)

143 
	$COMP_DeIn
()

145 
COMP
->
CSR
 = ((
ut32_t
)0x00000000);

146 
	}
}

163 
	$COMP_In
(
ut32_t
 
COMP_Sei
, 
COMP_InTyDef
* 
COMP_InSu
)

165 
ut32_t
 
tmeg
 = 0;

168 
	`as_m
(
	`IS_COMP_ALL_PERIPH
(
COMP_Sei
));

169 
	`as_m
(
	`IS_COMP_INVERTING_INPUT
(
COMP_InSu
->
COMP_InvtgIut
));

170 
	`as_m
(
	`IS_COMP_OUTPUT
(
COMP_InSu
->
COMP_Ouut
));

171 
	`as_m
(
	`IS_COMP_OUTPUT_POL
(
COMP_InSu
->
COMP_OuutP
));

172 
	`as_m
(
	`IS_COMP_HYSTERESIS
(
COMP_InSu
->
COMP_Hyesis
));

173 
	`as_m
(
	`IS_COMP_MODE
(
COMP_InSu
->
COMP_Mode
));

176 
tmeg
 = 
COMP
->
CSR
;

179 
tmeg
 &(
ut32_t
~(
COMP_CSR_CLEAR_MASK
<<
COMP_Sei
);

187 
tmeg
 |(
ut32_t
)((
COMP_InSu
->
COMP_InvtgIut
 | COMP_InSu->
COMP_Ouut
 |

188 
COMP_InSu
->
COMP_OuutP
 | COMP_InSu->
COMP_Hyesis
 |

189 
COMP_InSu
->
COMP_Mode
)<<
COMP_Sei
);

192 
COMP
->
CSR
 = 
tmeg
;

193 
	}
}

201 
	$COMP_SuIn
(
COMP_InTyDef
* 
COMP_InSu
)

203 
COMP_InSu
->
COMP_InvtgIut
 = 
COMP_InvtgIut_1_4VREFINT
;

204 
COMP_InSu
->
COMP_Ouut
 = 
COMP_Ouut_Ne
;

205 
COMP_InSu
->
COMP_OuutP
 = 
COMP_OuutP_NInvd
;

206 
COMP_InSu
->
COMP_Hyesis
 = 
COMP_Hyesis_No
;

207 
COMP_InSu
->
COMP_Mode
 = 
COMP_Mode_UɿLowPow
;

208 
	}
}

226 
	$COMP_Cmd
(
ut32_t
 
COMP_Sei
, 
FuniڮS
 
NewS
)

229 
	`as_m
(
	`IS_COMP_ALL_PERIPH
(
COMP_Sei
));

230 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

232 i(
NewS
 !
DISABLE
)

235 
COMP
->
CSR
 |(
ut32_t
(1<<
COMP_Sei
);

240 
COMP
->
CSR
 &(
ut32_t
)(~((ut32_t)1<<
COMP_Sei
));

242 
	}
}

254 
	$COMP_SwchCmd
(
FuniڮS
 
NewS
)

257 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

259 i(
NewS
 !
DISABLE
)

262 
COMP
->
CSR
 |(
ut32_t
(
COMP_CSR_COMP1SW1
);

267 
COMP
->
CSR
 &(
ut32_t
)(~
COMP_CSR_COMP1SW1
);

269 
	}
}

291 
ut32_t
 
	$COMP_GOuutLev
(
ut32_t
 
COMP_Sei
)

293 
ut32_t
 
compout
 = 0x0;

296 
	`as_m
(
	`IS_COMP_ALL_PERIPH
(
COMP_Sei
));

299 i((
COMP
->
CSR
 & (
COMP_CSR_COMP1OUT
<<
COMP_Sei
)) != 0)

301 
compout
 = 
COMP_OuutLev_High
;

305 
compout
 = 
COMP_OuutLev_Low
;

309  (
ut32_t
)(
compout
);

310 
	}
}

338 
	$COMP_WdowCmd
(
FuniڮS
 
NewS
)

341 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

343 i(
NewS
 !
DISABLE
)

346 
COMP
->
CSR
 |(
ut32_t

COMP_CSR_WNDWEN
;

351 
COMP
->
CSR
 &(
ut32_t
)(~
COMP_CSR_WNDWEN
);

353 
	}
}

383 
	$COMP_LockCfig
(
ut32_t
 
COMP_Sei
)

386 
	`as_m
(
	`IS_COMP_ALL_PERIPH
(
COMP_Sei
));

389 
COMP
->
CSR
 |(
ut32_t
(
COMP_CSR_COMP1LOCK
<<
COMP_Sei
);

390 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_crc.c

55 
	~"m32f0xx_c.h
"

94 
	$CRC_DeIn
()

97 
CRC
->
DR
 = 0xFFFFFFFF;

100 
CRC
->
POL
 = 0x04C11DB7;

103 
CRC
->
IDR
 = 0x00;

106 
CRC
->
INIT
 = 0xFFFFFFFF;

109 
CRC
->
CR
 = 
CRC_CR_RESET
;

110 
	}
}

117 
	$CRC_RetDR
()

120 
CRC
->
CR
 |
CRC_CR_RESET
;

121 
	}
}

134 
	$CRC_PynomlSizeSe
(
ut32_t
 
CRC_PSize
)

136 
ut32_t
 
tmp
 = 0;

139 
	`as_m
(
	`IS_CRC_POL_SIZE
(
CRC_PSize
));

142 
tmp
 = 
CRC
->
CR
;

145 
tmp
 &(
ut32_t
)~((ut32_t)
CRC_CR_POLSIZE
);

147 
tmp
 |(
ut32_t
)
CRC_PSize
;

150 
CRC
->
CR
 = (
ut32_t
)
tmp
;

151 
	}
}

163 
	$CRC_RevIutDaSe
(
ut32_t
 
CRC_RevIutDa
)

165 
ut32_t
 
tmp
 = 0;

168 
	`as_m
(
	`IS_CRC_REVERSE_INPUT_DATA
(
CRC_RevIutDa
));

171 
tmp
 = 
CRC
->
CR
;

174 
tmp
 &(
ut32_t
)~((ut32_t)
CRC_CR_REV_IN
);

176 
tmp
 |(
ut32_t
)
CRC_RevIutDa
;

179 
CRC
->
CR
 = (
ut32_t
)
tmp
;

180 
	}
}

189 
	$CRC_RevOuutDaCmd
(
FuniڮS
 
NewS
)

192 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

194 i(
NewS
 !
DISABLE
)

197 
CRC
->
CR
 |
CRC_CR_REV_OUT
;

202 
CRC
->
CR
 &(
ut32_t
)~((ut32_t)
CRC_CR_REV_OUT
);

204 
	}
}

212 
	$CRC_SInRegi
(
ut32_t
 
CRC_InVue
)

214 
CRC
->
INIT
 = 
CRC_InVue
;

215 
	}
}

223 
	$CRC_SPynoml
(
ut32_t
 
CRC_P
)

225 
CRC
->
POL
 = 
CRC_P
;

226 
	}
}

249 
ut32_t
 
	$CRC_CcCRC
(
ut32_t
 
CRC_Da
)

251 
CRC
->
DR
 = 
CRC_Da
;

253  (
CRC
->
DR
);

254 
	}
}

262 
ut32_t
 
	$CRC_CcCRC16bs
(
ut16_t
 
CRC_Da
)

264 *(
ut16_t
*)(
CRC_BASE
(ut16_t
CRC_Da
;

266  (
CRC
->
DR
);

267 
	}
}

275 
ut32_t
 
	$CRC_CcCRC8bs
(
ut8_t
 
CRC_Da
)

277 *(
ut8_t
*)(
CRC_BASE
(ut8_t
CRC_Da
;

279  (
CRC
->
DR
);

280 
	}
}

288 
ut32_t
 
	$CRC_CcBlockCRC
(
ut32_t
 
pBufr
[], ut32_
BufrLgth
)

290 
ut32_t
 
dex
 = 0;

292 
dex
 = 0; index < 
BufrLgth
; index++)

294 
CRC
->
DR
 = 
pBufr
[
dex
];

296  (
CRC
->
DR
);

297 
	}
}

304 
ut32_t
 
	$CRC_GCRC
()

306  (
CRC
->
DR
);

307 
	}
}

330 
	$CRC_SIDRegi
(
ut8_t
 
CRC_IDVue
)

332 
CRC
->
IDR
 = 
CRC_IDVue
;

333 
	}
}

340 
ut8_t
 
	$CRC_GIDRegi
()

342  (
CRC
->
IDR
);

343 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_crs.c

47 
	~"m32f0xx_s.h
"

48 
	~"m32f0xx_rcc.h
"

62 
	#FLAG_MASK
 ((
ut32_t
)0x700)

	)

90 
	$CRS_DeIn
()

92 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CRS
, 
ENABLE
);

93 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CRS
, 
DISABLE
);

94 
	}
}

104 
	$CRS_AdjuHSI48CibtiVue
(
ut8_t
 
CRS_HSI48CibtiVue
)

107 
CRS
->
CR
 &~
CRS_CR_TRIM
;

110 
CRS
->
CR
 |(
ut32_t
)((ut32_t)
CRS_HSI48CibtiVue
 << 8);

112 
	}
}

121 
	$CRS_FqucyECouCmd
(
FuniڮS
 
NewS
)

123 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

125 i(
NewS
 !
DISABLE
)

127 
CRS
->
CR
 |
CRS_CR_CEN
;

131 
CRS
->
CR
 &~
CRS_CR_CEN
;

133 
	}
}

142 
	$CRS_AutomicCibtiCmd
(
FuniڮS
 
NewS
)

144 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

146 i(
NewS
 !
DISABLE
)

148 
CRS
->
CR
 |
CRS_CR_AUTOTRIMEN
;

152 
CRS
->
CR
 &~
CRS_CR_AUTOTRIMEN
;

154 
	}
}

161 
	$CRS_SoweSynchriziGe
()

163 
CRS
->
CR
 |
CRS_CR_SWSYNC
;

164 
	}
}

175 
	$CRS_FqucyECouRd
(
ut32_t
 
CRS_RdVue
)

179 
CRS
->
CFGR
 &~
CRS_CFGR_RELOAD
;

182 
CRS
->
CFGR
 |(
ut32_t
)
CRS_RdVue
;

184 
	}
}

193 
	$CRS_FqucyELimCfig
(
ut8_t
 
CRS_ELimVue
)

196 
CRS
->
CFGR
 &~
CRS_CFGR_FELIM
;

199 
CRS
->
CFGR
 |(
ut32_t
)
CRS_ELimVue
;

200 
	}
}

217 
	$CRS_SynchriziPsrCfig
(
ut32_t
 
CRS_Psr
)

220 
	`as_m
(
	`IS_CRS_SYNC_DIV
(
CRS_Psr
));

223 
CRS
->
CFGR
 &~
CRS_CFGR_SYNCDIV
;

226 
CRS
->
CFGR
 |
CRS_Psr
;

227 
	}
}

239 
	$CRS_SynchriziSourCfig
(
ut32_t
 
CRS_Sour
)

242 
	`as_m
(
	`IS_CRS_SYNC_SOURCE
(
CRS_Sour
));

245 
CRS
->
CFGR
 &~
CRS_CFGR_SYNCSRC
;

248 
CRS
->
CFGR
 |
CRS_Sour
;

249 
	}
}

260 
	$CRS_SynchriziPެyCfig
(
ut32_t
 
CRS_Pެy
)

263 
	`as_m
(
	`IS_CRS_SYNC_POLARITY
(
CRS_Pެy
));

266 
CRS
->
CFGR
 &~
CRS_CFGR_SYNCPOL
;

269 
CRS
->
CFGR
 |
CRS_Pެy
;

270 
	}
}

277 
ut32_t
 
	$CRS_GRdVue
()

279  ((
ut32_t
)(
CRS
->
CFGR
 & 
CRS_CFGR_RELOAD
));

280 
	}
}

287 
ut32_t
 
	$CRS_GHSI48CibtiVue
()

289  (((
ut32_t
)(
CRS
->
CR
 & 
CRS_CR_TRIM
)) >> 8);

290 
	}
}

297 
ut32_t
 
	$CRS_GFqucyEVue
()

299  ((
ut32_t
)(
CRS
->
ISR
 & 
CRS_ISR_FECAP
));

300 
	}
}

310 
ut32_t
 
	$CRS_GFqucyEDei
()

312  ((
ut32_t
)(
CRS
->
ISR
 & 
CRS_ISR_FEDIR
));

313 
	}
}

337 
	$CRS_ITCfig
(
ut32_t
 
CRS_IT
, 
FuniڮS
 
NewS
)

340 
	`as_m
(
	`IS_CRS_IT
(
CRS_IT
));

341 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

343 i(
NewS
 !
DISABLE
)

345 
CRS
->
CR
 |
CRS_IT
;

349 
CRS
->
CR
 &~
CRS_IT
;

351 
	}
}

366 
FgStus
 
	$CRS_GFgStus
(
ut32_t
 
CRS_FLAG
)

369 
	`as_m
(
	`IS_CRS_FLAG
(
CRS_FLAG
));

371  ((
FgStus
)(
CRS
->
ISR
 & 
CRS_FLAG
));

372 
	}
}

387 
	$CRS_CˬFg
(
ut32_t
 
CRS_FLAG
)

390 
	`as_m
(
	`IS_CRS_FLAG
(
CRS_FLAG
));

392 i((
CRS_FLAG
 & 
FLAG_MASK
)!= 0)

394 
CRS
->
ICR
 |
CRS_ICR_ERRC
;

398 
CRS
->
ICR
 |
CRS_FLAG
;

400 
	}
}

415 
ITStus
 
	$CRS_GITStus
(
ut32_t
 
CRS_IT
)

418 
	`as_m
(
	`IS_CRS_GET_IT
(
CRS_IT
));

420  ((
ITStus
)(
CRS
->
ISR
 & 
CRS_IT
));

421 
	}
}

436 
	$CRS_CˬITPdgB
(
ut32_t
 
CRS_IT
)

439 
	`as_m
(
	`IS_CRS_CLEAR_IT
(
CRS_IT
));

441 i((
CRS_IT
 & 
FLAG_MASK
)!= 0)

443 
CRS
->
ICR
 |
CRS_ICR_ERRC
;

447 
CRS
->
ICR
 |
CRS_IT
;

449 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_dac.c

108 
	~"m32f0xx_dac.h
"

122 
	#CR_CLEAR_MASK
 ((
ut32_t
)0x00000FFE

	)

125 
	#DUAL_SWTRIG_SET
 ((
ut32_t
)0x00000003

	)

126 
	#DUAL_SWTRIG_RESET
 ((
ut32_t
)0xFFFFFFFC

	)

129 
	#DHR12R1_OFFSET
 ((
ut32_t
)0x00000008)

	)

130 
	#DHR12R2_OFFSET
 ((
ut32_t
)0x00000014

	)

131 
	#DHR12RD_OFFSET
 ((
ut32_t
)0x00000020

	)

134 
	#DOR_OFFSET
 ((
ut32_t
)0x0000002C)

	)

162 
	$DAC_DeIn
()

165 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
ENABLE
);

167 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
DISABLE
);

168 
	}
}

181 
	$DAC_In
(
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
)

183 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0;

186 
	`as_m
(
	`IS_DAC_TRIGGER
(
DAC_InSu
->
DAC_Trigg
));

187 
	`as_m
(
	`IS_DAC_GENERATE_WAVE
(
DAC_InSu
->
DAC_WaveGi
));

188 
	`as_m
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
));

189 
	`as_m
(
	`IS_DAC_OUTPUT_BUFFER_STATE
(
DAC_InSu
->
DAC_OuutBufr
));

193 
tmeg1
 = 
DAC
->
CR
;

195 
tmeg1
 &~(
CR_CLEAR_MASK
 << 
DAC_Chl
);

202 
tmeg2
 = (
DAC_InSu
->
DAC_Trigg
 | DAC_InSu->
DAC_WaveGi
 |

203 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 | \

204 
DAC_InSu
->
DAC_OuutBufr
);

206 
tmeg1
 |
tmeg2
 << 
DAC_Chl
;

208 
DAC
->
CR
 = 
tmeg1
;

209 
	}
}

217 
	$DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
)

221 
DAC_InSu
->
DAC_Trigg
 = 
DAC_Trigg_Ne
;

224 
DAC_InSu
->
DAC_WaveGi
 = 
DAC_WaveGi_Ne
;

227 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 = 
DAC_LFSRUnmask_B0
;

230 
DAC_InSu
->
DAC_OuutBufr
 = 
DAC_OuutBufr_Eb
;

231 
	}
}

244 
	$DAC_Cmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

247 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

248 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

250 i(
NewS
 !
DISABLE
)

253 
DAC
->
CR
 |(
DAC_CR_EN1
 << 
DAC_Chl
);

258 
DAC
->
CR
 &(~(
DAC_CR_EN1
 << 
DAC_Chl
));

260 
	}
}

272 
	$DAC_SoweTriggCmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

275 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

276 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

278 i(
NewS
 !
DISABLE
)

281 
DAC
->
SWTRIGR
 |(
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4);

286 
DAC
->
SWTRIGR
 &~((
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4));

288 
	}
}

297 
	$DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
)

300 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

302 i(
NewS
 !
DISABLE
)

305 
DAC
->
SWTRIGR
 |
DUAL_SWTRIG_SET
;

310 
DAC
->
SWTRIGR
 &
DUAL_SWTRIG_RESET
;

312 
	}
}

329 
	$DAC_WaveGiCmd
(
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
)

332 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

333 
	`as_m
(
	`IS_DAC_WAVE
(
DAC_Wave
));

334 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

336 i(
NewS
 !
DISABLE
)

339 
DAC
->
CR
 |
DAC_Wave
 << 
DAC_Chl
;

344 
DAC
->
CR
 &~(
DAC_Wave
 << 
DAC_Chl
);

346 
	}
}

358 
	$DAC_SChl1Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

360 
__IO
 
ut32_t
 
tmp
 = 0;

363 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

364 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

366 
tmp
 = (
ut32_t
)
DAC_BASE
;

367 
tmp
 +
DHR12R1_OFFSET
 + 
DAC_Align
;

370 *(
__IO
 
ut32_t
 *
tmp
 = 
Da
;

371 
	}
}

384 
	$DAC_SChl2Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

386 
__IO
 
ut32_t
 
tmp
 = 0;

389 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

390 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

392 
tmp
 = (
ut32_t
)
DAC_BASE
;

393 
tmp
 +
DHR12R2_OFFSET
 + 
DAC_Align
;

396 *(
__IO
 
ut32_t
 *)
tmp
 = 
Da
;

397 
	}
}

413 
	$DAC_SDuChlDa
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
)

415 
ut32_t
 
da
 = 0, 
tmp
 = 0;

418 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

419 
	`as_m
(
	`IS_DAC_DATA
(
Da1
));

420 
	`as_m
(
	`IS_DAC_DATA
(
Da2
));

423 i(
DAC_Align
 =
DAC_Align_8b_R
)

425 
da
 = ((
ut32_t
)
Da2
 << 8| 
Da1
;

429 
da
 = ((
ut32_t
)
Da2
 << 16| 
Da1
;

432 
tmp
 = (
ut32_t
)
DAC_BASE
;

433 
tmp
 +
DHR12RD_OFFSET
 + 
DAC_Align
;

436 *(
__IO
 
ut32_t
 *)
tmp
 = 
da
;

437 
	}
}

447 
ut16_t
 
	$DAC_GDaOuutVue
(
ut32_t
 
DAC_Chl
)

449 
__IO
 
ut32_t
 
tmp
 = 0;

452 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

454 
tmp
 = (
ut32_t

DAC_BASE
 ;

455 
tmp
 +
DOR_OFFSET
 + ((
ut32_t
)
DAC_Chl
 >> 2);

458  (
ut16_t
(*(
__IO
 
ut32_t
*
tmp
);

459 
	}
}

491 
	$DAC_DMACmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

494 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

495 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

497 i(
NewS
 !
DISABLE
)

500 
DAC
->
CR
 |(
DAC_CR_DMAEN1
 << 
DAC_Chl
);

505 
DAC
->
CR
 &(~(
DAC_CR_DMAEN1
 << 
DAC_Chl
));

507 
	}
}

540 
	$DAC_ITCfig
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
)

543 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

544 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

545 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

547 i(
NewS
 !
DISABLE
)

550 
DAC
->
CR
 |(
DAC_IT
 << 
DAC_Chl
);

555 
DAC
->
CR
 &(~(
ut32_t
)(
DAC_IT
 << 
DAC_Chl
));

557 
	}
}

572 
FgStus
 
	$DAC_GFgStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

574 
FgStus
 
bus
 = 
RESET
;

576 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

577 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

580 i((
DAC
->
SR
 & (
DAC_FLAG
 << 
DAC_Chl
)!(
ut8_t
)
RESET
)

583 
bus
 = 
SET
;

588 
bus
 = 
RESET
;

591  
bus
;

592 
	}
}

605 
	$DAC_CˬFg
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

608 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

609 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

612 
DAC
->
SR
 = (
DAC_FLAG
 << 
DAC_Chl
);

613 
	}
}

628 
ITStus
 
	$DAC_GITStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

630 
ITStus
 
bus
 = 
RESET
;

631 
ut32_t
 
abˡus
 = 0;

634 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

635 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

638 
abˡus
 = (
DAC
->
CR
 & (
DAC_IT
 << 
DAC_Chl
)) ;

641 i(((
DAC
->
SR
 & (
DAC_IT
 << 
DAC_Chl
)!(
ut32_t
)
RESET
&& 
abˡus
)

644 
bus
 = 
SET
;

649 
bus
 = 
RESET
;

652  
bus
;

653 
	}
}

666 
	$DAC_CˬITPdgB
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

669 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

670 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

673 
DAC
->
SR
 = (
DAC_IT
 << 
DAC_Chl
);

674 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_dbgmcu.c

35 
	~"m32f0xx_dbgmcu.h
"

48 
	#IDCODE_DEVID_MASK
 ((
ut32_t
)0x00000FFF)

	)

77 
ut32_t
 
	$DBGMCU_GREVID
()

79 (
DBGMCU
->
IDCODE
 >> 16);

80 
	}
}

87 
ut32_t
 
	$DBGMCU_GDEVID
()

89 (
DBGMCU
->
IDCODE
 & 
IDCODE_DEVID_MASK
);

90 
	}
}

118 
	$DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

121 
	`as_m
(
	`IS_DBGMCU_PERIPH
(
DBGMCU_Ph
));

122 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

124 i(
NewS
 !
DISABLE
)

126 
DBGMCU
->
CR
 |
DBGMCU_Ph
;

130 
DBGMCU
->
CR
 &~
DBGMCU_Ph
;

132 
	}
}

158 
	$DBGMCU_APB1PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

161 
	`as_m
(
	`IS_DBGMCU_APB1PERIPH
(
DBGMCU_Ph
));

162 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

164 i(
NewS
 !
DISABLE
)

166 
DBGMCU
->
APB1FZ
 |
DBGMCU_Ph
;

170 
DBGMCU
->
APB1FZ
 &~
DBGMCU_Ph
;

172 
	}
}

186 
	$DBGMCU_APB2PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

189 
	`as_m
(
	`IS_DBGMCU_APB2PERIPH
(
DBGMCU_Ph
));

190 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

192 i(
NewS
 !
DISABLE
)

194 
DBGMCU
->
APB2FZ
 |
DBGMCU_Ph
;

198 
DBGMCU
->
APB2FZ
 &~
DBGMCU_Ph
;

200 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_dma.c

71 
	~"m32f0xx_dma.h
"

84 
	#CCR_CLEAR_MASK
 ((
ut32_t
)0xFFFF800F

	)

87 
	#DMA1_CHANNEL1_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF1
 | 
DMA_ISR_TCIF1
 | 
DMA_ISR_HTIF1
 | 
DMA_ISR_TEIF1
))

	)

88 
	#DMA1_CHANNEL2_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF2
 | 
DMA_ISR_TCIF2
 | 
DMA_ISR_HTIF2
 | 
DMA_ISR_TEIF2
))

	)

89 
	#DMA1_CHANNEL3_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF3
 | 
DMA_ISR_TCIF3
 | 
DMA_ISR_HTIF3
 | 
DMA_ISR_TEIF3
))

	)

90 
	#DMA1_CHANNEL4_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF4
 | 
DMA_ISR_TCIF4
 | 
DMA_ISR_HTIF4
 | 
DMA_ISR_TEIF4
))

	)

91 
	#DMA1_CHANNEL5_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF5
 | 
DMA_ISR_TCIF5
 | 
DMA_ISR_HTIF5
 | 
DMA_ISR_TEIF5
))

	)

92 
	#DMA1_CHANNEL6_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF6
 | 
DMA_ISR_TCIF6
 | 
DMA_ISR_HTIF6
 | 
DMA_ISR_TEIF6
)

	)

93 
	#DMA1_CHANNEL7_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF7
 | 
DMA_ISR_TCIF7
 | 
DMA_ISR_HTIF7
 | 
DMA_ISR_TEIF7
)

	)

129 
	$DMA_DeIn
(
DMA_Chl_TyDef
* 
DMAy_Chlx
)

132 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

135 
DMAy_Chlx
->
CCR
 &(
ut16_t
)(~
DMA_CCR_EN
);

138 
DMAy_Chlx
->
CCR
 = 0;

141 
DMAy_Chlx
->
CNDTR
 = 0;

144 
DMAy_Chlx
->
CPAR
 = 0;

147 
DMAy_Chlx
->
CMAR
 = 0;

149 i(
DMAy_Chlx
 =
DMA1_Chl1
)

152 
DMA1
->
IFCR
 |
DMA1_CHANNEL1_IT_MASK
;

154 i(
DMAy_Chlx
 =
DMA1_Chl2
)

157 
DMA1
->
IFCR
 |
DMA1_CHANNEL2_IT_MASK
;

159 i(
DMAy_Chlx
 =
DMA1_Chl3
)

162 
DMA1
->
IFCR
 |
DMA1_CHANNEL3_IT_MASK
;

164 i(
DMAy_Chlx
 =
DMA1_Chl4
)

167 
DMA1
->
IFCR
 |
DMA1_CHANNEL4_IT_MASK
;

169 i(
DMAy_Chlx
 =
DMA1_Chl5
)

172 
DMA1
->
IFCR
 |
DMA1_CHANNEL5_IT_MASK
;

174 i(
DMAy_Chlx
 =
DMA1_Chl6
)

177 
DMA1
->
IFCR
 |
DMA1_CHANNEL6_IT_MASK
;

181 i(
DMAy_Chlx
 =
DMA1_Chl7
)

184 
DMA1
->
IFCR
 |
DMA1_CHANNEL7_IT_MASK
;

187 
	}
}

199 
	$DMA_In
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
DMA_InTyDef
* 
DMA_InSu
)

201 
ut32_t
 
tmeg
 = 0;

204 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

205 
	`as_m
(
	`IS_DMA_DIR
(
DMA_InSu
->
DMA_DIR
));

206 
	`as_m
(
	`IS_DMA_BUFFER_SIZE
(
DMA_InSu
->
DMA_BufrSize
));

207 
	`as_m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_InSu
->
DMA_PhInc
));

208 
	`as_m
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_InSu
->
DMA_MemyInc
));

209 
	`as_m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_InSu
->
DMA_PhDaSize
));

210 
	`as_m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_InSu
->
DMA_MemyDaSize
));

211 
	`as_m
(
	`IS_DMA_MODE
(
DMA_InSu
->
DMA_Mode
));

212 
	`as_m
(
	`IS_DMA_PRIORITY
(
DMA_InSu
->
DMA_Priܙy
));

213 
	`as_m
(
	`IS_DMA_M2M_STATE
(
DMA_InSu
->
DMA_M2M
));

217 
tmeg
 = 
DMAy_Chlx
->
CCR
;

220 
tmeg
 &
CCR_CLEAR_MASK
;

231 
tmeg
 |
DMA_InSu
->
DMA_DIR
 | DMA_InSu->
DMA_Mode
 |

232 
DMA_InSu
->
DMA_PhInc
 | DMA_InSu->
DMA_MemyInc
 |

233 
DMA_InSu
->
DMA_PhDaSize
 | DMA_InSu->
DMA_MemyDaSize
 |

234 
DMA_InSu
->
DMA_Priܙy
 | DMA_InSu->
DMA_M2M
;

237 
DMAy_Chlx
->
CCR
 = 
tmeg
;

241 
DMAy_Chlx
->
CNDTR
 = 
DMA_InSu
->
DMA_BufrSize
;

245 
DMAy_Chlx
->
CPAR
 = 
DMA_InSu
->
DMA_PhBaAddr
;

249 
DMAy_Chlx
->
CMAR
 = 
DMA_InSu
->
DMA_MemyBaAddr
;

250 
	}
}

258 
	$DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
)

262 
DMA_InSu
->
DMA_PhBaAddr
 = 0;

264 
DMA_InSu
->
DMA_MemyBaAddr
 = 0;

266 
DMA_InSu
->
DMA_DIR
 = 
DMA_DIR_PhSRC
;

268 
DMA_InSu
->
DMA_BufrSize
 = 0;

270 
DMA_InSu
->
DMA_PhInc
 = 
DMA_PhInc_Dib
;

272 
DMA_InSu
->
DMA_MemyInc
 = 
DMA_MemyInc_Dib
;

274 
DMA_InSu
->
DMA_PhDaSize
 = 
DMA_PhDaSize_By
;

276 
DMA_InSu
->
DMA_MemyDaSize
 = 
DMA_MemyDaSize_By
;

278 
DMA_InSu
->
DMA_Mode
 = 
DMA_Mode_Nm
;

280 
DMA_InSu
->
DMA_Priܙy
 = 
DMA_Priܙy_Low
;

282 
DMA_InSu
->
DMA_M2M
 = 
DMA_M2M_Dib
;

283 
	}
}

294 
	$DMA_Cmd
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
FuniڮS
 
NewS
)

297 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

298 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

300 i(
NewS
 !
DISABLE
)

303 
DMAy_Chlx
->
CCR
 |
DMA_CCR_EN
;

308 
DMAy_Chlx
->
CCR
 &(
ut16_t
)(~
DMA_CCR_EN
);

310 
	}
}

354 
	$DMA_SCuDaCou
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
ut16_t
 
DaNumb
)

357 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

361 
DMAy_Chlx
->
CNDTR
 = 
DaNumb
;

362 
	}
}

373 
ut16_t
 
	$DMA_GCuDaCou
(
DMA_Chl_TyDef
* 
DMAy_Chlx
)

376 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

378  ((
ut16_t
)(
DMAy_Chlx
->
CNDTR
));

379 
	}
}

449 
	$DMA_ITCfig
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
)

452 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

453 
	`as_m
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

454 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

456 i(
NewS
 !
DISABLE
)

459 
DMAy_Chlx
->
CCR
 |
DMA_IT
;

464 
DMAy_Chlx
->
CCR
 &~
DMA_IT
;

466 
	}
}

507 
FgStus
 
	$DMA_GFgStus
(
ut32_t
 
DMA_FLAG
)

509 
FgStus
 
bus
 = 
RESET
;

512 
	`as_m
(
	`IS_DMA_GET_FLAG
(
DMA_FLAG
));

515 i((
DMA1
->
ISR
 & 
DMA_FLAG
!(
ut32_t
)
RESET
)

518 
bus
 = 
SET
;

523 
bus
 = 
RESET
;

527  
bus
;

528 
	}
}

569 
	$DMA_CˬFg
(
ut32_t
 
DMA_FLAG
)

572 
	`as_m
(
	`IS_DMA_CLEAR_FLAG
(
DMA_FLAG
));

575 
DMA1
->
IFCR
 = 
DMA_FLAG
;

576 
	}
}

618 
ITStus
 
	$DMA_GITStus
(
ut32_t
 
DMA_IT
)

620 
ITStus
 
bus
 = 
RESET
;

623 
	`as_m
(
	`IS_DMA_GET_IT
(
DMA_IT
));

626 i((
DMA1
->
ISR
 & 
DMA_IT
!(
ut32_t
)
RESET
)

629 
bus
 = 
SET
;

634 
bus
 = 
RESET
;

637  
bus
;

638 
	}
}

680 
	$DMA_CˬITPdgB
(
ut32_t
 
DMA_IT
)

683 
	`as_m
(
	`IS_DMA_CLEAR_IT
(
DMA_IT
));

686 
DMA1
->
IFCR
 = 
DMA_IT
;

687 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_exti.c

70 
	~"m32f0xx_exti.h
"

83 
	#EXTI_LINENONE
 ((
ut32_t
)0x00000

	)

112 
	$EXTI_DeIn
()

114 
EXTI
->
IMR
 = 0x0F940000;

115 
EXTI
->
EMR
 = 0x00000000;

116 
EXTI
->
RTSR
 = 0x00000000;

117 
EXTI
->
FTSR
 = 0x00000000;

118 
EXTI
->
PR
 = 0x006BFFFF;

119 
	}
}

128 
	$EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
)

130 
ut32_t
 
tmp
 = 0;

133 
	`as_m
(
	`IS_EXTI_MODE
(
EXTI_InSu
->
EXTI_Mode
));

134 
	`as_m
(
	`IS_EXTI_TRIGGER
(
EXTI_InSu
->
EXTI_Trigg
));

135 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_InSu
->
EXTI_Le
));

136 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
EXTI_InSu
->
EXTI_LeCmd
));

138 
tmp
 = (
ut32_t
)
EXTI_BASE
;

140 i(
EXTI_InSu
->
EXTI_LeCmd
 !
DISABLE
)

143 
EXTI
->
IMR
 &~
EXTI_InSu
->
EXTI_Le
;

144 
EXTI
->
EMR
 &~
EXTI_InSu
->
EXTI_Le
;

146 
tmp
 +
EXTI_InSu
->
EXTI_Mode
;

148 *(
__IO
 
ut32_t
 *
tmp
 |
EXTI_InSu
->
EXTI_Le
;

151 
EXTI
->
RTSR
 &~
EXTI_InSu
->
EXTI_Le
;

152 
EXTI
->
FTSR
 &~
EXTI_InSu
->
EXTI_Le
;

155 i(
EXTI_InSu
->
EXTI_Trigg
 =
EXTI_Trigg_Risg_Flg
)

158 
EXTI
->
RTSR
 |
EXTI_InSu
->
EXTI_Le
;

159 
EXTI
->
FTSR
 |
EXTI_InSu
->
EXTI_Le
;

163 
tmp
 = (
ut32_t
)
EXTI_BASE
;

164 
tmp
 +
EXTI_InSu
->
EXTI_Trigg
;

166 *(
__IO
 
ut32_t
 *
tmp
 |
EXTI_InSu
->
EXTI_Le
;

171 
tmp
 +
EXTI_InSu
->
EXTI_Mode
;

174 *(
__IO
 
ut32_t
 *
tmp
 &~
EXTI_InSu
->
EXTI_Le
;

176 
	}
}

184 
	$EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
)

186 
EXTI_InSu
->
EXTI_Le
 = 
EXTI_LINENONE
;

187 
EXTI_InSu
->
EXTI_Mode
 = 
EXTI_Mode_Iru
;

188 
EXTI_InSu
->
EXTI_Trigg
 = 
EXTI_Trigg_Flg
;

189 
EXTI_InSu
->
EXTI_LeCmd
 = 
DISABLE
;

190 
	}
}

199 
	$EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
)

202 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

204 
EXTI
->
SWIER
 |
EXTI_Le
;

205 
	}
}

229 
FgStus
 
	$EXTI_GFgStus
(
ut32_t
 
EXTI_Le
)

231 
FgStus
 
bus
 = 
RESET
;

233 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

235 i((
EXTI
->
PR
 & 
EXTI_Le
!(
ut32_t
)
RESET
)

237 
bus
 = 
SET
;

241 
bus
 = 
RESET
;

243  
bus
;

244 
	}
}

252 
	$EXTI_CˬFg
(
ut32_t
 
EXTI_Le
)

255 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

257 
EXTI
->
PR
 = 
EXTI_Le
;

258 
	}
}

266 
ITStus
 
	$EXTI_GITStus
(
ut32_t
 
EXTI_Le
)

268 
ITStus
 
bus
 = 
RESET
;

271 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

273 i((
EXTI
->
PR
 & 
EXTI_Le
!(
ut32_t
)
RESET
)

275 
bus
 = 
SET
;

279 
bus
 = 
RESET
;

281  
bus
;

282 
	}
}

290 
	$EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
)

293 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

295 
EXTI
->
PR
 = 
EXTI_Le
;

296 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_flash.c

76 
	~"m32f0xx_ash.h
"

135 
	$FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
)

137 
ut32_t
 
tmeg
 = 0;

140 
	`as_m
(
	`IS_FLASH_LATENCY
(
FLASH_Lcy
));

143 
tmeg
 = 
FLASH
->
ACR
;

146 
tmeg
 &(
ut32_t
(~((ut32_t)
FLASH_ACR_LATENCY
));

147 
tmeg
 |
FLASH_Lcy
;

150 
FLASH
->
ACR
 = 
tmeg
;

151 
	}
}

159 
	$FLASH_PtchBufrCmd
(
FuniڮS
 
NewS
)

162 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

164 if(
NewS
 !
DISABLE
)

166 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

170 
FLASH
->
ACR
 &(
ut32_t
)(~((ut32_t)
FLASH_ACR_PRFTBE
));

172 
	}
}

179 
FgStus
 
	$FLASH_GPtchBufrStus
()

181 
FgStus
 
bus
 = 
RESET
;

183 i((
FLASH
->
ACR
 & 
FLASH_ACR_PRFTBS
!(
ut32_t
)
RESET
)

185 
bus
 = 
SET
;

189 
bus
 = 
RESET
;

192  
bus
;

193 
	}
}

232 
	$FLASH_Uock
()

234 if((
FLASH
->
CR
 & 
FLASH_CR_LOCK
!
RESET
)

237 
FLASH
->
KEYR
 = 
FLASH_FKEY1
;

238 
FLASH
->
KEYR
 = 
FLASH_FKEY2
;

240 
	}
}

247 
	$FLASH_Lock
()

250 
FLASH
->
CR
 |
FLASH_CR_LOCK
;

251 
	}
}

264 
FLASH_Stus
 
	$FLASH_EPage
(
ut32_t
 
Page_Addss
)

266 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

269 
	`as_m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
Page_Addss
));

272 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

274 if(
us
 =
FLASH_COMPLETE
)

277 
FLASH
->
CR
 |
FLASH_CR_PER
;

278 
FLASH
->
AR
 = 
Page_Addss
;

279 
FLASH
->
CR
 |
FLASH_CR_STRT
;

282 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

285 
FLASH
->
CR
 &~
FLASH_CR_PER
;

289  
us
;

290 
	}
}

301 
FLASH_Stus
 
	$FLASH_EAPages
()

303 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

306 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

308 if(
us
 =
FLASH_COMPLETE
)

311 
FLASH
->
CR
 |
FLASH_CR_MER
;

312 
FLASH
->
CR
 |
FLASH_CR_STRT
;

315 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

318 
FLASH
->
CR
 &~
FLASH_CR_MER
;

322  
us
;

323 
	}
}

335 
FLASH_Stus
 
	$FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
)

337 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

338 
__IO
 
ut32_t
 
tmp
 = 0;

341 
	`as_m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
Addss
));

344 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

346 if(
us
 =
FLASH_COMPLETE
)

350 
FLASH
->
CR
 |
FLASH_CR_PG
;

352 *(
__IO
 
ut16_t
*)
Addss
 = (ut16_t)
Da
;

355 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

357 if(
us
 =
FLASH_COMPLETE
)

361 
tmp
 = 
Addss
 + 2;

363 *(
__IO
 
ut16_t
*
tmp
 = 
Da
 >> 16;

366 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

369 
FLASH
->
CR
 &~
FLASH_CR_PG
;

374 
FLASH
->
CR
 &~
FLASH_CR_PG
;

379  
us
;

380 
	}
}

392 
FLASH_Stus
 
	$FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
)

394 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

397 
	`as_m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
Addss
));

400 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

402 if(
us
 =
FLASH_COMPLETE
)

405 
FLASH
->
CR
 |
FLASH_CR_PG
;

407 *(
__IO
 
ut16_t
*)
Addss
 = 
Da
;

410 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

413 
FLASH
->
CR
 &~
FLASH_CR_PG
;

417  
us
;

418 
	}
}

482 
	$FLASH_OB_Uock
()

484 if((
FLASH
->
CR
 & 
FLASH_CR_OPTWRE
=
RESET
)

487 
FLASH
->
OPTKEYR
 = 
FLASH_OPTKEY1
;

488 
FLASH
->
OPTKEYR
 = 
FLASH_OPTKEY2
;

490 
	}
}

497 
	$FLASH_OB_Lock
()

500 
FLASH
->
CR
 &~
FLASH_CR_OPTWRE
;

501 
	}
}

508 
	$FLASH_OB_Launch
()

511 
FLASH
->
CR
 |
FLASH_CR_OBL_LAUNCH
;

512 
	}
}

524 
FLASH_Stus
 
	$FLASH_OB_E
()

526 
ut16_t
 
rdmp
 = 
OB_RDP_Lev_0
;

528 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

531 if(
	`FLASH_OB_GRDP
(!
RESET
)

533 
rdmp
 = 0x00;

537 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

539 if(
us
 =
FLASH_COMPLETE
)

542 
FLASH
->
CR
 |
FLASH_CR_OPTER
;

543 
FLASH
->
CR
 |
FLASH_CR_STRT
;

546 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

548 if(
us
 =
FLASH_COMPLETE
)

551 
FLASH
->
CR
 &~
FLASH_CR_OPTER
;

554 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

557 
OB
->
RDP
 = (
ut16_t
)
rdmp
;

560 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

562 if(
us
 !
FLASH_TIMEOUT
)

565 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

570 i(
us
 !
FLASH_TIMEOUT
)

573 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

578  
us
;

579 
	}
}

593 
FLASH_Stus
 
	$FLASH_OB_EbWRP
(
ut32_t
 
OB_WRP
)

595 
ut16_t
 
WRP0_Da
 = 0xFFFF, 
WRP1_Da
 = 0xFFFF, 
WRP2_Da
 = 0xFFFF, 
WRP3_Da
 = 0xFFFF;

597 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

600 
	`as_m
(
	`IS_OB_WRP
(
OB_WRP
));

602 
OB_WRP
 = (
ut32_t
)(~OB_WRP);

603 
WRP0_Da
 = (
ut16_t
)(
OB_WRP
 & 
OB_WRP0_WRP0
);

604 
WRP1_Da
 = (
ut16_t
)((
OB_WRP
 >> 8& 
OB_WRP0_WRP0
);

605 
WRP2_Da
 = (
ut16_t
)((
OB_WRP
 >> 16& 
OB_WRP0_WRP0
) ;

606 
WRP3_Da
 = (
ut16_t
)((
OB_WRP
 >> 24& 
OB_WRP0_WRP0
) ;

609 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

611 if(
us
 =
FLASH_COMPLETE
)

613 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

615 if(
WRP0_Da
 != 0xFF)

617 
OB
->
WRP0
 = 
WRP0_Da
;

620 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

622 if((
us
 =
FLASH_COMPLETE
&& (
WRP1_Da
 != 0xFF))

624 
OB
->
WRP1
 = 
WRP1_Da
;

627 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

629 if((
us
 =
FLASH_COMPLETE
&& (
WRP2_Da
 != 0xFF))

631 
OB
->
WRP2
 = 
WRP2_Da
;

634 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

636 if((
us
 =
FLASH_COMPLETE
&& (
WRP3_Da
 != 0xFF))

638 
OB
->
WRP3
 = 
WRP3_Da
;

641 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

643 if(
us
 !
FLASH_TIMEOUT
)

646 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

650  
us
;

651 
	}
}

667 
FLASH_Stus
 
	$FLASH_OB_RDPCfig
(
ut8_t
 
OB_RDP
)

669 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

672 
	`as_m
(
	`IS_OB_RDP
(
OB_RDP
));

673 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

675 if(
us
 =
FLASH_COMPLETE
)

677 
FLASH
->
CR
 |
FLASH_CR_OPTER
;

678 
FLASH
->
CR
 |
FLASH_CR_STRT
;

681 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

683 if(
us
 =
FLASH_COMPLETE
)

686 
FLASH
->
CR
 &~
FLASH_CR_OPTER
;

689 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

691 
OB
->
RDP
 = 
OB_RDP
;

694 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

696 if(
us
 !
FLASH_TIMEOUT
)

699 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

704 if(
us
 !
FLASH_TIMEOUT
)

707 
FLASH
->
CR
 &~
FLASH_CR_OPTER
;

712  
us
;

713 
	}
}

735 
FLASH_Stus
 
	$FLASH_OB_UrCfig
(
ut8_t
 
OB_IWDG
, ut8_
OB_STOP
, ut8_
OB_STDBY
)

737 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

740 
	`as_m
(
	`IS_OB_IWDG_SOURCE
(
OB_IWDG
));

741 
	`as_m
(
	`IS_OB_STOP_SOURCE
(
OB_STOP
));

742 
	`as_m
(
	`IS_OB_STDBY_SOURCE
(
OB_STDBY
));

745 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

747 if(
us
 =
FLASH_COMPLETE
)

750 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

752 
OB
->
USER
 = (
ut16_t
)((ut16_t)(
OB_IWDG
 | 
OB_STOP
| (ut16_t)(
OB_STDBY
 | 0xF8));

755 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

757 if(
us
 !
FLASH_TIMEOUT
)

760 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

764  
us
;

765 
	}
}

775 
FLASH_Stus
 
	$FLASH_OB_BOOTCfig
(
ut8_t
 
OB_BOOT1
)

777 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

780 
	`as_m
(
	`IS_OB_BOOT1
(
OB_BOOT1
));

783 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

785 if(
us
 =
FLASH_COMPLETE
)

788 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

790 
OB
->
USER
 = 
OB_BOOT1
 | 0xEF;

793 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

795 if(
us
 !
FLASH_TIMEOUT
)

798 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

802  
us
;

803 
	}
}

814 
FLASH_Stus
 
	$FLASH_OB_BOOT0Cfig
(
ut8_t
 
OB_BOOT0
)

816 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

819 
	`as_m
(
	`IS_OB_BOOT0
(
OB_BOOT0
));

822 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

824 if(
us
 =
FLASH_COMPLETE
)

827 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

829 
OB
->
USER
 = 
OB_BOOT0
 | 0xF7;

832 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

834 if(
us
 !
FLASH_TIMEOUT
)

837 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

841  
us
;

842 
	}
}

853 
FLASH_Stus
 
	$FLASH_OB_BOOT0SWCfig
(
ut8_t
 
OB_BOOT0SW
)

855 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

858 
	`as_m
(
	`IS_OB_BOOT0SW
(
OB_BOOT0SW
));

861 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

863 if(
us
 =
FLASH_COMPLETE
)

866 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

868 
OB
->
USER
 = 
OB_BOOT0SW
 | 0x7F;

871 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

873 if(
us
 !
FLASH_TIMEOUT
)

876 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

880  
us
;

881 
	}
}

891 
FLASH_Stus
 
	$FLASH_OB_VDDACfig
(
ut8_t
 
OB_VDDA_ANALOG
)

893 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

896 
	`as_m
(
	`IS_OB_VDDA_ANALOG
(
OB_VDDA_ANALOG
));

899 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

901 if(
us
 =
FLASH_COMPLETE
)

904 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

906 
OB
->
USER
 = 
OB_VDDA_ANALOG
 | 0xDF;

909 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

911 if(
us
 !
FLASH_TIMEOUT
)

914 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

918  
us
;

919 
	}
}

929 
FLASH_Stus
 
	$FLASH_OB_SRAMPyCfig
(
ut8_t
 
OB_SRAM_Py
)

931 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

934 
	`as_m
(
	`IS_OB_SRAM_PARITY
(
OB_SRAM_Py
));

937 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

939 if(
us
 =
FLASH_COMPLETE
)

942 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

944 
OB
->
USER
 = 
OB_SRAM_Py
 | 0xBF;

947 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

949 if(
us
 !
FLASH_TIMEOUT
)

952 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

956  
us
;

957 
	}
}

978 
FLASH_Stus
 
	$FLASH_OB_WreUr
(
ut8_t
 
OB_USER
)

980 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

983 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

985 if(
us
 =
FLASH_COMPLETE
)

988 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

990 
OB
->
USER
 = 
OB_USER
;

993 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

995 if(
us
 !
FLASH_TIMEOUT
)

998 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

1002  
us
;

1004 
	}
}

1017 
FLASH_Stus
 
	$FLASH_OB_ProgmDa
(
ut32_t
 
Addss
, 
ut8_t
 
Da
)

1019 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1021 
	`as_m
(
	`IS_OB_DATA_ADDRESS
(
Addss
));

1022 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

1024 if(
us
 =
FLASH_COMPLETE
)

1027 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

1028 *(
__IO
 
ut16_t
*)
Addss
 = 
Da
;

1031 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

1033 if(
us
 !
FLASH_TIMEOUT
)

1036 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

1040  
us
;

1041 
	}
}

1048 
ut8_t
 
	$FLASH_OB_GUr
()

1051  (
ut8_t
)(
FLASH
->
OBR
 >> 8);

1052 
	}
}

1059 
ut32_t
 
	$FLASH_OB_GWRP
()

1062  (
ut32_t
)(
FLASH
->
WRPR
);

1063 
	}
}

1070 
FgStus
 
	$FLASH_OB_GRDP
()

1072 
FgStus
 
adus
 = 
RESET
;

1074 i((
ut8_t
)(
FLASH
->
OBR
 & (
FLASH_OBR_RDPRT1
 | 
FLASH_OBR_RDPRT2
)!
RESET
)

1076 
adus
 = 
SET
;

1080 
adus
 = 
RESET
;

1082  
adus
;

1083 
	}
}

1110 
	$FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
)

1113 
	`as_m
(
	`IS_FLASH_IT
(
FLASH_IT
));

1114 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1116 if(
NewS
 !
DISABLE
)

1119 
FLASH
->
CR
 |
FLASH_IT
;

1124 
FLASH
->
CR
 &~(
ut32_t
)
FLASH_IT
;

1126 
	}
}

1138 
FgStus
 
	$FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
)

1140 
FgStus
 
bus
 = 
RESET
;

1143 
	`as_m
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
));

1145 if((
FLASH
->
SR
 & 
FLASH_FLAG
!(
ut32_t
)
RESET
)

1147 
bus
 = 
SET
;

1151 
bus
 = 
RESET
;

1154  
bus
;

1155 
	}
}

1166 
	$FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
)

1169 
	`as_m
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
));

1172 
FLASH
->
SR
 = 
FLASH_FLAG
;

1173 
	}
}

1181 
FLASH_Stus
 
	$FLASH_GStus
()

1183 
FLASH_Stus
 
FLASHus
 = 
FLASH_COMPLETE
;

1185 if((
FLASH
->
SR
 & 
FLASH_FLAG_BSY
) == FLASH_FLAG_BSY)

1187 
FLASHus
 = 
FLASH_BUSY
;

1191 if((
FLASH
->
SR
 & (
ut32_t
)
FLASH_FLAG_WRPERR
)!= (uint32_t)0x00)

1193 
FLASHus
 = 
FLASH_ERROR_WRP
;

1197 if((
FLASH
->
SR
 & (
ut32_t
)(
FLASH_SR_PGERR
)) != (uint32_t)0x00)

1199 
FLASHus
 = 
FLASH_ERROR_PROGRAM
;

1203 
FLASHus
 = 
FLASH_COMPLETE
;

1208  
FLASHus
;

1209 
	}
}

1218 
FLASH_Stus
 
	$FLASH_WaFLaOti
(
ut32_t
 
Timeout
)

1220 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1223 
us
 = 
	`FLASH_GStus
();

1226 (
us
 =
FLASH_BUSY
&& (
Timeout
 != 0x00))

1228 
us
 = 
	`FLASH_GStus
();

1229 
Timeout
--;

1232 if(
Timeout
 == 0x00 )

1234 
us
 = 
FLASH_TIMEOUT
;

1237  
us
;

1238 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_gpio.c

76 
	~"m32f0xx_gpio.h
"

77 
	~"m32f0xx_rcc.h
"

119 
	$GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
)

122 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

124 if(
GPIOx
 =
GPIOA
)

126 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOA
, 
ENABLE
);

127 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOA
, 
DISABLE
);

129 if(
GPIOx
 =
GPIOB
)

131 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOB
, 
ENABLE
);

132 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOB
, 
DISABLE
);

134 if(
GPIOx
 =
GPIOC
)

136 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOC
, 
ENABLE
);

137 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOC
, 
DISABLE
);

139 if(
GPIOx
 =
GPIOD
)

141 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOD
, 
ENABLE
);

142 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOD
, 
DISABLE
);

144 if(
GPIOx
 =
GPIOE
)

146 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOE
, 
ENABLE
);

147 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOE
, 
DISABLE
);

151 if(
GPIOx
 =
GPIOF
)

153 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOF
, 
ENABLE
);

154 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOF
, 
DISABLE
);

157 
	}
}

169 
	$GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
)

171 
ut32_t
 
ppos
 = 0x00, 
pos
 = 0x00 , 
cu
 = 0x00;

174 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

175 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_InSu
->
GPIO_P
));

176 
	`as_m
(
	`IS_GPIO_MODE
(
GPIO_InSu
->
GPIO_Mode
));

177 
	`as_m
(
	`IS_GPIO_PUPD
(
GPIO_InSu
->
GPIO_PuPd
));

181 
ppos
 = 0x00;inpos < 0x10;inpos++)

183 
pos
 = ((
ut32_t
)0x01<< 
ppos
;

186 
cu
 = (
GPIO_InSu
->
GPIO_P
& 
pos
;

188 i(
cu
 =
pos
)

190 i((
GPIO_InSu
->
GPIO_Mode
 =
GPIO_Mode_OUT
|| (GPIO_InSu->GPIO_Mod=
GPIO_Mode_AF
))

193 
	`as_m
(
	`IS_GPIO_SPEED
(
GPIO_InSu
->
GPIO_Sed
));

196 
GPIOx
->
OSPEEDR
 &~(
GPIO_OSPEEDER_OSPEEDR0
 << (
ppos
 * 2));

197 
GPIOx
->
OSPEEDR
 |((
ut32_t
)(
GPIO_InSu
->
GPIO_Sed
<< (
ppos
 * 2));

200 
	`as_m
(
	`IS_GPIO_OTYPE
(
GPIO_InSu
->
GPIO_OTy
));

203 
GPIOx
->
OTYPER
 &~((
GPIO_OTYPER_OT_0
<< ((
ut16_t
)
ppos
));

204 
GPIOx
->
OTYPER
 |(
ut16_t
)(((ut16_t)
GPIO_InSu
->
GPIO_OTy
<< ((ut16_t)
ppos
));

207 
GPIOx
->
MODER
 &~(
GPIO_MODER_MODER0
 << (
ppos
 * 2));

209 
GPIOx
->
MODER
 |(((
ut32_t
)
GPIO_InSu
->
GPIO_Mode
<< (
ppos
 * 2));

212 
GPIOx
->
PUPDR
 &~(
GPIO_PUPDR_PUPDR0
 << ((
ut16_t
)
ppos
 * 2));

213 
GPIOx
->
PUPDR
 |(((
ut32_t
)
GPIO_InSu
->
GPIO_PuPd
<< (
ppos
 * 2));

216 
	}
}

224 
	$GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
)

227 
GPIO_InSu
->
GPIO_P
 = 
GPIO_P_A
;

228 
GPIO_InSu
->
GPIO_Mode
 = 
GPIO_Mode_IN
;

229 
GPIO_InSu
->
GPIO_Sed
 = 
GPIO_Sed_Lev_2
;

230 
GPIO_InSu
->
GPIO_OTy
 = 
GPIO_OTy_PP
;

231 
GPIO_InSu
->
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

232 
	}
}

245 
	$GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

247 
__IO
 
ut32_t
 
tmp
 = 0x00010000;

250 
	`as_m
(
	`IS_GPIO_LIST_PERIPH
(
GPIOx
));

251 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

253 
tmp
 |
GPIO_P
;

255 
GPIOx
->
LCKR
 = 
tmp
;

257 
GPIOx
->
LCKR
 = 
GPIO_P
;

259 
GPIOx
->
LCKR
 = 
tmp
;

261 
tmp
 = 
GPIOx
->
LCKR
;

263 
tmp
 = 
GPIOx
->
LCKR
;

264 
	}
}

294 
ut8_t
 
	$GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

296 
ut8_t
 
bus
 = 0x00;

299 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

300 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

302 i((
GPIOx
->
IDR
 & 
GPIO_P
!(
ut32_t
)
B_RESET
)

304 
bus
 = (
ut8_t
)
B_SET
;

308 
bus
 = (
ut8_t
)
B_RESET
;

310  
bus
;

311 
	}
}

320 
ut16_t
 
	$GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
)

323 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

325  ((
ut16_t
)
GPIOx
->
IDR
);

326 
	}
}

340 
ut8_t
 
	$GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

342 
ut8_t
 
bus
 = 0x00;

345 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

346 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

348 i((
GPIOx
->
ODR
 & 
GPIO_P
!(
ut32_t
)
B_RESET
)

350 
bus
 = (
ut8_t
)
B_SET
;

354 
bus
 = (
ut8_t
)
B_RESET
;

356  
bus
;

357 
	}
}

366 
ut16_t
 
	$GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
)

369 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

371  ((
ut16_t
)
GPIOx
->
ODR
);

372 
	}
}

386 
	$GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

389 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

390 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

392 
GPIOx
->
BSRR
 = 
GPIO_P
;

393 
	}
}

407 
	$GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

410 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

411 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

413 
GPIOx
->
BRR
 = 
GPIO_P
;

414 
	}
}

432 
	$GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
)

435 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

436 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

437 
	`as_m
(
	`IS_GPIO_BIT_ACTION
(
BV
));

439 i(
BV
 !
B_RESET
)

441 
GPIOx
->
BSRR
 = 
GPIO_P
;

445 
GPIOx
->
BRR
 = 
GPIO_P
 ;

447 
	}
}

457 
	$GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
)

460 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

462 
GPIOx
->
ODR
 = 
PtV
;

463 
	}
}

508 
	$GPIO_PAFCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_PSour
, 
ut8_t
 
GPIO_AF
)

510 
ut32_t
 
mp
 = 0x00;

511 
ut32_t
 
mp_2
 = 0x00;

514 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

515 
	`as_m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PSour
));

516 
	`as_m
(
	`IS_GPIO_AF
(
GPIO_AF
));

518 
mp
 = ((
ut32_t
)(
GPIO_AF
<< ((ut32_t)((ut32_t)
GPIO_PSour
 & (uint32_t)0x07) * 4));

519 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] &~((
ut32_t
)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));

520 
mp_2
 = 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] | 
mp
;

521 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] = 
mp_2
;

522 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_i2c.c

79 
	~"m32f0xx_i2c.h
"

80 
	~"m32f0xx_rcc.h
"

94 
	#CR1_CLEAR_MASK
 ((
ut32_t
)0x00CFE0FF

	)

95 
	#CR2_CLEAR_MASK
 ((
ut32_t
)0x07FF7FFF

	)

96 
	#TIMING_CLEAR_MASK
 ((
ut32_t
)0xF0FFFFFF

	)

97 
	#ERROR_IT_MASK
 ((
ut32_t
)0x00003F00

	)

98 
	#TC_IT_MASK
 ((
ut32_t
)0x000000C0

	)

145 
	$I2C_DeIn
(
I2C_TyDef
* 
I2Cx
)

148 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

150 i(
I2Cx
 =
I2C1
)

153 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
ENABLE
);

155 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
DISABLE
);

160 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
ENABLE
);

162 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
DISABLE
);

164 
	}
}

174 
	$I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
)

176 
ut32_t
 
tmeg
 = 0;

179 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

180 
	`as_m
(
	`IS_I2C_ANALOG_FILTER
(
I2C_InSu
->
I2C_AlogFr
));

181 
	`as_m
(
	`IS_I2C_DIGITAL_FILTER
(
I2C_InSu
->
I2C_DigFr
));

182 
	`as_m
(
	`IS_I2C_MODE
(
I2C_InSu
->
I2C_Mode
));

183 
	`as_m
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_InSu
->
I2C_OwnAddss1
));

184 
	`as_m
(
	`IS_I2C_ACK
(
I2C_InSu
->
I2C_Ack
));

185 
	`as_m
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_InSu
->
I2C_AcknowdgedAddss
));

188 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR1_PE
);

192 
tmeg
 = 
I2Cx
->
CR1
;

194 
tmeg
 &
CR1_CLEAR_MASK
;

198 
tmeg
 |(
ut32_t
)
I2C_InSu
->
I2C_AlogFr
 |(I2C_InSu->
I2C_DigFr
 << 8);

201 
I2Cx
->
CR1
 = 
tmeg
;

207 
I2Cx
->
TIMINGR
 = 
I2C_InSu
->
I2C_Timg
 & 
TIMING_CLEAR_MASK
;

210 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

214 
tmeg
 = 0;

216 
I2Cx
->
OAR1
 = (
ut32_t
)
tmeg
;

218 
I2Cx
->
OAR2
 = (
ut32_t
)
tmeg
;

222 
tmeg
 = (
ut32_t
)((ut32_t)
I2C_InSu
->
I2C_AcknowdgedAddss
 | \

223 (
ut32_t
)
I2C_InSu
->
I2C_OwnAddss1
);

225 
I2Cx
->
OAR1
 = 
tmeg
;

227 
I2Cx
->
OAR1
 |
I2C_OAR1_OA1EN
;

232 
tmeg
 = 
I2C_InSu
->
I2C_Mode
;

234 
I2Cx
->
CR1
 |
tmeg
;

238 
tmeg
 = 
I2Cx
->
CR2
;

240 
tmeg
 &
CR2_CLEAR_MASK
;

243 
tmeg
 |
I2C_InSu
->
I2C_Ack
;

245 
I2Cx
->
CR2
 = 
tmeg
;

246 
	}
}

253 
	$I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
)

257 
I2C_InSu
->
I2C_Timg
 = 0;

259 
I2C_InSu
->
I2C_AlogFr
 = 
I2C_AlogFr_Eb
;

261 
I2C_InSu
->
I2C_DigFr
 = 0;

263 
I2C_InSu
->
I2C_Mode
 = 
I2C_Mode_I2C
;

265 
I2C_InSu
->
I2C_OwnAddss1
 = 0;

267 
I2C_InSu
->
I2C_Ack
 = 
I2C_Ack_Dib
;

269 
I2C_InSu
->
I2C_AcknowdgedAddss
 = 
I2C_AcknowdgedAddss_7b
;

270 
	}
}

279 
	$I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

282 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

283 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

284 i(
NewS
 !
DISABLE
)

287 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

292 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR1_PE
);

294 
	}
}

301 
	$I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
)

304 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

307 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR1_PE
);

311 *(
__IO
 
ut32_t
 *)(ut32_t)
I2Cx
;

314 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

315 
	}
}

333 
	$I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
, 
FuniڮS
 
NewS
)

336 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

337 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

338 
	`as_m
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

340 i(
NewS
 !
DISABLE
)

343 
I2Cx
->
CR1
 |
I2C_IT
;

348 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_IT
);

350 
	}
}

359 
	$I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

362 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

363 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

365 i(
NewS
 !
DISABLE
)

368 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR1_NOSTRETCH
);

373 
I2Cx
->
CR1
 |
I2C_CR1_NOSTRETCH
;

375 
	}
}

385 
	$I2C_StModeCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

388 
	`as_m
(
	`IS_I2C_1_PERIPH
(
I2Cx
));

389 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

391 i(
NewS
 !
DISABLE
)

394 
I2Cx
->
CR1
 |
I2C_CR1_WUPEN
;

399 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR1_WUPEN
);

401 
	}
}

410 
	$I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

413 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

414 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

416 i(
NewS
 !
DISABLE
)

419 
I2Cx
->
OAR2
 |
I2C_OAR2_OA2EN
;

424 
I2Cx
->
OAR2
 &(
ut32_t
)~((ut32_t)
I2C_OAR2_OA2EN
);

426 
	}
}

444 
	$I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Addss
, 
ut8_t
 
Mask
)

446 
ut32_t
 
tmeg
 = 0;

449 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

450 
	`as_m
(
	`IS_I2C_OWN_ADDRESS2
(
Addss
));

451 
	`as_m
(
	`IS_I2C_OWN_ADDRESS2_MASK
(
Mask
));

454 
tmeg
 = 
I2Cx
->
OAR2
;

457 
tmeg
 &(
ut32_t
)~((ut32_t)(
I2C_OAR2_OA2
 | 
I2C_OAR2_OA2MSK
));

460 
tmeg
 |(
ut32_t
)(((ut32_t)
Addss
 & 
I2C_OAR2_OA2
) | \

461 (((
ut32_t
)
Mask
 << 8& 
I2C_OAR2_OA2MSK
)) ;

464 
I2Cx
->
OAR2
 = 
tmeg
;

465 
	}
}

474 
	$I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

477 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

478 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

480 i(
NewS
 !
DISABLE
)

483 
I2Cx
->
CR1
 |
I2C_CR1_GCEN
;

488 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR1_GCEN
);

490 
	}
}

499 
	$I2C_SveByCڌCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

502 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

503 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

505 i(
NewS
 !
DISABLE
)

508 
I2Cx
->
CR1
 |
I2C_CR1_SBC
;

513 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR1_SBC
);

515 
	}
}

524 
	$I2C_SveAddssCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Addss
)

526 
ut32_t
 
tmeg
 = 0;

529 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

530 
	`as_m
(
	`IS_I2C_SLAVE_ADDRESS
(
Addss
));

533 
tmeg
 = 
I2Cx
->
CR2
;

536 
tmeg
 &(
ut32_t
)~((ut32_t)
I2C_CR2_SADD
);

539 
tmeg
 |(
ut32_t
)((ut32_t)
Addss
 & 
I2C_CR2_SADD
);

542 
I2Cx
->
CR2
 = 
tmeg
;

543 
	}
}

553 
	$I2C_10BAddssgModeCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

556 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

557 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

559 i(
NewS
 !
DISABLE
)

562 
I2Cx
->
CR2
 |
I2C_CR2_ADD10
;

567 
I2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
I2C_CR2_ADD10
);

569 
	}
}

618 
	$I2C_AutoEndCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

621 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

622 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

624 i(
NewS
 !
DISABLE
)

627 
I2Cx
->
CR2
 |
I2C_CR2_AUTOEND
;

632 
I2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
I2C_CR2_AUTOEND
);

634 
	}
}

643 
	$I2C_RdCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

646 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

647 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

649 i(
NewS
 !
DISABLE
)

652 
I2Cx
->
CR2
 |
I2C_CR2_RELOAD
;

657 
I2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
I2C_CR2_RELOAD
);

659 
	}
}

667 
	$I2C_NumbOfBysCfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Numb_Bys
)

669 
ut32_t
 
tmeg
 = 0;

672 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

675 
tmeg
 = 
I2Cx
->
CR2
;

678 
tmeg
 &(
ut32_t
)~((ut32_t)
I2C_CR2_NBYTES
);

681 
tmeg
 |(
ut32_t
)(((ut32_t)
Numb_Bys
 << 16 ) & 
I2C_CR2_NBYTES
);

684 
I2Cx
->
CR2
 = 
tmeg
;

685 
	}
}

696 
	$I2C_MaRequeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_Dei
)

699 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

700 
	`as_m
(
	`IS_I2C_DIRECTION
(
I2C_Dei
));

703 i(
I2C_Dei
 =
I2C_Dei_Tnsmr
)

706 
I2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
I2C_CR2_RD_WRN
);

711 
I2Cx
->
CR2
 |
I2C_CR2_RD_WRN
;

713 
	}
}

722 
	$I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

725 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

726 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

728 i(
NewS
 !
DISABLE
)

731 
I2Cx
->
CR2
 |
I2C_CR2_START
;

736 
I2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
I2C_CR2_START
);

738 
	}
}

747 
	$I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

750 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

751 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

753 i(
NewS
 !
DISABLE
)

756 
I2Cx
->
CR2
 |
I2C_CR2_STOP
;

761 
I2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
I2C_CR2_STOP
);

763 
	}
}

774 
	$I2C_10BAddssHdCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

777 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

778 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

780 i(
NewS
 !
DISABLE
)

783 
I2Cx
->
CR2
 |
I2C_CR2_HEAD10R
;

788 
I2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
I2C_CR2_HEAD10R
);

790 
	}
}

799 
	$I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

802 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

803 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

805 i(
NewS
 !
DISABLE
)

808 
I2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
I2C_CR2_NACK
);

813 
I2Cx
->
CR2
 |
I2C_CR2_NACK
;

815 
	}
}

822 
ut8_t
 
	$I2C_GAddssMched
(
I2C_TyDef
* 
I2Cx
)

825 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

828  (
ut8_t
)(((
ut32_t
)
I2Cx
->
ISR
 & 
I2C_ISR_ADDCODE
) >> 16) ;

829 
	}
}

836 
ut16_t
 
	$I2C_GTnsrDei
(
I2C_TyDef
* 
I2Cx
)

838 
ut32_t
 
tmeg
 = 0;

839 
ut16_t
 
dei
 = 0;

842 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

845 
tmeg
 = (
ut32_t
)(
I2Cx
->
ISR
 & 
I2C_ISR_DIR
);

848 i(
tmeg
 == 0)

851 
dei
 = 
I2C_Dei_Tnsmr
;

856 
dei
 = 
I2C_Dei_Reiv
;

858  
dei
;

859 
	}
}

880 
	$I2C_TnsrHdlg
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Addss
, 
ut8_t
 
Numb_Bys
, 
ut32_t
 
RdEndMode
, ut32_
SStMode
)

882 
ut32_t
 
tmeg
 = 0;

885 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

886 
	`as_m
(
	`IS_I2C_SLAVE_ADDRESS
(
Addss
));

887 
	`as_m
(
	`IS_RELOAD_END_MODE
(
RdEndMode
));

888 
	`as_m
(
	`IS_START_STOP_MODE
(
SStMode
));

891 
tmeg
 = 
I2Cx
->
CR2
;

894 
tmeg
 &(
ut32_t
)~((ut32_t)(
I2C_CR2_SADD
 | 
I2C_CR2_NBYTES
 | 
I2C_CR2_RELOAD
 | 
I2C_CR2_AUTOEND
 | 
I2C_CR2_RD_WRN
 | 
I2C_CR2_START
 | 
I2C_CR2_STOP
));

897 
tmeg
 |(
ut32_t
)(((ut32_t)
Addss
 & 
I2C_CR2_SADD
| (((ut32_t)
Numb_Bys
 << 16 ) & 
I2C_CR2_NBYTES
) | \

898 (
ut32_t
)
RdEndMode
 | (ut32_t)
SStMode
);

901 
I2Cx
->
CR2
 = 
tmeg
;

902 
	}
}

951 
	$I2C_SMBusA˹Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

954 
	`as_m
(
	`IS_I2C_1_PERIPH
(
I2Cx
));

955 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

957 i(
NewS
 !
DISABLE
)

960 
I2Cx
->
CR1
 |
I2C_CR1_ALERTEN
;

965 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR1_ALERTEN
);

967 
	}
}

976 
	$I2C_ClockTimeoutCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

979 
	`as_m
(
	`IS_I2C_1_PERIPH
(
I2Cx
));

980 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

982 i(
NewS
 !
DISABLE
)

985 
I2Cx
->
TIMEOUTR
 |
I2C_TIMEOUTR_TIMOUTEN
;

990 
I2Cx
->
TIMEOUTR
 &(
ut32_t
)~((ut32_t)
I2C_TIMEOUTR_TIMOUTEN
);

992 
	}
}

1001 
	$I2C_ExndedClockTimeoutCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

1004 
	`as_m
(
	`IS_I2C_1_PERIPH
(
I2Cx
));

1005 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1007 i(
NewS
 !
DISABLE
)

1010 
I2Cx
->
TIMEOUTR
 |
I2C_TIMEOUTR_TEXTEN
;

1015 
I2Cx
->
TIMEOUTR
 &(
ut32_t
)~((ut32_t)
I2C_TIMEOUTR_TEXTEN
);

1017 
	}
}

1027 
	$I2C_IdClockTimeoutCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

1030 
	`as_m
(
	`IS_I2C_1_PERIPH
(
I2Cx
));

1031 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1033 i(
NewS
 !
DISABLE
)

1036 
I2Cx
->
TIMEOUTR
 |
I2C_TIMEOUTR_TIDLE
;

1041 
I2Cx
->
TIMEOUTR
 &(
ut32_t
)~((ut32_t)
I2C_TIMEOUTR_TIDLE
);

1043 
	}
}

1052 
	$I2C_TimeoutACfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Timeout
)

1054 
ut32_t
 
tmeg
 = 0;

1057 
	`as_m
(
	`IS_I2C_1_PERIPH
(
I2Cx
));

1058 
	`as_m
(
	`IS_I2C_TIMEOUT
(
Timeout
));

1061 
tmeg
 = 
I2Cx
->
TIMEOUTR
;

1064 
tmeg
 &(
ut32_t
)~((ut32_t)
I2C_TIMEOUTR_TIMEOUTA
);

1067 
tmeg
 |(
ut32_t
)((ut32_t)
Timeout
 & 
I2C_TIMEOUTR_TIMEOUTA
) ;

1070 
I2Cx
->
TIMEOUTR
 = 
tmeg
;

1071 
	}
}

1079 
	$I2C_TimeoutBCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Timeout
)

1081 
ut32_t
 
tmeg
 = 0;

1084 
	`as_m
(
	`IS_I2C_1_PERIPH
(
I2Cx
));

1085 
	`as_m
(
	`IS_I2C_TIMEOUT
(
Timeout
));

1088 
tmeg
 = 
I2Cx
->
TIMEOUTR
;

1091 
tmeg
 &(
ut32_t
)~((ut32_t)
I2C_TIMEOUTR_TIMEOUTB
);

1094 
tmeg
 |(
ut32_t
)(((ut32_t)
Timeout
 << 16& 
I2C_TIMEOUTR_TIMEOUTB
) ;

1097 
I2Cx
->
TIMEOUTR
 = 
tmeg
;

1098 
	}
}

1107 
	$I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

1110 
	`as_m
(
	`IS_I2C_1_PERIPH
(
I2Cx
));

1111 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1113 i(
NewS
 !
DISABLE
)

1116 
I2Cx
->
CR1
 |
I2C_CR1_PECEN
;

1121 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR1_PECEN
);

1123 
	}
}

1132 
	$I2C_PECRequeCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

1135 
	`as_m
(
	`IS_I2C_1_PERIPH
(
I2Cx
));

1136 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1138 i(
NewS
 !
DISABLE
)

1141 
I2Cx
->
CR1
 |
I2C_CR2_PECBYTE
;

1146 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR2_PECBYTE
);

1148 
	}
}

1155 
ut8_t
 
	$I2C_GPEC
(
I2C_TyDef
* 
I2Cx
)

1158 
	`as_m
(
	`IS_I2C_1_PERIPH
(
I2Cx
));

1161  (
ut8_t
)((
ut32_t
)
I2Cx
->
PECR
 & 
I2C_PECR_PEC
);

1162 
	}
}

1201 
ut32_t
 
	$I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
)

1203 
__IO
 
ut32_t
 
tmp
 = 0;

1206 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1207 
	`as_m
(
	`IS_I2C_REGISTER
(
I2C_Regi
));

1209 
tmp
 = (
ut32_t
)
I2Cx
;

1210 
tmp
 +
I2C_Regi
;

1213  (*(
__IO
 
ut32_t
 *
tmp
);

1214 
	}
}

1244 
	$I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
)

1247 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1250 
I2Cx
->
TXDR
 = (
ut8_t
)
Da
;

1251 
	}
}

1258 
ut8_t
 
	$I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
)

1261 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1264  (
ut8_t
)
I2Cx
->
RXDR
;

1265 
	}
}

1301 
	$I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_DMAReq
, 
FuniڮS
 
NewS
)

1304 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1305 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1306 
	`as_m
(
	`IS_I2C_DMA_REQ
(
I2C_DMAReq
));

1308 i(
NewS
 !
DISABLE
)

1311 
I2Cx
->
CR1
 |
I2C_DMAReq
;

1316 
I2Cx
->
CR1
 &(
ut32_t
)~
I2C_DMAReq
;

1318 
	}
}

1421 
FgStus
 
	$I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1423 
ut32_t
 
tmeg
 = 0;

1424 
FgStus
 
bus
 = 
RESET
;

1427 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1428 
	`as_m
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

1431 
tmeg
 = 
I2Cx
->
ISR
;

1434 
tmeg
 &
I2C_FLAG
;

1436 if(
tmeg
 != 0)

1439 
bus
 = 
SET
;

1444 
bus
 = 
RESET
;

1446  
bus
;

1447 
	}
}

1465 
	$I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1468 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1469 
	`as_m
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1472 
I2Cx
->
ICR
 = 
I2C_FLAG
;

1473 
	}
}

1495 
ITStus
 
	$I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1497 
ut32_t
 
tmeg
 = 0;

1498 
ITStus
 
bus
 = 
RESET
;

1499 
ut32_t
 
abˡus
 = 0;

1502 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1503 
	`as_m
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1507 i((
ut32_t
)(
I2C_IT
 & 
ERROR_IT_MASK
))

1509 
abˡus
 = (
ut32_t
)((
I2C_CR1_ERRIE
& (
I2Cx
->
CR1
));

1512 i((
ut32_t
)(
I2C_IT
 & 
TC_IT_MASK
))

1514 
abˡus
 = (
ut32_t
)((
I2C_CR1_TCIE
& (
I2Cx
->
CR1
));

1518 
abˡus
 = (
ut32_t
)((
I2C_IT
& (
I2Cx
->
CR1
));

1522 
tmeg
 = 
I2Cx
->
ISR
;

1525 
tmeg
 &
I2C_IT
;

1528 if((
tmeg
 !
RESET
&& 
abˡus
)

1531 
bus
 = 
SET
;

1536 
bus
 = 
RESET
;

1540  
bus
;

1541 
	}
}

1559 
	$I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1562 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1563 
	`as_m
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1566 
I2Cx
->
ICR
 = 
I2C_IT
;

1567 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_iwdg.c

98 
	~"m32f0xx_iwdg.h
"

113 
	#KR_KEY_RELOAD
 ((
ut16_t
)0xAAAA)

	)

114 
	#KR_KEY_ENABLE
 ((
ut16_t
)0xCCCC)

	)

145 
	$IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
)

148 
	`as_m
(
	`IS_IWDG_WRITE_ACCESS
(
IWDG_WreAcss
));

149 
IWDG
->
KR
 = 
IWDG_WreAcss
;

150 
	}
}

165 
	$IWDG_SPsr
(
ut8_t
 
IWDG_Psr
)

168 
	`as_m
(
	`IS_IWDG_PRESCALER
(
IWDG_Psr
));

169 
IWDG
->
PR
 = 
IWDG_Psr
;

170 
	}
}

178 
	$IWDG_SRd
(
ut16_t
 
Rd
)

181 
	`as_m
(
	`IS_IWDG_RELOAD
(
Rd
));

182 
IWDG
->
RLR
 = 
Rd
;

183 
	}
}

191 
	$IWDG_RdCou
()

193 
IWDG
->
KR
 = 
KR_KEY_RELOAD
;

194 
	}
}

202 
	$IWDG_SWdowVue
(
ut16_t
 
WdowVue
)

205 
	`as_m
(
	`IS_IWDG_WINDOW_VALUE
(
WdowVue
));

206 
IWDG
->
WINR
 = 
WdowVue
;

207 
	}
}

230 
	$IWDG_Eb
()

232 
IWDG
->
KR
 = 
KR_KEY_ENABLE
;

233 
	}
}

260 
FgStus
 
	$IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
)

262 
FgStus
 
bus
 = 
RESET
;

264 
	`as_m
(
	`IS_IWDG_FLAG
(
IWDG_FLAG
));

265 i((
IWDG
->
SR
 & 
IWDG_FLAG
!(
ut32_t
)
RESET
)

267 
bus
 = 
SET
;

271 
bus
 = 
RESET
;

274  
bus
;

275 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_misc.c

30 
	~"m32f0xx_misc.h
"

77 
	$NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
)

79 
ut32_t
 
tmriܙy
 = 0x00;

82 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NVIC_InSu
->
NVIC_IRQChlCmd
));

83 
	`as_m
(
	`IS_NVIC_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlPriܙy
));

85 i(
NVIC_InSu
->
NVIC_IRQChlCmd
 !
DISABLE
)

88 
tmriܙy
 = 
NVIC
->
IP
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x02];

89 
tmriܙy
 &(
ut32_t
)(~(((ut32_t)0xFF<< ((
NVIC_InSu
->
NVIC_IRQChl
 & 0x03) * 8)));

90 
tmriܙy
 |(
ut32_t
)((((ut32_t)
NVIC_InSu
->
NVIC_IRQChlPriܙy
 << 6& 0xFF<< ((NVIC_InSu->
NVIC_IRQChl
 & 0x03) * 8));

92 
NVIC
->
IP
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x02] = 
tmriܙy
;

95 
NVIC
->
ISER
[0] = (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

100 
NVIC
->
ICER
[0] = (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

102 
	}
}

115 
	$NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
)

118 
	`as_m
(
	`IS_NVIC_LP
(
LowPowMode
));

120 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

122 i(
NewS
 !
DISABLE
)

124 
SCB
->
SCR
 |
LowPowMode
;

128 
SCB
->
SCR
 &(
ut32_t
)(~(ut32_t)
LowPowMode
);

130 
	}
}

140 
	$SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
)

143 
	`as_m
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSour
));

145 i(
SysTick_CLKSour
 =
SysTick_CLKSour_HCLK
)

147 
SysTick
->
CTRL
 |
SysTick_CLKSour_HCLK
;

151 
SysTick
->
CTRL
 &
SysTick_CLKSour_HCLK_Div8
;

153 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_pwr.c

36 
	~"m32f0xx_pwr.h
"

37 
	~"m32f0xx_rcc.h
"

54 
	#CR_DS_MASK
 ((
ut32_t
)0xFFFFFFFC)

	)

55 
	#CR_PLS_MASK
 ((
ut32_t
)0xFFFFFF1F)

	)

87 
	$PWR_DeIn
()

89 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
ENABLE
);

90 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
DISABLE
);

91 
	}
}

101 
	$PWR_BackupAcssCmd
(
FuniڮS
 
NewS
)

104 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

106 i(
NewS
 !
DISABLE
)

109 
PWR
->
CR
 |
PWR_CR_DBP
;

114 
PWR
->
CR
 &(
ut32_t
)~((ut32_t)
PWR_CR_DBP
);

116 
	}
}

159 
	$PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
)

161 
ut32_t
 
tmeg
 = 0;

164 
	`as_m
(
	`IS_PWR_PVD_LEVEL
(
PWR_PVDLev
));

166 
tmeg
 = 
PWR
->
CR
;

169 
tmeg
 &
CR_PLS_MASK
;

172 
tmeg
 |
PWR_PVDLev
;

175 
PWR
->
CR
 = 
tmeg
;

176 
	}
}

185 
	$PWR_PVDCmd
(
FuniڮS
 
NewS
)

188 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

190 i(
NewS
 !
DISABLE
)

193 
PWR
->
CR
 |
PWR_CR_PVDE
;

198 
PWR
->
CR
 &(
ut32_t
)~((ut32_t)
PWR_CR_PVDE
);

200 
	}
}

241 
	$PWR_WakeUpPCmd
(
ut32_t
 
PWR_WakeUpP
, 
FuniڮS
 
NewS
)

244 
	`as_m
(
	`IS_PWR_WAKEUP_PIN
(
PWR_WakeUpP
));

245 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

247 i(
NewS
 !
DISABLE
)

250 
PWR
->
CSR
 |
PWR_WakeUpP
;

255 
PWR
->
CSR
 &~
PWR_WakeUpP
;

257 
	}
}

374 
	$PWR_ES˕Mode
(
ut8_t
 
PWR_SLEEPEry
)

377 
	`as_m
(
	`IS_PWR_SLEEP_ENTRY
(
PWR_SLEEPEry
));

380 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP_Msk
);

383 if(
PWR_SLEEPEry
 =
PWR_SLEEPEry_WFI
)

386 
	`__WFI
();

391 
	`__WFE
();

393 
	}
}

415 
	$PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
)

417 
ut32_t
 
tmeg
 = 0;

420 
	`as_m
(
	`IS_PWR_REGULATOR
(
PWR_Regut
));

421 
	`as_m
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPEry
));

424 
tmeg
 = 
PWR
->
CR
;

426 
tmeg
 &
CR_DS_MASK
;

429 
tmeg
 |
PWR_Regut
;

432 
PWR
->
CR
 = 
tmeg
;

435 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

438 if(
PWR_STOPEry
 =
PWR_STOPEry_WFI
)

441 
	`__WFI
();

443 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP_Msk
);

445 i(
PWR_STOPEry
 =
PWR_STOPEry_WFE
)

448 
	`__WFE
();

450 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP_Msk
);

455 
SCB
->
SCR
 |
SCB_SCR_SLEEPONEXIT_Msk
;

457 
	}
}

469 
	$PWR_ESTANDBYMode
()

472 
PWR
->
CR
 |
PWR_CR_CWUF
;

475 
PWR
->
CR
 |
PWR_CR_PDDS
;

478 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

481 
	`__WFI
();

482 
	}
}

516 
FgStus
 
	$PWR_GFgStus
(
ut32_t
 
PWR_FLAG
)

518 
FgStus
 
bus
 = 
RESET
;

520 
	`as_m
(
	`IS_PWR_GET_FLAG
(
PWR_FLAG
));

522 i((
PWR
->
CSR
 & 
PWR_FLAG
!(
ut32_t
)
RESET
)

524 
bus
 = 
SET
;

528 
bus
 = 
RESET
;

531  
bus
;

532 
	}
}

542 
	$PWR_CˬFg
(
ut32_t
 
PWR_FLAG
)

545 
	`as_m
(
	`IS_PWR_CLEAR_FLAG
(
PWR_FLAG
));

547 
PWR
->
CR
 |
PWR_FLAG
 << 2;

548 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_rcc.c

58 
	~"m32f0xx_rcc.h
"

74 
	#FLAG_MASK
 ((
ut8_t
)0x1F)

	)

77 
	#CR_BYTE2_ADDRESS
 ((
ut32_t
)0x40021002)

	)

80 
	#CFGR_BYTE3_ADDRESS
 ((
ut32_t
)0x40021007)

	)

83 
	#CIR_BYTE1_ADDRESS
 ((
ut32_t
)0x40021009)

	)

86 
	#CIR_BYTE2_ADDRESS
 ((
ut32_t
)0x4002100A)

	)

90 
__I
 
ut8_t
 
	gAPBAHBPscTab
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

146 
	$RCC_DeIn
()

149 
RCC
->
CR
 |(
ut32_t
)0x00000001;

151 #i
	`defed
 (
STM32F051
)

153 
RCC
->
CFGR
 &(
ut32_t
)0xF8FFB80C;

156 
RCC
->
CFGR
 &(
ut32_t
)0x08FFB80C;

160 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

163 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

166 
RCC
->
CFGR
 &(
ut32_t
)0xFFC0FFFF;

169 
RCC
->
CFGR2
 &(
ut32_t
)0xFFFFFFF0;

172 
RCC
->
CFGR3
 &(
ut32_t
)0xFFFFFEAC;

175 
RCC
->
CR2
 &(
ut32_t
)0xFFFFFFFE;

178 
RCC
->
CIR
 = 0x00000000;

179 
	}
}

201 
	$RCC_HSECfig
(
ut8_t
 
RCC_HSE
)

204 
	`as_m
(
	`IS_RCC_HSE
(
RCC_HSE
));

207 *(
__IO
 
ut8_t
 *
CR_BYTE2_ADDRESS
 = 
RCC_HSE_OFF
;

210 *(
__IO
 
ut8_t
 *
CR_BYTE2_ADDRESS
 = 
RCC_HSE
;

212 
	}
}

227 
EStus
 
	$RCC_WaFHSESUp
()

229 
__IO
 
ut32_t
 
SUpCou
 = 0;

230 
EStus
 
us
 = 
ERROR
;

231 
FgStus
 
HSEStus
 = 
RESET
;

236 
HSEStus
 = 
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
);

237 
SUpCou
++;

238 } (
SUpCou
 !
HSE_STARTUP_TIMEOUT
&& (
HSEStus
 =
RESET
));

240 i(
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
!
RESET
)

242 
us
 = 
SUCCESS
;

246 
us
 = 
ERROR
;

248  (
us
);

249 
	}
}

261 
	$RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
)

263 
ut32_t
 
tmeg
 = 0;

266 
	`as_m
(
	`IS_RCC_HSI_CALIBRATION_VALUE
(
HSICibtiVue
));

268 
tmeg
 = 
RCC
->
CR
;

271 
tmeg
 &~
RCC_CR_HSITRIM
;

274 
tmeg
 |(
ut32_t
)
HSICibtiVue
 << 3;

277 
RCC
->
CR
 = 
tmeg
;

278 
	}
}

295 
	$RCC_HSICmd
(
FuniڮS
 
NewS
)

298 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

300 i(
NewS
 !
DISABLE
)

302 
RCC
->
CR
 |
RCC_CR_HSION
;

306 
RCC
->
CR
 &~
RCC_CR_HSION
;

308 
	}
}

321 
	$RCC_AdjuHSI14CibtiVue
(
ut8_t
 
HSI14CibtiVue
)

323 
ut32_t
 
tmeg
 = 0;

326 
	`as_m
(
	`IS_RCC_HSI14_CALIBRATION_VALUE
(
HSI14CibtiVue
));

328 
tmeg
 = 
RCC
->
CR2
;

331 
tmeg
 &~
RCC_CR2_HSI14TRIM
;

334 
tmeg
 |(
ut32_t
)
HSI14CibtiVue
 << 3;

337 
RCC
->
CR2
 = 
tmeg
;

338 
	}
}

352 
	$RCC_HSI14Cmd
(
FuniڮS
 
NewS
)

355 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

357 i(
NewS
 !
DISABLE
)

359 
RCC
->
CR2
 |
RCC_CR2_HSI14ON
;

363 
RCC
->
CR2
 &~
RCC_CR2_HSI14ON
;

365 
	}
}

373 
	$RCC_HSI14ADCRequeCmd
(
FuniڮS
 
NewS
)

376 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

378 i(
NewS
 !
DISABLE
)

380 
RCC
->
CR2
 &~
RCC_CR2_HSI14DIS
;

384 
RCC
->
CR2
 |
RCC_CR2_HSI14DIS
;

386 
	}
}

405 
	$RCC_LSECfig
(
ut32_t
 
RCC_LSE
)

408 
	`as_m
(
	`IS_RCC_LSE
(
RCC_LSE
));

412 
RCC
->
BDCR
 &~(
RCC_BDCR_LSEON
);

415 
RCC
->
BDCR
 &~(
RCC_BDCR_LSEBYP
);

418 
RCC
->
BDCR
 |
RCC_LSE
;

419 
	}
}

431 
	$RCC_LSEDriveCfig
(
ut32_t
 
RCC_LSEDrive
)

434 
	`as_m
(
	`IS_RCC_LSE_DRIVE
(
RCC_LSEDrive
));

437 
RCC
->
BDCR
 &~(
RCC_BDCR_LSEDRV
);

440 
RCC
->
BDCR
 |
RCC_LSEDrive
;

441 
	}
}

455 
	$RCC_LSICmd
(
FuniڮS
 
NewS
)

458 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

460 i(
NewS
 !
DISABLE
)

462 
RCC
->
CSR
 |
RCC_CSR_LSION
;

466 
RCC
->
CSR
 &~
RCC_CSR_LSION
;

468 
	}
}

488 
	$RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
RCC_PLLMul
)

491 
	`as_m
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour
));

492 
	`as_m
(
	`IS_RCC_PLL_MUL
(
RCC_PLLMul
));

495 
RCC
->
CFGR
 &~(
RCC_CFGR_PLLMULL
 | 
RCC_CFGR_PLLSRC
);

498 
RCC
->
CFGR
 |(
ut32_t
)(
RCC_PLLSour
 | 
RCC_PLLMul
);

499 
	}
}

512 
	$RCC_PLLCmd
(
FuniڮS
 
NewS
)

515 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

517 i(
NewS
 !
DISABLE
)

519 
RCC
->
CR
 |
RCC_CR_PLLON
;

523 
RCC
->
CR
 &~
RCC_CR_PLLON
;

525 
	}
}

538 
	$RCC_HSI48Cmd
(
FuniڮS
 
NewS
)

541 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

543 i(
NewS
 !
DISABLE
)

545 
RCC
->
CR2
 |
RCC_CR2_HSI48ON
;

549 
RCC
->
CR2
 &~
RCC_CR2_HSI48ON
;

551 
	}
}

560 
	$RCC_PREDIV1Cfig
(
ut32_t
 
RCC_PREDIV1_Div
)

562 
ut32_t
 
tmeg
 = 0;

565 
	`as_m
(
	`IS_RCC_PREDIV1
(
RCC_PREDIV1_Div
));

567 
tmeg
 = 
RCC
->
CFGR2
;

569 
tmeg
 &~(
RCC_CFGR2_PREDIV1
);

571 
tmeg
 |
RCC_PREDIV1_Div
;

573 
RCC
->
CFGR2
 = 
tmeg
;

574 
	}
}

587 
	$RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
)

590 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

592 i(
NewS
 !
DISABLE
)

594 
RCC
->
CR
 |
RCC_CR_CSSON
;

598 
RCC
->
CR
 &~
RCC_CR_CSSON
;

600 
	}
}

602 #ifde
STM32F051


618 
	$RCC_MCOCfig
(
ut8_t
 
RCC_MCOSour
)

621 
	`as_m
(
	`IS_RCC_MCO_SOURCE
(
RCC_MCOSour
));

624 *(
__IO
 
ut8_t
 *
CFGR_BYTE3_ADDRESS
 = 
RCC_MCOSour
;

625 
	}
}

656 
	$RCC_MCOCfig
(
ut8_t
 
RCC_MCOSour
, 
ut32_t
 
RCC_MCOPsr
)

658 
ut32_t
 
tmeg
 = 0;

661 
	`as_m
(
	`IS_RCC_MCO_SOURCE
(
RCC_MCOSour
));

662 
	`as_m
(
	`IS_RCC_MCO_PRESCALER
(
RCC_MCOPsr
));

665 
tmeg
 = 
RCC
->
CFGR
;

667 
tmeg
 &~(
RCC_CFGR_MCO_PRE
 | 
RCC_CFGR_MCO
 | 
RCC_CFGR_PLLNODIV
);

669 
tmeg
 |(
RCC_MCOPsr
 | ((
ut32_t
)
RCC_MCOSour
<<24));

671 
RCC
->
CFGR
 = 
tmeg
;

672 
	}
}

772 
	$RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
)

774 
ut32_t
 
tmeg
 = 0;

777 
	`as_m
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSour
));

779 
tmeg
 = 
RCC
->
CFGR
;

782 
tmeg
 &~
RCC_CFGR_SW
;

785 
tmeg
 |
RCC_SYSCLKSour
;

788 
RCC
->
CFGR
 = 
tmeg
;

789 
	}
}

801 
ut8_t
 
	$RCC_GSYSCLKSour
()

803  ((
ut8_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SWS
));

804 
	}
}

822 
	$RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
)

824 
ut32_t
 
tmeg
 = 0;

827 
	`as_m
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

829 
tmeg
 = 
RCC
->
CFGR
;

832 
tmeg
 &~
RCC_CFGR_HPRE
;

835 
tmeg
 |
RCC_SYSCLK
;

838 
RCC
->
CFGR
 = 
tmeg
;

839 
	}
}

853 
	$RCC_PCLKCfig
(
ut32_t
 
RCC_HCLK
)

855 
ut32_t
 
tmeg
 = 0;

858 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

860 
tmeg
 = 
RCC
->
CFGR
;

863 
tmeg
 &~
RCC_CFGR_PPRE
;

866 
tmeg
 |
RCC_HCLK
;

869 
RCC
->
CFGR
 = 
tmeg
;

870 
	}
}

884 
	$RCC_ADCCLKCfig
(
ut32_t
 
RCC_ADCCLK
)

887 
	`as_m
(
	`IS_RCC_ADCCLK
(
RCC_ADCCLK
));

890 
RCC
->
CFGR
 &~
RCC_CFGR_ADCPRE
;

892 
RCC
->
CFGR
 |
RCC_ADCCLK
 & 0xFFFF;

895 
RCC
->
CFGR3
 &~
RCC_CFGR3_ADCSW
;

897 
RCC
->
CFGR3
 |
RCC_ADCCLK
 >> 16;

898 
	}
}

909 
	$RCC_CECCLKCfig
(
ut32_t
 
RCC_CECCLK
)

912 
	`as_m
(
	`IS_RCC_CECCLK
(
RCC_CECCLK
));

915 
RCC
->
CFGR3
 &~
RCC_CFGR3_CECSW
;

917 
RCC
->
CFGR3
 |
RCC_CECCLK
;

918 
	}
}

929 
	$RCC_I2CCLKCfig
(
ut32_t
 
RCC_I2CCLK
)

932 
	`as_m
(
	`IS_RCC_I2CCLK
(
RCC_I2CCLK
));

935 
RCC
->
CFGR3
 &~
RCC_CFGR3_I2C1SW
;

937 
RCC
->
CFGR3
 |
RCC_I2CCLK
;

938 
	}
}

955 
	$RCC_USARTCLKCfig
(
ut32_t
 
RCC_USARTCLK
)

957 
ut32_t
 
tmp
 = 0;

960 
	`as_m
(
	`IS_RCC_USARTCLK
(
RCC_USARTCLK
));

963 
tmp
 = (
RCC_USARTCLK
 >> 28);

966 i(
tmp
 =(
ut32_t
)0x00000001)

969 
RCC
->
CFGR3
 &~
RCC_CFGR3_USART1SW
;

974 
RCC
->
CFGR3
 &~
RCC_CFGR3_USART2SW
;

978 
RCC
->
CFGR3
 |
RCC_USARTCLK
;

979 
	}
}

991 
	$RCC_USBCLKCfig
(
ut32_t
 
RCC_USBCLK
)

994 
	`as_m
(
	`IS_RCC_USBCLK
(
RCC_USBCLK
));

997 
RCC
->
CFGR3
 &~
RCC_CFGR3_USBSW
;

999 
RCC
->
CFGR3
 |
RCC_USBCLK
;

1000 
	}
}

1044 
	$RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
)

1046 
ut32_t
 
tmp
 = 0, 
lmu
 = 0, 
lsour
 = 0, 
ediv1
 = 0, 
esc
 = 0, 
lk
 = 0;

1049 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

1051 
tmp
)

1054 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

1057 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSE_VALUE
;

1061 
lmu
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMULL
;

1062 
lsour
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
;

1063 
lmu
 = (llmull >> 18) + 2;

1065 i(
lsour
 == 0x00)

1068 
lk
 = (
HSI_VALUE
 >> 1* 
lmu
;

1072 
ediv1
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1;

1074 
lk
 = (
HSE_VALUE
 / 
ediv1
* 
lmu
;

1076 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
lk
;

1079 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI48_VALUE
;

1082 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

1087 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
;

1088 
tmp
 =mp >> 4;

1089 
esc
 = 
APBAHBPscTab
[
tmp
];

1091 
RCC_Clocks
->
HCLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
 >> 
esc
;

1094 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE
;

1095 
tmp
 =mp >> 8;

1096 
esc
 = 
APBAHBPscTab
[
tmp
];

1098 
RCC_Clocks
->
PCLK_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

1101 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_ADCSW
) != RCC_CFGR3_ADCSW)

1104 
RCC_Clocks
->
ADCCLK_Fqucy
 = 
HSI14_VALUE
;

1108 if((
RCC
->
CFGR
 & 
RCC_CFGR_ADCPRE
) != RCC_CFGR_ADCPRE)

1111 
RCC_Clocks
->
ADCCLK_Fqucy
 = RCC_Clocks->
PCLK_Fqucy
 >> 1;

1116 
RCC_Clocks
->
ADCCLK_Fqucy
 = RCC_Clocks->
PCLK_Fqucy
 >> 2;

1122 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_CECSW
) != RCC_CFGR3_CECSW)

1125 
RCC_Clocks
->
CECCLK_Fqucy
 = 
HSI_VALUE
 / 244;

1130 
RCC_Clocks
->
CECCLK_Fqucy
 = 
LSE_VALUE
;

1134 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_I2C1SW
) != RCC_CFGR3_I2C1SW)

1137 
RCC_Clocks
->
I2C1CLK_Fqucy
 = 
HSI_VALUE
;

1142 
RCC_Clocks
->
I2C1CLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
;

1146 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART1SW
) == 0x0)

1149 
RCC_Clocks
->
USART1CLK_Fqucy
 = RCC_Clocks->
PCLK_Fqucy
;

1151 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART1SW
=
RCC_CFGR3_USART1SW_0
)

1154 
RCC_Clocks
->
USART1CLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
;

1156 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART1SW
=
RCC_CFGR3_USART1SW_1
)

1159 
RCC_Clocks
->
USART1CLK_Fqucy
 = 
LSE_VALUE
;

1161 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART1SW
) == RCC_CFGR3_USART1SW)

1164 
RCC_Clocks
->
USART1CLK_Fqucy
 = 
HSI_VALUE
;

1168 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART2SW
) == 0x0)

1171 
RCC_Clocks
->
USART2CLK_Fqucy
 = RCC_Clocks->
PCLK_Fqucy
;

1173 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART2SW
=
RCC_CFGR3_USART2SW_0
)

1176 
RCC_Clocks
->
USART2CLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
;

1178 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART2SW
=
RCC_CFGR3_USART2SW_1
)

1181 
RCC_Clocks
->
USART2CLK_Fqucy
 = 
LSE_VALUE
;

1183 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART2SW
) == RCC_CFGR3_USART2SW)

1186 
RCC_Clocks
->
USART2CLK_Fqucy
 = 
HSI_VALUE
;

1190 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USBSW
) != RCC_CFGR3_USBSW)

1193 
RCC_Clocks
->
USBCLK_Fqucy
 = 
HSI48_VALUE
;

1198 
RCC_Clocks
->
USBCLK_Fqucy
 = 
lk
;

1200 
	}
}

1254 
	$RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
)

1257 
	`as_m
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSour
));

1260 
RCC
->
BDCR
 |
RCC_RTCCLKSour
;

1261 
	}
}

1271 
	$RCC_RTCCLKCmd
(
FuniڮS
 
NewS
)

1274 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1276 i(
NewS
 !
DISABLE
)

1278 
RCC
->
BDCR
 |
RCC_BDCR_RTCEN
;

1282 
RCC
->
BDCR
 &~
RCC_BDCR_RTCEN
;

1284 
	}
}

1294 
	$RCC_BackupRetCmd
(
FuniڮS
 
NewS
)

1297 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1299 i(
NewS
 !
DISABLE
)

1301 
RCC
->
BDCR
 |
RCC_BDCR_BDRST
;

1305 
RCC
->
BDCR
 &~
RCC_BDCR_BDRST
;

1307 
	}
}

1331 
	$RCC_AHBPhClockCmd
(
ut32_t
 
RCC_AHBPh
, 
FuniڮS
 
NewS
)

1334 
	`as_m
(
	`IS_RCC_AHB_PERIPH
(
RCC_AHBPh
));

1335 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1337 i(
NewS
 !
DISABLE
)

1339 
RCC
->
AHBENR
 |
RCC_AHBPh
;

1343 
RCC
->
AHBENR
 &~
RCC_AHBPh
;

1345 
	}
}

1367 
	$RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

1370 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

1371 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1373 i(
NewS
 !
DISABLE
)

1375 
RCC
->
APB2ENR
 |
RCC_APB2Ph
;

1379 
RCC
->
APB2ENR
 &~
RCC_APB2Ph
;

1381 
	}
}

1412 
	$RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

1415 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

1416 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1418 i(
NewS
 !
DISABLE
)

1420 
RCC
->
APB1ENR
 |
RCC_APB1Ph
;

1424 
RCC
->
APB1ENR
 &~
RCC_APB1Ph
;

1426 
	}
}

1443 
	$RCC_AHBPhRetCmd
(
ut32_t
 
RCC_AHBPh
, 
FuniڮS
 
NewS
)

1446 
	`as_m
(
	`IS_RCC_AHB_RST_PERIPH
(
RCC_AHBPh
));

1447 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1449 i(
NewS
 !
DISABLE
)

1451 
RCC
->
AHBRSTR
 |
RCC_AHBPh
;

1455 
RCC
->
AHBRSTR
 &~
RCC_AHBPh
;

1457 
	}
}

1476 
	$RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

1479 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

1480 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1482 i(
NewS
 !
DISABLE
)

1484 
RCC
->
APB2RSTR
 |
RCC_APB2Ph
;

1488 
RCC
->
APB2RSTR
 &~
RCC_APB2Ph
;

1490 
	}
}

1518 
	$RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

1521 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

1522 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1524 i(
NewS
 !
DISABLE
)

1526 
RCC
->
APB1RSTR
 |
RCC_APB1Ph
;

1530 
RCC
->
APB1RSTR
 &~
RCC_APB1Ph
;

1532 
	}
}

1570 
	$RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
)

1573 
	`as_m
(
	`IS_RCC_IT
(
RCC_IT
));

1574 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1576 i(
NewS
 !
DISABLE
)

1579 *(
__IO
 
ut8_t
 *
CIR_BYTE1_ADDRESS
 |
RCC_IT
;

1584 *(
__IO
 
ut8_t
 *
CIR_BYTE1_ADDRESS
 &(ut8_t)~
RCC_IT
;

1586 
	}
}

1609 
FgStus
 
	$RCC_GFgStus
(
ut8_t
 
RCC_FLAG
)

1611 
ut32_t
 
tmp
 = 0;

1612 
ut32_t
 
ueg
 = 0;

1613 
FgStus
 
bus
 = 
RESET
;

1616 
	`as_m
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

1619 
tmp
 = 
RCC_FLAG
 >> 5;

1621 i(
tmp
 == 0)

1623 
ueg
 = 
RCC
->
CR
;

1625 i(
tmp
 == 1)

1627 
ueg
 = 
RCC
->
BDCR
;

1629 i(
tmp
 == 2)

1631 
ueg
 = 
RCC
->
CSR
;

1635 
ueg
 = 
RCC
->
CR2
;

1639 
tmp
 = 
RCC_FLAG
 & 
FLAG_MASK
;

1641 i((
ueg
 & ((
ut32_t
)1 << 
tmp
)!(ut32_t)
RESET
)

1643 
bus
 = 
SET
;

1647 
bus
 = 
RESET
;

1650  
bus
;

1651 
	}
}

1661 
	$RCC_CˬFg
()

1664 
RCC
->
CSR
 |
RCC_CSR_RMVF
;

1665 
	}
}

1681 
ITStus
 
	$RCC_GITStus
(
ut8_t
 
RCC_IT
)

1683 
ITStus
 
bus
 = 
RESET
;

1686 
	`as_m
(
	`IS_RCC_GET_IT
(
RCC_IT
));

1689 i((
RCC
->
CIR
 & 
RCC_IT
!(
ut32_t
)
RESET
)

1691 
bus
 = 
SET
;

1695 
bus
 = 
RESET
;

1698  
bus
;

1699 
	}
}

1715 
	$RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
)

1718 
	`as_m
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

1722 *(
__IO
 
ut8_t
 *
CIR_BYTE2_ADDRESS
 = 
RCC_IT
;

1723 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_rtc.c

234 
	~"m32f0xx_c.h
"

249 
	#RTC_TR_RESERVED_MASK
 ((
ut32_t
)0x007F7F7F)

	)

250 
	#RTC_DR_RESERVED_MASK
 ((
ut32_t
)0x00FFFF3F)

	)

251 
	#RTC_INIT_MASK
 ((
ut32_t
)0xFFFFFFFF)

	)

252 
	#RTC_RSF_MASK
 ((
ut32_t
)0xFFFFFF5F)

	)

253 
	#RTC_FLAGS_MASK
 ((
ut32_t
)(
RTC_FLAG_TSOVF
 | 
RTC_FLAG_TSF
 | 
RTC_FLAG_ALRAF
 | \

254 
RTC_FLAG_RSF
 | 
RTC_FLAG_INITS
 |
RTC_FLAG_INITF
 | \

255 
RTC_FLAG_TAMP1F
 | 
RTC_FLAG_TAMP2F
 | 
RTC_FLAG_RECALPF
 | \

256 
RTC_FLAG_SHPF
))

	)

258 
	#INITMODE_TIMEOUT
 ((
ut32_t
0x00004000)

	)

259 
	#SYNCHRO_TIMEOUT
 ((
ut32_t
0x00008000)

	)

260 
	#RECALPF_TIMEOUT
 ((
ut32_t
0x00001000)

	)

261 
	#SHPF_TIMEOUT
 ((
ut32_t
0x00001000)

	)

266 
ut8_t
 
RTC_ByToBcd2
(ut8_
Vue
);

267 
ut8_t
 
RTC_Bcd2ToBy
(ut8_
Vue
);

320 
EStus
 
	$RTC_DeIn
()

322 
EStus
 
us
 = 
ERROR
;

325 
RTC
->
WPR
 = 0xCA;

326 
RTC
->
WPR
 = 0x53;

329 i(
	`RTC_EInMode
(=
ERROR
)

331 
us
 = 
ERROR
;

336 
RTC
->
TR
 = (
ut32_t
)0x00000000;

337 
RTC
->
WUTR
 = (
ut32_t
)0x0000FFFF;

338 
RTC
->
DR
 = (
ut32_t
)0x00002101;

339 
RTC
->
CR
 &(
ut32_t
)0x00000000;

340 
RTC
->
PRER
 = (
ut32_t
)0x007F00FF;

341 
RTC
->
ALRMAR
 = (
ut32_t
)0x00000000;

342 
RTC
->
SHIFTR
 = (
ut32_t
)0x00000000;

343 
RTC
->
CALR
 = (
ut32_t
)0x00000000;

344 
RTC
->
ALRMASSR
 = (
ut32_t
)0x00000000;

347 
RTC
->
ISR
 = (
ut32_t
)0x00000000;

350 
RTC
->
TAFCR
 = 0x00000000;

353 i(
	`RTC_WaFSynchro
(=
ERROR
)

355 
us
 = 
ERROR
;

359 
us
 = 
SUCCESS
;

365 
RTC
->
WPR
 = 0xFF;

367  
us
;

368 
	}
}

381 
EStus
 
	$RTC_In
(
RTC_InTyDef
* 
RTC_InSu
)

383 
EStus
 
us
 = 
ERROR
;

386 
	`as_m
(
	`IS_RTC_HOUR_FORMAT
(
RTC_InSu
->
RTC_HourFm
));

387 
	`as_m
(
	`IS_RTC_ASYNCH_PREDIV
(
RTC_InSu
->
RTC_AsynchPdiv
));

388 
	`as_m
(
	`IS_RTC_SYNCH_PREDIV
(
RTC_InSu
->
RTC_SynchPdiv
));

391 
RTC
->
WPR
 = 0xCA;

392 
RTC
->
WPR
 = 0x53;

395 i(
	`RTC_EInMode
(=
ERROR
)

397 
us
 = 
ERROR
;

402 
RTC
->
CR
 &((
ut32_t
)~(
RTC_CR_FMT
));

404 
RTC
->
CR
 |((
ut32_t
)(
RTC_InSu
->
RTC_HourFm
));

407 
RTC
->
PRER
 = (
ut32_t
)(
RTC_InSu
->
RTC_SynchPdiv
);

408 
RTC
->
PRER
 |(
ut32_t
)(
RTC_InSu
->
RTC_AsynchPdiv
 << 16);

411 
	`RTC_ExInMode
();

413 
us
 = 
SUCCESS
;

416 
RTC
->
WPR
 = 0xFF;

418  
us
;

419 
	}
}

427 
	$RTC_SuIn
(
RTC_InTyDef
* 
RTC_InSu
)

430 
RTC_InSu
->
RTC_HourFm
 = 
RTC_HourFm_24
;

433 
RTC_InSu
->
RTC_AsynchPdiv
 = (
ut32_t
)0x7F;

436 
RTC_InSu
->
RTC_SynchPdiv
 = (
ut32_t
)0xFF;

437 
	}
}

449 
	$RTC_WrePreiCmd
(
FuniڮS
 
NewS
)

452 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

454 i(
NewS
 !
DISABLE
)

457 
RTC
->
WPR
 = 0xFF;

462 
RTC
->
WPR
 = 0xCA;

463 
RTC
->
WPR
 = 0x53;

465 
	}
}

476 
EStus
 
	$RTC_EInMode
()

478 
__IO
 
ut32_t
 
cou
 = 0x00;

479 
EStus
 
us
 = 
ERROR
;

480 
ut32_t
 
us
 = 0x00;

483 i((
RTC
->
ISR
 & 
RTC_ISR_INITF
=(
ut32_t
)
RESET
)

486 
RTC
->
ISR
 = (
ut32_t
)
RTC_INIT_MASK
;

491 
us
 = 
RTC
->
ISR
 & 
RTC_ISR_INITF
;

492 
cou
++;

493 } (
cou
 !
INITMODE_TIMEOUT
&& (
us
 == 0x00));

495 i((
RTC
->
ISR
 & 
RTC_ISR_INITF
!
RESET
)

497 
us
 = 
SUCCESS
;

501 
us
 = 
ERROR
;

506 
us
 = 
SUCCESS
;

509  (
us
);

510 
	}
}

521 
	$RTC_ExInMode
()

524 
RTC
->
ISR
 &(
ut32_t
)~
RTC_ISR_INIT
;

525 
	}
}

543 
EStus
 
	$RTC_WaFSynchro
()

545 
__IO
 
ut32_t
 
synchrocou
 = 0;

546 
EStus
 
us
 = 
ERROR
;

547 
ut32_t
 
synchrous
 = 0x00;

549 i((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
!
RESET
)

552 
us
 = 
SUCCESS
;

557 
RTC
->
WPR
 = 0xCA;

558 
RTC
->
WPR
 = 0x53;

561 
RTC
->
ISR
 &(
ut32_t
)
RTC_RSF_MASK
;

566 
synchrous
 = 
RTC
->
ISR
 & 
RTC_ISR_RSF
;

567 
synchrocou
++;

568 } (
synchrocou
 !
SYNCHRO_TIMEOUT
&& (
synchrous
 == 0x00));

570 i((
RTC
->
ISR
 & 
RTC_ISR_RSF
!
RESET
)

572 
us
 = 
SUCCESS
;

576 
us
 = 
ERROR
;

580 
RTC
->
WPR
 = 0xFF;

583  (
us
);

584 
	}
}

594 
EStus
 
	$RTC_RefClockCmd
(
FuniڮS
 
NewS
)

596 
EStus
 
us
 = 
ERROR
;

599 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

602 
RTC
->
WPR
 = 0xCA;

603 
RTC
->
WPR
 = 0x53;

606 i(
	`RTC_EInMode
(=
ERROR
)

608 
us
 = 
ERROR
;

612 i(
NewS
 !
DISABLE
)

615 
RTC
->
CR
 |
RTC_CR_REFCKON
;

620 
RTC
->
CR
 &~
RTC_CR_REFCKON
;

623 
	`RTC_ExInMode
();

625 
us
 = 
SUCCESS
;

629 
RTC
->
WPR
 = 0xFF;

631  
us
;

632 
	}
}

642 
	$RTC_ByssShadowCmd
(
FuniڮS
 
NewS
)

645 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

648 
RTC
->
WPR
 = 0xCA;

649 
RTC
->
WPR
 = 0x53;

651 i(
NewS
 !
DISABLE
)

654 
RTC
->
CR
 |(
ut8_t
)
RTC_CR_BYPSHAD
;

659 
RTC
->
CR
 &(
ut8_t
)~
RTC_CR_BYPSHAD
;

663 
RTC
->
WPR
 = 0xFF;

664 
	}
}

696 
EStus
 
	$RTC_STime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
)

698 
ut32_t
 
tmeg
 = 0;

699 
EStus
 
us
 = 
ERROR
;

702 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

704 i(
RTC_Fm
 =
RTC_Fm_BIN
)

706 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

708 
	`as_m
(
	`IS_RTC_HOUR12
(
RTC_TimeSu
->
RTC_Hours
));

709 
	`as_m
(
	`IS_RTC_H12
(
RTC_TimeSu
->
RTC_H12
));

713 
RTC_TimeSu
->
RTC_H12
 = 0x00;

714 
	`as_m
(
	`IS_RTC_HOUR24
(
RTC_TimeSu
->
RTC_Hours
));

716 
	`as_m
(
	`IS_RTC_MINUTES
(
RTC_TimeSu
->
RTC_Mus
));

717 
	`as_m
(
	`IS_RTC_SECONDS
(
RTC_TimeSu
->
RTC_Secds
));

721 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

723 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Hours
);

724 
	`as_m
(
	`IS_RTC_HOUR12
(
tmeg
));

725 
	`as_m
(
	`IS_RTC_H12
(
RTC_TimeSu
->
RTC_H12
));

729 
RTC_TimeSu
->
RTC_H12
 = 0x00;

730 
	`as_m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Hours
)));

732 
	`as_m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Mus
)));

733 
	`as_m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Secds
)));

737 i(
RTC_Fm
 !
RTC_Fm_BIN
)

739 
tmeg
 = (((
ut32_t
)(
RTC_TimeSu
->
RTC_Hours
) << 16) | \

740 ((
ut32_t
)(
RTC_TimeSu
->
RTC_Mus
) << 8) | \

741 ((
ut32_t
)
RTC_TimeSu
->
RTC_Secds
) | \

742 ((
ut32_t
)(
RTC_TimeSu
->
RTC_H12
) << 16));

746 
tmeg
 = (
ut32_t
)(((ut32_t)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Hours
) << 16) | \

747 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Mus
) << 8) | \

748 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Secds
)) | \

749 (((
ut32_t
)
RTC_TimeSu
->
RTC_H12
) << 16));

753 
RTC
->
WPR
 = 0xCA;

754 
RTC
->
WPR
 = 0x53;

757 i(
	`RTC_EInMode
(=
ERROR
)

759 
us
 = 
ERROR
;

764 
RTC
->
TR
 = (
ut32_t
)(
tmeg
 & 
RTC_TR_RESERVED_MASK
);

767 
	`RTC_ExInMode
();

770 i((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
=
RESET
)

772 i(
	`RTC_WaFSynchro
(=
ERROR
)

774 
us
 = 
ERROR
;

778 
us
 = 
SUCCESS
;

783 
us
 = 
SUCCESS
;

788 
RTC
->
WPR
 = 0xFF;

790  
us
;

791 
	}
}

800 
	$RTC_TimeSuIn
(
RTC_TimeTyDef
* 
RTC_TimeSu
)

803 
RTC_TimeSu
->
RTC_H12
 = 
RTC_H12_AM
;

804 
RTC_TimeSu
->
RTC_Hours
 = 0;

805 
RTC_TimeSu
->
RTC_Mus
 = 0;

806 
RTC_TimeSu
->
RTC_Secds
 = 0;

807 
	}
}

819 
	$RTC_GTime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
)

821 
ut32_t
 
tmeg
 = 0;

824 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

827 
tmeg
 = (
ut32_t
)(
RTC
->
TR
 & 
RTC_TR_RESERVED_MASK
);

830 
RTC_TimeSu
->
RTC_Hours
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

831 
RTC_TimeSu
->
RTC_Mus
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >>8);

832 
RTC_TimeSu
->
RTC_Secds
 = (
ut8_t
)(
tmeg
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

833 
RTC_TimeSu
->
RTC_H12
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_PM
)) >> 16);

836 i(
RTC_Fm
 =
RTC_Fm_BIN
)

839 
RTC_TimeSu
->
RTC_Hours
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Hours);

840 
RTC_TimeSu
->
RTC_Mus
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Minutes);

841 
RTC_TimeSu
->
RTC_Secds
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Seconds);

843 
	}
}

852 
ut32_t
 
	$RTC_GSubSecd
()

854 
ut32_t
 
tmeg
 = 0;

857 
tmeg
 = (
ut32_t
)(
RTC
->
SSR
);

860 ((
RTC
->
DR
);

862  (
tmeg
);

863 
	}
}

877 
EStus
 
	$RTC_SDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
)

879 
ut32_t
 
tmeg
 = 0;

880 
EStus
 
us
 = 
ERROR
;

883 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

885 i((
RTC_Fm
 =
RTC_Fm_BIN
&& ((
RTC_DeSu
->
RTC_Mth
 & 0x10) == 0x10))

887 
RTC_DeSu
->
RTC_Mth
 = (RTC_DeSu->RTC_Mth & (
ut32_t
)~(0x10)) + 0x0A;

889 i(
RTC_Fm
 =
RTC_Fm_BIN
)

891 
	`as_m
(
	`IS_RTC_YEAR
(
RTC_DeSu
->
RTC_Yr
));

892 
	`as_m
(
	`IS_RTC_MONTH
(
RTC_DeSu
->
RTC_Mth
));

893 
	`as_m
(
	`IS_RTC_DATE
(
RTC_DeSu
->
RTC_De
));

897 
	`as_m
(
	`IS_RTC_YEAR
(
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_Yr
)));

898 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_Mth
);

899 
	`as_m
(
	`IS_RTC_MONTH
(
tmeg
));

900 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_De
);

901 
	`as_m
(
	`IS_RTC_DATE
(
tmeg
));

903 
	`as_m
(
	`IS_RTC_WEEKDAY
(
RTC_DeSu
->
RTC_WkDay
));

906 i(
RTC_Fm
 !
RTC_Fm_BIN
)

908 
tmeg
 = ((((
ut32_t
)
RTC_DeSu
->
RTC_Yr
) << 16) | \

909 (((
ut32_t
)
RTC_DeSu
->
RTC_Mth
) << 8) | \

910 ((
ut32_t
)
RTC_DeSu
->
RTC_De
) | \

911 (((
ut32_t
)
RTC_DeSu
->
RTC_WkDay
) << 13));

915 
tmeg
 = (((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_Yr
) << 16) | \

916 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_Mth
) << 8) | \

917 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_De
)) | \

918 ((
ut32_t
)
RTC_DeSu
->
RTC_WkDay
 << 13));

922 
RTC
->
WPR
 = 0xCA;

923 
RTC
->
WPR
 = 0x53;

926 i(
	`RTC_EInMode
(=
ERROR
)

928 
us
 = 
ERROR
;

933 
RTC
->
DR
 = (
ut32_t
)(
tmeg
 & 
RTC_DR_RESERVED_MASK
);

936 
	`RTC_ExInMode
();

939 i((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
=
RESET
)

941 i(
	`RTC_WaFSynchro
(=
ERROR
)

943 
us
 = 
ERROR
;

947 
us
 = 
SUCCESS
;

952 
us
 = 
SUCCESS
;

956 
RTC
->
WPR
 = 0xFF;

958  
us
;

959 
	}
}

968 
	$RTC_DeSuIn
(
RTC_DeTyDef
* 
RTC_DeSu
)

971 
RTC_DeSu
->
RTC_WkDay
 = 
RTC_Wkday_Mday
;

972 
RTC_DeSu
->
RTC_De
 = 1;

973 
RTC_DeSu
->
RTC_Mth
 = 
RTC_Mth_Juy
;

974 
RTC_DeSu
->
RTC_Yr
 = 0;

975 
	}
}

987 
	$RTC_GDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
)

989 
ut32_t
 
tmeg
 = 0;

992 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

995 
tmeg
 = (
ut32_t
)(
RTC
->
DR
 & 
RTC_DR_RESERVED_MASK
);

998 
RTC_DeSu
->
RTC_Yr
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_YT
 | 
RTC_DR_YU
)) >> 16);

999 
RTC_DeSu
->
RTC_Mth
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

1000 
RTC_DeSu
->
RTC_De
 = (
ut8_t
)(
tmeg
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

1001 
RTC_DeSu
->
RTC_WkDay
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_WDU
)) >> 13);

1004 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1007 
RTC_DeSu
->
RTC_Yr
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Year);

1008 
RTC_DeSu
->
RTC_Mth
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Month);

1009 
RTC_DeSu
->
RTC_De
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Date);

1010 
RTC_DeSu
->
RTC_WkDay
 = (
ut8_t
)(RTC_DateStruct->RTC_WeekDay);

1012 
	}
}

1047 
	$RTC_SArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
)

1049 
ut32_t
 
tmeg
 = 0;

1052 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1053 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1054 
	`as_m
(
	`IS_RTC_ALARM_MASK
(
RTC_ArmSu
->
RTC_ArmMask
));

1055 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
RTC_ArmSu
->
RTC_ArmDeWkDayS
));

1057 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1059 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

1061 
	`as_m
(
	`IS_RTC_HOUR12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
));

1062 
	`as_m
(
	`IS_RTC_H12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
));

1066 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 0x00;

1067 
	`as_m
(
	`IS_RTC_HOUR24
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
));

1069 
	`as_m
(
	`IS_RTC_MINUTES
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
));

1070 
	`as_m
(
	`IS_RTC_SECONDS
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
));

1072 if(
RTC_ArmSu
->
RTC_ArmDeWkDayS
 =
RTC_ArmDeWkDayS_De
)

1074 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
RTC_ArmSu
->
RTC_ArmDeWkDay
));

1078 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
RTC_ArmSu
->
RTC_ArmDeWkDay
));

1083 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

1085 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
);

1086 
	`as_m
(
	`IS_RTC_HOUR12
(
tmeg
));

1087 
	`as_m
(
	`IS_RTC_H12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
));

1091 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 0x00;

1092 
	`as_m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
)));

1095 
	`as_m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
)));

1096 
	`as_m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
)));

1098 if(
RTC_ArmSu
->
RTC_ArmDeWkDayS
 =
RTC_ArmDeWkDayS_De
)

1100 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmDeWkDay
);

1101 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
tmeg
));

1105 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmDeWkDay
);

1106 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
tmeg
));

1111 i(
RTC_Fm
 !
RTC_Fm_BIN
)

1113 
tmeg
 = (((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
) << 16) | \

1114 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
) << 8) | \

1115 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
) | \

1116 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
) << 16) | \

1117 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmDeWkDay
) << 24) | \

1118 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmDeWkDayS
) | \

1119 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmMask
));

1123 
tmeg
 = (((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
) << 16) | \

1124 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
) << 8) | \

1125 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
)) | \

1126 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
) << 16) | \

1127 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmDeWkDay
) << 24) | \

1128 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmDeWkDayS
) | \

1129 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmMask
));

1133 
RTC
->
WPR
 = 0xCA;

1134 
RTC
->
WPR
 = 0x53;

1137 
RTC
->
ALRMAR
 = (
ut32_t
)
tmeg
;

1140 
RTC
->
WPR
 = 0xFF;

1141 
	}
}

1151 
	$RTC_ArmSuIn
(
RTC_ArmTyDef
* 
RTC_ArmSu
)

1154 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 
RTC_H12_AM
;

1155 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = 0;

1156 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = 0;

1157 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = 0;

1160 
RTC_ArmSu
->
RTC_ArmDeWkDayS
 = 
RTC_ArmDeWkDayS_De
;

1161 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = 1;

1164 
RTC_ArmSu
->
RTC_ArmMask
 = 
RTC_ArmMask_Ne
;

1165 
	}
}

1180 
	$RTC_GArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
)

1182 
ut32_t
 
tmeg
 = 0;

1185 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1186 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1189 
tmeg
 = (
ut32_t
)(
RTC
->
ALRMAR
);

1192 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_HT
 | \

1193 
RTC_ALRMAR_HU
)) >> 16);

1194 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_MNT
 | \

1195 
RTC_ALRMAR_MNU
)) >> 8);

1196 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = (
ut32_t
)(
tmeg
 & (
RTC_ALRMAR_ST
 | \

1197 
RTC_ALRMAR_SU
));

1198 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = (
ut32_t
)((
tmeg
 & 
RTC_ALRMAR_PM
) >> 16);

1199 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_DT
 | 
RTC_ALRMAR_DU
)) >> 24);

1200 
RTC_ArmSu
->
RTC_ArmDeWkDayS
 = (
ut32_t
)(
tmeg
 & 
RTC_ALRMAR_WDSEL
);

1201 
RTC_ArmSu
->
RTC_ArmMask
 = (
ut32_t
)(
tmeg
 & 
RTC_ArmMask_A
);

1203 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1205 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1206 
RTC_ArmTime
.
RTC_Hours
);

1207 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1208 
RTC_ArmTime
.
RTC_Mus
);

1209 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1210 
RTC_ArmTime
.
RTC_Secds
);

1211 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct->RTC_AlarmDateWeekDay);

1213 
	}
}

1226 
EStus
 
	$RTC_ArmCmd
(
ut32_t
 
RTC_Arm
, 
FuniڮS
 
NewS
)

1228 
__IO
 
ut32_t
 
mcou
 = 0x00;

1229 
ut32_t
 
mus
 = 0x00;

1230 
EStus
 
us
 = 
ERROR
;

1233 
	`as_m
(
	`IS_RTC_CMD_ALARM
(
RTC_Arm
));

1234 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1237 
RTC
->
WPR
 = 0xCA;

1238 
RTC
->
WPR
 = 0x53;

1241 i(
NewS
 !
DISABLE
)

1243 
RTC
->
CR
 |(
ut32_t
)
RTC_Arm
;

1245 
us
 = 
SUCCESS
;

1250 
RTC
->
CR
 &(
ut32_t
)~
RTC_Arm
;

1255 
mus
 = 
RTC
->
ISR
 & (
RTC_Arm
 >> 8);

1256 
mcou
++;

1257 } (
mcou
 !
INITMODE_TIMEOUT
&& (
mus
 == 0x00));

1259 i((
RTC
->
ISR
 & (
RTC_Arm
 >> 8)=
RESET
)

1261 
us
 = 
ERROR
;

1265 
us
 = 
SUCCESS
;

1270 
RTC
->
WPR
 = 0xFF;

1272  
us
;

1273 
	}
}

1318 
	$RTC_ArmSubSecdCfig
(
ut32_t
 
RTC_Arm
, ut32_
RTC_ArmSubSecdVue
, 
ut8_t
 
RTC_ArmSubSecdMask
)

1320 
ut32_t
 
tmeg
 = 0;

1323 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1324 
	`as_m
(
	`IS_RTC_ALARM_SUB_SECOND_VALUE
(
RTC_ArmSubSecdVue
));

1325 
	`as_m
(
	`IS_RTC_ALARM_SUB_SECOND_MASK
(
RTC_ArmSubSecdMask
));

1328 
RTC
->
WPR
 = 0xCA;

1329 
RTC
->
WPR
 = 0x53;

1332 
tmeg
 = (
ut32_t
(((ut32_t)(
RTC_ArmSubSecdVue
)| ((ut32_t)(
RTC_ArmSubSecdMask
) << 24));

1335 
RTC
->
ALRMASSR
 = 
tmeg
;

1338 
RTC
->
WPR
 = 0xFF;

1340 
	}
}

1350 
ut32_t
 
	$RTC_GArmSubSecd
(
ut32_t
 
RTC_Arm
)

1352 
ut32_t
 
tmeg
 = 0;

1355 
tmeg
 = (
ut32_t
)((
RTC
->
ALRMASSR
& 
RTC_ALRMASSR_SS
);

1357  (
tmeg
);

1358 
	}
}

1393 
	$RTC_WakeUpClockCfig
(
ut32_t
 
RTC_WakeUpClock
)

1396 
	`as_m
(
	`IS_RTC_WAKEUP_CLOCK
(
RTC_WakeUpClock
));

1399 
RTC
->
WPR
 = 0xCA;

1400 
RTC
->
WPR
 = 0x53;

1403 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_WUCKSEL
;

1406 
RTC
->
CR
 |(
ut32_t
)
RTC_WakeUpClock
;

1409 
RTC
->
WPR
 = 0xFF;

1410 
	}
}

1421 
	$RTC_SWakeUpCou
(
ut32_t
 
RTC_WakeUpCou
)

1424 
	`as_m
(
	`IS_RTC_WAKEUP_COUNTER
(
RTC_WakeUpCou
));

1427 
RTC
->
WPR
 = 0xCA;

1428 
RTC
->
WPR
 = 0x53;

1431 
RTC
->
WUTR
 = (
ut32_t
)
RTC_WakeUpCou
;

1434 
RTC
->
WPR
 = 0xFF;

1435 
	}
}

1443 
ut32_t
 
	$RTC_GWakeUpCou
()

1446  ((
ut32_t
)(
RTC
->
WUTR
 & 
RTC_WUTR_WUT
));

1447 
	}
}

1456 
EStus
 
	$RTC_WakeUpCmd
(
FuniڮS
 
NewS
)

1458 
__IO
 
ut32_t
 
wutcou
 = 0x00;

1459 
ut32_t
 
wutwfus
 = 0x00;

1460 
EStus
 
us
 = 
ERROR
;

1463 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1466 
RTC
->
WPR
 = 0xCA;

1467 
RTC
->
WPR
 = 0x53;

1469 i(
NewS
 !
DISABLE
)

1472 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_WUTE
;

1473 
us
 = 
SUCCESS
;

1478 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_WUTE
;

1482 
wutwfus
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

1483 
wutcou
++;

1484 } (
wutcou
 !
INITMODE_TIMEOUT
&& (
wutwfus
 == 0x00));

1486 i((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
=
RESET
)

1488 
us
 = 
ERROR
;

1492 
us
 = 
SUCCESS
;

1497 
RTC
->
WPR
 = 0xFF;

1499  
us
;

1500 
	}
}

1534 
	$RTC_DayLightSavgCfig
(
ut32_t
 
RTC_DayLightSavg
, ut32_
RTC_SteOti
)

1537 
	`as_m
(
	`IS_RTC_DAYLIGHT_SAVING
(
RTC_DayLightSavg
));

1538 
	`as_m
(
	`IS_RTC_STORE_OPERATION
(
RTC_SteOti
));

1541 
RTC
->
WPR
 = 0xCA;

1542 
RTC
->
WPR
 = 0x53;

1545 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_BCK
);

1548 
RTC
->
CR
 |(
ut32_t
)(
RTC_DayLightSavg
 | 
RTC_SteOti
);

1551 
RTC
->
WPR
 = 0xFF;

1552 
	}
}

1561 
ut32_t
 
	$RTC_GSteOti
()

1563  (
RTC
->
CR
 & 
RTC_CR_BCK
);

1564 
	}
}

1598 
	$RTC_OuutCfig
(
ut32_t
 
RTC_Ouut
, ut32_
RTC_OuutPެy
)

1601 
	`as_m
(
	`IS_RTC_OUTPUT
(
RTC_Ouut
));

1602 
	`as_m
(
	`IS_RTC_OUTPUT_POL
(
RTC_OuutPެy
));

1605 
RTC
->
WPR
 = 0xCA;

1606 
RTC
->
WPR
 = 0x53;

1609 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_OSEL
 | 
RTC_CR_POL
);

1612 
RTC
->
CR
 |(
ut32_t
)(
RTC_Ouut
 | 
RTC_OuutPެy
);

1615 
RTC
->
WPR
 = 0xFF;

1616 
	}
}

1640 
	$RTC_CibOuutCmd
(
FuniڮS
 
NewS
)

1643 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1646 
RTC
->
WPR
 = 0xCA;

1647 
RTC
->
WPR
 = 0x53;

1649 i(
NewS
 !
DISABLE
)

1652 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_COE
;

1657 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_COE
;

1661 
RTC
->
WPR
 = 0xFF;

1662 
	}
}

1672 
	$RTC_CibOuutCfig
(
ut32_t
 
RTC_CibOuut
)

1675 
	`as_m
(
	`IS_RTC_CALIB_OUTPUT
(
RTC_CibOuut
));

1678 
RTC
->
WPR
 = 0xCA;

1679 
RTC
->
WPR
 = 0x53;

1682 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_CALSEL
);

1685 
RTC
->
CR
 |(
ut32_t
)
RTC_CibOuut
;

1688 
RTC
->
WPR
 = 0xFF;

1689 
	}
}

1708 
EStus
 
	$RTC_SmohCibCfig
(
ut32_t
 
RTC_SmohCibPiod
,

1709 
ut32_t
 
RTC_SmohCibPlusPuls
,

1710 
ut32_t
 
RTC_SmouthCibMusPulsVue
)

1712 
EStus
 
us
 = 
ERROR
;

1713 
ut32_t
 
fcou
 = 0;

1716 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_PERIOD
(
RTC_SmohCibPiod
));

1717 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_PLUS
(
RTC_SmohCibPlusPuls
));

1718 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_MINUS
(
RTC_SmouthCibMusPulsVue
));

1721 
RTC
->
WPR
 = 0xCA;

1722 
RTC
->
WPR
 = 0x53;

1725 i((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
!
RESET
)

1728 ((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
!
RESET
&& (
fcou
 !
RECALPF_TIMEOUT
))

1730 
fcou
++;

1735 i((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
=
RESET
)

1738 
RTC
->
CALR
 = (
ut32_t
)((ut32_t)
RTC_SmohCibPiod
 | (ut32_t)
RTC_SmohCibPlusPuls
 | (ut32_t)
RTC_SmouthCibMusPulsVue
);

1740 
us
 = 
SUCCESS
;

1744 
us
 = 
ERROR
;

1748 
RTC
->
WPR
 = 0xFF;

1750  (
EStus
)(
us
);

1751 
	}
}

1784 
	$RTC_TimeSmpCmd
(
ut32_t
 
RTC_TimeSmpEdge
, 
FuniڮS
 
NewS
)

1786 
ut32_t
 
tmeg
 = 0;

1789 
	`as_m
(
	`IS_RTC_TIMESTAMP_EDGE
(
RTC_TimeSmpEdge
));

1790 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1793 
tmeg
 = (
ut32_t
)(
RTC
->
CR
 & (ut32_t)~(
RTC_CR_TSEDGE
 | 
RTC_CR_TSE
));

1796 i(
NewS
 !
DISABLE
)

1798 
tmeg
 |(
ut32_t
)(
RTC_TimeSmpEdge
 | 
RTC_CR_TSE
);

1802 
tmeg
 |(
ut32_t
)(
RTC_TimeSmpEdge
);

1806 
RTC
->
WPR
 = 0xCA;

1807 
RTC
->
WPR
 = 0x53;

1810 
RTC
->
CR
 = (
ut32_t
)
tmeg
;

1813 
RTC
->
WPR
 = 0xFF;

1814 
	}
}

1828 
	$RTC_GTimeSmp
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_SmpTimeSu
,

1829 
RTC_DeTyDef
* 
RTC_SmpDeSu
)

1831 
ut32_t
 
tmime
 = 0, 
tmpde
 = 0;

1834 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1837 
tmime
 = (
ut32_t
)(
RTC
->
TSTR
 & 
RTC_TR_RESERVED_MASK
);

1838 
tmpde
 = (
ut32_t
)(
RTC
->
TSDR
 & 
RTC_DR_RESERVED_MASK
);

1841 
RTC_SmpTimeSu
->
RTC_Hours
 = (
ut8_t
)((
tmime
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

1842 
RTC_SmpTimeSu
->
RTC_Mus
 = (
ut8_t
)((
tmime
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >> 8);

1843 
RTC_SmpTimeSu
->
RTC_Secds
 = (
ut8_t
)(
tmime
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

1844 
RTC_SmpTimeSu
->
RTC_H12
 = (
ut8_t
)((
tmime
 & (
RTC_TR_PM
)) >> 16);

1847 
RTC_SmpDeSu
->
RTC_Yr
 = 0;

1848 
RTC_SmpDeSu
->
RTC_Mth
 = (
ut8_t
)((
tmpde
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

1849 
RTC_SmpDeSu
->
RTC_De
 = (
ut8_t
)(
tmpde
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

1850 
RTC_SmpDeSu
->
RTC_WkDay
 = (
ut8_t
)((
tmpde
 & (
RTC_DR_WDU
)) >> 13);

1853 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1856 
RTC_SmpTimeSu
->
RTC_Hours
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Hours);

1857 
RTC_SmpTimeSu
->
RTC_Mus
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Minutes);

1858 
RTC_SmpTimeSu
->
RTC_Secds
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Seconds);

1861 
RTC_SmpDeSu
->
RTC_Mth
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_Month);

1862 
RTC_SmpDeSu
->
RTC_De
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_Date);

1863 
RTC_SmpDeSu
->
RTC_WkDay
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_WeekDay);

1865 
	}
}

1872 
ut32_t
 
	$RTC_GTimeSmpSubSecd
()

1875  (
ut32_t
)(
RTC
->
TSSSR
);

1876 
	}
}

1909 
	$RTC_TamrTriggCfig
(
ut32_t
 
RTC_Tamr
, ut32_
RTC_TamrTrigg
)

1912 
	`as_m
(
	`IS_RTC_TAMPER
(
RTC_Tamr
));

1913 
	`as_m
(
	`IS_RTC_TAMPER_TRIGGER
(
RTC_TamrTrigg
));

1915 i(
RTC_TamrTrigg
 =
RTC_TamrTrigg_RisgEdge
)

1918 
RTC
->
TAFCR
 &(
ut32_t
)((ut32_t)~(
RTC_Tamr
 << 1));

1923 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_Tamr
 << 1);

1925 
	}
}

1937 
	$RTC_TamrCmd
(
ut32_t
 
RTC_Tamr
, 
FuniڮS
 
NewS
)

1940 
	`as_m
(
	`IS_RTC_TAMPER
(
RTC_Tamr
));

1941 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1943 i(
NewS
 !
DISABLE
)

1946 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_Tamr
;

1951 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_Tamr
;

1953 
	}
}

1968 
	$RTC_TamrFrCfig
(
ut32_t
 
RTC_TamrFr
)

1971 
	`as_m
(
	`IS_RTC_TAMPER_FILTER
(
RTC_TamrFr
));

1974 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPFLT
);

1977 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrFr
;

1978 
	}
}

2002 
	$RTC_TamrSamgFqCfig
(
ut32_t
 
RTC_TamrSamgFq
)

2005 
	`as_m
(
	`IS_RTC_TAMPER_SAMPLING_FREQ
(
RTC_TamrSamgFq
));

2008 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPFREQ
);

2011 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrSamgFq
;

2012 
	}
}

2025 
	$RTC_TamrPsPchgeDuti
(
ut32_t
 
RTC_TamrPchgeDuti
)

2028 
	`as_m
(
	`IS_RTC_TAMPER_PRECHARGE_DURATION
(
RTC_TamrPchgeDuti
));

2031 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPPRCH
);

2034 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrPchgeDuti
;

2035 
	}
}

2045 
	$RTC_TimeSmpOnTamrDeiCmd
(
FuniڮS
 
NewS
)

2048 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2050 i(
NewS
 !
DISABLE
)

2053 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TAFCR_TAMPTS
;

2058 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_TAFCR_TAMPTS
;

2060 
	}
}

2068 
	$RTC_TamrPuUpCmd
(
FuniڮS
 
NewS
)

2071 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2073 i(
NewS
 !
DISABLE
)

2076 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_TAFCR_TAMPPUDIS
;

2081 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TAFCR_TAMPPUDIS
;

2083 
	}
}

2109 
	$RTC_WreBackupRegi
(
ut32_t
 
RTC_BKP_DR
, ut32_
Da
)

2111 
__IO
 
ut32_t
 
tmp
 = 0;

2114 
	`as_m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2116 
tmp
 = 
RTC_BASE
 + 0x50;

2117 
tmp
 +(
RTC_BKP_DR
 * 4);

2120 *(
__IO
 
ut32_t
 *)
tmp
 = (ut32_t)
Da
;

2121 
	}
}

2130 
ut32_t
 
	$RTC_RdBackupRegi
(
ut32_t
 
RTC_BKP_DR
)

2132 
__IO
 
ut32_t
 
tmp
 = 0;

2135 
	`as_m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2137 
tmp
 = 
RTC_BASE
 + 0x50;

2138 
tmp
 +(
RTC_BKP_DR
 * 4);

2141  (*(
__IO
 
ut32_t
 *)
tmp
);

2142 
	}
}

2170 
	$RTC_OuutTyCfig
(
ut32_t
 
RTC_OuutTy
)

2173 
	`as_m
(
	`IS_RTC_OUTPUT_TYPE
(
RTC_OuutTy
));

2175 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_ALARMOUTTYPE
);

2176 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_OuutTy
);

2177 
	}
}

2208 
EStus
 
	$RTC_SynchroShiCfig
(
ut32_t
 
RTC_ShiAdd1S
, ut32_
RTC_ShiSubFS
)

2210 
EStus
 
us
 = 
ERROR
;

2211 
ut32_t
 
shpfcou
 = 0;

2214 
	`as_m
(
	`IS_RTC_SHIFT_ADD1S
(
RTC_ShiAdd1S
));

2215 
	`as_m
(
	`IS_RTC_SHIFT_SUBFS
(
RTC_ShiSubFS
));

2218 
RTC
->
WPR
 = 0xCA;

2219 
RTC
->
WPR
 = 0x53;

2222 i((
RTC
->
ISR
 & 
RTC_ISR_SHPF
!
RESET
)

2225 ((
RTC
->
ISR
 & 
RTC_ISR_SHPF
!
RESET
&& (
shpfcou
 !
SHPF_TIMEOUT
))

2227 
shpfcou
++;

2232 i((
RTC
->
ISR
 & 
RTC_ISR_SHPF
=
RESET
)

2235 if((
RTC
->
CR
 & 
RTC_CR_REFCKON
=
RESET
)

2238 
RTC
->
SHIFTR
 = (
ut32_t
)(ut32_t)(
RTC_ShiSubFS
| (ut32_t)(
RTC_ShiAdd1S
);

2240 if(
	`RTC_WaFSynchro
(=
ERROR
)

2242 
us
 = 
ERROR
;

2246 
us
 = 
SUCCESS
;

2251 
us
 = 
ERROR
;

2256 
us
 = 
ERROR
;

2260 
RTC
->
WPR
 = 0xFF;

2262  (
EStus
)(
us
);

2263 
	}
}

2318 
	$RTC_ITCfig
(
ut32_t
 
RTC_IT
, 
FuniڮS
 
NewS
)

2321 
	`as_m
(
	`IS_RTC_CONFIG_IT
(
RTC_IT
));

2322 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2325 
RTC
->
WPR
 = 0xCA;

2326 
RTC
->
WPR
 = 0x53;

2328 i(
NewS
 !
DISABLE
)

2331 
RTC
->
CR
 |(
ut32_t
)(
RTC_IT
 & ~
RTC_TAFCR_TAMPIE
);

2333 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2338 
RTC
->
CR
 &(
ut32_t
)~(
RTC_IT
 & (ut32_t)~
RTC_TAFCR_TAMPIE
);

2340 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2343 
RTC
->
WPR
 = 0xFF;

2344 
	}
}

2362 
FgStus
 
	$RTC_GFgStus
(
ut32_t
 
RTC_FLAG
)

2364 
FgStus
 
bus
 = 
RESET
;

2365 
ut32_t
 
tmeg
 = 0;

2368 
	`as_m
(
	`IS_RTC_GET_FLAG
(
RTC_FLAG
));

2371 
tmeg
 = (
ut32_t
)(
RTC
->
ISR
 & 
RTC_FLAGS_MASK
);

2374 i((
tmeg
 & 
RTC_FLAG
!(
ut32_t
)
RESET
)

2376 
bus
 = 
SET
;

2380 
bus
 = 
RESET
;

2382  
bus
;

2383 
	}
}

2398 
	$RTC_CˬFg
(
ut32_t
 
RTC_FLAG
)

2401 
	`as_m
(
	`IS_RTC_CLEAR_FLAG
(
RTC_FLAG
));

2404 
RTC
->
ISR
 = (
ut32_t
)((ut32_t)(~((
RTC_FLAG
 | 
RTC_ISR_INIT
)& 0x0001FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2405 
	}
}

2418 
ITStus
 
	$RTC_GITStus
(
ut32_t
 
RTC_IT
)

2420 
ITStus
 
bus
 = 
RESET
;

2421 
ut32_t
 
tmeg
 = 0, 
abˡus
 = 0;

2424 
	`as_m
(
	`IS_RTC_GET_IT
(
RTC_IT
));

2427 
tmeg
 = (
ut32_t
)(
RTC
->
TAFCR
 & (
RTC_TAFCR_TAMPIE
));

2430 
abˡus
 = (
ut32_t
)((
RTC
->
CR
 & 
RTC_IT
| (
tmeg
 & ((RTC_IT >> (RTC_IT >> 18)) >> 15)));

2433 
tmeg
 = (
ut32_t
)((
RTC
->
ISR
 & (ut32_t)(
RTC_IT
 >> 4)));

2436 i((
abˡus
 !(
ut32_t
)
RESET
&& ((
tmeg
 & 0x0000FFFF) != (uint32_t)RESET))

2438 
bus
 = 
SET
;

2442 
bus
 = 
RESET
;

2444  
bus
;

2445 
	}
}

2458 
	$RTC_CˬITPdgB
(
ut32_t
 
RTC_IT
)

2460 
ut32_t
 
tmeg
 = 0;

2463 
	`as_m
(
	`IS_RTC_CLEAR_IT
(
RTC_IT
));

2466 
tmeg
 = (
ut32_t
)(
RTC_IT
 >> 4);

2469 
RTC
->
ISR
 = (
ut32_t
)((ut32_t)(~((
tmeg
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2470 
	}
}

2481 
ut8_t
 
	$RTC_ByToBcd2
(
ut8_t
 
Vue
)

2483 
ut8_t
 
bcdhigh
 = 0;

2485 
Vue
 >= 10)

2487 
bcdhigh
++;

2488 
Vue
 -= 10;

2491  ((
ut8_t
)(
bcdhigh
 << 4| 
Vue
);

2492 
	}
}

2499 
ut8_t
 
	$RTC_Bcd2ToBy
(
ut8_t
 
Vue
)

2501 
ut8_t
 
tmp
 = 0;

2502 
tmp
 = ((
ut8_t
)(
Vue
 & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;

2503  (
tmp
 + (
Vue
 & (
ut8_t
)0x0F));

2504 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_spi.c

94 
	~"m32f0xx_i.h
"

95 
	~"m32f0xx_rcc.h
"

109 
	#CR1_CLEAR_MASK
 ((
ut16_t
)0x3040)

	)

110 
	#CR1_CLEAR_MASK2
 ((
ut16_t
)0xFFFB)

	)

111 
	#CR2_LDMA_MASK
 ((
ut16_t
)0x9FFF)

	)

113 
	#I2SCFGR_CLEAR_Mask
 ((
ut16_t
)0xF040)

	)

169 
	$SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
)

172 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

174 i(
SPIx
 =
SPI1
)

177 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
ENABLE
);

179 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
DISABLE
);

183 i(
SPIx
 =
SPI2
)

186 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
ENABLE
);

188 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
DISABLE
);

191 
	}
}

198 
	$SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
)

202 
SPI_InSu
->
SPI_Dei
 = 
SPI_Dei_2Les_FuDuex
;

204 
SPI_InSu
->
SPI_Mode
 = 
SPI_Mode_Sve
;

206 
SPI_InSu
->
SPI_DaSize
 = 
SPI_DaSize_8b
;

208 
SPI_InSu
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

210 
SPI_InSu
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

212 
SPI_InSu
->
SPI_NSS
 = 
SPI_NSS_Hd
;

214 
SPI_InSu
->
SPI_BaudRePsr
 = 
SPI_BaudRePsr_2
;

216 
SPI_InSu
->
SPI_FB
 = 
SPI_FB_MSB
;

218 
SPI_InSu
->
SPI_CRCPynoml
 = 7;

219 
	}
}

230 
	$SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
)

232 
ut16_t
 
tmeg
 = 0;

235 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

238 
	`as_m
(
	`IS_SPI_DIRECTION_MODE
(
SPI_InSu
->
SPI_Dei
));

239 
	`as_m
(
	`IS_SPI_MODE
(
SPI_InSu
->
SPI_Mode
));

240 
	`as_m
(
	`IS_SPI_DATA_SIZE
(
SPI_InSu
->
SPI_DaSize
));

241 
	`as_m
(
	`IS_SPI_CPOL
(
SPI_InSu
->
SPI_CPOL
));

242 
	`as_m
(
	`IS_SPI_CPHA
(
SPI_InSu
->
SPI_CPHA
));

243 
	`as_m
(
	`IS_SPI_NSS
(
SPI_InSu
->
SPI_NSS
));

244 
	`as_m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_InSu
->
SPI_BaudRePsr
));

245 
	`as_m
(
	`IS_SPI_FIRST_BIT
(
SPI_InSu
->
SPI_FB
));

246 
	`as_m
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_InSu
->
SPI_CRCPynoml
));

250 
tmeg
 = 
SPIx
->
CR1
;

252 
tmeg
 &
CR1_CLEAR_MASK
;

261 
tmeg
 |(
ut16_t
)((
ut32_t
)
SPI_InSu
->
SPI_Dei
 | SPI_InSu->
SPI_FB
 |

262 
SPI_InSu
->
SPI_CPOL
 | SPI_InSu->
SPI_CPHA
 |

263 
SPI_InSu
->
SPI_NSS
 | SPI_InSu->
SPI_BaudRePsr
);

265 
SPIx
->
CR1
 = 
tmeg
;

268 
tmeg
 = 
SPIx
->
CR2
;

270 
tmeg
 &=(
ut16_t
)~
SPI_CR2_DS
;

272 
tmeg
 |(
ut16_t
)(
SPI_InSu
->
SPI_DaSize
);

274 
SPIx
->
CR2
 = 
tmeg
;

278 
SPIx
->
CRCPR
 = 
SPI_InSu
->
SPI_CRCPynoml
;

282 
tmeg
 = 
SPIx
->
CR1
;

284 
tmeg
 &
CR1_CLEAR_MASK2
;

287 
tmeg
 |(
ut16_t
)((
ut32_t
)
SPI_InSu
->
SPI_Mode
);

289 
SPIx
->
CR1
 = 
tmeg
;

292 
SPIx
->
I2SCFGR
 &(
ut16_t
)~((ut16_t)
SPI_I2SCFGR_I2SMOD
);

293 
	}
}

301 
	$I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
)

305 
I2S_InSu
->
I2S_Mode
 = 
I2S_Mode_SveTx
;

308 
I2S_InSu
->
I2S_Sndd
 = 
I2S_Sndd_Phls
;

311 
I2S_InSu
->
I2S_DaFm
 = 
I2S_DaFm_16b
;

314 
I2S_InSu
->
I2S_MCLKOuut
 = 
I2S_MCLKOuut_Dib
;

317 
I2S_InSu
->
I2S_AudioFq
 = 
I2S_AudioFq_Deu
;

320 
I2S_InSu
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

321 
	}
}

337 
	$I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
)

339 
ut16_t
 
tmeg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
ckngth
 = 1;

340 
ut32_t
 
tmp
 = 0;

341 
RCC_ClocksTyDef
 
RCC_Clocks
;

342 
ut32_t
 
sourock
 = 0;

345 
	`as_m
(
	`IS_SPI_1_PERIPH
(
SPIx
));

346 
	`as_m
(
	`IS_I2S_MODE
(
I2S_InSu
->
I2S_Mode
));

347 
	`as_m
(
	`IS_I2S_STANDARD
(
I2S_InSu
->
I2S_Sndd
));

348 
	`as_m
(
	`IS_I2S_DATA_FORMAT
(
I2S_InSu
->
I2S_DaFm
));

349 
	`as_m
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_InSu
->
I2S_MCLKOuut
));

350 
	`as_m
(
	`IS_I2S_AUDIO_FREQ
(
I2S_InSu
->
I2S_AudioFq
));

351 
	`as_m
(
	`IS_I2S_CPOL
(
I2S_InSu
->
I2S_CPOL
));

355 
SPIx
->
I2SCFGR
 &
I2SCFGR_CLEAR_Mask
;

356 
SPIx
->
I2SPR
 = 0x0002;

359 
tmeg
 = 
SPIx
->
I2SCFGR
;

362 if(
I2S_InSu
->
I2S_AudioFq
 =
I2S_AudioFq_Deu
)

364 
i2sodd
 = (
ut16_t
)0;

365 
i2sdiv
 = (
ut16_t
)2;

371 if(
I2S_InSu
->
I2S_DaFm
 =
I2S_DaFm_16b
)

374 
ckngth
 = 1;

379 
ckngth
 = 2;

383 
	`RCC_GClocksFq
(&
RCC_Clocks
);

386 
sourock
 = 
RCC_Clocks
.
SYSCLK_Fqucy
;

389 if(
I2S_InSu
->
I2S_MCLKOuut
 =
I2S_MCLKOuut_Eb
)

392 
tmp
 = (
ut16_t
)(((((
sourock
 / 256* 10/ 
I2S_InSu
->
I2S_AudioFq
)) + 5);

397 
tmp
 = (
ut16_t
)(((((
sourock
 / (32 * 
ckngth
)*10 ) / 
I2S_InSu
->
I2S_AudioFq
)) + 5);

401 
tmp
 =mp / 10;

404 
i2sodd
 = (
ut16_t
)(
tmp
 & (uint16_t)0x0001);

407 
i2sdiv
 = (
ut16_t
)((
tmp
 - 
i2sodd
) / 2);

410 
i2sodd
 = (
ut16_t
) (i2sodd << 8);

414 i((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

417 
i2sdiv
 = 2;

418 
i2sodd
 = 0;

422 
SPIx
->
I2SPR
 = (
ut16_t
)(
i2sdiv
 | (ut16_t)(
i2sodd
 | (ut16_t)
I2S_InSu
->
I2S_MCLKOuut
));

425 
tmeg
 |(
ut16_t
)(
SPI_I2SCFGR_I2SMOD
 | (ut16_t)(
I2S_InSu
->
I2S_Mode
 | \

426 (
ut16_t
)(
I2S_InSu
->
I2S_Sndd
 | (ut16_t)(I2S_InSu->
I2S_DaFm
 | \

427 (
ut16_t
)
I2S_InSu
->
I2S_CPOL
))));

430 
SPIx
->
I2SCFGR
 = 
tmeg
;

431 
	}
}

441 
	$SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

444 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

445 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

447 i(
NewS
 !
DISABLE
)

450 
SPIx
->
CR1
 |
SPI_CR1_SPE
;

455 
SPIx
->
CR1
 &(
ut16_t
)~((ut16_t)
SPI_CR1_SPE
);

457 
	}
}

474 
	$SPI_TIModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

477 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

478 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

480 i(
NewS
 !
DISABLE
)

483 
SPIx
->
CR2
 |
SPI_CR2_FRF
;

488 
SPIx
->
CR2
 &(
ut16_t
)~((ut16_t)
SPI_CR2_FRF
);

490 
	}
}

500 
	$I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

503 
	`as_m
(
	`IS_SPI_1_PERIPH
(
SPIx
));

504 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

505 i(
NewS
 !
DISABLE
)

508 
SPIx
->
I2SCFGR
 |
SPI_I2SCFGR_I2SE
;

513 
SPIx
->
I2SCFGR
 &(
ut16_t
)~((ut16_t)
SPI_I2SCFGR_I2SE
);

515 
	}
}

538 
	$SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
)

540 
ut16_t
 
tmeg
 = 0;

543 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

544 
	`as_m
(
	`IS_SPI_DATA_SIZE
(
SPI_DaSize
));

546 
tmeg
 = 
SPIx
->
CR2
;

548 
tmeg
 &(
ut16_t
)~
SPI_CR2_DS
;

550 
tmeg
 |
SPI_DaSize
;

551 
SPIx
->
CR2
 = 
tmeg
;

552 
	}
}

566 
	$SPI_RxFIFOThshdCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_RxFIFOThshd
)

569 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

570 
	`as_m
(
	`IS_SPI_RX_FIFO_THRESHOLD
(
SPI_RxFIFOThshd
));

573 
SPIx
->
CR2
 &(
ut16_t
)~((ut16_t)
SPI_CR2_FRXTH
);

576 
SPIx
->
CR2
 |
SPI_RxFIFOThshd
;

577 
	}
}

589 
	$SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
)

592 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

593 
	`as_m
(
	`IS_SPI_DIRECTION
(
SPI_Dei
));

594 i(
SPI_Dei
 =
SPI_Dei_Tx
)

597 
SPIx
->
CR1
 |
SPI_Dei_Tx
;

602 
SPIx
->
CR1
 &
SPI_Dei_Rx
;

604 
	}
}

618 
	$SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
)

621 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

622 
	`as_m
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSIlSo
));

624 i(
SPI_NSSIlSo
 !
SPI_NSSIlSo_Ret
)

627 
SPIx
->
CR1
 |
SPI_NSSIlSo_S
;

632 
SPIx
->
CR1
 &
SPI_NSSIlSo_Ret
;

634 
	}
}

646 
	$SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

649 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

650 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

651 i(
NewS
 !
DISABLE
)

654 
SPIx
->
CR2
 |
SPI_CR2_SSOE
;

659 
SPIx
->
CR2
 &(
ut16_t
)~((ut16_t)
SPI_CR2_SSOE
);

661 
	}
}

676 
	$SPI_NSSPulModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

679 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

680 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

682 i(
NewS
 !
DISABLE
)

685 
SPIx
->
CR2
 |
SPI_CR2_NSSP
;

690 
SPIx
->
CR2
 &(
ut16_t
)~((ut16_t)
SPI_CR2_NSSP
);

692 
	}
}

731 
	$SPI_SdDa8
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
Da
)

733 
ut32_t
 
ixba
 = 0x00;

736 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

738 
ixba
 = (
ut32_t
)
SPIx
;

739 
ixba
 += 0x0C;

741 *(
__IO
 
ut8_t
 *
ixba
 = 
Da
;

742 
	}
}

752 
	$SPI_I2S_SdDa16
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
)

755 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

757 
SPIx
->
DR
 = (
ut16_t
)
Da
;

758 
	}
}

766 
ut8_t
 
	$SPI_ReiveDa8
(
SPI_TyDef
* 
SPIx
)

768 
ut32_t
 
ixba
 = 0x00;

770 
ixba
 = (
ut32_t
)
SPIx
;

771 
ixba
 += 0x0C;

773  *(
__IO
 
ut8_t
 *
ixba
;

774 
	}
}

783 
ut16_t
 
	$SPI_I2S_ReiveDa16
(
SPI_TyDef
* 
SPIx
)

785  
SPIx
->
DR
;

786 
	}
}

865 
	$SPI_CRCLgthCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_CRCLgth
)

868 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

869 
	`as_m
(
	`IS_SPI_CRC_LENGTH
(
SPI_CRCLgth
));

872 
SPIx
->
CR1
 &(
ut16_t
)~((ut16_t)
SPI_CR1_CRCL
);

875 
SPIx
->
CR1
 |
SPI_CRCLgth
;

876 
	}
}

888 
	$SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

891 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

892 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

894 i(
NewS
 !
DISABLE
)

897 
SPIx
->
CR1
 |
SPI_CR1_CRCEN
;

902 
SPIx
->
CR1
 &(
ut16_t
)~((ut16_t)
SPI_CR1_CRCEN
);

904 
	}
}

912 
	$SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
)

915 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

918 
SPIx
->
CR1
 |
SPI_CR1_CRCNEXT
;

919 
	}
}

931 
ut16_t
 
	$SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
)

933 
ut16_t
 
eg
 = 0;

935 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

936 
	`as_m
(
	`IS_SPI_CRC
(
SPI_CRC
));

938 i(
SPI_CRC
 !
SPI_CRC_Rx
)

941 
eg
 = 
SPIx
->
TXCRCR
;

946 
eg
 = 
SPIx
->
RXCRCR
;

949  
eg
;

950 
	}
}

958 
ut16_t
 
	$SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
)

961 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

964  
SPIx
->
CRCPR
;

965 
	}
}

998 
	$SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
)

1001 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

1002 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1003 
	`as_m
(
	`IS_SPI_I2S_DMA_REQ
(
SPI_I2S_DMAReq
));

1005 i(
NewS
 !
DISABLE
)

1008 
SPIx
->
CR2
 |
SPI_I2S_DMAReq
;

1013 
SPIx
->
CR2
 &(
ut16_t
)~
SPI_I2S_DMAReq
;

1015 
	}
}

1036 
	$SPI_LaDMATnsrCmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_LaDMATnsr
)

1039 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

1040 
	`as_m
(
	`IS_SPI_LAST_DMA_TRANSFER
(
SPI_LaDMATnsr
));

1043 
SPIx
->
CR2
 &
CR2_LDMA_MASK
;

1046 
SPIx
->
CR2
 |
SPI_LaDMATnsr
;

1047 
	}
}

1143 
	$SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
)

1145 
ut16_t
 
pos
 = 0, 
mask
 = 0 ;

1148 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

1149 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1150 
	`as_m
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

1153 
pos
 = 
SPI_I2S_IT
 >> 4;

1156 
mask
 = (
ut16_t
)1 << (ut16_t)
pos
;

1158 i(
NewS
 !
DISABLE
)

1161 
SPIx
->
CR2
 |
mask
;

1166 
SPIx
->
CR2
 &(
ut16_t
)~
mask
;

1168 
	}
}

1180 
ut16_t
 
	$SPI_GTnsmissiFIFOStus
(
SPI_TyDef
* 
SPIx
)

1183  (
ut16_t
)((
SPIx
->
SR
 & 
SPI_SR_FTLVL
));

1184 
	}
}

1196 
ut16_t
 
	$SPI_GReiFIFOStus
(
SPI_TyDef
* 
SPIx
)

1199  (
ut16_t
)((
SPIx
->
SR
 & 
SPI_SR_FRLVL
));

1200 
	}
}

1221 
FgStus
 
	$SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

1223 
FgStus
 
bus
 = 
RESET
;

1225 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

1226 
	`as_m
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

1229 i((
SPIx
->
SR
 & 
SPI_I2S_FLAG
!(
ut16_t
)
RESET
)

1232 
bus
 = 
SET
;

1237 
bus
 = 
RESET
;

1240  
bus
;

1241 
	}
}

1258 
	$SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

1261 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

1262 
	`as_m
(
	`IS_SPI_CLEAR_FLAG
(
SPI_I2S_FLAG
));

1265 
SPIx
->
SR
 = (
ut16_t
)~
SPI_I2S_FLAG
;

1266 
	}
}

1282 
ITStus
 
	$SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
)

1284 
ITStus
 
bus
 = 
RESET
;

1285 
ut16_t
 
pos
 = 0, 
mask
 = 0, 
abˡus
 = 0;

1288 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

1289 
	`as_m
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

1292 
pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1295 
mask
 = 
SPI_I2S_IT
 >> 4;

1298 
mask
 = 0x01 << itmask;

1301 
abˡus
 = (
SPIx
->
CR2
 & 
mask
) ;

1304 i(((
SPIx
->
SR
 & 
pos
!(
ut16_t
)
RESET
&& 
abˡus
)

1307 
bus
 = 
SET
;

1312 
bus
 = 
RESET
;

1315  
bus
;

1316 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_syscfg.c

48 
	~"m32f0xx_syscfg.h
"

92 
	$SYSCFG_DeIn
()

95 
SYSCFG
->
CFGR1
 &
SYSCFG_CFGR1_MEM_MODE
;

97 
SYSCFG
->
EXTICR
[0] = 0;

98 
SYSCFG
->
EXTICR
[1] = 0;

99 
SYSCFG
->
EXTICR
[2] = 0;

100 
SYSCFG
->
EXTICR
[3] = 0;

102 
SYSCFG
->
CFGR2
 |(
ut32_t

SYSCFG_CFGR2_SRAM_PE
;

103 
	}
}

114 
	$SYSCFG_MemyRemCfig
(
ut32_t
 
SYSCFG_MemyRem
)

116 
ut32_t
 
tmp
 = 0;

119 
	`as_m
(
	`IS_SYSCFG_MEMORY_REMAP
(
SYSCFG_MemyRem
));

122 
tmp
 = 
SYSCFG
->
CFGR1
;

125 
tmp
 &(
ut32_t
(~
SYSCFG_CFGR1_MEM_MODE
);

128 
tmp
 |(
ut32_t

SYSCFG_MemyRem
;

131 
SYSCFG
->
CFGR1
 = 
tmp
;

132 
	}
}

154 
	$SYSCFG_DMAChlRemCfig
(
ut32_t
 
SYSCFG_DMARem
, 
FuniڮS
 
NewS
)

157 
	`as_m
(
	`IS_SYSCFG_DMA_REMAP
(
SYSCFG_DMARem
));

158 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

160 i(
NewS
 !
DISABLE
)

163 
SYSCFG
->
CFGR1
 |(
ut32_t
)
SYSCFG_DMARem
;

168 
SYSCFG
->
CFGR1
 &(
ut32_t
)(~
SYSCFG_DMARem
);

170 
	}
}

198 
	$SYSCFG_I2CFaModePlusCfig
(
ut32_t
 
SYSCFG_I2CFaModePlus
, 
FuniڮS
 
NewS
)

201 
	`as_m
(
	`IS_SYSCFG_I2C_FMP
(
SYSCFG_I2CFaModePlus
));

202 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

204 i(
NewS
 !
DISABLE
)

207 
SYSCFG
->
CFGR1
 |(
ut32_t
)
SYSCFG_I2CFaModePlus
;

212 
SYSCFG
->
CFGR1
 &(
ut32_t
)(~
SYSCFG_I2CFaModePlus
);

214 
	}
}

229 
	$SYSCFG_EXTILeCfig
(
ut8_t
 
EXTI_PtSourGPIOx
, ut8_
EXTI_PSourx
)

231 
ut32_t
 
tmp
 = 0x00;

234 
	`as_m
(
	`IS_EXTI_PORT_SOURCE
(
EXTI_PtSourGPIOx
));

235 
	`as_m
(
	`IS_EXTI_PIN_SOURCE
(
EXTI_PSourx
));

237 
tmp
 = ((
ut32_t
)0x0F<< (0x04 * (
EXTI_PSourx
 & (
ut8_t
)0x03));

238 
SYSCFG
->
EXTICR
[
EXTI_PSourx
 >> 0x02] &~
tmp
;

239 
SYSCFG
->
EXTICR
[
EXTI_PSourx
 >> 0x02] |(((
ut32_t
)
EXTI_PtSourGPIOx
<< (0x04 * (EXTI_PSourx & (
ut8_t
)0x03)));

240 
	}
}

253 
	$SYSCFG_BakCfig
(
ut32_t
 
SYSCFG_Bak
)

256 
	`as_m
(
	`IS_SYSCFG_LOCK_CONFIG
(
SYSCFG_Bak
));

258 
SYSCFG
->
CFGR2
 |(
ut32_t

SYSCFG_Bak
;

259 
	}
}

268 
FgStus
 
	$SYSCFG_GFgStus
(
ut32_t
 
SYSCFG_Fg
)

270 
FgStus
 
bus
 = 
RESET
;

273 
	`as_m
(
	`IS_SYSCFG_FLAG
(
SYSCFG_Fg
));

276 i((
SYSCFG
->
CFGR2
 & 
SYSCFG_CFGR2_SRAM_PE
!(
ut32_t
)
RESET
)

279 
bus
 = 
SET
;

284 
bus
 = 
RESET
;

287  
bus
;

288 
	}
}

297 
	$SYSCFG_CˬFg
(
ut32_t
 
SYSCFG_Fg
)

300 
	`as_m
(
	`IS_SYSCFG_FLAG
(
SYSCFG_Fg
));

302 
SYSCFG
->
CFGR2
 |(
ut32_t

SYSCFG_Fg
;

303 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_tim.c

117 
	~"m32f0xx_tim.h
"

118 
	~"m32f0xx_rcc.h
"

133 
	#SMCR_ETR_MASK
 ((
ut16_t
)0x00FF)

	)

134 
	#CCMR_OFFSET
 ((
ut16_t
)0x0018)

	)

135 
	#CCER_CCE_SET
 ((
ut16_t
)0x0001)

	)

136 
	#CCER_CCNE_SET
 ((
ut16_t
)0x0004)

	)

142 
TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

143 
ut16_t
 
TIM_ICFr
);

144 
TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

145 
ut16_t
 
TIM_ICFr
);

146 
TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

147 
ut16_t
 
TIM_ICFr
);

148 
TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

149 
ut16_t
 
TIM_ICFr
);

194 
	$TIM_DeIn
(
TIM_TyDef
* 
TIMx
)

197 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

199 i(
TIMx
 =
TIM1
)

201 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
ENABLE
);

202 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
DISABLE
);

204 i(
TIMx
 =
TIM2
)

206 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
ENABLE
);

207 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
DISABLE
);

209 i(
TIMx
 =
TIM3
)

211 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
ENABLE
);

212 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
DISABLE
);

214 i(
TIMx
 =
TIM6
)

216 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
ENABLE
);

217 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
DISABLE
);

219 i(
TIMx
 =
TIM7
)

221 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
ENABLE
);

222 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
DISABLE
);

224 i(
TIMx
 =
TIM14
)

226 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM14
, 
ENABLE
);

227 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM14
, 
DISABLE
);

229 i(
TIMx
 =
TIM15
)

231 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM15
, 
ENABLE
);

232 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM15
, 
DISABLE
);

234 i(
TIMx
 =
TIM16
)

236 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM16
, 
ENABLE
);

237 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM16
, 
DISABLE
);

241 i(
TIMx
 =
TIM17
)

243 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM17
, 
ENABLE
);

244 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM17
, 
DISABLE
);

248 
	}
}

263 
	$TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

265 
ut16_t
 
tmp1
 = 0;

268 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

269 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBaInSu
->
TIM_CouMode
));

270 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBaInSu
->
TIM_ClockDivisi
));

272 
tmp1
 = 
TIMx
->
CR1
;

274 if((
TIMx
 =
TIM1
|| (TIMx =
TIM2
|| (TIMx =
TIM3
))

277 
tmp1
 &(
ut16_t
)(~((ut16_t)(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
)));

278 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_CouMode
;

281 if(
TIMx
 !
TIM6
)

284 
tmp1
 &(
ut16_t
)(~((ut16_t)
TIM_CR1_CKD
));

285 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_ClockDivisi
;

288 
TIMx
->
CR1
 = 
tmp1
;

291 
TIMx
->
ARR
 = 
TIM_TimeBaInSu
->
TIM_Piod
 ;

294 
TIMx
->
PSC
 = 
TIM_TimeBaInSu
->
TIM_Psr
;

296 i((
TIMx
 =
TIM1
|| (TIMx =
TIM15
)|| (TIMx =
TIM16
|| (TIMx =
TIM17
))

299 
TIMx
->
RCR
 = 
TIM_TimeBaInSu
->
TIM_RiCou
;

304 
TIMx
->
EGR
 = 
TIM_PSCRdMode_Immed
;

305 
	}
}

313 
	$TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

316 
TIM_TimeBaInSu
->
TIM_Piod
 = 0xFFFFFFFF;

317 
TIM_TimeBaInSu
->
TIM_Psr
 = 0x0000;

318 
TIM_TimeBaInSu
->
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

319 
TIM_TimeBaInSu
->
TIM_CouMode
 = 
TIM_CouMode_Up
;

320 
TIM_TimeBaInSu
->
TIM_RiCou
 = 0x0000;

321 
	}
}

336 
	$TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
)

339 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

340 
	`as_m
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCRdMode
));

343 
TIMx
->
PSC
 = 
Psr
;

345 
TIMx
->
EGR
 = 
TIM_PSCRdMode
;

346 
	}
}

361 
	$TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
)

363 
ut16_t
 
tmp1
 = 0;

366 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

367 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_CouMode
));

369 
tmp1
 = 
TIMx
->
CR1
;

371 
tmp1
 &(
ut16_t
)(~((ut16_t)(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
)));

373 
tmp1
 |
TIM_CouMode
;

375 
TIMx
->
CR1
 = 
tmp1
;

376 
	}
}

388 
	$TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Cou
)

391 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

394 
TIMx
->
CNT
 = 
Cou
;

395 
	}
}

406 
	$TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Autܖd
)

409 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

412 
TIMx
->
ARR
 = 
Autܖd
;

413 
	}
}

424 
ut32_t
 
	$TIM_GCou
(
TIM_TyDef
* 
TIMx
)

427 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

430  
TIMx
->
CNT
;

431 
	}
}

442 
ut16_t
 
	$TIM_GPsr
(
TIM_TyDef
* 
TIMx
)

445 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

448  
TIMx
->
PSC
;

449 
	}
}

462 
	$TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

465 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

466 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

468 i(
NewS
 !
DISABLE
)

471 
TIMx
->
CR1
 |
TIM_CR1_UDIS
;

476 
TIMx
->
CR1
 &(
ut16_t
)~((ut16_t)
TIM_CR1_UDIS
);

478 
	}
}

495 
	$TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
)

498 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

499 
	`as_m
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_UpdeSour
));

501 i(
TIM_UpdeSour
 !
TIM_UpdeSour_Glob
)

504 
TIMx
->
CR1
 |
TIM_CR1_URS
;

509 
TIMx
->
CR1
 &(
ut16_t
)~((ut16_t)
TIM_CR1_URS
);

511 
	}
}

524 
	$TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

527 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

528 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

530 i(
NewS
 !
DISABLE
)

533 
TIMx
->
CR1
 |
TIM_CR1_ARPE
;

538 
TIMx
->
CR1
 &(
ut16_t
)~((ut16_t)
TIM_CR1_ARPE
);

540 
	}
}

555 
	$TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
)

558 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

559 
	`as_m
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

562 
TIMx
->
CR1
 &(
ut16_t
)~((ut16_t)
TIM_CR1_OPM
);

564 
TIMx
->
CR1
 |
TIM_OPMode
;

565 
	}
}

578 
	$TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
)

581 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

582 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

585 
TIMx
->
CR1
 &(
ut16_t
)~((ut16_t)
TIM_CR1_CKD
);

587 
TIMx
->
CR1
 |
TIM_CKD
;

588 
	}
}

601 
	$TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

604 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

605 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

607 i(
NewS
 !
DISABLE
)

610 
TIMx
->
CR1
 |
TIM_CR1_CEN
;

615 
TIMx
->
CR1
 &(
ut16_t
)(~((ut16_t)
TIM_CR1_CEN
));

617 
	}
}

659 
	$TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
)

662 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

663 
	`as_m
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRInSu
->
TIM_OSSRS
));

664 
	`as_m
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRInSu
->
TIM_OSSIS
));

665 
	`as_m
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRInSu
->
TIM_LOCKLev
));

666 
	`as_m
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRInSu
->
TIM_Bak
));

667 
	`as_m
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRInSu
->
TIM_BakPެy
));

668 
	`as_m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRInSu
->
TIM_AutomicOuut
));

671 
TIMx
->
BDTR
 = (
ut32_t
)
TIM_BDTRInSu
->
TIM_OSSRS
 | TIM_BDTRInSu->
TIM_OSSIS
 |

672 
TIM_BDTRInSu
->
TIM_LOCKLev
 | TIM_BDTRInSu->
TIM_DdTime
 |

673 
TIM_BDTRInSu
->
TIM_Bak
 | TIM_BDTRInSu->
TIM_BakPެy
 |

674 
TIM_BDTRInSu
->
TIM_AutomicOuut
;

675 
	}
}

683 
	$TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
)

686 
TIM_BDTRInSu
->
TIM_OSSRS
 = 
TIM_OSSRS_Dib
;

687 
TIM_BDTRInSu
->
TIM_OSSIS
 = 
TIM_OSSIS_Dib
;

688 
TIM_BDTRInSu
->
TIM_LOCKLev
 = 
TIM_LOCKLev_OFF
;

689 
TIM_BDTRInSu
->
TIM_DdTime
 = 0x00;

690 
TIM_BDTRInSu
->
TIM_Bak
 = 
TIM_Bak_Dib
;

691 
TIM_BDTRInSu
->
TIM_BakPެy
 = 
TIM_BakPެy_Low
;

692 
TIM_BDTRInSu
->
TIM_AutomicOuut
 = 
TIM_AutomicOuut_Dib
;

693 
	}
}

702 
	$TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

705 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

706 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

707 i(
NewS
 !
DISABLE
)

710 
TIMx
->
BDTR
 |
TIM_BDTR_MOE
;

715 
TIMx
->
BDTR
 &(
ut16_t
)(~((ut16_t)
TIM_BDTR_MOE
));

717 
	}
}

775 
	$TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

777 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

780 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

781 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

782 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

783 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

785 
TIMx
->
CCER
 &(
ut16_t
)(~(ut16_t)
TIM_CCER_CC1E
);

787 
tmpcr
 = 
TIMx
->
CCER
;

789 
tmp2
 = 
TIMx
->
CR2
;

792 
tmpccmrx
 = 
TIMx
->
CCMR1
;

795 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR1_OC1M
));

796 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR1_CC1S
));

799 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

802 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC1P
));

804 
tmpcr
 |
TIM_OCInSu
->
TIM_OCPެy
;

807 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutS
;

809 if((
TIMx
 =
TIM1
|| (TIMx =
TIM15
|| (TIMx =
TIM16
|| (TIMx =
TIM17
))

811 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

812 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

813 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

814 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

817 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC1NP
));

819 
tmpcr
 |
TIM_OCInSu
->
TIM_OCNPެy
;

822 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC1NE
));

824 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutNS
;

827 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS1
));

828 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS1N
));

831 
tmp2
 |
TIM_OCInSu
->
TIM_OCIdS
;

833 
tmp2
 |
TIM_OCInSu
->
TIM_OCNIdS
;

836 
TIMx
->
CR2
 = 
tmp2
;

839 
TIMx
->
CCMR1
 = 
tmpccmrx
;

842 
TIMx
->
CCR1
 = 
TIM_OCInSu
->
TIM_Pul
;

845 
TIMx
->
CCER
 = 
tmpcr
;

846 
	}
}

858 
	$TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

860 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

863 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

864 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

865 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

866 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

868 
TIMx
->
CCER
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC2E
));

871 
tmpcr
 = 
TIMx
->
CCER
;

873 
tmp2
 = 
TIMx
->
CR2
;

876 
tmpccmrx
 = 
TIMx
->
CCMR1
;

879 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR1_OC2M
));

880 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR1_CC2S
));

883 
tmpccmrx
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

886 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC2P
));

888 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 4);

891 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 4);

893 if((
TIMx
 =
TIM1
|| (TIMx =
TIM15
))

896 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

899 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS2
));

902 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 2);

904 i(
TIMx
 =
TIM1
)

907 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

908 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

909 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

912 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC2NP
));

914 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNPެy
 << 4);

917 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC2NE
));

919 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutNS
 << 4);

922 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS2N
));

925 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNIdS
 << 2);

929 
TIMx
->
CR2
 = 
tmp2
;

932 
TIMx
->
CCMR1
 = 
tmpccmrx
;

935 
TIMx
->
CCR2
 = 
TIM_OCInSu
->
TIM_Pul
;

938 
TIMx
->
CCER
 = 
tmpcr
;

939 
	}
}

951 
	$TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

953 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

956 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

957 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

958 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

959 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

961 
TIMx
->
CCER
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC3E
));

964 
tmpcr
 = 
TIMx
->
CCER
;

966 
tmp2
 = 
TIMx
->
CR2
;

969 
tmpccmrx
 = 
TIMx
->
CCMR2
;

972 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR2_OC3M
));

973 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR2_CC3S
));

975 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

978 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC3P
));

980 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 8);

983 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 8);

985 if(
TIMx
 =
TIM1
)

987 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

988 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

989 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

990 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

993 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC3NP
));

995 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNPެy
 << 8);

997 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC3NE
));

1000 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutNS
 << 8);

1002 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS3
));

1003 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS3N
));

1005 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 4);

1007 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNIdS
 << 4);

1010 
TIMx
->
CR2
 = 
tmp2
;

1013 
TIMx
->
CCMR2
 = 
tmpccmrx
;

1016 
TIMx
->
CCR3
 = 
TIM_OCInSu
->
TIM_Pul
;

1019 
TIMx
->
CCER
 = 
tmpcr
;

1020 
	}
}

1032 
	$TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

1034 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

1037 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1038 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

1039 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

1040 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

1042 
TIMx
->
CCER
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC4E
));

1045 
tmpcr
 = 
TIMx
->
CCER
;

1047 
tmp2
 = 
TIMx
->
CR2
;

1050 
tmpccmrx
 = 
TIMx
->
CCMR2
;

1053 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR2_OC4M
));

1054 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR2_CC4S
));

1057 
tmpccmrx
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

1060 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC4P
));

1062 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 12);

1065 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 12);

1067 if(
TIMx
 =
TIM1
)

1069 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

1071 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS4
));

1073 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 6);

1076 
TIMx
->
CR2
 = 
tmp2
;

1079 
TIMx
->
CCMR2
 = 
tmpccmrx
;

1082 
TIMx
->
CCR4
 = 
TIM_OCInSu
->
TIM_Pul
;

1085 
TIMx
->
CCER
 = 
tmpcr
;

1086 
	}
}

1094 
	$TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
)

1097 
TIM_OCInSu
->
TIM_OCMode
 = 
TIM_OCMode_Timg
;

1098 
TIM_OCInSu
->
TIM_OuutS
 = 
TIM_OuutS_Dib
;

1099 
TIM_OCInSu
->
TIM_OuutNS
 = 
TIM_OuutNS_Dib
;

1100 
TIM_OCInSu
->
TIM_Pul
 = 0x0000000;

1101 
TIM_OCInSu
->
TIM_OCPެy
 = 
TIM_OCPެy_High
;

1102 
TIM_OCInSu
->
TIM_OCNPެy
 = 
TIM_OCPެy_High
;

1103 
TIM_OCInSu
->
TIM_OCIdS
 = 
TIM_OCIdS_Ret
;

1104 
TIM_OCInSu
->
TIM_OCNIdS
 = 
TIM_OCNIdS_Ret
;

1105 
	}
}

1131 
	$TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_OCMode
)

1133 
ut32_t
 
tmp
 = 0;

1134 
ut16_t
 
tmp1
 = 0;

1137 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1138 
	`as_m
(
	`IS_TIM_OCM
(
TIM_OCMode
));

1140 
tmp
 = (
ut32_t

TIMx
;

1141 
tmp
 +
CCMR_OFFSET
;

1143 
tmp1
 = 
CCER_CCE_SET
 << (
ut16_t
)
TIM_Chl
;

1146 
TIMx
->
CCER
 &(
ut16_t
~
tmp1
;

1148 if((
TIM_Chl
 =
TIM_Chl_1
||(TIM_Ch=
TIM_Chl_3
))

1150 
tmp
 +(
TIM_Chl
>>1);

1153 *(
__IO
 
ut32_t
 *
tmp
 &(ut32_t)~((ut32_t)
TIM_CCMR1_OC1M
);

1156 *(
__IO
 
ut32_t
 *
tmp
 |
TIM_OCMode
;

1160 
tmp
 +(
ut16_t
)(
TIM_Chl
 - (uint16_t)4)>> (uint16_t)1;

1163 *(
__IO
 
ut32_t
 *
tmp
 &(ut32_t)~((ut32_t)
TIM_CCMR1_OC2M
);

1166 *(
__IO
 
ut32_t
 *
tmp
 |(
ut16_t
)(
TIM_OCMode
 << 8);

1168 
	}
}

1177 
	$TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com1
)

1180 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1183 
TIMx
->
CCR1
 = 
Com1
;

1184 
	}
}

1193 
	$TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com2
)

1196 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1199 
TIMx
->
CCR2
 = 
Com2
;

1200 
	}
}

1208 
	$TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com3
)

1211 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1214 
TIMx
->
CCR3
 = 
Com3
;

1215 
	}
}

1224 
	$TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com4
)

1227 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1230 
TIMx
->
CCR4
 = 
Com4
;

1231 
	}
}

1243 
	$TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1245 
ut16_t
 
tmpccmr1
 = 0;

1247 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1248 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1249 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1251 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC1M
);

1253 
tmpccmr1
 |
TIM_FdAi
;

1255 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1256 
	}
}

1268 
	$TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1270 
ut16_t
 
tmpccmr1
 = 0;

1273 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1274 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1276 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1278 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC2M
);

1280 
tmpccmr1
 |(
ut16_t
)(
TIM_FdAi
 << 8);

1282 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1283 
	}
}

1295 
	$TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1297 
ut16_t
 
tmpccmr2
 = 0;

1300 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1301 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1303 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1305 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC3M
);

1307 
tmpccmr2
 |
TIM_FdAi
;

1309 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1310 
	}
}

1322 
	$TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1324 
ut16_t
 
tmpccmr2
 = 0;

1326 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1327 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1329 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1331 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC4M
);

1333 
tmpccmr2
 |(
ut16_t
)(
TIM_FdAi
 << 8);

1335 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1336 
	}
}

1346 
	$TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

1349 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1350 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1351 i(
NewS
 !
DISABLE
)

1354 
TIMx
->
CR2
 |
TIM_CR2_CCPC
;

1359 
TIMx
->
CR2
 &(
ut16_t
)~((ut16_t)
TIM_CR2_CCPC
);

1361 
	}
}

1374 
	$TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1376 
ut16_t
 
tmpccmr1
 = 0;

1378 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1379 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1381 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1383 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC1PE
);

1385 
tmpccmr1
 |
TIM_OCPld
;

1387 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1388 
	}
}

1400 
	$TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1402 
ut16_t
 
tmpccmr1
 = 0;

1404 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1405 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1407 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1409 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC2PE
);

1411 
tmpccmr1
 |(
ut16_t
)(
TIM_OCPld
 << 8);

1413 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1414 
	}
}

1426 
	$TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1428 
ut16_t
 
tmpccmr2
 = 0;

1431 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1432 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1434 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1436 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC3PE
);

1438 
tmpccmr2
 |
TIM_OCPld
;

1440 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1441 
	}
}

1453 
	$TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1455 
ut16_t
 
tmpccmr2
 = 0;

1458 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1459 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1461 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1463 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC4PE
);

1465 
tmpccmr2
 |(
ut16_t
)(
TIM_OCPld
 << 8);

1467 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1468 
	}
}

1480 
	$TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1482 
ut16_t
 
tmpccmr1
 = 0;

1485 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1486 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1489 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1491 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC1FE
);

1493 
tmpccmr1
 |
TIM_OCFa
;

1495 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1496 
	}
}

1508 
	$TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1510 
ut16_t
 
tmpccmr1
 = 0;

1513 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1514 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1517 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1519 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC2FE
);

1521 
tmpccmr1
 |(
ut16_t
)(
TIM_OCFa
 << 8);

1523 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1524 
	}
}

1536 
	$TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1538 
ut16_t
 
tmpccmr2
 = 0;

1541 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1542 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1545 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1547 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC3FE
);

1549 
tmpccmr2
 |
TIM_OCFa
;

1551 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1552 
	}
}

1564 
	$TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1566 
ut16_t
 
tmpccmr2
 = 0;

1569 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1570 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1573 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1575 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC4FE
);

1577 
tmpccmr2
 |(
ut16_t
)(
TIM_OCFa
 << 8);

1579 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1580 
	}
}

1592 
	$TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1594 
ut16_t
 
tmpccmr1
 = 0;

1597 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1598 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1600 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1602 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC1CE
);

1604 
tmpccmr1
 |
TIM_OCCˬ
;

1606 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1607 
	}
}

1619 
	$TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1621 
ut16_t
 
tmpccmr1
 = 0;

1624 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1625 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1627 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1629 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC2CE
);

1631 
tmpccmr1
 |(
ut16_t
)(
TIM_OCCˬ
 << 8);

1633 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1634 
	}
}

1646 
	$TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1648 
ut16_t
 
tmpccmr2
 = 0;

1651 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1652 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1654 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1656 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC3CE
);

1658 
tmpccmr2
 |
TIM_OCCˬ
;

1660 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1661 
	}
}

1673 
	$TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1675 
ut16_t
 
tmpccmr2
 = 0;

1678 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1679 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1681 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1683 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC4CE
);

1685 
tmpccmr2
 |(
ut16_t
)(
TIM_OCCˬ
 << 8);

1687 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1688 
	}
}

1700 
	$TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1702 
ut16_t
 
tmpcr
 = 0;

1705 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1706 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1708 
tmpcr
 = 
TIMx
->
CCER
;

1710 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC1P
);

1711 
tmpcr
 |
TIM_OCPެy
;

1713 
TIMx
->
CCER
 = 
tmpcr
;

1714 
	}
}

1725 
	$TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1727 
ut16_t
 
tmpcr
 = 0;

1729 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1730 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1732 
tmpcr
 = 
TIMx
->
CCER
;

1734 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC1NP
);

1735 
tmpcr
 |
TIM_OCNPެy
;

1737 
TIMx
->
CCER
 = 
tmpcr
;

1738 
	}
}

1750 
	$TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1752 
ut16_t
 
tmpcr
 = 0;

1755 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1756 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1758 
tmpcr
 = 
TIMx
->
CCER
;

1760 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC2P
);

1761 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 4);

1763 
TIMx
->
CCER
 = 
tmpcr
;

1764 
	}
}

1775 
	$TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1777 
ut16_t
 
tmpcr
 = 0;

1779 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1780 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1782 
tmpcr
 = 
TIMx
->
CCER
;

1784 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC2NP
);

1785 
tmpcr
 |(
ut16_t
)(
TIM_OCNPެy
 << 4);

1787 
TIMx
->
CCER
 = 
tmpcr
;

1788 
	}
}

1800 
	$TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1802 
ut16_t
 
tmpcr
 = 0;

1805 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1806 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1808 
tmpcr
 = 
TIMx
->
CCER
;

1810 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC3P
);

1811 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 8);

1813 
TIMx
->
CCER
 = 
tmpcr
;

1814 
	}
}

1825 
	$TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1827 
ut16_t
 
tmpcr
 = 0;

1830 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1831 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1833 
tmpcr
 = 
TIMx
->
CCER
;

1835 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC3NP
);

1836 
tmpcr
 |(
ut16_t
)(
TIM_OCNPެy
 << 8);

1838 
TIMx
->
CCER
 = 
tmpcr
;

1839 
	}
}

1851 
	$TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1853 
ut16_t
 
tmpcr
 = 0;

1856 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1857 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1859 
tmpcr
 = 
TIMx
->
CCER
;

1861 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC4P
);

1862 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 12);

1864 
TIMx
->
CCER
 = 
tmpcr
;

1865 
	}
}

1877 
	$TIM_SeOCREFCˬ
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCRenCˬ
)

1880 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1881 
	`as_m
(
	`TIM_OCREFERENCECECLEAR_SOURCE
(
TIM_OCRenCˬ
));

1884 
TIMx
->
SMCR
 &(
ut16_t
)~((ut16_t)
TIM_SMCR_OCCS
);

1885 
TIMx
->
SMCR
 |
TIM_OCRenCˬ
;

1886 
	}
}

1902 
	$TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
)

1904 
ut16_t
 
tmp
 = 0;

1907 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1908 
	`as_m
(
	`IS_TIM_CCX
(
TIM_CCx
));

1910 
tmp
 = 
CCER_CCE_SET
 << 
TIM_Chl
;

1913 
TIMx
->
CCER
 &(
ut16_t
)~ 
tmp
;

1916 
TIMx
->
CCER
 |(
ut16_t
)(
TIM_CCx
 << 
TIM_Chl
);

1917 
	}
}

1931 
	$TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
)

1933 
ut16_t
 
tmp
 = 0;

1936 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1937 
	`as_m
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_Chl
));

1938 
	`as_m
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

1940 
tmp
 = 
CCER_CCNE_SET
 << 
TIM_Chl
;

1943 
TIMx
->
CCER
 &(
ut16_t
~
tmp
;

1946 
TIMx
->
CCER
 |(
ut16_t
)(
TIM_CCxN
 << 
TIM_Chl
);

1947 
	}
}

1956 
	$TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

1959 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1960 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1961 i(
NewS
 !
DISABLE
)

1964 
TIMx
->
CR2
 |
TIM_CR2_CCUS
;

1969 
TIMx
->
CR2
 &(
ut16_t
)~((ut16_t)
TIM_CR2_CCUS
);

1971 
	}
}

2033 
	$TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

2036 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2037 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_ICInSu
->
TIM_Chl
));

2038 
	`as_m
(
	`IS_TIM_IC_SELECTION
(
TIM_ICInSu
->
TIM_ICSei
));

2039 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICInSu
->
TIM_ICPsr
));

2040 
	`as_m
(
	`IS_TIM_IC_FILTER
(
TIM_ICInSu
->
TIM_ICFr
));

2041 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICInSu
->
TIM_ICPެy
));

2043 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

2045 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2047 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

2048 
TIM_ICInSu
->
TIM_ICSei
,

2049 
TIM_ICInSu
->
TIM_ICFr
);

2051 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2053 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_2
)

2055 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2057 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

2058 
TIM_ICInSu
->
TIM_ICSei
,

2059 
TIM_ICInSu
->
TIM_ICFr
);

2061 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2063 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_3
)

2065 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2067 
	`TI3_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

2068 
TIM_ICInSu
->
TIM_ICSei
,

2069 
TIM_ICInSu
->
TIM_ICFr
);

2071 
	`TIM_SIC3Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2075 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2077 
	`TI4_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

2078 
TIM_ICInSu
->
TIM_ICSei
,

2079 
TIM_ICInSu
->
TIM_ICFr
);

2081 
	`TIM_SIC4Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2083 
	}
}

2091 
	$TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
)

2094 
TIM_ICInSu
->
TIM_Chl
 = 
TIM_Chl_1
;

2095 
TIM_ICInSu
->
TIM_ICPެy
 = 
TIM_ICPެy_Risg
;

2096 
TIM_ICInSu
->
TIM_ICSei
 = 
TIM_ICSei_DeTI
;

2097 
TIM_ICInSu
->
TIM_ICPsr
 = 
TIM_ICPSC_DIV1
;

2098 
TIM_ICInSu
->
TIM_ICFr
 = 0x00;

2099 
	}
}

2111 
	$TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

2113 
ut16_t
 
icposެy
 = 
TIM_ICPެy_Risg
;

2114 
ut16_t
 
icposei
 = 
TIM_ICSei_DeTI
;

2116 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2118 i(
TIM_ICInSu
->
TIM_ICPެy
 =
TIM_ICPެy_Risg
)

2120 
icposެy
 = 
TIM_ICPެy_Flg
;

2124 
icposެy
 = 
TIM_ICPެy_Risg
;

2127 i(
TIM_ICInSu
->
TIM_ICSei
 =
TIM_ICSei_DeTI
)

2129 
icposei
 = 
TIM_ICSei_IndeTI
;

2133 
icposei
 = 
TIM_ICSei_DeTI
;

2135 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

2138 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

2139 
TIM_ICInSu
->
TIM_ICFr
);

2141 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2143 
	`TI2_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

2145 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2150 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

2151 
TIM_ICInSu
->
TIM_ICFr
);

2153 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2155 
	`TI1_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

2157 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2159 
	}
}

2167 
ut32_t
 
	$TIM_GCtu1
(
TIM_TyDef
* 
TIMx
)

2170 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2173  
TIMx
->
CCR1
;

2174 
	}
}

2181 
ut32_t
 
	$TIM_GCtu2
(
TIM_TyDef
* 
TIMx
)

2184 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2187  
TIMx
->
CCR2
;

2188 
	}
}

2196 
ut32_t
 
	$TIM_GCtu3
(
TIM_TyDef
* 
TIMx
)

2199 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2202  
TIMx
->
CCR3
;

2203 
	}
}

2211 
ut32_t
 
	$TIM_GCtu4
(
TIM_TyDef
* 
TIMx
)

2214 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2217  
TIMx
->
CCR4
;

2218 
	}
}

2232 
	$TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2235 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2236 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2239 
TIMx
->
CCMR1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_IC1PSC
);

2241 
TIMx
->
CCMR1
 |
TIM_ICPSC
;

2242 
	}
}

2256 
	$TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2259 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2260 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2263 
TIMx
->
CCMR1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_IC2PSC
);

2265 
TIMx
->
CCMR1
 |(
ut16_t
)(
TIM_ICPSC
 << 8);

2266 
	}
}

2280 
	$TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2283 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2284 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2287 
TIMx
->
CCMR2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_IC3PSC
);

2289 
TIMx
->
CCMR2
 |
TIM_ICPSC
;

2290 
	}
}

2304 
	$TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2307 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2308 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2311 
TIMx
->
CCMR2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_IC4PSC
);

2313 
TIMx
->
CCMR2
 |(
ut16_t
)(
TIM_ICPSC
 << 8);

2314 
	}
}

2359 
	$TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
)

2362 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2363 
	`as_m
(
	`IS_TIM_IT
(
TIM_IT
));

2364 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2366 i(
NewS
 !
DISABLE
)

2369 
TIMx
->
DIER
 |
TIM_IT
;

2374 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_IT
;

2376 
	}
}

2401 
	$TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
)

2404 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2405 
	`as_m
(
	`IS_TIM_EVENT_SOURCE
(
TIM_EvtSour
));

2407 
TIMx
->
EGR
 = 
TIM_EvtSour
;

2408 
	}
}

2439 
FgStus
 
	$TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
)

2441 
ITStus
 
bus
 = 
RESET
;

2444 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2445 
	`as_m
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

2447 i((
TIMx
->
SR
 & 
TIM_FLAG
!(
ut16_t
)
RESET
)

2449 
bus
 = 
SET
;

2453 
bus
 = 
RESET
;

2455  
bus
;

2456 
	}
}

2488 
	$TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
)

2491 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2492 
	`as_m
(
	`IS_TIM_CLEAR_FLAG
(
TIM_FLAG
));

2495 
TIMx
->
SR
 = (
ut16_t
)~
TIM_FLAG
;

2496 
	}
}

2523 
ITStus
 
	$TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

2525 
ITStus
 
bus
 = 
RESET
;

2526 
ut16_t
 
us
 = 0x0, 
ab
 = 0x0;

2529 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2530 
	`as_m
(
	`IS_TIM_GET_IT
(
TIM_IT
));

2532 
us
 = 
TIMx
->
SR
 & 
TIM_IT
;

2534 
ab
 = 
TIMx
->
DIER
 & 
TIM_IT
;

2535 i((
us
 !(
ut16_t
)
RESET
&& (
ab
 != (uint16_t)RESET))

2537 
bus
 = 
SET
;

2541 
bus
 = 
RESET
;

2543  
bus
;

2544 
	}
}

2571 
	$TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

2574 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2575 
	`as_m
(
	`IS_TIM_IT
(
TIM_IT
));

2578 
TIMx
->
SR
 = (
ut16_t
)~
TIM_IT
;

2579 
	}
}

2609 
	$TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
)

2612 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2613 
	`as_m
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa
));

2614 
	`as_m
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABurLgth
));

2616 
TIMx
->
DCR
 = 
TIM_DMABa
 | 
TIM_DMABurLgth
;

2617 
	}
}

2638 
	$TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
)

2641 
	`as_m
(
	`IS_TIM_LIST10_PERIPH
(
TIMx
));

2642 
	`as_m
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASour
));

2643 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2645 i(
NewS
 !
DISABLE
)

2648 
TIMx
->
DIER
 |
TIM_DMASour
;

2653 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_DMASour
;

2655 
	}
}

2665 
	$TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2668 
	`as_m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2669 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2671 i(
NewS
 !
DISABLE
)

2674 
TIMx
->
CR2
 |
TIM_CR2_CCDS
;

2679 
TIMx
->
CR2
 &(
ut16_t
)~((ut16_t)
TIM_CR2_CCDS
);

2681 
	}
}

2705 
	$TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
)

2708 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2710 
TIMx
->
SMCR
 &(
ut16_t
)(~((ut16_t)
TIM_SMCR_SMS
));

2711 
	}
}

2725 
	$TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

2728 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2729 
	`as_m
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

2731 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_IutTriggSour
);

2733 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

2734 
	}
}

2753 
	$TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

2754 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
)

2757 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2758 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPެy
));

2759 
	`as_m
(
	`IS_TIM_IC_FILTER
(
ICFr
));

2762 i(
TIM_TIxExCLKSour
 =
TIM_TIxExCLK1Sour_TI2
)

2764 
	`TI2_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

2768 
	`TI1_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

2771 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_TIxExCLKSour
);

2773 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

2774 
	}
}

2794 
	$TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

2795 
ut16_t
 
ExtTRGFr
)

2797 
ut16_t
 
tmpsm
 = 0;

2800 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2801 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

2802 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

2803 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

2806 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

2809 
tmpsm
 = 
TIMx
->
SMCR
;

2811 
tmpsm
 &(
ut16_t
)(~((ut16_t)
TIM_SMCR_SMS
));

2813 
tmpsm
 |
TIM_SveMode_Ex1
;

2815 
tmpsm
 &(
ut16_t
)(~((ut16_t)
TIM_SMCR_TS
));

2816 
tmpsm
 |
TIM_TS_ETRF
;

2818 
TIMx
->
SMCR
 = 
tmpsm
;

2819 
	}
}

2839 
	$TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

2840 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

2843 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2844 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

2845 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

2846 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

2849 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

2851 
TIMx
->
SMCR
 |
TIM_SMCR_ECE
;

2852 
	}
}

2905 
	$TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

2907 
ut16_t
 
tmpsm
 = 0;

2910 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2911 
	`as_m
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

2914 
tmpsm
 = 
TIMx
->
SMCR
;

2916 
tmpsm
 &(
ut16_t
)(~((ut16_t)
TIM_SMCR_TS
));

2918 
tmpsm
 |
TIM_IutTriggSour
;

2920 
TIMx
->
SMCR
 = 
tmpsm
;

2921 
	}
}

2947 
	$TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
)

2950 
	`as_m
(
	`IS_TIM_LIST9_PERIPH
(
TIMx
));

2951 
	`as_m
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSour
));

2954 
TIMx
->
CR2
 &(
ut16_t
)~((ut16_t)
TIM_CR2_MMS
);

2956 
TIMx
->
CR2
 |
TIM_TRGOSour
;

2957 
	}
}

2972 
	$TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_SveMode
)

2975 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2976 
	`as_m
(
	`IS_TIM_SLAVE_MODE
(
TIM_SveMode
));

2979 
TIMx
->
SMCR
 &(
ut16_t
)~((ut16_t)
TIM_SMCR_SMS
);

2981 
TIMx
->
SMCR
 |
TIM_SveMode
;

2982 
	}
}

2995 
	$TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
)

2998 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2999 
	`as_m
(
	`IS_TIM_MSM_STATE
(
TIM_MaSveMode
));

3002 
TIMx
->
SMCR
 &(
ut16_t
)~((ut16_t)
TIM_SMCR_MSM
);

3005 
TIMx
->
SMCR
 |
TIM_MaSveMode
;

3006 
	}
}

3026 
	$TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

3027 
ut16_t
 
ExtTRGFr
)

3029 
ut16_t
 
tmpsm
 = 0;

3032 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

3033 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

3034 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

3035 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

3037 
tmpsm
 = 
TIMx
->
SMCR
;

3039 
tmpsm
 &
SMCR_ETR_MASK
;

3041 
tmpsm
 |(
ut16_t
)(
TIM_ExtTRGPsr
 | (ut16_t)(
TIM_ExtTRGPެy
 | (ut16_t)(
ExtTRGFr
 << (uint16_t)8)));

3043 
TIMx
->
SMCR
 = 
tmpsm
;

3044 
	}
}

3082 
	$TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

3083 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
)

3085 
ut16_t
 
tmpsm
 = 0;

3086 
ut16_t
 
tmpccmr1
 = 0;

3087 
ut16_t
 
tmpcr
 = 0;

3090 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

3091 
	`as_m
(
	`IS_TIM_ENCODER_MODE
(
TIM_EncodMode
));

3092 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1Pެy
));

3093 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2Pެy
));

3096 
tmpsm
 = 
TIMx
->
SMCR
;

3098 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3100 
tmpcr
 = 
TIMx
->
CCER
;

3102 
tmpsm
 &(
ut16_t
)(~((ut16_t)
TIM_SMCR_SMS
));

3103 
tmpsm
 |
TIM_EncodMode
;

3105 
tmpccmr1
 &(
ut16_t
)(((ut16_t)~((ut16_t)
TIM_CCMR1_CC1S
)& (ut16_t)(~((ut16_t)
TIM_CCMR1_CC2S
)));

3106 
tmpccmr1
 |
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

3108 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
)& (ut16_t)~((ut16_t)(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
));

3109 
tmpcr
 |(
ut16_t
)(
TIM_IC1Pެy
 | (ut16_t)(
TIM_IC2Pެy
 << (uint16_t)4));

3111 
TIMx
->
SMCR
 = 
tmpsm
;

3113 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3115 
TIMx
->
CCER
 = 
tmpcr
;

3116 
	}
}

3126 
	$TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

3129 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

3130 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

3132 i(
NewS
 !
DISABLE
)

3135 
TIMx
->
CR2
 |
TIM_CR2_TI1S
;

3140 
TIMx
->
CR2
 &(
ut16_t
)~((ut16_t)
TIM_CR2_TI1S
);

3142 
	}
}

3172 
	$TIM_RemCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Rem
)

3175 
	`as_m
(
	`IS_TIM_LIST11_PERIPH
(
TIMx
));

3176 
	`as_m
(
	`IS_TIM_REMAP
(
TIM_Rem
));

3179 
TIMx
->
OR
 = 
TIM_Rem
;

3180 
	}
}

3203 
	$TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3204 
ut16_t
 
TIM_ICFr
)

3206 
ut16_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0;

3208 
TIMx
->
CCER
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC1E
);

3209 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3210 
tmpcr
 = 
TIMx
->
CCER
;

3212 
tmpccmr1
 &(
ut16_t
)(((ut16_t)~((ut16_t)
TIM_CCMR1_CC1S
)& ((ut16_t)~((ut16_t)
TIM_CCMR1_IC1F
)));

3213 
tmpccmr1
 |(
ut16_t
)(
TIM_ICSei
 | (ut16_t)(
TIM_ICFr
 << (uint16_t)4));

3216 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
));

3217 
tmpcr
 |(
ut16_t
)(
TIM_ICPެy
 | (ut16_t)
TIM_CCER_CC1E
);

3219 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3220 
TIMx
->
CCER
 = 
tmpcr
;

3221 
	}
}

3240 
	$TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3241 
ut16_t
 
TIM_ICFr
)

3243 
ut16_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3245 
TIMx
->
CCER
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC2E
);

3246 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3247 
tmpcr
 = 
TIMx
->
CCER
;

3248 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 4);

3250 
tmpccmr1
 &(
ut16_t
)(((ut16_t)~((ut16_t)
TIM_CCMR1_CC2S
)& ((ut16_t)~((ut16_t)
TIM_CCMR1_IC2F
)));

3251 
tmpccmr1
 |(
ut16_t
)(
TIM_ICFr
 << 12);

3252 
tmpccmr1
 |(
ut16_t
)(
TIM_ICSei
 << 8);

3254 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
));

3255 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC2E
);

3257 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

3258 
TIMx
->
CCER
 = 
tmpcr
;

3259 
	}
}

3278 
	$TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3279 
ut16_t
 
TIM_ICFr
)

3281 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3283 
TIMx
->
CCER
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC3E
);

3284 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3285 
tmpcr
 = 
TIMx
->
CCER
;

3286 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 8);

3288 
tmpccmr2
 &(
ut16_t
)(((ut16_t)~((ut16_t)
TIM_CCMR2_CC3S
)& ((ut16_t)~((ut16_t)
TIM_CCMR2_IC3F
)));

3289 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 | (ut16_t)(
TIM_ICFr
 << (uint16_t)4));

3291 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
));

3292 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC3E
);

3294 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3295 
TIMx
->
CCER
 = 
tmpcr
;

3296 
	}
}

3315 
	$TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3316 
ut16_t
 
TIM_ICFr
)

3318 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3321 
TIMx
->
CCER
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC4E
);

3322 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3323 
tmpcr
 = 
TIMx
->
CCER
;

3324 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 12);

3326 
tmpccmr2
 &(
ut16_t
)((ut16_t)(~(ut16_t)
TIM_CCMR2_CC4S
& ((ut16_t)~((ut16_t)
TIM_CCMR2_IC4F
)));

3327 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 << 8);

3328 
tmpccmr2
 |(
ut16_t
)(
TIM_ICFr
 << 12);

3330 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
));

3331 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC4E
);

3333 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3334 
TIMx
->
CCER
 = 
tmpcr
;

3335 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_usart.c

81 
	~"m32f0xx_u.h
"

82 
	~"m32f0xx_rcc.h
"

97 
	#CR1_CLEAR_MASK
 ((
ut32_t
)(
USART_CR1_M
 | 
USART_CR1_PCE
 | \

98 
USART_CR1_PS
 | 
USART_CR1_TE
 | \

99 
USART_CR1_RE
))

	)

102 
	#CR2_CLOCK_CLEAR_MASK
 ((
ut32_t
)(
USART_CR2_CLKEN
 | 
USART_CR2_CPOL
 | \

103 
USART_CR2_CPHA
 | 
USART_CR2_LBCL
))

	)

106 
	#CR3_CLEAR_MASK
 ((
ut32_t
)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
))

	)

109 
	#IT_MASK
 ((
ut32_t
)0x000000FF)

	)

174 
	$USART_DeIn
(
USART_TyDef
* 
USARTx
)

177 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

179 i(
USARTx
 =
USART1
)

181 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
ENABLE
);

182 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
DISABLE
);

184 i(
USARTx
 =
USART2
)

186 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
ENABLE
);

187 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
DISABLE
);

189 i(
USARTx
 =
USART3
)

191 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
ENABLE
);

192 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
DISABLE
);

196 i(
USARTx
 =
USART4
)

198 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART4
, 
ENABLE
);

199 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART4
, 
DISABLE
);

202 
	}
}

214 
	$USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
)

216 
ut32_t
 
divid
 = 0, 
bock
 = 0, 
tmeg
 = 0;

217 
RCC_ClocksTyDef
 
RCC_ClocksStus
;

220 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

221 
	`as_m
(
	`IS_USART_BAUDRATE
(
USART_InSu
->
USART_BaudRe
));

222 
	`as_m
(
	`IS_USART_WORD_LENGTH
(
USART_InSu
->
USART_WdLgth
));

223 
	`as_m
(
	`IS_USART_STOPBITS
(
USART_InSu
->
USART_StBs
));

224 
	`as_m
(
	`IS_USART_PARITY
(
USART_InSu
->
USART_Py
));

225 
	`as_m
(
	`IS_USART_MODE
(
USART_InSu
->
USART_Mode
));

226 
	`as_m
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_InSu
->
USART_HdweFlowCڌ
));

229 
USARTx
->
CR1
 &(
ut32_t
)~((ut32_t)
USART_CR1_UE
);

232 
tmeg
 = 
USARTx
->
CR2
;

234 
tmeg
 &(
ut32_t
)~((ut32_t)
USART_CR2_STOP
);

238 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_StBs
;

241 
USARTx
->
CR2
 = 
tmeg
;

244 
tmeg
 = 
USARTx
->
CR1
;

246 
tmeg
 &(
ut32_t
)~((ut32_t)
CR1_CLEAR_MASK
);

252 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_WdLgth
 | USART_InSu->
USART_Py
 |

253 
USART_InSu
->
USART_Mode
;

256 
USARTx
->
CR1
 = 
tmeg
;

259 
tmeg
 = 
USARTx
->
CR3
;

261 
tmeg
 &(
ut32_t
)~((ut32_t)
CR3_CLEAR_MASK
);

265 
tmeg
 |
USART_InSu
->
USART_HdweFlowCڌ
;

268 
USARTx
->
CR3
 = 
tmeg
;

272 
	`RCC_GClocksFq
(&
RCC_ClocksStus
);

274 i(
USARTx
 =
USART1
)

276 
bock
 = 
RCC_ClocksStus
.
USART1CLK_Fqucy
;

278 i(
USARTx
 =
USART2
)

280 
bock
 = 
RCC_ClocksStus
.
USART2CLK_Fqucy
;

284 
bock
 = 
RCC_ClocksStus
.
PCLK_Fqucy
;

288 i((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

291 
divid
 = (
ut32_t
)((2 * 
bock
/ (
USART_InSu
->
USART_BaudRe
));

292 
tmeg
 = (
ut32_t
)((2 * 
bock
% (
USART_InSu
->
USART_BaudRe
));

297 
divid
 = (
ut32_t
)((
bock
/ (
USART_InSu
->
USART_BaudRe
));

298 
tmeg
 = (
ut32_t
)((
bock
% (
USART_InSu
->
USART_BaudRe
));

302 i(
tmeg
 >(
USART_InSu
->
USART_BaudRe
) / 2)

304 
divid
++;

308 i((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

311 
tmeg
 = (
divid
 & (
ut16_t
)0x000F) >> 1;

314 
divid
 = (divid & (
ut16_t
)0xFFF0| 
tmeg
;

318 
USARTx
->
BRR
 = (
ut16_t
)
divid
;

319 
	}
}

327 
	$USART_SuIn
(
USART_InTyDef
* 
USART_InSu
)

330 
USART_InSu
->
USART_BaudRe
 = 9600;

331 
USART_InSu
->
USART_WdLgth
 = 
USART_WdLgth_8b
;

332 
USART_InSu
->
USART_StBs
 = 
USART_StBs_1
;

333 
USART_InSu
->
USART_Py
 = 
USART_Py_No
 ;

334 
USART_InSu
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

335 
USART_InSu
->
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

336 
	}
}

349 
	$USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
)

351 
ut32_t
 
tmeg
 = 0;

353 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

354 
	`as_m
(
	`IS_USART_CLOCK
(
USART_ClockInSu
->
USART_Clock
));

355 
	`as_m
(
	`IS_USART_CPOL
(
USART_ClockInSu
->
USART_CPOL
));

356 
	`as_m
(
	`IS_USART_CPHA
(
USART_ClockInSu
->
USART_CPHA
));

357 
	`as_m
(
	`IS_USART_LASTBIT
(
USART_ClockInSu
->
USART_LaB
));

359 
tmeg
 = 
USARTx
->
CR2
;

361 
tmeg
 &(
ut32_t
)~((ut32_t)
CR2_CLOCK_CLEAR_MASK
);

367 
tmeg
 |(
ut32_t
)(
USART_ClockInSu
->
USART_Clock
 | USART_ClockInSu->
USART_CPOL
 |

368 
USART_ClockInSu
->
USART_CPHA
 | USART_ClockInSu->
USART_LaB
);

370 
USARTx
->
CR2
 = 
tmeg
;

371 
	}
}

379 
	$USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
)

382 
USART_ClockInSu
->
USART_Clock
 = 
USART_Clock_Dib
;

383 
USART_ClockInSu
->
USART_CPOL
 = 
USART_CPOL_Low
;

384 
USART_ClockInSu
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

385 
USART_ClockInSu
->
USART_LaB
 = 
USART_LaB_Dib
;

386 
	}
}

397 
	$USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

400 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

401 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

403 i(
NewS
 !
DISABLE
)

406 
USARTx
->
CR1
 |
USART_CR1_UE
;

411 
USARTx
->
CR1
 &(
ut32_t
)~((ut32_t)
USART_CR1_UE
);

413 
	}
}

428 
	$USART_DeiModeCmd
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DeiMode
, 
FuniڮS
 
NewS
)

431 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

432 
	`as_m
(
	`IS_USART_MODE
(
USART_DeiMode
));

433 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

435 i(
NewS
 !
DISABLE
)

439 
USARTx
->
CR1
 |
USART_DeiMode
;

445 
USARTx
->
CR1
 &(
ut32_t
)~
USART_DeiMode
;

447 
	}
}

460 
	$USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

463 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

464 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

466 i(
NewS
 !
DISABLE
)

469 
USARTx
->
CR1
 |
USART_CR1_OVER8
;

474 
USARTx
->
CR1
 &(
ut32_t
)~((ut32_t)
USART_CR1_OVER8
);

476 
	}
}

488 
	$USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

491 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

492 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

494 i(
NewS
 !
DISABLE
)

497 
USARTx
->
CR3
 |
USART_CR3_ONEBIT
;

502 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_ONEBIT
);

504 
	}
}

518 
	$USART_MSBFCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

521 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

522 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

524 i(
NewS
 !
DISABLE
)

528 
USARTx
->
CR2
 |
USART_CR2_MSBFIRST
;

534 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_MSBFIRST
);

536 
	}
}

552 
	$USART_DaInvCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

555 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

556 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

558 i(
NewS
 !
DISABLE
)

562 
USARTx
->
CR2
 |
USART_CR2_DATAINV
;

568 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_DATAINV
);

570 
	}
}

588 
	$USART_InvPCmd
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_InvP
, 
FuniڮS
 
NewS
)

591 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

592 
	`as_m
(
	`IS_USART_INVERSTION_PIN
(
USART_InvP
));

593 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

595 i(
NewS
 !
DISABLE
)

599 
USARTx
->
CR2
 |
USART_InvP
;

605 
USARTx
->
CR2
 &(
ut32_t
)~
USART_InvP
;

607 
	}
}

621 
	$USART_SWAPPCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

624 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

625 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

627 i(
NewS
 !
DISABLE
)

630 
USARTx
->
CR2
 |
USART_CR2_SWAP
;

635 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_SWAP
);

637 
	}
}

646 
	$USART_ReivTimeOutCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

649 
	`as_m
(
	`IS_USART_12_PERIPH
(
USARTx
));

650 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

652 i(
NewS
 !
DISABLE
)

656 
USARTx
->
CR2
 |
USART_CR2_RTOEN
;

662 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_RTOEN
);

664 
	}
}

673 
	$USART_SReivTimeOut
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_ReivTimeOut
)

676 
	`as_m
(
	`IS_USART_12_PERIPH
(
USARTx
));

677 
	`as_m
(
	`IS_USART_TIMEOUT
(
USART_ReivTimeOut
));

681 
USARTx
->
RTOR
 &(
ut32_t
)~((ut32_t)
USART_RTOR_RTO
);

684 
USARTx
->
RTOR
 |
USART_ReivTimeOut
;

685 
	}
}

696 
	$USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
)

699 
	`as_m
(
	`IS_USART_12_PERIPH
(
USARTx
));

702 
USARTx
->
GTPR
 &
USART_GTPR_GT
;

704 
USARTx
->
GTPR
 |
USART_Psr
;

705 
	}
}

744 
	$USART_STOPModeCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

747 
	`as_m
(
	`IS_USART_12_PERIPH
(
USARTx
));

748 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

750 i(
NewS
 !
DISABLE
)

754 
USARTx
->
CR1
 |
USART_CR1_UESM
;

760 
USARTx
->
CR1
 &(
ut32_t
)~((ut32_t)
USART_CR1_UESM
);

762 
	}
}

777 
	$USART_StModeWakeUpSourCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_WakeUpSour
)

780 
	`as_m
(
	`IS_USART_12_PERIPH
(
USARTx
));

781 
	`as_m
(
	`IS_USART_STOPMODE_WAKEUPSOURCE
(
USART_WakeUpSour
));

783 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_WUS
);

784 
USARTx
->
CR3
 |
USART_WakeUpSour
;

785 
	}
}

828 
	$USART_AutoBaudReCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

831 
	`as_m
(
	`IS_USART_12_PERIPH
(
USARTx
));

832 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

834 i(
NewS
 !
DISABLE
)

838 
USARTx
->
CR2
 |
USART_CR2_ABREN
;

844 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_ABREN
);

846 
	}
}

859 
	$USART_AutoBaudReCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_AutoBaudRe
)

862 
	`as_m
(
	`IS_USART_12_PERIPH
(
USARTx
));

863 
	`as_m
(
	`IS_USART_AUTOBAUDRATE_MODE
(
USART_AutoBaudRe
));

865 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_ABRMODE
);

866 
USARTx
->
CR2
 |
USART_AutoBaudRe
;

867 
	}
}

903 
	$USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
)

906 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

907 
	`as_m
(
	`IS_USART_DATA
(
Da
));

910 
USARTx
->
TDR
 = (
Da
 & (
ut16_t
)0x01FF);

911 
	}
}

920 
ut16_t
 
	$USART_ReiveDa
(
USART_TyDef
* 
USARTx
)

923 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

926  (
ut16_t
)(
USARTx
->
RDR
 & (uint16_t)0x01FF);

927 
	}
}

971 
	$USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
)

974 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

977 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_ADD
);

979 
USARTx
->
CR2
 |=((
ut32_t
)
USART_Addss
 << (uint32_t)0x18);

980 
	}
}

991 
	$USART_MuModeCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

994 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

995 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

997 i(
NewS
 !
DISABLE
)

1000 
USARTx
->
CR1
 |
USART_CR1_MME
;

1005 
USARTx
->
CR1
 &(
ut32_t
)~((ut32_t)
USART_CR1_MME
);

1007 
	}
}

1020 
	$USART_MuModeWakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_WakeUp
)

1023 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1024 
	`as_m
(
	`IS_USART_MUTEMODE_WAKEUP
(
USART_WakeUp
));

1026 
USARTx
->
CR1
 &(
ut32_t
)~((ut32_t)
USART_CR1_WAKE
);

1027 
USARTx
->
CR1
 |
USART_WakeUp
;

1028 
	}
}

1041 
	$USART_AddssDeiCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_AddssLgth
)

1044 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1045 
	`as_m
(
	`IS_USART_ADDRESS_DETECTION
(
USART_AddssLgth
));

1047 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_ADDM7
);

1048 
USARTx
->
CR2
 |
USART_AddssLgth
;

1049 
	}
}

1106 
	$USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_LINBakDeLgth
)

1109 
	`as_m
(
	`IS_USART_12_PERIPH
(
USARTx
));

1110 
	`as_m
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINBakDeLgth
));

1112 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_LBDL
);

1113 
USARTx
->
CR2
 |
USART_LINBakDeLgth
;

1114 
	}
}

1125 
	$USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

1128 
	`as_m
(
	`IS_USART_12_PERIPH
(
USARTx
));

1129 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1131 i(
NewS
 !
DISABLE
)

1134 
USARTx
->
CR2
 |
USART_CR2_LINEN
;

1139 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_LINEN
);

1141 
	}
}

1183 
	$USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

1186 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1187 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1189 i(
NewS
 !
DISABLE
)

1192 
USARTx
->
CR3
 |
USART_CR3_HDSEL
;

1197 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_HDSEL
);

1199 
	}
}

1265 
	$USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
)

1268 
	`as_m
(
	`IS_USART_12_PERIPH
(
USARTx
));

1271 
USARTx
->
GTPR
 &
USART_GTPR_PSC
;

1273 
USARTx
->
GTPR
 |(
ut16_t
)((ut16_t)
USART_GudTime
 << 0x08);

1274 
	}
}

1285 
	$USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

1288 
	`as_m
(
	`IS_USART_12_PERIPH
(
USARTx
));

1289 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1290 i(
NewS
 !
DISABLE
)

1293 
USARTx
->
CR3
 |
USART_CR3_SCEN
;

1298 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_SCEN
);

1300 
	}
}

1311 
	$USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

1314 
	`as_m
(
	`IS_USART_12_PERIPH
(
USARTx
));

1315 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1316 i(
NewS
 !
DISABLE
)

1319 
USARTx
->
CR3
 |
USART_CR3_NACK
;

1324 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_NACK
);

1326 
	}
}

1336 
	$USART_SAutoRryCou
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_AutoCou
)

1339 
	`as_m
(
	`IS_USART_12_PERIPH
(
USARTx
));

1340 
	`as_m
(
	`IS_USART_AUTO_RETRY_COUNTER
(
USART_AutoCou
));

1342 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_SCARCNT
);

1344 
USARTx
->
CR3
 |(
ut32_t
)((ut32_t)
USART_AutoCou
 << 0x11);

1345 
	}
}

1355 
	$USART_SBlockLgth
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_BlockLgth
)

1358 
	`as_m
(
	`IS_USART_12_PERIPH
(
USARTx
));

1361 
USARTx
->
RTOR
 &(
ut32_t
)~((ut32_t)
USART_RTOR_BLEN
);

1363 
USARTx
->
RTOR
 |(
ut32_t
)((ut32_t)
USART_BlockLgth
 << 0x18);

1364 
	}
}

1419 
	$USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_IrDAMode
)

1422 
	`as_m
(
	`IS_USART_12_PERIPH
(
USARTx
));

1423 
	`as_m
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

1425 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_IRLP
);

1426 
USARTx
->
CR3
 |
USART_IrDAMode
;

1427 
	}
}

1438 
	$USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

1441 
	`as_m
(
	`IS_USART_12_PERIPH
(
USARTx
));

1442 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1444 i(
NewS
 !
DISABLE
)

1447 
USARTx
->
CR3
 |
USART_CR3_IREN
;

1452 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_IREN
);

1454 
	}
}

1497 
	$USART_DECmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

1500 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1501 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1502 i(
NewS
 !
DISABLE
)

1505 
USARTx
->
CR3
 |
USART_CR3_DEM
;

1510 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_DEM
);

1512 
	}
}

1525 
	$USART_DEPެyCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DEPެy
)

1528 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1529 
	`as_m
(
	`IS_USART_DE_POLARITY
(
USART_DEPެy
));

1531 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_DEP
);

1532 
USARTx
->
CR3
 |
USART_DEPެy
;

1533 
	}
}

1544 
	$USART_SDEAsiTime
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DEAsiTime
)

1547 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1548 
	`as_m
(
	`IS_USART_DE_ASSERTION_DEASSERTION_TIME
(
USART_DEAsiTime
));

1551 
USARTx
->
CR1
 &(
ut32_t
)~((ut32_t)
USART_CR1_DEAT
);

1553 
USARTx
->
CR1
 |=((
ut32_t
)
USART_DEAsiTime
 << (uint32_t)0x15);

1554 
	}
}

1565 
	$USART_SDEDsiTime
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DEDsiTime
)

1568 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1569 
	`as_m
(
	`IS_USART_DE_ASSERTION_DEASSERTION_TIME
(
USART_DEDsiTime
));

1572 
USARTx
->
CR1
 &(
ut32_t
)~((ut32_t)
USART_CR1_DEDT
);

1574 
USARTx
->
CR1
 |=((
ut32_t
)
USART_DEDsiTime
 << (uint32_t)0x10);

1575 
	}
}

1613 
	$USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
)

1616 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1617 
	`as_m
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

1618 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1620 i(
NewS
 !
DISABLE
)

1624 
USARTx
->
CR3
 |
USART_DMAReq
;

1630 
USARTx
->
CR3
 &(
ut32_t
)~
USART_DMAReq
;

1632 
	}
}

1647 
	$USART_DMAReiECfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DMAOnE
)

1650 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1651 
	`as_m
(
	`IS_USART_DMAONERROR
(
USART_DMAOnE
));

1654 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_DDRE
);

1656 
USARTx
->
CR3
 |
USART_DMAOnE
;

1657 
	}
}

1781 
	$USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_IT
, 
FuniڮS
 
NewS
)

1783 
ut32_t
 
ug
 = 0, 
pos
 = 0, 
mask
 = 0;

1784 
ut32_t
 
uxba
 = 0;

1786 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1787 
	`as_m
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

1788 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1790 
uxba
 = (
ut32_t
)
USARTx
;

1793 
ug
 = (((
ut16_t
)
USART_IT
) >> 0x08);

1796 
pos
 = 
USART_IT
 & 
IT_MASK
;

1797 
mask
 = (((
ut32_t
)0x01<< 
pos
);

1799 i(
ug
 == 0x02)

1801 
uxba
 += 0x04;

1803 i(
ug
 == 0x03)

1805 
uxba
 += 0x08;

1810 i(
NewS
 !
DISABLE
)

1812 *(
__IO
 
ut32_t
*)
uxba
 |
mask
;

1816 *(
__IO
 
ut32_t
*)
uxba
 &~
mask
;

1818 
	}
}

1836 
	$USART_RequeCmd
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_Reque
, 
FuniڮS
 
NewS
)

1839 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1840 
	`as_m
(
	`IS_USART_REQUEST
(
USART_Reque
));

1841 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1843 i(
NewS
 !
DISABLE
)

1847 
USARTx
->
RQR
 |
USART_Reque
;

1853 
USARTx
->
RQR
 &(
ut32_t
)~
USART_Reque
;

1855 
	}
}

1870 
	$USART_OvrunDeiCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_OVRDei
)

1873 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1874 
	`as_m
(
	`IS_USART_OVRDETECTION
(
USART_OVRDei
));

1877 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_OVRDIS
);

1879 
USARTx
->
CR3
 |
USART_OVRDei
;

1880 
	}
}

1913 
FgStus
 
	$USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_FLAG
)

1915 
FgStus
 
bus
 = 
RESET
;

1917 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1918 
	`as_m
(
	`IS_USART_FLAG
(
USART_FLAG
));

1920 i((
USARTx
->
ISR
 & 
USART_FLAG
!(
ut16_t
)
RESET
)

1922 
bus
 = 
SET
;

1926 
bus
 = 
RESET
;

1928  
bus
;

1929 
	}
}

1963 
	$USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_FLAG
)

1966 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1967 
	`as_m
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

1969 
USARTx
->
ICR
 = 
USART_FLAG
;

1970 
	}
}

1995 
ITStus
 
	$USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_IT
)

1997 
ut32_t
 
bpos
 = 0, 
mask
 = 0, 
ug
 = 0;

1998 
ITStus
 
bus
 = 
RESET
;

2000 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

2001 
	`as_m
(
	`IS_USART_GET_IT
(
USART_IT
));

2004 
ug
 = (((
ut16_t
)
USART_IT
) >> 0x08);

2006 
mask
 = 
USART_IT
 & 
IT_MASK
;

2007 
mask
 = (
ut32_t
)0x01 << itmask;

2009 i(
ug
 == 0x01)

2011 
mask
 &
USARTx
->
CR1
;

2013 i(
ug
 == 0x02)

2015 
mask
 &
USARTx
->
CR2
;

2019 
mask
 &
USARTx
->
CR3
;

2022 
bpos
 = 
USART_IT
 >> 0x10;

2023 
bpos
 = (
ut32_t
)0x01 << bitpos;

2024 
bpos
 &
USARTx
->
ISR
;

2025 i((
mask
 !(
ut16_t
)
RESET
)&&(
bpos
 != (uint16_t)RESET))

2027 
bus
 = 
SET
;

2031 
bus
 = 
RESET
;

2034  
bus
;

2035 
	}
}

2068 
	$USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_IT
)

2070 
ut32_t
 
bpos
 = 0, 
mask
 = 0;

2072 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

2073 
	`as_m
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

2075 
bpos
 = 
USART_IT
 >> 0x10;

2076 
mask
 = ((
ut32_t
)0x01 << (ut32_t)
bpos
);

2077 
USARTx
->
ICR
 = (
ut32_t
)
mask
;

2078 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_wwdg.c

86 
	~"m32f0xx_wwdg.h
"

87 
	~"m32f0xx_rcc.h
"

102 
	#CFR_WDGTB_MASK
 ((
ut32_t
)0xFFFFFE7F)

	)

103 
	#CFR_W_MASK
 ((
ut32_t
)0xFFFFFF80)

	)

104 
	#BIT_MASK
 ((
ut8_t
)0x7F)

	)

132 
	$WWDG_DeIn
()

134 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
ENABLE
);

135 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
DISABLE
);

136 
	}
}

148 
	$WWDG_SPsr
(
ut32_t
 
WWDG_Psr
)

150 
ut32_t
 
tmeg
 = 0;

152 
	`as_m
(
	`IS_WWDG_PRESCALER
(
WWDG_Psr
));

154 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_WDGTB_MASK
;

156 
tmeg
 |
WWDG_Psr
;

158 
WWDG
->
CFR
 = 
tmeg
;

159 
	}
}

167 
	$WWDG_SWdowVue
(
ut8_t
 
WdowVue
)

169 
__IO
 
ut32_t
 
tmeg
 = 0;

172 
	`as_m
(
	`IS_WWDG_WINDOW_VALUE
(
WdowVue
));

175 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_W_MASK
;

178 
tmeg
 |
WdowVue
 & (
ut32_t

BIT_MASK
;

181 
WWDG
->
CFR
 = 
tmeg
;

182 
	}
}

190 
	$WWDG_EbIT
()

192 
WWDG
->
CFR
 |
WWDG_CFR_EWI
;

193 
	}
}

202 
	$WWDG_SCou
(
ut8_t
 
Cou
)

205 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

208 
WWDG
->
CR
 = 
Cou
 & 
BIT_MASK
;

209 
	}
}

234 
	$WWDG_Eb
(
ut8_t
 
Cou
)

237 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

238 
WWDG
->
CR
 = 
WWDG_CR_WDGA
 | 
Cou
;

239 
	}
}

262 
FgStus
 
	$WWDG_GFgStus
()

264 
FgStus
 
bus
 = 
RESET
;

266 i((
WWDG
->
SR
!(
ut32_t
)
RESET
)

268 
bus
 = 
SET
;

272 
bus
 = 
RESET
;

274  
bus
;

275 
	}
}

282 
	$WWDG_CˬFg
()

284 
WWDG
->
SR
 = (
ut32_t
)
RESET
;

285 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\cmsis\arm_common_tables.h

24 #ide
_ARM_COMMON_TABLES_H


25 
	#_ARM_COMMON_TABLES_H


	)

27 
	~"m_mh.h
"

29 
ut16_t
 
mBRevTab
[256];

30 
q15_t
 
mRecTabQ15
[64];

31 
q31_t
 
mRecTabQ31
[64];

32 cڡ 
q31_t
 
CfAQ31
[1024];

33 cڡ 
q31_t
 
CfBQ31
[1024];

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\cmsis\arm_math.h

251 #ide
_ARM_MATH_H


252 
	#_ARM_MATH_H


	)

254 
	#__CMSIS_GENERIC


	)

256 #i
defed
 (
ARM_MATH_CM4
)

257 
	~"ce_cm4.h
"

258 #i
defed
 (
ARM_MATH_CM3
)

259 
	~"ce_cm3.h
"

260 #i
defed
 (
ARM_MATH_CM0
)

261 
	~"ce_cm0.h
"

263 
	~"ARMCM4.h
"

267 #unde
__CMSIS_GENERIC


268 
	~"rg.h
"

269 
	~"mh.h
"

270 #ifdef 
__lulus


280 
	#DELTA_Q31
 (0x100)

	)

281 
	#DELTA_Q15
 0x5

	)

282 
	#INDEX_MASK
 0x0000003F

	)

283 
	#PI
 3.14159265358979f

	)

289 
	#TABLE_SIZE
 256

	)

290 
	#TABLE_SPACING_Q31
 0x800000

	)

291 
	#TABLE_SPACING_Q15
 0x80

	)

298 
	#INPUT_SPACING
 0xB60B61

	)

307 
ARM_MATH_SUCCESS
 = 0,

308 
ARM_MATH_ARGUMENT_ERROR
 = -1,

309 
ARM_MATH_LENGTH_ERROR
 = -2,

310 
ARM_MATH_SIZE_MISMATCH
 = -3,

311 
ARM_MATH_NANINF
 = -4,

312 
ARM_MATH_SINGULAR
 = -5,

313 
ARM_MATH_TEST_FAILURE
 = -6

314 } 
	tm_us
;

319 
t8_t
 
	tq7_t
;

324 
t16_t
 
	tq15_t
;

329 
t32_t
 
	tq31_t
;

334 
t64_t
 
	tq63_t
;

339 
	tt32_t
;

344 
	tt64_t
;

349 
	#__SIMD32
(
addr
(*(
t32_t
 **& (addr))

	)

351 #i
defed
 (
ARM_MATH_CM3
|| defed (
ARM_MATH_CM0
)

355 
	#__PKHBT
(
ARG1
, 
ARG2
, 
ARG3
(((
t32_t
)(ARG1) << 0) & (int32_t)0x0000FFFF) | \

356 (((
t32_t
)(
ARG2
<< 
ARG3
& (t32_t)0xFFFF0000)

	)

364 #ide
ARM_MATH_BIG_ENDIAN


366 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
(((
t32_t
)(v0) << 0) & (int32_t)0x000000FF) | \

367 (((
t32_t
)(
v1
) << 8) & (int32_t)0x0000FF00) | \

368 (((
t32_t
)(
v2
) << 16) & (int32_t)0x00FF0000) | \

369 (((
t32_t
)(
v3
<< 24& (t32_t)0xFF000000)

	)

372 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
(((
t32_t
)(v3) << 0) & (int32_t)0x000000FF) | \

373 (((
t32_t
)(
v2
) << 8) & (int32_t)0x0000FF00) | \

374 (((
t32_t
)(
v1
) << 16) & (int32_t)0x00FF0000) | \

375 (((
t32_t
)(
v0
<< 24& (t32_t)0xFF000000)

	)

383 
__INLINE
 
q31_t
 
_q63_to_q31
(

384 
q63_t
 
x
)

386  ((
q31_t
(
x
 >> 32) != ((q31_t) x >> 31)) ?

387 ((0x7FFFFFFF ^ ((
q31_t
(
x
 >> 63)))) : (q31_t) x;

393 
__INLINE
 
q15_t
 
_q63_to_q15
(

394 
q63_t
 
x
)

396  ((
q31_t
(
x
 >> 32) != ((q31_t) x >> 31)) ?

397 ((0x7FFF ^ ((
q15_t
(
x
 >> 63)))) : (q15_t) (x >> 15);

403 
__INLINE
 
q7_t
 
_q31_to_q7
(

404 
q31_t
 
x
)

406  ((
q31_t
(
x
 >> 24) != ((q31_t) x >> 23)) ?

407 ((0x7F ^ ((
q7_t
(
x
 >> 31)))) : (q7_t) x;

413 
__INLINE
 
q15_t
 
_q31_to_q15
(

414 
q31_t
 
x
)

416  ((
q31_t
(
x
 >> 16) != ((q31_t) x >> 15)) ?

417 ((0x7FFF ^ ((
q15_t
(
x
 >> 31)))) : (q15_t) x;

424 
__INLINE
 
q63_t
 
mu32x64
(

425 
q63_t
 
x
,

426 
q31_t
 
y
)

428  ((((
q63_t
(
x
 & 0x00000000FFFFFFFF* 
y
) >> 32) +

429 (((
q63_t
(
x
 >> 32* 
y
)));

433 #i
defed
 (
ARM_MATH_CM0
&& defed ( 
__CC_ARM
 )

434 
	#__CLZ
 
__z


	)

437 #i
defed
 (
ARM_MATH_CM0
&& ((defed (
__ICCARM__
)||(defed (
__GNUC__
)|| defed (
__TASKING__
) )

439 
__INLINE
 
ut32_t
 
__CLZ
(
q31_t
 
da
);

442 
__INLINE
 
ut32_t
 
__CLZ
(
q31_t
 
da
)

444 
ut32_t
 
cou
 = 0;

445 
ut32_t
 
mask
 = 0x80000000;

447 (
da
 & 
mask
) == 0)

449 
cou
 += 1u;

450 
mask
 = mask >> 1u;

453 (
cou
);

463 
__INLINE
 
ut32_t
 
m_c_q31
(

464 
q31_t
 

,

465 
q31_t
 * 
d
,

466 
q31_t
 * 
pRecTab
)

469 
ut32_t
 
out
, 
mpV
;

470 
ut32_t
 
dex
, 
i
;

471 
ut32_t
 
signBs
;

473 if(

 > 0)

475 
signBs
 = 
__CLZ
(

) - 1;

479 
signBs
 = 
__CLZ
(-

) - 1;

483 

 = i<< 
signBs
;

486 
dex
 = (
ut32_t
(

 >> 24u);

487 
dex
 = (dex & 
INDEX_MASK
);

490 
out
 = 
pRecTab
[
dex
];

494 
i
 = 0u; i < 2u; i++)

496 
mpV
 = (
q31_t
(((
q63_t


 * 
out
) >> 31u);

497 
mpV
 = 0x7FFFFFFF -empVal;

500 
out
 = (
q31_t

_q63_to_q31
(((
q63_t
ou* 
mpV
) >> 30u);

504 *
d
 = 
out
;

507  (
signBs
 + 1u);

514 
__INLINE
 
ut32_t
 
m_c_q15
(

515 
q15_t
 

,

516 
q15_t
 * 
d
,

517 
q15_t
 * 
pRecTab
)

520 
ut32_t
 
out
 = 0, 
mpV
 = 0;

521 
ut32_t
 
dex
 = 0, 
i
 = 0;

522 
ut32_t
 
signBs
 = 0;

524 if(

 > 0)

526 
signBs
 = 
__CLZ
(

) - 17;

530 
signBs
 = 
__CLZ
(-

) - 17;

534 

 = i<< 
signBs
;

537 
dex
 = 

 >> 8;

538 
dex
 = (dex & 
INDEX_MASK
);

541 
out
 = 
pRecTab
[
dex
];

545 
i
 = 0; i < 2; i++)

547 
mpV
 = (
q15_t
(((
q31_t


 * 
out
) >> 15);

548 
mpV
 = 0x7FFF -empVal;

550 
out
 = (
q15_t
(((
q31_t
ou* 
mpV
) >> 14);

554 *
d
 = 
out
;

557  (
signBs
 + 1);

565 #i
defed
(
ARM_MATH_CM0
)

567 
__INLINE
 
q31_t
 
__SSAT
(

568 
q31_t
 
x
,

569 
ut32_t
 
y
)

571 
t32_t
 
posMax
, 
gM
;

572 
ut32_t
 
i
;

574 
posMax
 = 1;

575 
i
 = 0; i < (
y
 - 1); i++)

577 
posMax
 =osMax * 2;

580 if(
x
 > 0)

582 
posMax
 = (posMax - 1);

584 if(
x
 > 
posMax
)

586 
x
 = 
posMax
;

591 
gM
 = -
posMax
;

593 if(
x
 < 
gM
)

595 
x
 = 
gM
;

598  (
x
);

610 #i
defed
 (
ARM_MATH_CM3
|| defed (
ARM_MATH_CM0
)

615 
__INLINE
 
q31_t
 
__QADD8
(

616 
q31_t
 
x
,

617 
q31_t
 
y
)

620 
q31_t
 
sum
;

621 
q7_t
 
r
, 
s
, 
t
, 
u
;

623 
r
 = (
x
;

624 
s
 = (
y
;

626 
r
 = 
__SSAT
((
q31_t
 + 
s
), 8);

627 
s
 = 
__SSAT
(((
q31_t
(((
x
 << 16>> 24+ ((
y
 << 16) >> 24))), 8);

628 
t
 = 
__SSAT
(((
q31_t
(((
x
 << 8>> 24+ ((
y
 << 8) >> 24))), 8);

629 
u
 = 
__SSAT
(((
q31_t
((
x
 >> 24+ (
y
 >> 24))), 8);

631 
sum
 = (((
q31_t

u
 << 24& 0xFF000000| (((q31_t
t
 << 16) & 0x00FF0000) |

632 (((
q31_t

s
 << 8& 0x0000FF00| (
r
 & 0x000000FF);

634  
sum
;

641 
__INLINE
 
q31_t
 
__QSUB8
(

642 
q31_t
 
x
,

643 
q31_t
 
y
)

646 
q31_t
 
sum
;

647 
q31_t
 
r
, 
s
, 
t
, 
u
;

649 
r
 = (
x
;

650 
s
 = (
y
;

652 
r
 = 
__SSAT
( - 
s
), 8);

653 
s
 = 
__SSAT
(((
q31_t
(((
x
 << 16>> 24- ((
y
 << 16) >> 24))), 8) << 8;

654 
t
 = 
__SSAT
(((
q31_t
(((
x
 << 8>> 24- ((
y
 << 8) >> 24))), 8) << 16;

655 
u
 = 
__SSAT
(((
q31_t
((
x
 >> 24- (
y
 >> 24))), 8) << 24;

657 
sum
 =

658 (
u
 & 0xFF000000| (
t
 & 0x00FF0000| (
s
 & 0x0000FF00| (
r
 & 0x000000FF);

660  
sum
;

670 
__INLINE
 
q31_t
 
__QADD16
(

671 
q31_t
 
x
,

672 
q31_t
 
y
)

675 
q31_t
 
sum
;

676 
q31_t
 
r
, 
s
;

678 
r
 = (
x
;

679 
s
 = (
y
;

681 
r
 = 
__SSAT
 + 
s
, 16);

682 
s
 = 
__SSAT
(((
q31_t
((
x
 >> 16+ (
y
 >> 16))), 16) << 16;

684 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

686  
sum
;

693 
__INLINE
 
q31_t
 
__SHADD16
(

694 
q31_t
 
x
,

695 
q31_t
 
y
)

698 
q31_t
 
sum
;

699 
q31_t
 
r
, 
s
;

701 
r
 = (
x
;

702 
s
 = (
y
;

704 
r
 = ( >> 1+ (
s
 >> 1));

705 
s
 = ((
q31_t
((
x
 >> 17+ (
y
 >> 17))) << 16;

707 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

709  
sum
;

716 
__INLINE
 
q31_t
 
__QSUB16
(

717 
q31_t
 
x
,

718 
q31_t
 
y
)

721 
q31_t
 
sum
;

722 
q31_t
 
r
, 
s
;

724 
r
 = (
x
;

725 
s
 = (
y
;

727 
r
 = 
__SSAT
 - 
s
, 16);

728 
s
 = 
__SSAT
(((
q31_t
((
x
 >> 16- (
y
 >> 16))), 16) << 16;

730 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

732  
sum
;

738 
__INLINE
 
q31_t
 
__SHSUB16
(

739 
q31_t
 
x
,

740 
q31_t
 
y
)

743 
q31_t
 
diff
;

744 
q31_t
 
r
, 
s
;

746 
r
 = (
x
;

747 
s
 = (
y
;

749 
r
 = ( >> 1- (
s
 >> 1));

750 
s
 = (((
x
 >> 17- (
y
 >> 17)) << 16);

752 
diff
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

754  
diff
;

760 
__INLINE
 
q31_t
 
__QASX
(

761 
q31_t
 
x
,

762 
q31_t
 
y
)

765 
q31_t
 
sum
 = 0;

767 
sum
 = ((sum + 
_q31_to_q15
((
q31_t
(((
x
 >> 16+ (
y
))) << 16) +

768 
_q31_to_q15
((
q31_t
((
x
 - ((
y
 >> 16)));

770  
sum
;

776 
__INLINE
 
q31_t
 
__SHASX
(

777 
q31_t
 
x
,

778 
q31_t
 
y
)

781 
q31_t
 
sum
;

782 
q31_t
 
r
, 
s
;

784 
r
 = (
x
;

785 
s
 = (
y
;

787 
r
 = ( >> 1- (
y
 >> 17));

788 
s
 = (((
x
 >> 17) + (s >> 1)) << 16);

790 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

792  
sum
;

799 
__INLINE
 
q31_t
 
__QSAX
(

800 
q31_t
 
x
,

801 
q31_t
 
y
)

804 
q31_t
 
sum
 = 0;

806 
sum
 = ((sum + 
_q31_to_q15
((
q31_t
(((
x
 >> 16- (
y
))) << 16) +

807 
_q31_to_q15
((
q31_t
((
x
 + ((
y
 >> 16)));

809  
sum
;

815 
__INLINE
 
q31_t
 
__SHSAX
(

816 
q31_t
 
x
,

817 
q31_t
 
y
)

820 
q31_t
 
sum
;

821 
q31_t
 
r
, 
s
;

823 
r
 = (
x
;

824 
s
 = (
y
;

826 
r
 = ( >> 1+ (
y
 >> 17));

827 
s
 = (((
x
 >> 17) - (s >> 1)) << 16);

829 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

831  
sum
;

837 
__INLINE
 
q31_t
 
__SMUSDX
(

838 
q31_t
 
x
,

839 
q31_t
 
y
)

842  ((
q31_t
)(((
x
 * ((
y
 >> 16)) -

843 (((
x
 >> 16* (
y
)));

849 
__INLINE
 
q31_t
 
__SMUADX
(

850 
q31_t
 
x
,

851 
q31_t
 
y
)

854  ((
q31_t
)(((
x
 * ((
y
 >> 16)) +

855 (((
x
 >> 16* (
y
)));

861 
__INLINE
 
q31_t
 
__QADD
(

862 
q31_t
 
x
,

863 
q31_t
 
y
)

865  
_q63_to_q31
((
q63_t

x
 + 
y
);

871 
__INLINE
 
q31_t
 
__QSUB
(

872 
q31_t
 
x
,

873 
q31_t
 
y
)

875  
_q63_to_q31
((
q63_t

x
 - 
y
);

881 
__INLINE
 
q31_t
 
__SMLAD
(

882 
q31_t
 
x
,

883 
q31_t
 
y
,

884 
q31_t
 
sum
)

887  (
sum
 + (((
x
 >> 16* ((
y
 >> 16)) +

888 ((
x
 * (
y
));

894 
__INLINE
 
q31_t
 
__SMLADX
(

895 
q31_t
 
x
,

896 
q31_t
 
y
,

897 
q31_t
 
sum
)

900  (
sum
 + (((
x
 >> 16* ((
y
)) +

901 ((
x
 * ((
y
 >> 16)));

907 
__INLINE
 
q31_t
 
__SMLSDX
(

908 
q31_t
 
x
,

909 
q31_t
 
y
,

910 
q31_t
 
sum
)

913  (
sum
 - (((
x
 >> 16* ((
y
)) +

914 ((
x
 * ((
y
 >> 16)));

920 
__INLINE
 
q63_t
 
__SMLALD
(

921 
q31_t
 
x
,

922 
q31_t
 
y
,

923 
q63_t
 
sum
)

926  (
sum
 + (((
x
 >> 16* ((
y
 >> 16)) +

927 ((
x
 * (
y
));

933 
__INLINE
 
q63_t
 
__SMLALDX
(

934 
q31_t
 
x
,

935 
q31_t
 
y
,

936 
q63_t
 
sum
)

939  (
sum
 + (((
x
 >> 16* (
y
)) +

940 ((
x
 * ((
y
 >> 16));

946 
__INLINE
 
q31_t
 
__SMUAD
(

947 
q31_t
 
x
,

948 
q31_t
 
y
)

951  (((
x
 >> 16* (
y
 >> 16)) +

952 (((
x
 << 16>> 16* ((
y
 << 16) >> 16)));

958 
__INLINE
 
q31_t
 
__SMUSD
(

959 
q31_t
 
x
,

960 
q31_t
 
y
)

963  (-((
x
 >> 16* (
y
 >> 16)) +

964 (((
x
 << 16>> 16* ((
y
 << 16) >> 16)));

978 
ut16_t
 
numTs
;

979 
q7_t
 *
pS
;

980 
q7_t
 *
pCffs
;

981 } 
	tm_f__q7
;

988 
ut16_t
 
numTs
;

989 
q15_t
 *
pS
;

990 
q15_t
 *
pCffs
;

991 } 
	tm_f__q15
;

998 
ut16_t
 
numTs
;

999 
q31_t
 *
pS
;

1000 
q31_t
 *
pCffs
;

1001 } 
	tm_f__q31
;

1008 
ut16_t
 
numTs
;

1009 
t32_t
 *
pS
;

1010 
t32_t
 *
pCffs
;

1011 } 
	tm_f__f32
;

1022 
m_f_q7
(

1023 cڡ 
m_f__q7
 * 
S
,

1024 
q7_t
 * 
pSrc
,

1025 
q7_t
 * 
pD
,

1026 
ut32_t
 
blockSize
);

1038 
m_f__q7
(

1039 
m_f__q7
 * 
S
,

1040 
ut16_t
 
numTs
,

1041 
q7_t
 * 
pCffs
,

1042 
q7_t
 * 
pS
,

1043 
ut32_t
 
blockSize
);

1054 
m_f_q15
(

1055 cڡ 
m_f__q15
 * 
S
,

1056 
q15_t
 * 
pSrc
,

1057 
q15_t
 * 
pD
,

1058 
ut32_t
 
blockSize
);

1068 
m_f__q15
(

1069 cڡ 
m_f__q15
 * 
S
,

1070 
q15_t
 * 
pSrc
,

1071 
q15_t
 * 
pD
,

1072 
ut32_t
 
blockSize
);

1085 
m_us
 
m_f__q15
(

1086 
m_f__q15
 * 
S
,

1087 
ut16_t
 
numTs
,

1088 
q15_t
 * 
pCffs
,

1089 
q15_t
 * 
pS
,

1090 
ut32_t
 
blockSize
);

1100 
m_f_q31
(

1101 cڡ 
m_f__q31
 * 
S
,

1102 
q31_t
 * 
pSrc
,

1103 
q31_t
 * 
pD
,

1104 
ut32_t
 
blockSize
);

1114 
m_f__q31
(

1115 cڡ 
m_f__q31
 * 
S
,

1116 
q31_t
 * 
pSrc
,

1117 
q31_t
 * 
pD
,

1118 
ut32_t
 
blockSize
);

1129 
m_f__q31
(

1130 
m_f__q31
 * 
S
,

1131 
ut16_t
 
numTs
,

1132 
q31_t
 * 
pCffs
,

1133 
q31_t
 * 
pS
,

1134 
ut32_t
 
blockSize
);

1144 
m_f_f32
(

1145 cڡ 
m_f__f32
 * 
S
,

1146 
t32_t
 * 
pSrc
,

1147 
t32_t
 * 
pD
,

1148 
ut32_t
 
blockSize
);

1159 
m_f__f32
(

1160 
m_f__f32
 * 
S
,

1161 
ut16_t
 
numTs
,

1162 
t32_t
 * 
pCffs
,

1163 
t32_t
 * 
pS
,

1164 
ut32_t
 
blockSize
);

1172 
t8_t
 
numSges
;

1173 
q15_t
 *
pS
;

1174 
q15_t
 *
pCffs
;

1175 
t8_t
 
poShi
;

1177 } 
	tm_biquad_sd_df1__q15
;

1185 
ut32_t
 
numSges
;

1186 
q31_t
 *
pS
;

1187 
q31_t
 *
pCffs
;

1188 
ut8_t
 
poShi
;

1190 } 
	tm_biquad_sd_df1__q31
;

1197 
ut32_t
 
numSges
;

1198 
t32_t
 *
pS
;

1199 
t32_t
 *
pCffs
;

1202 } 
	tm_biquad_sd_df1__f32
;

1215 
m_biquad_sde_df1_q15
(

1216 cڡ 
m_biquad_sd_df1__q15
 * 
S
,

1217 
q15_t
 * 
pSrc
,

1218 
q15_t
 * 
pD
,

1219 
ut32_t
 
blockSize
);

1231 
m_biquad_sde_df1__q15
(

1232 
m_biquad_sd_df1__q15
 * 
S
,

1233 
ut8_t
 
numSges
,

1234 
q15_t
 * 
pCffs
,

1235 
q15_t
 * 
pS
,

1236 
t8_t
 
poShi
);

1248 
m_biquad_sde_df1__q15
(

1249 cڡ 
m_biquad_sd_df1__q15
 * 
S
,

1250 
q15_t
 * 
pSrc
,

1251 
q15_t
 * 
pD
,

1252 
ut32_t
 
blockSize
);

1264 
m_biquad_sde_df1_q31
(

1265 cڡ 
m_biquad_sd_df1__q31
 * 
S
,

1266 
q31_t
 * 
pSrc
,

1267 
q31_t
 * 
pD
,

1268 
ut32_t
 
blockSize
);

1279 
m_biquad_sde_df1__q31
(

1280 cڡ 
m_biquad_sd_df1__q31
 * 
S
,

1281 
q31_t
 * 
pSrc
,

1282 
q31_t
 * 
pD
,

1283 
ut32_t
 
blockSize
);

1295 
m_biquad_sde_df1__q31
(

1296 
m_biquad_sd_df1__q31
 * 
S
,

1297 
ut8_t
 
numSges
,

1298 
q31_t
 * 
pCffs
,

1299 
q31_t
 * 
pS
,

1300 
t8_t
 
poShi
);

1311 
m_biquad_sde_df1_f32
(

1312 cڡ 
m_biquad_sd_df1__f32
 * 
S
,

1313 
t32_t
 * 
pSrc
,

1314 
t32_t
 * 
pD
,

1315 
ut32_t
 
blockSize
);

1326 
m_biquad_sde_df1__f32
(

1327 
m_biquad_sd_df1__f32
 * 
S
,

1328 
ut8_t
 
numSges
,

1329 
t32_t
 * 
pCffs
,

1330 
t32_t
 * 
pS
);

1339 
ut16_t
 
numRows
;

1340 
ut16_t
 
numCs
;

1341 
t32_t
 *
pDa
;

1342 } 
	tm_mrix__f32
;

1350 
ut16_t
 
numRows
;

1351 
ut16_t
 
numCs
;

1352 
q15_t
 *
pDa
;

1354 } 
	tm_mrix__q15
;

1362 
ut16_t
 
numRows
;

1363 
ut16_t
 
numCs
;

1364 
q31_t
 *
pDa
;

1366 } 
	tm_mrix__q31
;

1379 
m_us
 
m_m_add_f32
(

1380 cڡ 
m_mrix__f32
 * 
pSrcA
,

1381 cڡ 
m_mrix__f32
 * 
pSrcB
,

1382 
m_mrix__f32
 * 
pD
);

1393 
m_us
 
m_m_add_q15
(

1394 cڡ 
m_mrix__q15
 * 
pSrcA
,

1395 cڡ 
m_mrix__q15
 * 
pSrcB
,

1396 
m_mrix__q15
 * 
pD
);

1407 
m_us
 
m_m_add_q31
(

1408 cڡ 
m_mrix__q31
 * 
pSrcA
,

1409 cڡ 
m_mrix__q31
 * 
pSrcB
,

1410 
m_mrix__q31
 * 
pD
);

1421 
m_us
 
m_m_s_f32
(

1422 cڡ 
m_mrix__f32
 * 
pSrc
,

1423 
m_mrix__f32
 * 
pD
);

1434 
m_us
 
m_m_s_q15
(

1435 cڡ 
m_mrix__q15
 * 
pSrc
,

1436 
m_mrix__q15
 * 
pD
);

1446 
m_us
 
m_m_s_q31
(

1447 cڡ 
m_mrix__q31
 * 
pSrc
,

1448 
m_mrix__q31
 * 
pD
);

1460 
m_us
 
m_m_mu_f32
(

1461 cڡ 
m_mrix__f32
 * 
pSrcA
,

1462 cڡ 
m_mrix__f32
 * 
pSrcB
,

1463 
m_mrix__f32
 * 
pD
);

1474 
m_us
 
m_m_mu_q15
(

1475 cڡ 
m_mrix__q15
 * 
pSrcA
,

1476 cڡ 
m_mrix__q15
 * 
pSrcB
,

1477 
m_mrix__q15
 * 
pD
,

1478 
q15_t
 * 
pS
);

1490 
m_us
 
m_m_mu__q15
(

1491 cڡ 
m_mrix__q15
 * 
pSrcA
,

1492 cڡ 
m_mrix__q15
 * 
pSrcB
,

1493 
m_mrix__q15
 * 
pD
,

1494 
q15_t
 * 
pS
);

1505 
m_us
 
m_m_mu_q31
(

1506 cڡ 
m_mrix__q31
 * 
pSrcA
,

1507 cڡ 
m_mrix__q31
 * 
pSrcB
,

1508 
m_mrix__q31
 * 
pD
);

1519 
m_us
 
m_m_mu__q31
(

1520 cڡ 
m_mrix__q31
 * 
pSrcA
,

1521 cڡ 
m_mrix__q31
 * 
pSrcB
,

1522 
m_mrix__q31
 * 
pD
);

1534 
m_us
 
m_m_sub_f32
(

1535 cڡ 
m_mrix__f32
 * 
pSrcA
,

1536 cڡ 
m_mrix__f32
 * 
pSrcB
,

1537 
m_mrix__f32
 * 
pD
);

1548 
m_us
 
m_m_sub_q15
(

1549 cڡ 
m_mrix__q15
 * 
pSrcA
,

1550 cڡ 
m_mrix__q15
 * 
pSrcB
,

1551 
m_mrix__q15
 * 
pD
);

1562 
m_us
 
m_m_sub_q31
(

1563 cڡ 
m_mrix__q31
 * 
pSrcA
,

1564 cڡ 
m_mrix__q31
 * 
pSrcB
,

1565 
m_mrix__q31
 * 
pD
);

1576 
m_us
 
m_m_s_f32
(

1577 cڡ 
m_mrix__f32
 * 
pSrc
,

1578 
t32_t
 
s
,

1579 
m_mrix__f32
 * 
pD
);

1591 
m_us
 
m_m_s_q15
(

1592 cڡ 
m_mrix__q15
 * 
pSrc
,

1593 
q15_t
 
sF
,

1594 
t32_t
 
shi
,

1595 
m_mrix__q15
 * 
pD
);

1607 
m_us
 
m_m_s_q31
(

1608 cڡ 
m_mrix__q31
 * 
pSrc
,

1609 
q31_t
 
sF
,

1610 
t32_t
 
shi
,

1611 
m_mrix__q31
 * 
pD
);

1623 
m_m__q31
(

1624 
m_mrix__q31
 * 
S
,

1625 
ut16_t
 
nRows
,

1626 
ut16_t
 
nCumns
,

1627 
q31_t
 *
pDa
);

1638 
m_m__q15
(

1639 
m_mrix__q15
 * 
S
,

1640 
ut16_t
 
nRows
,

1641 
ut16_t
 
nCumns
,

1642 
q15_t
 *
pDa
);

1653 
m_m__f32
(

1654 
m_mrix__f32
 * 
S
,

1655 
ut16_t
 
nRows
,

1656 
ut16_t
 
nCumns
,

1657 
t32_t
 *
pDa
);

1666 
q15_t
 
A0
;

1667 #ifde
ARM_MATH_CM0


1668 
q15_t
 
A1
;

1669 
q15_t
 
A2
;

1671 
q31_t
 
A1
;

1673 
q15_t
 
e
[3];

1674 
q15_t
 
Kp
;

1675 
q15_t
 
Ki
;

1676 
q15_t
 
Kd
;

1677 } 
	tm_pid__q15
;

1684 
q31_t
 
A0
;

1685 
q31_t
 
A1
;

1686 
q31_t
 
A2
;

1687 
q31_t
 
e
[3];

1688 
q31_t
 
Kp
;

1689 
q31_t
 
Ki
;

1690 
q31_t
 
Kd
;

1692 } 
	tm_pid__q31
;

1699 
t32_t
 
A0
;

1700 
t32_t
 
A1
;

1701 
t32_t
 
A2
;

1702 
t32_t
 
e
[3];

1703 
t32_t
 
Kp
;

1704 
t32_t
 
Ki
;

1705 
t32_t
 
Kd
;

1706 } 
	tm_pid__f32
;

1716 
m_pid__f32
(

1717 
m_pid__f32
 * 
S
,

1718 
t32_t
 
tSFg
);

1725 
m_pid_t_f32
(

1726 
m_pid__f32
 * 
S
);

1735 
m_pid__q31
(

1736 
m_pid__q31
 * 
S
,

1737 
t32_t
 
tSFg
);

1746 
m_pid_t_q31
(

1747 
m_pid__q31
 * 
S
);

1755 
m_pid__q15
(

1756 
m_pid__q15
 * 
S
,

1757 
t32_t
 
tSFg
);

1764 
m_pid_t_q15
(

1765 
m_pid__q15
 * 
S
);

1773 
ut32_t
 
nVues
;

1774 
t32_t
 
x1
;

1775 
t32_t
 
xScg
;

1776 
t32_t
 *
pYDa
;

1777 } 
	tm_lr___f32
;

1785 
ut16_t
 
numRows
;

1786 
ut16_t
 
numCs
;

1787 
t32_t
 *
pDa
;

1788 } 
	tm_br___f32
;

1796 
ut16_t
 
numRows
;

1797 
ut16_t
 
numCs
;

1798 
q31_t
 *
pDa
;

1799 } 
	tm_br___q31
;

1807 
ut16_t
 
numRows
;

1808 
ut16_t
 
numCs
;

1809 
q15_t
 *
pDa
;

1810 } 
	tm_br___q15
;

1818 
ut16_t
 
numRows
;

1819 
ut16_t
 
numCs
;

1820 
q7_t
 *
pDa
;

1821 } 
	tm_br___q7
;

1833 
m_mu_q7
(

1834 
q7_t
 * 
pSrcA
,

1835 
q7_t
 * 
pSrcB
,

1836 
q7_t
 * 
pD
,

1837 
ut32_t
 
blockSize
);

1848 
m_mu_q15
(

1849 
q15_t
 * 
pSrcA
,

1850 
q15_t
 * 
pSrcB
,

1851 
q15_t
 * 
pD
,

1852 
ut32_t
 
blockSize
);

1863 
m_mu_q31
(

1864 
q31_t
 * 
pSrcA
,

1865 
q31_t
 * 
pSrcB
,

1866 
q31_t
 * 
pD
,

1867 
ut32_t
 
blockSize
);

1878 
m_mu_f32
(

1879 
t32_t
 * 
pSrcA
,

1880 
t32_t
 * 
pSrcB
,

1881 
t32_t
 * 
pD
,

1882 
ut32_t
 
blockSize
);

1891 
ut16_t
 
fL
;

1892 
ut8_t
 
ifFg
;

1893 
ut8_t
 
bRevFg
;

1894 
q15_t
 *
pTwidd
;

1895 
ut16_t
 *
pBRevTab
;

1896 
ut16_t
 
twidCfModifr
;

1897 
ut16_t
 
bRevFa
;

1898 } 
	tm_cf_dix4__q15
;

1906 
ut16_t
 
fL
;

1907 
ut8_t
 
ifFg
;

1908 
ut8_t
 
bRevFg
;

1909 
q31_t
 *
pTwidd
;

1910 
ut16_t
 *
pBRevTab
;

1911 
ut16_t
 
twidCfModifr
;

1912 
ut16_t
 
bRevFa
;

1913 } 
	tm_cf_dix4__q31
;

1921 
ut16_t
 
fL
;

1922 
ut8_t
 
ifFg
;

1923 
ut8_t
 
bRevFg
;

1924 
t32_t
 *
pTwidd
;

1925 
ut16_t
 *
pBRevTab
;

1926 
ut16_t
 
twidCfModifr
;

1927 
ut16_t
 
bRevFa
;

1928 
t32_t
 
ebyfL
;

1929 } 
	tm_cf_dix4__f32
;

1938 
m_cf_dix4_q15
(

1939 cڡ 
m_cf_dix4__q15
 * 
S
,

1940 
q15_t
 * 
pSrc
);

1951 
m_us
 
m_cf_dix4__q15
(

1952 
m_cf_dix4__q15
 * 
S
,

1953 
ut16_t
 
fL
,

1954 
ut8_t
 
ifFg
,

1955 
ut8_t
 
bRevFg
);

1964 
m_cf_dix4_q31
(

1965 cڡ 
m_cf_dix4__q31
 * 
S
,

1966 
q31_t
 * 
pSrc
);

1977 
m_us
 
m_cf_dix4__q31
(

1978 
m_cf_dix4__q31
 * 
S
,

1979 
ut16_t
 
fL
,

1980 
ut8_t
 
ifFg
,

1981 
ut8_t
 
bRevFg
);

1990 
m_cf_dix4_f32
(

1991 cڡ 
m_cf_dix4__f32
 * 
S
,

1992 
t32_t
 * 
pSrc
);

2003 
m_us
 
m_cf_dix4__f32
(

2004 
m_cf_dix4__f32
 * 
S
,

2005 
ut16_t
 
fL
,

2006 
ut8_t
 
ifFg
,

2007 
ut8_t
 
bRevFg
);

2024 
m_dix4_buy_f32
(

2025 
t32_t
 * 
pSrc
,

2026 
ut16_t
 
fL
,

2027 
t32_t
 * 
pCf
,

2028 
ut16_t
 
twidCfModifr
);

2040 
m_dix4_buy_v_f32
(

2041 
t32_t
 * 
pSrc
,

2042 
ut16_t
 
fL
,

2043 
t32_t
 * 
pCf
,

2044 
ut16_t
 
twidCfModifr
,

2045 
t32_t
 
ebyfL
);

2056 
m_bvl_f32
(

2057 
t32_t
 *
pSrc
,

2058 
ut16_t
 
fSize
,

2059 
ut16_t
 
bRevFa
,

2060 
ut16_t
 *
pBRevTab
);

2071 
m_dix4_buy_q31
(

2072 
q31_t
 *
pSrc
,

2073 
ut32_t
 
fL
,

2074 
q31_t
 *
pCf
,

2075 
ut32_t
 
twidCfModifr
);

2086 
m_dix4_buy_v_q31
(

2087 
q31_t
 * 
pSrc
,

2088 
ut32_t
 
fL
,

2089 
q31_t
 * 
pCf
,

2090 
ut32_t
 
twidCfModifr
);

2101 
m_bvl_q31
(

2102 
q31_t
 * 
pSrc
,

2103 
ut32_t
 
fL
,

2104 
ut16_t
 
bRevFa
,

2105 
ut16_t
 *
pBRevTab
);

2116 
m_dix4_buy_q15
(

2117 
q15_t
 *
pSrc16
,

2118 
ut32_t
 
fL
,

2119 
q15_t
 *
pCf16
,

2120 
ut32_t
 
twidCfModifr
);

2131 
m_dix4_buy_v_q15
(

2132 
q15_t
 *
pSrc16
,

2133 
ut32_t
 
fL
,

2134 
q15_t
 *
pCf16
,

2135 
ut32_t
 
twidCfModifr
);

2146 
m_bvl_q15
(

2147 
q15_t
 * 
pSrc
,

2148 
ut32_t
 
fL
,

2149 
ut16_t
 
bRevFa
,

2150 
ut16_t
 *
pBRevTab
);

2158 
ut32_t
 
fLRl
;

2159 
ut32_t
 
fLBy2
;

2160 
ut8_t
 
ifFgR
;

2161 
ut8_t
 
bRevFgR
;

2162 
ut32_t
 
twidCfRModifr
;

2163 
q15_t
 *
pTwiddARl
;

2164 
q15_t
 *
pTwiddBRl
;

2165 
m_cf_dix4__q15
 *
pCf
;

2166 } 
	tm_rf__q15
;

2174 
ut32_t
 
fLRl
;

2175 
ut32_t
 
fLBy2
;

2176 
ut8_t
 
ifFgR
;

2177 
ut8_t
 
bRevFgR
;

2178 
ut32_t
 
twidCfRModifr
;

2179 
q31_t
 *
pTwiddARl
;

2180 
q31_t
 *
pTwiddBRl
;

2181 
m_cf_dix4__q31
 *
pCf
;

2182 } 
	tm_rf__q31
;

2190 
ut32_t
 
fLRl
;

2191 
ut16_t
 
fLBy2
;

2192 
ut8_t
 
ifFgR
;

2193 
ut8_t
 
bRevFgR
;

2194 
ut32_t
 
twidCfRModifr
;

2195 
t32_t
 *
pTwiddARl
;

2196 
t32_t
 *
pTwiddBRl
;

2197 
m_cf_dix4__f32
 *
pCf
;

2198 } 
	tm_rf__f32
;

2208 
m_rf_q15
(

2209 cڡ 
m_rf__q15
 * 
S
,

2210 
q15_t
 * 
pSrc
,

2211 
q15_t
 * 
pD
);

2223 
m_us
 
m_rf__q15
(

2224 
m_rf__q15
 * 
S
,

2225 
m_cf_dix4__q15
 * 
S_CFFT
,

2226 
ut32_t
 
fLRl
,

2227 
ut32_t
 
ifFgR
,

2228 
ut32_t
 
bRevFg
);

2238 
m_rf_q31
(

2239 cڡ 
m_rf__q31
 * 
S
,

2240 
q31_t
 * 
pSrc
,

2241 
q31_t
 * 
pD
);

2253 
m_us
 
m_rf__q31
(

2254 
m_rf__q31
 * 
S
,

2255 
m_cf_dix4__q31
 * 
S_CFFT
,

2256 
ut32_t
 
fLRl
,

2257 
ut32_t
 
ifFgR
,

2258 
ut32_t
 
bRevFg
);

2270 
m_us
 
m_rf__f32
(

2271 
m_rf__f32
 * 
S
,

2272 
m_cf_dix4__f32
 * 
S_CFFT
,

2273 
ut32_t
 
fLRl
,

2274 
ut32_t
 
ifFgR
,

2275 
ut32_t
 
bRevFg
);

2285 
m_rf_f32
(

2286 cڡ 
m_rf__f32
 * 
S
,

2287 
t32_t
 * 
pSrc
,

2288 
t32_t
 * 
pD
);

2296 
ut16_t
 
N
;

2297 
ut16_t
 
Nby2
;

2298 
t32_t
 
nmize
;

2299 
t32_t
 *
pTwidd
;

2300 
t32_t
 *
pCosFa
;

2301 
m_rf__f32
 *
pRf
;

2302 
m_cf_dix4__f32
 *
pCf
;

2303 } 
	tm_d4__f32
;

2316 
m_us
 
m_d4__f32
(

2317 
m_d4__f32
 * 
S
,

2318 
m_rf__f32
 * 
S_RFFT
,

2319 
m_cf_dix4__f32
 * 
S_CFFT
,

2320 
ut16_t
 
N
,

2321 
ut16_t
 
Nby2
,

2322 
t32_t
 
nmize
);

2332 
m_d4_f32
(

2333 cڡ 
m_d4__f32
 * 
S
,

2334 
t32_t
 * 
pS
,

2335 
t32_t
 * 
pIƚeBufr
);

2343 
ut16_t
 
N
;

2344 
ut16_t
 
Nby2
;

2345 
q31_t
 
nmize
;

2346 
q31_t
 *
pTwidd
;

2347 
q31_t
 *
pCosFa
;

2348 
m_rf__q31
 *
pRf
;

2349 
m_cf_dix4__q31
 *
pCf
;

2350 } 
	tm_d4__q31
;

2363 
m_us
 
m_d4__q31
(

2364 
m_d4__q31
 * 
S
,

2365 
m_rf__q31
 * 
S_RFFT
,

2366 
m_cf_dix4__q31
 * 
S_CFFT
,

2367 
ut16_t
 
N
,

2368 
ut16_t
 
Nby2
,

2369 
q31_t
 
nmize
);

2379 
m_d4_q31
(

2380 cڡ 
m_d4__q31
 * 
S
,

2381 
q31_t
 * 
pS
,

2382 
q31_t
 * 
pIƚeBufr
);

2390 
ut16_t
 
N
;

2391 
ut16_t
 
Nby2
;

2392 
q15_t
 
nmize
;

2393 
q15_t
 *
pTwidd
;

2394 
q15_t
 *
pCosFa
;

2395 
m_rf__q15
 *
pRf
;

2396 
m_cf_dix4__q15
 *
pCf
;

2397 } 
	tm_d4__q15
;

2410 
m_us
 
m_d4__q15
(

2411 
m_d4__q15
 * 
S
,

2412 
m_rf__q15
 * 
S_RFFT
,

2413 
m_cf_dix4__q15
 * 
S_CFFT
,

2414 
ut16_t
 
N
,

2415 
ut16_t
 
Nby2
,

2416 
q15_t
 
nmize
);

2426 
m_d4_q15
(

2427 cڡ 
m_d4__q15
 * 
S
,

2428 
q15_t
 * 
pS
,

2429 
q15_t
 * 
pIƚeBufr
);

2440 
m_add_f32
(

2441 
t32_t
 * 
pSrcA
,

2442 
t32_t
 * 
pSrcB
,

2443 
t32_t
 * 
pD
,

2444 
ut32_t
 
blockSize
);

2455 
m_add_q7
(

2456 
q7_t
 * 
pSrcA
,

2457 
q7_t
 * 
pSrcB
,

2458 
q7_t
 * 
pD
,

2459 
ut32_t
 
blockSize
);

2470 
m_add_q15
(

2471 
q15_t
 * 
pSrcA
,

2472 
q15_t
 * 
pSrcB
,

2473 
q15_t
 * 
pD
,

2474 
ut32_t
 
blockSize
);

2485 
m_add_q31
(

2486 
q31_t
 * 
pSrcA
,

2487 
q31_t
 * 
pSrcB
,

2488 
q31_t
 * 
pD
,

2489 
ut32_t
 
blockSize
);

2500 
m_sub_f32
(

2501 
t32_t
 * 
pSrcA
,

2502 
t32_t
 * 
pSrcB
,

2503 
t32_t
 * 
pD
,

2504 
ut32_t
 
blockSize
);

2515 
m_sub_q7
(

2516 
q7_t
 * 
pSrcA
,

2517 
q7_t
 * 
pSrcB
,

2518 
q7_t
 * 
pD
,

2519 
ut32_t
 
blockSize
);

2530 
m_sub_q15
(

2531 
q15_t
 * 
pSrcA
,

2532 
q15_t
 * 
pSrcB
,

2533 
q15_t
 * 
pD
,

2534 
ut32_t
 
blockSize
);

2545 
m_sub_q31
(

2546 
q31_t
 * 
pSrcA
,

2547 
q31_t
 * 
pSrcB
,

2548 
q31_t
 * 
pD
,

2549 
ut32_t
 
blockSize
);

2560 
m_s_f32
(

2561 
t32_t
 * 
pSrc
,

2562 
t32_t
 
s
,

2563 
t32_t
 * 
pD
,

2564 
ut32_t
 
blockSize
);

2576 
m_s_q7
(

2577 
q7_t
 * 
pSrc
,

2578 
q7_t
 
sF
,

2579 
t8_t
 
shi
,

2580 
q7_t
 * 
pD
,

2581 
ut32_t
 
blockSize
);

2593 
m_s_q15
(

2594 
q15_t
 * 
pSrc
,

2595 
q15_t
 
sF
,

2596 
t8_t
 
shi
,

2597 
q15_t
 * 
pD
,

2598 
ut32_t
 
blockSize
);

2610 
m_s_q31
(

2611 
q31_t
 * 
pSrc
,

2612 
q31_t
 
sF
,

2613 
t8_t
 
shi
,

2614 
q31_t
 * 
pD
,

2615 
ut32_t
 
blockSize
);

2625 
m_abs_q7
(

2626 
q7_t
 * 
pSrc
,

2627 
q7_t
 * 
pD
,

2628 
ut32_t
 
blockSize
);

2638 
m_abs_f32
(

2639 
t32_t
 * 
pSrc
,

2640 
t32_t
 * 
pD
,

2641 
ut32_t
 
blockSize
);

2651 
m_abs_q15
(

2652 
q15_t
 * 
pSrc
,

2653 
q15_t
 * 
pD
,

2654 
ut32_t
 
blockSize
);

2664 
m_abs_q31
(

2665 
q31_t
 * 
pSrc
,

2666 
q31_t
 * 
pD
,

2667 
ut32_t
 
blockSize
);

2678 
m_d_od_f32
(

2679 
t32_t
 * 
pSrcA
,

2680 
t32_t
 * 
pSrcB
,

2681 
ut32_t
 
blockSize
,

2682 
t32_t
 * 
su
);

2693 
m_d_od_q7
(

2694 
q7_t
 * 
pSrcA
,

2695 
q7_t
 * 
pSrcB
,

2696 
ut32_t
 
blockSize
,

2697 
q31_t
 * 
su
);

2708 
m_d_od_q15
(

2709 
q15_t
 * 
pSrcA
,

2710 
q15_t
 * 
pSrcB
,

2711 
ut32_t
 
blockSize
,

2712 
q63_t
 * 
su
);

2723 
m_d_od_q31
(

2724 
q31_t
 * 
pSrcA
,

2725 
q31_t
 * 
pSrcB
,

2726 
ut32_t
 
blockSize
,

2727 
q63_t
 * 
su
);

2738 
m_shi_q7
(

2739 
q7_t
 * 
pSrc
,

2740 
t8_t
 
shiBs
,

2741 
q7_t
 * 
pD
,

2742 
ut32_t
 
blockSize
);

2753 
m_shi_q15
(

2754 
q15_t
 * 
pSrc
,

2755 
t8_t
 
shiBs
,

2756 
q15_t
 * 
pD
,

2757 
ut32_t
 
blockSize
);

2768 
m_shi_q31
(

2769 
q31_t
 * 
pSrc
,

2770 
t8_t
 
shiBs
,

2771 
q31_t
 * 
pD
,

2772 
ut32_t
 
blockSize
);

2783 
m_offt_f32
(

2784 
t32_t
 * 
pSrc
,

2785 
t32_t
 
offt
,

2786 
t32_t
 * 
pD
,

2787 
ut32_t
 
blockSize
);

2798 
m_offt_q7
(

2799 
q7_t
 * 
pSrc
,

2800 
q7_t
 
offt
,

2801 
q7_t
 * 
pD
,

2802 
ut32_t
 
blockSize
);

2813 
m_offt_q15
(

2814 
q15_t
 * 
pSrc
,

2815 
q15_t
 
offt
,

2816 
q15_t
 * 
pD
,

2817 
ut32_t
 
blockSize
);

2828 
m_offt_q31
(

2829 
q31_t
 * 
pSrc
,

2830 
q31_t
 
offt
,

2831 
q31_t
 * 
pD
,

2832 
ut32_t
 
blockSize
);

2842 
m_ge_f32
(

2843 
t32_t
 * 
pSrc
,

2844 
t32_t
 * 
pD
,

2845 
ut32_t
 
blockSize
);

2855 
m_ge_q7
(

2856 
q7_t
 * 
pSrc
,

2857 
q7_t
 * 
pD
,

2858 
ut32_t
 
blockSize
);

2868 
m_ge_q15
(

2869 
q15_t
 * 
pSrc
,

2870 
q15_t
 * 
pD
,

2871 
ut32_t
 
blockSize
);

2881 
m_ge_q31
(

2882 
q31_t
 * 
pSrc
,

2883 
q31_t
 * 
pD
,

2884 
ut32_t
 
blockSize
);

2892 
m_cy_f32
(

2893 
t32_t
 * 
pSrc
,

2894 
t32_t
 * 
pD
,

2895 
ut32_t
 
blockSize
);

2904 
m_cy_q7
(

2905 
q7_t
 * 
pSrc
,

2906 
q7_t
 * 
pD
,

2907 
ut32_t
 
blockSize
);

2916 
m_cy_q15
(

2917 
q15_t
 * 
pSrc
,

2918 
q15_t
 * 
pD
,

2919 
ut32_t
 
blockSize
);

2928 
m_cy_q31
(

2929 
q31_t
 * 
pSrc
,

2930 
q31_t
 * 
pD
,

2931 
ut32_t
 
blockSize
);

2939 
m_fl_f32
(

2940 
t32_t
 
vue
,

2941 
t32_t
 * 
pD
,

2942 
ut32_t
 
blockSize
);

2951 
m_fl_q7
(

2952 
q7_t
 
vue
,

2953 
q7_t
 * 
pD
,

2954 
ut32_t
 
blockSize
);

2963 
m_fl_q15
(

2964 
q15_t
 
vue
,

2965 
q15_t
 * 
pD
,

2966 
ut32_t
 
blockSize
);

2975 
m_fl_q31
(

2976 
q31_t
 
vue
,

2977 
q31_t
 * 
pD
,

2978 
ut32_t
 
blockSize
);

2990 
m_cv_f32
(

2991 
t32_t
 * 
pSrcA
,

2992 
ut32_t
 
cAL
,

2993 
t32_t
 * 
pSrcB
,

2994 
ut32_t
 
cBL
,

2995 
t32_t
 * 
pD
);

3007 
m_cv_q15
(

3008 
q15_t
 * 
pSrcA
,

3009 
ut32_t
 
cAL
,

3010 
q15_t
 * 
pSrcB
,

3011 
ut32_t
 
cBL
,

3012 
q15_t
 * 
pD
);

3024 
m_cv__q15
(

3025 
q15_t
 * 
pSrcA
,

3026 
ut32_t
 
cAL
,

3027 
q15_t
 * 
pSrcB
,

3028 
ut32_t
 
cBL
,

3029 
q15_t
 * 
pD
);

3041 
m_cv_q31
(

3042 
q31_t
 * 
pSrcA
,

3043 
ut32_t
 
cAL
,

3044 
q31_t
 * 
pSrcB
,

3045 
ut32_t
 
cBL
,

3046 
q31_t
 * 
pD
);

3058 
m_cv__q31
(

3059 
q31_t
 * 
pSrcA
,

3060 
ut32_t
 
cAL
,

3061 
q31_t
 * 
pSrcB
,

3062 
ut32_t
 
cBL
,

3063 
q31_t
 * 
pD
);

3075 
m_cv_q7
(

3076 
q7_t
 * 
pSrcA
,

3077 
ut32_t
 
cAL
,

3078 
q7_t
 * 
pSrcB
,

3079 
ut32_t
 
cBL
,

3080 
q7_t
 * 
pD
);

3094 
m_us
 
m_cv_l_f32
(

3095 
t32_t
 * 
pSrcA
,

3096 
ut32_t
 
cAL
,

3097 
t32_t
 * 
pSrcB
,

3098 
ut32_t
 
cBL
,

3099 
t32_t
 * 
pD
,

3100 
ut32_t
 
fIndex
,

3101 
ut32_t
 
numPots
);

3115 
m_us
 
m_cv_l_q15
(

3116 
q15_t
 * 
pSrcA
,

3117 
ut32_t
 
cAL
,

3118 
q15_t
 * 
pSrcB
,

3119 
ut32_t
 
cBL
,

3120 
q15_t
 * 
pD
,

3121 
ut32_t
 
fIndex
,

3122 
ut32_t
 
numPots
);

3136 
m_us
 
m_cv_l__q15
(

3137 
q15_t
 * 
pSrcA
,

3138 
ut32_t
 
cAL
,

3139 
q15_t
 * 
pSrcB
,

3140 
ut32_t
 
cBL
,

3141 
q15_t
 * 
pD
,

3142 
ut32_t
 
fIndex
,

3143 
ut32_t
 
numPots
);

3157 
m_us
 
m_cv_l_q31
(

3158 
q31_t
 * 
pSrcA
,

3159 
ut32_t
 
cAL
,

3160 
q31_t
 * 
pSrcB
,

3161 
ut32_t
 
cBL
,

3162 
q31_t
 * 
pD
,

3163 
ut32_t
 
fIndex
,

3164 
ut32_t
 
numPots
);

3179 
m_us
 
m_cv_l__q31
(

3180 
q31_t
 * 
pSrcA
,

3181 
ut32_t
 
cAL
,

3182 
q31_t
 * 
pSrcB
,

3183 
ut32_t
 
cBL
,

3184 
q31_t
 * 
pD
,

3185 
ut32_t
 
fIndex
,

3186 
ut32_t
 
numPots
);

3200 
m_us
 
m_cv_l_q7
(

3201 
q7_t
 * 
pSrcA
,

3202 
ut32_t
 
cAL
,

3203 
q7_t
 * 
pSrcB
,

3204 
ut32_t
 
cBL
,

3205 
q7_t
 * 
pD
,

3206 
ut32_t
 
fIndex
,

3207 
ut32_t
 
numPots
);

3216 
ut8_t
 
M
;

3217 
ut16_t
 
numTs
;

3218 
q15_t
 *
pCffs
;

3219 
q15_t
 *
pS
;

3220 } 
	tm_f_decime__q15
;

3228 
ut8_t
 
M
;

3229 
ut16_t
 
numTs
;

3230 
q31_t
 *
pCffs
;

3231 
q31_t
 *
pS
;

3233 } 
	tm_f_decime__q31
;

3241 
ut8_t
 
M
;

3242 
ut16_t
 
numTs
;

3243 
t32_t
 *
pCffs
;

3244 
t32_t
 *
pS
;

3246 } 
	tm_f_decime__f32
;

3259 
m_f_decime_f32
(

3260 cڡ 
m_f_decime__f32
 * 
S
,

3261 
t32_t
 * 
pSrc
,

3262 
t32_t
 * 
pD
,

3263 
ut32_t
 
blockSize
);

3278 
m_us
 
m_f_decime__f32
(

3279 
m_f_decime__f32
 * 
S
,

3280 
ut16_t
 
numTs
,

3281 
ut8_t
 
M
,

3282 
t32_t
 * 
pCffs
,

3283 
t32_t
 * 
pS
,

3284 
ut32_t
 
blockSize
);

3295 
m_f_decime_q15
(

3296 cڡ 
m_f_decime__q15
 * 
S
,

3297 
q15_t
 * 
pSrc
,

3298 
q15_t
 * 
pD
,

3299 
ut32_t
 
blockSize
);

3310 
m_f_decime__q15
(

3311 cڡ 
m_f_decime__q15
 * 
S
,

3312 
q15_t
 * 
pSrc
,

3313 
q15_t
 * 
pD
,

3314 
ut32_t
 
blockSize
);

3330 
m_us
 
m_f_decime__q15
(

3331 
m_f_decime__q15
 * 
S
,

3332 
ut16_t
 
numTs
,

3333 
ut8_t
 
M
,

3334 
q15_t
 * 
pCffs
,

3335 
q15_t
 * 
pS
,

3336 
ut32_t
 
blockSize
);

3347 
m_f_decime_q31
(

3348 cڡ 
m_f_decime__q31
 * 
S
,

3349 
q31_t
 * 
pSrc
,

3350 
q31_t
 * 
pD
,

3351 
ut32_t
 
blockSize
);

3362 
m_f_decime__q31
(

3363 
m_f_decime__q31
 * 
S
,

3364 
q31_t
 * 
pSrc
,

3365 
q31_t
 * 
pD
,

3366 
ut32_t
 
blockSize
);

3381 
m_us
 
m_f_decime__q31
(

3382 
m_f_decime__q31
 * 
S
,

3383 
ut16_t
 
numTs
,

3384 
ut8_t
 
M
,

3385 
q31_t
 * 
pCffs
,

3386 
q31_t
 * 
pS
,

3387 
ut32_t
 
blockSize
);

3397 
ut8_t
 
L
;

3398 
ut16_t
 
phaLgth
;

3399 
q15_t
 *
pCffs
;

3400 
q15_t
 *
pS
;

3401 } 
	tm_f_ީe__q15
;

3409 
ut8_t
 
L
;

3410 
ut16_t
 
phaLgth
;

3411 
q31_t
 *
pCffs
;

3412 
q31_t
 *
pS
;

3413 } 
	tm_f_ީe__q31
;

3421 
ut8_t
 
L
;

3422 
ut16_t
 
phaLgth
;

3423 
t32_t
 *
pCffs
;

3424 
t32_t
 *
pS
;

3425 } 
	tm_f_ީe__f32
;

3437 
m_f_ީe_q15
(

3438 cڡ 
m_f_ީe__q15
 * 
S
,

3439 
q15_t
 * 
pSrc
,

3440 
q15_t
 * 
pD
,

3441 
ut32_t
 
blockSize
);

3456 
m_us
 
m_f_ީe__q15
(

3457 
m_f_ީe__q15
 * 
S
,

3458 
ut8_t
 
L
,

3459 
ut16_t
 
numTs
,

3460 
q15_t
 * 
pCffs
,

3461 
q15_t
 * 
pS
,

3462 
ut32_t
 
blockSize
);

3473 
m_f_ީe_q31
(

3474 cڡ 
m_f_ީe__q31
 * 
S
,

3475 
q31_t
 * 
pSrc
,

3476 
q31_t
 * 
pD
,

3477 
ut32_t
 
blockSize
);

3491 
m_us
 
m_f_ީe__q31
(

3492 
m_f_ީe__q31
 * 
S
,

3493 
ut8_t
 
L
,

3494 
ut16_t
 
numTs
,

3495 
q31_t
 * 
pCffs
,

3496 
q31_t
 * 
pS
,

3497 
ut32_t
 
blockSize
);

3509 
m_f_ީe_f32
(

3510 cڡ 
m_f_ީe__f32
 * 
S
,

3511 
t32_t
 * 
pSrc
,

3512 
t32_t
 * 
pD
,

3513 
ut32_t
 
blockSize
);

3527 
m_us
 
m_f_ީe__f32
(

3528 
m_f_ީe__f32
 * 
S
,

3529 
ut8_t
 
L
,

3530 
ut16_t
 
numTs
,

3531 
t32_t
 * 
pCffs
,

3532 
t32_t
 * 
pS
,

3533 
ut32_t
 
blockSize
);

3541 
ut8_t
 
numSges
;

3542 
q63_t
 *
pS
;

3543 
q31_t
 *
pCffs
;

3544 
ut8_t
 
poShi
;

3546 } 
	tm_biquad_s_df1_32x64_s_q31
;

3557 
m_biquad_s_df1_32x64_q31
(

3558 cڡ 
m_biquad_s_df1_32x64_s_q31
 * 
S
,

3559 
q31_t
 * 
pSrc
,

3560 
q31_t
 * 
pD
,

3561 
ut32_t
 
blockSize
);

3573 
m_biquad_s_df1_32x64__q31
(

3574 
m_biquad_s_df1_32x64_s_q31
 * 
S
,

3575 
ut8_t
 
numSges
,

3576 
q31_t
 * 
pCffs
,

3577 
q63_t
 * 
pS
,

3578 
ut8_t
 
poShi
);

3588 
ut8_t
 
numSges
;

3589 
t32_t
 *
pS
;

3590 
t32_t
 *
pCffs
;

3591 } 
	tm_biquad_sde_df2T__f32
;

3603 
m_biquad_sde_df2T_f32
(

3604 cڡ 
m_biquad_sde_df2T__f32
 * 
S
,

3605 
t32_t
 * 
pSrc
,

3606 
t32_t
 * 
pD
,

3607 
ut32_t
 
blockSize
);

3619 
m_biquad_sde_df2T__f32
(

3620 
m_biquad_sde_df2T__f32
 * 
S
,

3621 
ut8_t
 
numSges
,

3622 
t32_t
 * 
pCffs
,

3623 
t32_t
 * 
pS
);

3633 
ut16_t
 
numSges
;

3634 
q15_t
 *
pS
;

3635 
q15_t
 *
pCffs
;

3636 } 
	tm_f_ωi__q15
;

3644 
ut16_t
 
numSges
;

3645 
q31_t
 *
pS
;

3646 
q31_t
 *
pCffs
;

3647 } 
	tm_f_ωi__q31
;

3655 
ut16_t
 
numSges
;

3656 
t32_t
 *
pS
;

3657 
t32_t
 *
pCffs
;

3658 } 
	tm_f_ωi__f32
;

3669 
m_f_ωi__q15
(

3670 
m_f_ωi__q15
 * 
S
,

3671 
ut16_t
 
numSges
,

3672 
q15_t
 * 
pCffs
,

3673 
q15_t
 * 
pS
);

3684 
m_f_ωi_q15
(

3685 cڡ 
m_f_ωi__q15
 * 
S
,

3686 
q15_t
 * 
pSrc
,

3687 
q15_t
 * 
pD
,

3688 
ut32_t
 
blockSize
);

3699 
m_f_ωi__q31
(

3700 
m_f_ωi__q31
 * 
S
,

3701 
ut16_t
 
numSges
,

3702 
q31_t
 * 
pCffs
,

3703 
q31_t
 * 
pS
);

3715 
m_f_ωi_q31
(

3716 cڡ 
m_f_ωi__q31
 * 
S
,

3717 
q31_t
 * 
pSrc
,

3718 
q31_t
 * 
pD
,

3719 
ut32_t
 
blockSize
);

3730 
m_f_ωi__f32
(

3731 
m_f_ωi__f32
 * 
S
,

3732 
ut16_t
 
numSges
,

3733 
t32_t
 * 
pCffs
,

3734 
t32_t
 * 
pS
);

3745 
m_f_ωi_f32
(

3746 cڡ 
m_f_ωi__f32
 * 
S
,

3747 
t32_t
 * 
pSrc
,

3748 
t32_t
 * 
pD
,

3749 
ut32_t
 
blockSize
);

3756 
ut16_t
 
numSges
;

3757 
q15_t
 *
pS
;

3758 
q15_t
 *
pkCffs
;

3759 
q15_t
 *
pvCffs
;

3760 } 
	tm_i_ωi__q15
;

3767 
ut16_t
 
numSges
;

3768 
q31_t
 *
pS
;

3769 
q31_t
 *
pkCffs
;

3770 
q31_t
 *
pvCffs
;

3771 } 
	tm_i_ωi__q31
;

3778 
ut16_t
 
numSges
;

3779 
t32_t
 *
pS
;

3780 
t32_t
 *
pkCffs
;

3781 
t32_t
 *
pvCffs
;

3782 } 
	tm_i_ωi__f32
;

3793 
m_i_ωi_f32
(

3794 cڡ 
m_i_ωi__f32
 * 
S
,

3795 
t32_t
 * 
pSrc
,

3796 
t32_t
 * 
pD
,

3797 
ut32_t
 
blockSize
);

3810 
m_i_ωi__f32
(

3811 
m_i_ωi__f32
 * 
S
,

3812 
ut16_t
 
numSges
,

3813 
t32_t
 *
pkCffs
,

3814 
t32_t
 *
pvCffs
,

3815 
t32_t
 *
pS
,

3816 
ut32_t
 
blockSize
);

3828 
m_i_ωi_q31
(

3829 cڡ 
m_i_ωi__q31
 * 
S
,

3830 
q31_t
 * 
pSrc
,

3831 
q31_t
 * 
pD
,

3832 
ut32_t
 
blockSize
);

3846 
m_i_ωi__q31
(

3847 
m_i_ωi__q31
 * 
S
,

3848 
ut16_t
 
numSges
,

3849 
q31_t
 *
pkCffs
,

3850 
q31_t
 *
pvCffs
,

3851 
q31_t
 *
pS
,

3852 
ut32_t
 
blockSize
);

3864 
m_i_ωi_q15
(

3865 cڡ 
m_i_ωi__q15
 * 
S
,

3866 
q15_t
 * 
pSrc
,

3867 
q15_t
 * 
pD
,

3868 
ut32_t
 
blockSize
);

3882 
m_i_ωi__q15
(

3883 
m_i_ωi__q15
 * 
S
,

3884 
ut16_t
 
numSges
,

3885 
q15_t
 *
pkCffs
,

3886 
q15_t
 *
pvCffs
,

3887 
q15_t
 *
pS
,

3888 
ut32_t
 
blockSize
);

3896 
ut16_t
 
numTs
;

3897 
t32_t
 *
pS
;

3898 
t32_t
 *
pCffs
;

3899 
t32_t
 
mu
;

3900 } 
	tm_lms__f32
;

3913 
m_lms_f32
(

3914 cڡ 
m_lms__f32
 * 
S
,

3915 
t32_t
 * 
pSrc
,

3916 
t32_t
 * 
pRef
,

3917 
t32_t
 * 
pOut
,

3918 
t32_t
 * 
pE
,

3919 
ut32_t
 
blockSize
);

3932 
m_lms__f32
(

3933 
m_lms__f32
 * 
S
,

3934 
ut16_t
 
numTs
,

3935 
t32_t
 * 
pCffs
,

3936 
t32_t
 * 
pS
,

3937 
t32_t
 
mu
,

3938 
ut32_t
 
blockSize
);

3946 
ut16_t
 
numTs
;

3947 
q15_t
 *
pS
;

3948 
q15_t
 *
pCffs
;

3949 
q15_t
 
mu
;

3950 
ut32_t
 
poShi
;

3951 } 
	tm_lms__q15
;

3966 
m_lms__q15
(

3967 
m_lms__q15
 * 
S
,

3968 
ut16_t
 
numTs
,

3969 
q15_t
 * 
pCffs
,

3970 
q15_t
 * 
pS
,

3971 
q15_t
 
mu
,

3972 
ut32_t
 
blockSize
,

3973 
ut32_t
 
poShi
);

3986 
m_lms_q15
(

3987 cڡ 
m_lms__q15
 * 
S
,

3988 
q15_t
 * 
pSrc
,

3989 
q15_t
 * 
pRef
,

3990 
q15_t
 * 
pOut
,

3991 
q15_t
 * 
pE
,

3992 
ut32_t
 
blockSize
);

4001 
ut16_t
 
numTs
;

4002 
q31_t
 *
pS
;

4003 
q31_t
 *
pCffs
;

4004 
q31_t
 
mu
;

4005 
ut32_t
 
poShi
;

4007 } 
	tm_lms__q31
;

4020 
m_lms_q31
(

4021 cڡ 
m_lms__q31
 * 
S
,

4022 
q31_t
 * 
pSrc
,

4023 
q31_t
 * 
pRef
,

4024 
q31_t
 * 
pOut
,

4025 
q31_t
 * 
pE
,

4026 
ut32_t
 
blockSize
);

4040 
m_lms__q31
(

4041 
m_lms__q31
 * 
S
,

4042 
ut16_t
 
numTs
,

4043 
q31_t
 *
pCffs
,

4044 
q31_t
 *
pS
,

4045 
q31_t
 
mu
,

4046 
ut32_t
 
blockSize
,

4047 
ut32_t
 
poShi
);

4055 
ut16_t
 
numTs
;

4056 
t32_t
 *
pS
;

4057 
t32_t
 *
pCffs
;

4058 
t32_t
 
mu
;

4059 
t32_t
 
gy
;

4060 
t32_t
 
x0
;

4061 } 
	tm_lms_nm__f32
;

4074 
m_lms_nm_f32
(

4075 
m_lms_nm__f32
 * 
S
,

4076 
t32_t
 * 
pSrc
,

4077 
t32_t
 * 
pRef
,

4078 
t32_t
 * 
pOut
,

4079 
t32_t
 * 
pE
,

4080 
ut32_t
 
blockSize
);

4093 
m_lms_nm__f32
(

4094 
m_lms_nm__f32
 * 
S
,

4095 
ut16_t
 
numTs
,

4096 
t32_t
 * 
pCffs
,

4097 
t32_t
 * 
pS
,

4098 
t32_t
 
mu
,

4099 
ut32_t
 
blockSize
);

4107 
ut16_t
 
numTs
;

4108 
q31_t
 *
pS
;

4109 
q31_t
 *
pCffs
;

4110 
q31_t
 
mu
;

4111 
ut8_t
 
poShi
;

4112 
q31_t
 *
cTab
;

4113 
q31_t
 
gy
;

4114 
q31_t
 
x0
;

4115 } 
	tm_lms_nm__q31
;

4128 
m_lms_nm_q31
(

4129 
m_lms_nm__q31
 * 
S
,

4130 
q31_t
 * 
pSrc
,

4131 
q31_t
 * 
pRef
,

4132 
q31_t
 * 
pOut
,

4133 
q31_t
 * 
pE
,

4134 
ut32_t
 
blockSize
);

4148 
m_lms_nm__q31
(

4149 
m_lms_nm__q31
 * 
S
,

4150 
ut16_t
 
numTs
,

4151 
q31_t
 * 
pCffs
,

4152 
q31_t
 * 
pS
,

4153 
q31_t
 
mu
,

4154 
ut32_t
 
blockSize
,

4155 
ut8_t
 
poShi
);

4163 
ut16_t
 
numTs
;

4164 
q15_t
 *
pS
;

4165 
q15_t
 *
pCffs
;

4166 
q15_t
 
mu
;

4167 
ut8_t
 
poShi
;

4168 
q15_t
 *
cTab
;

4169 
q15_t
 
gy
;

4170 
q15_t
 
x0
;

4171 } 
	tm_lms_nm__q15
;

4184 
m_lms_nm_q15
(

4185 
m_lms_nm__q15
 * 
S
,

4186 
q15_t
 * 
pSrc
,

4187 
q15_t
 * 
pRef
,

4188 
q15_t
 * 
pOut
,

4189 
q15_t
 * 
pE
,

4190 
ut32_t
 
blockSize
);

4205 
m_lms_nm__q15
(

4206 
m_lms_nm__q15
 * 
S
,

4207 
ut16_t
 
numTs
,

4208 
q15_t
 * 
pCffs
,

4209 
q15_t
 * 
pS
,

4210 
q15_t
 
mu
,

4211 
ut32_t
 
blockSize
,

4212 
ut8_t
 
poShi
);

4224 
m_cܻϋ_f32
(

4225 
t32_t
 * 
pSrcA
,

4226 
ut32_t
 
cAL
,

4227 
t32_t
 * 
pSrcB
,

4228 
ut32_t
 
cBL
,

4229 
t32_t
 * 
pD
);

4241 
m_cܻϋ_q15
(

4242 
q15_t
 * 
pSrcA
,

4243 
ut32_t
 
cAL
,

4244 
q15_t
 * 
pSrcB
,

4245 
ut32_t
 
cBL
,

4246 
q15_t
 * 
pD
);

4258 
m_cܻϋ__q15
(

4259 
q15_t
 * 
pSrcA
,

4260 
ut32_t
 
cAL
,

4261 
q15_t
 * 
pSrcB
,

4262 
ut32_t
 
cBL
,

4263 
q15_t
 * 
pD
);

4275 
m_cܻϋ_q31
(

4276 
q31_t
 * 
pSrcA
,

4277 
ut32_t
 
cAL
,

4278 
q31_t
 * 
pSrcB
,

4279 
ut32_t
 
cBL
,

4280 
q31_t
 * 
pD
);

4292 
m_cܻϋ__q31
(

4293 
q31_t
 * 
pSrcA
,

4294 
ut32_t
 
cAL
,

4295 
q31_t
 * 
pSrcB
,

4296 
ut32_t
 
cBL
,

4297 
q31_t
 * 
pD
);

4309 
m_cܻϋ_q7
(

4310 
q7_t
 * 
pSrcA
,

4311 
ut32_t
 
cAL
,

4312 
q7_t
 * 
pSrcB
,

4313 
ut32_t
 
cBL
,

4314 
q7_t
 * 
pD
);

4321 
ut16_t
 
numTs
;

4322 
ut16_t
 
eIndex
;

4323 
t32_t
 *
pS
;

4324 
t32_t
 *
pCffs
;

4325 
ut16_t
 
maxDay
;

4326 
t32_t
 *
pTDay
;

4327 } 
	tm_f___f32
;

4335 
ut16_t
 
numTs
;

4336 
ut16_t
 
eIndex
;

4337 
q31_t
 *
pS
;

4338 
q31_t
 *
pCffs
;

4339 
ut16_t
 
maxDay
;

4340 
t32_t
 *
pTDay
;

4341 } 
	tm_f___q31
;

4349 
ut16_t
 
numTs
;

4350 
ut16_t
 
eIndex
;

4351 
q15_t
 *
pS
;

4352 
q15_t
 *
pCffs
;

4353 
ut16_t
 
maxDay
;

4354 
t32_t
 *
pTDay
;

4355 } 
	tm_f___q15
;

4363 
ut16_t
 
numTs
;

4364 
ut16_t
 
eIndex
;

4365 
q7_t
 *
pS
;

4366 
q7_t
 *
pCffs
;

4367 
ut16_t
 
maxDay
;

4368 
t32_t
 *
pTDay
;

4369 } 
	tm_f___q7
;

4381 
m_f__f32
(

4382 
m_f___f32
 * 
S
,

4383 
t32_t
 * 
pSrc
,

4384 
t32_t
 * 
pD
,

4385 
t32_t
 * 
pSchIn
,

4386 
ut32_t
 
blockSize
);

4400 
m_f___f32
(

4401 
m_f___f32
 * 
S
,

4402 
ut16_t
 
numTs
,

4403 
t32_t
 * 
pCffs
,

4404 
t32_t
 * 
pS
,

4405 
t32_t
 * 
pTDay
,

4406 
ut16_t
 
maxDay
,

4407 
ut32_t
 
blockSize
);

4419 
m_f__q31
(

4420 
m_f___q31
 * 
S
,

4421 
q31_t
 * 
pSrc
,

4422 
q31_t
 * 
pD
,

4423 
q31_t
 * 
pSchIn
,

4424 
ut32_t
 
blockSize
);

4438 
m_f___q31
(

4439 
m_f___q31
 * 
S
,

4440 
ut16_t
 
numTs
,

4441 
q31_t
 * 
pCffs
,

4442 
q31_t
 * 
pS
,

4443 
t32_t
 * 
pTDay
,

4444 
ut16_t
 
maxDay
,

4445 
ut32_t
 
blockSize
);

4458 
m_f__q15
(

4459 
m_f___q15
 * 
S
,

4460 
q15_t
 * 
pSrc
,

4461 
q15_t
 * 
pD
,

4462 
q15_t
 * 
pSchIn
,

4463 
q31_t
 * 
pSchOut
,

4464 
ut32_t
 
blockSize
);

4479 
m_f___q15
(

4480 
m_f___q15
 * 
S
,

4481 
ut16_t
 
numTs
,

4482 
q15_t
 * 
pCffs
,

4483 
q15_t
 * 
pS
,

4484 
t32_t
 * 
pTDay
,

4485 
ut16_t
 
maxDay
,

4486 
ut32_t
 
blockSize
);

4499 
m_f__q7
(

4500 
m_f___q7
 * 
S
,

4501 
q7_t
 * 
pSrc
,

4502 
q7_t
 * 
pD
,

4503 
q7_t
 * 
pSchIn
,

4504 
q31_t
 * 
pSchOut
,

4505 
ut32_t
 
blockSize
);

4519 
m_f___q7
(

4520 
m_f___q7
 * 
S
,

4521 
ut16_t
 
numTs
,

4522 
q7_t
 * 
pCffs
,

4523 
q7_t
 * 
pS
,

4524 
t32_t
 *
pTDay
,

4525 
ut16_t
 
maxDay
,

4526 
ut32_t
 
blockSize
);

4537 
m_s_cos_f32
(

4538 
t32_t
 
tha
,

4539 
t32_t
 *
pSV
,

4540 
t32_t
 *
pCcosV
);

4550 
m_s_cos_q31
(

4551 
q31_t
 
tha
,

4552 
q31_t
 *
pSV
,

4553 
q31_t
 *
pCosV
);

4564 
m_cmx_cj_f32
(

4565 
t32_t
 * 
pSrc
,

4566 
t32_t
 * 
pD
,

4567 
ut32_t
 
numSames
);

4577 
m_cmx_cj_q31
(

4578 
q31_t
 * 
pSrc
,

4579 
q31_t
 * 
pD
,

4580 
ut32_t
 
numSames
);

4590 
m_cmx_cj_q15
(

4591 
q15_t
 * 
pSrc
,

4592 
q15_t
 * 
pD
,

4593 
ut32_t
 
numSames
);

4605 
m_cmx_mag_squed_f32
(

4606 
t32_t
 * 
pSrc
,

4607 
t32_t
 * 
pD
,

4608 
ut32_t
 
numSames
);

4618 
m_cmx_mag_squed_q31
(

4619 
q31_t
 * 
pSrc
,

4620 
q31_t
 * 
pD
,

4621 
ut32_t
 
numSames
);

4631 
m_cmx_mag_squed_q15
(

4632 
q15_t
 * 
pSrc
,

4633 
q15_t
 * 
pD
,

4634 
ut32_t
 
numSames
);

4711 
__INLINE
 
t32_t
 
m_pid_f32
(

4712 
m_pid__f32
 * 
S
,

4713 
t32_t
 

)

4715 
t32_t
 
out
;

4718 
out
 = (
S
->
A0
 * 

) +

4719 (
S
->
A1
 * S->
e
[0]+ (S->
A2
 * S->state[1]) + (S->state[2]);

4722 
S
->
e
[1] = S->state[0];

4723 
S
->
e
[0] = 

;

4724 
S
->
e
[2] = 
out
;

4727  (
out
);

4746 
__INLINE
 
q31_t
 
m_pid_q31
(

4747 
m_pid__q31
 * 
S
,

4748 
q31_t
 

)

4750 
q63_t
 
acc
;

4751 
q31_t
 
out
;

4754 
acc
 = (
q63_t

S
->
A0
 * 

;

4757 
acc
 +(
q63_t

S
->
A1
 * S->
e
[0];

4760 
acc
 +(
q63_t

S
->
A2
 * S->
e
[1];

4763 
out
 = (
q31_t
(
acc
 >> 31u);

4766 
out
 +
S
->
e
[2];

4769 
S
->
e
[1] = S->state[0];

4770 
S
->
e
[0] = 

;

4771 
S
->
e
[2] = 
out
;

4774  (
out
);

4794 
__INLINE
 
q15_t
 
m_pid_q15
(

4795 
m_pid__q15
 * 
S
,

4796 
q15_t
 

)

4798 
q63_t
 
acc
;

4799 
q15_t
 
out
;

4803 #ifde
ARM_MATH_CM0


4806 
acc
 = ((
q31_t

S
->
A0
 )* 

 ;

4811 
acc
 = (
q31_t

__SMUAD
(
S
->
A0
, 

);

4815 #ifde
ARM_MATH_CM0


4818 
acc
 +(
q31_t

S
->
A1
 * S->
e
[0] ;

4819 
acc
 +(
q31_t

S
->
A2
 * S->
e
[1] ;

4824 
acc
 = 
__SMLALD
(
S
->
A1
, (
q31_t
)
__SIMD32
(S->
e
),cc);

4829 
acc
 +(
q31_t

S
->
e
[2] << 15;

4832 
out
 = (
q15_t
(
__SSAT
((
acc
 >> 15), 16));

4835 
S
->
e
[1] = S->state[0];

4836 
S
->
e
[0] = 

;

4837 
S
->
e
[2] = 
out
;

4840  (
out
);

4857 
m_us
 
m_m_v_f32
(

4858 cڡ 
m_mrix__f32
 * 
c
,

4859 
m_mrix__f32
 * 
d
);

4905 
__INLINE
 
m_ke_f32
(

4906 
t32_t
 
Ia
,

4907 
t32_t
 
Ib
,

4908 
t32_t
 * 
pIpha
,

4909 
t32_t
 * 
pIba
)

4912 *
pIpha
 = 
Ia
;

4915 *
pIba
 = ((
t32_t
0.57735026919 * 
Ia
 + (t32_t1.15470053838 * 
Ib
);

4934 
__INLINE
 
m_ke_q31
(

4935 
q31_t
 
Ia
,

4936 
q31_t
 
Ib
,

4937 
q31_t
 * 
pIpha
,

4938 
q31_t
 * 
pIba
)

4940 
q31_t
 
odu1
, 
odu2
;

4943 *
pIpha
 = 
Ia
;

4946 
odu1
 = (
q31_t
(((
q63_t

Ia
 * 0x24F34E8B) >> 30);

4949 
odu2
 = (
q31_t
(((
q63_t

Ib
 * 0x49E69D16) >> 30);

4952 *
pIba
 = 
__QADD
(
odu1
, 
odu2
);

4966 
m_q7_to_q31
(

4967 
q7_t
 * 
pSrc
,

4968 
q31_t
 * 
pD
,

4969 
ut32_t
 
blockSize
);

5009 
__INLINE
 
m_v_ke_f32
(

5010 
t32_t
 
Ipha
,

5011 
t32_t
 
Iba
,

5012 
t32_t
 * 
pIa
,

5013 
t32_t
 * 
pIb
)

5016 *
pIa
 = 
Ipha
;

5019 *
pIb
 = -0.5 * 
Ipha
 + (
t32_t
0.8660254039 *
Iba
;

5038 
__INLINE
 
m_v_ke_q31
(

5039 
q31_t
 
Ipha
,

5040 
q31_t
 
Iba
,

5041 
q31_t
 * 
pIa
,

5042 
q31_t
 * 
pIb
)

5044 
q31_t
 
odu1
, 
odu2
;

5047 *
pIa
 = 
Ipha
;

5050 
odu1
 = (
q31_t
(((
q63_t
(
Ipha
) * (0x40000000)) >> 31);

5053 
odu2
 = (
q31_t
(((
q63_t
(
Iba
) * (0x6ED9EBA1)) >> 31);

5056 *
pIb
 = 
__QSUB
(
odu2
, 
odu1
);

5071 
m_q7_to_q15
(

5072 
q7_t
 * 
pSrc
,

5073 
q15_t
 * 
pD
,

5074 
ut32_t
 
blockSize
);

5125 
__INLINE
 
m_rk_f32
(

5126 
t32_t
 
Ipha
,

5127 
t32_t
 
Iba
,

5128 
t32_t
 * 
pId
,

5129 
t32_t
 * 
pIq
,

5130 
t32_t
 
sV
,

5131 
t32_t
 
cosV
)

5134 *
pId
 = 
Ipha
 * 
cosV
 + 
Iba
 * 
sV
;

5137 *
pIq
 = -
Ipha
 * 
sV
 + 
Iba
 * 
cosV
;

5159 
__INLINE
 
m_rk_q31
(

5160 
q31_t
 
Ipha
,

5161 
q31_t
 
Iba
,

5162 
q31_t
 * 
pId
,

5163 
q31_t
 * 
pIq
,

5164 
q31_t
 
sV
,

5165 
q31_t
 
cosV
)

5167 
q31_t
 
odu1
, 
odu2
;

5168 
q31_t
 
odu3
, 
odu4
;

5171 
odu1
 = (
q31_t
(((
q63_t
(
Ipha
* (
cosV
)) >> 31);

5174 
odu2
 = (
q31_t
(((
q63_t
(
Iba
* (
sV
)) >> 31);

5178 
odu3
 = (
q31_t
(((
q63_t
(
Ipha
* (
sV
)) >> 31);

5181 
odu4
 = (
q31_t
(((
q63_t
(
Iba
* (
cosV
)) >> 31);

5184 *
pId
 = 
__QADD
(
odu1
, 
odu2
);

5187 *
pIq
 = 
__QSUB
(
odu4
, 
odu3
);

5201 
m_q7_to_t
(

5202 
q7_t
 * 
pSrc
,

5203 
t32_t
 * 
pD
,

5204 
ut32_t
 
blockSize
);

5244 
__INLINE
 
m_v_rk_f32
(

5245 
t32_t
 
Id
,

5246 
t32_t
 
Iq
,

5247 
t32_t
 * 
pIpha
,

5248 
t32_t
 * 
pIba
,

5249 
t32_t
 
sV
,

5250 
t32_t
 
cosV
)

5253 *
pIpha
 = 
Id
 * 
cosV
 - 
Iq
 * 
sV
;

5256 *
pIba
 = 
Id
 * 
sV
 + 
Iq
 * 
cosV
;

5279 
__INLINE
 
m_v_rk_q31
(

5280 
q31_t
 
Id
,

5281 
q31_t
 
Iq
,

5282 
q31_t
 * 
pIpha
,

5283 
q31_t
 * 
pIba
,

5284 
q31_t
 
sV
,

5285 
q31_t
 
cosV
)

5287 
q31_t
 
odu1
, 
odu2
;

5288 
q31_t
 
odu3
, 
odu4
;

5291 
odu1
 = (
q31_t
(((
q63_t
(
Id
* (
cosV
)) >> 31);

5294 
odu2
 = (
q31_t
(((
q63_t
(
Iq
* (
sV
)) >> 31);

5298 
odu3
 = (
q31_t
(((
q63_t
(
Id
* (
sV
)) >> 31);

5301 
odu4
 = (
q31_t
(((
q63_t
(
Iq
* (
cosV
)) >> 31);

5304 *
pIpha
 = 
__QSUB
(
odu1
, 
odu2
);

5307 *
pIba
 = 
__QADD
(
odu4
, 
odu3
);

5323 
m_q31_to_t
(

5324 
q31_t
 * 
pSrc
,

5325 
t32_t
 * 
pD
,

5326 
ut32_t
 
blockSize
);

5377 
__INLINE
 
t32_t
 
m_lr__f32
(

5378 
m_lr___f32
 * 
S
,

5379 
t32_t
 
x
)

5382 
t32_t
 
y
;

5383 
t32_t
 
x0
, 
x1
;

5384 
t32_t
 
y0
, 
y1
;

5385 
t32_t
 
xScg
 = 
S
->xSpacing;

5386 
t32_t
 
i
;

5387 
t32_t
 *
pYDa
 = 
S
->pYData;

5390 
i
 = (
x
 - 
S
->
x1
/ 
xScg
;

5392 if(
i
 < 0)

5395 
y
 = 
pYDa
[0];

5397 if(
i
 >
S
->
nVues
)

5400 
y
 = 
pYDa
[
S
->
nVues
-1];

5405 
x0
 = 
S
->
x1
 + 
i
 * 
xScg
;

5406 
x1
 = 
S
->x1 + (
i
 +1* 
xScg
;

5409 
y0
 = 
pYDa
[
i
];

5410 
y1
 = 
pYDa
[
i
 + 1];

5413 
y
 = 
y0
 + (
x
 - 
x0
* ((
y1
 - y0)/(
x1
-x0));

5418  (
y
);

5436 
__INLINE
 
q31_t
 
m_lr__q31
(q31_*
pYDa
,

5437 
q31_t
 
x
, 
ut32_t
 
nVues
)

5439 
q31_t
 
y
;

5440 
q31_t
 
y0
, 
y1
;

5441 
q31_t
 
a
;

5442 
t32_t
 
dex
;

5447 
dex
 = ((
x
 & 0xFFF00000) >> 20);

5449 if(
dex
 >(
nVues
 - 1))

5451 (
pYDa
[
nVues
 - 1]);

5453 if(
dex
 < 0)

5455 (
pYDa
[0]);

5462 
a
 = (
x
 & 0x000FFFFF) << 11;

5465 
y0
 = 
pYDa
[
dex
];

5466 
y1
 = 
pYDa
[
dex
 + 1u];

5469 
y
 = ((
q31_t
((
q63_t

y0
 * (0x7FFFFFFF - 
a
) >> 32));

5472 
y
 +((
q31_t
(((
q63_t

y1
 * 
a
) >> 32));

5475  (
y
 << 1u);

5496 
__INLINE
 
q15_t
 
m_lr__q15
(q15_*
pYDa
, 
q31_t
 
x
, 
ut32_t
 
nVues
)

5498 
q63_t
 
y
;

5499 
q15_t
 
y0
, 
y1
;

5500 
q31_t
 
a
;

5501 
t32_t
 
dex
;

5506 
dex
 = ((
x
 & 0xFFF00000) >> 20u);

5508 if(
dex
 >(
nVues
 - 1))

5510 (
pYDa
[
nVues
 - 1]);

5512 if(
dex
 < 0)

5514 (
pYDa
[0]);

5520 
a
 = (
x
 & 0x000FFFFF);

5523 
y0
 = 
pYDa
[
dex
];

5524 
y1
 = 
pYDa
[
dex
 + 1u];

5527 
y
 = ((
q63_t

y0
 * (0xFFFFF - 
a
));

5530 
y
 +((
q63_t

y1
 * (
a
));

5533  (
y
 >> 20);

5553 
__INLINE
 
q7_t
 
m_lr__q7
(q7_*
pYDa
, 
q31_t
 
x
, 
ut32_t
 
nVues
)

5555 
q31_t
 
y
;

5556 
q7_t
 
y0
, 
y1
;

5557 
q31_t
 
a
;

5558 
t32_t
 
dex
;

5563 
dex
 = ((
x
 & 0xFFF00000) >> 20u);

5566 if(
dex
 >(
nVues
 - 1))

5568 (
pYDa
[
nVues
 - 1]);

5570 if(
dex
 < 0)

5572 (
pYDa
[0]);

5579 
a
 = (
x
 & 0x000FFFFF);

5582 
y0
 = 
pYDa
[
dex
];

5583 
y1
 = 
pYDa
[
dex
 + 1u];

5586 
y
 = ((
y0
 * (0xFFFFF - 
a
)));

5589 
y
 +(
y1
 * 
a
);

5592  (
y
 >> 20u);

5607 
t32_t
 
m_s_f32
(

5608 
t32_t
 
x
);

5616 
q31_t
 
m_s_q31
(

5617 
q31_t
 
x
);

5625 
q15_t
 
m_s_q15
(

5626 
q15_t
 
x
);

5634 
t32_t
 
m_cos_f32
(

5635 
t32_t
 
x
);

5643 
q31_t
 
m_cos_q31
(

5644 
q31_t
 
x
);

5652 
q15_t
 
m_cos_q15
(

5653 
q15_t
 
x
);

5695 
__INLINE
 
m_us
 
m_sq_f32
(

5696 
t32_t
 

, flt32_*
pOut
)

5698 if(

 > 0)

5702 #i(
__FPU_USED
 =1&& 
defed
 ( 
__CC_ARM
 )

5703 *
pOut
 = 
__sqf
(

);

5705 *
pOut
 = 
sqf
(

);

5708  (
ARM_MATH_SUCCESS
);

5712 *
pOut
 = 0.0f;

5713  (
ARM_MATH_ARGUMENT_ERROR
);

5726 
m_us
 
m_sq_q31
(

5727 
q31_t
 

, q31_*
pOut
);

5736 
m_us
 
m_sq_q15
(

5737 
q15_t
 

, q15_*
pOut
);

5752 
__INLINE
 
m_ccurWre_f32
(

5753 
t32_t
 * 
ccBufr
,

5754 
t32_t
 
L
,

5755 
ut16_t
 * 
wreOfft
,

5756 
t32_t
 
bufrInc
,

5757 cڡ 
t32_t
 * 
c
,

5758 
t32_t
 
cInc
,

5759 
ut32_t
 
blockSize
)

5761 
ut32_t
 
i
 = 0u;

5762 
t32_t
 
wOfft
;

5766 
wOfft
 = *
wreOfft
;

5769 
i
 = 
blockSize
;

5771 
i
 > 0u)

5774 
ccBufr
[
wOfft
] = *
c
;

5777 
c
 +
cInc
;

5780 
wOfft
 +
bufrInc
;

5781 if(
wOfft
 >
L
)

5782 
wOfft
 -
L
;

5785 
i
--;

5789 *
wreOfft
 = 
wOfft
;

5797 
__INLINE
 
m_ccurRd_f32
(

5798 
t32_t
 * 
ccBufr
,

5799 
t32_t
 
L
,

5800 
t32_t
 * 
adOfft
,

5801 
t32_t
 
bufrInc
,

5802 
t32_t
 * 
d
,

5803 
t32_t
 * 
d_ba
,

5804 
t32_t
 
d_ngth
,

5805 
t32_t
 
dInc
,

5806 
ut32_t
 
blockSize
)

5808 
ut32_t
 
i
 = 0u;

5809 
t32_t
 
rOfft
, 
d_d
;

5813 
rOfft
 = *
adOfft
;

5814 
d_d
 = (
t32_t
(
d_ba
 + 
d_ngth
);

5817 
i
 = 
blockSize
;

5819 
i
 > 0u)

5822 *
d
 = 
ccBufr
[
rOfft
];

5825 
d
 +
dInc
;

5827 if(
d
 =(
t32_t
 *
d_d
)

5829 
d
 = 
d_ba
;

5833 
rOfft
 +
bufrInc
;

5835 if(
rOfft
 >
L
)

5837 
rOfft
 -
L
;

5841 
i
--;

5845 *
adOfft
 = 
rOfft
;

5852 
__INLINE
 
m_ccurWre_q15
(

5853 
q15_t
 * 
ccBufr
,

5854 
t32_t
 
L
,

5855 
ut16_t
 * 
wreOfft
,

5856 
t32_t
 
bufrInc
,

5857 cڡ 
q15_t
 * 
c
,

5858 
t32_t
 
cInc
,

5859 
ut32_t
 
blockSize
)

5861 
ut32_t
 
i
 = 0u;

5862 
t32_t
 
wOfft
;

5866 
wOfft
 = *
wreOfft
;

5869 
i
 = 
blockSize
;

5871 
i
 > 0u)

5874 
ccBufr
[
wOfft
] = *
c
;

5877 
c
 +
cInc
;

5880 
wOfft
 +
bufrInc
;

5881 if(
wOfft
 >
L
)

5882 
wOfft
 -
L
;

5885 
i
--;

5889 *
wreOfft
 = 
wOfft
;

5897 
__INLINE
 
m_ccurRd_q15
(

5898 
q15_t
 * 
ccBufr
,

5899 
t32_t
 
L
,

5900 
t32_t
 * 
adOfft
,

5901 
t32_t
 
bufrInc
,

5902 
q15_t
 * 
d
,

5903 
q15_t
 * 
d_ba
,

5904 
t32_t
 
d_ngth
,

5905 
t32_t
 
dInc
,

5906 
ut32_t
 
blockSize
)

5908 
ut32_t
 
i
 = 0;

5909 
t32_t
 
rOfft
, 
d_d
;

5913 
rOfft
 = *
adOfft
;

5915 
d_d
 = (
t32_t
(
d_ba
 + 
d_ngth
);

5918 
i
 = 
blockSize
;

5920 
i
 > 0u)

5923 *
d
 = 
ccBufr
[
rOfft
];

5926 
d
 +
dInc
;

5928 if(
d
 =(
q15_t
 *
d_d
)

5930 
d
 = 
d_ba
;

5934 
rOfft
 +
bufrInc
;

5936 if(
rOfft
 >
L
)

5938 
rOfft
 -
L
;

5942 
i
--;

5946 *
adOfft
 = 
rOfft
;

5954 
__INLINE
 
m_ccurWre_q7
(

5955 
q7_t
 * 
ccBufr
,

5956 
t32_t
 
L
,

5957 
ut16_t
 * 
wreOfft
,

5958 
t32_t
 
bufrInc
,

5959 cڡ 
q7_t
 * 
c
,

5960 
t32_t
 
cInc
,

5961 
ut32_t
 
blockSize
)

5963 
ut32_t
 
i
 = 0u;

5964 
t32_t
 
wOfft
;

5968 
wOfft
 = *
wreOfft
;

5971 
i
 = 
blockSize
;

5973 
i
 > 0u)

5976 
ccBufr
[
wOfft
] = *
c
;

5979 
c
 +
cInc
;

5982 
wOfft
 +
bufrInc
;

5983 if(
wOfft
 >
L
)

5984 
wOfft
 -
L
;

5987 
i
--;

5991 *
wreOfft
 = 
wOfft
;

5999 
__INLINE
 
m_ccurRd_q7
(

6000 
q7_t
 * 
ccBufr
,

6001 
t32_t
 
L
,

6002 
t32_t
 * 
adOfft
,

6003 
t32_t
 
bufrInc
,

6004 
q7_t
 * 
d
,

6005 
q7_t
 * 
d_ba
,

6006 
t32_t
 
d_ngth
,

6007 
t32_t
 
dInc
,

6008 
ut32_t
 
blockSize
)

6010 
ut32_t
 
i
 = 0;

6011 
t32_t
 
rOfft
, 
d_d
;

6015 
rOfft
 = *
adOfft
;

6017 
d_d
 = (
t32_t
(
d_ba
 + 
d_ngth
);

6020 
i
 = 
blockSize
;

6022 
i
 > 0u)

6025 *
d
 = 
ccBufr
[
rOfft
];

6028 
d
 +
dInc
;

6030 if(
d
 =(
q7_t
 *
d_d
)

6032 
d
 = 
d_ba
;

6036 
rOfft
 +
bufrInc
;

6038 if(
rOfft
 >
L
)

6040 
rOfft
 -
L
;

6044 
i
--;

6048 *
adOfft
 = 
rOfft
;

6060 
m_pow_q31
(

6061 
q31_t
 * 
pSrc
,

6062 
ut32_t
 
blockSize
,

6063 
q63_t
 * 
pResu
);

6073 
m_pow_f32
(

6074 
t32_t
 * 
pSrc
,

6075 
ut32_t
 
blockSize
,

6076 
t32_t
 * 
pResu
);

6086 
m_pow_q15
(

6087 
q15_t
 * 
pSrc
,

6088 
ut32_t
 
blockSize
,

6089 
q63_t
 * 
pResu
);

6099 
m_pow_q7
(

6100 
q7_t
 * 
pSrc
,

6101 
ut32_t
 
blockSize
,

6102 
q31_t
 * 
pResu
);

6112 
m_mn_q7
(

6113 
q7_t
 * 
pSrc
,

6114 
ut32_t
 
blockSize
,

6115 
q7_t
 * 
pResu
);

6124 
m_mn_q15
(

6125 
q15_t
 * 
pSrc
,

6126 
ut32_t
 
blockSize
,

6127 
q15_t
 * 
pResu
);

6136 
m_mn_q31
(

6137 
q31_t
 * 
pSrc
,

6138 
ut32_t
 
blockSize
,

6139 
q31_t
 * 
pResu
);

6148 
m_mn_f32
(

6149 
t32_t
 * 
pSrc
,

6150 
ut32_t
 
blockSize
,

6151 
t32_t
 * 
pResu
);

6161 
m_v_f32
(

6162 
t32_t
 * 
pSrc
,

6163 
ut32_t
 
blockSize
,

6164 
t32_t
 * 
pResu
);

6174 
m_v_q31
(

6175 
q31_t
 * 
pSrc
,

6176 
ut32_t
 
blockSize
,

6177 
q63_t
 * 
pResu
);

6187 
m_v_q15
(

6188 
q15_t
 * 
pSrc
,

6189 
ut32_t
 
blockSize
,

6190 
q31_t
 * 
pResu
);

6200 
m_rms_f32
(

6201 
t32_t
 * 
pSrc
,

6202 
ut32_t
 
blockSize
,

6203 
t32_t
 * 
pResu
);

6213 
m_rms_q31
(

6214 
q31_t
 * 
pSrc
,

6215 
ut32_t
 
blockSize
,

6216 
q31_t
 * 
pResu
);

6226 
m_rms_q15
(

6227 
q15_t
 * 
pSrc
,

6228 
ut32_t
 
blockSize
,

6229 
q15_t
 * 
pResu
);

6239 
m_d_f32
(

6240 
t32_t
 * 
pSrc
,

6241 
ut32_t
 
blockSize
,

6242 
t32_t
 * 
pResu
);

6252 
m_d_q31
(

6253 
q31_t
 * 
pSrc
,

6254 
ut32_t
 
blockSize
,

6255 
q31_t
 * 
pResu
);

6265 
m_d_q15
(

6266 
q15_t
 * 
pSrc
,

6267 
ut32_t
 
blockSize
,

6268 
q15_t
 * 
pResu
);

6278 
m_cmx_mag_f32
(

6279 
t32_t
 * 
pSrc
,

6280 
t32_t
 * 
pD
,

6281 
ut32_t
 
numSames
);

6291 
m_cmx_mag_q31
(

6292 
q31_t
 * 
pSrc
,

6293 
q31_t
 * 
pD
,

6294 
ut32_t
 
numSames
);

6304 
m_cmx_mag_q15
(

6305 
q15_t
 * 
pSrc
,

6306 
q15_t
 * 
pD
,

6307 
ut32_t
 
numSames
);

6319 
m_cmx_d_od_q15
(

6320 
q15_t
 * 
pSrcA
,

6321 
q15_t
 * 
pSrcB
,

6322 
ut32_t
 
numSames
,

6323 
q31_t
 * 
Resu
,

6324 
q31_t
 * 
imagResu
);

6336 
m_cmx_d_od_q31
(

6337 
q31_t
 * 
pSrcA
,

6338 
q31_t
 * 
pSrcB
,

6339 
ut32_t
 
numSames
,

6340 
q63_t
 * 
Resu
,

6341 
q63_t
 * 
imagResu
);

6353 
m_cmx_d_od_f32
(

6354 
t32_t
 * 
pSrcA
,

6355 
t32_t
 * 
pSrcB
,

6356 
ut32_t
 
numSames
,

6357 
t32_t
 * 
Resu
,

6358 
t32_t
 * 
imagResu
);

6369 
m_cmx_mu__q15
(

6370 
q15_t
 * 
pSrcCmx
,

6371 
q15_t
 * 
pSrcRl
,

6372 
q15_t
 * 
pCmxD
,

6373 
ut32_t
 
numSames
);

6384 
m_cmx_mu__q31
(

6385 
q31_t
 * 
pSrcCmx
,

6386 
q31_t
 * 
pSrcRl
,

6387 
q31_t
 * 
pCmxD
,

6388 
ut32_t
 
numSames
);

6399 
m_cmx_mu__f32
(

6400 
t32_t
 * 
pSrcCmx
,

6401 
t32_t
 * 
pSrcRl
,

6402 
t32_t
 * 
pCmxD
,

6403 
ut32_t
 
numSames
);

6414 
m_m_q7
(

6415 
q7_t
 * 
pSrc
,

6416 
ut32_t
 
blockSize
,

6417 
q7_t
 * 
su
,

6418 
ut32_t
 * 
dex
);

6429 
m_m_q15
(

6430 
q15_t
 * 
pSrc
,

6431 
ut32_t
 
blockSize
,

6432 
q15_t
 * 
pResu
,

6433 
ut32_t
 * 
pIndex
);

6443 
m_m_q31
(

6444 
q31_t
 * 
pSrc
,

6445 
ut32_t
 
blockSize
,

6446 
q31_t
 * 
pResu
,

6447 
ut32_t
 * 
pIndex
);

6458 
m_m_f32
(

6459 
t32_t
 * 
pSrc
,

6460 
ut32_t
 
blockSize
,

6461 
t32_t
 * 
pResu
,

6462 
ut32_t
 * 
pIndex
);

6473 
m_max_q7
(

6474 
q7_t
 * 
pSrc
,

6475 
ut32_t
 
blockSize
,

6476 
q7_t
 * 
pResu
,

6477 
ut32_t
 * 
pIndex
);

6488 
m_max_q15
(

6489 
q15_t
 * 
pSrc
,

6490 
ut32_t
 
blockSize
,

6491 
q15_t
 * 
pResu
,

6492 
ut32_t
 * 
pIndex
);

6503 
m_max_q31
(

6504 
q31_t
 * 
pSrc
,

6505 
ut32_t
 
blockSize
,

6506 
q31_t
 * 
pResu
,

6507 
ut32_t
 * 
pIndex
);

6518 
m_max_f32
(

6519 
t32_t
 * 
pSrc
,

6520 
ut32_t
 
blockSize
,

6521 
t32_t
 * 
pResu
,

6522 
ut32_t
 * 
pIndex
);

6533 
m_cmx_mu_cmx_q15
(

6534 
q15_t
 * 
pSrcA
,

6535 
q15_t
 * 
pSrcB
,

6536 
q15_t
 * 
pD
,

6537 
ut32_t
 
numSames
);

6548 
m_cmx_mu_cmx_q31
(

6549 
q31_t
 * 
pSrcA
,

6550 
q31_t
 * 
pSrcB
,

6551 
q31_t
 * 
pD
,

6552 
ut32_t
 
numSames
);

6563 
m_cmx_mu_cmx_f32
(

6564 
t32_t
 * 
pSrcA
,

6565 
t32_t
 * 
pSrcB
,

6566 
t32_t
 * 
pD
,

6567 
ut32_t
 
numSames
);

6576 
m_t_to_q31
(

6577 
t32_t
 * 
pSrc
,

6578 
q31_t
 * 
pD
,

6579 
ut32_t
 
blockSize
);

6588 
m_t_to_q15
(

6589 
t32_t
 * 
pSrc
,

6590 
q15_t
 * 
pD
,

6591 
ut32_t
 
blockSize
);

6600 
m_t_to_q7
(

6601 
t32_t
 * 
pSrc
,

6602 
q7_t
 * 
pD
,

6603 
ut32_t
 
blockSize
);

6613 
m_q31_to_q15
(

6614 
q31_t
 * 
pSrc
,

6615 
q15_t
 * 
pD
,

6616 
ut32_t
 
blockSize
);

6625 
m_q31_to_q7
(

6626 
q31_t
 * 
pSrc
,

6627 
q7_t
 * 
pD
,

6628 
ut32_t
 
blockSize
);

6637 
m_q15_to_t
(

6638 
q15_t
 * 
pSrc
,

6639 
t32_t
 * 
pD
,

6640 
ut32_t
 
blockSize
);

6650 
m_q15_to_q31
(

6651 
q15_t
 * 
pSrc
,

6652 
q31_t
 * 
pD
,

6653 
ut32_t
 
blockSize
);

6663 
m_q15_to_q7
(

6664 
q15_t
 * 
pSrc
,

6665 
q7_t
 * 
pD
,

6666 
ut32_t
 
blockSize
);

6740 
__INLINE
 
t32_t
 
m_br__f32
(

6741 cڡ 
m_br___f32
 * 
S
,

6742 
t32_t
 
X
,

6743 
t32_t
 
Y
)

6745 
t32_t
 
out
;

6746 
t32_t
 
f00
, 
f01
, 
f10
, 
f11
;

6747 
t32_t
 *
pDa
 = 
S
->pData;

6748 
t32_t
 
xIndex
, 
yIndex
, 
dex
;

6749 
t32_t
 
xdiff
, 
ydiff
;

6750 
t32_t
 
b1
, 
b2
, 
b3
, 
b4
;

6752 
xIndex
 = (
t32_t

X
;

6753 
yIndex
 = (
t32_t

Y
;

6757 if(
xIndex
 < 0 || xIndex > (
S
->
numRows
-1|| 
yIndex
 < 0 || yIndex > ( S->
numCs
-1))

6763 
dex
 = (
xIndex
 - 1+ (
yIndex
-1* 
S
->
numCs
 ;

6767 
f00
 = 
pDa
[
dex
];

6768 
f01
 = 
pDa
[
dex
 + 1];

6771 
dex
 = (
xIndex
-1+ (
yIndex
* 
S
->
numCs
;

6775 
f10
 = 
pDa
[
dex
];

6776 
f11
 = 
pDa
[
dex
 + 1];

6779 
b1
 = 
f00
;

6780 
b2
 = 
f01
 - 
f00
;

6781 
b3
 = 
f10
 - 
f00
;

6782 
b4
 = 
f00
 - 
f01
 - 
f10
 + 
f11
;

6785 
xdiff
 = 
X
 - 
xIndex
;

6788 
ydiff
 = 
Y
 - 
yIndex
;

6791 
out
 = 
b1
 + 
b2
 * 
xdiff
 + 
b3
 * 
ydiff
 + 
b4
 * xdiff * ydiff;

6794  (
out
);

6807 
__INLINE
 
q31_t
 
m_br__q31
(

6808 
m_br___q31
 * 
S
,

6809 
q31_t
 
X
,

6810 
q31_t
 
Y
)

6812 
q31_t
 
out
;

6813 
q31_t
 
acc
 = 0;

6814 
q31_t
 
xa
, 
ya
;

6815 
q31_t
 
x1
, 
x2
, 
y1
, 
y2
;

6816 
t32_t
 
rI
, 
cI
;

6817 
q31_t
 *
pYDa
 = 
S
->
pDa
;

6818 
ut32_t
 
nCs
 = 
S
->
numCs
;

6824 
rI
 = ((
X
 & 0xFFF00000) >> 20u);

6829 
cI
 = ((
Y
 & 0xFFF00000) >> 20u);

6833 if(
rI
 < 0 ||I > (
S
->
numRows
-1|| 
cI
 < 0 || cI > ( S->
numCs
-1))

6840 
xa
 = (
X
 & 0x000FFFFF) << 11u;

6843 
x1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
)];

6844 
x2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
) + 1u];

6848 
ya
 = (
Y
 & 0x000FFFFF) << 11u;

6851 
y1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1)];

6852 
y2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1) + 1u];

6855 
out
 = ((
q31_t
(((
q63_t

x1
 * (0x7FFFFFFF - 
xa
)) >> 32));

6856 
acc
 = ((
q31_t
(((
q63_t

out
 * (0x7FFFFFFF - 
ya
)) >> 32));

6859 
out
 = ((
q31_t
((
q63_t

x2
 * (0x7FFFFFFF - 
ya
) >> 32));

6860 
acc
 +((
q31_t
((
q63_t

out
 * (
xa
) >> 32));

6863 
out
 = ((
q31_t
((
q63_t

y1
 * (0x7FFFFFFF - 
xa
) >> 32));

6864 
acc
 +((
q31_t
((
q63_t

out
 * (
ya
) >> 32));

6867 
out
 = ((
q31_t
((
q63_t

y2
 * (
xa
) >> 32));

6868 
acc
 +((
q31_t
((
q63_t

out
 * (
ya
) >> 32));

6871  (
acc
 << 2u);

6883 
__INLINE
 
q15_t
 
m_br__q15
(

6884 
m_br___q15
 * 
S
,

6885 
q31_t
 
X
,

6886 
q31_t
 
Y
)

6888 
q63_t
 
acc
 = 0;

6889 
q31_t
 
out
;

6890 
q15_t
 
x1
, 
x2
, 
y1
, 
y2
;

6891 
q31_t
 
xa
, 
ya
;

6892 
t32_t
 
rI
, 
cI
;

6893 
q15_t
 *
pYDa
 = 
S
->
pDa
;

6894 
ut32_t
 
nCs
 = 
S
->
numCs
;

6899 
rI
 = ((
X
 & 0xFFF00000) >> 20);

6904 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

6908 if(
rI
 < 0 ||I > (
S
->
numRows
-1|| 
cI
 < 0 || cI > ( S->
numCs
-1))

6915 
xa
 = (
X
 & 0x000FFFFF);

6918 
x1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
)];

6919 
x2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
) + 1u];

6924 
ya
 = (
Y
 & 0x000FFFFF);

6927 
y1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1)];

6928 
y2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1) + 1u];

6934 
out
 = (
q31_t
(((
q63_t

x1
 * (0xFFFFF - 
xa
)) >> 4u);

6935 
acc
 = ((
q63_t

out
 * (0xFFFFF - 
ya
));

6938 
out
 = (
q31_t
(((
q63_t

x2
 * (0xFFFFF - 
ya
)) >> 4u);

6939 
acc
 +((
q63_t

out
 * (
xa
));

6942 
out
 = (
q31_t
(((
q63_t

y1
 * (0xFFFFF - 
xa
)) >> 4u);

6943 
acc
 +((
q63_t

out
 * (
ya
));

6946 
out
 = (
q31_t
(((
q63_t

y2
 * (
xa
)) >> 4u);

6947 
acc
 +((
q63_t

out
 * (
ya
));

6951  (
acc
 >> 36);

6963 
__INLINE
 
q7_t
 
m_br__q7
(

6964 
m_br___q7
 * 
S
,

6965 
q31_t
 
X
,

6966 
q31_t
 
Y
)

6968 
q63_t
 
acc
 = 0;

6969 
q31_t
 
out
;

6970 
q31_t
 
xa
, 
ya
;

6971 
q7_t
 
x1
, 
x2
, 
y1
, 
y2
;

6972 
t32_t
 
rI
, 
cI
;

6973 
q7_t
 *
pYDa
 = 
S
->
pDa
;

6974 
ut32_t
 
nCs
 = 
S
->
numCs
;

6979 
rI
 = ((
X
 & 0xFFF00000) >> 20);

6984 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

6988 if(
rI
 < 0 ||I > (
S
->
numRows
-1|| 
cI
 < 0 || cI > ( S->
numCs
-1))

6995 
xa
 = (
X
 & 0x000FFFFF);

6998 
x1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
)];

6999 
x2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
) + 1u];

7004 
ya
 = (
Y
 & 0x000FFFFF);

7007 
y1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1)];

7008 
y2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1) + 1u];

7011 
out
 = ((
x1
 * (0xFFFFF - 
xa
)));

7012 
acc
 = (((
q63_t

out
 * (0xFFFFF - 
ya
)));

7015 
out
 = ((
x2
 * (0xFFFFF - 
ya
)));

7016 
acc
 +(((
q63_t

out
 * (
xa
)));

7019 
out
 = ((
y1
 * (0xFFFFF - 
xa
)));

7020 
acc
 +(((
q63_t

out
 * (
ya
)));

7023 
out
 = ((
y2
 * (
ya
)));

7024 
acc
 +(((
q63_t

out
 * (
xa
)));

7027  (
acc
 >> 40);

7040 #ifdef 
__lulus


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\cmsis\core_cm0.h

23 #i
defed
 ( 
__ICCARM__
 )

24 #agm
syem_ude


27 #ifde
__lulus


31 #ide
__CORE_CM0_H_GENERIC


32 
	#__CORE_CM0_H_GENERIC


	)

75 
	#__CM0_CMSIS_VERSION_MAIN
 (0x02

	)

76 
	#__CM0_CMSIS_VERSION_SUB
 (0x10

	)

77 
	#__CM0_CMSIS_VERSION
 ((
__CM0_CMSIS_VERSION_MAIN
 << 16| 
__CM0_CMSIS_VERSION_SUB


	)

79 
	#__CORTEX_M
 (0x00

	)

82 #i 
defed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__le


	)

86 #i
defed
 ( 
__ICCARM__
 )

87 
	#__ASM
 
__asm


	)

88 
	#__INLINE
 
le


	)

90 #i
defed
 ( 
__GNUC__
 )

91 
	#__ASM
 
__asm


	)

92 
	#__INLINE
 
le


	)

94 #i
defed
 ( 
__TASKING__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__INLINE
 
le


	)

101 
	#__FPU_USED
 0

	)

103 #i
defed
 ( 
__CC_ARM
 )

104 #i
defed
 
__TARGET_FPU_VFP


107 #i
defed
 ( 
__ICCARM__
 )

108 #i
defed
 
__ARMVFP__


112 #i
defed
 ( 
__GNUC__
 )

113 #i
defed
 (
__VFP_FP__
&& !defed(
__SOFTFP__
)

117 #i
defed
 ( 
__TASKING__
 )

121 
	~<dt.h
>

122 
	~"ce_cmInr.h
"

123 
	~"ce_cmFunc.h
"

127 #ide
__CMSIS_GENERIC


129 #ide
__CORE_CM0_H_DEPENDANT


130 
	#__CORE_CM0_H_DEPENDANT


	)

133 #i
defed
 
__CHECK_DEVICE_DEFINES


134 #ide
__CM0_REV


135 
	#__CM0_REV
 0x0000

	)

139 #ide
__NVIC_PRIO_BITS


140 
	#__NVIC_PRIO_BITS
 2

	)

144 #ide
__Vd_SysTickCfig


145 
	#__Vd_SysTickCfig
 0

	)

151 #ifde
__lulus


152 
	#__I
 vީ

	)

154 
	#__I
 vީcڡ

	)

156 
	#__O
 vީ

	)

157 
	#__IO
 vީ

	)

186 #i(
__CORTEX_M
 != 0x04)

187 
ut32_t
 
_rved0
:27;

189 
ut32_t
 
_rved0
:16;

190 
ut32_t
 
GE
:4;

191 
ut32_t
 
_rved1
:7;

193 
ut32_t
 
Q
:1;

194 
ut32_t
 
V
:1;

195 
ut32_t
 
C
:1;

196 
ut32_t
 
Z
:1;

197 
ut32_t
 
N
:1;

198 } 
b
;

199 
ut32_t
 
w
;

200 } 
	tAPSR_Ty
;

209 
ut32_t
 
	mISR
:9;

210 
ut32_t
 
	m_rved0
:23;

211 } 
	mb
;

212 
ut32_t
 
	mw
;

213 } 
	tIPSR_Ty
;

222 
ut32_t
 
	mISR
:9;

223 #i(
__CORTEX_M
 != 0x04)

224 
ut32_t
 
	m_rved0
:15;

226 
ut32_t
 
	m_rved0
:7;

227 
ut32_t
 
	mGE
:4;

228 
ut32_t
 
	m_rved1
:4;

230 
ut32_t
 
	mT
:1;

231 
ut32_t
 
	mIT
:2;

232 
ut32_t
 
	mQ
:1;

233 
ut32_t
 
	mV
:1;

234 
ut32_t
 
	mC
:1;

235 
ut32_t
 
	mZ
:1;

236 
ut32_t
 
	mN
:1;

237 } 
	mb
;

238 
ut32_t
 
	mw
;

239 } 
	txPSR_Ty
;

248 
ut32_t
 
	mnPRIV
:1;

249 
ut32_t
 
	mSPSEL
:1;

250 
ut32_t
 
	mFPCA
:1;

251 
ut32_t
 
	m_rved0
:29;

252 } 
	mb
;

253 
ut32_t
 
	mw
;

254 } 
	tCONTROL_Ty
;

269 
__IO
 
ut32_t
 
	mISER
[1];

270 
ut32_t
 
	mRESERVED0
[31];

271 
__IO
 
ut32_t
 
	mICER
[1];

272 
ut32_t
 
	mRSERVED1
[31];

273 
__IO
 
ut32_t
 
	mISPR
[1];

274 
ut32_t
 
	mRESERVED2
[31];

275 
__IO
 
ut32_t
 
	mICPR
[1];

276 
ut32_t
 
	mRESERVED3
[31];

277 
ut32_t
 
	mRESERVED4
[64];

278 
__IO
 
ut32_t
 
	mIP
[8];

279 } 
	tNVIC_Ty
;

294 
__I
 
ut32_t
 
	mCPUID
;

295 
__IO
 
ut32_t
 
	mICSR
;

296 
ut32_t
 
	mRESERVED0
;

297 
__IO
 
ut32_t
 
	mAIRCR
;

298 
__IO
 
ut32_t
 
	mSCR
;

299 
__IO
 
ut32_t
 
	mCCR
;

300 
ut32_t
 
	mRESERVED1
;

301 
__IO
 
ut32_t
 
	mSHP
[2];

302 
__IO
 
ut32_t
 
	mSHCSR
;

303 } 
	tSCB_Ty
;

306 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

307 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos


	)

309 
	#SCB_CPUID_VARIANT_Pos
 20

	)

310 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos


	)

312 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

313 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos


	)

315 
	#SCB_CPUID_PARTNO_Pos
 4

	)

316 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos


	)

318 
	#SCB_CPUID_REVISION_Pos
 0

	)

319 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos


	)

322 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

323 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos


	)

325 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

326 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos


	)

328 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

329 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos


	)

331 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

332 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos


	)

334 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

335 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos


	)

337 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

338 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos


	)

340 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

341 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos


	)

343 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

344 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos


	)

346 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

347 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos


	)

350 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

351 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos


	)

353 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

354 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos


	)

356 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

357 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos


	)

359 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

360 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos


	)

362 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

363 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos


	)

366 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

367 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos


	)

369 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

370 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos


	)

372 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

373 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos


	)

376 
	#SCB_CCR_STKALIGN_Pos
 9

	)

377 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos


	)

379 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

380 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos


	)

383 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

384 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos


	)

399 
__IO
 
ut32_t
 
	mCTRL
;

400 
__IO
 
ut32_t
 
	mLOAD
;

401 
__IO
 
ut32_t
 
	mVAL
;

402 
__I
 
ut32_t
 
	mCALIB
;

403 } 
	tSysTick_Ty
;

406 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

407 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos


	)

409 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

410 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos


	)

412 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

413 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos


	)

415 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

416 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos


	)

419 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

420 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos


	)

423 
	#SysTick_VAL_CURRENT_Pos
 0

	)

424 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

427 
	#SysTick_CALIB_NOREF_Pos
 31

	)

428 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos


	)

430 
	#SysTick_CALIB_SKEW_Pos
 30

	)

431 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos


	)

433 
	#SysTick_CALIB_TENMS_Pos
 0

	)

434 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

453 
	#SCS_BASE
 (0xE000E000UL

	)

454 
	#CeDebug_BASE
 (0xE000EDF0UL

	)

455 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010UL

	)

456 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100UL

	)

457 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00UL

	)

459 
	#SCB
 ((
SCB_Ty
 *
SCB_BASE
 )

	)

460 
	#SysTick
 ((
SysTick_Ty
 *
SysTick_BASE
 )

	)

461 
	#NVIC
 ((
NVIC_Ty
 *
NVIC_BASE
 )

	)

488 
	#_BIT_SHIFT
(
IRQn
(((
ut32_t
)(IRQn& 0x03* 8 )

	)

489 
	#_SHP_IDX
(
IRQn
((((
ut32_t
)(IRQn& 0x0F)-8>> 2)

	)

490 
	#_IP_IDX
(
IRQn
((
ut32_t
)(IRQn>> 2)

	)

500 
__INLINE
 
	$NVIC_EbIRQ
(
IRQn_Ty
 
IRQn
)

502 
NVIC
->
ISER
[0] = (1 << ((
ut32_t
)(
IRQn
) & 0x1F));

503 
	}
}

513 
__INLINE
 
	$NVIC_DibIRQ
(
IRQn_Ty
 
IRQn
)

515 
NVIC
->
ICER
[0] = (1 << ((
ut32_t
)(
IRQn
) & 0x1F));

516 
	}
}

528 
__INLINE
 
ut32_t
 
	$NVIC_GPdgIRQ
(
IRQn_Ty
 
IRQn
)

530 ((
ut32_t
((
NVIC
->
ISPR
[0] & (1 << ((ut32_t)(
IRQn
) & 0x1F)))?1:0));

531 
	}
}

541 
__INLINE
 
	$NVIC_SPdgIRQ
(
IRQn_Ty
 
IRQn
)

543 
NVIC
->
ISPR
[0] = (1 << ((
ut32_t
)(
IRQn
) & 0x1F));

544 
	}
}

554 
__INLINE
 
	$NVIC_CˬPdgIRQ
(
IRQn_Ty
 
IRQn
)

556 
NVIC
->
ICPR
[0] = (1 << ((
ut32_t
)(
IRQn
) & 0x1F));

557 
	}
}

571 
__INLINE
 
	$NVIC_SPriܙy
(
IRQn_Ty
 
IRQn
, 
ut32_t
 
iܙy
)

573 if(
IRQn
 < 0) {

574 
SCB
->
SHP
[
	`_SHP_IDX
(
IRQn
)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << 
	`_BIT_SHIFT
(IRQn))) |

575 (((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)& 0xFF<< 
	`_BIT_SHIFT
(
IRQn
)); }

577 
NVIC
->
IP
[
	`_IP_IDX
(
IRQn
)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << 
	`_BIT_SHIFT
(IRQn))) |

578 (((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)& 0xFF<< 
	`_BIT_SHIFT
(
IRQn
)); }

579 
	}
}

594 
__INLINE
 
ut32_t
 
	$NVIC_GPriܙy
(
IRQn_Ty
 
IRQn
)

597 if(
IRQn
 < 0) {

598 ((
ut32_t
)((
SCB
->
SHP
[
	`_SHP_IDX
(
IRQn
)] >> 
	`_BIT_SHIFT
(IRQn>> (8 - 
__NVIC_PRIO_BITS
))); }

600 ((
ut32_t
)((
NVIC
->
IP
[ 
	`_IP_IDX
(
IRQn
)] >> 
	`_BIT_SHIFT
(IRQn>> (8 - 
__NVIC_PRIO_BITS
))); }

601 
	}
}

608 
__INLINE
 
	$NVIC_SyemRet
()

610 
	`__DSB
();

612 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

613 
SCB_AIRCR_SYSRESETREQ_Msk
);

614 
	`__DSB
();

616 
	}
}

628 #i(
__Vd_SysTickCfig
 == 0)

639 
__INLINE
 
ut32_t
 
	$SysTick_Cfig
(
ut32_t
 
ticks
)

641 i(
ticks
 > 
SysTick_LOAD_RELOAD_Msk
)  (1);

643 
SysTick
->
LOAD
 = (
ticks
 & 
SysTick_LOAD_RELOAD_Msk
) - 1;

644 
	`NVIC_SPriܙy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

645 
SysTick
->
VAL
 = 0;

646 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

647 
SysTick_CTRL_TICKINT_Msk
 |

648 
SysTick_CTRL_ENABLE_Msk
;

650 
	}
}

663 #ifde
__lulus


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\cmsis\core_cmFunc.h

24 #ide
__CORE_CMFUNC_H


25 
	#__CORE_CMFUNC_H


	)

34 #i 
defed
 ( 
__CC_ARM
 )

37 #i(
__ARMCC_VERSION
 < 400677)

50 
__INLINE
 
ut32_t
 
	$__g_CONTROL
()

52 
ut32_t
 
__gCڌ
 
	`__ASM
("control");

53 (
__gCڌ
);

54 
	}
}

63 
__INLINE
 
	$__t_CONTROL
(
ut32_t
 
cڌ
)

65 
ut32_t
 
__gCڌ
 
	`__ASM
("control");

66 
__gCڌ
 = 
cڌ
;

67 
	}
}

76 
__INLINE
 
ut32_t
 
	$__g_IPSR
()

78 
ut32_t
 
__gIPSR
 
	`__ASM
("ipsr");

79 (
__gIPSR
);

80 
	}
}

89 
__INLINE
 
ut32_t
 
	$__g_APSR
()

91 
ut32_t
 
__gAPSR
 
	`__ASM
("apsr");

92 (
__gAPSR
);

93 
	}
}

102 
__INLINE
 
ut32_t
 
	$__g_xPSR
()

104 
ut32_t
 
__gXPSR
 
	`__ASM
("xpsr");

105 (
__gXPSR
);

106 
	}
}

115 
__INLINE
 
ut32_t
 
	$__g_PSP
()

117 
ut32_t
 
__gProssSckPor
 
	`__ASM
("psp");

118 (
__gProssSckPor
);

119 
	}
}

128 
__INLINE
 
	$__t_PSP
(
ut32_t
 
tOfProcSck
)

130 
ut32_t
 
__gProssSckPor
 
	`__ASM
("psp");

131 
__gProssSckPor
 = 
tOfProcSck
;

132 
	}
}

141 
__INLINE
 
ut32_t
 
	$__g_MSP
()

143 
ut32_t
 
__gMaSckPor
 
	`__ASM
("msp");

144 (
__gMaSckPor
);

145 
	}
}

154 
__INLINE
 
	$__t_MSP
(
ut32_t
 
tOfMaSck
)

156 
ut32_t
 
__gMaSckPor
 
	`__ASM
("msp");

157 
__gMaSckPor
 = 
tOfMaSck
;

158 
	}
}

167 
__INLINE
 
ut32_t
 
	$__g_PRIMASK
()

169 
ut32_t
 
__gPriMask
 
	`__ASM
("primask");

170 (
__gPriMask
);

171 
	}
}

180 
__INLINE
 
	$__t_PRIMASK
(
ut32_t
 
iMask
)

182 
ut32_t
 
__gPriMask
 
	`__ASM
("primask");

183 
__gPriMask
 = (
iMask
);

184 
	}
}

187 #i (
__CORTEX_M
 >= 0x03)

194 
	#__ab_u_q
 
__ab_fiq


	)

202 
	#__dib_u_q
 
__dib_fiq


	)

211 
__INLINE
 
ut32_t
 
	$__g_BASEPRI
()

213 
ut32_t
 
__gBaPri
 
	`__ASM
("basepri");

214 (
__gBaPri
);

215 
	}
}

224 
__INLINE
 
	$__t_BASEPRI
(
ut32_t
 
baPri
)

226 
ut32_t
 
__gBaPri
 
	`__ASM
("basepri");

227 
__gBaPri
 = (
baPri
 & 0xff);

228 
	}
}

237 
__INLINE
 
ut32_t
 
	$__g_FAULTMASK
()

239 
ut32_t
 
__gFauMask
 
	`__ASM
("faultmask");

240 (
__gFauMask
);

241 
	}
}

250 
__INLINE
 
	$__t_FAULTMASK
(
ut32_t
 
uMask
)

252 
ut32_t
 
__gFauMask
 
	`__ASM
("faultmask");

253 
__gFauMask
 = (
uMask
 & (
ut32_t
)1);

254 
	}
}

259 #i (
__CORTEX_M
 == 0x04)

267 
__INLINE
 
ut32_t
 
	$__g_FPSCR
()

269 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

270 
ut32_t
 
__gs
 
	`__ASM
("fpscr");

271 (
__gs
);

275 
	}
}

284 
__INLINE
 
	$__t_FPSCR
(
ut32_t
 
s
)

286 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

287 
ut32_t
 
__gs
 
	`__ASM
("fpscr");

288 
__gs
 = (
s
);

290 
	}
}

295 #i
defed
 ( 
__ICCARM__
 )

298 
	~<cmsis_r.h
>

300 #i
defed
 ( 
__GNUC__
 )

308 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__ab_q
()

310 
__ASM
 volatile ("cpsie i");

311 
	}
}

319 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__dib_q
()

321 
__ASM
 volatile ("cpsid i");

322 
	}
}

331 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_CONTROL
()

333 
ut32_t
 
su
;

335 
__ASM
 vީ("MRS %0, cڌ" : "" (
su
) );

336 (
su
);

337 
	}
}

346 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_CONTROL
(
ut32_t
 
cڌ
)

348 
__ASM
 vީ("MSR cڌ, %0" : : "r" (
cڌ
) );

349 
	}
}

358 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_IPSR
()

360 
ut32_t
 
su
;

362 
__ASM
 vީ("MRS %0, ip" : "" (
su
) );

363 (
su
);

364 
	}
}

373 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_APSR
()

375 
ut32_t
 
su
;

377 
__ASM
 vީ("MRS %0,p" : "" (
su
) );

378 (
su
);

379 
	}
}

388 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_xPSR
()

390 
ut32_t
 
su
;

392 
__ASM
 vީ("MRS %0, xp" : "" (
su
) );

393 (
su
);

394 
	}
}

403 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_PSP
()

405 
ut32_t
 
su
;

407 
__ASM
 vީ("MRS %0,\n" : "" (
su
) );

408 (
su
);

409 
	}
}

418 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_PSP
(
ut32_t
 
tOfProcSck
)

420 
__ASM
 vީ("MSR, %0\n" : : "r" (
tOfProcSck
) );

421 
	}
}

430 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_MSP
()

432 
ut32_t
 
su
;

434 
__ASM
 vީ("MRS %0, m\n" : "" (
su
) );

435 (
su
);

436 
	}
}

445 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_MSP
(
ut32_t
 
tOfMaSck
)

447 
__ASM
 vީ("MSR m, %0\n" : : "r" (
tOfMaSck
) );

448 
	}
}

457 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_PRIMASK
()

459 
ut32_t
 
su
;

461 
__ASM
 vީ("MRS %0,rimask" : "" (
su
) );

462 (
su
);

463 
	}
}

472 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_PRIMASK
(
ut32_t
 
iMask
)

474 
__ASM
 vީ("MSRrimask, %0" : : "r" (
iMask
) );

475 
	}
}

478 #i (
__CORTEX_M
 >= 0x03)

485 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__ab_u_q
()

487 
__ASM
 volatile ("cpsie f");

488 
	}
}

496 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__dib_u_q
()

498 
__ASM
 volatile ("cpsid f");

499 
	}
}

508 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_BASEPRI
()

510 
ut32_t
 
su
;

512 
__ASM
 vީ("MRS %0, bai_max" : "" (
su
) );

513 (
su
);

514 
	}
}

523 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_BASEPRI
(
ut32_t
 
vue
)

525 
__ASM
 vީ("MSR bai, %0" : : "r" (
vue
) );

526 
	}
}

535 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_FAULTMASK
()

537 
ut32_t
 
su
;

539 
__ASM
 vީ("MRS %0, faumask" : "" (
su
) );

540 (
su
);

541 
	}
}

550 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_FAULTMASK
(
ut32_t
 
uMask
)

552 
__ASM
 vީ("MSR faumask, %0" : : "r" (
uMask
) );

553 
	}
}

558 #i (
__CORTEX_M
 == 0x04)

566 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_FPSCR
()

568 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

569 
ut32_t
 
su
;

571 
__ASM
 vީ("VMRS %0, fps" : "" (
su
) );

572 (
su
);

576 
	}
}

585 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_FPSCR
(
ut32_t
 
s
)

587 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

588 
__ASM
 vީ("VMSR fps, %0" : : "r" (
s
) );

590 
	}
}

595 #i
defed
 ( 
__TASKING__
 )

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\cmsis\core_cmInstr.h

24 #ide
__CORE_CMINSTR_H


25 
	#__CORE_CMINSTR_H


	)

34 #i 
defed
 ( 
__CC_ARM
 )

37 #i(
__ARMCC_VERSION
 < 400677)

46 
	#__NOP
 
__n


	)

54 
	#__WFI
 
__wfi


	)

62 
	#__WFE
 
__w


	)

69 
	#__SEV
 
__v


	)

78 
	#__ISB
(
	`__isb
(0xF)

	)

86 
	#__DSB
(
	`__dsb
(0xF)

	)

94 
	#__DMB
(
	`__dmb
(0xF)

	)

104 
	#__REV
 
__v


	)

114 
__INLINE
 
__ASM
 
ut32_t
 
	$__REV16
(
ut32_t
 
vue
)

116 
v16
 
r0
,0

117 
bx
 



118 
	}
}

128 
__INLINE
 
__ASM
 
t32_t
 
	$__REVSH
(
t32_t
 
vue
)

130 
vsh
 
r0
,0

131 
bx
 



132 
	}
}

135 #i (
__CORTEX_M
 >= 0x03)

144 
	#__RBIT
 
__rb


	)

154 
	#__LDREXB
(
r
((
ut8_t
 ) 
	`__ldx
Ռ))

	)

164 
	#__LDREXH
(
r
((
ut16_t

	`__ldx
Ռ))

	)

174 
	#__LDREXW
(
r
((
ut32_t
 ) 
	`__ldx
Ռ))

	)

186 
	#__STREXB
(
vue
, 
r

	`__x
(vue,)

	)

198 
	#__STREXH
(
vue
, 
r

	`__x
(vue,)

	)

210 
	#__STREXW
(
vue
, 
r

	`__x
(vue,)

	)

218 
	#__CLREX
 
__x


	)

229 
	#__SSAT
 
__st


	)

240 
	#__USAT
 
__ut


	)

250 
	#__CLZ
 
__z


	)

256 #i
defed
 ( 
__ICCARM__
 )

259 
	~<cmsis_r.h
>

262 #i
defed
 ( 
__GNUC__
 )

269 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__NOP
()

271 
__ASM
 volatile ("nop");

272 
	}
}

280 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__WFI
()

282 
__ASM
 volatile ("wfi");

283 
	}
}

291 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__WFE
()

293 
__ASM
 volatile ("wfe");

294 
	}
}

301 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__SEV
()

303 
__ASM
 volatile ("sev");

304 
	}
}

313 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__ISB
()

315 
__ASM
 volatile ("isb");

316 
	}
}

324 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__DSB
()

326 
__ASM
 volatile ("dsb");

327 
	}
}

335 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__DMB
()

337 
__ASM
 volatile ("dmb");

338 
	}
}

348 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__REV
(
ut32_t
 
vue
)

350 
ut32_t
 
su
;

352 
__ASM
 vީ("v %0, %1" : "" (
su
: "r" (
vue
) );

353 (
su
);

354 
	}
}

364 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__REV16
(
ut32_t
 
vue
)

366 
ut32_t
 
su
;

368 
__ASM
 vީ("v16 %0, %1" : "" (
su
: "r" (
vue
) );

369 (
su
);

370 
	}
}

380 
__ibu__

ways_le
 ) ) 
__INLINE
 
t32_t
 
	$__REVSH
(
t32_t
 
vue
)

382 
ut32_t
 
su
;

384 
__ASM
 vީ("vsh %0, %1" : "" (
su
: "r" (
vue
) );

385 (
su
);

386 
	}
}

389 #i (
__CORTEX_M
 >= 0x03)

398 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__RBIT
(
ut32_t
 
vue
)

400 
ut32_t
 
su
;

402 
__ASM
 vީ("rb %0, %1" : "" (
su
: "r" (
vue
) );

403 (
su
);

404 
	}
}

414 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut8_t
 
	$__LDREXB
(vީ
ut8_t
 *
addr
)

416 
ut8_t
 
su
;

418 
__ASM
 vީ("ldxb %0, [%1]" : "" (
su
: "r" (
addr
) );

419 (
su
);

420 
	}
}

430 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut16_t
 
	$__LDREXH
(vީ
ut16_t
 *
addr
)

432 
ut16_t
 
su
;

434 
__ASM
 vީ("ldxh %0, [%1]" : "" (
su
: "r" (
addr
) );

435 (
su
);

436 
	}
}

446 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__LDREXW
(vީ
ut32_t
 *
addr
)

448 
ut32_t
 
su
;

450 
__ASM
 vީ("ldx %0, [%1]" : "" (
su
: "r" (
addr
) );

451 (
su
);

452 
	}
}

464 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__STREXB
(
ut8_t
 
vue
, vީut8_*
addr
)

466 
ut32_t
 
su
;

468 
__ASM
 vީ("xb %0, %2, [%1]" : "" (
su
: "r" (
addr
), "r" (
vue
) );

469 (
su
);

470 
	}
}

482 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__STREXH
(
ut16_t
 
vue
, vީut16_*
addr
)

484 
ut32_t
 
su
;

486 
__ASM
 vީ("xh %0, %2, [%1]" : "" (
su
: "r" (
addr
), "r" (
vue
) );

487 (
su
);

488 
	}
}

500 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__STREXW
(
ut32_t
 
vue
, vީut32_*
addr
)

502 
ut32_t
 
su
;

504 
__ASM
 vީ("x %0, %2, [%1]" : "" (
su
: "r" (
addr
), "r" (
vue
) );

505 (
su
);

506 
	}
}

514 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__CLREX
()

516 
__ASM
 volatile ("clrex");

517 
	}
}

528 
	#__SSAT
(
ARG1
,
ARG2
) \

530 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

531 
	`__ASM
 ("s%0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

532 
__RES
; \

533 })

	)

544 
	#__USAT
(
ARG1
,
ARG2
) \

546 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

547 
	`__ASM
 ("u%0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

548 
__RES
; \

549 })

	)

559 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut8_t
 
	$__CLZ
(
ut32_t
 
vue
)

561 
ut8_t
 
su
;

563 
__ASM
 vީ("z %0, %1" : "" (
su
: "r" (
vue
) );

564 (
su
);

565 
	}
}

572 #i
defed
 ( 
__TASKING__
 )

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\inc\Debug.h

1 #ide
DEBUG_H_INCLUDED


2 
	#DEBUG_H_INCLUDED


	)

4 
debugIn
();

5 
debugSd
(
SgToSd
[]);

6 
debugSd2
(
SgToSd
[], 
n
);

7 
debugReive
();

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\inc\Delay.h

1 #ide
DELAY_H_INCLUDED


2 
	#DELAY_H_INCLUDED


	)

4 
	~<dt.h
>

6 
Day
();

7 
dayMliIT
(vީ
ut32_t
 
nTime
);

8 
dayMli
(vީ
ut32_t
 
nTime
);

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\inc\SIM808.h

1 #ide
SIM808_H_INCLUDED


2 
	#SIM808_H_INCLUDED


	)

3 
	~<dt.h
>

4 
simIn
();

5 
simC
();

6 
simSd
(cڡ * 
da
);

7 
simReive
(cڡ 
ut8_t
* 
da
, ut8_
ngth
);

8 
simAvaab
();

9 
simRd
();

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\inc\SIMcommands.h

1 #ide
SIMCOMMANDS_H_INCLUDED


2 
	#SIMCOMMANDS_H_INCLUDED


	)

3 
In_SIM
();

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\inc\config.h

1 #ide
CONFIG_H_INCLUDED


2 
	#CONFIG_H_INCLUDED


	)

3 
	~"umq.h
"

5 
	#MQTT_URL
 "m11.oudmq.com"

	)

7 
	#MQTT_KEEP_ALIVE
 60

	)

8 
	#MQTT_CLIENT_ID
 "m"

	)

9 
	#MQTT_USERNAME
 "m"

	)

10 
	#MQTT_PASSWORD
 "123"

	)

11 
	#MQTT_TOPIC_GPS_LONG
 "gps/lgude"

	)

12 
	#MQTT_TOPIC_GPS_LAT
 "gps/tude"

	)

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\inc\font.h

1 
	gft6_8
[][6] =

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\inc\stm32f0xx.h

53 #ide
__STM32F0XX_H


54 
	#__STM32F0XX_H


	)

56 #ifde
__lulus


68 #i!
defed
 (
STM32F030
&& !defed (
STM32F031
&& !defed (
STM32F051
&& !defed (
STM32F072
&& !defed (
STM32F042
)

72 
	#STM32F072


	)

81 #i
defed
(
STM32F0XX
|| defed(
STM32F0XX_MD
)

82 
	#STM32F051


	)

86 #ifde
STM32F0XX_LD


87 
	#STM32F031


	)

91 #ifde
STM32F0XX_HD


92 
	#STM32F072


	)

96 #i
defed
 (
STM32F030X8
|| defed (
STM32F030X6
)

97 
	#STM32F030


	)

101 #i!
defed
 (
STM32F030
&& !defed (
STM32F031
&& !defed (
STM32F051
&& !defed (
STM32F072
&& !defed (
STM32F042
)

105 #i!
defed
 
USE_STDPERIPH_DRIVER


121 #i!
defed
 (
HSE_VALUE
)

122 
	#HSE_VALUE
 ((
ut32_t
)8000000

	)

129 #i!
defed
 (
HSE_STARTUP_TIMEOUT
)

130 
	#HSE_STARTUP_TIMEOUT
 ((
ut16_t
)0x5000

	)

137 #i!
defed
 (
HSI_STARTUP_TIMEOUT
)

138 
	#HSI_STARTUP_TIMEOUT
 ((
ut16_t
)0x5000

	)

141 #i!
defed
 (
HSI_VALUE
)

142 
	#HSI_VALUE
 ((
ut32_t
)8000000

	)

147 #i!
defed
 (
HSI14_VALUE
)

148 
	#HSI14_VALUE
 ((
ut32_t
)14000000

	)

153 #i!
defed
 (
HSI48_VALUE
)

154 
	#HSI48_VALUE
 ((
ut32_t
)48000000

	)

159 #i!
defed
 (
LSI_VALUE
)

160 
	#LSI_VALUE
 ((
ut32_t
)40000

	)

165 #i!
defed
 (
LSE_VALUE
)

166 
	#LSE_VALUE
 ((
ut32_t
)32768

	)

172 
	#__STM32F0XX_STDPERIPH_VERSION_MAIN
 (0x01

	)

173 
	#__STM32F0XX_STDPERIPH_VERSION_SUB1
 (0x03

	)

174 
	#__STM32F0XX_STDPERIPH_VERSION_SUB2
 (0x01

	)

175 
	#__STM32F0XX_STDPERIPH_VERSION_RC
 (0x00

	)

176 
	#__STM32F0XX_STDPERIPH_VERSION
 ((
__STM32F0XX_STDPERIPH_VERSION_MAIN
 << 24)\

177 |(
__STM32F0XX_STDPERIPH_VERSION_SUB1
 << 16)\

178 |(
__STM32F0XX_STDPERIPH_VERSION_SUB2
 << 8)\

179 |(
__STM32F0XX_STDPERIPH_VERSION_RC
))

	)

193 
	#__CM0_REV
 0

	)

194 
	#__MPU_PRESENT
 0

	)

195 
	#__NVIC_PRIO_BITS
 2

	)

196 
	#__Vd_SysTickCfig
 0

	)

199 
	eIRQn


202 
NMaskabI_IRQn
 = -14,

203 
HdFau_IRQn
 = -13,

204 
SVC_IRQn
 = -5,

205 
PdSV_IRQn
 = -2,

206 
SysTick_IRQn
 = -1,

208 #i
defed
 (
STM32F051
)

210 
WWDG_IRQn
 = 0,

211 
PVD_IRQn
 = 1,

212 
RTC_IRQn
 = 2,

213 
FLASH_IRQn
 = 3,

214 
RCC_IRQn
 = 4,

215 
EXTI0_1_IRQn
 = 5,

216 
EXTI2_3_IRQn
 = 6,

217 
EXTI4_15_IRQn
 = 7,

218 
TS_IRQn
 = 8,

219 
DMA1_Chl1_IRQn
 = 9,

220 
DMA1_Chl2_3_IRQn
 = 10,

221 
DMA1_Chl4_5_IRQn
 = 11,

222 
ADC1_COMP_IRQn
 = 12,

223 
TIM1_BRK_UP_TRG_COM_IRQn
 = 13,

224 
TIM1_CC_IRQn
 = 14,

225 
TIM2_IRQn
 = 15,

226 
TIM3_IRQn
 = 16,

227 
TIM6_DAC_IRQn
 = 17,

228 
TIM14_IRQn
 = 19,

229 
TIM15_IRQn
 = 20,

230 
TIM16_IRQn
 = 21,

231 
TIM17_IRQn
 = 22,

232 
I2C1_IRQn
 = 23,

233 
I2C2_IRQn
 = 24,

234 
SPI1_IRQn
 = 25,

235 
SPI2_IRQn
 = 26,

236 
USART1_IRQn
 = 27,

237 
USART2_IRQn
 = 28,

238 
CEC_IRQn
 = 30

239 #i
defed
 (
STM32F031
)

241 
WWDG_IRQn
 = 0,

242 
PVD_IRQn
 = 1,

243 
RTC_IRQn
 = 2,

244 
FLASH_IRQn
 = 3,

245 
RCC_IRQn
 = 4,

246 
EXTI0_1_IRQn
 = 5,

247 
EXTI2_3_IRQn
 = 6,

248 
EXTI4_15_IRQn
 = 7,

249 
DMA1_Chl1_IRQn
 = 9,

250 
DMA1_Chl2_3_IRQn
 = 10,

251 
DMA1_Chl4_5_IRQn
 = 11,

252 
ADC1_IRQn
 = 12,

253 
TIM1_BRK_UP_TRG_COM_IRQn
 = 13,

254 
TIM1_CC_IRQn
 = 14,

255 
TIM2_IRQn
 = 15,

256 
TIM3_IRQn
 = 16,

257 
TIM14_IRQn
 = 19,

258 
TIM16_IRQn
 = 21,

259 
TIM17_IRQn
 = 22,

260 
I2C1_IRQn
 = 23,

261 
SPI1_IRQn
 = 25,

262 
USART1_IRQn
 = 27

263 #i
defed
 (
STM32F030
)

265 
WWDG_IRQn
 = 0,

266 
RTC_IRQn
 = 2,

267 
FLASH_IRQn
 = 3,

268 
RCC_IRQn
 = 4,

269 
EXTI0_1_IRQn
 = 5,

270 
EXTI2_3_IRQn
 = 6,

271 
EXTI4_15_IRQn
 = 7,

272 
DMA1_Chl1_IRQn
 = 9,

273 
DMA1_Chl2_3_IRQn
 = 10,

274 
DMA1_Chl4_5_IRQn
 = 11,

275 
ADC1_IRQn
 = 12,

276 
TIM1_BRK_UP_TRG_COM_IRQn
 = 13,

277 
TIM1_CC_IRQn
 = 14,

278 
TIM3_IRQn
 = 16,

279 
TIM14_IRQn
 = 19,

280 
TIM15_IRQn
 = 20,

281 
TIM16_IRQn
 = 21,

282 
TIM17_IRQn
 = 22,

283 
I2C1_IRQn
 = 23,

284 
I2C2_IRQn
 = 24,

285 
SPI1_IRQn
 = 25,

286 
SPI2_IRQn
 = 26,

287 
USART1_IRQn
 = 27,

288 
USART2_IRQn
 = 28

289 #i
defed
 (
STM32F072
)

290 
WWDG_IRQn
 = 0,

291 
PVD_VDDIO2_IRQn
 = 1,

292 
RTC_IRQn
 = 2,

293 
FLASH_IRQn
 = 3,

294 
RCC_CRS_IRQn
 = 4,

295 
EXTI0_1_IRQn
 = 5,

296 
EXTI2_3_IRQn
 = 6,

297 
EXTI4_15_IRQn
 = 7,

298 
TSC_IRQn
 = 8,

299 
DMA1_Chl1_IRQn
 = 9,

300 
DMA1_Chl2_3_IRQn
 = 10,

301 
DMA1_Chl4_5_6_7_IRQn
 = 11,

302 
ADC1_COMP_IRQn
 = 12,

303 
TIM1_BRK_UP_TRG_COM_IRQn
 = 13,

304 
TIM1_CC_IRQn
 = 14,

305 
TIM2_IRQn
 = 15,

306 
TIM3_IRQn
 = 16,

307 
TIM6_DAC_IRQn
 = 17,

308 
TIM7_IRQn
 = 18,

309 
TIM14_IRQn
 = 19,

310 
TIM15_IRQn
 = 20,

311 
TIM16_IRQn
 = 21,

312 
TIM17_IRQn
 = 22,

313 
I2C1_IRQn
 = 23,

314 
I2C2_IRQn
 = 24,

315 
SPI1_IRQn
 = 25,

316 
SPI2_IRQn
 = 26,

317 
USART1_IRQn
 = 27,

318 
USART2_IRQn
 = 28,

319 
USART3_4_IRQn
 = 29,

320 
CEC_CAN_IRQn
 = 30,

321 
USB_IRQn
 = 31

322 #i
defed
 (
STM32F042
)

323 
WWDG_IRQn
 = 0,

324 
PVD_VDDIO2_IRQn
 = 1,

325 
RTC_IRQn
 = 2,

326 
FLASH_IRQn
 = 3,

327 
RCC_CRS_IRQn
 = 4,

328 
EXTI0_1_IRQn
 = 5,

329 
EXTI2_3_IRQn
 = 6,

330 
EXTI4_15_IRQn
 = 7,

331 
TSC_IRQn
 = 8,

332 
DMA1_Chl1_IRQn
 = 9,

333 
DMA1_Chl2_3_IRQn
 = 10,

334 
DMA1_Chl4_5_IRQn
 = 11,

335 
ADC1_IRQn
 = 12,

336 
TIM1_BRK_UP_TRG_COM_IRQn
 = 13,

337 
TIM1_CC_IRQn
 = 14,

338 
TIM2_IRQn
 = 15,

339 
TIM3_IRQn
 = 16,

340 
TIM14_IRQn
 = 19,

341 
TIM16_IRQn
 = 21,

342 
TIM17_IRQn
 = 22,

343 
I2C1_IRQn
 = 23,

344 
SPI1_IRQn
 = 25,

345 
SPI2_IRQn
 = 26,

346 
USART1_IRQn
 = 27,

347 
USART2_IRQn
 = 28,

348 
CEC_CAN_IRQn
 = 30,

349 
USB_IRQn
 = 31

351 } 
	tIRQn_Ty
;

357 
	~"ce_cm0.h
"

358 
	~"syem_m32f0xx.h
"

359 
	~<dt.h
>

365 um {
RESET
 = 0, 
SET
 = !RESET} 
	tFgStus
, 
	tITStus
;

367 um {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFuniڮS
;

368 
	#IS_FUNCTIONAL_STATE
(
STATE
(((STATE=
DISABLE
|| ((STATE=
ENABLE
))

	)

370 um {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tEStus
;

382 
__IO
 
ut32_t
 
ISR
;

383 
__IO
 
ut32_t
 
IER
;

384 
__IO
 
ut32_t
 
CR
;

385 
__IO
 
ut32_t
 
CFGR1
;

386 
__IO
 
ut32_t
 
CFGR2
;

387 
__IO
 
ut32_t
 
SMPR
;

388 
ut32_t
 
RESERVED1
;

389 
ut32_t
 
RESERVED2
;

390 
__IO
 
ut32_t
 
TR
;

391 
ut32_t
 
RESERVED3
;

392 
__IO
 
ut32_t
 
CHSELR
;

393 
ut32_t
 
RESERVED4
[5];

394 
__IO
 
ut32_t
 
DR
;

395 } 
	tADC_TyDef
;

399 
__IO
 
ut32_t
 
CCR
;

400 } 
	tADC_Comm_TyDef
;

408 
__IO
 
ut32_t
 
TIR
;

409 
__IO
 
ut32_t
 
TDTR
;

410 
__IO
 
ut32_t
 
TDLR
;

411 
__IO
 
ut32_t
 
TDHR
;

412 } 
	tCAN_TxMaBox_TyDef
;

419 
__IO
 
ut32_t
 
RIR
;

420 
__IO
 
ut32_t
 
RDTR
;

421 
__IO
 
ut32_t
 
RDLR
;

422 
__IO
 
ut32_t
 
RDHR
;

423 } 
	tCAN_FIFOMaBox_TyDef
;

430 
__IO
 
ut32_t
 
FR1
;

431 
__IO
 
ut32_t
 
FR2
;

432 } 
	tCAN_FrRegi_TyDef
;

439 
__IO
 
ut32_t
 
MCR
;

440 
__IO
 
ut32_t
 
MSR
;

441 
__IO
 
ut32_t
 
TSR
;

442 
__IO
 
ut32_t
 
RF0R
;

443 
__IO
 
ut32_t
 
RF1R
;

444 
__IO
 
ut32_t
 
IER
;

445 
__IO
 
ut32_t
 
ESR
;

446 
__IO
 
ut32_t
 
BTR
;

447 
ut32_t
 
RESERVED0
[88];

448 
CAN_TxMaBox_TyDef
 
sTxMaBox
[3];

449 
CAN_FIFOMaBox_TyDef
 
sFIFOMaBox
[2];

450 
ut32_t
 
RESERVED1
[12];

451 
__IO
 
ut32_t
 
FMR
;

452 
__IO
 
ut32_t
 
FM1R
;

453 
ut32_t
 
RESERVED2
;

454 
__IO
 
ut32_t
 
FS1R
;

455 
ut32_t
 
RESERVED3
;

456 
__IO
 
ut32_t
 
FFA1R
;

457 
ut32_t
 
RESERVED4
;

458 
__IO
 
ut32_t
 
FA1R
;

459 
ut32_t
 
RESERVED5
[8];

460 
CAN_FrRegi_TyDef
 
sFrRegi
[28];

461 } 
	tCAN_TyDef
;

469 
__IO
 
ut32_t
 
CR
;

470 
__IO
 
ut32_t
 
CFGR
;

471 
__IO
 
ut32_t
 
TXDR
;

472 
__IO
 
ut32_t
 
RXDR
;

473 
__IO
 
ut32_t
 
ISR
;

474 
__IO
 
ut32_t
 
IER
;

475 }
	tCEC_TyDef
;

483 
__IO
 
ut32_t
 
CSR
;

484 } 
	tCOMP_TyDef
;

493 
__IO
 
ut32_t
 
DR
;

494 
__IO
 
ut8_t
 
IDR
;

495 
ut8_t
 
RESERVED0
;

496 
ut16_t
 
RESERVED1
;

497 
__IO
 
ut32_t
 
CR
;

498 
ut32_t
 
RESERVED2
;

499 
__IO
 
ut32_t
 
INIT
;

500 
__IO
 
ut32_t
 
POL
;

501 } 
	tCRC_TyDef
;

508 
__IO
 
ut32_t
 
CR
;

509 
__IO
 
ut32_t
 
CFGR
;

510 
__IO
 
ut32_t
 
ISR
;

511 
__IO
 
ut32_t
 
ICR
;

512 } 
	tCRS_TyDef
;

520 
__IO
 
ut32_t
 
CR
;

521 
__IO
 
ut32_t
 
SWTRIGR
;

522 
__IO
 
ut32_t
 
DHR12R1
;

523 
__IO
 
ut32_t
 
DHR12L1
;

524 
__IO
 
ut32_t
 
DHR8R1
;

525 
__IO
 
ut32_t
 
DHR12R2
;

526 
__IO
 
ut32_t
 
DHR12L2
;

527 
__IO
 
ut32_t
 
DHR8R2
;

528 
__IO
 
ut32_t
 
DHR12RD
;

529 
__IO
 
ut32_t
 
DHR12LD
;

530 
__IO
 
ut32_t
 
DHR8RD
;

531 
__IO
 
ut32_t
 
DOR1
;

532 
__IO
 
ut32_t
 
DOR2
;

533 
__IO
 
ut32_t
 
SR
;

534 } 
	tDAC_TyDef
;

542 
__IO
 
ut32_t
 
IDCODE
;

543 
__IO
 
ut32_t
 
CR
;

544 
__IO
 
ut32_t
 
APB1FZ
;

545 
__IO
 
ut32_t
 
APB2FZ
;

546 }
	tDBGMCU_TyDef
;

554 
__IO
 
ut32_t
 
CCR
;

555 
__IO
 
ut32_t
 
CNDTR
;

556 
__IO
 
ut32_t
 
CPAR
;

557 
__IO
 
ut32_t
 
CMAR
;

558 } 
	tDMA_Chl_TyDef
;

562 
__IO
 
ut32_t
 
ISR
;

563 
__IO
 
ut32_t
 
IFCR
;

564 } 
	tDMA_TyDef
;

572 
__IO
 
ut32_t
 
IMR
;

573 
__IO
 
ut32_t
 
EMR
;

574 
__IO
 
ut32_t
 
RTSR
;

575 
__IO
 
ut32_t
 
FTSR
;

576 
__IO
 
ut32_t
 
SWIER
;

577 
__IO
 
ut32_t
 
PR
;

578 }
	tEXTI_TyDef
;

585 
__IO
 
ut32_t
 
ACR
;

586 
__IO
 
ut32_t
 
KEYR
;

587 
__IO
 
ut32_t
 
OPTKEYR
;

588 
__IO
 
ut32_t
 
SR
;

589 
__IO
 
ut32_t
 
CR
;

590 
__IO
 
ut32_t
 
AR
;

591 
__IO
 
ut32_t
 
RESERVED
;

592 
__IO
 
ut32_t
 
OBR
;

593 
__IO
 
ut32_t
 
WRPR
;

594 } 
	tFLASH_TyDef
;

602 
__IO
 
ut16_t
 
RDP
;

603 
__IO
 
ut16_t
 
USER
;

604 
__IO
 
ut16_t
 
DATA0
;

605 
__IO
 
ut16_t
 
DATA1
;

606 
__IO
 
ut16_t
 
WRP0
;

607 
__IO
 
ut16_t
 
WRP1
;

608 
__IO
 
ut16_t
 
WRP2
;

609 
__IO
 
ut16_t
 
WRP3
;

610 } 
	tOB_TyDef
;

619 
__IO
 
ut32_t
 
MODER
;

620 
__IO
 
ut16_t
 
OTYPER
;

621 
ut16_t
 
RESERVED0
;

622 
__IO
 
ut32_t
 
OSPEEDR
;

623 
__IO
 
ut32_t
 
PUPDR
;

624 
__IO
 
ut16_t
 
IDR
;

625 
ut16_t
 
RESERVED1
;

626 
__IO
 
ut16_t
 
ODR
;

627 
ut16_t
 
RESERVED2
;

628 
__IO
 
ut32_t
 
BSRR
;

629 
__IO
 
ut32_t
 
LCKR
;

630 
__IO
 
ut32_t
 
AFR
[2];

631 
__IO
 
ut16_t
 
BRR
;

632 
ut16_t
 
RESERVED3
;

633 }
	tGPIO_TyDef
;

641 
__IO
 
ut32_t
 
CFGR1
;

642 
ut32_t
 
RESERVED
;

643 
__IO
 
ut32_t
 
EXTICR
[4];

644 
__IO
 
ut32_t
 
CFGR2
;

645 } 
	tSYSCFG_TyDef
;

653 
__IO
 
ut32_t
 
CR1
;

654 
__IO
 
ut32_t
 
CR2
;

655 
__IO
 
ut32_t
 
OAR1
;

656 
__IO
 
ut32_t
 
OAR2
;

657 
__IO
 
ut32_t
 
TIMINGR
;

658 
__IO
 
ut32_t
 
TIMEOUTR
;

659 
__IO
 
ut32_t
 
ISR
;

660 
__IO
 
ut32_t
 
ICR
;

661 
__IO
 
ut32_t
 
PECR
;

662 
__IO
 
ut32_t
 
RXDR
;

663 
__IO
 
ut32_t
 
TXDR
;

664 }
	tI2C_TyDef
;

672 
__IO
 
ut32_t
 
KR
;

673 
__IO
 
ut32_t
 
PR
;

674 
__IO
 
ut32_t
 
RLR
;

675 
__IO
 
ut32_t
 
SR
;

676 
__IO
 
ut32_t
 
WINR
;

677 } 
	tIWDG_TyDef
;

685 
__IO
 
ut32_t
 
CR
;

686 
__IO
 
ut32_t
 
CSR
;

687 } 
	tPWR_TyDef
;

695 
__IO
 
ut32_t
 
CR
;

696 
__IO
 
ut32_t
 
CFGR
;

697 
__IO
 
ut32_t
 
CIR
;

698 
__IO
 
ut32_t
 
APB2RSTR
;

699 
__IO
 
ut32_t
 
APB1RSTR
;

700 
__IO
 
ut32_t
 
AHBENR
;

701 
__IO
 
ut32_t
 
APB2ENR
;

702 
__IO
 
ut32_t
 
APB1ENR
;

703 
__IO
 
ut32_t
 
BDCR
;

704 
__IO
 
ut32_t
 
CSR
;

705 
__IO
 
ut32_t
 
AHBRSTR
;

706 
__IO
 
ut32_t
 
CFGR2
;

707 
__IO
 
ut32_t
 
CFGR3
;

708 
__IO
 
ut32_t
 
CR2
;

709 } 
	tRCC_TyDef
;

717 
__IO
 
ut32_t
 
TR
;

718 
__IO
 
ut32_t
 
DR
;

719 
__IO
 
ut32_t
 
CR
;

720 
__IO
 
ut32_t
 
ISR
;

721 
__IO
 
ut32_t
 
PRER
;

722 
__IO
 
ut32_t
 
WUTR
;

723 
ut32_t
 
RESERVED1
;

724 
__IO
 
ut32_t
 
ALRMAR
;

725 
ut32_t
 
RESERVED2
;

726 
__IO
 
ut32_t
 
WPR
;

727 
__IO
 
ut32_t
 
SSR
;

728 
__IO
 
ut32_t
 
SHIFTR
;

729 
__IO
 
ut32_t
 
TSTR
;

730 
__IO
 
ut32_t
 
TSDR
;

731 
__IO
 
ut32_t
 
TSSSR
;

732 
__IO
 
ut32_t
 
CALR
;

733 
__IO
 
ut32_t
 
TAFCR
;

734 
__IO
 
ut32_t
 
ALRMASSR
;

735 
ut32_t
 
RESERVED3
;

736 
ut32_t
 
RESERVED4
;

737 
__IO
 
ut32_t
 
BKP0R
;

738 
__IO
 
ut32_t
 
BKP1R
;

739 
__IO
 
ut32_t
 
BKP2R
;

740 
__IO
 
ut32_t
 
BKP3R
;

741 
__IO
 
ut32_t
 
BKP4R
;

742 } 
	tRTC_TyDef
;

745 
	#CAL
 
CALR


	)

753 
__IO
 
ut16_t
 
CR1
;

754 
ut16_t
 
RESERVED0
;

755 
__IO
 
ut16_t
 
CR2
;

756 
ut16_t
 
RESERVED1
;

757 
__IO
 
ut16_t
 
SR
;

758 
ut16_t
 
RESERVED2
;

759 
__IO
 
ut16_t
 
DR
;

760 
ut16_t
 
RESERVED3
;

761 
__IO
 
ut16_t
 
CRCPR
;

762 
ut16_t
 
RESERVED4
;

763 
__IO
 
ut16_t
 
RXCRCR
;

764 
ut16_t
 
RESERVED5
;

765 
__IO
 
ut16_t
 
TXCRCR
;

766 
ut16_t
 
RESERVED6
;

767 
__IO
 
ut16_t
 
I2SCFGR
;

768 
ut16_t
 
RESERVED7
;

769 
__IO
 
ut16_t
 
I2SPR
;

770 
ut16_t
 
RESERVED8
;

771 } 
	tSPI_TyDef
;

779 
__IO
 
ut16_t
 
CR1
;

780 
ut16_t
 
RESERVED0
;

781 
__IO
 
ut16_t
 
CR2
;

782 
ut16_t
 
RESERVED1
;

783 
__IO
 
ut16_t
 
SMCR
;

784 
ut16_t
 
RESERVED2
;

785 
__IO
 
ut16_t
 
DIER
;

786 
ut16_t
 
RESERVED3
;

787 
__IO
 
ut16_t
 
SR
;

788 
ut16_t
 
RESERVED4
;

789 
__IO
 
ut16_t
 
EGR
;

790 
ut16_t
 
RESERVED5
;

791 
__IO
 
ut16_t
 
CCMR1
;

792 
ut16_t
 
RESERVED6
;

793 
__IO
 
ut16_t
 
CCMR2
;

794 
ut16_t
 
RESERVED7
;

795 
__IO
 
ut16_t
 
CCER
;

796 
ut16_t
 
RESERVED8
;

797 
__IO
 
ut32_t
 
CNT
;

798 
__IO
 
ut16_t
 
PSC
;

799 
ut16_t
 
RESERVED10
;

800 
__IO
 
ut32_t
 
ARR
;

801 
__IO
 
ut16_t
 
RCR
;

802 
ut16_t
 
RESERVED12
;

803 
__IO
 
ut32_t
 
CCR1
;

804 
__IO
 
ut32_t
 
CCR2
;

805 
__IO
 
ut32_t
 
CCR3
;

806 
__IO
 
ut32_t
 
CCR4
;

807 
__IO
 
ut16_t
 
BDTR
;

808 
ut16_t
 
RESERVED17
;

809 
__IO
 
ut16_t
 
DCR
;

810 
ut16_t
 
RESERVED18
;

811 
__IO
 
ut16_t
 
DMAR
;

812 
ut16_t
 
RESERVED19
;

813 
__IO
 
ut16_t
 
OR
;

814 
ut16_t
 
RESERVED20
;

815 } 
	tTIM_TyDef
;

822 
__IO
 
ut32_t
 
CR
;

823 
__IO
 
ut32_t
 
IER
;

824 
__IO
 
ut32_t
 
ICR
;

825 
__IO
 
ut32_t
 
ISR
;

826 
__IO
 
ut32_t
 
IOHCR
;

827 
__IO
 
ut32_t
 
RESERVED1
;

828 
__IO
 
ut32_t
 
IOASCR
;

829 
__IO
 
ut32_t
 
RESERVED2
;

830 
__IO
 
ut32_t
 
IOSCR
;

831 
__IO
 
ut32_t
 
RESERVED3
;

832 
__IO
 
ut32_t
 
IOCCR
;

833 
__IO
 
ut32_t
 
RESERVED4
;

834 
__IO
 
ut32_t
 
IOGCSR
;

835 
__IO
 
ut32_t
 
IOGXCR
[8];

836 } 
	tTSC_TyDef
;

844 
__IO
 
ut32_t
 
CR1
;

845 
__IO
 
ut32_t
 
CR2
;

846 
__IO
 
ut32_t
 
CR3
;

847 
__IO
 
ut16_t
 
BRR
;

848 
ut16_t
 
RESERVED1
;

849 
__IO
 
ut16_t
 
GTPR
;

850 
ut16_t
 
RESERVED2
;

851 
__IO
 
ut32_t
 
RTOR
;

852 
__IO
 
ut16_t
 
RQR
;

853 
ut16_t
 
RESERVED3
;

854 
__IO
 
ut32_t
 
ISR
;

855 
__IO
 
ut32_t
 
ICR
;

856 
__IO
 
ut16_t
 
RDR
;

857 
ut16_t
 
RESERVED4
;

858 
__IO
 
ut16_t
 
TDR
;

859 
ut16_t
 
RESERVED5
;

860 } 
	tUSART_TyDef
;

868 
__IO
 
ut32_t
 
CR
;

869 
__IO
 
ut32_t
 
CFR
;

870 
__IO
 
ut32_t
 
SR
;

871 } 
	tWWDG_TyDef
;

882 
	#FLASH_BASE
 ((
ut32_t
)0x08000000

	)

883 
	#SRAM_BASE
 ((
ut32_t
)0x20000000

	)

884 
	#PERIPH_BASE
 ((
ut32_t
)0x40000000

	)

887 
	#APBPERIPH_BASE
 
PERIPH_BASE


	)

888 
	#AHBPERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

889 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x08000000)

	)

891 
	#TIM2_BASE
 (
APBPERIPH_BASE
 + 0x00000000)

	)

892 
	#TIM3_BASE
 (
APBPERIPH_BASE
 + 0x00000400)

	)

893 
	#TIM6_BASE
 (
APBPERIPH_BASE
 + 0x00001000)

	)

894 
	#TIM7_BASE
 (
APBPERIPH_BASE
 + 0x00001400)

	)

895 
	#TIM14_BASE
 (
APBPERIPH_BASE
 + 0x00002000)

	)

896 
	#RTC_BASE
 (
APBPERIPH_BASE
 + 0x00002800)

	)

897 
	#WWDG_BASE
 (
APBPERIPH_BASE
 + 0x00002C00)

	)

898 
	#IWDG_BASE
 (
APBPERIPH_BASE
 + 0x00003000)

	)

899 
	#SPI2_BASE
 (
APBPERIPH_BASE
 + 0x00003800)

	)

900 
	#USART2_BASE
 (
APBPERIPH_BASE
 + 0x00004400)

	)

901 
	#USART3_BASE
 (
APBPERIPH_BASE
 + 0x00004800)

	)

902 
	#USART4_BASE
 (
APBPERIPH_BASE
 + 0x00004C00)

	)

903 
	#I2C1_BASE
 (
APBPERIPH_BASE
 + 0x00005400)

	)

904 
	#I2C2_BASE
 (
APBPERIPH_BASE
 + 0x00005800)

	)

905 
	#CAN_BASE
 (
APBPERIPH_BASE
 + 0x00006400)

	)

906 
	#CRS_BASE
 (
APBPERIPH_BASE
 + 0x00006C00)

	)

907 
	#PWR_BASE
 (
APBPERIPH_BASE
 + 0x00007000)

	)

908 
	#DAC_BASE
 (
APBPERIPH_BASE
 + 0x00007400)

	)

909 
	#CEC_BASE
 (
APBPERIPH_BASE
 + 0x00007800)

	)

911 
	#SYSCFG_BASE
 (
APBPERIPH_BASE
 + 0x00010000)

	)

912 
	#COMP_BASE
 (
APBPERIPH_BASE
 + 0x0001001C)

	)

913 
	#EXTI_BASE
 (
APBPERIPH_BASE
 + 0x00010400)

	)

914 
	#ADC1_BASE
 (
APBPERIPH_BASE
 + 0x00012400)

	)

915 
	#ADC_BASE
 (
APBPERIPH_BASE
 + 0x00012708)

	)

916 
	#TIM1_BASE
 (
APBPERIPH_BASE
 + 0x00012C00)

	)

917 
	#SPI1_BASE
 (
APBPERIPH_BASE
 + 0x00013000)

	)

918 
	#USART1_BASE
 (
APBPERIPH_BASE
 + 0x00013800)

	)

919 
	#TIM15_BASE
 (
APBPERIPH_BASE
 + 0x00014000)

	)

920 
	#TIM16_BASE
 (
APBPERIPH_BASE
 + 0x00014400)

	)

921 
	#TIM17_BASE
 (
APBPERIPH_BASE
 + 0x00014800)

	)

922 
	#DBGMCU_BASE
 (
APBPERIPH_BASE
 + 0x00015800)

	)

924 
	#DMA1_BASE
 (
AHBPERIPH_BASE
 + 0x00000000)

	)

925 
	#DMA1_Chl1_BASE
 (
DMA1_BASE
 + 0x00000008)

	)

926 
	#DMA1_Chl2_BASE
 (
DMA1_BASE
 + 0x0000001C)

	)

927 
	#DMA1_Chl3_BASE
 (
DMA1_BASE
 + 0x00000030)

	)

928 
	#DMA1_Chl4_BASE
 (
DMA1_BASE
 + 0x00000044)

	)

929 
	#DMA1_Chl5_BASE
 (
DMA1_BASE
 + 0x00000058)

	)

930 
	#DMA1_Chl6_BASE
 (
DMA1_BASE
 + 0x0000006C)

	)

931 
	#DMA1_Chl7_BASE
 (
DMA1_BASE
 + 0x00000080)

	)

933 
	#RCC_BASE
 (
AHBPERIPH_BASE
 + 0x00001000)

	)

934 
	#FLASH_R_BASE
 (
AHBPERIPH_BASE
 + 0x00002000

	)

935 
	#OB_BASE
 ((
ut32_t
)0x1FFFF800

	)

936 
	#CRC_BASE
 (
AHBPERIPH_BASE
 + 0x00003000)

	)

937 
	#TSC_BASE
 (
AHBPERIPH_BASE
 + 0x00004000)

	)

939 
	#GPIOA_BASE
 (
AHB2PERIPH_BASE
 + 0x00000000)

	)

940 
	#GPIOB_BASE
 (
AHB2PERIPH_BASE
 + 0x00000400)

	)

941 
	#GPIOC_BASE
 (
AHB2PERIPH_BASE
 + 0x00000800)

	)

942 
	#GPIOD_BASE
 (
AHB2PERIPH_BASE
 + 0x00000C00)

	)

943 
	#GPIOE_BASE
 (
AHB2PERIPH_BASE
 + 0x00001000)

	)

944 
	#GPIOF_BASE
 (
AHB2PERIPH_BASE
 + 0x00001400)

	)

954 
	#TIM2
 ((
TIM_TyDef
 *
TIM2_BASE
)

	)

955 
	#TIM3
 ((
TIM_TyDef
 *
TIM3_BASE
)

	)

956 
	#TIM6
 ((
TIM_TyDef
 *
TIM6_BASE
)

	)

957 
	#TIM7
 ((
TIM_TyDef
 *
TIM7_BASE
)

	)

958 
	#TIM14
 ((
TIM_TyDef
 *
TIM14_BASE
)

	)

959 
	#RTC
 ((
RTC_TyDef
 *
RTC_BASE
)

	)

960 
	#WWDG
 ((
WWDG_TyDef
 *
WWDG_BASE
)

	)

961 
	#IWDG
 ((
IWDG_TyDef
 *
IWDG_BASE
)

	)

962 
	#SPI2
 ((
SPI_TyDef
 *
SPI2_BASE
)

	)

963 
	#USART2
 ((
USART_TyDef
 *
USART2_BASE
)

	)

964 
	#USART3
 ((
USART_TyDef
 *
USART3_BASE
)

	)

965 
	#USART4
 ((
USART_TyDef
 *
USART4_BASE
)

	)

966 
	#I2C1
 ((
I2C_TyDef
 *
I2C1_BASE
)

	)

967 
	#I2C2
 ((
I2C_TyDef
 *
I2C2_BASE
)

	)

968 
	#CAN
 ((
CAN_TyDef
 *
CAN_BASE
)

	)

969 
	#CRS
 ((
CRS_TyDef
 *
CRS_BASE
)

	)

970 
	#PWR
 ((
PWR_TyDef
 *
PWR_BASE
)

	)

971 
	#DAC
 ((
DAC_TyDef
 *
DAC_BASE
)

	)

972 
	#CEC
 ((
CEC_TyDef
 *
CEC_BASE
)

	)

974 
	#SYSCFG
 ((
SYSCFG_TyDef
 *
SYSCFG_BASE
)

	)

975 
	#COMP
 ((
COMP_TyDef
 *
COMP_BASE
)

	)

976 
	#EXTI
 ((
EXTI_TyDef
 *
EXTI_BASE
)

	)

977 
	#ADC1
 ((
ADC_TyDef
 *
ADC1_BASE
)

	)

978 
	#ADC
 ((
ADC_Comm_TyDef
 *
ADC_BASE
)

	)

979 
	#TIM1
 ((
TIM_TyDef
 *
TIM1_BASE
)

	)

980 
	#SPI1
 ((
SPI_TyDef
 *
SPI1_BASE
)

	)

981 
	#USART1
 ((
USART_TyDef
 *
USART1_BASE
)

	)

982 
	#TIM15
 ((
TIM_TyDef
 *
TIM15_BASE
)

	)

983 
	#TIM16
 ((
TIM_TyDef
 *
TIM16_BASE
)

	)

984 
	#TIM17
 ((
TIM_TyDef
 *
TIM17_BASE
)

	)

985 
	#DBGMCU
 ((
DBGMCU_TyDef
 *
DBGMCU_BASE
)

	)

987 
	#DMA1
 ((
DMA_TyDef
 *
DMA1_BASE
)

	)

988 
	#DMA1_Chl1
 ((
DMA_Chl_TyDef
 *
DMA1_Chl1_BASE
)

	)

989 
	#DMA1_Chl2
 ((
DMA_Chl_TyDef
 *
DMA1_Chl2_BASE
)

	)

990 
	#DMA1_Chl3
 ((
DMA_Chl_TyDef
 *
DMA1_Chl3_BASE
)

	)

991 
	#DMA1_Chl4
 ((
DMA_Chl_TyDef
 *
DMA1_Chl4_BASE
)

	)

992 
	#DMA1_Chl5
 ((
DMA_Chl_TyDef
 *
DMA1_Chl5_BASE
)

	)

993 
	#DMA1_Chl6
 ((
DMA_Chl_TyDef
 *
DMA1_Chl6_BASE
)

	)

994 
	#DMA1_Chl7
 ((
DMA_Chl_TyDef
 *
DMA1_Chl7_BASE
)

	)

995 
	#FLASH
 ((
FLASH_TyDef
 *
FLASH_R_BASE
)

	)

996 
	#OB
 ((
OB_TyDef
 *
OB_BASE
)

	)

997 
	#RCC
 ((
RCC_TyDef
 *
RCC_BASE
)

	)

998 
	#CRC
 ((
CRC_TyDef
 *
CRC_BASE
)

	)

999 
	#TSC
 ((
TSC_TyDef
 *
TSC_BASE
)

	)

1001 
	#GPIOA
 ((
GPIO_TyDef
 *
GPIOA_BASE
)

	)

1002 
	#GPIOB
 ((
GPIO_TyDef
 *
GPIOB_BASE
)

	)

1003 
	#GPIOC
 ((
GPIO_TyDef
 *
GPIOC_BASE
)

	)

1004 
	#GPIOD
 ((
GPIO_TyDef
 *
GPIOD_BASE
)

	)

1005 
	#GPIOE
 ((
GPIO_TyDef
 *
GPIOE_BASE
)

	)

1006 
	#GPIOF
 ((
GPIO_TyDef
 *
GPIOF_BASE
)

	)

1029 
	#ADC_ISR_AWD
 ((
ut32_t
)0x00000080

	)

1030 
	#ADC_ISR_OVR
 ((
ut32_t
)0x00000010

	)

1031 
	#ADC_ISR_EOSEQ
 ((
ut32_t
)0x00000008

	)

1032 
	#ADC_ISR_EOC
 ((
ut32_t
)0x00000004

	)

1033 
	#ADC_ISR_EOSMP
 ((
ut32_t
)0x00000002

	)

1034 
	#ADC_ISR_ADRDY
 ((
ut32_t
)0x00000001

	)

1037 
	#ADC_ISR_EOS
 
ADC_ISR_EOSEQ


	)

1040 
	#ADC_IER_AWDIE
 ((
ut32_t
)0x00000080

	)

1041 
	#ADC_IER_OVRIE
 ((
ut32_t
)0x00000010

	)

1042 
	#ADC_IER_EOSEQIE
 ((
ut32_t
)0x00000008

	)

1043 
	#ADC_IER_EOCIE
 ((
ut32_t
)0x00000004

	)

1044 
	#ADC_IER_EOSMPIE
 ((
ut32_t
)0x00000002

	)

1045 
	#ADC_IER_ADRDYIE
 ((
ut32_t
)0x00000001

	)

1048 
	#ADC_IER_EOSIE
 
ADC_IER_EOSEQIE


	)

1051 
	#ADC_CR_ADCAL
 ((
ut32_t
)0x80000000

	)

1052 
	#ADC_CR_ADSTP
 ((
ut32_t
)0x00000010

	)

1053 
	#ADC_CR_ADSTART
 ((
ut32_t
)0x00000004

	)

1054 
	#ADC_CR_ADDIS
 ((
ut32_t
)0x00000002

	)

1055 
	#ADC_CR_ADEN
 ((
ut32_t
)0x00000001

	)

1058 
	#ADC_CFGR1_AWDCH
 ((
ut32_t
)0x7C000000

	)

1059 
	#ADC_CFGR1_AWDCH_0
 ((
ut32_t
)0x04000000

	)

1060 
	#ADC_CFGR1_AWDCH_1
 ((
ut32_t
)0x08000000

	)

1061 
	#ADC_CFGR1_AWDCH_2
 ((
ut32_t
)0x10000000

	)

1062 
	#ADC_CFGR1_AWDCH_3
 ((
ut32_t
)0x20000000

	)

1063 
	#ADC_CFGR1_AWDCH_4
 ((
ut32_t
)0x40000000

	)

1064 
	#ADC_CFGR1_AWDEN
 ((
ut32_t
)0x00800000

	)

1065 
	#ADC_CFGR1_AWDSGL
 ((
ut32_t
)0x00400000

	)

1066 
	#ADC_CFGR1_DISCEN
 ((
ut32_t
)0x00010000

	)

1067 
	#ADC_CFGR1_AUTOFF
 ((
ut32_t
)0x00008000

	)

1068 
	#ADC_CFGR1_WAIT
 ((
ut32_t
)0x00004000

	)

1069 
	#ADC_CFGR1_CONT
 ((
ut32_t
)0x00002000

	)

1070 
	#ADC_CFGR1_OVRMOD
 ((
ut32_t
)0x00001000

	)

1071 
	#ADC_CFGR1_EXTEN
 ((
ut32_t
)0x00000C00

	)

1072 
	#ADC_CFGR1_EXTEN_0
 ((
ut32_t
)0x00000400

	)

1073 
	#ADC_CFGR1_EXTEN_1
 ((
ut32_t
)0x00000800

	)

1074 
	#ADC_CFGR1_EXTSEL
 ((
ut32_t
)0x000001C0

	)

1075 
	#ADC_CFGR1_EXTSEL_0
 ((
ut32_t
)0x00000040

	)

1076 
	#ADC_CFGR1_EXTSEL_1
 ((
ut32_t
)0x00000080

	)

1077 
	#ADC_CFGR1_EXTSEL_2
 ((
ut32_t
)0x00000100

	)

1078 
	#ADC_CFGR1_ALIGN
 ((
ut32_t
)0x00000020

	)

1079 
	#ADC_CFGR1_RES
 ((
ut32_t
)0x00000018

	)

1080 
	#ADC_CFGR1_RES_0
 ((
ut32_t
)0x00000008

	)

1081 
	#ADC_CFGR1_RES_1
 ((
ut32_t
)0x00000010

	)

1082 
	#ADC_CFGR1_SCANDIR
 ((
ut32_t
)0x00000004

	)

1083 
	#ADC_CFGR1_DMACFG
 ((
ut32_t
)0x00000002

	)

1084 
	#ADC_CFGR1_DMAEN
 ((
ut32_t
)0x00000001

	)

1087 
	#ADC_CFGR1_AUTDLY
 
ADC_CFGR1_WAIT


	)

1090 
	#ADC_CFGR2_CKMODE
 ((
ut32_t
)0xC0000000

	)

1091 
	#ADC_CFGR2_CKMODE_1
 ((
ut32_t
)0x80000000

	)

1092 
	#ADC_CFGR2_CKMODE_0
 ((
ut32_t
)0x40000000

	)

1095 
	#ADC_CFGR2_JITOFFDIV4
 
ADC_CFGR2_CKMODE_1


	)

1096 
	#ADC_CFGR2_JITOFFDIV2
 
ADC_CFGR2_CKMODE_0


	)

1099 
	#ADC_SMPR_SMP
 ((
ut32_t
)0x00000007

	)

1100 
	#ADC_SMPR_SMP_0
 ((
ut32_t
)0x00000001

	)

1101 
	#ADC_SMPR_SMP_1
 ((
ut32_t
)0x00000002

	)

1102 
	#ADC_SMPR_SMP_2
 ((
ut32_t
)0x00000004

	)

1105 
	#ADC_SMPR1_SMPR
 
ADC_SMPR_SMP


	)

1106 
	#ADC_SMPR1_SMPR_0
 
ADC_SMPR_SMP_0


	)

1107 
	#ADC_SMPR1_SMPR_1
 
ADC_SMPR_SMP_1


	)

1108 
	#ADC_SMPR1_SMPR_2
 
ADC_SMPR_SMP_2


	)

1111 
	#ADC_TR_HT
 ((
ut32_t
)0x0FFF0000

	)

1112 
	#ADC_TR_LT
 ((
ut32_t
)0x00000FFF

	)

1115 
	#ADC_HTR_HT
 
ADC_TR_HT


	)

1116 
	#ADC_LTR_LT
 
ADC_TR_LT


	)

1119 
	#ADC_CHSELR_CHSEL18
 ((
ut32_t
)0x00040000

	)

1120 
	#ADC_CHSELR_CHSEL17
 ((
ut32_t
)0x00020000

	)

1121 
	#ADC_CHSELR_CHSEL16
 ((
ut32_t
)0x00010000

	)

1122 
	#ADC_CHSELR_CHSEL15
 ((
ut32_t
)0x00008000

	)

1123 
	#ADC_CHSELR_CHSEL14
 ((
ut32_t
)0x00004000

	)

1124 
	#ADC_CHSELR_CHSEL13
 ((
ut32_t
)0x00002000

	)

1125 
	#ADC_CHSELR_CHSEL12
 ((
ut32_t
)0x00001000

	)

1126 
	#ADC_CHSELR_CHSEL11
 ((
ut32_t
)0x00000800

	)

1127 
	#ADC_CHSELR_CHSEL10
 ((
ut32_t
)0x00000400

	)

1128 
	#ADC_CHSELR_CHSEL9
 ((
ut32_t
)0x00000200

	)

1129 
	#ADC_CHSELR_CHSEL8
 ((
ut32_t
)0x00000100

	)

1130 
	#ADC_CHSELR_CHSEL7
 ((
ut32_t
)0x00000080

	)

1131 
	#ADC_CHSELR_CHSEL6
 ((
ut32_t
)0x00000040

	)

1132 
	#ADC_CHSELR_CHSEL5
 ((
ut32_t
)0x00000020

	)

1133 
	#ADC_CHSELR_CHSEL4
 ((
ut32_t
)0x00000010

	)

1134 
	#ADC_CHSELR_CHSEL3
 ((
ut32_t
)0x00000008

	)

1135 
	#ADC_CHSELR_CHSEL2
 ((
ut32_t
)0x00000004

	)

1136 
	#ADC_CHSELR_CHSEL1
 ((
ut32_t
)0x00000002

	)

1137 
	#ADC_CHSELR_CHSEL0
 ((
ut32_t
)0x00000001

	)

1140 
	#ADC_DR_DATA
 ((
ut32_t
)0x0000FFFF

	)

1143 
	#ADC_CCR_VBATEN
 ((
ut32_t
)0x01000000

	)

1144 
	#ADC_CCR_TSEN
 ((
ut32_t
)0x00800000

	)

1145 
	#ADC_CCR_VREFEN
 ((
ut32_t
)0x00400000

	)

1153 
	#CAN_MCR_INRQ
 ((
ut16_t
)0x0001

	)

1154 
	#CAN_MCR_SLEEP
 ((
ut16_t
)0x0002

	)

1155 
	#CAN_MCR_TXFP
 ((
ut16_t
)0x0004

	)

1156 
	#CAN_MCR_RFLM
 ((
ut16_t
)0x0008

	)

1157 
	#CAN_MCR_NART
 ((
ut16_t
)0x0010

	)

1158 
	#CAN_MCR_AWUM
 ((
ut16_t
)0x0020

	)

1159 
	#CAN_MCR_ABOM
 ((
ut16_t
)0x0040

	)

1160 
	#CAN_MCR_TTCM
 ((
ut16_t
)0x0080

	)

1161 
	#CAN_MCR_RESET
 ((
ut16_t
)0x8000

	)

1164 
	#CAN_MSR_INAK
 ((
ut16_t
)0x0001

	)

1165 
	#CAN_MSR_SLAK
 ((
ut16_t
)0x0002

	)

1166 
	#CAN_MSR_ERRI
 ((
ut16_t
)0x0004

	)

1167 
	#CAN_MSR_WKUI
 ((
ut16_t
)0x0008

	)

1168 
	#CAN_MSR_SLAKI
 ((
ut16_t
)0x0010

	)

1169 
	#CAN_MSR_TXM
 ((
ut16_t
)0x0100

	)

1170 
	#CAN_MSR_RXM
 ((
ut16_t
)0x0200

	)

1171 
	#CAN_MSR_SAMP
 ((
ut16_t
)0x0400

	)

1172 
	#CAN_MSR_RX
 ((
ut16_t
)0x0800

	)

1175 
	#CAN_TSR_RQCP0
 ((
ut32_t
)0x00000001

	)

1176 
	#CAN_TSR_TXOK0
 ((
ut32_t
)0x00000002

	)

1177 
	#CAN_TSR_ALST0
 ((
ut32_t
)0x00000004

	)

1178 
	#CAN_TSR_TERR0
 ((
ut32_t
)0x00000008

	)

1179 
	#CAN_TSR_ABRQ0
 ((
ut32_t
)0x00000080

	)

1180 
	#CAN_TSR_RQCP1
 ((
ut32_t
)0x00000100

	)

1181 
	#CAN_TSR_TXOK1
 ((
ut32_t
)0x00000200

	)

1182 
	#CAN_TSR_ALST1
 ((
ut32_t
)0x00000400

	)

1183 
	#CAN_TSR_TERR1
 ((
ut32_t
)0x00000800

	)

1184 
	#CAN_TSR_ABRQ1
 ((
ut32_t
)0x00008000

	)

1185 
	#CAN_TSR_RQCP2
 ((
ut32_t
)0x00010000

	)

1186 
	#CAN_TSR_TXOK2
 ((
ut32_t
)0x00020000

	)

1187 
	#CAN_TSR_ALST2
 ((
ut32_t
)0x00040000

	)

1188 
	#CAN_TSR_TERR2
 ((
ut32_t
)0x00080000

	)

1189 
	#CAN_TSR_ABRQ2
 ((
ut32_t
)0x00800000

	)

1190 
	#CAN_TSR_CODE
 ((
ut32_t
)0x03000000

	)

1192 
	#CAN_TSR_TME
 ((
ut32_t
)0x1C000000

	)

1193 
	#CAN_TSR_TME0
 ((
ut32_t
)0x04000000

	)

1194 
	#CAN_TSR_TME1
 ((
ut32_t
)0x08000000

	)

1195 
	#CAN_TSR_TME2
 ((
ut32_t
)0x10000000

	)

1197 
	#CAN_TSR_LOW
 ((
ut32_t
)0xE0000000

	)

1198 
	#CAN_TSR_LOW0
 ((
ut32_t
)0x20000000

	)

1199 
	#CAN_TSR_LOW1
 ((
ut32_t
)0x40000000

	)

1200 
	#CAN_TSR_LOW2
 ((
ut32_t
)0x80000000

	)

1203 
	#CAN_RF0R_FMP0
 ((
ut8_t
)0x03

	)

1204 
	#CAN_RF0R_FULL0
 ((
ut8_t
)0x08

	)

1205 
	#CAN_RF0R_FOVR0
 ((
ut8_t
)0x10

	)

1206 
	#CAN_RF0R_RFOM0
 ((
ut8_t
)0x20

	)

1209 
	#CAN_RF1R_FMP1
 ((
ut8_t
)0x03

	)

1210 
	#CAN_RF1R_FULL1
 ((
ut8_t
)0x08

	)

1211 
	#CAN_RF1R_FOVR1
 ((
ut8_t
)0x10

	)

1212 
	#CAN_RF1R_RFOM1
 ((
ut8_t
)0x20

	)

1215 
	#CAN_IER_TMEIE
 ((
ut32_t
)0x00000001

	)

1216 
	#CAN_IER_FMPIE0
 ((
ut32_t
)0x00000002

	)

1217 
	#CAN_IER_FFIE0
 ((
ut32_t
)0x00000004

	)

1218 
	#CAN_IER_FOVIE0
 ((
ut32_t
)0x00000008

	)

1219 
	#CAN_IER_FMPIE1
 ((
ut32_t
)0x00000010

	)

1220 
	#CAN_IER_FFIE1
 ((
ut32_t
)0x00000020

	)

1221 
	#CAN_IER_FOVIE1
 ((
ut32_t
)0x00000040

	)

1222 
	#CAN_IER_EWGIE
 ((
ut32_t
)0x00000100

	)

1223 
	#CAN_IER_EPVIE
 ((
ut32_t
)0x00000200

	)

1224 
	#CAN_IER_BOFIE
 ((
ut32_t
)0x00000400

	)

1225 
	#CAN_IER_LECIE
 ((
ut32_t
)0x00000800

	)

1226 
	#CAN_IER_ERRIE
 ((
ut32_t
)0x00008000

	)

1227 
	#CAN_IER_WKUIE
 ((
ut32_t
)0x00010000

	)

1228 
	#CAN_IER_SLKIE
 ((
ut32_t
)0x00020000

	)

1231 
	#CAN_ESR_EWGF
 ((
ut32_t
)0x00000001

	)

1232 
	#CAN_ESR_EPVF
 ((
ut32_t
)0x00000002

	)

1233 
	#CAN_ESR_BOFF
 ((
ut32_t
)0x00000004

	)

1235 
	#CAN_ESR_LEC
 ((
ut32_t
)0x00000070

	)

1236 
	#CAN_ESR_LEC_0
 ((
ut32_t
)0x00000010

	)

1237 
	#CAN_ESR_LEC_1
 ((
ut32_t
)0x00000020

	)

1238 
	#CAN_ESR_LEC_2
 ((
ut32_t
)0x00000040

	)

1240 
	#CAN_ESR_TEC
 ((
ut32_t
)0x00FF0000

	)

1241 
	#CAN_ESR_REC
 ((
ut32_t
)0xFF000000

	)

1244 
	#CAN_BTR_BRP
 ((
ut32_t
)0x000003FF

	)

1245 
	#CAN_BTR_TS1
 ((
ut32_t
)0x000F0000

	)

1246 
	#CAN_BTR_TS2
 ((
ut32_t
)0x00700000

	)

1247 
	#CAN_BTR_SJW
 ((
ut32_t
)0x03000000

	)

1248 
	#CAN_BTR_LBKM
 ((
ut32_t
)0x40000000

	)

1249 
	#CAN_BTR_SILM
 ((
ut32_t
)0x80000000

	)

1253 
	#CAN_TI0R_TXRQ
 ((
ut32_t
)0x00000001

	)

1254 
	#CAN_TI0R_RTR
 ((
ut32_t
)0x00000002

	)

1255 
	#CAN_TI0R_IDE
 ((
ut32_t
)0x00000004

	)

1256 
	#CAN_TI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

1257 
	#CAN_TI0R_STID
 ((
ut32_t
)0xFFE00000

	)

1260 
	#CAN_TDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

1261 
	#CAN_TDT0R_TGT
 ((
ut32_t
)0x00000100

	)

1262 
	#CAN_TDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

1265 
	#CAN_TDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

1266 
	#CAN_TDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

1267 
	#CAN_TDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

1268 
	#CAN_TDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

1271 
	#CAN_TDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

1272 
	#CAN_TDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

1273 
	#CAN_TDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

1274 
	#CAN_TDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

1277 
	#CAN_TI1R_TXRQ
 ((
ut32_t
)0x00000001

	)

1278 
	#CAN_TI1R_RTR
 ((
ut32_t
)0x00000002

	)

1279 
	#CAN_TI1R_IDE
 ((
ut32_t
)0x00000004

	)

1280 
	#CAN_TI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

1281 
	#CAN_TI1R_STID
 ((
ut32_t
)0xFFE00000

	)

1284 
	#CAN_TDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

1285 
	#CAN_TDT1R_TGT
 ((
ut32_t
)0x00000100

	)

1286 
	#CAN_TDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

1289 
	#CAN_TDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

1290 
	#CAN_TDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

1291 
	#CAN_TDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

1292 
	#CAN_TDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

1295 
	#CAN_TDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

1296 
	#CAN_TDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

1297 
	#CAN_TDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

1298 
	#CAN_TDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

1301 
	#CAN_TI2R_TXRQ
 ((
ut32_t
)0x00000001

	)

1302 
	#CAN_TI2R_RTR
 ((
ut32_t
)0x00000002

	)

1303 
	#CAN_TI2R_IDE
 ((
ut32_t
)0x00000004

	)

1304 
	#CAN_TI2R_EXID
 ((
ut32_t
)0x001FFFF8

	)

1305 
	#CAN_TI2R_STID
 ((
ut32_t
)0xFFE00000

	)

1308 
	#CAN_TDT2R_DLC
 ((
ut32_t
)0x0000000F

	)

1309 
	#CAN_TDT2R_TGT
 ((
ut32_t
)0x00000100

	)

1310 
	#CAN_TDT2R_TIME
 ((
ut32_t
)0xFFFF0000

	)

1313 
	#CAN_TDL2R_DATA0
 ((
ut32_t
)0x000000FF

	)

1314 
	#CAN_TDL2R_DATA1
 ((
ut32_t
)0x0000FF00

	)

1315 
	#CAN_TDL2R_DATA2
 ((
ut32_t
)0x00FF0000

	)

1316 
	#CAN_TDL2R_DATA3
 ((
ut32_t
)0xFF000000

	)

1319 
	#CAN_TDH2R_DATA4
 ((
ut32_t
)0x000000FF

	)

1320 
	#CAN_TDH2R_DATA5
 ((
ut32_t
)0x0000FF00

	)

1321 
	#CAN_TDH2R_DATA6
 ((
ut32_t
)0x00FF0000

	)

1322 
	#CAN_TDH2R_DATA7
 ((
ut32_t
)0xFF000000

	)

1325 
	#CAN_RI0R_RTR
 ((
ut32_t
)0x00000002

	)

1326 
	#CAN_RI0R_IDE
 ((
ut32_t
)0x00000004

	)

1327 
	#CAN_RI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

1328 
	#CAN_RI0R_STID
 ((
ut32_t
)0xFFE00000

	)

1331 
	#CAN_RDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

1332 
	#CAN_RDT0R_FMI
 ((
ut32_t
)0x0000FF00

	)

1333 
	#CAN_RDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

1336 
	#CAN_RDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

1337 
	#CAN_RDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

1338 
	#CAN_RDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

1339 
	#CAN_RDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

1342 
	#CAN_RDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

1343 
	#CAN_RDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

1344 
	#CAN_RDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

1345 
	#CAN_RDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

1348 
	#CAN_RI1R_RTR
 ((
ut32_t
)0x00000002

	)

1349 
	#CAN_RI1R_IDE
 ((
ut32_t
)0x00000004

	)

1350 
	#CAN_RI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

1351 
	#CAN_RI1R_STID
 ((
ut32_t
)0xFFE00000

	)

1354 
	#CAN_RDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

1355 
	#CAN_RDT1R_FMI
 ((
ut32_t
)0x0000FF00

	)

1356 
	#CAN_RDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

1359 
	#CAN_RDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

1360 
	#CAN_RDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

1361 
	#CAN_RDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

1362 
	#CAN_RDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

1365 
	#CAN_RDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

1366 
	#CAN_RDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

1367 
	#CAN_RDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

1368 
	#CAN_RDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

1372 
	#CAN_FMR_FINIT
 ((
ut8_t
)0x01

	)

1375 
	#CAN_FM1R_FBM
 ((
ut16_t
)0x3FFF

	)

1376 
	#CAN_FM1R_FBM0
 ((
ut16_t
)0x0001

	)

1377 
	#CAN_FM1R_FBM1
 ((
ut16_t
)0x0002

	)

1378 
	#CAN_FM1R_FBM2
 ((
ut16_t
)0x0004

	)

1379 
	#CAN_FM1R_FBM3
 ((
ut16_t
)0x0008

	)

1380 
	#CAN_FM1R_FBM4
 ((
ut16_t
)0x0010

	)

1381 
	#CAN_FM1R_FBM5
 ((
ut16_t
)0x0020

	)

1382 
	#CAN_FM1R_FBM6
 ((
ut16_t
)0x0040

	)

1383 
	#CAN_FM1R_FBM7
 ((
ut16_t
)0x0080

	)

1384 
	#CAN_FM1R_FBM8
 ((
ut16_t
)0x0100

	)

1385 
	#CAN_FM1R_FBM9
 ((
ut16_t
)0x0200

	)

1386 
	#CAN_FM1R_FBM10
 ((
ut16_t
)0x0400

	)

1387 
	#CAN_FM1R_FBM11
 ((
ut16_t
)0x0800

	)

1388 
	#CAN_FM1R_FBM12
 ((
ut16_t
)0x1000

	)

1389 
	#CAN_FM1R_FBM13
 ((
ut16_t
)0x2000

	)

1392 
	#CAN_FS1R_FSC
 ((
ut16_t
)0x3FFF

	)

1393 
	#CAN_FS1R_FSC0
 ((
ut16_t
)0x0001

	)

1394 
	#CAN_FS1R_FSC1
 ((
ut16_t
)0x0002

	)

1395 
	#CAN_FS1R_FSC2
 ((
ut16_t
)0x0004

	)

1396 
	#CAN_FS1R_FSC3
 ((
ut16_t
)0x0008

	)

1397 
	#CAN_FS1R_FSC4
 ((
ut16_t
)0x0010

	)

1398 
	#CAN_FS1R_FSC5
 ((
ut16_t
)0x0020

	)

1399 
	#CAN_FS1R_FSC6
 ((
ut16_t
)0x0040

	)

1400 
	#CAN_FS1R_FSC7
 ((
ut16_t
)0x0080

	)

1401 
	#CAN_FS1R_FSC8
 ((
ut16_t
)0x0100

	)

1402 
	#CAN_FS1R_FSC9
 ((
ut16_t
)0x0200

	)

1403 
	#CAN_FS1R_FSC10
 ((
ut16_t
)0x0400

	)

1404 
	#CAN_FS1R_FSC11
 ((
ut16_t
)0x0800

	)

1405 
	#CAN_FS1R_FSC12
 ((
ut16_t
)0x1000

	)

1406 
	#CAN_FS1R_FSC13
 ((
ut16_t
)0x2000

	)

1409 
	#CAN_FFA1R_FFA
 ((
ut16_t
)0x3FFF

	)

1410 
	#CAN_FFA1R_FFA0
 ((
ut16_t
)0x0001

	)

1411 
	#CAN_FFA1R_FFA1
 ((
ut16_t
)0x0002

	)

1412 
	#CAN_FFA1R_FFA2
 ((
ut16_t
)0x0004

	)

1413 
	#CAN_FFA1R_FFA3
 ((
ut16_t
)0x0008

	)

1414 
	#CAN_FFA1R_FFA4
 ((
ut16_t
)0x0010

	)

1415 
	#CAN_FFA1R_FFA5
 ((
ut16_t
)0x0020

	)

1416 
	#CAN_FFA1R_FFA6
 ((
ut16_t
)0x0040

	)

1417 
	#CAN_FFA1R_FFA7
 ((
ut16_t
)0x0080

	)

1418 
	#CAN_FFA1R_FFA8
 ((
ut16_t
)0x0100

	)

1419 
	#CAN_FFA1R_FFA9
 ((
ut16_t
)0x0200

	)

1420 
	#CAN_FFA1R_FFA10
 ((
ut16_t
)0x0400

	)

1421 
	#CAN_FFA1R_FFA11
 ((
ut16_t
)0x0800

	)

1422 
	#CAN_FFA1R_FFA12
 ((
ut16_t
)0x1000

	)

1423 
	#CAN_FFA1R_FFA13
 ((
ut16_t
)0x2000

	)

1426 
	#CAN_FA1R_FACT
 ((
ut16_t
)0x3FFF

	)

1427 
	#CAN_FA1R_FACT0
 ((
ut16_t
)0x0001

	)

1428 
	#CAN_FA1R_FACT1
 ((
ut16_t
)0x0002

	)

1429 
	#CAN_FA1R_FACT2
 ((
ut16_t
)0x0004

	)

1430 
	#CAN_FA1R_FACT3
 ((
ut16_t
)0x0008

	)

1431 
	#CAN_FA1R_FACT4
 ((
ut16_t
)0x0010

	)

1432 
	#CAN_FA1R_FACT5
 ((
ut16_t
)0x0020

	)

1433 
	#CAN_FA1R_FACT6
 ((
ut16_t
)0x0040

	)

1434 
	#CAN_FA1R_FACT7
 ((
ut16_t
)0x0080

	)

1435 
	#CAN_FA1R_FACT8
 ((
ut16_t
)0x0100

	)

1436 
	#CAN_FA1R_FACT9
 ((
ut16_t
)0x0200

	)

1437 
	#CAN_FA1R_FACT10
 ((
ut16_t
)0x0400

	)

1438 
	#CAN_FA1R_FACT11
 ((
ut16_t
)0x0800

	)

1439 
	#CAN_FA1R_FACT12
 ((
ut16_t
)0x1000

	)

1440 
	#CAN_FA1R_FACT13
 ((
ut16_t
)0x2000

	)

1443 
	#CAN_F0R1_FB0
 ((
ut32_t
)0x00000001

	)

1444 
	#CAN_F0R1_FB1
 ((
ut32_t
)0x00000002

	)

1445 
	#CAN_F0R1_FB2
 ((
ut32_t
)0x00000004

	)

1446 
	#CAN_F0R1_FB3
 ((
ut32_t
)0x00000008

	)

1447 
	#CAN_F0R1_FB4
 ((
ut32_t
)0x00000010

	)

1448 
	#CAN_F0R1_FB5
 ((
ut32_t
)0x00000020

	)

1449 
	#CAN_F0R1_FB6
 ((
ut32_t
)0x00000040

	)

1450 
	#CAN_F0R1_FB7
 ((
ut32_t
)0x00000080

	)

1451 
	#CAN_F0R1_FB8
 ((
ut32_t
)0x00000100

	)

1452 
	#CAN_F0R1_FB9
 ((
ut32_t
)0x00000200

	)

1453 
	#CAN_F0R1_FB10
 ((
ut32_t
)0x00000400

	)

1454 
	#CAN_F0R1_FB11
 ((
ut32_t
)0x00000800

	)

1455 
	#CAN_F0R1_FB12
 ((
ut32_t
)0x00001000

	)

1456 
	#CAN_F0R1_FB13
 ((
ut32_t
)0x00002000

	)

1457 
	#CAN_F0R1_FB14
 ((
ut32_t
)0x00004000

	)

1458 
	#CAN_F0R1_FB15
 ((
ut32_t
)0x00008000

	)

1459 
	#CAN_F0R1_FB16
 ((
ut32_t
)0x00010000

	)

1460 
	#CAN_F0R1_FB17
 ((
ut32_t
)0x00020000

	)

1461 
	#CAN_F0R1_FB18
 ((
ut32_t
)0x00040000

	)

1462 
	#CAN_F0R1_FB19
 ((
ut32_t
)0x00080000

	)

1463 
	#CAN_F0R1_FB20
 ((
ut32_t
)0x00100000

	)

1464 
	#CAN_F0R1_FB21
 ((
ut32_t
)0x00200000

	)

1465 
	#CAN_F0R1_FB22
 ((
ut32_t
)0x00400000

	)

1466 
	#CAN_F0R1_FB23
 ((
ut32_t
)0x00800000

	)

1467 
	#CAN_F0R1_FB24
 ((
ut32_t
)0x01000000

	)

1468 
	#CAN_F0R1_FB25
 ((
ut32_t
)0x02000000

	)

1469 
	#CAN_F0R1_FB26
 ((
ut32_t
)0x04000000

	)

1470 
	#CAN_F0R1_FB27
 ((
ut32_t
)0x08000000

	)

1471 
	#CAN_F0R1_FB28
 ((
ut32_t
)0x10000000

	)

1472 
	#CAN_F0R1_FB29
 ((
ut32_t
)0x20000000

	)

1473 
	#CAN_F0R1_FB30
 ((
ut32_t
)0x40000000

	)

1474 
	#CAN_F0R1_FB31
 ((
ut32_t
)0x80000000

	)

1477 
	#CAN_F1R1_FB0
 ((
ut32_t
)0x00000001

	)

1478 
	#CAN_F1R1_FB1
 ((
ut32_t
)0x00000002

	)

1479 
	#CAN_F1R1_FB2
 ((
ut32_t
)0x00000004

	)

1480 
	#CAN_F1R1_FB3
 ((
ut32_t
)0x00000008

	)

1481 
	#CAN_F1R1_FB4
 ((
ut32_t
)0x00000010

	)

1482 
	#CAN_F1R1_FB5
 ((
ut32_t
)0x00000020

	)

1483 
	#CAN_F1R1_FB6
 ((
ut32_t
)0x00000040

	)

1484 
	#CAN_F1R1_FB7
 ((
ut32_t
)0x00000080

	)

1485 
	#CAN_F1R1_FB8
 ((
ut32_t
)0x00000100

	)

1486 
	#CAN_F1R1_FB9
 ((
ut32_t
)0x00000200

	)

1487 
	#CAN_F1R1_FB10
 ((
ut32_t
)0x00000400

	)

1488 
	#CAN_F1R1_FB11
 ((
ut32_t
)0x00000800

	)

1489 
	#CAN_F1R1_FB12
 ((
ut32_t
)0x00001000

	)

1490 
	#CAN_F1R1_FB13
 ((
ut32_t
)0x00002000

	)

1491 
	#CAN_F1R1_FB14
 ((
ut32_t
)0x00004000

	)

1492 
	#CAN_F1R1_FB15
 ((
ut32_t
)0x00008000

	)

1493 
	#CAN_F1R1_FB16
 ((
ut32_t
)0x00010000

	)

1494 
	#CAN_F1R1_FB17
 ((
ut32_t
)0x00020000

	)

1495 
	#CAN_F1R1_FB18
 ((
ut32_t
)0x00040000

	)

1496 
	#CAN_F1R1_FB19
 ((
ut32_t
)0x00080000

	)

1497 
	#CAN_F1R1_FB20
 ((
ut32_t
)0x00100000

	)

1498 
	#CAN_F1R1_FB21
 ((
ut32_t
)0x00200000

	)

1499 
	#CAN_F1R1_FB22
 ((
ut32_t
)0x00400000

	)

1500 
	#CAN_F1R1_FB23
 ((
ut32_t
)0x00800000

	)

1501 
	#CAN_F1R1_FB24
 ((
ut32_t
)0x01000000

	)

1502 
	#CAN_F1R1_FB25
 ((
ut32_t
)0x02000000

	)

1503 
	#CAN_F1R1_FB26
 ((
ut32_t
)0x04000000

	)

1504 
	#CAN_F1R1_FB27
 ((
ut32_t
)0x08000000

	)

1505 
	#CAN_F1R1_FB28
 ((
ut32_t
)0x10000000

	)

1506 
	#CAN_F1R1_FB29
 ((
ut32_t
)0x20000000

	)

1507 
	#CAN_F1R1_FB30
 ((
ut32_t
)0x40000000

	)

1508 
	#CAN_F1R1_FB31
 ((
ut32_t
)0x80000000

	)

1511 
	#CAN_F2R1_FB0
 ((
ut32_t
)0x00000001

	)

1512 
	#CAN_F2R1_FB1
 ((
ut32_t
)0x00000002

	)

1513 
	#CAN_F2R1_FB2
 ((
ut32_t
)0x00000004

	)

1514 
	#CAN_F2R1_FB3
 ((
ut32_t
)0x00000008

	)

1515 
	#CAN_F2R1_FB4
 ((
ut32_t
)0x00000010

	)

1516 
	#CAN_F2R1_FB5
 ((
ut32_t
)0x00000020

	)

1517 
	#CAN_F2R1_FB6
 ((
ut32_t
)0x00000040

	)

1518 
	#CAN_F2R1_FB7
 ((
ut32_t
)0x00000080

	)

1519 
	#CAN_F2R1_FB8
 ((
ut32_t
)0x00000100

	)

1520 
	#CAN_F2R1_FB9
 ((
ut32_t
)0x00000200

	)

1521 
	#CAN_F2R1_FB10
 ((
ut32_t
)0x00000400

	)

1522 
	#CAN_F2R1_FB11
 ((
ut32_t
)0x00000800

	)

1523 
	#CAN_F2R1_FB12
 ((
ut32_t
)0x00001000

	)

1524 
	#CAN_F2R1_FB13
 ((
ut32_t
)0x00002000

	)

1525 
	#CAN_F2R1_FB14
 ((
ut32_t
)0x00004000

	)

1526 
	#CAN_F2R1_FB15
 ((
ut32_t
)0x00008000

	)

1527 
	#CAN_F2R1_FB16
 ((
ut32_t
)0x00010000

	)

1528 
	#CAN_F2R1_FB17
 ((
ut32_t
)0x00020000

	)

1529 
	#CAN_F2R1_FB18
 ((
ut32_t
)0x00040000

	)

1530 
	#CAN_F2R1_FB19
 ((
ut32_t
)0x00080000

	)

1531 
	#CAN_F2R1_FB20
 ((
ut32_t
)0x00100000

	)

1532 
	#CAN_F2R1_FB21
 ((
ut32_t
)0x00200000

	)

1533 
	#CAN_F2R1_FB22
 ((
ut32_t
)0x00400000

	)

1534 
	#CAN_F2R1_FB23
 ((
ut32_t
)0x00800000

	)

1535 
	#CAN_F2R1_FB24
 ((
ut32_t
)0x01000000

	)

1536 
	#CAN_F2R1_FB25
 ((
ut32_t
)0x02000000

	)

1537 
	#CAN_F2R1_FB26
 ((
ut32_t
)0x04000000

	)

1538 
	#CAN_F2R1_FB27
 ((
ut32_t
)0x08000000

	)

1539 
	#CAN_F2R1_FB28
 ((
ut32_t
)0x10000000

	)

1540 
	#CAN_F2R1_FB29
 ((
ut32_t
)0x20000000

	)

1541 
	#CAN_F2R1_FB30
 ((
ut32_t
)0x40000000

	)

1542 
	#CAN_F2R1_FB31
 ((
ut32_t
)0x80000000

	)

1545 
	#CAN_F3R1_FB0
 ((
ut32_t
)0x00000001

	)

1546 
	#CAN_F3R1_FB1
 ((
ut32_t
)0x00000002

	)

1547 
	#CAN_F3R1_FB2
 ((
ut32_t
)0x00000004

	)

1548 
	#CAN_F3R1_FB3
 ((
ut32_t
)0x00000008

	)

1549 
	#CAN_F3R1_FB4
 ((
ut32_t
)0x00000010

	)

1550 
	#CAN_F3R1_FB5
 ((
ut32_t
)0x00000020

	)

1551 
	#CAN_F3R1_FB6
 ((
ut32_t
)0x00000040

	)

1552 
	#CAN_F3R1_FB7
 ((
ut32_t
)0x00000080

	)

1553 
	#CAN_F3R1_FB8
 ((
ut32_t
)0x00000100

	)

1554 
	#CAN_F3R1_FB9
 ((
ut32_t
)0x00000200

	)

1555 
	#CAN_F3R1_FB10
 ((
ut32_t
)0x00000400

	)

1556 
	#CAN_F3R1_FB11
 ((
ut32_t
)0x00000800

	)

1557 
	#CAN_F3R1_FB12
 ((
ut32_t
)0x00001000

	)

1558 
	#CAN_F3R1_FB13
 ((
ut32_t
)0x00002000

	)

1559 
	#CAN_F3R1_FB14
 ((
ut32_t
)0x00004000

	)

1560 
	#CAN_F3R1_FB15
 ((
ut32_t
)0x00008000

	)

1561 
	#CAN_F3R1_FB16
 ((
ut32_t
)0x00010000

	)

1562 
	#CAN_F3R1_FB17
 ((
ut32_t
)0x00020000

	)

1563 
	#CAN_F3R1_FB18
 ((
ut32_t
)0x00040000

	)

1564 
	#CAN_F3R1_FB19
 ((
ut32_t
)0x00080000

	)

1565 
	#CAN_F3R1_FB20
 ((
ut32_t
)0x00100000

	)

1566 
	#CAN_F3R1_FB21
 ((
ut32_t
)0x00200000

	)

1567 
	#CAN_F3R1_FB22
 ((
ut32_t
)0x00400000

	)

1568 
	#CAN_F3R1_FB23
 ((
ut32_t
)0x00800000

	)

1569 
	#CAN_F3R1_FB24
 ((
ut32_t
)0x01000000

	)

1570 
	#CAN_F3R1_FB25
 ((
ut32_t
)0x02000000

	)

1571 
	#CAN_F3R1_FB26
 ((
ut32_t
)0x04000000

	)

1572 
	#CAN_F3R1_FB27
 ((
ut32_t
)0x08000000

	)

1573 
	#CAN_F3R1_FB28
 ((
ut32_t
)0x10000000

	)

1574 
	#CAN_F3R1_FB29
 ((
ut32_t
)0x20000000

	)

1575 
	#CAN_F3R1_FB30
 ((
ut32_t
)0x40000000

	)

1576 
	#CAN_F3R1_FB31
 ((
ut32_t
)0x80000000

	)

1579 
	#CAN_F4R1_FB0
 ((
ut32_t
)0x00000001

	)

1580 
	#CAN_F4R1_FB1
 ((
ut32_t
)0x00000002

	)

1581 
	#CAN_F4R1_FB2
 ((
ut32_t
)0x00000004

	)

1582 
	#CAN_F4R1_FB3
 ((
ut32_t
)0x00000008

	)

1583 
	#CAN_F4R1_FB4
 ((
ut32_t
)0x00000010

	)

1584 
	#CAN_F4R1_FB5
 ((
ut32_t
)0x00000020

	)

1585 
	#CAN_F4R1_FB6
 ((
ut32_t
)0x00000040

	)

1586 
	#CAN_F4R1_FB7
 ((
ut32_t
)0x00000080

	)

1587 
	#CAN_F4R1_FB8
 ((
ut32_t
)0x00000100

	)

1588 
	#CAN_F4R1_FB9
 ((
ut32_t
)0x00000200

	)

1589 
	#CAN_F4R1_FB10
 ((
ut32_t
)0x00000400

	)

1590 
	#CAN_F4R1_FB11
 ((
ut32_t
)0x00000800

	)

1591 
	#CAN_F4R1_FB12
 ((
ut32_t
)0x00001000

	)

1592 
	#CAN_F4R1_FB13
 ((
ut32_t
)0x00002000

	)

1593 
	#CAN_F4R1_FB14
 ((
ut32_t
)0x00004000

	)

1594 
	#CAN_F4R1_FB15
 ((
ut32_t
)0x00008000

	)

1595 
	#CAN_F4R1_FB16
 ((
ut32_t
)0x00010000

	)

1596 
	#CAN_F4R1_FB17
 ((
ut32_t
)0x00020000

	)

1597 
	#CAN_F4R1_FB18
 ((
ut32_t
)0x00040000

	)

1598 
	#CAN_F4R1_FB19
 ((
ut32_t
)0x00080000

	)

1599 
	#CAN_F4R1_FB20
 ((
ut32_t
)0x00100000

	)

1600 
	#CAN_F4R1_FB21
 ((
ut32_t
)0x00200000

	)

1601 
	#CAN_F4R1_FB22
 ((
ut32_t
)0x00400000

	)

1602 
	#CAN_F4R1_FB23
 ((
ut32_t
)0x00800000

	)

1603 
	#CAN_F4R1_FB24
 ((
ut32_t
)0x01000000

	)

1604 
	#CAN_F4R1_FB25
 ((
ut32_t
)0x02000000

	)

1605 
	#CAN_F4R1_FB26
 ((
ut32_t
)0x04000000

	)

1606 
	#CAN_F4R1_FB27
 ((
ut32_t
)0x08000000

	)

1607 
	#CAN_F4R1_FB28
 ((
ut32_t
)0x10000000

	)

1608 
	#CAN_F4R1_FB29
 ((
ut32_t
)0x20000000

	)

1609 
	#CAN_F4R1_FB30
 ((
ut32_t
)0x40000000

	)

1610 
	#CAN_F4R1_FB31
 ((
ut32_t
)0x80000000

	)

1613 
	#CAN_F5R1_FB0
 ((
ut32_t
)0x00000001

	)

1614 
	#CAN_F5R1_FB1
 ((
ut32_t
)0x00000002

	)

1615 
	#CAN_F5R1_FB2
 ((
ut32_t
)0x00000004

	)

1616 
	#CAN_F5R1_FB3
 ((
ut32_t
)0x00000008

	)

1617 
	#CAN_F5R1_FB4
 ((
ut32_t
)0x00000010

	)

1618 
	#CAN_F5R1_FB5
 ((
ut32_t
)0x00000020

	)

1619 
	#CAN_F5R1_FB6
 ((
ut32_t
)0x00000040

	)

1620 
	#CAN_F5R1_FB7
 ((
ut32_t
)0x00000080

	)

1621 
	#CAN_F5R1_FB8
 ((
ut32_t
)0x00000100

	)

1622 
	#CAN_F5R1_FB9
 ((
ut32_t
)0x00000200

	)

1623 
	#CAN_F5R1_FB10
 ((
ut32_t
)0x00000400

	)

1624 
	#CAN_F5R1_FB11
 ((
ut32_t
)0x00000800

	)

1625 
	#CAN_F5R1_FB12
 ((
ut32_t
)0x00001000

	)

1626 
	#CAN_F5R1_FB13
 ((
ut32_t
)0x00002000

	)

1627 
	#CAN_F5R1_FB14
 ((
ut32_t
)0x00004000

	)

1628 
	#CAN_F5R1_FB15
 ((
ut32_t
)0x00008000

	)

1629 
	#CAN_F5R1_FB16
 ((
ut32_t
)0x00010000

	)

1630 
	#CAN_F5R1_FB17
 ((
ut32_t
)0x00020000

	)

1631 
	#CAN_F5R1_FB18
 ((
ut32_t
)0x00040000

	)

1632 
	#CAN_F5R1_FB19
 ((
ut32_t
)0x00080000

	)

1633 
	#CAN_F5R1_FB20
 ((
ut32_t
)0x00100000

	)

1634 
	#CAN_F5R1_FB21
 ((
ut32_t
)0x00200000

	)

1635 
	#CAN_F5R1_FB22
 ((
ut32_t
)0x00400000

	)

1636 
	#CAN_F5R1_FB23
 ((
ut32_t
)0x00800000

	)

1637 
	#CAN_F5R1_FB24
 ((
ut32_t
)0x01000000

	)

1638 
	#CAN_F5R1_FB25
 ((
ut32_t
)0x02000000

	)

1639 
	#CAN_F5R1_FB26
 ((
ut32_t
)0x04000000

	)

1640 
	#CAN_F5R1_FB27
 ((
ut32_t
)0x08000000

	)

1641 
	#CAN_F5R1_FB28
 ((
ut32_t
)0x10000000

	)

1642 
	#CAN_F5R1_FB29
 ((
ut32_t
)0x20000000

	)

1643 
	#CAN_F5R1_FB30
 ((
ut32_t
)0x40000000

	)

1644 
	#CAN_F5R1_FB31
 ((
ut32_t
)0x80000000

	)

1647 
	#CAN_F6R1_FB0
 ((
ut32_t
)0x00000001

	)

1648 
	#CAN_F6R1_FB1
 ((
ut32_t
)0x00000002

	)

1649 
	#CAN_F6R1_FB2
 ((
ut32_t
)0x00000004

	)

1650 
	#CAN_F6R1_FB3
 ((
ut32_t
)0x00000008

	)

1651 
	#CAN_F6R1_FB4
 ((
ut32_t
)0x00000010

	)

1652 
	#CAN_F6R1_FB5
 ((
ut32_t
)0x00000020

	)

1653 
	#CAN_F6R1_FB6
 ((
ut32_t
)0x00000040

	)

1654 
	#CAN_F6R1_FB7
 ((
ut32_t
)0x00000080

	)

1655 
	#CAN_F6R1_FB8
 ((
ut32_t
)0x00000100

	)

1656 
	#CAN_F6R1_FB9
 ((
ut32_t
)0x00000200

	)

1657 
	#CAN_F6R1_FB10
 ((
ut32_t
)0x00000400

	)

1658 
	#CAN_F6R1_FB11
 ((
ut32_t
)0x00000800

	)

1659 
	#CAN_F6R1_FB12
 ((
ut32_t
)0x00001000

	)

1660 
	#CAN_F6R1_FB13
 ((
ut32_t
)0x00002000

	)

1661 
	#CAN_F6R1_FB14
 ((
ut32_t
)0x00004000

	)

1662 
	#CAN_F6R1_FB15
 ((
ut32_t
)0x00008000

	)

1663 
	#CAN_F6R1_FB16
 ((
ut32_t
)0x00010000

	)

1664 
	#CAN_F6R1_FB17
 ((
ut32_t
)0x00020000

	)

1665 
	#CAN_F6R1_FB18
 ((
ut32_t
)0x00040000

	)

1666 
	#CAN_F6R1_FB19
 ((
ut32_t
)0x00080000

	)

1667 
	#CAN_F6R1_FB20
 ((
ut32_t
)0x00100000

	)

1668 
	#CAN_F6R1_FB21
 ((
ut32_t
)0x00200000

	)

1669 
	#CAN_F6R1_FB22
 ((
ut32_t
)0x00400000

	)

1670 
	#CAN_F6R1_FB23
 ((
ut32_t
)0x00800000

	)

1671 
	#CAN_F6R1_FB24
 ((
ut32_t
)0x01000000

	)

1672 
	#CAN_F6R1_FB25
 ((
ut32_t
)0x02000000

	)

1673 
	#CAN_F6R1_FB26
 ((
ut32_t
)0x04000000

	)

1674 
	#CAN_F6R1_FB27
 ((
ut32_t
)0x08000000

	)

1675 
	#CAN_F6R1_FB28
 ((
ut32_t
)0x10000000

	)

1676 
	#CAN_F6R1_FB29
 ((
ut32_t
)0x20000000

	)

1677 
	#CAN_F6R1_FB30
 ((
ut32_t
)0x40000000

	)

1678 
	#CAN_F6R1_FB31
 ((
ut32_t
)0x80000000

	)

1681 
	#CAN_F7R1_FB0
 ((
ut32_t
)0x00000001

	)

1682 
	#CAN_F7R1_FB1
 ((
ut32_t
)0x00000002

	)

1683 
	#CAN_F7R1_FB2
 ((
ut32_t
)0x00000004

	)

1684 
	#CAN_F7R1_FB3
 ((
ut32_t
)0x00000008

	)

1685 
	#CAN_F7R1_FB4
 ((
ut32_t
)0x00000010

	)

1686 
	#CAN_F7R1_FB5
 ((
ut32_t
)0x00000020

	)

1687 
	#CAN_F7R1_FB6
 ((
ut32_t
)0x00000040

	)

1688 
	#CAN_F7R1_FB7
 ((
ut32_t
)0x00000080

	)

1689 
	#CAN_F7R1_FB8
 ((
ut32_t
)0x00000100

	)

1690 
	#CAN_F7R1_FB9
 ((
ut32_t
)0x00000200

	)

1691 
	#CAN_F7R1_FB10
 ((
ut32_t
)0x00000400

	)

1692 
	#CAN_F7R1_FB11
 ((
ut32_t
)0x00000800

	)

1693 
	#CAN_F7R1_FB12
 ((
ut32_t
)0x00001000

	)

1694 
	#CAN_F7R1_FB13
 ((
ut32_t
)0x00002000

	)

1695 
	#CAN_F7R1_FB14
 ((
ut32_t
)0x00004000

	)

1696 
	#CAN_F7R1_FB15
 ((
ut32_t
)0x00008000

	)

1697 
	#CAN_F7R1_FB16
 ((
ut32_t
)0x00010000

	)

1698 
	#CAN_F7R1_FB17
 ((
ut32_t
)0x00020000

	)

1699 
	#CAN_F7R1_FB18
 ((
ut32_t
)0x00040000

	)

1700 
	#CAN_F7R1_FB19
 ((
ut32_t
)0x00080000

	)

1701 
	#CAN_F7R1_FB20
 ((
ut32_t
)0x00100000

	)

1702 
	#CAN_F7R1_FB21
 ((
ut32_t
)0x00200000

	)

1703 
	#CAN_F7R1_FB22
 ((
ut32_t
)0x00400000

	)

1704 
	#CAN_F7R1_FB23
 ((
ut32_t
)0x00800000

	)

1705 
	#CAN_F7R1_FB24
 ((
ut32_t
)0x01000000

	)

1706 
	#CAN_F7R1_FB25
 ((
ut32_t
)0x02000000

	)

1707 
	#CAN_F7R1_FB26
 ((
ut32_t
)0x04000000

	)

1708 
	#CAN_F7R1_FB27
 ((
ut32_t
)0x08000000

	)

1709 
	#CAN_F7R1_FB28
 ((
ut32_t
)0x10000000

	)

1710 
	#CAN_F7R1_FB29
 ((
ut32_t
)0x20000000

	)

1711 
	#CAN_F7R1_FB30
 ((
ut32_t
)0x40000000

	)

1712 
	#CAN_F7R1_FB31
 ((
ut32_t
)0x80000000

	)

1715 
	#CAN_F8R1_FB0
 ((
ut32_t
)0x00000001

	)

1716 
	#CAN_F8R1_FB1
 ((
ut32_t
)0x00000002

	)

1717 
	#CAN_F8R1_FB2
 ((
ut32_t
)0x00000004

	)

1718 
	#CAN_F8R1_FB3
 ((
ut32_t
)0x00000008

	)

1719 
	#CAN_F8R1_FB4
 ((
ut32_t
)0x00000010

	)

1720 
	#CAN_F8R1_FB5
 ((
ut32_t
)0x00000020

	)

1721 
	#CAN_F8R1_FB6
 ((
ut32_t
)0x00000040

	)

1722 
	#CAN_F8R1_FB7
 ((
ut32_t
)0x00000080

	)

1723 
	#CAN_F8R1_FB8
 ((
ut32_t
)0x00000100

	)

1724 
	#CAN_F8R1_FB9
 ((
ut32_t
)0x00000200

	)

1725 
	#CAN_F8R1_FB10
 ((
ut32_t
)0x00000400

	)

1726 
	#CAN_F8R1_FB11
 ((
ut32_t
)0x00000800

	)

1727 
	#CAN_F8R1_FB12
 ((
ut32_t
)0x00001000

	)

1728 
	#CAN_F8R1_FB13
 ((
ut32_t
)0x00002000

	)

1729 
	#CAN_F8R1_FB14
 ((
ut32_t
)0x00004000

	)

1730 
	#CAN_F8R1_FB15
 ((
ut32_t
)0x00008000

	)

1731 
	#CAN_F8R1_FB16
 ((
ut32_t
)0x00010000

	)

1732 
	#CAN_F8R1_FB17
 ((
ut32_t
)0x00020000

	)

1733 
	#CAN_F8R1_FB18
 ((
ut32_t
)0x00040000

	)

1734 
	#CAN_F8R1_FB19
 ((
ut32_t
)0x00080000

	)

1735 
	#CAN_F8R1_FB20
 ((
ut32_t
)0x00100000

	)

1736 
	#CAN_F8R1_FB21
 ((
ut32_t
)0x00200000

	)

1737 
	#CAN_F8R1_FB22
 ((
ut32_t
)0x00400000

	)

1738 
	#CAN_F8R1_FB23
 ((
ut32_t
)0x00800000

	)

1739 
	#CAN_F8R1_FB24
 ((
ut32_t
)0x01000000

	)

1740 
	#CAN_F8R1_FB25
 ((
ut32_t
)0x02000000

	)

1741 
	#CAN_F8R1_FB26
 ((
ut32_t
)0x04000000

	)

1742 
	#CAN_F8R1_FB27
 ((
ut32_t
)0x08000000

	)

1743 
	#CAN_F8R1_FB28
 ((
ut32_t
)0x10000000

	)

1744 
	#CAN_F8R1_FB29
 ((
ut32_t
)0x20000000

	)

1745 
	#CAN_F8R1_FB30
 ((
ut32_t
)0x40000000

	)

1746 
	#CAN_F8R1_FB31
 ((
ut32_t
)0x80000000

	)

1749 
	#CAN_F9R1_FB0
 ((
ut32_t
)0x00000001

	)

1750 
	#CAN_F9R1_FB1
 ((
ut32_t
)0x00000002

	)

1751 
	#CAN_F9R1_FB2
 ((
ut32_t
)0x00000004

	)

1752 
	#CAN_F9R1_FB3
 ((
ut32_t
)0x00000008

	)

1753 
	#CAN_F9R1_FB4
 ((
ut32_t
)0x00000010

	)

1754 
	#CAN_F9R1_FB5
 ((
ut32_t
)0x00000020

	)

1755 
	#CAN_F9R1_FB6
 ((
ut32_t
)0x00000040

	)

1756 
	#CAN_F9R1_FB7
 ((
ut32_t
)0x00000080

	)

1757 
	#CAN_F9R1_FB8
 ((
ut32_t
)0x00000100

	)

1758 
	#CAN_F9R1_FB9
 ((
ut32_t
)0x00000200

	)

1759 
	#CAN_F9R1_FB10
 ((
ut32_t
)0x00000400

	)

1760 
	#CAN_F9R1_FB11
 ((
ut32_t
)0x00000800

	)

1761 
	#CAN_F9R1_FB12
 ((
ut32_t
)0x00001000

	)

1762 
	#CAN_F9R1_FB13
 ((
ut32_t
)0x00002000

	)

1763 
	#CAN_F9R1_FB14
 ((
ut32_t
)0x00004000

	)

1764 
	#CAN_F9R1_FB15
 ((
ut32_t
)0x00008000

	)

1765 
	#CAN_F9R1_FB16
 ((
ut32_t
)0x00010000

	)

1766 
	#CAN_F9R1_FB17
 ((
ut32_t
)0x00020000

	)

1767 
	#CAN_F9R1_FB18
 ((
ut32_t
)0x00040000

	)

1768 
	#CAN_F9R1_FB19
 ((
ut32_t
)0x00080000

	)

1769 
	#CAN_F9R1_FB20
 ((
ut32_t
)0x00100000

	)

1770 
	#CAN_F9R1_FB21
 ((
ut32_t
)0x00200000

	)

1771 
	#CAN_F9R1_FB22
 ((
ut32_t
)0x00400000

	)

1772 
	#CAN_F9R1_FB23
 ((
ut32_t
)0x00800000

	)

1773 
	#CAN_F9R1_FB24
 ((
ut32_t
)0x01000000

	)

1774 
	#CAN_F9R1_FB25
 ((
ut32_t
)0x02000000

	)

1775 
	#CAN_F9R1_FB26
 ((
ut32_t
)0x04000000

	)

1776 
	#CAN_F9R1_FB27
 ((
ut32_t
)0x08000000

	)

1777 
	#CAN_F9R1_FB28
 ((
ut32_t
)0x10000000

	)

1778 
	#CAN_F9R1_FB29
 ((
ut32_t
)0x20000000

	)

1779 
	#CAN_F9R1_FB30
 ((
ut32_t
)0x40000000

	)

1780 
	#CAN_F9R1_FB31
 ((
ut32_t
)0x80000000

	)

1783 
	#CAN_F10R1_FB0
 ((
ut32_t
)0x00000001

	)

1784 
	#CAN_F10R1_FB1
 ((
ut32_t
)0x00000002

	)

1785 
	#CAN_F10R1_FB2
 ((
ut32_t
)0x00000004

	)

1786 
	#CAN_F10R1_FB3
 ((
ut32_t
)0x00000008

	)

1787 
	#CAN_F10R1_FB4
 ((
ut32_t
)0x00000010

	)

1788 
	#CAN_F10R1_FB5
 ((
ut32_t
)0x00000020

	)

1789 
	#CAN_F10R1_FB6
 ((
ut32_t
)0x00000040

	)

1790 
	#CAN_F10R1_FB7
 ((
ut32_t
)0x00000080

	)

1791 
	#CAN_F10R1_FB8
 ((
ut32_t
)0x00000100

	)

1792 
	#CAN_F10R1_FB9
 ((
ut32_t
)0x00000200

	)

1793 
	#CAN_F10R1_FB10
 ((
ut32_t
)0x00000400

	)

1794 
	#CAN_F10R1_FB11
 ((
ut32_t
)0x00000800

	)

1795 
	#CAN_F10R1_FB12
 ((
ut32_t
)0x00001000

	)

1796 
	#CAN_F10R1_FB13
 ((
ut32_t
)0x00002000

	)

1797 
	#CAN_F10R1_FB14
 ((
ut32_t
)0x00004000

	)

1798 
	#CAN_F10R1_FB15
 ((
ut32_t
)0x00008000

	)

1799 
	#CAN_F10R1_FB16
 ((
ut32_t
)0x00010000

	)

1800 
	#CAN_F10R1_FB17
 ((
ut32_t
)0x00020000

	)

1801 
	#CAN_F10R1_FB18
 ((
ut32_t
)0x00040000

	)

1802 
	#CAN_F10R1_FB19
 ((
ut32_t
)0x00080000

	)

1803 
	#CAN_F10R1_FB20
 ((
ut32_t
)0x00100000

	)

1804 
	#CAN_F10R1_FB21
 ((
ut32_t
)0x00200000

	)

1805 
	#CAN_F10R1_FB22
 ((
ut32_t
)0x00400000

	)

1806 
	#CAN_F10R1_FB23
 ((
ut32_t
)0x00800000

	)

1807 
	#CAN_F10R1_FB24
 ((
ut32_t
)0x01000000

	)

1808 
	#CAN_F10R1_FB25
 ((
ut32_t
)0x02000000

	)

1809 
	#CAN_F10R1_FB26
 ((
ut32_t
)0x04000000

	)

1810 
	#CAN_F10R1_FB27
 ((
ut32_t
)0x08000000

	)

1811 
	#CAN_F10R1_FB28
 ((
ut32_t
)0x10000000

	)

1812 
	#CAN_F10R1_FB29
 ((
ut32_t
)0x20000000

	)

1813 
	#CAN_F10R1_FB30
 ((
ut32_t
)0x40000000

	)

1814 
	#CAN_F10R1_FB31
 ((
ut32_t
)0x80000000

	)

1817 
	#CAN_F11R1_FB0
 ((
ut32_t
)0x00000001

	)

1818 
	#CAN_F11R1_FB1
 ((
ut32_t
)0x00000002

	)

1819 
	#CAN_F11R1_FB2
 ((
ut32_t
)0x00000004

	)

1820 
	#CAN_F11R1_FB3
 ((
ut32_t
)0x00000008

	)

1821 
	#CAN_F11R1_FB4
 ((
ut32_t
)0x00000010

	)

1822 
	#CAN_F11R1_FB5
 ((
ut32_t
)0x00000020

	)

1823 
	#CAN_F11R1_FB6
 ((
ut32_t
)0x00000040

	)

1824 
	#CAN_F11R1_FB7
 ((
ut32_t
)0x00000080

	)

1825 
	#CAN_F11R1_FB8
 ((
ut32_t
)0x00000100

	)

1826 
	#CAN_F11R1_FB9
 ((
ut32_t
)0x00000200

	)

1827 
	#CAN_F11R1_FB10
 ((
ut32_t
)0x00000400

	)

1828 
	#CAN_F11R1_FB11
 ((
ut32_t
)0x00000800

	)

1829 
	#CAN_F11R1_FB12
 ((
ut32_t
)0x00001000

	)

1830 
	#CAN_F11R1_FB13
 ((
ut32_t
)0x00002000

	)

1831 
	#CAN_F11R1_FB14
 ((
ut32_t
)0x00004000

	)

1832 
	#CAN_F11R1_FB15
 ((
ut32_t
)0x00008000

	)

1833 
	#CAN_F11R1_FB16
 ((
ut32_t
)0x00010000

	)

1834 
	#CAN_F11R1_FB17
 ((
ut32_t
)0x00020000

	)

1835 
	#CAN_F11R1_FB18
 ((
ut32_t
)0x00040000

	)

1836 
	#CAN_F11R1_FB19
 ((
ut32_t
)0x00080000

	)

1837 
	#CAN_F11R1_FB20
 ((
ut32_t
)0x00100000

	)

1838 
	#CAN_F11R1_FB21
 ((
ut32_t
)0x00200000

	)

1839 
	#CAN_F11R1_FB22
 ((
ut32_t
)0x00400000

	)

1840 
	#CAN_F11R1_FB23
 ((
ut32_t
)0x00800000

	)

1841 
	#CAN_F11R1_FB24
 ((
ut32_t
)0x01000000

	)

1842 
	#CAN_F11R1_FB25
 ((
ut32_t
)0x02000000

	)

1843 
	#CAN_F11R1_FB26
 ((
ut32_t
)0x04000000

	)

1844 
	#CAN_F11R1_FB27
 ((
ut32_t
)0x08000000

	)

1845 
	#CAN_F11R1_FB28
 ((
ut32_t
)0x10000000

	)

1846 
	#CAN_F11R1_FB29
 ((
ut32_t
)0x20000000

	)

1847 
	#CAN_F11R1_FB30
 ((
ut32_t
)0x40000000

	)

1848 
	#CAN_F11R1_FB31
 ((
ut32_t
)0x80000000

	)

1851 
	#CAN_F12R1_FB0
 ((
ut32_t
)0x00000001

	)

1852 
	#CAN_F12R1_FB1
 ((
ut32_t
)0x00000002

	)

1853 
	#CAN_F12R1_FB2
 ((
ut32_t
)0x00000004

	)

1854 
	#CAN_F12R1_FB3
 ((
ut32_t
)0x00000008

	)

1855 
	#CAN_F12R1_FB4
 ((
ut32_t
)0x00000010

	)

1856 
	#CAN_F12R1_FB5
 ((
ut32_t
)0x00000020

	)

1857 
	#CAN_F12R1_FB6
 ((
ut32_t
)0x00000040

	)

1858 
	#CAN_F12R1_FB7
 ((
ut32_t
)0x00000080

	)

1859 
	#CAN_F12R1_FB8
 ((
ut32_t
)0x00000100

	)

1860 
	#CAN_F12R1_FB9
 ((
ut32_t
)0x00000200

	)

1861 
	#CAN_F12R1_FB10
 ((
ut32_t
)0x00000400

	)

1862 
	#CAN_F12R1_FB11
 ((
ut32_t
)0x00000800

	)

1863 
	#CAN_F12R1_FB12
 ((
ut32_t
)0x00001000

	)

1864 
	#CAN_F12R1_FB13
 ((
ut32_t
)0x00002000

	)

1865 
	#CAN_F12R1_FB14
 ((
ut32_t
)0x00004000

	)

1866 
	#CAN_F12R1_FB15
 ((
ut32_t
)0x00008000

	)

1867 
	#CAN_F12R1_FB16
 ((
ut32_t
)0x00010000

	)

1868 
	#CAN_F12R1_FB17
 ((
ut32_t
)0x00020000

	)

1869 
	#CAN_F12R1_FB18
 ((
ut32_t
)0x00040000

	)

1870 
	#CAN_F12R1_FB19
 ((
ut32_t
)0x00080000

	)

1871 
	#CAN_F12R1_FB20
 ((
ut32_t
)0x00100000

	)

1872 
	#CAN_F12R1_FB21
 ((
ut32_t
)0x00200000

	)

1873 
	#CAN_F12R1_FB22
 ((
ut32_t
)0x00400000

	)

1874 
	#CAN_F12R1_FB23
 ((
ut32_t
)0x00800000

	)

1875 
	#CAN_F12R1_FB24
 ((
ut32_t
)0x01000000

	)

1876 
	#CAN_F12R1_FB25
 ((
ut32_t
)0x02000000

	)

1877 
	#CAN_F12R1_FB26
 ((
ut32_t
)0x04000000

	)

1878 
	#CAN_F12R1_FB27
 ((
ut32_t
)0x08000000

	)

1879 
	#CAN_F12R1_FB28
 ((
ut32_t
)0x10000000

	)

1880 
	#CAN_F12R1_FB29
 ((
ut32_t
)0x20000000

	)

1881 
	#CAN_F12R1_FB30
 ((
ut32_t
)0x40000000

	)

1882 
	#CAN_F12R1_FB31
 ((
ut32_t
)0x80000000

	)

1885 
	#CAN_F13R1_FB0
 ((
ut32_t
)0x00000001

	)

1886 
	#CAN_F13R1_FB1
 ((
ut32_t
)0x00000002

	)

1887 
	#CAN_F13R1_FB2
 ((
ut32_t
)0x00000004

	)

1888 
	#CAN_F13R1_FB3
 ((
ut32_t
)0x00000008

	)

1889 
	#CAN_F13R1_FB4
 ((
ut32_t
)0x00000010

	)

1890 
	#CAN_F13R1_FB5
 ((
ut32_t
)0x00000020

	)

1891 
	#CAN_F13R1_FB6
 ((
ut32_t
)0x00000040

	)

1892 
	#CAN_F13R1_FB7
 ((
ut32_t
)0x00000080

	)

1893 
	#CAN_F13R1_FB8
 ((
ut32_t
)0x00000100

	)

1894 
	#CAN_F13R1_FB9
 ((
ut32_t
)0x00000200

	)

1895 
	#CAN_F13R1_FB10
 ((
ut32_t
)0x00000400

	)

1896 
	#CAN_F13R1_FB11
 ((
ut32_t
)0x00000800

	)

1897 
	#CAN_F13R1_FB12
 ((
ut32_t
)0x00001000

	)

1898 
	#CAN_F13R1_FB13
 ((
ut32_t
)0x00002000

	)

1899 
	#CAN_F13R1_FB14
 ((
ut32_t
)0x00004000

	)

1900 
	#CAN_F13R1_FB15
 ((
ut32_t
)0x00008000

	)

1901 
	#CAN_F13R1_FB16
 ((
ut32_t
)0x00010000

	)

1902 
	#CAN_F13R1_FB17
 ((
ut32_t
)0x00020000

	)

1903 
	#CAN_F13R1_FB18
 ((
ut32_t
)0x00040000

	)

1904 
	#CAN_F13R1_FB19
 ((
ut32_t
)0x00080000

	)

1905 
	#CAN_F13R1_FB20
 ((
ut32_t
)0x00100000

	)

1906 
	#CAN_F13R1_FB21
 ((
ut32_t
)0x00200000

	)

1907 
	#CAN_F13R1_FB22
 ((
ut32_t
)0x00400000

	)

1908 
	#CAN_F13R1_FB23
 ((
ut32_t
)0x00800000

	)

1909 
	#CAN_F13R1_FB24
 ((
ut32_t
)0x01000000

	)

1910 
	#CAN_F13R1_FB25
 ((
ut32_t
)0x02000000

	)

1911 
	#CAN_F13R1_FB26
 ((
ut32_t
)0x04000000

	)

1912 
	#CAN_F13R1_FB27
 ((
ut32_t
)0x08000000

	)

1913 
	#CAN_F13R1_FB28
 ((
ut32_t
)0x10000000

	)

1914 
	#CAN_F13R1_FB29
 ((
ut32_t
)0x20000000

	)

1915 
	#CAN_F13R1_FB30
 ((
ut32_t
)0x40000000

	)

1916 
	#CAN_F13R1_FB31
 ((
ut32_t
)0x80000000

	)

1919 
	#CAN_F0R2_FB0
 ((
ut32_t
)0x00000001

	)

1920 
	#CAN_F0R2_FB1
 ((
ut32_t
)0x00000002

	)

1921 
	#CAN_F0R2_FB2
 ((
ut32_t
)0x00000004

	)

1922 
	#CAN_F0R2_FB3
 ((
ut32_t
)0x00000008

	)

1923 
	#CAN_F0R2_FB4
 ((
ut32_t
)0x00000010

	)

1924 
	#CAN_F0R2_FB5
 ((
ut32_t
)0x00000020

	)

1925 
	#CAN_F0R2_FB6
 ((
ut32_t
)0x00000040

	)

1926 
	#CAN_F0R2_FB7
 ((
ut32_t
)0x00000080

	)

1927 
	#CAN_F0R2_FB8
 ((
ut32_t
)0x00000100

	)

1928 
	#CAN_F0R2_FB9
 ((
ut32_t
)0x00000200

	)

1929 
	#CAN_F0R2_FB10
 ((
ut32_t
)0x00000400

	)

1930 
	#CAN_F0R2_FB11
 ((
ut32_t
)0x00000800

	)

1931 
	#CAN_F0R2_FB12
 ((
ut32_t
)0x00001000

	)

1932 
	#CAN_F0R2_FB13
 ((
ut32_t
)0x00002000

	)

1933 
	#CAN_F0R2_FB14
 ((
ut32_t
)0x00004000

	)

1934 
	#CAN_F0R2_FB15
 ((
ut32_t
)0x00008000

	)

1935 
	#CAN_F0R2_FB16
 ((
ut32_t
)0x00010000

	)

1936 
	#CAN_F0R2_FB17
 ((
ut32_t
)0x00020000

	)

1937 
	#CAN_F0R2_FB18
 ((
ut32_t
)0x00040000

	)

1938 
	#CAN_F0R2_FB19
 ((
ut32_t
)0x00080000

	)

1939 
	#CAN_F0R2_FB20
 ((
ut32_t
)0x00100000

	)

1940 
	#CAN_F0R2_FB21
 ((
ut32_t
)0x00200000

	)

1941 
	#CAN_F0R2_FB22
 ((
ut32_t
)0x00400000

	)

1942 
	#CAN_F0R2_FB23
 ((
ut32_t
)0x00800000

	)

1943 
	#CAN_F0R2_FB24
 ((
ut32_t
)0x01000000

	)

1944 
	#CAN_F0R2_FB25
 ((
ut32_t
)0x02000000

	)

1945 
	#CAN_F0R2_FB26
 ((
ut32_t
)0x04000000

	)

1946 
	#CAN_F0R2_FB27
 ((
ut32_t
)0x08000000

	)

1947 
	#CAN_F0R2_FB28
 ((
ut32_t
)0x10000000

	)

1948 
	#CAN_F0R2_FB29
 ((
ut32_t
)0x20000000

	)

1949 
	#CAN_F0R2_FB30
 ((
ut32_t
)0x40000000

	)

1950 
	#CAN_F0R2_FB31
 ((
ut32_t
)0x80000000

	)

1953 
	#CAN_F1R2_FB0
 ((
ut32_t
)0x00000001

	)

1954 
	#CAN_F1R2_FB1
 ((
ut32_t
)0x00000002

	)

1955 
	#CAN_F1R2_FB2
 ((
ut32_t
)0x00000004

	)

1956 
	#CAN_F1R2_FB3
 ((
ut32_t
)0x00000008

	)

1957 
	#CAN_F1R2_FB4
 ((
ut32_t
)0x00000010

	)

1958 
	#CAN_F1R2_FB5
 ((
ut32_t
)0x00000020

	)

1959 
	#CAN_F1R2_FB6
 ((
ut32_t
)0x00000040

	)

1960 
	#CAN_F1R2_FB7
 ((
ut32_t
)0x00000080

	)

1961 
	#CAN_F1R2_FB8
 ((
ut32_t
)0x00000100

	)

1962 
	#CAN_F1R2_FB9
 ((
ut32_t
)0x00000200

	)

1963 
	#CAN_F1R2_FB10
 ((
ut32_t
)0x00000400

	)

1964 
	#CAN_F1R2_FB11
 ((
ut32_t
)0x00000800

	)

1965 
	#CAN_F1R2_FB12
 ((
ut32_t
)0x00001000

	)

1966 
	#CAN_F1R2_FB13
 ((
ut32_t
)0x00002000

	)

1967 
	#CAN_F1R2_FB14
 ((
ut32_t
)0x00004000

	)

1968 
	#CAN_F1R2_FB15
 ((
ut32_t
)0x00008000

	)

1969 
	#CAN_F1R2_FB16
 ((
ut32_t
)0x00010000

	)

1970 
	#CAN_F1R2_FB17
 ((
ut32_t
)0x00020000

	)

1971 
	#CAN_F1R2_FB18
 ((
ut32_t
)0x00040000

	)

1972 
	#CAN_F1R2_FB19
 ((
ut32_t
)0x00080000

	)

1973 
	#CAN_F1R2_FB20
 ((
ut32_t
)0x00100000

	)

1974 
	#CAN_F1R2_FB21
 ((
ut32_t
)0x00200000

	)

1975 
	#CAN_F1R2_FB22
 ((
ut32_t
)0x00400000

	)

1976 
	#CAN_F1R2_FB23
 ((
ut32_t
)0x00800000

	)

1977 
	#CAN_F1R2_FB24
 ((
ut32_t
)0x01000000

	)

1978 
	#CAN_F1R2_FB25
 ((
ut32_t
)0x02000000

	)

1979 
	#CAN_F1R2_FB26
 ((
ut32_t
)0x04000000

	)

1980 
	#CAN_F1R2_FB27
 ((
ut32_t
)0x08000000

	)

1981 
	#CAN_F1R2_FB28
 ((
ut32_t
)0x10000000

	)

1982 
	#CAN_F1R2_FB29
 ((
ut32_t
)0x20000000

	)

1983 
	#CAN_F1R2_FB30
 ((
ut32_t
)0x40000000

	)

1984 
	#CAN_F1R2_FB31
 ((
ut32_t
)0x80000000

	)

1987 
	#CAN_F2R2_FB0
 ((
ut32_t
)0x00000001

	)

1988 
	#CAN_F2R2_FB1
 ((
ut32_t
)0x00000002

	)

1989 
	#CAN_F2R2_FB2
 ((
ut32_t
)0x00000004

	)

1990 
	#CAN_F2R2_FB3
 ((
ut32_t
)0x00000008

	)

1991 
	#CAN_F2R2_FB4
 ((
ut32_t
)0x00000010

	)

1992 
	#CAN_F2R2_FB5
 ((
ut32_t
)0x00000020

	)

1993 
	#CAN_F2R2_FB6
 ((
ut32_t
)0x00000040

	)

1994 
	#CAN_F2R2_FB7
 ((
ut32_t
)0x00000080

	)

1995 
	#CAN_F2R2_FB8
 ((
ut32_t
)0x00000100

	)

1996 
	#CAN_F2R2_FB9
 ((
ut32_t
)0x00000200

	)

1997 
	#CAN_F2R2_FB10
 ((
ut32_t
)0x00000400

	)

1998 
	#CAN_F2R2_FB11
 ((
ut32_t
)0x00000800

	)

1999 
	#CAN_F2R2_FB12
 ((
ut32_t
)0x00001000

	)

2000 
	#CAN_F2R2_FB13
 ((
ut32_t
)0x00002000

	)

2001 
	#CAN_F2R2_FB14
 ((
ut32_t
)0x00004000

	)

2002 
	#CAN_F2R2_FB15
 ((
ut32_t
)0x00008000

	)

2003 
	#CAN_F2R2_FB16
 ((
ut32_t
)0x00010000

	)

2004 
	#CAN_F2R2_FB17
 ((
ut32_t
)0x00020000

	)

2005 
	#CAN_F2R2_FB18
 ((
ut32_t
)0x00040000

	)

2006 
	#CAN_F2R2_FB19
 ((
ut32_t
)0x00080000

	)

2007 
	#CAN_F2R2_FB20
 ((
ut32_t
)0x00100000

	)

2008 
	#CAN_F2R2_FB21
 ((
ut32_t
)0x00200000

	)

2009 
	#CAN_F2R2_FB22
 ((
ut32_t
)0x00400000

	)

2010 
	#CAN_F2R2_FB23
 ((
ut32_t
)0x00800000

	)

2011 
	#CAN_F2R2_FB24
 ((
ut32_t
)0x01000000

	)

2012 
	#CAN_F2R2_FB25
 ((
ut32_t
)0x02000000

	)

2013 
	#CAN_F2R2_FB26
 ((
ut32_t
)0x04000000

	)

2014 
	#CAN_F2R2_FB27
 ((
ut32_t
)0x08000000

	)

2015 
	#CAN_F2R2_FB28
 ((
ut32_t
)0x10000000

	)

2016 
	#CAN_F2R2_FB29
 ((
ut32_t
)0x20000000

	)

2017 
	#CAN_F2R2_FB30
 ((
ut32_t
)0x40000000

	)

2018 
	#CAN_F2R2_FB31
 ((
ut32_t
)0x80000000

	)

2021 
	#CAN_F3R2_FB0
 ((
ut32_t
)0x00000001

	)

2022 
	#CAN_F3R2_FB1
 ((
ut32_t
)0x00000002

	)

2023 
	#CAN_F3R2_FB2
 ((
ut32_t
)0x00000004

	)

2024 
	#CAN_F3R2_FB3
 ((
ut32_t
)0x00000008

	)

2025 
	#CAN_F3R2_FB4
 ((
ut32_t
)0x00000010

	)

2026 
	#CAN_F3R2_FB5
 ((
ut32_t
)0x00000020

	)

2027 
	#CAN_F3R2_FB6
 ((
ut32_t
)0x00000040

	)

2028 
	#CAN_F3R2_FB7
 ((
ut32_t
)0x00000080

	)

2029 
	#CAN_F3R2_FB8
 ((
ut32_t
)0x00000100

	)

2030 
	#CAN_F3R2_FB9
 ((
ut32_t
)0x00000200

	)

2031 
	#CAN_F3R2_FB10
 ((
ut32_t
)0x00000400

	)

2032 
	#CAN_F3R2_FB11
 ((
ut32_t
)0x00000800

	)

2033 
	#CAN_F3R2_FB12
 ((
ut32_t
)0x00001000

	)

2034 
	#CAN_F3R2_FB13
 ((
ut32_t
)0x00002000

	)

2035 
	#CAN_F3R2_FB14
 ((
ut32_t
)0x00004000

	)

2036 
	#CAN_F3R2_FB15
 ((
ut32_t
)0x00008000

	)

2037 
	#CAN_F3R2_FB16
 ((
ut32_t
)0x00010000

	)

2038 
	#CAN_F3R2_FB17
 ((
ut32_t
)0x00020000

	)

2039 
	#CAN_F3R2_FB18
 ((
ut32_t
)0x00040000

	)

2040 
	#CAN_F3R2_FB19
 ((
ut32_t
)0x00080000

	)

2041 
	#CAN_F3R2_FB20
 ((
ut32_t
)0x00100000

	)

2042 
	#CAN_F3R2_FB21
 ((
ut32_t
)0x00200000

	)

2043 
	#CAN_F3R2_FB22
 ((
ut32_t
)0x00400000

	)

2044 
	#CAN_F3R2_FB23
 ((
ut32_t
)0x00800000

	)

2045 
	#CAN_F3R2_FB24
 ((
ut32_t
)0x01000000

	)

2046 
	#CAN_F3R2_FB25
 ((
ut32_t
)0x02000000

	)

2047 
	#CAN_F3R2_FB26
 ((
ut32_t
)0x04000000

	)

2048 
	#CAN_F3R2_FB27
 ((
ut32_t
)0x08000000

	)

2049 
	#CAN_F3R2_FB28
 ((
ut32_t
)0x10000000

	)

2050 
	#CAN_F3R2_FB29
 ((
ut32_t
)0x20000000

	)

2051 
	#CAN_F3R2_FB30
 ((
ut32_t
)0x40000000

	)

2052 
	#CAN_F3R2_FB31
 ((
ut32_t
)0x80000000

	)

2055 
	#CAN_F4R2_FB0
 ((
ut32_t
)0x00000001

	)

2056 
	#CAN_F4R2_FB1
 ((
ut32_t
)0x00000002

	)

2057 
	#CAN_F4R2_FB2
 ((
ut32_t
)0x00000004

	)

2058 
	#CAN_F4R2_FB3
 ((
ut32_t
)0x00000008

	)

2059 
	#CAN_F4R2_FB4
 ((
ut32_t
)0x00000010

	)

2060 
	#CAN_F4R2_FB5
 ((
ut32_t
)0x00000020

	)

2061 
	#CAN_F4R2_FB6
 ((
ut32_t
)0x00000040

	)

2062 
	#CAN_F4R2_FB7
 ((
ut32_t
)0x00000080

	)

2063 
	#CAN_F4R2_FB8
 ((
ut32_t
)0x00000100

	)

2064 
	#CAN_F4R2_FB9
 ((
ut32_t
)0x00000200

	)

2065 
	#CAN_F4R2_FB10
 ((
ut32_t
)0x00000400

	)

2066 
	#CAN_F4R2_FB11
 ((
ut32_t
)0x00000800

	)

2067 
	#CAN_F4R2_FB12
 ((
ut32_t
)0x00001000

	)

2068 
	#CAN_F4R2_FB13
 ((
ut32_t
)0x00002000

	)

2069 
	#CAN_F4R2_FB14
 ((
ut32_t
)0x00004000

	)

2070 
	#CAN_F4R2_FB15
 ((
ut32_t
)0x00008000

	)

2071 
	#CAN_F4R2_FB16
 ((
ut32_t
)0x00010000

	)

2072 
	#CAN_F4R2_FB17
 ((
ut32_t
)0x00020000

	)

2073 
	#CAN_F4R2_FB18
 ((
ut32_t
)0x00040000

	)

2074 
	#CAN_F4R2_FB19
 ((
ut32_t
)0x00080000

	)

2075 
	#CAN_F4R2_FB20
 ((
ut32_t
)0x00100000

	)

2076 
	#CAN_F4R2_FB21
 ((
ut32_t
)0x00200000

	)

2077 
	#CAN_F4R2_FB22
 ((
ut32_t
)0x00400000

	)

2078 
	#CAN_F4R2_FB23
 ((
ut32_t
)0x00800000

	)

2079 
	#CAN_F4R2_FB24
 ((
ut32_t
)0x01000000

	)

2080 
	#CAN_F4R2_FB25
 ((
ut32_t
)0x02000000

	)

2081 
	#CAN_F4R2_FB26
 ((
ut32_t
)0x04000000

	)

2082 
	#CAN_F4R2_FB27
 ((
ut32_t
)0x08000000

	)

2083 
	#CAN_F4R2_FB28
 ((
ut32_t
)0x10000000

	)

2084 
	#CAN_F4R2_FB29
 ((
ut32_t
)0x20000000

	)

2085 
	#CAN_F4R2_FB30
 ((
ut32_t
)0x40000000

	)

2086 
	#CAN_F4R2_FB31
 ((
ut32_t
)0x80000000

	)

2089 
	#CAN_F5R2_FB0
 ((
ut32_t
)0x00000001

	)

2090 
	#CAN_F5R2_FB1
 ((
ut32_t
)0x00000002

	)

2091 
	#CAN_F5R2_FB2
 ((
ut32_t
)0x00000004

	)

2092 
	#CAN_F5R2_FB3
 ((
ut32_t
)0x00000008

	)

2093 
	#CAN_F5R2_FB4
 ((
ut32_t
)0x00000010

	)

2094 
	#CAN_F5R2_FB5
 ((
ut32_t
)0x00000020

	)

2095 
	#CAN_F5R2_FB6
 ((
ut32_t
)0x00000040

	)

2096 
	#CAN_F5R2_FB7
 ((
ut32_t
)0x00000080

	)

2097 
	#CAN_F5R2_FB8
 ((
ut32_t
)0x00000100

	)

2098 
	#CAN_F5R2_FB9
 ((
ut32_t
)0x00000200

	)

2099 
	#CAN_F5R2_FB10
 ((
ut32_t
)0x00000400

	)

2100 
	#CAN_F5R2_FB11
 ((
ut32_t
)0x00000800

	)

2101 
	#CAN_F5R2_FB12
 ((
ut32_t
)0x00001000

	)

2102 
	#CAN_F5R2_FB13
 ((
ut32_t
)0x00002000

	)

2103 
	#CAN_F5R2_FB14
 ((
ut32_t
)0x00004000

	)

2104 
	#CAN_F5R2_FB15
 ((
ut32_t
)0x00008000

	)

2105 
	#CAN_F5R2_FB16
 ((
ut32_t
)0x00010000

	)

2106 
	#CAN_F5R2_FB17
 ((
ut32_t
)0x00020000

	)

2107 
	#CAN_F5R2_FB18
 ((
ut32_t
)0x00040000

	)

2108 
	#CAN_F5R2_FB19
 ((
ut32_t
)0x00080000

	)

2109 
	#CAN_F5R2_FB20
 ((
ut32_t
)0x00100000

	)

2110 
	#CAN_F5R2_FB21
 ((
ut32_t
)0x00200000

	)

2111 
	#CAN_F5R2_FB22
 ((
ut32_t
)0x00400000

	)

2112 
	#CAN_F5R2_FB23
 ((
ut32_t
)0x00800000

	)

2113 
	#CAN_F5R2_FB24
 ((
ut32_t
)0x01000000

	)

2114 
	#CAN_F5R2_FB25
 ((
ut32_t
)0x02000000

	)

2115 
	#CAN_F5R2_FB26
 ((
ut32_t
)0x04000000

	)

2116 
	#CAN_F5R2_FB27
 ((
ut32_t
)0x08000000

	)

2117 
	#CAN_F5R2_FB28
 ((
ut32_t
)0x10000000

	)

2118 
	#CAN_F5R2_FB29
 ((
ut32_t
)0x20000000

	)

2119 
	#CAN_F5R2_FB30
 ((
ut32_t
)0x40000000

	)

2120 
	#CAN_F5R2_FB31
 ((
ut32_t
)0x80000000

	)

2123 
	#CAN_F6R2_FB0
 ((
ut32_t
)0x00000001

	)

2124 
	#CAN_F6R2_FB1
 ((
ut32_t
)0x00000002

	)

2125 
	#CAN_F6R2_FB2
 ((
ut32_t
)0x00000004

	)

2126 
	#CAN_F6R2_FB3
 ((
ut32_t
)0x00000008

	)

2127 
	#CAN_F6R2_FB4
 ((
ut32_t
)0x00000010

	)

2128 
	#CAN_F6R2_FB5
 ((
ut32_t
)0x00000020

	)

2129 
	#CAN_F6R2_FB6
 ((
ut32_t
)0x00000040

	)

2130 
	#CAN_F6R2_FB7
 ((
ut32_t
)0x00000080

	)

2131 
	#CAN_F6R2_FB8
 ((
ut32_t
)0x00000100

	)

2132 
	#CAN_F6R2_FB9
 ((
ut32_t
)0x00000200

	)

2133 
	#CAN_F6R2_FB10
 ((
ut32_t
)0x00000400

	)

2134 
	#CAN_F6R2_FB11
 ((
ut32_t
)0x00000800

	)

2135 
	#CAN_F6R2_FB12
 ((
ut32_t
)0x00001000

	)

2136 
	#CAN_F6R2_FB13
 ((
ut32_t
)0x00002000

	)

2137 
	#CAN_F6R2_FB14
 ((
ut32_t
)0x00004000

	)

2138 
	#CAN_F6R2_FB15
 ((
ut32_t
)0x00008000

	)

2139 
	#CAN_F6R2_FB16
 ((
ut32_t
)0x00010000

	)

2140 
	#CAN_F6R2_FB17
 ((
ut32_t
)0x00020000

	)

2141 
	#CAN_F6R2_FB18
 ((
ut32_t
)0x00040000

	)

2142 
	#CAN_F6R2_FB19
 ((
ut32_t
)0x00080000

	)

2143 
	#CAN_F6R2_FB20
 ((
ut32_t
)0x00100000

	)

2144 
	#CAN_F6R2_FB21
 ((
ut32_t
)0x00200000

	)

2145 
	#CAN_F6R2_FB22
 ((
ut32_t
)0x00400000

	)

2146 
	#CAN_F6R2_FB23
 ((
ut32_t
)0x00800000

	)

2147 
	#CAN_F6R2_FB24
 ((
ut32_t
)0x01000000

	)

2148 
	#CAN_F6R2_FB25
 ((
ut32_t
)0x02000000

	)

2149 
	#CAN_F6R2_FB26
 ((
ut32_t
)0x04000000

	)

2150 
	#CAN_F6R2_FB27
 ((
ut32_t
)0x08000000

	)

2151 
	#CAN_F6R2_FB28
 ((
ut32_t
)0x10000000

	)

2152 
	#CAN_F6R2_FB29
 ((
ut32_t
)0x20000000

	)

2153 
	#CAN_F6R2_FB30
 ((
ut32_t
)0x40000000

	)

2154 
	#CAN_F6R2_FB31
 ((
ut32_t
)0x80000000

	)

2157 
	#CAN_F7R2_FB0
 ((
ut32_t
)0x00000001

	)

2158 
	#CAN_F7R2_FB1
 ((
ut32_t
)0x00000002

	)

2159 
	#CAN_F7R2_FB2
 ((
ut32_t
)0x00000004

	)

2160 
	#CAN_F7R2_FB3
 ((
ut32_t
)0x00000008

	)

2161 
	#CAN_F7R2_FB4
 ((
ut32_t
)0x00000010

	)

2162 
	#CAN_F7R2_FB5
 ((
ut32_t
)0x00000020

	)

2163 
	#CAN_F7R2_FB6
 ((
ut32_t
)0x00000040

	)

2164 
	#CAN_F7R2_FB7
 ((
ut32_t
)0x00000080

	)

2165 
	#CAN_F7R2_FB8
 ((
ut32_t
)0x00000100

	)

2166 
	#CAN_F7R2_FB9
 ((
ut32_t
)0x00000200

	)

2167 
	#CAN_F7R2_FB10
 ((
ut32_t
)0x00000400

	)

2168 
	#CAN_F7R2_FB11
 ((
ut32_t
)0x00000800

	)

2169 
	#CAN_F7R2_FB12
 ((
ut32_t
)0x00001000

	)

2170 
	#CAN_F7R2_FB13
 ((
ut32_t
)0x00002000

	)

2171 
	#CAN_F7R2_FB14
 ((
ut32_t
)0x00004000

	)

2172 
	#CAN_F7R2_FB15
 ((
ut32_t
)0x00008000

	)

2173 
	#CAN_F7R2_FB16
 ((
ut32_t
)0x00010000

	)

2174 
	#CAN_F7R2_FB17
 ((
ut32_t
)0x00020000

	)

2175 
	#CAN_F7R2_FB18
 ((
ut32_t
)0x00040000

	)

2176 
	#CAN_F7R2_FB19
 ((
ut32_t
)0x00080000

	)

2177 
	#CAN_F7R2_FB20
 ((
ut32_t
)0x00100000

	)

2178 
	#CAN_F7R2_FB21
 ((
ut32_t
)0x00200000

	)

2179 
	#CAN_F7R2_FB22
 ((
ut32_t
)0x00400000

	)

2180 
	#CAN_F7R2_FB23
 ((
ut32_t
)0x00800000

	)

2181 
	#CAN_F7R2_FB24
 ((
ut32_t
)0x01000000

	)

2182 
	#CAN_F7R2_FB25
 ((
ut32_t
)0x02000000

	)

2183 
	#CAN_F7R2_FB26
 ((
ut32_t
)0x04000000

	)

2184 
	#CAN_F7R2_FB27
 ((
ut32_t
)0x08000000

	)

2185 
	#CAN_F7R2_FB28
 ((
ut32_t
)0x10000000

	)

2186 
	#CAN_F7R2_FB29
 ((
ut32_t
)0x20000000

	)

2187 
	#CAN_F7R2_FB30
 ((
ut32_t
)0x40000000

	)

2188 
	#CAN_F7R2_FB31
 ((
ut32_t
)0x80000000

	)

2191 
	#CAN_F8R2_FB0
 ((
ut32_t
)0x00000001

	)

2192 
	#CAN_F8R2_FB1
 ((
ut32_t
)0x00000002

	)

2193 
	#CAN_F8R2_FB2
 ((
ut32_t
)0x00000004

	)

2194 
	#CAN_F8R2_FB3
 ((
ut32_t
)0x00000008

	)

2195 
	#CAN_F8R2_FB4
 ((
ut32_t
)0x00000010

	)

2196 
	#CAN_F8R2_FB5
 ((
ut32_t
)0x00000020

	)

2197 
	#CAN_F8R2_FB6
 ((
ut32_t
)0x00000040

	)

2198 
	#CAN_F8R2_FB7
 ((
ut32_t
)0x00000080

	)

2199 
	#CAN_F8R2_FB8
 ((
ut32_t
)0x00000100

	)

2200 
	#CAN_F8R2_FB9
 ((
ut32_t
)0x00000200

	)

2201 
	#CAN_F8R2_FB10
 ((
ut32_t
)0x00000400

	)

2202 
	#CAN_F8R2_FB11
 ((
ut32_t
)0x00000800

	)

2203 
	#CAN_F8R2_FB12
 ((
ut32_t
)0x00001000

	)

2204 
	#CAN_F8R2_FB13
 ((
ut32_t
)0x00002000

	)

2205 
	#CAN_F8R2_FB14
 ((
ut32_t
)0x00004000

	)

2206 
	#CAN_F8R2_FB15
 ((
ut32_t
)0x00008000

	)

2207 
	#CAN_F8R2_FB16
 ((
ut32_t
)0x00010000

	)

2208 
	#CAN_F8R2_FB17
 ((
ut32_t
)0x00020000

	)

2209 
	#CAN_F8R2_FB18
 ((
ut32_t
)0x00040000

	)

2210 
	#CAN_F8R2_FB19
 ((
ut32_t
)0x00080000

	)

2211 
	#CAN_F8R2_FB20
 ((
ut32_t
)0x00100000

	)

2212 
	#CAN_F8R2_FB21
 ((
ut32_t
)0x00200000

	)

2213 
	#CAN_F8R2_FB22
 ((
ut32_t
)0x00400000

	)

2214 
	#CAN_F8R2_FB23
 ((
ut32_t
)0x00800000

	)

2215 
	#CAN_F8R2_FB24
 ((
ut32_t
)0x01000000

	)

2216 
	#CAN_F8R2_FB25
 ((
ut32_t
)0x02000000

	)

2217 
	#CAN_F8R2_FB26
 ((
ut32_t
)0x04000000

	)

2218 
	#CAN_F8R2_FB27
 ((
ut32_t
)0x08000000

	)

2219 
	#CAN_F8R2_FB28
 ((
ut32_t
)0x10000000

	)

2220 
	#CAN_F8R2_FB29
 ((
ut32_t
)0x20000000

	)

2221 
	#CAN_F8R2_FB30
 ((
ut32_t
)0x40000000

	)

2222 
	#CAN_F8R2_FB31
 ((
ut32_t
)0x80000000

	)

2225 
	#CAN_F9R2_FB0
 ((
ut32_t
)0x00000001

	)

2226 
	#CAN_F9R2_FB1
 ((
ut32_t
)0x00000002

	)

2227 
	#CAN_F9R2_FB2
 ((
ut32_t
)0x00000004

	)

2228 
	#CAN_F9R2_FB3
 ((
ut32_t
)0x00000008

	)

2229 
	#CAN_F9R2_FB4
 ((
ut32_t
)0x00000010

	)

2230 
	#CAN_F9R2_FB5
 ((
ut32_t
)0x00000020

	)

2231 
	#CAN_F9R2_FB6
 ((
ut32_t
)0x00000040

	)

2232 
	#CAN_F9R2_FB7
 ((
ut32_t
)0x00000080

	)

2233 
	#CAN_F9R2_FB8
 ((
ut32_t
)0x00000100

	)

2234 
	#CAN_F9R2_FB9
 ((
ut32_t
)0x00000200

	)

2235 
	#CAN_F9R2_FB10
 ((
ut32_t
)0x00000400

	)

2236 
	#CAN_F9R2_FB11
 ((
ut32_t
)0x00000800

	)

2237 
	#CAN_F9R2_FB12
 ((
ut32_t
)0x00001000

	)

2238 
	#CAN_F9R2_FB13
 ((
ut32_t
)0x00002000

	)

2239 
	#CAN_F9R2_FB14
 ((
ut32_t
)0x00004000

	)

2240 
	#CAN_F9R2_FB15
 ((
ut32_t
)0x00008000

	)

2241 
	#CAN_F9R2_FB16
 ((
ut32_t
)0x00010000

	)

2242 
	#CAN_F9R2_FB17
 ((
ut32_t
)0x00020000

	)

2243 
	#CAN_F9R2_FB18
 ((
ut32_t
)0x00040000

	)

2244 
	#CAN_F9R2_FB19
 ((
ut32_t
)0x00080000

	)

2245 
	#CAN_F9R2_FB20
 ((
ut32_t
)0x00100000

	)

2246 
	#CAN_F9R2_FB21
 ((
ut32_t
)0x00200000

	)

2247 
	#CAN_F9R2_FB22
 ((
ut32_t
)0x00400000

	)

2248 
	#CAN_F9R2_FB23
 ((
ut32_t
)0x00800000

	)

2249 
	#CAN_F9R2_FB24
 ((
ut32_t
)0x01000000

	)

2250 
	#CAN_F9R2_FB25
 ((
ut32_t
)0x02000000

	)

2251 
	#CAN_F9R2_FB26
 ((
ut32_t
)0x04000000

	)

2252 
	#CAN_F9R2_FB27
 ((
ut32_t
)0x08000000

	)

2253 
	#CAN_F9R2_FB28
 ((
ut32_t
)0x10000000

	)

2254 
	#CAN_F9R2_FB29
 ((
ut32_t
)0x20000000

	)

2255 
	#CAN_F9R2_FB30
 ((
ut32_t
)0x40000000

	)

2256 
	#CAN_F9R2_FB31
 ((
ut32_t
)0x80000000

	)

2259 
	#CAN_F10R2_FB0
 ((
ut32_t
)0x00000001

	)

2260 
	#CAN_F10R2_FB1
 ((
ut32_t
)0x00000002

	)

2261 
	#CAN_F10R2_FB2
 ((
ut32_t
)0x00000004

	)

2262 
	#CAN_F10R2_FB3
 ((
ut32_t
)0x00000008

	)

2263 
	#CAN_F10R2_FB4
 ((
ut32_t
)0x00000010

	)

2264 
	#CAN_F10R2_FB5
 ((
ut32_t
)0x00000020

	)

2265 
	#CAN_F10R2_FB6
 ((
ut32_t
)0x00000040

	)

2266 
	#CAN_F10R2_FB7
 ((
ut32_t
)0x00000080

	)

2267 
	#CAN_F10R2_FB8
 ((
ut32_t
)0x00000100

	)

2268 
	#CAN_F10R2_FB9
 ((
ut32_t
)0x00000200

	)

2269 
	#CAN_F10R2_FB10
 ((
ut32_t
)0x00000400

	)

2270 
	#CAN_F10R2_FB11
 ((
ut32_t
)0x00000800

	)

2271 
	#CAN_F10R2_FB12
 ((
ut32_t
)0x00001000

	)

2272 
	#CAN_F10R2_FB13
 ((
ut32_t
)0x00002000

	)

2273 
	#CAN_F10R2_FB14
 ((
ut32_t
)0x00004000

	)

2274 
	#CAN_F10R2_FB15
 ((
ut32_t
)0x00008000

	)

2275 
	#CAN_F10R2_FB16
 ((
ut32_t
)0x00010000

	)

2276 
	#CAN_F10R2_FB17
 ((
ut32_t
)0x00020000

	)

2277 
	#CAN_F10R2_FB18
 ((
ut32_t
)0x00040000

	)

2278 
	#CAN_F10R2_FB19
 ((
ut32_t
)0x00080000

	)

2279 
	#CAN_F10R2_FB20
 ((
ut32_t
)0x00100000

	)

2280 
	#CAN_F10R2_FB21
 ((
ut32_t
)0x00200000

	)

2281 
	#CAN_F10R2_FB22
 ((
ut32_t
)0x00400000

	)

2282 
	#CAN_F10R2_FB23
 ((
ut32_t
)0x00800000

	)

2283 
	#CAN_F10R2_FB24
 ((
ut32_t
)0x01000000

	)

2284 
	#CAN_F10R2_FB25
 ((
ut32_t
)0x02000000

	)

2285 
	#CAN_F10R2_FB26
 ((
ut32_t
)0x04000000

	)

2286 
	#CAN_F10R2_FB27
 ((
ut32_t
)0x08000000

	)

2287 
	#CAN_F10R2_FB28
 ((
ut32_t
)0x10000000

	)

2288 
	#CAN_F10R2_FB29
 ((
ut32_t
)0x20000000

	)

2289 
	#CAN_F10R2_FB30
 ((
ut32_t
)0x40000000

	)

2290 
	#CAN_F10R2_FB31
 ((
ut32_t
)0x80000000

	)

2293 
	#CAN_F11R2_FB0
 ((
ut32_t
)0x00000001

	)

2294 
	#CAN_F11R2_FB1
 ((
ut32_t
)0x00000002

	)

2295 
	#CAN_F11R2_FB2
 ((
ut32_t
)0x00000004

	)

2296 
	#CAN_F11R2_FB3
 ((
ut32_t
)0x00000008

	)

2297 
	#CAN_F11R2_FB4
 ((
ut32_t
)0x00000010

	)

2298 
	#CAN_F11R2_FB5
 ((
ut32_t
)0x00000020

	)

2299 
	#CAN_F11R2_FB6
 ((
ut32_t
)0x00000040

	)

2300 
	#CAN_F11R2_FB7
 ((
ut32_t
)0x00000080

	)

2301 
	#CAN_F11R2_FB8
 ((
ut32_t
)0x00000100

	)

2302 
	#CAN_F11R2_FB9
 ((
ut32_t
)0x00000200

	)

2303 
	#CAN_F11R2_FB10
 ((
ut32_t
)0x00000400

	)

2304 
	#CAN_F11R2_FB11
 ((
ut32_t
)0x00000800

	)

2305 
	#CAN_F11R2_FB12
 ((
ut32_t
)0x00001000

	)

2306 
	#CAN_F11R2_FB13
 ((
ut32_t
)0x00002000

	)

2307 
	#CAN_F11R2_FB14
 ((
ut32_t
)0x00004000

	)

2308 
	#CAN_F11R2_FB15
 ((
ut32_t
)0x00008000

	)

2309 
	#CAN_F11R2_FB16
 ((
ut32_t
)0x00010000

	)

2310 
	#CAN_F11R2_FB17
 ((
ut32_t
)0x00020000

	)

2311 
	#CAN_F11R2_FB18
 ((
ut32_t
)0x00040000

	)

2312 
	#CAN_F11R2_FB19
 ((
ut32_t
)0x00080000

	)

2313 
	#CAN_F11R2_FB20
 ((
ut32_t
)0x00100000

	)

2314 
	#CAN_F11R2_FB21
 ((
ut32_t
)0x00200000

	)

2315 
	#CAN_F11R2_FB22
 ((
ut32_t
)0x00400000

	)

2316 
	#CAN_F11R2_FB23
 ((
ut32_t
)0x00800000

	)

2317 
	#CAN_F11R2_FB24
 ((
ut32_t
)0x01000000

	)

2318 
	#CAN_F11R2_FB25
 ((
ut32_t
)0x02000000

	)

2319 
	#CAN_F11R2_FB26
 ((
ut32_t
)0x04000000

	)

2320 
	#CAN_F11R2_FB27
 ((
ut32_t
)0x08000000

	)

2321 
	#CAN_F11R2_FB28
 ((
ut32_t
)0x10000000

	)

2322 
	#CAN_F11R2_FB29
 ((
ut32_t
)0x20000000

	)

2323 
	#CAN_F11R2_FB30
 ((
ut32_t
)0x40000000

	)

2324 
	#CAN_F11R2_FB31
 ((
ut32_t
)0x80000000

	)

2327 
	#CAN_F12R2_FB0
 ((
ut32_t
)0x00000001

	)

2328 
	#CAN_F12R2_FB1
 ((
ut32_t
)0x00000002

	)

2329 
	#CAN_F12R2_FB2
 ((
ut32_t
)0x00000004

	)

2330 
	#CAN_F12R2_FB3
 ((
ut32_t
)0x00000008

	)

2331 
	#CAN_F12R2_FB4
 ((
ut32_t
)0x00000010

	)

2332 
	#CAN_F12R2_FB5
 ((
ut32_t
)0x00000020

	)

2333 
	#CAN_F12R2_FB6
 ((
ut32_t
)0x00000040

	)

2334 
	#CAN_F12R2_FB7
 ((
ut32_t
)0x00000080

	)

2335 
	#CAN_F12R2_FB8
 ((
ut32_t
)0x00000100

	)

2336 
	#CAN_F12R2_FB9
 ((
ut32_t
)0x00000200

	)

2337 
	#CAN_F12R2_FB10
 ((
ut32_t
)0x00000400

	)

2338 
	#CAN_F12R2_FB11
 ((
ut32_t
)0x00000800

	)

2339 
	#CAN_F12R2_FB12
 ((
ut32_t
)0x00001000

	)

2340 
	#CAN_F12R2_FB13
 ((
ut32_t
)0x00002000

	)

2341 
	#CAN_F12R2_FB14
 ((
ut32_t
)0x00004000

	)

2342 
	#CAN_F12R2_FB15
 ((
ut32_t
)0x00008000

	)

2343 
	#CAN_F12R2_FB16
 ((
ut32_t
)0x00010000

	)

2344 
	#CAN_F12R2_FB17
 ((
ut32_t
)0x00020000

	)

2345 
	#CAN_F12R2_FB18
 ((
ut32_t
)0x00040000

	)

2346 
	#CAN_F12R2_FB19
 ((
ut32_t
)0x00080000

	)

2347 
	#CAN_F12R2_FB20
 ((
ut32_t
)0x00100000

	)

2348 
	#CAN_F12R2_FB21
 ((
ut32_t
)0x00200000

	)

2349 
	#CAN_F12R2_FB22
 ((
ut32_t
)0x00400000

	)

2350 
	#CAN_F12R2_FB23
 ((
ut32_t
)0x00800000

	)

2351 
	#CAN_F12R2_FB24
 ((
ut32_t
)0x01000000

	)

2352 
	#CAN_F12R2_FB25
 ((
ut32_t
)0x02000000

	)

2353 
	#CAN_F12R2_FB26
 ((
ut32_t
)0x04000000

	)

2354 
	#CAN_F12R2_FB27
 ((
ut32_t
)0x08000000

	)

2355 
	#CAN_F12R2_FB28
 ((
ut32_t
)0x10000000

	)

2356 
	#CAN_F12R2_FB29
 ((
ut32_t
)0x20000000

	)

2357 
	#CAN_F12R2_FB30
 ((
ut32_t
)0x40000000

	)

2358 
	#CAN_F12R2_FB31
 ((
ut32_t
)0x80000000

	)

2361 
	#CAN_F13R2_FB0
 ((
ut32_t
)0x00000001

	)

2362 
	#CAN_F13R2_FB1
 ((
ut32_t
)0x00000002

	)

2363 
	#CAN_F13R2_FB2
 ((
ut32_t
)0x00000004

	)

2364 
	#CAN_F13R2_FB3
 ((
ut32_t
)0x00000008

	)

2365 
	#CAN_F13R2_FB4
 ((
ut32_t
)0x00000010

	)

2366 
	#CAN_F13R2_FB5
 ((
ut32_t
)0x00000020

	)

2367 
	#CAN_F13R2_FB6
 ((
ut32_t
)0x00000040

	)

2368 
	#CAN_F13R2_FB7
 ((
ut32_t
)0x00000080

	)

2369 
	#CAN_F13R2_FB8
 ((
ut32_t
)0x00000100

	)

2370 
	#CAN_F13R2_FB9
 ((
ut32_t
)0x00000200

	)

2371 
	#CAN_F13R2_FB10
 ((
ut32_t
)0x00000400

	)

2372 
	#CAN_F13R2_FB11
 ((
ut32_t
)0x00000800

	)

2373 
	#CAN_F13R2_FB12
 ((
ut32_t
)0x00001000

	)

2374 
	#CAN_F13R2_FB13
 ((
ut32_t
)0x00002000

	)

2375 
	#CAN_F13R2_FB14
 ((
ut32_t
)0x00004000

	)

2376 
	#CAN_F13R2_FB15
 ((
ut32_t
)0x00008000

	)

2377 
	#CAN_F13R2_FB16
 ((
ut32_t
)0x00010000

	)

2378 
	#CAN_F13R2_FB17
 ((
ut32_t
)0x00020000

	)

2379 
	#CAN_F13R2_FB18
 ((
ut32_t
)0x00040000

	)

2380 
	#CAN_F13R2_FB19
 ((
ut32_t
)0x00080000

	)

2381 
	#CAN_F13R2_FB20
 ((
ut32_t
)0x00100000

	)

2382 
	#CAN_F13R2_FB21
 ((
ut32_t
)0x00200000

	)

2383 
	#CAN_F13R2_FB22
 ((
ut32_t
)0x00400000

	)

2384 
	#CAN_F13R2_FB23
 ((
ut32_t
)0x00800000

	)

2385 
	#CAN_F13R2_FB24
 ((
ut32_t
)0x01000000

	)

2386 
	#CAN_F13R2_FB25
 ((
ut32_t
)0x02000000

	)

2387 
	#CAN_F13R2_FB26
 ((
ut32_t
)0x04000000

	)

2388 
	#CAN_F13R2_FB27
 ((
ut32_t
)0x08000000

	)

2389 
	#CAN_F13R2_FB28
 ((
ut32_t
)0x10000000

	)

2390 
	#CAN_F13R2_FB29
 ((
ut32_t
)0x20000000

	)

2391 
	#CAN_F13R2_FB30
 ((
ut32_t
)0x40000000

	)

2392 
	#CAN_F13R2_FB31
 ((
ut32_t
)0x80000000

	)

2402 
	#CEC_CR_CECEN
 ((
ut32_t
)0x00000001

	)

2403 
	#CEC_CR_TXSOM
 ((
ut32_t
)0x00000002

	)

2404 
	#CEC_CR_TXEOM
 ((
ut32_t
)0x00000004

	)

2407 
	#CEC_CFGR_SFT
 ((
ut32_t
)0x00000007

	)

2408 
	#CEC_CFGR_RXTOL
 ((
ut32_t
)0x00000008

	)

2409 
	#CEC_CFGR_BRESTP
 ((
ut32_t
)0x00000010

	)

2410 
	#CEC_CFGR_BREGEN
 ((
ut32_t
)0x00000020

	)

2411 
	#CEC_CFGR_LREGEN
 ((
ut32_t
)0x00000040

	)

2412 
	#CEC_CFGR_BRDNOGEN
 ((
ut32_t
)0x00000080

	)

2413 
	#CEC_CFGR_SFTOPT
 ((
ut32_t
)0x00000100

	)

2414 
	#CEC_CFGR_OAR
 ((
ut32_t
)0x7FFF0000

	)

2415 
	#CEC_CFGR_LSTN
 ((
ut32_t
)0x80000000

	)

2418 
	#CEC_TXDR_TXD
 ((
ut32_t
)0x000000FF

	)

2421 
	#CEC_TXDR_RXD
 ((
ut32_t
)0x000000FF

	)

2424 
	#CEC_ISR_RXBR
 ((
ut32_t
)0x00000001

	)

2425 
	#CEC_ISR_RXEND
 ((
ut32_t
)0x00000002

	)

2426 
	#CEC_ISR_RXOVR
 ((
ut32_t
)0x00000004

	)

2427 
	#CEC_ISR_BRE
 ((
ut32_t
)0x00000008

	)

2428 
	#CEC_ISR_SBPE
 ((
ut32_t
)0x00000010

	)

2429 
	#CEC_ISR_LBPE
 ((
ut32_t
)0x00000020

	)

2430 
	#CEC_ISR_RXACKE
 ((
ut32_t
)0x00000040

	)

2431 
	#CEC_ISR_ARBLST
 ((
ut32_t
)0x00000080

	)

2432 
	#CEC_ISR_TXBR
 ((
ut32_t
)0x00000100

	)

2433 
	#CEC_ISR_TXEND
 ((
ut32_t
)0x00000200

	)

2434 
	#CEC_ISR_TXUDR
 ((
ut32_t
)0x00000400

	)

2435 
	#CEC_ISR_TXERR
 ((
ut32_t
)0x00000800

	)

2436 
	#CEC_ISR_TXACKE
 ((
ut32_t
)0x00001000

	)

2439 
	#CEC_IER_RXBRIE
 ((
ut32_t
)0x00000001

	)

2440 
	#CEC_IER_RXENDIE
 ((
ut32_t
)0x00000002

	)

2441 
	#CEC_IER_RXOVRIE
 ((
ut32_t
)0x00000004

	)

2442 
	#CEC_IER_BREIEIE
 ((
ut32_t
)0x00000008

	)

2443 
	#CEC_IER_SBPEIE
 ((
ut32_t
)0x00000010

	)

2444 
	#CEC_IER_LBPEIE
 ((
ut32_t
)0x00000020

	)

2445 
	#CEC_IER_RXACKEIE
 ((
ut32_t
)0x00000040

	)

2446 
	#CEC_IER_ARBLSTIE
 ((
ut32_t
)0x00000080

	)

2447 
	#CEC_IER_TXBRIE
 ((
ut32_t
)0x00000100

	)

2448 
	#CEC_IER_TXENDIE
 ((
ut32_t
)0x00000200

	)

2449 
	#CEC_IER_TXUDRIE
 ((
ut32_t
)0x00000400

	)

2450 
	#CEC_IER_TXERRIE
 ((
ut32_t
)0x00000800

	)

2451 
	#CEC_IER_TXACKEIE
 ((
ut32_t
)0x00001000

	)

2460 
	#COMP_CSR_COMP1EN
 ((
ut32_t
)0x00000001

	)

2461 
	#COMP_CSR_COMP1SW1
 ((
ut32_t
)0x00000002

	)

2462 
	#COMP_CSR_COMP1MODE
 ((
ut32_t
)0x0000000C

	)

2463 
	#COMP_CSR_COMP1MODE_0
 ((
ut32_t
)0x00000004

	)

2464 
	#COMP_CSR_COMP1MODE_1
 ((
ut32_t
)0x00000008

	)

2465 
	#COMP_CSR_COMP1INSEL
 ((
ut32_t
)0x00000070

	)

2466 
	#COMP_CSR_COMP1INSEL_0
 ((
ut32_t
)0x00000010

	)

2467 
	#COMP_CSR_COMP1INSEL_1
 ((
ut32_t
)0x00000020

	)

2468 
	#COMP_CSR_COMP1INSEL_2
 ((
ut32_t
)0x00000040

	)

2469 
	#COMP_CSR_COMP1OUTSEL
 ((
ut32_t
)0x00000700

	)

2470 
	#COMP_CSR_COMP1OUTSEL_0
 ((
ut32_t
)0x00000100

	)

2471 
	#COMP_CSR_COMP1OUTSEL_1
 ((
ut32_t
)0x00000200

	)

2472 
	#COMP_CSR_COMP1OUTSEL_2
 ((
ut32_t
)0x00000400

	)

2473 
	#COMP_CSR_COMP1POL
 ((
ut32_t
)0x00000800

	)

2474 
	#COMP_CSR_COMP1HYST
 ((
ut32_t
)0x00003000

	)

2475 
	#COMP_CSR_COMP1HYST_0
 ((
ut32_t
)0x00001000

	)

2476 
	#COMP_CSR_COMP1HYST_1
 ((
ut32_t
)0x00002000

	)

2477 
	#COMP_CSR_COMP1OUT
 ((
ut32_t
)0x00004000

	)

2478 
	#COMP_CSR_COMP1LOCK
 ((
ut32_t
)0x00008000

	)

2480 
	#COMP_CSR_COMP2EN
 ((
ut32_t
)0x00010000

	)

2481 
	#COMP_CSR_COMP2MODE
 ((
ut32_t
)0x000C0000

	)

2482 
	#COMP_CSR_COMP2MODE_0
 ((
ut32_t
)0x00040000

	)

2483 
	#COMP_CSR_COMP2MODE_1
 ((
ut32_t
)0x00080000

	)

2484 
	#COMP_CSR_COMP2INSEL
 ((
ut32_t
)0x00700000

	)

2485 
	#COMP_CSR_COMP2INSEL_0
 ((
ut32_t
)0x00100000

	)

2486 
	#COMP_CSR_COMP2INSEL_1
 ((
ut32_t
)0x00200000

	)

2487 
	#COMP_CSR_COMP2INSEL_2
 ((
ut32_t
)0x00400000

	)

2488 
	#COMP_CSR_WNDWEN
 ((
ut32_t
)0x00800000

	)

2489 
	#COMP_CSR_COMP2OUTSEL
 ((
ut32_t
)0x07000000

	)

2490 
	#COMP_CSR_COMP2OUTSEL_0
 ((
ut32_t
)0x01000000

	)

2491 
	#COMP_CSR_COMP2OUTSEL_1
 ((
ut32_t
)0x02000000

	)

2492 
	#COMP_CSR_COMP2OUTSEL_2
 ((
ut32_t
)0x04000000

	)

2493 
	#COMP_CSR_COMP2POL
 ((
ut32_t
)0x08000000

	)

2494 
	#COMP_CSR_COMP2HYST
 ((
ut32_t
)0x30000000

	)

2495 
	#COMP_CSR_COMP2HYST_0
 ((
ut32_t
)0x10000000

	)

2496 
	#COMP_CSR_COMP2HYST_1
 ((
ut32_t
)0x20000000

	)

2497 
	#COMP_CSR_COMP2OUT
 ((
ut32_t
)0x40000000

	)

2498 
	#COMP_CSR_COMP2LOCK
 ((
ut32_t
)0x80000000

	)

2506 
	#CRC_DR_DR
 ((
ut32_t
)0xFFFFFFFF

	)

2509 
	#CRC_IDR_IDR
 ((
ut8_t
)0xFF

	)

2512 
	#CRC_CR_RESET
 ((
ut32_t
)0x00000001

	)

2513 
	#CRC_CR_POLSIZE
 ((
ut32_t
)0x00000018

	)

2514 
	#CRC_CR_POLSIZE_0
 ((
ut32_t
)0x00000008

	)

2515 
	#CRC_CR_POLSIZE_1
 ((
ut32_t
)0x00000010

	)

2516 
	#CRC_CR_REV_IN
 ((
ut32_t
)0x00000060

	)

2517 
	#CRC_CR_REV_IN_0
 ((
ut32_t
)0x00000020

	)

2518 
	#CRC_CR_REV_IN_1
 ((
ut32_t
)0x00000040

	)

2519 
	#CRC_CR_REV_OUT
 ((
ut32_t
)0x00000080

	)

2522 
	#CRC_INIT_INIT
 ((
ut32_t
)0xFFFFFFFF

	)

2525 
	#CRC_POL_POL
 ((
ut32_t
)0xFFFFFFFF

	)

2534 
	#CRS_CR_SYNCOKIE
 ((
ut32_t
)0x00000001

	)

2535 
	#CRS_CR_SYNCWARNIE
 ((
ut32_t
)0x00000002

	)

2536 
	#CRS_CR_ERRIE
 ((
ut32_t
)0x00000004

	)

2537 
	#CRS_CR_ESYNCIE
 ((
ut32_t
)0x00000008

	)

2538 
	#CRS_CR_CEN
 ((
ut32_t
)0x00000020

	)

2539 
	#CRS_CR_AUTOTRIMEN
 ((
ut32_t
)0x00000040

	)

2540 
	#CRS_CR_SWSYNC
 ((
ut32_t
)0x00000080

	)

2541 
	#CRS_CR_TRIM
 ((
ut32_t
)0x00003F00

	)

2544 
	#CRS_CFGR_RELOAD
 ((
ut32_t
)0x0000FFFF

	)

2545 
	#CRS_CFGR_FELIM
 ((
ut32_t
)0x00FF0000

	)

2546 
	#CRS_CFGR_SYNCDIV
 ((
ut32_t
)0x07000000

	)

2547 
	#CRS_CFGR_SYNCDIV_0
 ((
ut32_t
)0x01000000

	)

2548 
	#CRS_CFGR_SYNCDIV_1
 ((
ut32_t
)0x02000000

	)

2549 
	#CRS_CFGR_SYNCDIV_2
 ((
ut32_t
)0x04000000

	)

2550 
	#CRS_CFGR_SYNCSRC
 ((
ut32_t
)0x30000000

	)

2551 
	#CRS_CFGR_SYNCSRC_0
 ((
ut32_t
)0x10000000

	)

2552 
	#CRS_CFGR_SYNCSRC_1
 ((
ut32_t
)0x20000000

	)

2553 
	#CRS_CFGR_SYNCPOL
 ((
ut32_t
)0x80000000

	)

2556 
	#CRS_ISR_SYNCOKF
 ((
ut32_t
)0x00000001

	)

2557 
	#CRS_ISR_SYNCWARNF
 ((
ut32_t
)0x00000002

	)

2558 
	#CRS_ISR_ERRF
 ((
ut32_t
)0x00000004

	)

2559 
	#CRS_ISR_ESYNCF
 ((
ut32_t
)0x00000008

	)

2560 
	#CRS_ISR_SYNCERR
 ((
ut32_t
)0x00000100

	)

2561 
	#CRS_ISR_SYNCMISS
 ((
ut32_t
)0x00000200

	)

2562 
	#CRS_ISR_TRIMOVF
 ((
ut32_t
)0x00000400

	)

2563 
	#CRS_ISR_FEDIR
 ((
ut32_t
)0x00008000

	)

2564 
	#CRS_ISR_FECAP
 ((
ut32_t
)0xFFFF0000

	)

2567 
	#CRS_ICR_SYNCOKC
 ((
ut32_t
)0x00000001

	)

2568 
	#CRS_ICR_SYNCWARNC
 ((
ut32_t
)0x00000002

	)

2569 
	#CRS_ICR_ERRC
 ((
ut32_t
)0x00000004

	)

2570 
	#CRS_ICR_ESYNCC
 ((
ut32_t
)0x00000008

	)

2578 
	#DAC_CR_EN1
 ((
ut32_t
)0x00000001

	)

2579 
	#DAC_CR_BOFF1
 ((
ut32_t
)0x00000002

	)

2580 
	#DAC_CR_TEN1
 ((
ut32_t
)0x00000004

	)

2582 
	#DAC_CR_TSEL1
 ((
ut32_t
)0x00000038

	)

2583 
	#DAC_CR_TSEL1_0
 ((
ut32_t
)0x00000008

	)

2584 
	#DAC_CR_TSEL1_1
 ((
ut32_t
)0x00000010

	)

2585 
	#DAC_CR_TSEL1_2
 ((
ut32_t
)0x00000020

	)

2587 
	#DAC_CR_WAVE1
 ((
ut32_t
)0x000000C0

	)

2588 
	#DAC_CR_WAVE1_0
 ((
ut32_t
)0x00000040

	)

2589 
	#DAC_CR_WAVE1_1
 ((
ut32_t
)0x00000080

	)

2591 
	#DAC_CR_MAMP1
 ((
ut32_t
)0x00000F00

	)

2592 
	#DAC_CR_MAMP1_0
 ((
ut32_t
)0x00000100

	)

2593 
	#DAC_CR_MAMP1_1
 ((
ut32_t
)0x00000200

	)

2594 
	#DAC_CR_MAMP1_2
 ((
ut32_t
)0x00000400

	)

2595 
	#DAC_CR_MAMP1_3
 ((
ut32_t
)0x00000800

	)

2597 
	#DAC_CR_DMAEN1
 ((
ut32_t
)0x00001000

	)

2598 
	#DAC_CR_DMAUDRIE1
 ((
ut32_t
)0x00002000

	)

2599 
	#DAC_CR_EN2
 ((
ut32_t
)0x00010000

	)

2600 
	#DAC_CR_BOFF2
 ((
ut32_t
)0x00020000

	)

2601 
	#DAC_CR_TEN2
 ((
ut32_t
)0x00040000

	)

2603 
	#DAC_CR_TSEL2
 ((
ut32_t
)0x00380000

	)

2604 
	#DAC_CR_TSEL2_0
 ((
ut32_t
)0x00080000

	)

2605 
	#DAC_CR_TSEL2_1
 ((
ut32_t
)0x00100000

	)

2606 
	#DAC_CR_TSEL2_2
 ((
ut32_t
)0x00200000

	)

2608 
	#DAC_CR_WAVE2
 ((
ut32_t
)0x00C00000

	)

2609 
	#DAC_CR_WAVE2_0
 ((
ut32_t
)0x00400000

	)

2610 
	#DAC_CR_WAVE2_1
 ((
ut32_t
)0x00800000

	)

2612 
	#DAC_CR_MAMP2
 ((
ut32_t
)0x0F000000

	)

2613 
	#DAC_CR_MAMP2_0
 ((
ut32_t
)0x01000000

	)

2614 
	#DAC_CR_MAMP2_1
 ((
ut32_t
)0x02000000

	)

2615 
	#DAC_CR_MAMP2_2
 ((
ut32_t
)0x04000000

	)

2616 
	#DAC_CR_MAMP2_3
 ((
ut32_t
)0x08000000

	)

2618 
	#DAC_CR_DMAEN2
 ((
ut32_t
)0x10000000

	)

2619 
	#DAC_CR_DMAUDRIE2
 ((
ut32_t
)0x20000000

	)

2622 
	#DAC_SWTRIGR_SWTRIG1
 ((
ut32_t
)0x00000001

	)

2623 
	#DAC_SWTRIGR_SWTRIG2
 ((
ut32_t
)0x00000002

	)

2626 
	#DAC_DHR12R1_DACC1DHR
 ((
ut32_t
)0x00000FFF

	)

2629 
	#DAC_DHR12L1_DACC1DHR
 ((
ut32_t
)0x0000FFF0

	)

2632 
	#DAC_DHR8R1_DACC1DHR
 ((
ut32_t
)0x000000FF

	)

2635 
	#DAC_DOR1_DACC1DOR
 ((
ut32_t
)0x00000FFF

	)

2638 
	#DAC_SR_DMAUDR1
 ((
ut32_t
)0x00002000

	)

2639 
	#DAC_SR_DMAUDR2
 ((
ut32_t
)0x20000000

	)

2648 
	#DBGMCU_IDCODE_DEV_ID
 ((
ut32_t
)0x00000FFF

	)

2650 
	#DBGMCU_IDCODE_REV_ID
 ((
ut32_t
)0xFFFF0000

	)

2651 
	#DBGMCU_IDCODE_REV_ID_0
 ((
ut32_t
)0x00010000

	)

2652 
	#DBGMCU_IDCODE_REV_ID_1
 ((
ut32_t
)0x00020000

	)

2653 
	#DBGMCU_IDCODE_REV_ID_2
 ((
ut32_t
)0x00040000

	)

2654 
	#DBGMCU_IDCODE_REV_ID_3
 ((
ut32_t
)0x00080000

	)

2655 
	#DBGMCU_IDCODE_REV_ID_4
 ((
ut32_t
)0x00100000

	)

2656 
	#DBGMCU_IDCODE_REV_ID_5
 ((
ut32_t
)0x00200000

	)

2657 
	#DBGMCU_IDCODE_REV_ID_6
 ((
ut32_t
)0x00400000

	)

2658 
	#DBGMCU_IDCODE_REV_ID_7
 ((
ut32_t
)0x00800000

	)

2659 
	#DBGMCU_IDCODE_REV_ID_8
 ((
ut32_t
)0x01000000

	)

2660 
	#DBGMCU_IDCODE_REV_ID_9
 ((
ut32_t
)0x02000000

	)

2661 
	#DBGMCU_IDCODE_REV_ID_10
 ((
ut32_t
)0x04000000

	)

2662 
	#DBGMCU_IDCODE_REV_ID_11
 ((
ut32_t
)0x08000000

	)

2663 
	#DBGMCU_IDCODE_REV_ID_12
 ((
ut32_t
)0x10000000

	)

2664 
	#DBGMCU_IDCODE_REV_ID_13
 ((
ut32_t
)0x20000000

	)

2665 
	#DBGMCU_IDCODE_REV_ID_14
 ((
ut32_t
)0x40000000

	)

2666 
	#DBGMCU_IDCODE_REV_ID_15
 ((
ut32_t
)0x80000000

	)

2669 
	#DBGMCU_CR_DBG_STOP
 ((
ut32_t
)0x00000002

	)

2670 
	#DBGMCU_CR_DBG_STANDBY
 ((
ut32_t
)0x00000004

	)

2673 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
ut32_t
)0x00000001

	)

2674 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
ut32_t
)0x00000002

	)

2675 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
ut32_t
)0x00000010

	)

2676 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
ut32_t
)0x00000020

	)

2677 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
ut32_t
)0x00000100

	)

2678 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
ut32_t
)0x00000400

	)

2679 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
ut32_t
)0x00000800

	)

2680 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
ut32_t
)0x00001000

	)

2681 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00200000

	)

2682 
	#DBGMCU_APB1_FZ_DBG_CAN_STOP
 ((
ut32_t
)0x02000000

	)

2685 
	#DBGMCU_APB2_FZ_DBG_TIM1_STOP
 ((
ut32_t
)0x00000800

	)

2686 
	#DBGMCU_APB2_FZ_DBG_TIM15_STOP
 ((
ut32_t
)0x00010000

	)

2687 
	#DBGMCU_APB2_FZ_DBG_TIM16_STOP
 ((
ut32_t
)0x00020000

	)

2688 
	#DBGMCU_APB2_FZ_DBG_TIM17_STOP
 ((
ut32_t
)0x00040000

	)

2697 
	#DMA_ISR_GIF1
 ((
ut32_t
)0x00000001

	)

2698 
	#DMA_ISR_TCIF1
 ((
ut32_t
)0x00000002

	)

2699 
	#DMA_ISR_HTIF1
 ((
ut32_t
)0x00000004

	)

2700 
	#DMA_ISR_TEIF1
 ((
ut32_t
)0x00000008

	)

2701 
	#DMA_ISR_GIF2
 ((
ut32_t
)0x00000010

	)

2702 
	#DMA_ISR_TCIF2
 ((
ut32_t
)0x00000020

	)

2703 
	#DMA_ISR_HTIF2
 ((
ut32_t
)0x00000040

	)

2704 
	#DMA_ISR_TEIF2
 ((
ut32_t
)0x00000080

	)

2705 
	#DMA_ISR_GIF3
 ((
ut32_t
)0x00000100

	)

2706 
	#DMA_ISR_TCIF3
 ((
ut32_t
)0x00000200

	)

2707 
	#DMA_ISR_HTIF3
 ((
ut32_t
)0x00000400

	)

2708 
	#DMA_ISR_TEIF3
 ((
ut32_t
)0x00000800

	)

2709 
	#DMA_ISR_GIF4
 ((
ut32_t
)0x00001000

	)

2710 
	#DMA_ISR_TCIF4
 ((
ut32_t
)0x00002000

	)

2711 
	#DMA_ISR_HTIF4
 ((
ut32_t
)0x00004000

	)

2712 
	#DMA_ISR_TEIF4
 ((
ut32_t
)0x00008000

	)

2713 
	#DMA_ISR_GIF5
 ((
ut32_t
)0x00010000

	)

2714 
	#DMA_ISR_TCIF5
 ((
ut32_t
)0x00020000

	)

2715 
	#DMA_ISR_HTIF5
 ((
ut32_t
)0x00040000

	)

2716 
	#DMA_ISR_TEIF5
 ((
ut32_t
)0x00080000

	)

2717 
	#DMA_ISR_GIF6
 ((
ut32_t
)0x00100000

	)

2718 
	#DMA_ISR_TCIF6
 ((
ut32_t
)0x00200000

	)

2719 
	#DMA_ISR_HTIF6
 ((
ut32_t
)0x00400000

	)

2720 
	#DMA_ISR_TEIF6
 ((
ut32_t
)0x00800000

	)

2721 
	#DMA_ISR_GIF7
 ((
ut32_t
)0x01000000

	)

2722 
	#DMA_ISR_TCIF7
 ((
ut32_t
)0x02000000

	)

2723 
	#DMA_ISR_HTIF7
 ((
ut32_t
)0x04000000

	)

2724 
	#DMA_ISR_TEIF7
 ((
ut32_t
)0x08000000

	)

2727 
	#DMA_IFCR_CGIF1
 ((
ut32_t
)0x00000001

	)

2728 
	#DMA_IFCR_CTCIF1
 ((
ut32_t
)0x00000002

	)

2729 
	#DMA_IFCR_CHTIF1
 ((
ut32_t
)0x00000004

	)

2730 
	#DMA_IFCR_CTEIF1
 ((
ut32_t
)0x00000008

	)

2731 
	#DMA_IFCR_CGIF2
 ((
ut32_t
)0x00000010

	)

2732 
	#DMA_IFCR_CTCIF2
 ((
ut32_t
)0x00000020

	)

2733 
	#DMA_IFCR_CHTIF2
 ((
ut32_t
)0x00000040

	)

2734 
	#DMA_IFCR_CTEIF2
 ((
ut32_t
)0x00000080

	)

2735 
	#DMA_IFCR_CGIF3
 ((
ut32_t
)0x00000100

	)

2736 
	#DMA_IFCR_CTCIF3
 ((
ut32_t
)0x00000200

	)

2737 
	#DMA_IFCR_CHTIF3
 ((
ut32_t
)0x00000400

	)

2738 
	#DMA_IFCR_CTEIF3
 ((
ut32_t
)0x00000800

	)

2739 
	#DMA_IFCR_CGIF4
 ((
ut32_t
)0x00001000

	)

2740 
	#DMA_IFCR_CTCIF4
 ((
ut32_t
)0x00002000

	)

2741 
	#DMA_IFCR_CHTIF4
 ((
ut32_t
)0x00004000

	)

2742 
	#DMA_IFCR_CTEIF4
 ((
ut32_t
)0x00008000

	)

2743 
	#DMA_IFCR_CGIF5
 ((
ut32_t
)0x00010000

	)

2744 
	#DMA_IFCR_CTCIF5
 ((
ut32_t
)0x00020000

	)

2745 
	#DMA_IFCR_CHTIF5
 ((
ut32_t
)0x00040000

	)

2746 
	#DMA_IFCR_CTEIF5
 ((
ut32_t
)0x00080000

	)

2747 
	#DMA_IFCR_CGIF6
 ((
ut32_t
)0x00100000

	)

2748 
	#DMA_IFCR_CTCIF6
 ((
ut32_t
)0x00200000

	)

2749 
	#DMA_IFCR_CHTIF6
 ((
ut32_t
)0x00400000

	)

2750 
	#DMA_IFCR_CTEIF6
 ((
ut32_t
)0x00800000

	)

2751 
	#DMA_IFCR_CGIF7
 ((
ut32_t
)0x01000000

	)

2752 
	#DMA_IFCR_CTCIF7
 ((
ut32_t
)0x02000000

	)

2753 
	#DMA_IFCR_CHTIF7
 ((
ut32_t
)0x04000000

	)

2754 
	#DMA_IFCR_CTEIF7
 ((
ut32_t
)0x08000000

	)

2757 
	#DMA_CCR_EN
 ((
ut32_t
)0x00000001

	)

2758 
	#DMA_CCR_TCIE
 ((
ut32_t
)0x00000002

	)

2759 
	#DMA_CCR_HTIE
 ((
ut32_t
)0x00000004

	)

2760 
	#DMA_CCR_TEIE
 ((
ut32_t
)0x00000008

	)

2761 
	#DMA_CCR_DIR
 ((
ut32_t
)0x00000010

	)

2762 
	#DMA_CCR_CIRC
 ((
ut32_t
)0x00000020

	)

2763 
	#DMA_CCR_PINC
 ((
ut32_t
)0x00000040

	)

2764 
	#DMA_CCR_MINC
 ((
ut32_t
)0x00000080

	)

2766 
	#DMA_CCR_PSIZE
 ((
ut32_t
)0x00000300

	)

2767 
	#DMA_CCR_PSIZE_0
 ((
ut32_t
)0x00000100

	)

2768 
	#DMA_CCR_PSIZE_1
 ((
ut32_t
)0x00000200

	)

2770 
	#DMA_CCR_MSIZE
 ((
ut32_t
)0x00000C00

	)

2771 
	#DMA_CCR_MSIZE_0
 ((
ut32_t
)0x00000400

	)

2772 
	#DMA_CCR_MSIZE_1
 ((
ut32_t
)0x00000800

	)

2774 
	#DMA_CCR_PL
 ((
ut32_t
)0x00003000

	)

2775 
	#DMA_CCR_PL_0
 ((
ut32_t
)0x00001000

	)

2776 
	#DMA_CCR_PL_1
 ((
ut32_t
)0x00002000

	)

2778 
	#DMA_CCR_MEM2MEM
 ((
ut32_t
)0x00004000

	)

2781 
	#DMA_CNDTR_NDT
 ((
ut32_t
)0x0000FFFF

	)

2784 
	#DMA_CPAR_PA
 ((
ut32_t
)0xFFFFFFFF

	)

2787 
	#DMA_CMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

2795 
	#EXTI_IMR_MR0
 ((
ut32_t
)0x00000001

	)

2796 
	#EXTI_IMR_MR1
 ((
ut32_t
)0x00000002

	)

2797 
	#EXTI_IMR_MR2
 ((
ut32_t
)0x00000004

	)

2798 
	#EXTI_IMR_MR3
 ((
ut32_t
)0x00000008

	)

2799 
	#EXTI_IMR_MR4
 ((
ut32_t
)0x00000010

	)

2800 
	#EXTI_IMR_MR5
 ((
ut32_t
)0x00000020

	)

2801 
	#EXTI_IMR_MR6
 ((
ut32_t
)0x00000040

	)

2802 
	#EXTI_IMR_MR7
 ((
ut32_t
)0x00000080

	)

2803 
	#EXTI_IMR_MR8
 ((
ut32_t
)0x00000100

	)

2804 
	#EXTI_IMR_MR9
 ((
ut32_t
)0x00000200

	)

2805 
	#EXTI_IMR_MR10
 ((
ut32_t
)0x00000400

	)

2806 
	#EXTI_IMR_MR11
 ((
ut32_t
)0x00000800

	)

2807 
	#EXTI_IMR_MR12
 ((
ut32_t
)0x00001000

	)

2808 
	#EXTI_IMR_MR13
 ((
ut32_t
)0x00002000

	)

2809 
	#EXTI_IMR_MR14
 ((
ut32_t
)0x00004000

	)

2810 
	#EXTI_IMR_MR15
 ((
ut32_t
)0x00008000

	)

2811 
	#EXTI_IMR_MR16
 ((
ut32_t
)0x00010000

	)

2812 
	#EXTI_IMR_MR17
 ((
ut32_t
)0x00020000

	)

2813 
	#EXTI_IMR_MR18
 ((
ut32_t
)0x00040000

	)

2814 
	#EXTI_IMR_MR19
 ((
ut32_t
)0x00080000

	)

2815 
	#EXTI_IMR_MR20
 ((
ut32_t
)0x00100000

	)

2816 
	#EXTI_IMR_MR21
 ((
ut32_t
)0x00200000

	)

2817 
	#EXTI_IMR_MR22
 ((
ut32_t
)0x00400000

	)

2818 
	#EXTI_IMR_MR23
 ((
ut32_t
)0x00800000

	)

2819 
	#EXTI_IMR_MR24
 ((
ut32_t
)0x01000000

	)

2820 
	#EXTI_IMR_MR25
 ((
ut32_t
)0x02000000

	)

2821 
	#EXTI_IMR_MR26
 ((
ut32_t
)0x04000000

	)

2822 
	#EXTI_IMR_MR27
 ((
ut32_t
)0x08000000

	)

2823 
	#EXTI_IMR_MR28
 ((
ut32_t
)0x10000000

	)

2824 
	#EXTI_IMR_MR29
 ((
ut32_t
)0x20000000

	)

2825 
	#EXTI_IMR_MR30
 ((
ut32_t
)0x40000000

	)

2826 
	#EXTI_IMR_MR31
 ((
ut32_t
)0x80000000

	)

2829 
	#EXTI_EMR_MR0
 ((
ut32_t
)0x00000001

	)

2830 
	#EXTI_EMR_MR1
 ((
ut32_t
)0x00000002

	)

2831 
	#EXTI_EMR_MR2
 ((
ut32_t
)0x00000004

	)

2832 
	#EXTI_EMR_MR3
 ((
ut32_t
)0x00000008

	)

2833 
	#EXTI_EMR_MR4
 ((
ut32_t
)0x00000010

	)

2834 
	#EXTI_EMR_MR5
 ((
ut32_t
)0x00000020

	)

2835 
	#EXTI_EMR_MR6
 ((
ut32_t
)0x00000040

	)

2836 
	#EXTI_EMR_MR7
 ((
ut32_t
)0x00000080

	)

2837 
	#EXTI_EMR_MR8
 ((
ut32_t
)0x00000100

	)

2838 
	#EXTI_EMR_MR9
 ((
ut32_t
)0x00000200

	)

2839 
	#EXTI_EMR_MR10
 ((
ut32_t
)0x00000400

	)

2840 
	#EXTI_EMR_MR11
 ((
ut32_t
)0x00000800

	)

2841 
	#EXTI_EMR_MR12
 ((
ut32_t
)0x00001000

	)

2842 
	#EXTI_EMR_MR13
 ((
ut32_t
)0x00002000

	)

2843 
	#EXTI_EMR_MR14
 ((
ut32_t
)0x00004000

	)

2844 
	#EXTI_EMR_MR15
 ((
ut32_t
)0x00008000

	)

2845 
	#EXTI_EMR_MR16
 ((
ut32_t
)0x00010000

	)

2846 
	#EXTI_EMR_MR17
 ((
ut32_t
)0x00020000

	)

2847 
	#EXTI_EMR_MR18
 ((
ut32_t
)0x00040000

	)

2848 
	#EXTI_EMR_MR19
 ((
ut32_t
)0x00080000

	)

2849 
	#EXTI_EMR_MR20
 ((
ut32_t
)0x00100000

	)

2850 
	#EXTI_EMR_MR21
 ((
ut32_t
)0x00200000

	)

2851 
	#EXTI_EMR_MR22
 ((
ut32_t
)0x00400000

	)

2852 
	#EXTI_EMR_MR23
 ((
ut32_t
)0x00800000

	)

2853 
	#EXTI_EMR_MR24
 ((
ut32_t
)0x01000000

	)

2854 
	#EXTI_EMR_MR25
 ((
ut32_t
)0x02000000

	)

2855 
	#EXTI_EMR_MR26
 ((
ut32_t
)0x04000000

	)

2856 
	#EXTI_EMR_MR27
 ((
ut32_t
)0x08000000

	)

2857 
	#EXTI_EMR_MR28
 ((
ut32_t
)0x10000000

	)

2858 
	#EXTI_EMR_MR29
 ((
ut32_t
)0x20000000

	)

2859 
	#EXTI_EMR_MR30
 ((
ut32_t
)0x40000000

	)

2860 
	#EXTI_EMR_MR31
 ((
ut32_t
)0x80000000

	)

2863 
	#EXTI_RTSR_TR0
 ((
ut32_t
)0x00000001

	)

2864 
	#EXTI_RTSR_TR1
 ((
ut32_t
)0x00000002

	)

2865 
	#EXTI_RTSR_TR2
 ((
ut32_t
)0x00000004

	)

2866 
	#EXTI_RTSR_TR3
 ((
ut32_t
)0x00000008

	)

2867 
	#EXTI_RTSR_TR4
 ((
ut32_t
)0x00000010

	)

2868 
	#EXTI_RTSR_TR5
 ((
ut32_t
)0x00000020

	)

2869 
	#EXTI_RTSR_TR6
 ((
ut32_t
)0x00000040

	)

2870 
	#EXTI_RTSR_TR7
 ((
ut32_t
)0x00000080

	)

2871 
	#EXTI_RTSR_TR8
 ((
ut32_t
)0x00000100

	)

2872 
	#EXTI_RTSR_TR9
 ((
ut32_t
)0x00000200

	)

2873 
	#EXTI_RTSR_TR10
 ((
ut32_t
)0x00000400

	)

2874 
	#EXTI_RTSR_TR11
 ((
ut32_t
)0x00000800

	)

2875 
	#EXTI_RTSR_TR12
 ((
ut32_t
)0x00001000

	)

2876 
	#EXTI_RTSR_TR13
 ((
ut32_t
)0x00002000

	)

2877 
	#EXTI_RTSR_TR14
 ((
ut32_t
)0x00004000

	)

2878 
	#EXTI_RTSR_TR15
 ((
ut32_t
)0x00008000

	)

2879 
	#EXTI_RTSR_TR16
 ((
ut32_t
)0x00010000

	)

2880 
	#EXTI_RTSR_TR17
 ((
ut32_t
)0x00020000

	)

2881 
	#EXTI_RTSR_TR19
 ((
ut32_t
)0x00080000

	)

2882 
	#EXTI_RTSR_TR20
 ((
ut32_t
)0x00100000

	)

2883 
	#EXTI_RTSR_TR21
 ((
ut32_t
)0x00200000

	)

2884 
	#EXTI_RTSR_TR22
 ((
ut32_t
)0x00400000

	)

2887 
	#EXTI_FTSR_TR0
 ((
ut32_t
)0x00000001

	)

2888 
	#EXTI_FTSR_TR1
 ((
ut32_t
)0x00000002

	)

2889 
	#EXTI_FTSR_TR2
 ((
ut32_t
)0x00000004

	)

2890 
	#EXTI_FTSR_TR3
 ((
ut32_t
)0x00000008

	)

2891 
	#EXTI_FTSR_TR4
 ((
ut32_t
)0x00000010

	)

2892 
	#EXTI_FTSR_TR5
 ((
ut32_t
)0x00000020

	)

2893 
	#EXTI_FTSR_TR6
 ((
ut32_t
)0x00000040

	)

2894 
	#EXTI_FTSR_TR7
 ((
ut32_t
)0x00000080

	)

2895 
	#EXTI_FTSR_TR8
 ((
ut32_t
)0x00000100

	)

2896 
	#EXTI_FTSR_TR9
 ((
ut32_t
)0x00000200

	)

2897 
	#EXTI_FTSR_TR10
 ((
ut32_t
)0x00000400

	)

2898 
	#EXTI_FTSR_TR11
 ((
ut32_t
)0x00000800

	)

2899 
	#EXTI_FTSR_TR12
 ((
ut32_t
)0x00001000

	)

2900 
	#EXTI_FTSR_TR13
 ((
ut32_t
)0x00002000

	)

2901 
	#EXTI_FTSR_TR14
 ((
ut32_t
)0x00004000

	)

2902 
	#EXTI_FTSR_TR15
 ((
ut32_t
)0x00008000

	)

2903 
	#EXTI_FTSR_TR16
 ((
ut32_t
)0x00010000

	)

2904 
	#EXTI_FTSR_TR17
 ((
ut32_t
)0x00020000

	)

2905 
	#EXTI_FTSR_TR19
 ((
ut32_t
)0x00080000

	)

2906 
	#EXTI_FTSR_TR20
 ((
ut32_t
)0x00100000

	)

2907 
	#EXTI_FTSR_TR21
 ((
ut32_t
)0x00200000

	)

2908 
	#EXTI_FTSR_TR22
 ((
ut32_t
)0x00400000

	)

2911 
	#EXTI_SWIER_SWIER0
 ((
ut32_t
)0x00000001

	)

2912 
	#EXTI_SWIER_SWIER1
 ((
ut32_t
)0x00000002

	)

2913 
	#EXTI_SWIER_SWIER2
 ((
ut32_t
)0x00000004

	)

2914 
	#EXTI_SWIER_SWIER3
 ((
ut32_t
)0x00000008

	)

2915 
	#EXTI_SWIER_SWIER4
 ((
ut32_t
)0x00000010

	)

2916 
	#EXTI_SWIER_SWIER5
 ((
ut32_t
)0x00000020

	)

2917 
	#EXTI_SWIER_SWIER6
 ((
ut32_t
)0x00000040

	)

2918 
	#EXTI_SWIER_SWIER7
 ((
ut32_t
)0x00000080

	)

2919 
	#EXTI_SWIER_SWIER8
 ((
ut32_t
)0x00000100

	)

2920 
	#EXTI_SWIER_SWIER9
 ((
ut32_t
)0x00000200

	)

2921 
	#EXTI_SWIER_SWIER10
 ((
ut32_t
)0x00000400

	)

2922 
	#EXTI_SWIER_SWIER11
 ((
ut32_t
)0x00000800

	)

2923 
	#EXTI_SWIER_SWIER12
 ((
ut32_t
)0x00001000

	)

2924 
	#EXTI_SWIER_SWIER13
 ((
ut32_t
)0x00002000

	)

2925 
	#EXTI_SWIER_SWIER14
 ((
ut32_t
)0x00004000

	)

2926 
	#EXTI_SWIER_SWIER15
 ((
ut32_t
)0x00008000

	)

2927 
	#EXTI_SWIER_SWIER16
 ((
ut32_t
)0x00010000

	)

2928 
	#EXTI_SWIER_SWIER17
 ((
ut32_t
)0x00020000

	)

2929 
	#EXTI_SWIER_SWIER19
 ((
ut32_t
)0x00080000

	)

2930 
	#EXTI_SWIER_SWIER20
 ((
ut32_t
)0x00100000

	)

2931 
	#EXTI_SWIER_SWIER21
 ((
ut32_t
)0x00200000

	)

2932 
	#EXTI_SWIER_SWIER22
 ((
ut32_t
)0x00400000

	)

2935 
	#EXTI_PR_PR0
 ((
ut32_t
)0x00000001

	)

2936 
	#EXTI_PR_PR1
 ((
ut32_t
)0x00000002

	)

2937 
	#EXTI_PR_PR2
 ((
ut32_t
)0x00000004

	)

2938 
	#EXTI_PR_PR3
 ((
ut32_t
)0x00000008

	)

2939 
	#EXTI_PR_PR4
 ((
ut32_t
)0x00000010

	)

2940 
	#EXTI_PR_PR5
 ((
ut32_t
)0x00000020

	)

2941 
	#EXTI_PR_PR6
 ((
ut32_t
)0x00000040

	)

2942 
	#EXTI_PR_PR7
 ((
ut32_t
)0x00000080

	)

2943 
	#EXTI_PR_PR8
 ((
ut32_t
)0x00000100

	)

2944 
	#EXTI_PR_PR9
 ((
ut32_t
)0x00000200

	)

2945 
	#EXTI_PR_PR10
 ((
ut32_t
)0x00000400

	)

2946 
	#EXTI_PR_PR11
 ((
ut32_t
)0x00000800

	)

2947 
	#EXTI_PR_PR12
 ((
ut32_t
)0x00001000

	)

2948 
	#EXTI_PR_PR13
 ((
ut32_t
)0x00002000

	)

2949 
	#EXTI_PR_PR14
 ((
ut32_t
)0x00004000

	)

2950 
	#EXTI_PR_PR15
 ((
ut32_t
)0x00008000

	)

2951 
	#EXTI_PR_PR16
 ((
ut32_t
)0x00010000

	)

2952 
	#EXTI_PR_PR17
 ((
ut32_t
)0x00020000

	)

2953 
	#EXTI_PR_PR19
 ((
ut32_t
)0x00080000

	)

2954 
	#EXTI_PR_PR20
 ((
ut32_t
)0x00100000

	)

2955 
	#EXTI_PR_PR21
 ((
ut32_t
)0x00200000

	)

2956 
	#EXTI_PR_PR22
 ((
ut32_t
)0x00400000

	)

2965 
	#FLASH_ACR_LATENCY
 ((
ut32_t
)0x00000001

	)

2967 
	#FLASH_ACR_PRFTBE
 ((
ut32_t
)0x00000010

	)

2968 
	#FLASH_ACR_PRFTBS
 ((
ut32_t
)0x00000020

	)

2971 
	#FLASH_KEYR_FKEYR
 ((
ut32_t
)0xFFFFFFFF

	)

2974 
	#FLASH_OPTKEYR_OPTKEYR
 ((
ut32_t
)0xFFFFFFFF

	)

2977 
	#FLASH_FKEY1
 ((
ut32_t
)0x45670123

	)

2978 
	#FLASH_FKEY2
 ((
ut32_t
)0xCDEF89AB

	)

2981 
	#FLASH_OPTKEY1
 ((
ut32_t
)0x45670123

	)

2982 
	#FLASH_OPTKEY2
 ((
ut32_t
)0xCDEF89AB

	)

2986 
	#FLASH_SR_BSY
 ((
ut32_t
)0x00000001

	)

2987 
	#FLASH_SR_PGERR
 ((
ut32_t
)0x00000004

	)

2988 
	#FLASH_SR_WRPRTERR
 ((
ut32_t
)0x00000010

	)

2989 
	#FLASH_SR_EOP
 ((
ut32_t
)0x00000020

	)

2990 
	#FLASH_SR_WRPERR
 
FLASH_SR_WRPRTERR


	)

2993 
	#FLASH_CR_PG
 ((
ut32_t
)0x00000001

	)

2994 
	#FLASH_CR_PER
 ((
ut32_t
)0x00000002

	)

2995 
	#FLASH_CR_MER
 ((
ut32_t
)0x00000004

	)

2996 
	#FLASH_CR_OPTPG
 ((
ut32_t
)0x00000010

	)

2997 
	#FLASH_CR_OPTER
 ((
ut32_t
)0x00000020

	)

2998 
	#FLASH_CR_STRT
 ((
ut32_t
)0x00000040

	)

2999 
	#FLASH_CR_LOCK
 ((
ut32_t
)0x00000080

	)

3000 
	#FLASH_CR_OPTWRE
 ((
ut32_t
)0x00000200

	)

3001 
	#FLASH_CR_ERRIE
 ((
ut32_t
)0x00000400

	)

3002 
	#FLASH_CR_EOPIE
 ((
ut32_t
)0x00001000

	)

3003 
	#FLASH_CR_OBL_LAUNCH
 ((
ut32_t
)0x00002000

	)

3006 
	#FLASH_AR_FAR
 ((
ut32_t
)0xFFFFFFFF

	)

3009 
	#FLASH_OBR_OPTERR
 ((
ut32_t
)0x00000001

	)

3010 
	#FLASH_OBR_RDPRT1
 ((
ut32_t
)0x00000002

	)

3011 
	#FLASH_OBR_RDPRT2
 ((
ut32_t
)0x00000004

	)

3013 
	#FLASH_OBR_USER
 ((
ut32_t
)0x00003700

	)

3014 
	#FLASH_OBR_IWDG_SW
 ((
ut32_t
)0x00000100

	)

3015 
	#FLASH_OBR_nRST_STOP
 ((
ut32_t
)0x00000200

	)

3016 
	#FLASH_OBR_nRST_STDBY
 ((
ut32_t
)0x00000400

	)

3017 
	#FLASH_OBR_nBOOT0
 ((
ut32_t
)0x00000800

	)

3018 
	#FLASH_OBR_nBOOT1
 ((
ut32_t
)0x00001000

	)

3019 
	#FLASH_OBR_VDDA_MONITOR
 ((
ut32_t
)0x00002000

	)

3020 
	#FLASH_OBR_RAM_PARITY_CHECK
 ((
ut32_t
)0x00004000

	)

3021 
	#FLASH_OBR_nBOOT0_SW
 ((
ut32_t
)0x00008000

	)

3022 
	#FLASH_OBR_DATA0
 ((
ut32_t
)0x00FF0000

	)

3023 
	#FLASH_OBR_DATA1
 ((
ut32_t
)0xFF000000

	)

3026 
	#FLASH_OBR_BOOT1
 
FLASH_OBR_nBOOT1


	)

3029 
	#FLASH_OBR_VDDA_ANALOG
 
FLASH_OBR_VDDA_MONITOR


	)

3032 
	#FLASH_WRPR_WRP
 ((
ut32_t
)0xFFFFFFFF

	)

3037 
	#OB_RDP_RDP
 ((
ut32_t
)0x000000FF

	)

3038 
	#OB_RDP_nRDP
 ((
ut32_t
)0x0000FF00

	)

3041 
	#OB_USER_USER
 ((
ut32_t
)0x00FF0000

	)

3042 
	#OB_USER_nUSER
 ((
ut32_t
)0xFF000000

	)

3045 
	#OB_WRP0_WRP0
 ((
ut32_t
)0x000000FF

	)

3046 
	#OB_WRP0_nWRP0
 ((
ut32_t
)0x0000FF00

	)

3049 
	#OB_WRP1_WRP1
 ((
ut32_t
)0x00FF0000

	)

3050 
	#OB_WRP1_nWRP1
 ((
ut32_t
)0xFF000000

	)

3053 
	#OB_WRP2_WRP2
 ((
ut32_t
)0x000000FF

	)

3054 
	#OB_WRP2_nWRP2
 ((
ut32_t
)0x0000FF00

	)

3057 
	#OB_WRP3_WRP3
 ((
ut32_t
)0x00FF0000

	)

3058 
	#OB_WRP3_nWRP3
 ((
ut32_t
)0xFF000000

	)

3066 
	#GPIO_MODER_MODER0
 ((
ut32_t
)0x00000003)

	)

3067 
	#GPIO_MODER_MODER0_0
 ((
ut32_t
)0x00000001)

	)

3068 
	#GPIO_MODER_MODER0_1
 ((
ut32_t
)0x00000002)

	)

3069 
	#GPIO_MODER_MODER1
 ((
ut32_t
)0x0000000C)

	)

3070 
	#GPIO_MODER_MODER1_0
 ((
ut32_t
)0x00000004)

	)

3071 
	#GPIO_MODER_MODER1_1
 ((
ut32_t
)0x00000008)

	)

3072 
	#GPIO_MODER_MODER2
 ((
ut32_t
)0x00000030)

	)

3073 
	#GPIO_MODER_MODER2_0
 ((
ut32_t
)0x00000010)

	)

3074 
	#GPIO_MODER_MODER2_1
 ((
ut32_t
)0x00000020)

	)

3075 
	#GPIO_MODER_MODER3
 ((
ut32_t
)0x000000C0)

	)

3076 
	#GPIO_MODER_MODER3_0
 ((
ut32_t
)0x00000040)

	)

3077 
	#GPIO_MODER_MODER3_1
 ((
ut32_t
)0x00000080)

	)

3078 
	#GPIO_MODER_MODER4
 ((
ut32_t
)0x00000300)

	)

3079 
	#GPIO_MODER_MODER4_0
 ((
ut32_t
)0x00000100)

	)

3080 
	#GPIO_MODER_MODER4_1
 ((
ut32_t
)0x00000200)

	)

3081 
	#GPIO_MODER_MODER5
 ((
ut32_t
)0x00000C00)

	)

3082 
	#GPIO_MODER_MODER5_0
 ((
ut32_t
)0x00000400)

	)

3083 
	#GPIO_MODER_MODER5_1
 ((
ut32_t
)0x00000800)

	)

3084 
	#GPIO_MODER_MODER6
 ((
ut32_t
)0x00003000)

	)

3085 
	#GPIO_MODER_MODER6_0
 ((
ut32_t
)0x00001000)

	)

3086 
	#GPIO_MODER_MODER6_1
 ((
ut32_t
)0x00002000)

	)

3087 
	#GPIO_MODER_MODER7
 ((
ut32_t
)0x0000C000)

	)

3088 
	#GPIO_MODER_MODER7_0
 ((
ut32_t
)0x00004000)

	)

3089 
	#GPIO_MODER_MODER7_1
 ((
ut32_t
)0x00008000)

	)

3090 
	#GPIO_MODER_MODER8
 ((
ut32_t
)0x00030000)

	)

3091 
	#GPIO_MODER_MODER8_0
 ((
ut32_t
)0x00010000)

	)

3092 
	#GPIO_MODER_MODER8_1
 ((
ut32_t
)0x00020000)

	)

3093 
	#GPIO_MODER_MODER9
 ((
ut32_t
)0x000C0000)

	)

3094 
	#GPIO_MODER_MODER9_0
 ((
ut32_t
)0x00040000)

	)

3095 
	#GPIO_MODER_MODER9_1
 ((
ut32_t
)0x00080000)

	)

3096 
	#GPIO_MODER_MODER10
 ((
ut32_t
)0x00300000)

	)

3097 
	#GPIO_MODER_MODER10_0
 ((
ut32_t
)0x00100000)

	)

3098 
	#GPIO_MODER_MODER10_1
 ((
ut32_t
)0x00200000)

	)

3099 
	#GPIO_MODER_MODER11
 ((
ut32_t
)0x00C00000)

	)

3100 
	#GPIO_MODER_MODER11_0
 ((
ut32_t
)0x00400000)

	)

3101 
	#GPIO_MODER_MODER11_1
 ((
ut32_t
)0x00800000)

	)

3102 
	#GPIO_MODER_MODER12
 ((
ut32_t
)0x03000000)

	)

3103 
	#GPIO_MODER_MODER12_0
 ((
ut32_t
)0x01000000)

	)

3104 
	#GPIO_MODER_MODER12_1
 ((
ut32_t
)0x02000000)

	)

3105 
	#GPIO_MODER_MODER13
 ((
ut32_t
)0x0C000000)

	)

3106 
	#GPIO_MODER_MODER13_0
 ((
ut32_t
)0x04000000)

	)

3107 
	#GPIO_MODER_MODER13_1
 ((
ut32_t
)0x08000000)

	)

3108 
	#GPIO_MODER_MODER14
 ((
ut32_t
)0x30000000)

	)

3109 
	#GPIO_MODER_MODER14_0
 ((
ut32_t
)0x10000000)

	)

3110 
	#GPIO_MODER_MODER14_1
 ((
ut32_t
)0x20000000)

	)

3111 
	#GPIO_MODER_MODER15
 ((
ut32_t
)0xC0000000)

	)

3112 
	#GPIO_MODER_MODER15_0
 ((
ut32_t
)0x40000000)

	)

3113 
	#GPIO_MODER_MODER15_1
 ((
ut32_t
)0x80000000)

	)

3116 
	#GPIO_OTYPER_OT_0
 ((
ut32_t
)0x00000001)

	)

3117 
	#GPIO_OTYPER_OT_1
 ((
ut32_t
)0x00000002)

	)

3118 
	#GPIO_OTYPER_OT_2
 ((
ut32_t
)0x00000004)

	)

3119 
	#GPIO_OTYPER_OT_3
 ((
ut32_t
)0x00000008)

	)

3120 
	#GPIO_OTYPER_OT_4
 ((
ut32_t
)0x00000010)

	)

3121 
	#GPIO_OTYPER_OT_5
 ((
ut32_t
)0x00000020)

	)

3122 
	#GPIO_OTYPER_OT_6
 ((
ut32_t
)0x00000040)

	)

3123 
	#GPIO_OTYPER_OT_7
 ((
ut32_t
)0x00000080)

	)

3124 
	#GPIO_OTYPER_OT_8
 ((
ut32_t
)0x00000100)

	)

3125 
	#GPIO_OTYPER_OT_9
 ((
ut32_t
)0x00000200)

	)

3126 
	#GPIO_OTYPER_OT_10
 ((
ut32_t
)0x00000400)

	)

3127 
	#GPIO_OTYPER_OT_11
 ((
ut32_t
)0x00000800)

	)

3128 
	#GPIO_OTYPER_OT_12
 ((
ut32_t
)0x00001000)

	)

3129 
	#GPIO_OTYPER_OT_13
 ((
ut32_t
)0x00002000)

	)

3130 
	#GPIO_OTYPER_OT_14
 ((
ut32_t
)0x00004000)

	)

3131 
	#GPIO_OTYPER_OT_15
 ((
ut32_t
)0x00008000)

	)

3134 
	#GPIO_OSPEEDR_OSPEEDR0
 ((
ut32_t
)0x00000003)

	)

3135 
	#GPIO_OSPEEDR_OSPEEDR0_0
 ((
ut32_t
)0x00000001)

	)

3136 
	#GPIO_OSPEEDR_OSPEEDR0_1
 ((
ut32_t
)0x00000002)

	)

3137 
	#GPIO_OSPEEDR_OSPEEDR1
 ((
ut32_t
)0x0000000C)

	)

3138 
	#GPIO_OSPEEDR_OSPEEDR1_0
 ((
ut32_t
)0x00000004)

	)

3139 
	#GPIO_OSPEEDR_OSPEEDR1_1
 ((
ut32_t
)0x00000008)

	)

3140 
	#GPIO_OSPEEDR_OSPEEDR2
 ((
ut32_t
)0x00000030)

	)

3141 
	#GPIO_OSPEEDR_OSPEEDR2_0
 ((
ut32_t
)0x00000010)

	)

3142 
	#GPIO_OSPEEDR_OSPEEDR2_1
 ((
ut32_t
)0x00000020)

	)

3143 
	#GPIO_OSPEEDR_OSPEEDR3
 ((
ut32_t
)0x000000C0)

	)

3144 
	#GPIO_OSPEEDR_OSPEEDR3_0
 ((
ut32_t
)0x00000040)

	)

3145 
	#GPIO_OSPEEDR_OSPEEDR3_1
 ((
ut32_t
)0x00000080)

	)

3146 
	#GPIO_OSPEEDR_OSPEEDR4
 ((
ut32_t
)0x00000300)

	)

3147 
	#GPIO_OSPEEDR_OSPEEDR4_0
 ((
ut32_t
)0x00000100)

	)

3148 
	#GPIO_OSPEEDR_OSPEEDR4_1
 ((
ut32_t
)0x00000200)

	)

3149 
	#GPIO_OSPEEDR_OSPEEDR5
 ((
ut32_t
)0x00000C00)

	)

3150 
	#GPIO_OSPEEDR_OSPEEDR5_0
 ((
ut32_t
)0x00000400)

	)

3151 
	#GPIO_OSPEEDR_OSPEEDR5_1
 ((
ut32_t
)0x00000800)

	)

3152 
	#GPIO_OSPEEDR_OSPEEDR6
 ((
ut32_t
)0x00003000)

	)

3153 
	#GPIO_OSPEEDR_OSPEEDR6_0
 ((
ut32_t
)0x00001000)

	)

3154 
	#GPIO_OSPEEDR_OSPEEDR6_1
 ((
ut32_t
)0x00002000)

	)

3155 
	#GPIO_OSPEEDR_OSPEEDR7
 ((
ut32_t
)0x0000C000)

	)

3156 
	#GPIO_OSPEEDR_OSPEEDR7_0
 ((
ut32_t
)0x00004000)

	)

3157 
	#GPIO_OSPEEDR_OSPEEDR7_1
 ((
ut32_t
)0x00008000)

	)

3158 
	#GPIO_OSPEEDR_OSPEEDR8
 ((
ut32_t
)0x00030000)

	)

3159 
	#GPIO_OSPEEDR_OSPEEDR8_0
 ((
ut32_t
)0x00010000)

	)

3160 
	#GPIO_OSPEEDR_OSPEEDR8_1
 ((
ut32_t
)0x00020000)

	)

3161 
	#GPIO_OSPEEDR_OSPEEDR9
 ((
ut32_t
)0x000C0000)

	)

3162 
	#GPIO_OSPEEDR_OSPEEDR9_0
 ((
ut32_t
)0x00040000)

	)

3163 
	#GPIO_OSPEEDR_OSPEEDR9_1
 ((
ut32_t
)0x00080000)

	)

3164 
	#GPIO_OSPEEDR_OSPEEDR10
 ((
ut32_t
)0x00300000)

	)

3165 
	#GPIO_OSPEEDR_OSPEEDR10_0
 ((
ut32_t
)0x00100000)

	)

3166 
	#GPIO_OSPEEDR_OSPEEDR10_1
 ((
ut32_t
)0x00200000)

	)

3167 
	#GPIO_OSPEEDR_OSPEEDR11
 ((
ut32_t
)0x00C00000)

	)

3168 
	#GPIO_OSPEEDR_OSPEEDR11_0
 ((
ut32_t
)0x00400000)

	)

3169 
	#GPIO_OSPEEDR_OSPEEDR11_1
 ((
ut32_t
)0x00800000)

	)

3170 
	#GPIO_OSPEEDR_OSPEEDR12
 ((
ut32_t
)0x03000000)

	)

3171 
	#GPIO_OSPEEDR_OSPEEDR12_0
 ((
ut32_t
)0x01000000)

	)

3172 
	#GPIO_OSPEEDR_OSPEEDR12_1
 ((
ut32_t
)0x02000000)

	)

3173 
	#GPIO_OSPEEDR_OSPEEDR13
 ((
ut32_t
)0x0C000000)

	)

3174 
	#GPIO_OSPEEDR_OSPEEDR13_0
 ((
ut32_t
)0x04000000)

	)

3175 
	#GPIO_OSPEEDR_OSPEEDR13_1
 ((
ut32_t
)0x08000000)

	)

3176 
	#GPIO_OSPEEDR_OSPEEDR14
 ((
ut32_t
)0x30000000)

	)

3177 
	#GPIO_OSPEEDR_OSPEEDR14_0
 ((
ut32_t
)0x10000000)

	)

3178 
	#GPIO_OSPEEDR_OSPEEDR14_1
 ((
ut32_t
)0x20000000)

	)

3179 
	#GPIO_OSPEEDR_OSPEEDR15
 ((
ut32_t
)0xC0000000)

	)

3180 
	#GPIO_OSPEEDR_OSPEEDR15_0
 ((
ut32_t
)0x40000000)

	)

3181 
	#GPIO_OSPEEDR_OSPEEDR15_1
 ((
ut32_t
)0x80000000)

	)

3184 
	#GPIO_OSPEEDER_OSPEEDR0
 
GPIO_OSPEEDR_OSPEEDR0


	)

3185 
	#GPIO_OSPEEDER_OSPEEDR0_0
 
GPIO_OSPEEDR_OSPEEDR0_0


	)

3186 
	#GPIO_OSPEEDER_OSPEEDR0_1
 
GPIO_OSPEEDR_OSPEEDR0_1


	)

3187 
	#GPIO_OSPEEDER_OSPEEDR1
 
GPIO_OSPEEDR_OSPEEDR1


	)

3188 
	#GPIO_OSPEEDER_OSPEEDR1_0
 
GPIO_OSPEEDR_OSPEEDR1_0


	)

3189 
	#GPIO_OSPEEDER_OSPEEDR1_1
 
GPIO_OSPEEDR_OSPEEDR1_1


	)

3190 
	#GPIO_OSPEEDER_OSPEEDR2
 
GPIO_OSPEEDR_OSPEEDR2


	)

3191 
	#GPIO_OSPEEDER_OSPEEDR2_0
 
GPIO_OSPEEDR_OSPEEDR2_0


	)

3192 
	#GPIO_OSPEEDER_OSPEEDR2_1
 
GPIO_OSPEEDR_OSPEEDR2_1


	)

3193 
	#GPIO_OSPEEDER_OSPEEDR3
 
GPIO_OSPEEDR_OSPEEDR3


	)

3194 
	#GPIO_OSPEEDER_OSPEEDR3_0
 
GPIO_OSPEEDR_OSPEEDR3_0


	)

3195 
	#GPIO_OSPEEDER_OSPEEDR3_1
 
GPIO_OSPEEDR_OSPEEDR3_1


	)

3196 
	#GPIO_OSPEEDER_OSPEEDR4
 
GPIO_OSPEEDR_OSPEEDR4


	)

3197 
	#GPIO_OSPEEDER_OSPEEDR4_0
 
GPIO_OSPEEDR_OSPEEDR4_0


	)

3198 
	#GPIO_OSPEEDER_OSPEEDR4_1
 
GPIO_OSPEEDR_OSPEEDR4_1


	)

3199 
	#GPIO_OSPEEDER_OSPEEDR5
 
GPIO_OSPEEDR_OSPEEDR5


	)

3200 
	#GPIO_OSPEEDER_OSPEEDR5_0
 
GPIO_OSPEEDR_OSPEEDR5_0


	)

3201 
	#GPIO_OSPEEDER_OSPEEDR5_1
 
GPIO_OSPEEDR_OSPEEDR5_1


	)

3202 
	#GPIO_OSPEEDER_OSPEEDR6
 
GPIO_OSPEEDR_OSPEEDR6


	)

3203 
	#GPIO_OSPEEDER_OSPEEDR6_0
 
GPIO_OSPEEDR_OSPEEDR6_0


	)

3204 
	#GPIO_OSPEEDER_OSPEEDR6_1
 
GPIO_OSPEEDR_OSPEEDR6_1


	)

3205 
	#GPIO_OSPEEDER_OSPEEDR7
 
GPIO_OSPEEDR_OSPEEDR7


	)

3206 
	#GPIO_OSPEEDER_OSPEEDR7_0
 
GPIO_OSPEEDR_OSPEEDR7_0


	)

3207 
	#GPIO_OSPEEDER_OSPEEDR7_1
 
GPIO_OSPEEDR_OSPEEDR7_1


	)

3208 
	#GPIO_OSPEEDER_OSPEEDR8
 
GPIO_OSPEEDR_OSPEEDR8


	)

3209 
	#GPIO_OSPEEDER_OSPEEDR8_0
 
GPIO_OSPEEDR_OSPEEDR8_0


	)

3210 
	#GPIO_OSPEEDER_OSPEEDR8_1
 
GPIO_OSPEEDR_OSPEEDR8_1


	)

3211 
	#GPIO_OSPEEDER_OSPEEDR9
 
GPIO_OSPEEDR_OSPEEDR9


	)

3212 
	#GPIO_OSPEEDER_OSPEEDR9_0
 
GPIO_OSPEEDR_OSPEEDR9_0


	)

3213 
	#GPIO_OSPEEDER_OSPEEDR9_1
 
GPIO_OSPEEDR_OSPEEDR9_1


	)

3214 
	#GPIO_OSPEEDER_OSPEEDR10
 
GPIO_OSPEEDR_OSPEEDR10


	)

3215 
	#GPIO_OSPEEDER_OSPEEDR10_0
 
GPIO_OSPEEDR_OSPEEDR10_0


	)

3216 
	#GPIO_OSPEEDER_OSPEEDR10_1
 
GPIO_OSPEEDR_OSPEEDR10_1


	)

3217 
	#GPIO_OSPEEDER_OSPEEDR11
 
GPIO_OSPEEDR_OSPEEDR11


	)

3218 
	#GPIO_OSPEEDER_OSPEEDR11_0
 
GPIO_OSPEEDR_OSPEEDR11_0


	)

3219 
	#GPIO_OSPEEDER_OSPEEDR11_1
 
GPIO_OSPEEDR_OSPEEDR11_1


	)

3220 
	#GPIO_OSPEEDER_OSPEEDR12
 
GPIO_OSPEEDR_OSPEEDR12


	)

3221 
	#GPIO_OSPEEDER_OSPEEDR12_0
 
GPIO_OSPEEDR_OSPEEDR12_0


	)

3222 
	#GPIO_OSPEEDER_OSPEEDR12_1
 
GPIO_OSPEEDR_OSPEEDR12_1


	)

3223 
	#GPIO_OSPEEDER_OSPEEDR13
 
GPIO_OSPEEDR_OSPEEDR13


	)

3224 
	#GPIO_OSPEEDER_OSPEEDR13_0
 
GPIO_OSPEEDR_OSPEEDR13_0


	)

3225 
	#GPIO_OSPEEDER_OSPEEDR13_1
 
GPIO_OSPEEDR_OSPEEDR13_1


	)

3226 
	#GPIO_OSPEEDER_OSPEEDR14
 
GPIO_OSPEEDR_OSPEEDR14


	)

3227 
	#GPIO_OSPEEDER_OSPEEDR14_0
 
GPIO_OSPEEDR_OSPEEDR14_0


	)

3228 
	#GPIO_OSPEEDER_OSPEEDR14_1
 
GPIO_OSPEEDR_OSPEEDR14_1


	)

3229 
	#GPIO_OSPEEDER_OSPEEDR15
 
GPIO_OSPEEDR_OSPEEDR15


	)

3230 
	#GPIO_OSPEEDER_OSPEEDR15_0
 
GPIO_OSPEEDR_OSPEEDR15_0


	)

3231 
	#GPIO_OSPEEDER_OSPEEDR15_1
 
GPIO_OSPEEDR_OSPEEDR15_1


	)

3234 
	#GPIO_PUPDR_PUPDR0
 ((
ut32_t
)0x00000003)

	)

3235 
	#GPIO_PUPDR_PUPDR0_0
 ((
ut32_t
)0x00000001)

	)

3236 
	#GPIO_PUPDR_PUPDR0_1
 ((
ut32_t
)0x00000002)

	)

3237 
	#GPIO_PUPDR_PUPDR1
 ((
ut32_t
)0x0000000C)

	)

3238 
	#GPIO_PUPDR_PUPDR1_0
 ((
ut32_t
)0x00000004)

	)

3239 
	#GPIO_PUPDR_PUPDR1_1
 ((
ut32_t
)0x00000008)

	)

3240 
	#GPIO_PUPDR_PUPDR2
 ((
ut32_t
)0x00000030)

	)

3241 
	#GPIO_PUPDR_PUPDR2_0
 ((
ut32_t
)0x00000010)

	)

3242 
	#GPIO_PUPDR_PUPDR2_1
 ((
ut32_t
)0x00000020)

	)

3243 
	#GPIO_PUPDR_PUPDR3
 ((
ut32_t
)0x000000C0)

	)

3244 
	#GPIO_PUPDR_PUPDR3_0
 ((
ut32_t
)0x00000040)

	)

3245 
	#GPIO_PUPDR_PUPDR3_1
 ((
ut32_t
)0x00000080)

	)

3246 
	#GPIO_PUPDR_PUPDR4
 ((
ut32_t
)0x00000300)

	)

3247 
	#GPIO_PUPDR_PUPDR4_0
 ((
ut32_t
)0x00000100)

	)

3248 
	#GPIO_PUPDR_PUPDR4_1
 ((
ut32_t
)0x00000200)

	)

3249 
	#GPIO_PUPDR_PUPDR5
 ((
ut32_t
)0x00000C00)

	)

3250 
	#GPIO_PUPDR_PUPDR5_0
 ((
ut32_t
)0x00000400)

	)

3251 
	#GPIO_PUPDR_PUPDR5_1
 ((
ut32_t
)0x00000800)

	)

3252 
	#GPIO_PUPDR_PUPDR6
 ((
ut32_t
)0x00003000)

	)

3253 
	#GPIO_PUPDR_PUPDR6_0
 ((
ut32_t
)0x00001000)

	)

3254 
	#GPIO_PUPDR_PUPDR6_1
 ((
ut32_t
)0x00002000)

	)

3255 
	#GPIO_PUPDR_PUPDR7
 ((
ut32_t
)0x0000C000)

	)

3256 
	#GPIO_PUPDR_PUPDR7_0
 ((
ut32_t
)0x00004000)

	)

3257 
	#GPIO_PUPDR_PUPDR7_1
 ((
ut32_t
)0x00008000)

	)

3258 
	#GPIO_PUPDR_PUPDR8
 ((
ut32_t
)0x00030000)

	)

3259 
	#GPIO_PUPDR_PUPDR8_0
 ((
ut32_t
)0x00010000)

	)

3260 
	#GPIO_PUPDR_PUPDR8_1
 ((
ut32_t
)0x00020000)

	)

3261 
	#GPIO_PUPDR_PUPDR9
 ((
ut32_t
)0x000C0000)

	)

3262 
	#GPIO_PUPDR_PUPDR9_0
 ((
ut32_t
)0x00040000)

	)

3263 
	#GPIO_PUPDR_PUPDR9_1
 ((
ut32_t
)0x00080000)

	)

3264 
	#GPIO_PUPDR_PUPDR10
 ((
ut32_t
)0x00300000)

	)

3265 
	#GPIO_PUPDR_PUPDR10_0
 ((
ut32_t
)0x00100000)

	)

3266 
	#GPIO_PUPDR_PUPDR10_1
 ((
ut32_t
)0x00200000)

	)

3267 
	#GPIO_PUPDR_PUPDR11
 ((
ut32_t
)0x00C00000)

	)

3268 
	#GPIO_PUPDR_PUPDR11_0
 ((
ut32_t
)0x00400000)

	)

3269 
	#GPIO_PUPDR_PUPDR11_1
 ((
ut32_t
)0x00800000)

	)

3270 
	#GPIO_PUPDR_PUPDR12
 ((
ut32_t
)0x03000000)

	)

3271 
	#GPIO_PUPDR_PUPDR12_0
 ((
ut32_t
)0x01000000)

	)

3272 
	#GPIO_PUPDR_PUPDR12_1
 ((
ut32_t
)0x02000000)

	)

3273 
	#GPIO_PUPDR_PUPDR13
 ((
ut32_t
)0x0C000000)

	)

3274 
	#GPIO_PUPDR_PUPDR13_0
 ((
ut32_t
)0x04000000)

	)

3275 
	#GPIO_PUPDR_PUPDR13_1
 ((
ut32_t
)0x08000000)

	)

3276 
	#GPIO_PUPDR_PUPDR14
 ((
ut32_t
)0x30000000)

	)

3277 
	#GPIO_PUPDR_PUPDR14_0
 ((
ut32_t
)0x10000000)

	)

3278 
	#GPIO_PUPDR_PUPDR14_1
 ((
ut32_t
)0x20000000)

	)

3279 
	#GPIO_PUPDR_PUPDR15
 ((
ut32_t
)0xC0000000)

	)

3280 
	#GPIO_PUPDR_PUPDR15_0
 ((
ut32_t
)0x40000000)

	)

3281 
	#GPIO_PUPDR_PUPDR15_1
 ((
ut32_t
)0x80000000)

	)

3284 
	#GPIO_IDR_0
 ((
ut32_t
)0x00000001)

	)

3285 
	#GPIO_IDR_1
 ((
ut32_t
)0x00000002)

	)

3286 
	#GPIO_IDR_2
 ((
ut32_t
)0x00000004)

	)

3287 
	#GPIO_IDR_3
 ((
ut32_t
)0x00000008)

	)

3288 
	#GPIO_IDR_4
 ((
ut32_t
)0x00000010)

	)

3289 
	#GPIO_IDR_5
 ((
ut32_t
)0x00000020)

	)

3290 
	#GPIO_IDR_6
 ((
ut32_t
)0x00000040)

	)

3291 
	#GPIO_IDR_7
 ((
ut32_t
)0x00000080)

	)

3292 
	#GPIO_IDR_8
 ((
ut32_t
)0x00000100)

	)

3293 
	#GPIO_IDR_9
 ((
ut32_t
)0x00000200)

	)

3294 
	#GPIO_IDR_10
 ((
ut32_t
)0x00000400)

	)

3295 
	#GPIO_IDR_11
 ((
ut32_t
)0x00000800)

	)

3296 
	#GPIO_IDR_12
 ((
ut32_t
)0x00001000)

	)

3297 
	#GPIO_IDR_13
 ((
ut32_t
)0x00002000)

	)

3298 
	#GPIO_IDR_14
 ((
ut32_t
)0x00004000)

	)

3299 
	#GPIO_IDR_15
 ((
ut32_t
)0x00008000)

	)

3302 
	#GPIO_ODR_0
 ((
ut32_t
)0x00000001)

	)

3303 
	#GPIO_ODR_1
 ((
ut32_t
)0x00000002)

	)

3304 
	#GPIO_ODR_2
 ((
ut32_t
)0x00000004)

	)

3305 
	#GPIO_ODR_3
 ((
ut32_t
)0x00000008)

	)

3306 
	#GPIO_ODR_4
 ((
ut32_t
)0x00000010)

	)

3307 
	#GPIO_ODR_5
 ((
ut32_t
)0x00000020)

	)

3308 
	#GPIO_ODR_6
 ((
ut32_t
)0x00000040)

	)

3309 
	#GPIO_ODR_7
 ((
ut32_t
)0x00000080)

	)

3310 
	#GPIO_ODR_8
 ((
ut32_t
)0x00000100)

	)

3311 
	#GPIO_ODR_9
 ((
ut32_t
)0x00000200)

	)

3312 
	#GPIO_ODR_10
 ((
ut32_t
)0x00000400)

	)

3313 
	#GPIO_ODR_11
 ((
ut32_t
)0x00000800)

	)

3314 
	#GPIO_ODR_12
 ((
ut32_t
)0x00001000)

	)

3315 
	#GPIO_ODR_13
 ((
ut32_t
)0x00002000)

	)

3316 
	#GPIO_ODR_14
 ((
ut32_t
)0x00004000)

	)

3317 
	#GPIO_ODR_15
 ((
ut32_t
)0x00008000)

	)

3320 
	#GPIO_BSRR_BS_0
 ((
ut32_t
)0x00000001)

	)

3321 
	#GPIO_BSRR_BS_1
 ((
ut32_t
)0x00000002)

	)

3322 
	#GPIO_BSRR_BS_2
 ((
ut32_t
)0x00000004)

	)

3323 
	#GPIO_BSRR_BS_3
 ((
ut32_t
)0x00000008)

	)

3324 
	#GPIO_BSRR_BS_4
 ((
ut32_t
)0x00000010)

	)

3325 
	#GPIO_BSRR_BS_5
 ((
ut32_t
)0x00000020)

	)

3326 
	#GPIO_BSRR_BS_6
 ((
ut32_t
)0x00000040)

	)

3327 
	#GPIO_BSRR_BS_7
 ((
ut32_t
)0x00000080)

	)

3328 
	#GPIO_BSRR_BS_8
 ((
ut32_t
)0x00000100)

	)

3329 
	#GPIO_BSRR_BS_9
 ((
ut32_t
)0x00000200)

	)

3330 
	#GPIO_BSRR_BS_10
 ((
ut32_t
)0x00000400)

	)

3331 
	#GPIO_BSRR_BS_11
 ((
ut32_t
)0x00000800)

	)

3332 
	#GPIO_BSRR_BS_12
 ((
ut32_t
)0x00001000)

	)

3333 
	#GPIO_BSRR_BS_13
 ((
ut32_t
)0x00002000)

	)

3334 
	#GPIO_BSRR_BS_14
 ((
ut32_t
)0x00004000)

	)

3335 
	#GPIO_BSRR_BS_15
 ((
ut32_t
)0x00008000)

	)

3336 
	#GPIO_BSRR_BR_0
 ((
ut32_t
)0x00010000)

	)

3337 
	#GPIO_BSRR_BR_1
 ((
ut32_t
)0x00020000)

	)

3338 
	#GPIO_BSRR_BR_2
 ((
ut32_t
)0x00040000)

	)

3339 
	#GPIO_BSRR_BR_3
 ((
ut32_t
)0x00080000)

	)

3340 
	#GPIO_BSRR_BR_4
 ((
ut32_t
)0x00100000)

	)

3341 
	#GPIO_BSRR_BR_5
 ((
ut32_t
)0x00200000)

	)

3342 
	#GPIO_BSRR_BR_6
 ((
ut32_t
)0x00400000)

	)

3343 
	#GPIO_BSRR_BR_7
 ((
ut32_t
)0x00800000)

	)

3344 
	#GPIO_BSRR_BR_8
 ((
ut32_t
)0x01000000)

	)

3345 
	#GPIO_BSRR_BR_9
 ((
ut32_t
)0x02000000)

	)

3346 
	#GPIO_BSRR_BR_10
 ((
ut32_t
)0x04000000)

	)

3347 
	#GPIO_BSRR_BR_11
 ((
ut32_t
)0x08000000)

	)

3348 
	#GPIO_BSRR_BR_12
 ((
ut32_t
)0x10000000)

	)

3349 
	#GPIO_BSRR_BR_13
 ((
ut32_t
)0x20000000)

	)

3350 
	#GPIO_BSRR_BR_14
 ((
ut32_t
)0x40000000)

	)

3351 
	#GPIO_BSRR_BR_15
 ((
ut32_t
)0x80000000)

	)

3354 
	#GPIO_LCKR_LCK0
 ((
ut32_t
)0x00000001)

	)

3355 
	#GPIO_LCKR_LCK1
 ((
ut32_t
)0x00000002)

	)

3356 
	#GPIO_LCKR_LCK2
 ((
ut32_t
)0x00000004)

	)

3357 
	#GPIO_LCKR_LCK3
 ((
ut32_t
)0x00000008)

	)

3358 
	#GPIO_LCKR_LCK4
 ((
ut32_t
)0x00000010)

	)

3359 
	#GPIO_LCKR_LCK5
 ((
ut32_t
)0x00000020)

	)

3360 
	#GPIO_LCKR_LCK6
 ((
ut32_t
)0x00000040)

	)

3361 
	#GPIO_LCKR_LCK7
 ((
ut32_t
)0x00000080)

	)

3362 
	#GPIO_LCKR_LCK8
 ((
ut32_t
)0x00000100)

	)

3363 
	#GPIO_LCKR_LCK9
 ((
ut32_t
)0x00000200)

	)

3364 
	#GPIO_LCKR_LCK10
 ((
ut32_t
)0x00000400)

	)

3365 
	#GPIO_LCKR_LCK11
 ((
ut32_t
)0x00000800)

	)

3366 
	#GPIO_LCKR_LCK12
 ((
ut32_t
)0x00001000)

	)

3367 
	#GPIO_LCKR_LCK13
 ((
ut32_t
)0x00002000)

	)

3368 
	#GPIO_LCKR_LCK14
 ((
ut32_t
)0x00004000)

	)

3369 
	#GPIO_LCKR_LCK15
 ((
ut32_t
)0x00008000)

	)

3370 
	#GPIO_LCKR_LCKK
 ((
ut32_t
)0x00010000)

	)

3373 
	#GPIO_AFRL_AFR0
 ((
ut32_t
)0x0000000F)

	)

3374 
	#GPIO_AFRL_AFR1
 ((
ut32_t
)0x000000F0)

	)

3375 
	#GPIO_AFRL_AFR2
 ((
ut32_t
)0x00000F00)

	)

3376 
	#GPIO_AFRL_AFR3
 ((
ut32_t
)0x0000F000)

	)

3377 
	#GPIO_AFRL_AFR4
 ((
ut32_t
)0x000F0000)

	)

3378 
	#GPIO_AFRL_AFR5
 ((
ut32_t
)0x00F00000)

	)

3379 
	#GPIO_AFRL_AFR6
 ((
ut32_t
)0x0F000000)

	)

3380 
	#GPIO_AFRL_AFR7
 ((
ut32_t
)0xF0000000)

	)

3383 
	#GPIO_AFRH_AFR8
 ((
ut32_t
)0x0000000F)

	)

3384 
	#GPIO_AFRH_AFR9
 ((
ut32_t
)0x000000F0)

	)

3385 
	#GPIO_AFRH_AFR10
 ((
ut32_t
)0x00000F00)

	)

3386 
	#GPIO_AFRH_AFR11
 ((
ut32_t
)0x0000F000)

	)

3387 
	#GPIO_AFRH_AFR12
 ((
ut32_t
)0x000F0000)

	)

3388 
	#GPIO_AFRH_AFR13
 ((
ut32_t
)0x00F00000)

	)

3389 
	#GPIO_AFRH_AFR14
 ((
ut32_t
)0x0F000000)

	)

3390 
	#GPIO_AFRH_AFR15
 ((
ut32_t
)0xF0000000)

	)

3393 
	#GPIO_AFRL_AFRL0
 
GPIO_AFRL_AFR0


	)

3394 
	#GPIO_AFRL_AFRL1
 
GPIO_AFRL_AFR1


	)

3395 
	#GPIO_AFRL_AFRL2
 
GPIO_AFRL_AFR2


	)

3396 
	#GPIO_AFRL_AFRL3
 
GPIO_AFRL_AFR3


	)

3397 
	#GPIO_AFRL_AFRL4
 
GPIO_AFRL_AFR4


	)

3398 
	#GPIO_AFRL_AFRL5
 
GPIO_AFRL_AFR5


	)

3399 
	#GPIO_AFRL_AFRL6
 
GPIO_AFRL_AFR6


	)

3400 
	#GPIO_AFRL_AFRL7
 
GPIO_AFRL_AFR7


	)

3403 
	#GPIO_AFRH_AFRH0
 
GPIO_AFRH_AFR8


	)

3404 
	#GPIO_AFRH_AFRH1
 
GPIO_AFRH_AFR9


	)

3405 
	#GPIO_AFRH_AFRH2
 
GPIO_AFRH_AFR10


	)

3406 
	#GPIO_AFRH_AFRH3
 
GPIO_AFRH_AFR11


	)

3407 
	#GPIO_AFRH_AFRH4
 
GPIO_AFRH_AFR12


	)

3408 
	#GPIO_AFRH_AFRH5
 
GPIO_AFRH_AFR13


	)

3409 
	#GPIO_AFRH_AFRH6
 
GPIO_AFRH_AFR14


	)

3410 
	#GPIO_AFRH_AFRH7
 
GPIO_AFRH_AFR15


	)

3413 
	#GPIO_BRR_BR_0
 ((
ut32_t
)0x00000001)

	)

3414 
	#GPIO_BRR_BR_1
 ((
ut32_t
)0x00000002)

	)

3415 
	#GPIO_BRR_BR_2
 ((
ut32_t
)0x00000004)

	)

3416 
	#GPIO_BRR_BR_3
 ((
ut32_t
)0x00000008)

	)

3417 
	#GPIO_BRR_BR_4
 ((
ut32_t
)0x00000010)

	)

3418 
	#GPIO_BRR_BR_5
 ((
ut32_t
)0x00000020)

	)

3419 
	#GPIO_BRR_BR_6
 ((
ut32_t
)0x00000040)

	)

3420 
	#GPIO_BRR_BR_7
 ((
ut32_t
)0x00000080)

	)

3421 
	#GPIO_BRR_BR_8
 ((
ut32_t
)0x00000100)

	)

3422 
	#GPIO_BRR_BR_9
 ((
ut32_t
)0x00000200)

	)

3423 
	#GPIO_BRR_BR_10
 ((
ut32_t
)0x00000400)

	)

3424 
	#GPIO_BRR_BR_11
 ((
ut32_t
)0x00000800)

	)

3425 
	#GPIO_BRR_BR_12
 ((
ut32_t
)0x00001000)

	)

3426 
	#GPIO_BRR_BR_13
 ((
ut32_t
)0x00002000)

	)

3427 
	#GPIO_BRR_BR_14
 ((
ut32_t
)0x00004000)

	)

3428 
	#GPIO_BRR_BR_15
 ((
ut32_t
)0x00008000)

	)

3437 
	#I2C_CR1_PE
 ((
ut32_t
)0x00000001

	)

3438 
	#I2C_CR1_TXIE
 ((
ut32_t
)0x00000002

	)

3439 
	#I2C_CR1_RXIE
 ((
ut32_t
)0x00000004

	)

3440 
	#I2C_CR1_ADDRIE
 ((
ut32_t
)0x00000008

	)

3441 
	#I2C_CR1_NACKIE
 ((
ut32_t
)0x00000010

	)

3442 
	#I2C_CR1_STOPIE
 ((
ut32_t
)0x00000020

	)

3443 
	#I2C_CR1_TCIE
 ((
ut32_t
)0x00000040

	)

3444 
	#I2C_CR1_ERRIE
 ((
ut32_t
)0x00000080

	)

3445 
	#I2C_CR1_DFN
 ((
ut32_t
)0x00000F00

	)

3446 
	#I2C_CR1_ANFOFF
 ((
ut32_t
)0x00001000

	)

3447 
	#I2C_CR1_SWRST
 ((
ut32_t
)0x00002000

	)

3448 
	#I2C_CR1_TXDMAEN
 ((
ut32_t
)0x00004000

	)

3449 
	#I2C_CR1_RXDMAEN
 ((
ut32_t
)0x00008000

	)

3450 
	#I2C_CR1_SBC
 ((
ut32_t
)0x00010000

	)

3451 
	#I2C_CR1_NOSTRETCH
 ((
ut32_t
)0x00020000

	)

3452 
	#I2C_CR1_WUPEN
 ((
ut32_t
)0x00040000

	)

3453 
	#I2C_CR1_GCEN
 ((
ut32_t
)0x00080000

	)

3454 
	#I2C_CR1_SMBHEN
 ((
ut32_t
)0x00100000

	)

3455 
	#I2C_CR1_SMBDEN
 ((
ut32_t
)0x00200000

	)

3456 
	#I2C_CR1_ALERTEN
 ((
ut32_t
)0x00400000

	)

3457 
	#I2C_CR1_PECEN
 ((
ut32_t
)0x00800000

	)

3460 
	#I2C_CR2_SADD
 ((
ut32_t
)0x000003FF

	)

3461 
	#I2C_CR2_RD_WRN
 ((
ut32_t
)0x00000400

	)

3462 
	#I2C_CR2_ADD10
 ((
ut32_t
)0x00000800

	)

3463 
	#I2C_CR2_HEAD10R
 ((
ut32_t
)0x00001000

	)

3464 
	#I2C_CR2_START
 ((
ut32_t
)0x00002000

	)

3465 
	#I2C_CR2_STOP
 ((
ut32_t
)0x00004000

	)

3466 
	#I2C_CR2_NACK
 ((
ut32_t
)0x00008000

	)

3467 
	#I2C_CR2_NBYTES
 ((
ut32_t
)0x00FF0000

	)

3468 
	#I2C_CR2_RELOAD
 ((
ut32_t
)0x01000000

	)

3469 
	#I2C_CR2_AUTOEND
 ((
ut32_t
)0x02000000

	)

3470 
	#I2C_CR2_PECBYTE
 ((
ut32_t
)0x04000000

	)

3473 
	#I2C_OAR1_OA1
 ((
ut32_t
)0x000003FF

	)

3474 
	#I2C_OAR1_OA1MODE
 ((
ut32_t
)0x00000400

	)

3475 
	#I2C_OAR1_OA1EN
 ((
ut32_t
)0x00008000

	)

3478 
	#I2C_OAR2_OA2
 ((
ut32_t
)0x000000FE

	)

3479 
	#I2C_OAR2_OA2MSK
 ((
ut32_t
)0x00000700

	)

3480 
	#I2C_OAR2_OA2EN
 ((
ut32_t
)0x00008000

	)

3483 
	#I2C_TIMINGR_SCLL
 ((
ut32_t
)0x000000FF

	)

3484 
	#I2C_TIMINGR_SCLH
 ((
ut32_t
)0x0000FF00

	)

3485 
	#I2C_TIMINGR_SDADEL
 ((
ut32_t
)0x000F0000

	)

3486 
	#I2C_TIMINGR_SCLDEL
 ((
ut32_t
)0x00F00000

	)

3487 
	#I2C_TIMINGR_PRESC
 ((
ut32_t
)0xF0000000

	)

3490 
	#I2C_TIMEOUTR_TIMEOUTA
 ((
ut32_t
)0x00000FFF

	)

3491 
	#I2C_TIMEOUTR_TIDLE
 ((
ut32_t
)0x00001000

	)

3492 
	#I2C_TIMEOUTR_TIMOUTEN
 ((
ut32_t
)0x00008000

	)

3493 
	#I2C_TIMEOUTR_TIMEOUTB
 ((
ut32_t
)0x0FFF0000

	)

3494 
	#I2C_TIMEOUTR_TEXTEN
 ((
ut32_t
)0x80000000

	)

3497 
	#I2C_ISR_TXE
 ((
ut32_t
)0x00000001

	)

3498 
	#I2C_ISR_TXIS
 ((
ut32_t
)0x00000002

	)

3499 
	#I2C_ISR_RXNE
 ((
ut32_t
)0x00000004

	)

3500 
	#I2C_ISR_ADDR
 ((
ut32_t
)0x00000008

	)

3501 
	#I2C_ISR_NACKF
 ((
ut32_t
)0x00000010

	)

3502 
	#I2C_ISR_STOPF
 ((
ut32_t
)0x00000020

	)

3503 
	#I2C_ISR_TC
 ((
ut32_t
)0x00000040

	)

3504 
	#I2C_ISR_TCR
 ((
ut32_t
)0x00000080

	)

3505 
	#I2C_ISR_BERR
 ((
ut32_t
)0x00000100

	)

3506 
	#I2C_ISR_ARLO
 ((
ut32_t
)0x00000200

	)

3507 
	#I2C_ISR_OVR
 ((
ut32_t
)0x00000400

	)

3508 
	#I2C_ISR_PECERR
 ((
ut32_t
)0x00000800

	)

3509 
	#I2C_ISR_TIMEOUT
 ((
ut32_t
)0x00001000

	)

3510 
	#I2C_ISR_ALERT
 ((
ut32_t
)0x00002000

	)

3511 
	#I2C_ISR_BUSY
 ((
ut32_t
)0x00008000

	)

3512 
	#I2C_ISR_DIR
 ((
ut32_t
)0x00010000

	)

3513 
	#I2C_ISR_ADDCODE
 ((
ut32_t
)0x00FE0000

	)

3516 
	#I2C_ICR_ADDRCF
 ((
ut32_t
)0x00000008

	)

3517 
	#I2C_ICR_NACKCF
 ((
ut32_t
)0x00000010

	)

3518 
	#I2C_ICR_STOPCF
 ((
ut32_t
)0x00000020

	)

3519 
	#I2C_ICR_BERRCF
 ((
ut32_t
)0x00000100

	)

3520 
	#I2C_ICR_ARLOCF
 ((
ut32_t
)0x00000200

	)

3521 
	#I2C_ICR_OVRCF
 ((
ut32_t
)0x00000400

	)

3522 
	#I2C_ICR_PECCF
 ((
ut32_t
)0x00000800

	)

3523 
	#I2C_ICR_TIMOUTCF
 ((
ut32_t
)0x00001000

	)

3524 
	#I2C_ICR_ALERTCF
 ((
ut32_t
)0x00002000

	)

3527 
	#I2C_PECR_PEC
 ((
ut32_t
)0x000000FF

	)

3530 
	#I2C_RXDR_RXDATA
 ((
ut32_t
)0x000000FF

	)

3533 
	#I2C_TXDR_TXDATA
 ((
ut32_t
)0x000000FF

	)

3541 
	#IWDG_KR_KEY
 ((
ut16_t
)0xFFFF

	)

3544 
	#IWDG_PR_PR
 ((
ut8_t
)0x07

	)

3545 
	#IWDG_PR_PR_0
 ((
ut8_t
)0x01

	)

3546 
	#IWDG_PR_PR_1
 ((
ut8_t
)0x02

	)

3547 
	#IWDG_PR_PR_2
 ((
ut8_t
)0x04

	)

3550 
	#IWDG_RLR_RL
 ((
ut16_t
)0x0FFF

	)

3553 
	#IWDG_SR_PVU
 ((
ut8_t
)0x01

	)

3554 
	#IWDG_SR_RVU
 ((
ut8_t
)0x02

	)

3555 
	#IWDG_SR_WVU
 ((
ut8_t
)0x04

	)

3558 
	#IWDG_WINR_WIN
 ((
ut16_t
)0x0FFF

	)

3567 
	#PWR_CR_LPDS
 ((
ut16_t
)0x0001

	)

3568 
	#PWR_CR_PDDS
 ((
ut16_t
)0x0002

	)

3569 
	#PWR_CR_CWUF
 ((
ut16_t
)0x0004

	)

3570 
	#PWR_CR_CSBF
 ((
ut16_t
)0x0008

	)

3571 
	#PWR_CR_PVDE
 ((
ut16_t
)0x0010

	)

3573 
	#PWR_CR_PLS
 ((
ut16_t
)0x00E0

	)

3574 
	#PWR_CR_PLS_0
 ((
ut16_t
)0x0020

	)

3575 
	#PWR_CR_PLS_1
 ((
ut16_t
)0x0040

	)

3576 
	#PWR_CR_PLS_2
 ((
ut16_t
)0x0080

	)

3578 
	#PWR_CR_PLS_LEV0
 ((
ut16_t
)0x0000

	)

3579 
	#PWR_CR_PLS_LEV1
 ((
ut16_t
)0x0020

	)

3580 
	#PWR_CR_PLS_LEV2
 ((
ut16_t
)0x0040

	)

3581 
	#PWR_CR_PLS_LEV3
 ((
ut16_t
)0x0060

	)

3582 
	#PWR_CR_PLS_LEV4
 ((
ut16_t
)0x0080

	)

3583 
	#PWR_CR_PLS_LEV5
 ((
ut16_t
)0x00A0

	)

3584 
	#PWR_CR_PLS_LEV6
 ((
ut16_t
)0x00C0

	)

3585 
	#PWR_CR_PLS_LEV7
 ((
ut16_t
)0x00E0

	)

3587 
	#PWR_CR_DBP
 ((
ut16_t
)0x0100

	)

3590 
	#PWR_CR_LPSDSR
 
PWR_CR_LPDS


	)

3593 
	#PWR_CSR_WUF
 ((
ut16_t
)0x0001

	)

3594 
	#PWR_CSR_SBF
 ((
ut16_t
)0x0002

	)

3595 
	#PWR_CSR_PVDO
 ((
ut16_t
)0x0004

	)

3596 
	#PWR_CSR_VREFINTRDY
 ((
ut16_t
)0x0008

	)

3598 
	#PWR_CSR_EWUP1
 ((
ut16_t
)0x0100

	)

3599 
	#PWR_CSR_EWUP2
 ((
ut16_t
)0x0200

	)

3600 
	#PWR_CSR_EWUP3
 ((
ut16_t
)0x0400

	)

3601 
	#PWR_CSR_EWUP4
 ((
ut16_t
)0x0800

	)

3602 
	#PWR_CSR_EWUP5
 ((
ut16_t
)0x1000

	)

3603 
	#PWR_CSR_EWUP6
 ((
ut16_t
)0x2000

	)

3604 
	#PWR_CSR_EWUP7
 ((
ut16_t
)0x4000

	)

3605 
	#PWR_CSR_EWUP8
 ((
ut16_t
)0x8000

	)

3608 
	#PWR_CSR_VREFINTRDYF
 
PWR_CSR_VREFINTRDY


	)

3616 
	#RCC_CR_HSION
 ((
ut32_t
)0x00000001

	)

3617 
	#RCC_CR_HSIRDY
 ((
ut32_t
)0x00000002

	)

3618 
	#RCC_CR_HSITRIM
 ((
ut32_t
)0x000000F8

	)

3619 
	#RCC_CR_HSICAL
 ((
ut32_t
)0x0000FF00

	)

3620 
	#RCC_CR_HSEON
 ((
ut32_t
)0x00010000

	)

3621 
	#RCC_CR_HSERDY
 ((
ut32_t
)0x00020000

	)

3622 
	#RCC_CR_HSEBYP
 ((
ut32_t
)0x00040000

	)

3623 
	#RCC_CR_CSSON
 ((
ut32_t
)0x00080000

	)

3624 
	#RCC_CR_PLLON
 ((
ut32_t
)0x01000000

	)

3625 
	#RCC_CR_PLLRDY
 ((
ut32_t
)0x02000000

	)

3628 
	#RCC_CFGR_SW
 ((
ut32_t
)0x00000003

	)

3629 
	#RCC_CFGR_SW_0
 ((
ut32_t
)0x00000001

	)

3630 
	#RCC_CFGR_SW_1
 ((
ut32_t
)0x00000002

	)

3632 
	#RCC_CFGR_SW_HSI
 ((
ut32_t
)0x00000000

	)

3633 
	#RCC_CFGR_SW_HSE
 ((
ut32_t
)0x00000001

	)

3634 
	#RCC_CFGR_SW_PLL
 ((
ut32_t
)0x00000002

	)

3635 
	#RCC_CFGR_SW_HSI48
 ((
ut32_t
)0x00000003

	)

3637 
	#RCC_CFGR_SWS
 ((
ut32_t
)0x0000000C

	)

3638 
	#RCC_CFGR_SWS_0
 ((
ut32_t
)0x00000004

	)

3639 
	#RCC_CFGR_SWS_1
 ((
ut32_t
)0x00000008

	)

3641 
	#RCC_CFGR_SWS_HSI
 ((
ut32_t
)0x00000000

	)

3642 
	#RCC_CFGR_SWS_HSE
 ((
ut32_t
)0x00000004

	)

3643 
	#RCC_CFGR_SWS_PLL
 ((
ut32_t
)0x00000008

	)

3644 
	#RCC_CFGR_SWS_HSI48
 ((
ut32_t
)0x0000000C

	)

3646 
	#RCC_CFGR_HPRE
 ((
ut32_t
)0x000000F0

	)

3647 
	#RCC_CFGR_HPRE_0
 ((
ut32_t
)0x00000010

	)

3648 
	#RCC_CFGR_HPRE_1
 ((
ut32_t
)0x00000020

	)

3649 
	#RCC_CFGR_HPRE_2
 ((
ut32_t
)0x00000040

	)

3650 
	#RCC_CFGR_HPRE_3
 ((
ut32_t
)0x00000080

	)

3652 
	#RCC_CFGR_HPRE_DIV1
 ((
ut32_t
)0x00000000

	)

3653 
	#RCC_CFGR_HPRE_DIV2
 ((
ut32_t
)0x00000080

	)

3654 
	#RCC_CFGR_HPRE_DIV4
 ((
ut32_t
)0x00000090

	)

3655 
	#RCC_CFGR_HPRE_DIV8
 ((
ut32_t
)0x000000A0

	)

3656 
	#RCC_CFGR_HPRE_DIV16
 ((
ut32_t
)0x000000B0

	)

3657 
	#RCC_CFGR_HPRE_DIV64
 ((
ut32_t
)0x000000C0

	)

3658 
	#RCC_CFGR_HPRE_DIV128
 ((
ut32_t
)0x000000D0

	)

3659 
	#RCC_CFGR_HPRE_DIV256
 ((
ut32_t
)0x000000E0

	)

3660 
	#RCC_CFGR_HPRE_DIV512
 ((
ut32_t
)0x000000F0

	)

3662 
	#RCC_CFGR_PPRE
 ((
ut32_t
)0x00000700

	)

3663 
	#RCC_CFGR_PPRE_0
 ((
ut32_t
)0x00000100

	)

3664 
	#RCC_CFGR_PPRE_1
 ((
ut32_t
)0x00000200

	)

3665 
	#RCC_CFGR_PPRE_2
 ((
ut32_t
)0x00000400

	)

3667 
	#RCC_CFGR_PPRE_DIV1
 ((
ut32_t
)0x00000000

	)

3668 
	#RCC_CFGR_PPRE_DIV2
 ((
ut32_t
)0x00000400

	)

3669 
	#RCC_CFGR_PPRE_DIV4
 ((
ut32_t
)0x00000500

	)

3670 
	#RCC_CFGR_PPRE_DIV8
 ((
ut32_t
)0x00000600

	)

3671 
	#RCC_CFGR_PPRE_DIV16
 ((
ut32_t
)0x00000700

	)

3673 
	#RCC_CFGR_ADCPRE
 ((
ut32_t
)0x00004000

	)

3676 
	#RCC_CFGR_PLLSRC
 ((
ut32_t
)0x00018000

	)

3677 
	#RCC_CFGR_PLLSRC_0
 ((
ut32_t
)0x00008000

	)

3678 
	#RCC_CFGR_PLLSRC_1
 ((
ut32_t
)0x00010000

	)

3680 
	#RCC_CFGR_PLLSRC_PREDIV1
 ((
ut32_t
)0x00010000

	)

3682 
	#RCC_CFGR_PLLSRC_HSI_DIV2
 ((
ut32_t
)0x00000000

	)

3683 
	#RCC_CFGR_PLLSRC_HSI_PREDIV
 ((
ut32_t
)0x00008000

	)

3685 
	#RCC_CFGR_PLLSRC_HSE_PREDIV
 ((
ut32_t
)0x00010000

	)

3686 
	#RCC_CFGR_PLLSRC_HSI48_PREDIV
 ((
ut32_t
)0x00018000

	)

3688 
	#RCC_CFGR_PLLXTPRE
 ((
ut32_t
)0x00020000

	)

3689 
	#RCC_CFGR_PLLXTPRE_PREDIV1
 ((
ut32_t
)0x00000000

	)

3690 
	#RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 ((
ut32_t
)0x00020000

	)

3693 
	#RCC_CFGR_PLLSRC_HSI_Div2
 
RCC_CFGR_PLLSRC_HSI_DIV2


	)

3696 
	#RCC_CFGR_PLLMUL
 ((
ut32_t
)0x003C0000

	)

3697 
	#RCC_CFGR_PLLMUL_0
 ((
ut32_t
)0x00040000

	)

3698 
	#RCC_CFGR_PLLMUL_1
 ((
ut32_t
)0x00080000

	)

3699 
	#RCC_CFGR_PLLMUL_2
 ((
ut32_t
)0x00100000

	)

3700 
	#RCC_CFGR_PLLMUL_3
 ((
ut32_t
)0x00200000

	)

3702 
	#RCC_CFGR_PLLMUL2
 ((
ut32_t
)0x00000000

	)

3703 
	#RCC_CFGR_PLLMUL3
 ((
ut32_t
)0x00040000

	)

3704 
	#RCC_CFGR_PLLMUL4
 ((
ut32_t
)0x00080000

	)

3705 
	#RCC_CFGR_PLLMUL5
 ((
ut32_t
)0x000C0000

	)

3706 
	#RCC_CFGR_PLLMUL6
 ((
ut32_t
)0x00100000

	)

3707 
	#RCC_CFGR_PLLMUL7
 ((
ut32_t
)0x00140000

	)

3708 
	#RCC_CFGR_PLLMUL8
 ((
ut32_t
)0x00180000

	)

3709 
	#RCC_CFGR_PLLMUL9
 ((
ut32_t
)0x001C0000

	)

3710 
	#RCC_CFGR_PLLMUL10
 ((
ut32_t
)0x00200000

	)

3711 
	#RCC_CFGR_PLLMUL11
 ((
ut32_t
)0x00240000

	)

3712 
	#RCC_CFGR_PLLMUL12
 ((
ut32_t
)0x00280000

	)

3713 
	#RCC_CFGR_PLLMUL13
 ((
ut32_t
)0x002C0000

	)

3714 
	#RCC_CFGR_PLLMUL14
 ((
ut32_t
)0x00300000

	)

3715 
	#RCC_CFGR_PLLMUL15
 ((
ut32_t
)0x00340000

	)

3716 
	#RCC_CFGR_PLLMUL16
 ((
ut32_t
)0x00380000

	)

3719 
	#RCC_CFGR_PLLMULL
 
RCC_CFGR_PLLMUL


	)

3720 
	#RCC_CFGR_PLLMULL_0
 
RCC_CFGR_PLLMUL_0


	)

3721 
	#RCC_CFGR_PLLMULL_1
 
RCC_CFGR_PLLMUL_1


	)

3722 
	#RCC_CFGR_PLLMULL_2
 
RCC_CFGR_PLLMUL_2


	)

3723 
	#RCC_CFGR_PLLMULL_3
 
RCC_CFGR_PLLMUL_3


	)

3725 
	#RCC_CFGR_PLLMULL2
 
RCC_CFGR_PLLMUL2


	)

3726 
	#RCC_CFGR_PLLMULL3
 
RCC_CFGR_PLLMUL3


	)

3727 
	#RCC_CFGR_PLLMULL4
 
RCC_CFGR_PLLMUL4


	)

3728 
	#RCC_CFGR_PLLMULL5
 
RCC_CFGR_PLLMUL5


	)

3729 
	#RCC_CFGR_PLLMULL6
 
RCC_CFGR_PLLMUL6


	)

3730 
	#RCC_CFGR_PLLMULL7
 
RCC_CFGR_PLLMUL7


	)

3731 
	#RCC_CFGR_PLLMULL8
 
RCC_CFGR_PLLMUL8


	)

3732 
	#RCC_CFGR_PLLMULL9
 
RCC_CFGR_PLLMUL9


	)

3733 
	#RCC_CFGR_PLLMULL10
 
RCC_CFGR_PLLMUL10


	)

3734 
	#RCC_CFGR_PLLMULL11
 
RCC_CFGR_PLLMUL11


	)

3735 
	#RCC_CFGR_PLLMULL12
 
RCC_CFGR_PLLMUL12


	)

3736 
	#RCC_CFGR_PLLMULL13
 
RCC_CFGR_PLLMUL13


	)

3737 
	#RCC_CFGR_PLLMULL14
 
RCC_CFGR_PLLMUL14


	)

3738 
	#RCC_CFGR_PLLMULL15
 
RCC_CFGR_PLLMUL15


	)

3739 
	#RCC_CFGR_PLLMULL16
 
RCC_CFGR_PLLMUL16


	)

3741 
	#RCC_CFGR_MCO
 ((
ut32_t
)0x0F000000

	)

3742 
	#RCC_CFGR_MCO_0
 ((
ut32_t
)0x01000000

	)

3743 
	#RCC_CFGR_MCO_1
 ((
ut32_t
)0x02000000

	)

3744 
	#RCC_CFGR_MCO_2
 ((
ut32_t
)0x04000000

	)

3745 
	#RCC_CFGR_MCO_3
 ((
ut32_t
)0x08000000

	)

3747 
	#RCC_CFGR_MCO_NOCLOCK
 ((
ut32_t
)0x00000000

	)

3748 
	#RCC_CFGR_MCO_HSI14
 ((
ut32_t
)0x01000000

	)

3749 
	#RCC_CFGR_MCO_LSI
 ((
ut32_t
)0x02000000

	)

3750 
	#RCC_CFGR_MCO_LSE
 ((
ut32_t
)0x03000000

	)

3751 
	#RCC_CFGR_MCO_SYSCLK
 ((
ut32_t
)0x04000000

	)

3752 
	#RCC_CFGR_MCO_HSI
 ((
ut32_t
)0x05000000

	)

3753 
	#RCC_CFGR_MCO_HSE
 ((
ut32_t
)0x06000000

	)

3754 
	#RCC_CFGR_MCO_PLL
 ((
ut32_t
)0x07000000

	)

3755 
	#RCC_CFGR_MCO_HSI48
 ((
ut32_t
)0x08000000

	)

3757 
	#RCC_CFGR_MCO_PRE
 ((
ut32_t
)0x70000000

	)

3758 
	#RCC_CFGR_MCO_PRE_1
 ((
ut32_t
)0x00000000

	)

3759 
	#RCC_CFGR_MCO_PRE_2
 ((
ut32_t
)0x10000000

	)

3760 
	#RCC_CFGR_MCO_PRE_4
 ((
ut32_t
)0x20000000

	)

3761 
	#RCC_CFGR_MCO_PRE_8
 ((
ut32_t
)0x30000000

	)

3762 
	#RCC_CFGR_MCO_PRE_16
 ((
ut32_t
)0x40000000

	)

3763 
	#RCC_CFGR_MCO_PRE_32
 ((
ut32_t
)0x50000000

	)

3764 
	#RCC_CFGR_MCO_PRE_64
 ((
ut32_t
)0x60000000

	)

3765 
	#RCC_CFGR_MCO_PRE_128
 ((
ut32_t
)0x70000000

	)

3767 
	#RCC_CFGR_PLLNODIV
 ((
ut32_t
)0x80000000

	)

3770 
	#RCC_CIR_LSIRDYF
 ((
ut32_t
)0x00000001

	)

3771 
	#RCC_CIR_LSERDYF
 ((
ut32_t
)0x00000002

	)

3772 
	#RCC_CIR_HSIRDYF
 ((
ut32_t
)0x00000004

	)

3773 
	#RCC_CIR_HSERDYF
 ((
ut32_t
)0x00000008

	)

3774 
	#RCC_CIR_PLLRDYF
 ((
ut32_t
)0x00000010

	)

3775 
	#RCC_CIR_HSI14RDYF
 ((
ut32_t
)0x00000020

	)

3776 
	#RCC_CIR_HSI48RDYF
 ((
ut32_t
)0x00000040

	)

3777 
	#RCC_CIR_CSSF
 ((
ut32_t
)0x00000080

	)

3778 
	#RCC_CIR_LSIRDYIE
 ((
ut32_t
)0x00000100

	)

3779 
	#RCC_CIR_LSERDYIE
 ((
ut32_t
)0x00000200

	)

3780 
	#RCC_CIR_HSIRDYIE
 ((
ut32_t
)0x00000400

	)

3781 
	#RCC_CIR_HSERDYIE
 ((
ut32_t
)0x00000800

	)

3782 
	#RCC_CIR_PLLRDYIE
 ((
ut32_t
)0x00001000

	)

3783 
	#RCC_CIR_HSI14RDYIE
 ((
ut32_t
)0x00002000

	)

3784 
	#RCC_CIR_HSI48RDYIE
 ((
ut32_t
)0x00004000

	)

3785 
	#RCC_CIR_LSIRDYC
 ((
ut32_t
)0x00010000

	)

3786 
	#RCC_CIR_LSERDYC
 ((
ut32_t
)0x00020000

	)

3787 
	#RCC_CIR_HSIRDYC
 ((
ut32_t
)0x00040000

	)

3788 
	#RCC_CIR_HSERDYC
 ((
ut32_t
)0x00080000

	)

3789 
	#RCC_CIR_PLLRDYC
 ((
ut32_t
)0x00100000

	)

3790 
	#RCC_CIR_HSI14RDYC
 ((
ut32_t
)0x00200000

	)

3791 
	#RCC_CIR_HSI48RDYC
 ((
ut32_t
)0x00400000

	)

3792 
	#RCC_CIR_CSSC
 ((
ut32_t
)0x00800000

	)

3795 
	#RCC_APB2RSTR_SYSCFGRST
 ((
ut32_t
)0x00000001

	)

3796 
	#RCC_APB2RSTR_ADCRST
 ((
ut32_t
)0x00000200

	)

3797 
	#RCC_APB2RSTR_TIM1RST
 ((
ut32_t
)0x00000800

	)

3798 
	#RCC_APB2RSTR_SPI1RST
 ((
ut32_t
)0x00001000

	)

3799 
	#RCC_APB2RSTR_USART1RST
 ((
ut32_t
)0x00004000

	)

3800 
	#RCC_APB2RSTR_TIM15RST
 ((
ut32_t
)0x00010000

	)

3801 
	#RCC_APB2RSTR_TIM16RST
 ((
ut32_t
)0x00020000

	)

3802 
	#RCC_APB2RSTR_TIM17RST
 ((
ut32_t
)0x00040000

	)

3803 
	#RCC_APB2RSTR_DBGMCURST
 ((
ut32_t
)0x00400000

	)

3806 
	#RCC_APB2RSTR_ADC1RST
 
RCC_APB2RSTR_ADCRST


	)

3809 
	#RCC_APB1RSTR_TIM2RST
 ((
ut32_t
)0x00000001

	)

3810 
	#RCC_APB1RSTR_TIM3RST
 ((
ut32_t
)0x00000002

	)

3811 
	#RCC_APB1RSTR_TIM6RST
 ((
ut32_t
)0x00000010

	)

3812 
	#RCC_APB1RSTR_TIM7RST
 ((
ut32_t
)0x00000020

	)

3813 
	#RCC_APB1RSTR_TIM14RST
 ((
ut32_t
)0x00000100

	)

3814 
	#RCC_APB1RSTR_WWDGRST
 ((
ut32_t
)0x00000800

	)

3815 
	#RCC_APB1RSTR_SPI2RST
 ((
ut32_t
)0x00004000

	)

3816 
	#RCC_APB1RSTR_USART2RST
 ((
ut32_t
)0x00020000

	)

3817 
	#RCC_APB1RSTR_USART3RST
 ((
ut32_t
)0x00040000

	)

3818 
	#RCC_APB1RSTR_USART4RST
 ((
ut32_t
)0x00080000

	)

3819 
	#RCC_APB1RSTR_I2C1RST
 ((
ut32_t
)0x00200000

	)

3820 
	#RCC_APB1RSTR_I2C2RST
 ((
ut32_t
)0x00400000

	)

3821 
	#RCC_APB1RSTR_USBRST
 ((
ut32_t
)0x00800000

	)

3822 
	#RCC_APB1RSTR_CANRST
 ((
ut32_t
)0x02000000

	)

3823 
	#RCC_APB1RSTR_CRSRST
 ((
ut32_t
)0x08000000

	)

3824 
	#RCC_APB1RSTR_PWRRST
 ((
ut32_t
)0x10000000

	)

3825 
	#RCC_APB1RSTR_DACRST
 ((
ut32_t
)0x20000000

	)

3826 
	#RCC_APB1RSTR_CECRST
 ((
ut32_t
)0x40000000

	)

3829 
	#RCC_AHBENR_DMAEN
 ((
ut32_t
)0x00000001

	)

3830 
	#RCC_AHBENR_SRAMEN
 ((
ut32_t
)0x00000004

	)

3831 
	#RCC_AHBENR_FLITFEN
 ((
ut32_t
)0x00000010

	)

3832 
	#RCC_AHBENR_CRCEN
 ((
ut32_t
)0x00000040

	)

3833 
	#RCC_AHBENR_GPIOAEN
 ((
ut32_t
)0x00020000

	)

3834 
	#RCC_AHBENR_GPIOBEN
 ((
ut32_t
)0x00040000

	)

3835 
	#RCC_AHBENR_GPIOCEN
 ((
ut32_t
)0x00080000

	)

3836 
	#RCC_AHBENR_GPIODEN
 ((
ut32_t
)0x00100000

	)

3837 
	#RCC_AHBENR_GPIOEEN
 ((
ut32_t
)0x00200000

	)

3838 
	#RCC_AHBENR_GPIOFEN
 ((
ut32_t
)0x00400000

	)

3839 
	#RCC_AHBENR_TSCEN
 ((
ut32_t
)0x01000000

	)

3842 
	#RCC_AHBENR_DMA1EN
 
RCC_AHBENR_DMAEN


	)

3843 
	#RCC_AHBENR_TSEN
 
RCC_AHBENR_TSCEN


	)

3846 
	#RCC_APB2ENR_SYSCFGCOMPEN
 ((
ut32_t
)0x00000001

	)

3847 
	#RCC_APB2ENR_ADCEN
 ((
ut32_t
)0x00000200

	)

3848 
	#RCC_APB2ENR_TIM1EN
 ((
ut32_t
)0x00000800

	)

3849 
	#RCC_APB2ENR_SPI1EN
 ((
ut32_t
)0x00001000

	)

3850 
	#RCC_APB2ENR_USART1EN
 ((
ut32_t
)0x00004000

	)

3851 
	#RCC_APB2ENR_TIM15EN
 ((
ut32_t
)0x00010000

	)

3852 
	#RCC_APB2ENR_TIM16EN
 ((
ut32_t
)0x00020000

	)

3853 
	#RCC_APB2ENR_TIM17EN
 ((
ut32_t
)0x00040000

	)

3854 
	#RCC_APB2ENR_DBGMCUEN
 ((
ut32_t
)0x00400000

	)

3857 
	#RCC_APB2ENR_SYSCFGEN
 
RCC_APB2ENR_SYSCFGCOMPEN


	)

3858 
	#RCC_APB2ENR_ADC1EN
 
RCC_APB2ENR_ADCEN


	)

3861 
	#RCC_APB1ENR_TIM2EN
 ((
ut32_t
)0x00000001

	)

3862 
	#RCC_APB1ENR_TIM3EN
 ((
ut32_t
)0x00000002

	)

3863 
	#RCC_APB1ENR_TIM6EN
 ((
ut32_t
)0x00000010

	)

3864 
	#RCC_APB1ENR_TIM7EN
 ((
ut32_t
)0x00000020

	)

3865 
	#RCC_APB1ENR_TIM14EN
 ((
ut32_t
)0x00000100

	)

3866 
	#RCC_APB1ENR_WWDGEN
 ((
ut32_t
)0x00000800

	)

3867 
	#RCC_APB1ENR_SPI2EN
 ((
ut32_t
)0x00004000

	)

3868 
	#RCC_APB1ENR_USART2EN
 ((
ut32_t
)0x00020000

	)

3869 
	#RCC_APB1ENR_USART3EN
 ((
ut32_t
)0x00040000

	)

3870 
	#RCC_APB1ENR_USART4EN
 ((
ut32_t
)0x00080000

	)

3871 
	#RCC_APB1ENR_I2C1EN
 ((
ut32_t
)0x00200000

	)

3872 
	#RCC_APB1ENR_I2C2EN
 ((
ut32_t
)0x00400000

	)

3873 
	#RCC_APB1ENR_USBEN
 ((
ut32_t
)0x00800000

	)

3874 
	#RCC_APB1ENR_CANEN
 ((
ut32_t
)0x02000000

	)

3875 
	#RCC_APB1ENR_CRSEN
 ((
ut32_t
)0x08000000

	)

3876 
	#RCC_APB1ENR_PWREN
 ((
ut32_t
)0x10000000

	)

3877 
	#RCC_APB1ENR_DACEN
 ((
ut32_t
)0x20000000

	)

3878 
	#RCC_APB1ENR_CECEN
 ((
ut32_t
)0x40000000

	)

3881 
	#RCC_BDCR_LSEON
 ((
ut32_t
)0x00000001

	)

3882 
	#RCC_BDCR_LSERDY
 ((
ut32_t
)0x00000002

	)

3883 
	#RCC_BDCR_LSEBYP
 ((
ut32_t
)0x00000004

	)

3885 
	#RCC_BDCR_LSEDRV
 ((
ut32_t
)0x00000018

	)

3886 
	#RCC_BDCR_LSEDRV_0
 ((
ut32_t
)0x00000008

	)

3887 
	#RCC_BDCR_LSEDRV_1
 ((
ut32_t
)0x00000010

	)

3889 
	#RCC_BDCR_RTCSEL
 ((
ut32_t
)0x00000300

	)

3890 
	#RCC_BDCR_RTCSEL_0
 ((
ut32_t
)0x00000100

	)

3891 
	#RCC_BDCR_RTCSEL_1
 ((
ut32_t
)0x00000200

	)

3894 
	#RCC_BDCR_RTCSEL_NOCLOCK
 ((
ut32_t
)0x00000000

	)

3895 
	#RCC_BDCR_RTCSEL_LSE
 ((
ut32_t
)0x00000100

	)

3896 
	#RCC_BDCR_RTCSEL_LSI
 ((
ut32_t
)0x00000200

	)

3897 
	#RCC_BDCR_RTCSEL_HSE
 ((
ut32_t
)0x00000300

	)

3899 
	#RCC_BDCR_RTCEN
 ((
ut32_t
)0x00008000

	)

3900 
	#RCC_BDCR_BDRST
 ((
ut32_t
)0x00010000

	)

3903 
	#RCC_CSR_LSION
 ((
ut32_t
)0x00000001

	)

3904 
	#RCC_CSR_LSIRDY
 ((
ut32_t
)0x00000002

	)

3905 
	#RCC_CSR_V18PWRRSTF
 ((
ut32_t
)0x00800000

	)

3906 
	#RCC_CSR_RMVF
 ((
ut32_t
)0x01000000

	)

3907 
	#RCC_CSR_OBLRSTF
 ((
ut32_t
)0x02000000

	)

3908 
	#RCC_CSR_PINRSTF
 ((
ut32_t
)0x04000000

	)

3909 
	#RCC_CSR_PORRSTF
 ((
ut32_t
)0x08000000

	)

3910 
	#RCC_CSR_SFTRSTF
 ((
ut32_t
)0x10000000

	)

3911 
	#RCC_CSR_IWDGRSTF
 ((
ut32_t
)0x20000000

	)

3912 
	#RCC_CSR_WWDGRSTF
 ((
ut32_t
)0x40000000

	)

3913 
	#RCC_CSR_LPWRRSTF
 ((
ut32_t
)0x80000000

	)

3916 
	#RCC_CSR_OBL
 
RCC_CSR_OBLRSTF


	)

3918 
	#RCC_AHBRSTR_GPIOARST
 ((
ut32_t
)0x00020000

	)

3919 
	#RCC_AHBRSTR_GPIOBRST
 ((
ut32_t
)0x00040000

	)

3920 
	#RCC_AHBRSTR_GPIOCRST
 ((
ut32_t
)0x00080000

	)

3921 
	#RCC_AHBRSTR_GPIODRST
 ((
ut32_t
)0x00010000

	)

3922 
	#RCC_AHBRSTR_GPIOERST
 ((
ut32_t
)0x00020000

	)

3923 
	#RCC_AHBRSTR_GPIOFRST
 ((
ut32_t
)0x00040000

	)

3924 
	#RCC_AHBRSTR_TSCRST
 ((
ut32_t
)0x00100000

	)

3927 
	#RCC_AHBRSTR_TSRST
 
RCC_AHBRSTR_TSCRST


	)

3931 
	#RCC_CFGR2_PREDIV1
 ((
ut32_t
)0x0000000F

	)

3932 
	#RCC_CFGR2_PREDIV1_0
 ((
ut32_t
)0x00000001

	)

3933 
	#RCC_CFGR2_PREDIV1_1
 ((
ut32_t
)0x00000002

	)

3934 
	#RCC_CFGR2_PREDIV1_2
 ((
ut32_t
)0x00000004

	)

3935 
	#RCC_CFGR2_PREDIV1_3
 ((
ut32_t
)0x00000008

	)

3937 
	#RCC_CFGR2_PREDIV1_DIV1
 ((
ut32_t
)0x00000000

	)

3938 
	#RCC_CFGR2_PREDIV1_DIV2
 ((
ut32_t
)0x00000001

	)

3939 
	#RCC_CFGR2_PREDIV1_DIV3
 ((
ut32_t
)0x00000002

	)

3940 
	#RCC_CFGR2_PREDIV1_DIV4
 ((
ut32_t
)0x00000003

	)

3941 
	#RCC_CFGR2_PREDIV1_DIV5
 ((
ut32_t
)0x00000004

	)

3942 
	#RCC_CFGR2_PREDIV1_DIV6
 ((
ut32_t
)0x00000005

	)

3943 
	#RCC_CFGR2_PREDIV1_DIV7
 ((
ut32_t
)0x00000006

	)

3944 
	#RCC_CFGR2_PREDIV1_DIV8
 ((
ut32_t
)0x00000007

	)

3945 
	#RCC_CFGR2_PREDIV1_DIV9
 ((
ut32_t
)0x00000008

	)

3946 
	#RCC_CFGR2_PREDIV1_DIV10
 ((
ut32_t
)0x00000009

	)

3947 
	#RCC_CFGR2_PREDIV1_DIV11
 ((
ut32_t
)0x0000000A

	)

3948 
	#RCC_CFGR2_PREDIV1_DIV12
 ((
ut32_t
)0x0000000B

	)

3949 
	#RCC_CFGR2_PREDIV1_DIV13
 ((
ut32_t
)0x0000000C

	)

3950 
	#RCC_CFGR2_PREDIV1_DIV14
 ((
ut32_t
)0x0000000D

	)

3951 
	#RCC_CFGR2_PREDIV1_DIV15
 ((
ut32_t
)0x0000000E

	)

3952 
	#RCC_CFGR2_PREDIV1_DIV16
 ((
ut32_t
)0x0000000F

	)

3955 
	#RCC_CFGR3_USART1SW
 ((
ut32_t
)0x00000003

	)

3956 
	#RCC_CFGR3_USART1SW_0
 ((
ut32_t
)0x00000001

	)

3957 
	#RCC_CFGR3_USART1SW_1
 ((
ut32_t
)0x00000002

	)

3958 
	#RCC_CFGR3_I2C1SW
 ((
ut32_t
)0x00000010

	)

3959 
	#RCC_CFGR3_CECSW
 ((
ut32_t
)0x00000040

	)

3960 
	#RCC_CFGR3_USBSW
 ((
ut32_t
)0x00000080

	)

3961 
	#RCC_CFGR3_ADCSW
 ((
ut32_t
)0x00000100

	)

3962 
	#RCC_CFGR3_USART2SW
 ((
ut32_t
)0x00030000

	)

3963 
	#RCC_CFGR3_USART2SW_0
 ((
ut32_t
)0x00010000

	)

3964 
	#RCC_CFGR3_USART2SW_1
 ((
ut32_t
)0x00020000

	)

3967 
	#RCC_CR2_HSI14ON
 ((
ut32_t
)0x00000001

	)

3968 
	#RCC_CR2_HSI14RDY
 ((
ut32_t
)0x00000002

	)

3969 
	#RCC_CR2_HSI14DIS
 ((
ut32_t
)0x00000004

	)

3970 
	#RCC_CR2_HSI14TRIM
 ((
ut32_t
)0x000000F8

	)

3971 
	#RCC_CR2_HSI14CAL
 ((
ut32_t
)0x0000FF00

	)

3972 
	#RCC_CR2_HSI48ON
 ((
ut32_t
)0x00010000

	)

3973 
	#RCC_CR2_HSI48RDY
 ((
ut32_t
)0x00020000

	)

3974 
	#RCC_CR2_HSI48CAL
 ((
ut32_t
)0xFF000000

	)

3982 
	#RTC_TR_PM
 ((
ut32_t
)0x00400000)

	)

3983 
	#RTC_TR_HT
 ((
ut32_t
)0x00300000)

	)

3984 
	#RTC_TR_HT_0
 ((
ut32_t
)0x00100000)

	)

3985 
	#RTC_TR_HT_1
 ((
ut32_t
)0x00200000)

	)

3986 
	#RTC_TR_HU
 ((
ut32_t
)0x000F0000)

	)

3987 
	#RTC_TR_HU_0
 ((
ut32_t
)0x00010000)

	)

3988 
	#RTC_TR_HU_1
 ((
ut32_t
)0x00020000)

	)

3989 
	#RTC_TR_HU_2
 ((
ut32_t
)0x00040000)

	)

3990 
	#RTC_TR_HU_3
 ((
ut32_t
)0x00080000)

	)

3991 
	#RTC_TR_MNT
 ((
ut32_t
)0x00007000)

	)

3992 
	#RTC_TR_MNT_0
 ((
ut32_t
)0x00001000)

	)

3993 
	#RTC_TR_MNT_1
 ((
ut32_t
)0x00002000)

	)

3994 
	#RTC_TR_MNT_2
 ((
ut32_t
)0x00004000)

	)

3995 
	#RTC_TR_MNU
 ((
ut32_t
)0x00000F00)

	)

3996 
	#RTC_TR_MNU_0
 ((
ut32_t
)0x00000100)

	)

3997 
	#RTC_TR_MNU_1
 ((
ut32_t
)0x00000200)

	)

3998 
	#RTC_TR_MNU_2
 ((
ut32_t
)0x00000400)

	)

3999 
	#RTC_TR_MNU_3
 ((
ut32_t
)0x00000800)

	)

4000 
	#RTC_TR_ST
 ((
ut32_t
)0x00000070)

	)

4001 
	#RTC_TR_ST_0
 ((
ut32_t
)0x00000010)

	)

4002 
	#RTC_TR_ST_1
 ((
ut32_t
)0x00000020)

	)

4003 
	#RTC_TR_ST_2
 ((
ut32_t
)0x00000040)

	)

4004 
	#RTC_TR_SU
 ((
ut32_t
)0x0000000F)

	)

4005 
	#RTC_TR_SU_0
 ((
ut32_t
)0x00000001)

	)

4006 
	#RTC_TR_SU_1
 ((
ut32_t
)0x00000002)

	)

4007 
	#RTC_TR_SU_2
 ((
ut32_t
)0x00000004)

	)

4008 
	#RTC_TR_SU_3
 ((
ut32_t
)0x00000008)

	)

4011 
	#RTC_DR_YT
 ((
ut32_t
)0x00F00000)

	)

4012 
	#RTC_DR_YT_0
 ((
ut32_t
)0x00100000)

	)

4013 
	#RTC_DR_YT_1
 ((
ut32_t
)0x00200000)

	)

4014 
	#RTC_DR_YT_2
 ((
ut32_t
)0x00400000)

	)

4015 
	#RTC_DR_YT_3
 ((
ut32_t
)0x00800000)

	)

4016 
	#RTC_DR_YU
 ((
ut32_t
)0x000F0000)

	)

4017 
	#RTC_DR_YU_0
 ((
ut32_t
)0x00010000)

	)

4018 
	#RTC_DR_YU_1
 ((
ut32_t
)0x00020000)

	)

4019 
	#RTC_DR_YU_2
 ((
ut32_t
)0x00040000)

	)

4020 
	#RTC_DR_YU_3
 ((
ut32_t
)0x00080000)

	)

4021 
	#RTC_DR_WDU
 ((
ut32_t
)0x0000E000)

	)

4022 
	#RTC_DR_WDU_0
 ((
ut32_t
)0x00002000)

	)

4023 
	#RTC_DR_WDU_1
 ((
ut32_t
)0x00004000)

	)

4024 
	#RTC_DR_WDU_2
 ((
ut32_t
)0x00008000)

	)

4025 
	#RTC_DR_MT
 ((
ut32_t
)0x00001000)

	)

4026 
	#RTC_DR_MU
 ((
ut32_t
)0x00000F00)

	)

4027 
	#RTC_DR_MU_0
 ((
ut32_t
)0x00000100)

	)

4028 
	#RTC_DR_MU_1
 ((
ut32_t
)0x00000200)

	)

4029 
	#RTC_DR_MU_2
 ((
ut32_t
)0x00000400)

	)

4030 
	#RTC_DR_MU_3
 ((
ut32_t
)0x00000800)

	)

4031 
	#RTC_DR_DT
 ((
ut32_t
)0x00000030)

	)

4032 
	#RTC_DR_DT_0
 ((
ut32_t
)0x00000010)

	)

4033 
	#RTC_DR_DT_1
 ((
ut32_t
)0x00000020)

	)

4034 
	#RTC_DR_DU
 ((
ut32_t
)0x0000000F)

	)

4035 
	#RTC_DR_DU_0
 ((
ut32_t
)0x00000001)

	)

4036 
	#RTC_DR_DU_1
 ((
ut32_t
)0x00000002)

	)

4037 
	#RTC_DR_DU_2
 ((
ut32_t
)0x00000004)

	)

4038 
	#RTC_DR_DU_3
 ((
ut32_t
)0x00000008)

	)

4041 
	#RTC_CR_COE
 ((
ut32_t
)0x00800000)

	)

4042 
	#RTC_CR_OSEL
 ((
ut32_t
)0x00600000)

	)

4043 
	#RTC_CR_OSEL_0
 ((
ut32_t
)0x00200000)

	)

4044 
	#RTC_CR_OSEL_1
 ((
ut32_t
)0x00400000)

	)

4045 
	#RTC_CR_POL
 ((
ut32_t
)0x00100000)

	)

4046 
	#RTC_CR_COSEL
 ((
ut32_t
)0x00080000)

	)

4047 
	#RTC_CR_BKP
 ((
ut32_t
)0x00040000)

	)

4048 
	#RTC_CR_SUB1H
 ((
ut32_t
)0x00020000)

	)

4049 
	#RTC_CR_ADD1H
 ((
ut32_t
)0x00010000)

	)

4050 
	#RTC_CR_TSIE
 ((
ut32_t
)0x00008000)

	)

4051 
	#RTC_CR_WUTIE
 ((
ut32_t
)0x00004000)

	)

4052 
	#RTC_CR_ALRAIE
 ((
ut32_t
)0x00001000)

	)

4053 
	#RTC_CR_TSE
 ((
ut32_t
)0x00000800)

	)

4054 
	#RTC_CR_WUTE
 ((
ut32_t
)0x00000400)

	)

4055 
	#RTC_CR_ALRAE
 ((
ut32_t
)0x00000100)

	)

4056 
	#RTC_CR_FMT
 ((
ut32_t
)0x00000040)

	)

4057 
	#RTC_CR_BYPSHAD
 ((
ut32_t
)0x00000020)

	)

4058 
	#RTC_CR_REFCKON
 ((
ut32_t
)0x00000010)

	)

4059 
	#RTC_CR_TSEDGE
 ((
ut32_t
)0x00000008)

	)

4060 
	#RTC_CR_WUCKSEL
 ((
ut32_t
)0x00000007)

	)

4061 
	#RTC_CR_WUCKSEL_0
 ((
ut32_t
)0x00000001)

	)

4062 
	#RTC_CR_WUCKSEL_1
 ((
ut32_t
)0x00000002)

	)

4063 
	#RTC_CR_WUCKSEL_2
 ((
ut32_t
)0x00000004)

	)

4066 
	#RTC_CR_BCK
 
RTC_CR_BKP


	)

4067 
	#RTC_CR_CALSEL
 
RTC_CR_COSEL


	)

4070 
	#RTC_ISR_RECALPF
 ((
ut32_t
)0x00010000)

	)

4071 
	#RTC_ISR_TAMP3F
 ((
ut32_t
)0x00008000)

	)

4072 
	#RTC_ISR_TAMP2F
 ((
ut32_t
)0x00004000)

	)

4073 
	#RTC_ISR_TAMP1F
 ((
ut32_t
)0x00002000)

	)

4074 
	#RTC_ISR_TSOVF
 ((
ut32_t
)0x00001000)

	)

4075 
	#RTC_ISR_TSF
 ((
ut32_t
)0x00000800)

	)

4076 
	#RTC_ISR_WUTF
 ((
ut32_t
)0x00000400)

	)

4077 
	#RTC_ISR_ALRAF
 ((
ut32_t
)0x00000100)

	)

4078 
	#RTC_ISR_INIT
 ((
ut32_t
)0x00000080)

	)

4079 
	#RTC_ISR_INITF
 ((
ut32_t
)0x00000040)

	)

4080 
	#RTC_ISR_RSF
 ((
ut32_t
)0x00000020)

	)

4081 
	#RTC_ISR_INITS
 ((
ut32_t
)0x00000010)

	)

4082 
	#RTC_ISR_SHPF
 ((
ut32_t
)0x00000008)

	)

4083 
	#RTC_ISR_WUTWF
 ((
ut32_t
)0x00000004)

	)

4084 
	#RTC_ISR_ALRAWF
 ((
ut32_t
)0x00000001)

	)

4087 
	#RTC_PRER_PREDIV_A
 ((
ut32_t
)0x007F0000)

	)

4088 
	#RTC_PRER_PREDIV_S
 ((
ut32_t
)0x00007FFF)

	)

4091 
	#RTC_WUTR_WUT
 ((
ut32_t
)0x0000FFFF)

	)

4094 
	#RTC_ALRMAR_MSK4
 ((
ut32_t
)0x80000000)

	)

4095 
	#RTC_ALRMAR_WDSEL
 ((
ut32_t
)0x40000000)

	)

4096 
	#RTC_ALRMAR_DT
 ((
ut32_t
)0x30000000)

	)

4097 
	#RTC_ALRMAR_DT_0
 ((
ut32_t
)0x10000000)

	)

4098 
	#RTC_ALRMAR_DT_1
 ((
ut32_t
)0x20000000)

	)

4099 
	#RTC_ALRMAR_DU
 ((
ut32_t
)0x0F000000)

	)

4100 
	#RTC_ALRMAR_DU_0
 ((
ut32_t
)0x01000000)

	)

4101 
	#RTC_ALRMAR_DU_1
 ((
ut32_t
)0x02000000)

	)

4102 
	#RTC_ALRMAR_DU_2
 ((
ut32_t
)0x04000000)

	)

4103 
	#RTC_ALRMAR_DU_3
 ((
ut32_t
)0x08000000)

	)

4104 
	#RTC_ALRMAR_MSK3
 ((
ut32_t
)0x00800000)

	)

4105 
	#RTC_ALRMAR_PM
 ((
ut32_t
)0x00400000)

	)

4106 
	#RTC_ALRMAR_HT
 ((
ut32_t
)0x00300000)

	)

4107 
	#RTC_ALRMAR_HT_0
 ((
ut32_t
)0x00100000)

	)

4108 
	#RTC_ALRMAR_HT_1
 ((
ut32_t
)0x00200000)

	)

4109 
	#RTC_ALRMAR_HU
 ((
ut32_t
)0x000F0000)

	)

4110 
	#RTC_ALRMAR_HU_0
 ((
ut32_t
)0x00010000)

	)

4111 
	#RTC_ALRMAR_HU_1
 ((
ut32_t
)0x00020000)

	)

4112 
	#RTC_ALRMAR_HU_2
 ((
ut32_t
)0x00040000)

	)

4113 
	#RTC_ALRMAR_HU_3
 ((
ut32_t
)0x00080000)

	)

4114 
	#RTC_ALRMAR_MSK2
 ((
ut32_t
)0x00008000)

	)

4115 
	#RTC_ALRMAR_MNT
 ((
ut32_t
)0x00007000)

	)

4116 
	#RTC_ALRMAR_MNT_0
 ((
ut32_t
)0x00001000)

	)

4117 
	#RTC_ALRMAR_MNT_1
 ((
ut32_t
)0x00002000)

	)

4118 
	#RTC_ALRMAR_MNT_2
 ((
ut32_t
)0x00004000)

	)

4119 
	#RTC_ALRMAR_MNU
 ((
ut32_t
)0x00000F00)

	)

4120 
	#RTC_ALRMAR_MNU_0
 ((
ut32_t
)0x00000100)

	)

4121 
	#RTC_ALRMAR_MNU_1
 ((
ut32_t
)0x00000200)

	)

4122 
	#RTC_ALRMAR_MNU_2
 ((
ut32_t
)0x00000400)

	)

4123 
	#RTC_ALRMAR_MNU_3
 ((
ut32_t
)0x00000800)

	)

4124 
	#RTC_ALRMAR_MSK1
 ((
ut32_t
)0x00000080)

	)

4125 
	#RTC_ALRMAR_ST
 ((
ut32_t
)0x00000070)

	)

4126 
	#RTC_ALRMAR_ST_0
 ((
ut32_t
)0x00000010)

	)

4127 
	#RTC_ALRMAR_ST_1
 ((
ut32_t
)0x00000020)

	)

4128 
	#RTC_ALRMAR_ST_2
 ((
ut32_t
)0x00000040)

	)

4129 
	#RTC_ALRMAR_SU
 ((
ut32_t
)0x0000000F)

	)

4130 
	#RTC_ALRMAR_SU_0
 ((
ut32_t
)0x00000001)

	)

4131 
	#RTC_ALRMAR_SU_1
 ((
ut32_t
)0x00000002)

	)

4132 
	#RTC_ALRMAR_SU_2
 ((
ut32_t
)0x00000004)

	)

4133 
	#RTC_ALRMAR_SU_3
 ((
ut32_t
)0x00000008)

	)

4136 
	#RTC_WPR_KEY
 ((
ut32_t
)0x000000FF)

	)

4139 
	#RTC_SSR_SS
 ((
ut32_t
)0x0003FFFF)

	)

4142 
	#RTC_SHIFTR_SUBFS
 ((
ut32_t
)0x00007FFF)

	)

4143 
	#RTC_SHIFTR_ADD1S
 ((
ut32_t
)0x80000000)

	)

4146 
	#RTC_TSTR_PM
 ((
ut32_t
)0x00400000)

	)

4147 
	#RTC_TSTR_HT
 ((
ut32_t
)0x00300000)

	)

4148 
	#RTC_TSTR_HT_0
 ((
ut32_t
)0x00100000)

	)

4149 
	#RTC_TSTR_HT_1
 ((
ut32_t
)0x00200000)

	)

4150 
	#RTC_TSTR_HU
 ((
ut32_t
)0x000F0000)

	)

4151 
	#RTC_TSTR_HU_0
 ((
ut32_t
)0x00010000)

	)

4152 
	#RTC_TSTR_HU_1
 ((
ut32_t
)0x00020000)

	)

4153 
	#RTC_TSTR_HU_2
 ((
ut32_t
)0x00040000)

	)

4154 
	#RTC_TSTR_HU_3
 ((
ut32_t
)0x00080000)

	)

4155 
	#RTC_TSTR_MNT
 ((
ut32_t
)0x00007000)

	)

4156 
	#RTC_TSTR_MNT_0
 ((
ut32_t
)0x00001000)

	)

4157 
	#RTC_TSTR_MNT_1
 ((
ut32_t
)0x00002000)

	)

4158 
	#RTC_TSTR_MNT_2
 ((
ut32_t
)0x00004000)

	)

4159 
	#RTC_TSTR_MNU
 ((
ut32_t
)0x00000F00)

	)

4160 
	#RTC_TSTR_MNU_0
 ((
ut32_t
)0x00000100)

	)

4161 
	#RTC_TSTR_MNU_1
 ((
ut32_t
)0x00000200)

	)

4162 
	#RTC_TSTR_MNU_2
 ((
ut32_t
)0x00000400)

	)

4163 
	#RTC_TSTR_MNU_3
 ((
ut32_t
)0x00000800)

	)

4164 
	#RTC_TSTR_ST
 ((
ut32_t
)0x00000070)

	)

4165 
	#RTC_TSTR_ST_0
 ((
ut32_t
)0x00000010)

	)

4166 
	#RTC_TSTR_ST_1
 ((
ut32_t
)0x00000020)

	)

4167 
	#RTC_TSTR_ST_2
 ((
ut32_t
)0x00000040)

	)

4168 
	#RTC_TSTR_SU
 ((
ut32_t
)0x0000000F)

	)

4169 
	#RTC_TSTR_SU_0
 ((
ut32_t
)0x00000001)

	)

4170 
	#RTC_TSTR_SU_1
 ((
ut32_t
)0x00000002)

	)

4171 
	#RTC_TSTR_SU_2
 ((
ut32_t
)0x00000004)

	)

4172 
	#RTC_TSTR_SU_3
 ((
ut32_t
)0x00000008)

	)

4175 
	#RTC_TSDR_WDU
 ((
ut32_t
)0x0000E000)

	)

4176 
	#RTC_TSDR_WDU_0
 ((
ut32_t
)0x00002000)

	)

4177 
	#RTC_TSDR_WDU_1
 ((
ut32_t
)0x00004000)

	)

4178 
	#RTC_TSDR_WDU_2
 ((
ut32_t
)0x00008000)

	)

4179 
	#RTC_TSDR_MT
 ((
ut32_t
)0x00001000)

	)

4180 
	#RTC_TSDR_MU
 ((
ut32_t
)0x00000F00)

	)

4181 
	#RTC_TSDR_MU_0
 ((
ut32_t
)0x00000100)

	)

4182 
	#RTC_TSDR_MU_1
 ((
ut32_t
)0x00000200)

	)

4183 
	#RTC_TSDR_MU_2
 ((
ut32_t
)0x00000400)

	)

4184 
	#RTC_TSDR_MU_3
 ((
ut32_t
)0x00000800)

	)

4185 
	#RTC_TSDR_DT
 ((
ut32_t
)0x00000030)

	)

4186 
	#RTC_TSDR_DT_0
 ((
ut32_t
)0x00000010)

	)

4187 
	#RTC_TSDR_DT_1
 ((
ut32_t
)0x00000020)

	)

4188 
	#RTC_TSDR_DU
 ((
ut32_t
)0x0000000F)

	)

4189 
	#RTC_TSDR_DU_0
 ((
ut32_t
)0x00000001)

	)

4190 
	#RTC_TSDR_DU_1
 ((
ut32_t
)0x00000002)

	)

4191 
	#RTC_TSDR_DU_2
 ((
ut32_t
)0x00000004)

	)

4192 
	#RTC_TSDR_DU_3
 ((
ut32_t
)0x00000008)

	)

4195 
	#RTC_TSSSR_SS
 ((
ut32_t
)0x0003FFFF)

	)

4198 
	#RTC_CALR_CALP
 ((
ut32_t
)0x00008000)

	)

4199 
	#RTC_CALR_CALW8
 ((
ut32_t
)0x00004000)

	)

4200 
	#RTC_CALR_CALW16
 ((
ut32_t
)0x00002000)

	)

4201 
	#RTC_CALR_CALM
 ((
ut32_t
)0x000001FF)

	)

4202 
	#RTC_CALR_CALM_0
 ((
ut32_t
)0x00000001)

	)

4203 
	#RTC_CALR_CALM_1
 ((
ut32_t
)0x00000002)

	)

4204 
	#RTC_CALR_CALM_2
 ((
ut32_t
)0x00000004)

	)

4205 
	#RTC_CALR_CALM_3
 ((
ut32_t
)0x00000008)

	)

4206 
	#RTC_CALR_CALM_4
 ((
ut32_t
)0x00000010)

	)

4207 
	#RTC_CALR_CALM_5
 ((
ut32_t
)0x00000020)

	)

4208 
	#RTC_CALR_CALM_6
 ((
ut32_t
)0x00000040)

	)

4209 
	#RTC_CALR_CALM_7
 ((
ut32_t
)0x00000080)

	)

4210 
	#RTC_CALR_CALM_8
 ((
ut32_t
)0x00000100)

	)

4213 
	#RTC_CAL_CALP
 
RTC_CALR_CALP


	)

4214 
	#RTC_CAL_CALW8
 
RTC_CALR_CALW8


	)

4215 
	#RTC_CAL_CALW16
 
RTC_CALR_CALW16


	)

4216 
	#RTC_CAL_CALM
 
RTC_CALR_CALM


	)

4217 
	#RTC_CAL_CALM_0
 
RTC_CALR_CALM_0


	)

4218 
	#RTC_CAL_CALM_1
 
RTC_CALR_CALM_1


	)

4219 
	#RTC_CAL_CALM_2
 
RTC_CALR_CALM_2


	)

4220 
	#RTC_CAL_CALM_3
 
RTC_CALR_CALM_3


	)

4221 
	#RTC_CAL_CALM_4
 
RTC_CALR_CALM_4


	)

4222 
	#RTC_CAL_CALM_5
 
RTC_CALR_CALM_5


	)

4223 
	#RTC_CAL_CALM_6
 
RTC_CALR_CALM_6


	)

4224 
	#RTC_CAL_CALM_7
 
RTC_CALR_CALM_7


	)

4225 
	#RTC_CAL_CALM_8
 
RTC_CALR_CALM_8


	)

4228 
	#RTC_TAFCR_PC15MODE
 ((
ut32_t
)0x00800000)

	)

4229 
	#RTC_TAFCR_PC15VALUE
 ((
ut32_t
)0x00400000)

	)

4230 
	#RTC_TAFCR_PC14MODE
 ((
ut32_t
)0x00200000)

	)

4231 
	#RTC_TAFCR_PC14VALUE
 ((
ut32_t
)0x00100000)

	)

4232 
	#RTC_TAFCR_PC13MODE
 ((
ut32_t
)0x00080000)

	)

4233 
	#RTC_TAFCR_PC13VALUE
 ((
ut32_t
)0x00040000)

	)

4234 
	#RTC_TAFCR_TAMPPUDIS
 ((
ut32_t
)0x00008000)

	)

4235 
	#RTC_TAFCR_TAMPPRCH
 ((
ut32_t
)0x00006000)

	)

4236 
	#RTC_TAFCR_TAMPPRCH_0
 ((
ut32_t
)0x00002000)

	)

4237 
	#RTC_TAFCR_TAMPPRCH_1
 ((
ut32_t
)0x00004000)

	)

4238 
	#RTC_TAFCR_TAMPFLT
 ((
ut32_t
)0x00001800)

	)

4239 
	#RTC_TAFCR_TAMPFLT_0
 ((
ut32_t
)0x00000800)

	)

4240 
	#RTC_TAFCR_TAMPFLT_1
 ((
ut32_t
)0x00001000)

	)

4241 
	#RTC_TAFCR_TAMPFREQ
 ((
ut32_t
)0x00000700)

	)

4242 
	#RTC_TAFCR_TAMPFREQ_0
 ((
ut32_t
)0x00000100)

	)

4243 
	#RTC_TAFCR_TAMPFREQ_1
 ((
ut32_t
)0x00000200)

	)

4244 
	#RTC_TAFCR_TAMPFREQ_2
 ((
ut32_t
)0x00000400)

	)

4245 
	#RTC_TAFCR_TAMPTS
 ((
ut32_t
)0x00000080)

	)

4246 
	#RTC_TAFCR_TAMP3EDGE
 ((
ut32_t
)0x00000040)

	)

4247 
	#RTC_TAFCR_TAMP3E
 ((
ut32_t
)0x00000020)

	)

4248 
	#RTC_TAFCR_TAMP2EDGE
 ((
ut32_t
)0x00000010)

	)

4249 
	#RTC_TAFCR_TAMP2E
 ((
ut32_t
)0x00000008)

	)

4250 
	#RTC_TAFCR_TAMPIE
 ((
ut32_t
)0x00000004)

	)

4251 
	#RTC_TAFCR_TAMP1TRG
 ((
ut32_t
)0x00000002)

	)

4252 
	#RTC_TAFCR_TAMP1E
 ((
ut32_t
)0x00000001)

	)

4255 
	#RTC_TAFCR_ALARMOUTTYPE
 
RTC_TAFCR_PC13VALUE


	)

4258 
	#RTC_ALRMASSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

4259 
	#RTC_ALRMASSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

4260 
	#RTC_ALRMASSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

4261 
	#RTC_ALRMASSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

4262 
	#RTC_ALRMASSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

4263 
	#RTC_ALRMASSR_SS
 ((
ut32_t
)0x00007FFF)

	)

4266 
	#RTC_BKP0R
 ((
ut32_t
)0xFFFFFFFF)

	)

4269 
	#RTC_BKP1R
 ((
ut32_t
)0xFFFFFFFF)

	)

4272 
	#RTC_BKP2R
 ((
ut32_t
)0xFFFFFFFF)

	)

4275 
	#RTC_BKP3R
 ((
ut32_t
)0xFFFFFFFF)

	)

4278 
	#RTC_BKP4R
 ((
ut32_t
)0xFFFFFFFF)

	)

4286 
	#SPI_CR1_CPHA
 ((
ut16_t
)0x0001

	)

4287 
	#SPI_CR1_CPOL
 ((
ut16_t
)0x0002

	)

4288 
	#SPI_CR1_MSTR
 ((
ut16_t
)0x0004

	)

4289 
	#SPI_CR1_BR
 ((
ut16_t
)0x0038

	)

4290 
	#SPI_CR1_BR_0
 ((
ut16_t
)0x0008

	)

4291 
	#SPI_CR1_BR_1
 ((
ut16_t
)0x0010

	)

4292 
	#SPI_CR1_BR_2
 ((
ut16_t
)0x0020

	)

4293 
	#SPI_CR1_SPE
 ((
ut16_t
)0x0040

	)

4294 
	#SPI_CR1_LSBFIRST
 ((
ut16_t
)0x0080

	)

4295 
	#SPI_CR1_SSI
 ((
ut16_t
)0x0100

	)

4296 
	#SPI_CR1_SSM
 ((
ut16_t
)0x0200

	)

4297 
	#SPI_CR1_RXONLY
 ((
ut16_t
)0x0400

	)

4298 
	#SPI_CR1_CRCL
 ((
ut16_t
)0x0800

	)

4299 
	#SPI_CR1_CRCNEXT
 ((
ut16_t
)0x1000

	)

4300 
	#SPI_CR1_CRCEN
 ((
ut16_t
)0x2000

	)

4301 
	#SPI_CR1_BIDIOE
 ((
ut16_t
)0x4000

	)

4302 
	#SPI_CR1_BIDIMODE
 ((
ut16_t
)0x8000

	)

4305 
	#SPI_CR2_RXDMAEN
 ((
ut16_t
)0x0001

	)

4306 
	#SPI_CR2_TXDMAEN
 ((
ut16_t
)0x0002

	)

4307 
	#SPI_CR2_SSOE
 ((
ut16_t
)0x0004

	)

4308 
	#SPI_CR2_NSSP
 ((
ut16_t
)0x0008

	)

4309 
	#SPI_CR2_FRF
 ((
ut16_t
)0x0010

	)

4310 
	#SPI_CR2_ERRIE
 ((
ut16_t
)0x0020

	)

4311 
	#SPI_CR2_RXNEIE
 ((
ut16_t
)0x0040

	)

4312 
	#SPI_CR2_TXEIE
 ((
ut16_t
)0x0080

	)

4313 
	#SPI_CR2_DS
 ((
ut16_t
)0x0F00

	)

4314 
	#SPI_CR2_DS_0
 ((
ut16_t
)0x0100

	)

4315 
	#SPI_CR2_DS_1
 ((
ut16_t
)0x0200

	)

4316 
	#SPI_CR2_DS_2
 ((
ut16_t
)0x0400

	)

4317 
	#SPI_CR2_DS_3
 ((
ut16_t
)0x0800

	)

4318 
	#SPI_CR2_FRXTH
 ((
ut16_t
)0x1000

	)

4319 
	#SPI_CR2_LDMARX
 ((
ut16_t
)0x2000

	)

4320 
	#SPI_CR2_LDMATX
 ((
ut16_t
)0x4000

	)

4323 
	#SPI_SR_RXNE
 ((
ut16_t
)0x0001

	)

4324 
	#SPI_SR_TXE
 ((
ut16_t
)0x0002

	)

4325 
	#SPI_SR_CHSIDE
 ((
ut16_t
)0x0004

	)

4326 
	#SPI_SR_UDR
 ((
ut16_t
)0x0008

	)

4327 
	#SPI_SR_CRCERR
 ((
ut16_t
)0x0010

	)

4328 
	#SPI_SR_MODF
 ((
ut16_t
)0x0020

	)

4329 
	#SPI_SR_OVR
 ((
ut16_t
)0x0040

	)

4330 
	#SPI_SR_BSY
 ((
ut16_t
)0x0080

	)

4331 
	#SPI_SR_FRE
 ((
ut16_t
)0x0100

	)

4332 
	#SPI_SR_FRLVL
 ((
ut16_t
)0x0600

	)

4333 
	#SPI_SR_FRLVL_0
 ((
ut16_t
)0x0200

	)

4334 
	#SPI_SR_FRLVL_1
 ((
ut16_t
)0x0400

	)

4335 
	#SPI_SR_FTLVL
 ((
ut16_t
)0x1800

	)

4336 
	#SPI_SR_FTLVL_0
 ((
ut16_t
)0x0800

	)

4337 
	#SPI_SR_FTLVL_1
 ((
ut16_t
)0x1000

	)

4340 
	#SPI_DR_DR
 ((
ut16_t
)0xFFFF

	)

4343 
	#SPI_CRCPR_CRCPOLY
 ((
ut16_t
)0xFFFF

	)

4346 
	#SPI_RXCRCR_RXCRC
 ((
ut16_t
)0xFFFF

	)

4349 
	#SPI_TXCRCR_TXCRC
 ((
ut16_t
)0xFFFF

	)

4352 
	#SPI_I2SCFGR_CHLEN
 ((
ut16_t
)0x0001

	)

4353 
	#SPI_I2SCFGR_DATLEN
 ((
ut16_t
)0x0006

	)

4354 
	#SPI_I2SCFGR_DATLEN_0
 ((
ut16_t
)0x0002

	)

4355 
	#SPI_I2SCFGR_DATLEN_1
 ((
ut16_t
)0x0004

	)

4356 
	#SPI_I2SCFGR_CKPOL
 ((
ut16_t
)0x0008

	)

4357 
	#SPI_I2SCFGR_I2SSTD
 ((
ut16_t
)0x0030

	)

4358 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ut16_t
)0x0010

	)

4359 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ut16_t
)0x0020

	)

4360 
	#SPI_I2SCFGR_PCMSYNC
 ((
ut16_t
)0x0080

	)

4361 
	#SPI_I2SCFGR_I2SCFG
 ((
ut16_t
)0x0300

	)

4362 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ut16_t
)0x0100

	)

4363 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ut16_t
)0x0200

	)

4364 
	#SPI_I2SCFGR_I2SE
 ((
ut16_t
)0x0400

	)

4365 
	#SPI_I2SCFGR_I2SMOD
 ((
ut16_t
)0x0800

	)

4368 
	#SPI_I2SPR_I2SDIV
 ((
ut16_t
)0x00FF

	)

4369 
	#SPI_I2SPR_ODD
 ((
ut16_t
)0x0100

	)

4370 
	#SPI_I2SPR_MCKOE
 ((
ut16_t
)0x0200

	)

4378 
	#SYSCFG_CFGR1_MEM_MODE
 ((
ut32_t
)0x00000003

	)

4379 
	#SYSCFG_CFGR1_MEM_MODE_0
 ((
ut32_t
)0x00000001

	)

4380 
	#SYSCFG_CFGR1_MEM_MODE_1
 ((
ut32_t
)0x00000002

	)

4381 
	#SYSCFG_CFGR1_PA11_PA12_RMP
 ((
ut32_t
)0x00000010

	)

4382 
	#SYSCFG_CFGR1_ADC_DMA_RMP
 ((
ut32_t
)0x00000100

	)

4383 
	#SYSCFG_CFGR1_USART1TX_DMA_RMP
 ((
ut32_t
)0x00000200

	)

4384 
	#SYSCFG_CFGR1_USART1RX_DMA_RMP
 ((
ut32_t
)0x00000400

	)

4385 
	#SYSCFG_CFGR1_TIM16_DMA_RMP
 ((
ut32_t
)0x00000800

	)

4386 
	#SYSCFG_CFGR1_TIM17_DMA_RMP
 ((
ut32_t
)0x00001000

	)

4387 
	#SYSCFG_CFGR1_TIM16_DMA_RMP2
 ((
ut32_t
)0x00002000

	)

4388 
	#SYSCFG_CFGR1_TIM17_DMA_RMP2
 ((
ut32_t
)0x00004000

	)

4389 
	#SYSCFG_CFGR1_I2C_FMP_PB6
 ((
ut32_t
)0x00010000

	)

4390 
	#SYSCFG_CFGR1_I2C_FMP_PB7
 ((
ut32_t
)0x00020000

	)

4391 
	#SYSCFG_CFGR1_I2C_FMP_PB8
 ((
ut32_t
)0x00040000

	)

4392 
	#SYSCFG_CFGR1_I2C_FMP_PB9
 ((
ut32_t
)0x00080000

	)

4393 
	#SYSCFG_CFGR1_I2C_FMP_I2C1
 ((
ut32_t
)0x00100000

	)

4394 
	#SYSCFG_CFGR1_I2C_FMP_I2C2
 ((
ut32_t
)0x00200000

	)

4395 
	#SYSCFG_CFGR1_I2C_FMP_PA9
 ((
ut32_t
)0x00400000

	)

4396 
	#SYSCFG_CFGR1_I2C_FMP_PA10
 ((
ut32_t
)0x00800000

	)

4397 
	#SYSCFG_CFGR1_SPI2_DMA_RMP
 ((
ut32_t
)0x01000000

	)

4398 
	#SYSCFG_CFGR1_USART2_DMA_RMP
 ((
ut32_t
)0x02000000

	)

4399 
	#SYSCFG_CFGR1_USART3_DMA_RMP
 ((
ut32_t
)0x04000000

	)

4400 
	#SYSCFG_CFGR1_I2C1_DMA_RMP
 ((
ut32_t
)0x08000000

	)

4401 
	#SYSCFG_CFGR1_TIM1_DMA_RMP
 ((
ut32_t
)0x10000000

	)

4402 
	#SYSCFG_CFGR1_TIM2_DMA_RMP
 ((
ut32_t
)0x20000000

	)

4403 
	#SYSCFG_CFGR1_TIM3_DMA_RMP
 ((
ut32_t
)0x40000000

	)

4406 
	#SYSCFG_EXTICR1_EXTI0
 ((
ut16_t
)0x000F

	)

4407 
	#SYSCFG_EXTICR1_EXTI1
 ((
ut16_t
)0x00F0

	)

4408 
	#SYSCFG_EXTICR1_EXTI2
 ((
ut16_t
)0x0F00

	)

4409 
	#SYSCFG_EXTICR1_EXTI3
 ((
ut16_t
)0xF000

	)

4414 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
ut16_t
)0x0000

	)

4415 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
ut16_t
)0x0001

	)

4416 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
ut16_t
)0x0002

	)

4417 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
ut16_t
)0x0003

	)

4418 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
ut16_t
)0x0004

	)

4419 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
ut16_t
)0x0005

	)

4424 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
ut16_t
)0x0000

	)

4425 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
ut16_t
)0x0010

	)

4426 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
ut16_t
)0x0020

	)

4427 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
ut16_t
)0x0030

	)

4428 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
ut16_t
)0x0040

	)

4429 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
ut16_t
)0x0050

	)

4434 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
ut16_t
)0x0000

	)

4435 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
ut16_t
)0x0100

	)

4436 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
ut16_t
)0x0200

	)

4437 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
ut16_t
)0x0300

	)

4438 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
ut16_t
)0x0400

	)

4439 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
ut16_t
)0x0500

	)

4444 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
ut16_t
)0x0000

	)

4445 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
ut16_t
)0x1000

	)

4446 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
ut16_t
)0x2000

	)

4447 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
ut16_t
)0x3000

	)

4448 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
ut16_t
)0x4000

	)

4449 
	#SYSCFG_EXTICR1_EXTI3_PF
 ((
ut16_t
)0x5000

	)

4452 
	#SYSCFG_EXTICR2_EXTI4
 ((
ut16_t
)0x000F

	)

4453 
	#SYSCFG_EXTICR2_EXTI5
 ((
ut16_t
)0x00F0

	)

4454 
	#SYSCFG_EXTICR2_EXTI6
 ((
ut16_t
)0x0F00

	)

4455 
	#SYSCFG_EXTICR2_EXTI7
 ((
ut16_t
)0xF000

	)

4460 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
ut16_t
)0x0000

	)

4461 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
ut16_t
)0x0001

	)

4462 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
ut16_t
)0x0002

	)

4463 
	#SYSCFG_EXTICR2_EXTI4_PD
 ((
ut16_t
)0x0003

	)

4464 
	#SYSCFG_EXTICR2_EXTI4_PE
 ((
ut16_t
)0x0004

	)

4465 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
ut16_t
)0x0005

	)

4470 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
ut16_t
)0x0000

	)

4471 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
ut16_t
)0x0010

	)

4472 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
ut16_t
)0x0020

	)

4473 
	#SYSCFG_EXTICR2_EXTI5_PD
 ((
ut16_t
)0x0030

	)

4474 
	#SYSCFG_EXTICR2_EXTI5_PE
 ((
ut16_t
)0x0040

	)

4475 
	#SYSCFG_EXTICR2_EXTI5_PF
 ((
ut16_t
)0x0050

	)

4480 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
ut16_t
)0x0000

	)

4481 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
ut16_t
)0x0100

	)

4482 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
ut16_t
)0x0200

	)

4483 
	#SYSCFG_EXTICR2_EXTI6_PD
 ((
ut16_t
)0x0300

	)

4484 
	#SYSCFG_EXTICR2_EXTI6_PE
 ((
ut16_t
)0x0400

	)

4485 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
ut16_t
)0x0500

	)

4490 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
ut16_t
)0x0000

	)

4491 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
ut16_t
)0x1000

	)

4492 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
ut16_t
)0x2000

	)

4493 
	#SYSCFG_EXTICR2_EXTI7_PD
 ((
ut16_t
)0x3000

	)

4494 
	#SYSCFG_EXTICR2_EXTI7_PE
 ((
ut16_t
)0x4000

	)

4495 
	#SYSCFG_EXTICR2_EXTI7_PF
 ((
ut16_t
)0x5000

	)

4498 
	#SYSCFG_EXTICR3_EXTI8
 ((
ut16_t
)0x000F

	)

4499 
	#SYSCFG_EXTICR3_EXTI9
 ((
ut16_t
)0x00F0

	)

4500 
	#SYSCFG_EXTICR3_EXTI10
 ((
ut16_t
)0x0F00

	)

4501 
	#SYSCFG_EXTICR3_EXTI11
 ((
ut16_t
)0xF000

	)

4506 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
ut16_t
)0x0000

	)

4507 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
ut16_t
)0x0001

	)

4508 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
ut16_t
)0x0002

	)

4509 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
ut16_t
)0x0003

	)

4510 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
ut16_t
)0x0004

	)

4515 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
ut16_t
)0x0000

	)

4516 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
ut16_t
)0x0010

	)

4517 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
ut16_t
)0x0020

	)

4518 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
ut16_t
)0x0030

	)

4519 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
ut16_t
)0x0040

	)

4520 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
ut16_t
)0x0050

	)

4525 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
ut16_t
)0x0000

	)

4526 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
ut16_t
)0x0100

	)

4527 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
ut16_t
)0x0200

	)

4528 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
ut16_t
)0x0300

	)

4529 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
ut16_t
)0x0400

	)

4530 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
ut16_t
)0x0500

	)

4535 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
ut16_t
)0x0000

	)

4536 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
ut16_t
)0x1000

	)

4537 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
ut16_t
)0x2000

	)

4538 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
ut16_t
)0x3000

	)

4539 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
ut16_t
)0x4000

	)

4542 
	#SYSCFG_EXTICR4_EXTI12
 ((
ut16_t
)0x000F

	)

4543 
	#SYSCFG_EXTICR4_EXTI13
 ((
ut16_t
)0x00F0

	)

4544 
	#SYSCFG_EXTICR4_EXTI14
 ((
ut16_t
)0x0F00

	)

4545 
	#SYSCFG_EXTICR4_EXTI15
 ((
ut16_t
)0xF000

	)

4550 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
ut16_t
)0x0000

	)

4551 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
ut16_t
)0x0001

	)

4552 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
ut16_t
)0x0002

	)

4553 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
ut16_t
)0x0003

	)

4554 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
ut16_t
)0x0004

	)

4559 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
ut16_t
)0x0000

	)

4560 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
ut16_t
)0x0010

	)

4561 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
ut16_t
)0x0020

	)

4562 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
ut16_t
)0x0030

	)

4563 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
ut16_t
)0x0040

	)

4568 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
ut16_t
)0x0000

	)

4569 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
ut16_t
)0x0100

	)

4570 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
ut16_t
)0x0200

	)

4571 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
ut16_t
)0x0300

	)

4572 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
ut16_t
)0x0400

	)

4577 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
ut16_t
)0x0000

	)

4578 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
ut16_t
)0x1000

	)

4579 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
ut16_t
)0x2000

	)

4580 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
ut16_t
)0x3000

	)

4581 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
ut16_t
)0x4000

	)

4584 
	#SYSCFG_CFGR2_LOCKUP_LOCK
 ((
ut32_t
)0x00000001

	)

4585 
	#SYSCFG_CFGR2_SRAM_PARITY_LOCK
 ((
ut32_t
)0x00000002

	)

4586 
	#SYSCFG_CFGR2_PVD_LOCK
 ((
ut32_t
)0x00000004

	)

4587 
	#SYSCFG_CFGR2_SRAM_PEF
 ((
ut32_t
)0x00000100

	)

4590 
	#SYSCFG_CFGR2_SRAM_PE
 
SYSCFG_CFGR2_SRAM_PEF


	)

4597 
	#TIM_CR1_CEN
 ((
ut16_t
)0x0001

	)

4598 
	#TIM_CR1_UDIS
 ((
ut16_t
)0x0002

	)

4599 
	#TIM_CR1_URS
 ((
ut16_t
)0x0004

	)

4600 
	#TIM_CR1_OPM
 ((
ut16_t
)0x0008

	)

4601 
	#TIM_CR1_DIR
 ((
ut16_t
)0x0010

	)

4603 
	#TIM_CR1_CMS
 ((
ut16_t
)0x0060

	)

4604 
	#TIM_CR1_CMS_0
 ((
ut16_t
)0x0020

	)

4605 
	#TIM_CR1_CMS_1
 ((
ut16_t
)0x0040

	)

4607 
	#TIM_CR1_ARPE
 ((
ut16_t
)0x0080

	)

4609 
	#TIM_CR1_CKD
 ((
ut16_t
)0x0300

	)

4610 
	#TIM_CR1_CKD_0
 ((
ut16_t
)0x0100

	)

4611 
	#TIM_CR1_CKD_1
 ((
ut16_t
)0x0200

	)

4614 
	#TIM_CR2_CCPC
 ((
ut16_t
)0x0001

	)

4615 
	#TIM_CR2_CCUS
 ((
ut16_t
)0x0004

	)

4616 
	#TIM_CR2_CCDS
 ((
ut16_t
)0x0008

	)

4618 
	#TIM_CR2_MMS
 ((
ut16_t
)0x0070

	)

4619 
	#TIM_CR2_MMS_0
 ((
ut16_t
)0x0010

	)

4620 
	#TIM_CR2_MMS_1
 ((
ut16_t
)0x0020

	)

4621 
	#TIM_CR2_MMS_2
 ((
ut16_t
)0x0040

	)

4623 
	#TIM_CR2_TI1S
 ((
ut16_t
)0x0080

	)

4624 
	#TIM_CR2_OIS1
 ((
ut16_t
)0x0100

	)

4625 
	#TIM_CR2_OIS1N
 ((
ut16_t
)0x0200

	)

4626 
	#TIM_CR2_OIS2
 ((
ut16_t
)0x0400

	)

4627 
	#TIM_CR2_OIS2N
 ((
ut16_t
)0x0800

	)

4628 
	#TIM_CR2_OIS3
 ((
ut16_t
)0x1000

	)

4629 
	#TIM_CR2_OIS3N
 ((
ut16_t
)0x2000

	)

4630 
	#TIM_CR2_OIS4
 ((
ut16_t
)0x4000

	)

4633 
	#TIM_SMCR_SMS
 ((
ut16_t
)0x0007

	)

4634 
	#TIM_SMCR_SMS_0
 ((
ut16_t
)0x0001

	)

4635 
	#TIM_SMCR_SMS_1
 ((
ut16_t
)0x0002

	)

4636 
	#TIM_SMCR_SMS_2
 ((
ut16_t
)0x0004

	)

4638 
	#TIM_SMCR_OCCS
 ((
ut16_t
)0x0008

	)

4640 
	#TIM_SMCR_TS
 ((
ut16_t
)0x0070

	)

4641 
	#TIM_SMCR_TS_0
 ((
ut16_t
)0x0010

	)

4642 
	#TIM_SMCR_TS_1
 ((
ut16_t
)0x0020

	)

4643 
	#TIM_SMCR_TS_2
 ((
ut16_t
)0x0040

	)

4645 
	#TIM_SMCR_MSM
 ((
ut16_t
)0x0080

	)

4647 
	#TIM_SMCR_ETF
 ((
ut16_t
)0x0F00

	)

4648 
	#TIM_SMCR_ETF_0
 ((
ut16_t
)0x0100

	)

4649 
	#TIM_SMCR_ETF_1
 ((
ut16_t
)0x0200

	)

4650 
	#TIM_SMCR_ETF_2
 ((
ut16_t
)0x0400

	)

4651 
	#TIM_SMCR_ETF_3
 ((
ut16_t
)0x0800

	)

4653 
	#TIM_SMCR_ETPS
 ((
ut16_t
)0x3000

	)

4654 
	#TIM_SMCR_ETPS_0
 ((
ut16_t
)0x1000

	)

4655 
	#TIM_SMCR_ETPS_1
 ((
ut16_t
)0x2000

	)

4657 
	#TIM_SMCR_ECE
 ((
ut16_t
)0x4000

	)

4658 
	#TIM_SMCR_ETP
 ((
ut16_t
)0x8000

	)

4661 
	#TIM_DIER_UIE
 ((
ut16_t
)0x0001

	)

4662 
	#TIM_DIER_CC1IE
 ((
ut16_t
)0x0002

	)

4663 
	#TIM_DIER_CC2IE
 ((
ut16_t
)0x0004

	)

4664 
	#TIM_DIER_CC3IE
 ((
ut16_t
)0x0008

	)

4665 
	#TIM_DIER_CC4IE
 ((
ut16_t
)0x0010

	)

4666 
	#TIM_DIER_COMIE
 ((
ut16_t
)0x0020

	)

4667 
	#TIM_DIER_TIE
 ((
ut16_t
)0x0040

	)

4668 
	#TIM_DIER_BIE
 ((
ut16_t
)0x0080

	)

4669 
	#TIM_DIER_UDE
 ((
ut16_t
)0x0100

	)

4670 
	#TIM_DIER_CC1DE
 ((
ut16_t
)0x0200

	)

4671 
	#TIM_DIER_CC2DE
 ((
ut16_t
)0x0400

	)

4672 
	#TIM_DIER_CC3DE
 ((
ut16_t
)0x0800

	)

4673 
	#TIM_DIER_CC4DE
 ((
ut16_t
)0x1000

	)

4674 
	#TIM_DIER_COMDE
 ((
ut16_t
)0x2000

	)

4675 
	#TIM_DIER_TDE
 ((
ut16_t
)0x4000

	)

4678 
	#TIM_SR_UIF
 ((
ut16_t
)0x0001

	)

4679 
	#TIM_SR_CC1IF
 ((
ut16_t
)0x0002

	)

4680 
	#TIM_SR_CC2IF
 ((
ut16_t
)0x0004

	)

4681 
	#TIM_SR_CC3IF
 ((
ut16_t
)0x0008

	)

4682 
	#TIM_SR_CC4IF
 ((
ut16_t
)0x0010

	)

4683 
	#TIM_SR_COMIF
 ((
ut16_t
)0x0020

	)

4684 
	#TIM_SR_TIF
 ((
ut16_t
)0x0040

	)

4685 
	#TIM_SR_BIF
 ((
ut16_t
)0x0080

	)

4686 
	#TIM_SR_CC1OF
 ((
ut16_t
)0x0200

	)

4687 
	#TIM_SR_CC2OF
 ((
ut16_t
)0x0400

	)

4688 
	#TIM_SR_CC3OF
 ((
ut16_t
)0x0800

	)

4689 
	#TIM_SR_CC4OF
 ((
ut16_t
)0x1000

	)

4692 
	#TIM_EGR_UG
 ((
ut8_t
)0x01

	)

4693 
	#TIM_EGR_CC1G
 ((
ut8_t
)0x02

	)

4694 
	#TIM_EGR_CC2G
 ((
ut8_t
)0x04

	)

4695 
	#TIM_EGR_CC3G
 ((
ut8_t
)0x08

	)

4696 
	#TIM_EGR_CC4G
 ((
ut8_t
)0x10

	)

4697 
	#TIM_EGR_COMG
 ((
ut8_t
)0x20

	)

4698 
	#TIM_EGR_TG
 ((
ut8_t
)0x40

	)

4699 
	#TIM_EGR_BG
 ((
ut8_t
)0x80

	)

4702 
	#TIM_CCMR1_CC1S
 ((
ut16_t
)0x0003

	)

4703 
	#TIM_CCMR1_CC1S_0
 ((
ut16_t
)0x0001

	)

4704 
	#TIM_CCMR1_CC1S_1
 ((
ut16_t
)0x0002

	)

4706 
	#TIM_CCMR1_OC1FE
 ((
ut16_t
)0x0004

	)

4707 
	#TIM_CCMR1_OC1PE
 ((
ut16_t
)0x0008

	)

4709 
	#TIM_CCMR1_OC1M
 ((
ut16_t
)0x0070

	)

4710 
	#TIM_CCMR1_OC1M_0
 ((
ut16_t
)0x0010

	)

4711 
	#TIM_CCMR1_OC1M_1
 ((
ut16_t
)0x0020

	)

4712 
	#TIM_CCMR1_OC1M_2
 ((
ut16_t
)0x0040

	)

4714 
	#TIM_CCMR1_OC1CE
 ((
ut16_t
)0x0080

	)

4716 
	#TIM_CCMR1_CC2S
 ((
ut16_t
)0x0300

	)

4717 
	#TIM_CCMR1_CC2S_0
 ((
ut16_t
)0x0100

	)

4718 
	#TIM_CCMR1_CC2S_1
 ((
ut16_t
)0x0200

	)

4720 
	#TIM_CCMR1_OC2FE
 ((
ut16_t
)0x0400

	)

4721 
	#TIM_CCMR1_OC2PE
 ((
ut16_t
)0x0800

	)

4723 
	#TIM_CCMR1_OC2M
 ((
ut16_t
)0x7000

	)

4724 
	#TIM_CCMR1_OC2M_0
 ((
ut16_t
)0x1000

	)

4725 
	#TIM_CCMR1_OC2M_1
 ((
ut16_t
)0x2000

	)

4726 
	#TIM_CCMR1_OC2M_2
 ((
ut16_t
)0x4000

	)

4728 
	#TIM_CCMR1_OC2CE
 ((
ut16_t
)0x8000

	)

4732 
	#TIM_CCMR1_IC1PSC
 ((
ut16_t
)0x000C

	)

4733 
	#TIM_CCMR1_IC1PSC_0
 ((
ut16_t
)0x0004

	)

4734 
	#TIM_CCMR1_IC1PSC_1
 ((
ut16_t
)0x0008

	)

4736 
	#TIM_CCMR1_IC1F
 ((
ut16_t
)0x00F0

	)

4737 
	#TIM_CCMR1_IC1F_0
 ((
ut16_t
)0x0010

	)

4738 
	#TIM_CCMR1_IC1F_1
 ((
ut16_t
)0x0020

	)

4739 
	#TIM_CCMR1_IC1F_2
 ((
ut16_t
)0x0040

	)

4740 
	#TIM_CCMR1_IC1F_3
 ((
ut16_t
)0x0080

	)

4742 
	#TIM_CCMR1_IC2PSC
 ((
ut16_t
)0x0C00

	)

4743 
	#TIM_CCMR1_IC2PSC_0
 ((
ut16_t
)0x0400

	)

4744 
	#TIM_CCMR1_IC2PSC_1
 ((
ut16_t
)0x0800

	)

4746 
	#TIM_CCMR1_IC2F
 ((
ut16_t
)0xF000

	)

4747 
	#TIM_CCMR1_IC2F_0
 ((
ut16_t
)0x1000

	)

4748 
	#TIM_CCMR1_IC2F_1
 ((
ut16_t
)0x2000

	)

4749 
	#TIM_CCMR1_IC2F_2
 ((
ut16_t
)0x4000

	)

4750 
	#TIM_CCMR1_IC2F_3
 ((
ut16_t
)0x8000

	)

4753 
	#TIM_CCMR2_CC3S
 ((
ut16_t
)0x0003

	)

4754 
	#TIM_CCMR2_CC3S_0
 ((
ut16_t
)0x0001

	)

4755 
	#TIM_CCMR2_CC3S_1
 ((
ut16_t
)0x0002

	)

4757 
	#TIM_CCMR2_OC3FE
 ((
ut16_t
)0x0004

	)

4758 
	#TIM_CCMR2_OC3PE
 ((
ut16_t
)0x0008

	)

4760 
	#TIM_CCMR2_OC3M
 ((
ut16_t
)0x0070

	)

4761 
	#TIM_CCMR2_OC3M_0
 ((
ut16_t
)0x0010

	)

4762 
	#TIM_CCMR2_OC3M_1
 ((
ut16_t
)0x0020

	)

4763 
	#TIM_CCMR2_OC3M_2
 ((
ut16_t
)0x0040

	)

4765 
	#TIM_CCMR2_OC3CE
 ((
ut16_t
)0x0080

	)

4767 
	#TIM_CCMR2_CC4S
 ((
ut16_t
)0x0300

	)

4768 
	#TIM_CCMR2_CC4S_0
 ((
ut16_t
)0x0100

	)

4769 
	#TIM_CCMR2_CC4S_1
 ((
ut16_t
)0x0200

	)

4771 
	#TIM_CCMR2_OC4FE
 ((
ut16_t
)0x0400

	)

4772 
	#TIM_CCMR2_OC4PE
 ((
ut16_t
)0x0800

	)

4774 
	#TIM_CCMR2_OC4M
 ((
ut16_t
)0x7000

	)

4775 
	#TIM_CCMR2_OC4M_0
 ((
ut16_t
)0x1000

	)

4776 
	#TIM_CCMR2_OC4M_1
 ((
ut16_t
)0x2000

	)

4777 
	#TIM_CCMR2_OC4M_2
 ((
ut16_t
)0x4000

	)

4779 
	#TIM_CCMR2_OC4CE
 ((
ut16_t
)0x8000

	)

4783 
	#TIM_CCMR2_IC3PSC
 ((
ut16_t
)0x000C

	)

4784 
	#TIM_CCMR2_IC3PSC_0
 ((
ut16_t
)0x0004

	)

4785 
	#TIM_CCMR2_IC3PSC_1
 ((
ut16_t
)0x0008

	)

4787 
	#TIM_CCMR2_IC3F
 ((
ut16_t
)0x00F0

	)

4788 
	#TIM_CCMR2_IC3F_0
 ((
ut16_t
)0x0010

	)

4789 
	#TIM_CCMR2_IC3F_1
 ((
ut16_t
)0x0020

	)

4790 
	#TIM_CCMR2_IC3F_2
 ((
ut16_t
)0x0040

	)

4791 
	#TIM_CCMR2_IC3F_3
 ((
ut16_t
)0x0080

	)

4793 
	#TIM_CCMR2_IC4PSC
 ((
ut16_t
)0x0C00

	)

4794 
	#TIM_CCMR2_IC4PSC_0
 ((
ut16_t
)0x0400

	)

4795 
	#TIM_CCMR2_IC4PSC_1
 ((
ut16_t
)0x0800

	)

4797 
	#TIM_CCMR2_IC4F
 ((
ut16_t
)0xF000

	)

4798 
	#TIM_CCMR2_IC4F_0
 ((
ut16_t
)0x1000

	)

4799 
	#TIM_CCMR2_IC4F_1
 ((
ut16_t
)0x2000

	)

4800 
	#TIM_CCMR2_IC4F_2
 ((
ut16_t
)0x4000

	)

4801 
	#TIM_CCMR2_IC4F_3
 ((
ut16_t
)0x8000

	)

4804 
	#TIM_CCER_CC1E
 ((
ut16_t
)0x0001

	)

4805 
	#TIM_CCER_CC1P
 ((
ut16_t
)0x0002

	)

4806 
	#TIM_CCER_CC1NE
 ((
ut16_t
)0x0004

	)

4807 
	#TIM_CCER_CC1NP
 ((
ut16_t
)0x0008

	)

4808 
	#TIM_CCER_CC2E
 ((
ut16_t
)0x0010

	)

4809 
	#TIM_CCER_CC2P
 ((
ut16_t
)0x0020

	)

4810 
	#TIM_CCER_CC2NE
 ((
ut16_t
)0x0040

	)

4811 
	#TIM_CCER_CC2NP
 ((
ut16_t
)0x0080

	)

4812 
	#TIM_CCER_CC3E
 ((
ut16_t
)0x0100

	)

4813 
	#TIM_CCER_CC3P
 ((
ut16_t
)0x0200

	)

4814 
	#TIM_CCER_CC3NE
 ((
ut16_t
)0x0400

	)

4815 
	#TIM_CCER_CC3NP
 ((
ut16_t
)0x0800

	)

4816 
	#TIM_CCER_CC4E
 ((
ut16_t
)0x1000

	)

4817 
	#TIM_CCER_CC4P
 ((
ut16_t
)0x2000

	)

4818 
	#TIM_CCER_CC4NP
 ((
ut16_t
)0x8000

	)

4821 
	#TIM_CNT_CNT
 ((
ut16_t
)0xFFFF

	)

4824 
	#TIM_PSC_PSC
 ((
ut16_t
)0xFFFF

	)

4827 
	#TIM_ARR_ARR
 ((
ut16_t
)0xFFFF

	)

4830 
	#TIM_RCR_REP
 ((
ut8_t
)0xFF

	)

4833 
	#TIM_CCR1_CCR1
 ((
ut16_t
)0xFFFF

	)

4836 
	#TIM_CCR2_CCR2
 ((
ut16_t
)0xFFFF

	)

4839 
	#TIM_CCR3_CCR3
 ((
ut16_t
)0xFFFF

	)

4842 
	#TIM_CCR4_CCR4
 ((
ut16_t
)0xFFFF

	)

4845 
	#TIM_BDTR_DTG
 ((
ut16_t
)0x00FF

	)

4846 
	#TIM_BDTR_DTG_0
 ((
ut16_t
)0x0001

	)

4847 
	#TIM_BDTR_DTG_1
 ((
ut16_t
)0x0002

	)

4848 
	#TIM_BDTR_DTG_2
 ((
ut16_t
)0x0004

	)

4849 
	#TIM_BDTR_DTG_3
 ((
ut16_t
)0x0008

	)

4850 
	#TIM_BDTR_DTG_4
 ((
ut16_t
)0x0010

	)

4851 
	#TIM_BDTR_DTG_5
 ((
ut16_t
)0x0020

	)

4852 
	#TIM_BDTR_DTG_6
 ((
ut16_t
)0x0040

	)

4853 
	#TIM_BDTR_DTG_7
 ((
ut16_t
)0x0080

	)

4855 
	#TIM_BDTR_LOCK
 ((
ut16_t
)0x0300

	)

4856 
	#TIM_BDTR_LOCK_0
 ((
ut16_t
)0x0100

	)

4857 
	#TIM_BDTR_LOCK_1
 ((
ut16_t
)0x0200

	)

4859 
	#TIM_BDTR_OSSI
 ((
ut16_t
)0x0400

	)

4860 
	#TIM_BDTR_OSSR
 ((
ut16_t
)0x0800

	)

4861 
	#TIM_BDTR_BKE
 ((
ut16_t
)0x1000

	)

4862 
	#TIM_BDTR_BKP
 ((
ut16_t
)0x2000

	)

4863 
	#TIM_BDTR_AOE
 ((
ut16_t
)0x4000

	)

4864 
	#TIM_BDTR_MOE
 ((
ut16_t
)0x8000

	)

4867 
	#TIM_DCR_DBA
 ((
ut16_t
)0x001F

	)

4868 
	#TIM_DCR_DBA_0
 ((
ut16_t
)0x0001

	)

4869 
	#TIM_DCR_DBA_1
 ((
ut16_t
)0x0002

	)

4870 
	#TIM_DCR_DBA_2
 ((
ut16_t
)0x0004

	)

4871 
	#TIM_DCR_DBA_3
 ((
ut16_t
)0x0008

	)

4872 
	#TIM_DCR_DBA_4
 ((
ut16_t
)0x0010

	)

4874 
	#TIM_DCR_DBL
 ((
ut16_t
)0x1F00

	)

4875 
	#TIM_DCR_DBL_0
 ((
ut16_t
)0x0100

	)

4876 
	#TIM_DCR_DBL_1
 ((
ut16_t
)0x0200

	)

4877 
	#TIM_DCR_DBL_2
 ((
ut16_t
)0x0400

	)

4878 
	#TIM_DCR_DBL_3
 ((
ut16_t
)0x0800

	)

4879 
	#TIM_DCR_DBL_4
 ((
ut16_t
)0x1000

	)

4882 
	#TIM_DMAR_DMAB
 ((
ut16_t
)0xFFFF

	)

4885 
	#TIM14_OR_TI1_RMP
 ((
ut16_t
)0x0003

	)

4886 
	#TIM14_OR_TI1_RMP_0
 ((
ut16_t
)0x0001

	)

4887 
	#TIM14_OR_TI1_RMP_1
 ((
ut16_t
)0x0002

	)

4896 
	#USART_CR1_UE
 ((
ut32_t
)0x00000001

	)

4897 
	#USART_CR1_UESM
 ((
ut32_t
)0x00000002

	)

4898 
	#USART_CR1_RE
 ((
ut32_t
)0x00000004

	)

4899 
	#USART_CR1_TE
 ((
ut32_t
)0x00000008

	)

4900 
	#USART_CR1_IDLEIE
 ((
ut32_t
)0x00000010

	)

4901 
	#USART_CR1_RXNEIE
 ((
ut32_t
)0x00000020

	)

4902 
	#USART_CR1_TCIE
 ((
ut32_t
)0x00000040

	)

4903 
	#USART_CR1_TXEIE
 ((
ut32_t
)0x00000080

	)

4904 
	#USART_CR1_PEIE
 ((
ut32_t
)0x00000100

	)

4905 
	#USART_CR1_PS
 ((
ut32_t
)0x00000200

	)

4906 
	#USART_CR1_PCE
 ((
ut32_t
)0x00000400

	)

4907 
	#USART_CR1_WAKE
 ((
ut32_t
)0x00000800

	)

4908 
	#USART_CR1_M
 ((
ut32_t
)0x00001000

	)

4909 
	#USART_CR1_MME
 ((
ut32_t
)0x00002000

	)

4910 
	#USART_CR1_CMIE
 ((
ut32_t
)0x00004000

	)

4911 
	#USART_CR1_OVER8
 ((
ut32_t
)0x00008000

	)

4912 
	#USART_CR1_DEDT
 ((
ut32_t
)0x001F0000

	)

4913 
	#USART_CR1_DEDT_0
 ((
ut32_t
)0x00010000

	)

4914 
	#USART_CR1_DEDT_1
 ((
ut32_t
)0x00020000

	)

4915 
	#USART_CR1_DEDT_2
 ((
ut32_t
)0x00040000

	)

4916 
	#USART_CR1_DEDT_3
 ((
ut32_t
)0x00080000

	)

4917 
	#USART_CR1_DEDT_4
 ((
ut32_t
)0x00100000

	)

4918 
	#USART_CR1_DEAT
 ((
ut32_t
)0x03E00000

	)

4919 
	#USART_CR1_DEAT_0
 ((
ut32_t
)0x00200000

	)

4920 
	#USART_CR1_DEAT_1
 ((
ut32_t
)0x00400000

	)

4921 
	#USART_CR1_DEAT_2
 ((
ut32_t
)0x00800000

	)

4922 
	#USART_CR1_DEAT_3
 ((
ut32_t
)0x01000000

	)

4923 
	#USART_CR1_DEAT_4
 ((
ut32_t
)0x02000000

	)

4924 
	#USART_CR1_RTOIE
 ((
ut32_t
)0x04000000

	)

4925 
	#USART_CR1_EOBIE
 ((
ut32_t
)0x08000000

	)

4928 
	#USART_CR2_ADDM7
 ((
ut32_t
)0x00000010

	)

4929 
	#USART_CR2_LBDL
 ((
ut32_t
)0x00000020

	)

4930 
	#USART_CR2_LBDIE
 ((
ut32_t
)0x00000040

	)

4931 
	#USART_CR2_LBCL
 ((
ut32_t
)0x00000100

	)

4932 
	#USART_CR2_CPHA
 ((
ut32_t
)0x00000200

	)

4933 
	#USART_CR2_CPOL
 ((
ut32_t
)0x00000400

	)

4934 
	#USART_CR2_CLKEN
 ((
ut32_t
)0x00000800

	)

4935 
	#USART_CR2_STOP
 ((
ut32_t
)0x00003000

	)

4936 
	#USART_CR2_STOP_0
 ((
ut32_t
)0x00001000

	)

4937 
	#USART_CR2_STOP_1
 ((
ut32_t
)0x00002000

	)

4938 
	#USART_CR2_LINEN
 ((
ut32_t
)0x00004000

	)

4939 
	#USART_CR2_SWAP
 ((
ut32_t
)0x00008000

	)

4940 
	#USART_CR2_RXINV
 ((
ut32_t
)0x00010000

	)

4941 
	#USART_CR2_TXINV
 ((
ut32_t
)0x00020000

	)

4942 
	#USART_CR2_DATAINV
 ((
ut32_t
)0x00040000

	)

4943 
	#USART_CR2_MSBFIRST
 ((
ut32_t
)0x00080000

	)

4944 
	#USART_CR2_ABREN
 ((
ut32_t
)0x00100000

	)

4945 
	#USART_CR2_ABRMODE
 ((
ut32_t
)0x00600000

	)

4946 
	#USART_CR2_ABRMODE_0
 ((
ut32_t
)0x00200000

	)

4947 
	#USART_CR2_ABRMODE_1
 ((
ut32_t
)0x00400000

	)

4948 
	#USART_CR2_RTOEN
 ((
ut32_t
)0x00800000

	)

4949 
	#USART_CR2_ADD
 ((
ut32_t
)0xFF000000

	)

4952 
	#USART_CR3_EIE
 ((
ut32_t
)0x00000001

	)

4953 
	#USART_CR3_IREN
 ((
ut32_t
)0x00000002

	)

4954 
	#USART_CR3_IRLP
 ((
ut32_t
)0x00000004

	)

4955 
	#USART_CR3_HDSEL
 ((
ut32_t
)0x00000008

	)

4956 
	#USART_CR3_NACK
 ((
ut32_t
)0x00000010

	)

4957 
	#USART_CR3_SCEN
 ((
ut32_t
)0x00000020

	)

4958 
	#USART_CR3_DMAR
 ((
ut32_t
)0x00000040

	)

4959 
	#USART_CR3_DMAT
 ((
ut32_t
)0x00000080

	)

4960 
	#USART_CR3_RTSE
 ((
ut32_t
)0x00000100

	)

4961 
	#USART_CR3_CTSE
 ((
ut32_t
)0x00000200

	)

4962 
	#USART_CR3_CTSIE
 ((
ut32_t
)0x00000400

	)

4963 
	#USART_CR3_ONEBIT
 ((
ut32_t
)0x00000800

	)

4964 
	#USART_CR3_OVRDIS
 ((
ut32_t
)0x00001000

	)

4965 
	#USART_CR3_DDRE
 ((
ut32_t
)0x00002000

	)

4966 
	#USART_CR3_DEM
 ((
ut32_t
)0x00004000

	)

4967 
	#USART_CR3_DEP
 ((
ut32_t
)0x00008000

	)

4968 
	#USART_CR3_SCARCNT
 ((
ut32_t
)0x000E0000

	)

4969 
	#USART_CR3_SCARCNT_0
 ((
ut32_t
)0x00020000

	)

4970 
	#USART_CR3_SCARCNT_1
 ((
ut32_t
)0x00040000

	)

4971 
	#USART_CR3_SCARCNT_2
 ((
ut32_t
)0x00080000

	)

4972 
	#USART_CR3_WUS
 ((
ut32_t
)0x00300000

	)

4973 
	#USART_CR3_WUS_0
 ((
ut32_t
)0x00100000

	)

4974 
	#USART_CR3_WUS_1
 ((
ut32_t
)0x00200000

	)

4975 
	#USART_CR3_WUFIE
 ((
ut32_t
)0x00400000

	)

4978 
	#USART_BRR_DIV_FRACTION
 ((
ut16_t
)0x000F

	)

4979 
	#USART_BRR_DIV_MANTISSA
 ((
ut16_t
)0xFFF0

	)

4982 
	#USART_GTPR_PSC
 ((
ut16_t
)0x00FF

	)

4983 
	#USART_GTPR_GT
 ((
ut16_t
)0xFF00

	)

4987 
	#USART_RTOR_RTO
 ((
ut32_t
)0x00FFFFFF

	)

4988 
	#USART_RTOR_BLEN
 ((
ut32_t
)0xFF000000

	)

4991 
	#USART_RQR_ABRRQ
 ((
ut16_t
)0x0001

	)

4992 
	#USART_RQR_SBKRQ
 ((
ut16_t
)0x0002

	)

4993 
	#USART_RQR_MMRQ
 ((
ut16_t
)0x0004

	)

4994 
	#USART_RQR_RXFRQ
 ((
ut16_t
)0x0008

	)

4995 
	#USART_RQR_TXFRQ
 ((
ut16_t
)0x0010

	)

4998 
	#USART_ISR_PE
 ((
ut32_t
)0x00000001

	)

4999 
	#USART_ISR_FE
 ((
ut32_t
)0x00000002

	)

5000 
	#USART_ISR_NE
 ((
ut32_t
)0x00000004

	)

5001 
	#USART_ISR_ORE
 ((
ut32_t
)0x00000008

	)

5002 
	#USART_ISR_IDLE
 ((
ut32_t
)0x00000010

	)

5003 
	#USART_ISR_RXNE
 ((
ut32_t
)0x00000020

	)

5004 
	#USART_ISR_TC
 ((
ut32_t
)0x00000040

	)

5005 
	#USART_ISR_TXE
 ((
ut32_t
)0x00000080

	)

5006 
	#USART_ISR_LBD
 ((
ut32_t
)0x00000100

	)

5007 
	#USART_ISR_CTSIF
 ((
ut32_t
)0x00000200

	)

5008 
	#USART_ISR_CTS
 ((
ut32_t
)0x00000400

	)

5009 
	#USART_ISR_RTOF
 ((
ut32_t
)0x00000800

	)

5010 
	#USART_ISR_EOBF
 ((
ut32_t
)0x00001000

	)

5011 
	#USART_ISR_ABRE
 ((
ut32_t
)0x00004000

	)

5012 
	#USART_ISR_ABRF
 ((
ut32_t
)0x00008000

	)

5013 
	#USART_ISR_BUSY
 ((
ut32_t
)0x00010000

	)

5014 
	#USART_ISR_CMF
 ((
ut32_t
)0x00020000

	)

5015 
	#USART_ISR_SBKF
 ((
ut32_t
)0x00040000

	)

5016 
	#USART_ISR_RWU
 ((
ut32_t
)0x00080000

	)

5017 
	#USART_ISR_WUF
 ((
ut32_t
)0x00100000

	)

5018 
	#USART_ISR_TEACK
 ((
ut32_t
)0x00200000

	)

5019 
	#USART_ISR_REACK
 ((
ut32_t
)0x00400000

	)

5022 
	#USART_ICR_PECF
 ((
ut32_t
)0x00000001

	)

5023 
	#USART_ICR_FECF
 ((
ut32_t
)0x00000002

	)

5024 
	#USART_ICR_NCF
 ((
ut32_t
)0x00000004

	)

5025 
	#USART_ICR_ORECF
 ((
ut32_t
)0x00000008

	)

5026 
	#USART_ICR_IDLECF
 ((
ut32_t
)0x00000010

	)

5027 
	#USART_ICR_TCCF
 ((
ut32_t
)0x00000040

	)

5028 
	#USART_ICR_LBDCF
 ((
ut32_t
)0x00000100

	)

5029 
	#USART_ICR_CTSCF
 ((
ut32_t
)0x00000200

	)

5030 
	#USART_ICR_RTOCF
 ((
ut32_t
)0x00000800

	)

5031 
	#USART_ICR_EOBCF
 ((
ut32_t
)0x00001000

	)

5032 
	#USART_ICR_CMCF
 ((
ut32_t
)0x00020000

	)

5033 
	#USART_ICR_WUCF
 ((
ut32_t
)0x00100000

	)

5036 
	#USART_RDR_RDR
 ((
ut16_t
)0x01FF

	)

5039 
	#USART_TDR_TDR
 ((
ut16_t
)0x01FF

	)

5048 
	#WWDG_CR_T
 ((
ut8_t
)0x7F

	)

5049 
	#WWDG_CR_T0
 ((
ut8_t
)0x01

	)

5050 
	#WWDG_CR_T1
 ((
ut8_t
)0x02

	)

5051 
	#WWDG_CR_T2
 ((
ut8_t
)0x04

	)

5052 
	#WWDG_CR_T3
 ((
ut8_t
)0x08

	)

5053 
	#WWDG_CR_T4
 ((
ut8_t
)0x10

	)

5054 
	#WWDG_CR_T5
 ((
ut8_t
)0x20

	)

5055 
	#WWDG_CR_T6
 ((
ut8_t
)0x40

	)

5057 
	#WWDG_CR_WDGA
 ((
ut8_t
)0x80

	)

5060 
	#WWDG_CFR_W
 ((
ut16_t
)0x007F

	)

5061 
	#WWDG_CFR_W0
 ((
ut16_t
)0x0001

	)

5062 
	#WWDG_CFR_W1
 ((
ut16_t
)0x0002

	)

5063 
	#WWDG_CFR_W2
 ((
ut16_t
)0x0004

	)

5064 
	#WWDG_CFR_W3
 ((
ut16_t
)0x0008

	)

5065 
	#WWDG_CFR_W4
 ((
ut16_t
)0x0010

	)

5066 
	#WWDG_CFR_W5
 ((
ut16_t
)0x0020

	)

5067 
	#WWDG_CFR_W6
 ((
ut16_t
)0x0040

	)

5069 
	#WWDG_CFR_WDGTB
 ((
ut16_t
)0x0180

	)

5070 
	#WWDG_CFR_WDGTB0
 ((
ut16_t
)0x0080

	)

5071 
	#WWDG_CFR_WDGTB1
 ((
ut16_t
)0x0100

	)

5073 
	#WWDG_CFR_EWI
 ((
ut16_t
)0x0200

	)

5076 
	#WWDG_SR_EWIF
 ((
ut8_t
)0x01

	)

5086 #ifde
USE_STDPERIPH_DRIVER


5087 
	~"m32f0xx_cf.h
"

5097 #ifde
__lulus


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\inc\stm32f0xx_conf.h

29 #ide
__STM32F0XX_CONF_H


30 
	#__STM32F0XX_CONF_H


	)

34 
	~"m32f0xx_adc.h
"

35 
	~"m32f0xx_n.h
"

36 
	~"m32f0xx_c.h
"

37 
	~"m32f0xx_c.h
"

38 
	~"m32f0xx_s.h
"

39 
	~"m32f0xx_comp.h
"

40 
	~"m32f0xx_dac.h
"

41 
	~"m32f0xx_dbgmcu.h
"

42 
	~"m32f0xx_dma.h
"

43 
	~"m32f0xx_exti.h
"

44 
	~"m32f0xx_ash.h
"

45 
	~"m32f0xx_gpio.h
"

46 
	~"m32f0xx_syscfg.h
"

47 
	~"m32f0xx_i2c.h
"

48 
	~"m32f0xx_iwdg.h
"

49 
	~"m32f0xx_pwr.h
"

50 
	~"m32f0xx_rcc.h
"

51 
	~"m32f0xx_c.h
"

52 
	~"m32f0xx_i.h
"

53 
	~"m32f0xx_tim.h
"

54 
	~"m32f0xx_u.h
"

55 
	~"m32f0xx_wwdg.h
"

56 
	~"m32f0xx_misc.h
"

65 #ifde 
USE_FULL_ASSERT


74 
	#as_m
(
ex
(x? ()0 : 
	`as_ed
((
ut8_t
 *)
__FILE__
, 
__LINE__
))

	)

76 
as_ed
(
ut8_t
* 
fe
, 
ut32_t
 
le
);

78 
	#as_m
(
ex
(()0)

	)

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\inc\system_stm32f0xx.h

39 #ide
__SYSTEM_STM32F0XX_H


40 
	#__SYSTEM_STM32F0XX_H


	)

42 #ifde
__lulus


59 
ut32_t
 
SyemCeClock
;

85 
SyemIn
();

86 
SyemCeClockUpde
();

91 #ifde
__lulus


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\inc\umqtt.h

17 #ide
__UMQTT_H__


18 
	#__UMQTT_H__


	)

20 
	~<dt.h
>

22 
	eumq_ck_ty
 {

23 
	mUMQTT_CONNECT
 = 1,

24 
	mUMQTT_CONNACK
 = 2,

25 
	mUMQTT_PUBLISH
 = 3,

26 
	mUMQTT_SUBSCRIBE
 = 8,

27 
	mUMQTT_SUBACK
 = 9,

28 
	mUMQTT_UNSUBSCRIBE
 = 10,

29 
	mUMQTT_UNSUBACK
 = 11,

30 
	mUMQTT_PINGREQ
 = 12,

31 
	mUMQTT_PINGRESP
 = 13,

32 
	mUMQTT_DISCONNECT
 = 14,

35 
	eumq__e
 {

36 
	mUMQTT_STATE_INIT
,

37 
	mUMQTT_STATE_CONNECTING
,

38 
	mUMQTT_STATE_CONNECTED
,

39 
	mUMQTT_STATE_FAILED
,

40 
	mUMQTT_STATE_DISCONNECTED
,

43 
	sumq_cc_bufr
 {

44 
ut8_t
 *
	mt
;

45 
	mngth
;

48 
ut8_t
 *
	mpor
;

49 
	md
;

52 
	sumq_ci
 {

53 
umq_cc_bufr
 
	mtxbuff
;

54 
umq_cc_bufr
 
	mrxbuff
;

56 (*
	mmesge_back
)(
	mumq_ci
 *,

57 *
	mtic
, 
ut8_t
 *
	mda
, 
	mn
);

61 
	mck_publish
;

62 
	mck_subsibe
;

63 
	mck_pg
;

65 
	mmesge_id
;

67 
ut8_t
 
	mwk_buf
[5];

68 
	mwk_ad
;

70 
umq__e
 
	me
;

73 
	#umq_cc_d
(
buff
) \

74 ((
buff
)->
d
)

	)

76 
	#umq_cc_is_fu
(
buff
) \

77 ((
buff
)->
ngth
 =(buff)->
d
)

	)

79 
	#umq_cc_is_emy
(
buff
) \

80 (
	`umq_cc_d
(=0)

	)

82 
umq_cc_
(
umq_cc_bufr
 *
buff
);

85 
umq_cc_push
(
umq_cc_bufr
 *
buff
, 
ut8_t
 *
da
, 
n
);

88 
umq_cc_p
(
umq_cc_bufr
 *
buff
, 
ut8_t
 *
da
, 
n
);

89 
umq_cc_ek
(
umq_cc_bufr
 *
buff
, 
ut8_t
 *
da
, 
n
);

91 
umq_
(
umq_ci
 * 
cn
);

92 
umq_c
(
umq_ci
 *
cn
, 
ut16_t
 
kive
, *
cid
, *
unm
, *
sswd
);

93 
umq_subsibe
(
umq_ci
 *
cn
, *
tic
);

94 
umq_publish
(
umq_ci
 *
cn
, *
tic
,

95 
ut8_t
 *
da
, 
d
);

96 
umq_pg
(
umq_ci
 *
cn
);

97 
umq_oss
(
umq_ci
 *
cn
);

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\readme.txt

1 
You
 
have
 
to
 
t
 
the
 
cܻ
 
memy
 
yout
 
your
 
devi
 

h
lk
 
	gst
.

2 
Pa
 
check
 
the
 
FLASH
 
d
 
SRAM
 
	gngth
.

4 
	ge
.
	gg
.

7 
	gMEMORY


9 
FLASH
 (
rx
: 
ORIGIN
 = 0x08000000, 
	gLENGTH
 = 0x08000

10 
RAM
 (
rwx
: 
ORIGIN
 = 0x20000000, 
	gLENGTH
 = 0x01000

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\src\Debug.c

10 
	~"Debug.h
"

11 
	~"m32f0xx_cf.h
"

13 
	givedDebug
[200];

14 
	givedDebugL
;

16 
	$debugIn
()

24 
NVIC_InTyDef
 
NVIC_InSuu
;

25 
NVIC_InSuu
.
NVIC_IRQChl
 = 
USART1_IRQn
;

26 
NVIC_InSuu
.
NVIC_IRQChlPriܙy
 = 0x0F;

27 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

28 
	`NVIC_In
(&
NVIC_InSuu
);

30 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_USART1
, 
ENABLE
);

32 
USART_InTyDef
 
USART_InSu
;

33 
USART_InSu
.
USART_BaudRe
 = 115200;

34 
USART_InSu
.
USART_WdLgth
 = 
USART_WdLgth_8b
;

35 
USART_InSu
.
USART_StBs
 = 
USART_StBs_1
;

36 
USART_InSu
.
USART_Py
 = 
USART_Py_No
;

37 
USART_InSu
.
USART_Mode
 = 
USART_Mode_Tx
|
USART_Mode_Rx
;

38 
USART_InSu
.
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

40 
	`USART_In
(
USART1
, &
USART_InSu
);

41 
	`USART_ITCfig
(
USART1
, 
USART_IT_RXNE
, 
ENABLE
);

42 
	`USART_Cmd
(
USART1
, 
ENABLE
);

43 
	}
}

45 
	$debugSd
(
SgToSd
[])

47 
ut16_t
 
Lgth
 = 
	`
(
SgToSd
);

48 
ut16_t
 
i
;

49 
i
=0; i<
Lgth
; i++ )

51 
	`USART_SdDa
(
USART1
, 
SgToSd
[
i
]);

52 !
	`USART_GFgStus
(
USART1
, 
USART_FLAG_TC
));

54 
	}
}

55 
	$debugSd2
(
SgToSd
[], 
n
)

57 
ut16_t
 
i
;

58 
i
=0; i<
n
; i++ )

60 
	`USART_SdDa
(
USART1
, 
SgToSd
[
i
]);

61 !
	`USART_GFgStus
(
USART1
, 
USART_FLAG_TC
));

63 
	}
}

64 
	$debugFlushRx
()

66 
ut16_t
 
i
;

67 
i
=0; i<50; i++
ivedDebug
[i]=0;

68 
ivedDebugL
=0;

69 
	}
}

70 
	$debugReive
()

73 
	}
}

74 
	$USART1_IRQHdr
 ()

76 if(
	`USART_GITStus
(
USART1
, 
USART_IT_RXNE
)!
RESET
)

78 
ivedDebug
[
ivedDebugL
++] = 
	`USART_ReiveDa
(
USART1
);

81 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\src\Delay.c

1 
	~"Day.h
"

2 
	~"m32f0xx_cf.h
"

3 
	~<dt.h
>

4 vީ
ut32_t
 
	gTimgDay
;

5 
	$Day
()

8 i(
	`SysTick_Cfig
(
SyemCeClock
 / 1000))

10 
NVIC_InTyDef
 
NVIC_InSuu
;

11 
NVIC_InSuu
.
NVIC_IRQChl
 = 
SysTick_IRQn
;

12 
NVIC_InSuu
.
NVIC_IRQChlPriܙy
 = 0x0F;

13 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

14 
	`NVIC_In
(&
NVIC_InSuu
);

15 
	}
}

17 
	$dayMli
(vީ
ut32_t
 
nTime
)

19 
TimgDay
 = 
nTime
 *8000;

20 --
TimgDay
 != 0);

21 
	}
}

23 
	$dayMliIT
(vީ
ut32_t
 
nTime
)

25 
TimgDay
 = 
nTime
;

26 
TimgDay
 != 0);

27 
	}
}

29 
	$TimgDay_Deemt
() {

30 i(
TimgDay
 > 0x00) {

31 
TimgDay
--;

33 
	}
}

37 
	$SysTick_Hdr
() {

38 
	`TimgDay_Deemt
();

39 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\src\SIM808.c

9 
	~"SIM808.h
"

10 
	~"m32f0xx_cf.h
"

11 
	~<rg.h
>

12 
	~"Day.h
"

13 
	~"umq.h
"

14 
	~"cfig.h
"

17 
	grxBuf
[1000];

18 
ut16_t
 
	grxBufL
;

22 
	$simIn
()

24 
NVIC_InTyDef
 
NVIC_InSuu
;

25 
NVIC_InSuu
.
NVIC_IRQChl
 = 
USART2_IRQn
;

26 
NVIC_InSuu
.
NVIC_IRQChlPriܙy
 = 0x0F;

27 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

28 
	`NVIC_In
(&
NVIC_InSuu
);

30 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_USART2
, 
ENABLE
);

31 
USART_InTyDef
 
USART_InSu
;

32 
USART_InSu
.
USART_BaudRe
 = 115200;

33 
USART_InSu
.
USART_WdLgth
 = 
USART_WdLgth_8b
;

34 
USART_InSu
.
USART_StBs
 = 
USART_StBs_1
;

35 
USART_InSu
.
USART_Py
 = 
USART_Py_No
;

36 
USART_InSu
.
USART_Mode
 = 
USART_Mode_Tx
|
USART_Mode_Rx
;

37 
USART_InSu
.
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

38 
	`USART_In
(
USART2
, &
USART_InSu
);

39 
	`USART_ITCfig
(
USART2
, 
USART_IT_RXNE
, 
ENABLE
);

40 
	`USART_Cmd
(
USART2
, 
ENABLE
);

41 
	}
}

44 
	$simSd
(cڡ * 
da
)

46 
size_t
 
ngth
 = 
	`
(
da
);

47 
ut16_t
 
i
;

48 
i
=0; i<
ngth
; i++ )

50 
	`USART_SdDa
(
USART2
, 
da
[
i
]);

51 !
	`USART_GFgStus
(
USART2
, 
USART_FLAG_TC
));

53 
	`USART_SdDa
(
USART2
,0x0D);

54 !
	`USART_GFgStus
(
USART2
, 
USART_FLAG_TC
));

55 
	}
}

56 
	$simSdRaw
(cڡ * 
da
)

58 
size_t
 
ngth
 = 
	`
(
da
);

59 
ut16_t
 
i
;

60 
i
=0; i<
ngth
; i++ )

62 
	`USART_SdDa
(
USART2
, 
da
[
i
]);

63 !
	`USART_GFgStus
(
USART2
, 
USART_FLAG_TC
));

65 
	}
}

67 
	$simTnsm
(* 
rgToSd
, 
ut16_t
 
ngth
)

69 
ndS
[20];

70 
ut8_t
 
ady
=0, 
r
=0, 
smSucss
=0;

71 
	`rtf
(
ndS
, "AT+CIPSEND=%u", 
ngth
);

72 
	`ushReiveBufr
();

73 
	`simSd
(
ndS
);

74 (!
ady
)&&(!
r
))

76 
	`dayMli
(50);

77 if(
	`rr
(
rxBuf
, ">"!
NULL
)

79 
ady
=1;

81 if(
	`rr
(
rxBuf
, "ERROR"!
NULL
)

83 
r
=1;

85 
	`debugSd
(
rxBuf
);

86 
	`ushReiveBufr
();

87 
	`debugSd
("waiting");

89 
ut16_t
 
i
;

90 if(!
r
)

92 
	`debugSd
("norror");

93 
i
=0; i<
ngth
; i++)

95 
	`USART_SdDa
(
USART2
, 
rgToSd
[
i
]);

96 !
	`USART_GFgStus
(
USART2
, 
USART_FLAG_TC
));

98 
	`dayMli
(50);

100 
	`debugSd
("error occurred");

102 
	}
}

103 
	$simEDaMode
()

105 
ut8_t
 
wa
=1;

106 
	`ushReiveBufr
();

107 
	`simSd
("ATO");

108 
wa
)

110 
	`dayMli
(100);

111 if(
	`rr
(
rxBuf
, "CONNECT"!
NULL
)

113 
wa
=0;

115 if(
	`rr
(
rxBuf
, "ERROR"!
NULL
)

117 
	`ushReiveBufr
();

118 
	`simSd
("ATO");

120 
	`debugSd
(
rxBuf
);

121 
	`debugSd
("waiting------\n");

123 
	`debugSd
("exited----------\n");

124 
	`ushReiveBufr
();

125 
	}
}

126 
	$simExDaMode
()

128 
	`dayMliIT
(1000);

129 
	`simSdRaw
("+++");

130 
	`dayMliIT
(1000);

131 
	}
}

132 
	$ushReiveBufr
()

134 
ut16_t
 
i
;

135 
i
=0; i<300; i++
rxBuf
[i]=0;

136 
rxBufL
=0;

137 
	}
}

139 
	$USART2_IRQHdr
 ()

141 if(
	`USART_GITStus
(
USART2
, 
USART_IT_RXNE
)!
RESET
)

143 
rxBuf
[
rxBufL
++] = 
	`USART_ReiveDa
(
USART2
);

146 
	}
}

147 
	$thdr_umq_
(
umq_ci
 *
cn
)

150 
	`umq_
(
cn
);

151 
	`umq_cc_
(&
cn
->
txbuff
);

152 
	`umq_cc_
(&
cn
->
rxbuff
);

154 
	`umq_c
(
cn
, 120, 
MQTT_CLIENT_ID
, "stm", "123");

156 
	}
}

165 
ut8_t
 
	$simCheckResu
(*
ndCommd
, *
checkReڣ
, 
ut16_t
 
timeout
)

167 
ut16_t
 
cou
=0;

168 
	`ushReiveBufr
();

169 
	`simSd
(
ndCommd
);

170 (
rxBufL
==0)&&(
cou
<
timeout
))

172 
	`dayMliIT
(30);

173 
cou
++;

175 if(
rxBufL
>0)

177 
	`debugSd
(
rxBuf
);

178 if(
	`rr
(
rxBuf
, 
checkReڣ
!
NULL
)  1;

182 
	}
}

185 
ut8_t
 
	$simPg
()

187 
ut16_t
 
cou
=0;

188 
	`ushReiveBufr
();

189 
	`simSd
("AT");

190 
	`dayMliIT
(30);

191 (
rxBufL
==0)&&(
cou
<1000))

193 
	`dayMliIT
(30);

194 
cou
++;

196 if(
rxBufL
>0)

198 if(
	`rr
(
rxBuf
, "\r\nOK\r\n"!
NULL
)  1;

201 
	}
}

204 
	$simTCPReive
()

206 
	`ushReiveBufr
();

207 
	`simSd
("AT+CIPRXGET=2,1000");

208 
	`dayMliIT
(50);

209 
	`debugSd
("-----\n");

210 
	`debugSd
(
rxBuf
);

211 
	`debugSd
("-----\n");

213 
	}
}

215 
ut8_t
 
	$simWaSdSucss
()

217 
	`dayMliIT
(100);

218 
rxBufL
==0);

219 
	`debugSd
(
rxBuf
);

220 if(
	`rr
(
rxBuf
, "SEND OK"!
NULL
)  1;

222 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\src\SIMcommands.c

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\src\main.c

14 
	~"m32f0xx_cf.h
"

15 
	~<dio.h
>

16 
	~<rg.h
>

17 
	~"umq.h
"

18 
	~"cfig.h
"

19 
	~"Debug.h
"

20 
	~"SIM808.h
"

21 
	~"Day.h
"

23 
	#LINEMAX
 50

	)

25 
	#umq_bud_hd
(
ty
, 
dup
, 
qos
, 

) \

26 (((
ty
<< 4| ((
dup
<< 3| ((
qos
<< 1| (

))

	)

29 
ut8_t
 
	gmq_txbuff
[200];

30 
ut8_t
 
	gmq_rxbuff
[150];

32 
umq_ci
 
	gmq
 = {

33 .
txbuff
 = {

34 .
t
 = 
mq_txbuff
,

35 .
	gngth
 = (
mq_txbuff
),

37 .
	grxbuff
 = {

38 .
t
 = 
mq_rxbuff
,

39 .
	gngth
 = (
mq_rxbuff
),

45 
	grxDa
 [300];

46 
rxBuf
[1000];

47 
ut16_t
 
rxBufL
;

48 
ivedDebug
[200];

52 
	mSTATE_OFF
,

53 
	mSTATE_ON
,

54 
	mSTATE_INITIAL
,

55 
	mSTATE_START
,

56 
	mSTATE_CONFIG
,

57 
	mSTATE_GPRSACT
,

58 
	mSTATE_STATUS
,

59 
	mSTATE_CONNECTING
,

60 
	mSTATE_CONNECTED
,

61 
	mSTATE_CLOSING
,

62 
	mSTATE_CLOSED
,

63 
	mSTATE_PDPDEACT
,

64 } 
	tt_e
;

66 
t_e
 
	gcut_e
 = 
STATE_OFF
;

68 
	$ma
()

70 
ut16_t
 
dex
=0;

72 
	`Day
();

73 
	`gpioIn
();

74 
	`debugIn
();

75 
	`simIn
();

77 
	`debugSd
("begin\n");

78 if(
	`simPg
()==1)

80 
	`debugSd
("ALIVE");

81 
cut_e
 = 
STATE_ON
;

85 
	`debugSd
("DEAD");

86 
	`debugSd
(
rxBuf
);

87 
	`dayMliIT
(1000);

88 
	`NVIC_SyemRet
();

91 
cut_e
==
STATE_ON
)

93 i(
	`simCheckResu
("ATE0", "OK", 100))

95 
cut_e
 = 
STATE_INITIAL
;

96 
	`debugSd
("sim Echo is off\n");

100 
cut_e
=
STATE_ON
;

101 
	`debugSd
("failedourncho off\n");

104 if(
rxBufL
>0
	`debugSd
(
rxBuf
);

105 
	`ushReiveBufr
();

109 i(
	`simCheckResu
("AT+CREG?", "0,1",10))

112 
	`debugSd
("sim isegistered\n");

114 i(
	`simCheckResu
("AT+CGATT=1", "OK",1000))

116 
	`debugSd
("GPRS isttached\n");

118 i(
	`simCheckResu
("AT+CIPSHUT", "SHUT OK",2000))

120 
	`debugSd
("GPRS is shut down\n");

122 
	`debugSd
("GPRS isot shut down\n");

124 
	`debugSd
("GPRS isotttached\n");

126 
	`debugSd
("notegistered\n");

128 if(
rxBufL
>0
	`debugSd
(
rxBuf
);

130 i(
	`simCheckResu
("AT+CIPRXGET=1", "OK", 100))

132 
	`debugSd
("manual getcp is on\n");

136 
cut_e
=
STATE_ON
;

137 
	`debugSd
("failedourn on manual getcp\n");

139 if(
rxBufL
>0
	`debugSd
(
rxBuf
);

140 
	`ushReiveBufr
();

142 
	`dayMliIT
(2000);

144 
	`simUpdeS
();

145 if(
cut_e
!=
STATE_CONNECTED

	`simC1
();

147 
	`dayMliIT
(2000);

148 
	`thdr_umq_
(&
mq
);

149 
	`debugSd2
(
mq_txbuff
,
mq
.
txbuff
.
d
);

150 
	`simTnsm
(
mq_txbuff
,
mq
.
txbuff
.
d
);

151 if(
	`simWaSdSucss
())

152 
	`simTCPReive
();

155 
	`dayMliIT
(2000);

156 
mq
.
txbuff
.
por
mq.txbuff.
t
;

157 
mq
.
txbuff
.
d
=0;

158 
	`umq_subsibe
(&
mq
, "test/gps");

159 
	`simTnsm
(
mq_txbuff
,
mq
.
txbuff
.
d
);

160 
	`debugSd
("-subscribed-");

161 
ut8_t
 
cou
=0, 
ndCou
=0, 
ond
[20], 
ive
=1;

162 
ive
==1)

164 
cou
++;

165 
	`dayMliIT
(1000);

166 if(
	`rr
(
ivedDebug
, "X"!
NULL

ive
=0;

167 if(
rxBufL
>0)

169 if(
	`rr
(
rxBuf
, "*UP"!
NULL

	`debugSd
("---Justeceived UP command");

170 if(
	`rr
(
rxBuf
, "*DWN"!
NULL

	`debugSd
("---Justeceived DWN command");

171 
	`debugSd
("\n\n");

172 
	`debugSd
(
rxBuf
);

173 
	`debugSd
("\n\n");

174 
	`ushReiveBufr
();

176 
	`debugSd
("alive\n");

177 if(
cou
%3==0)

179 if(
ndCou
>50) sendCount=0;

180 
mq
.
txbuff
.
por
mq.txbuff.
t
;

181 
mq
.
txbuff
.
d
=0;

182 
	`rtf
(
ond
, "%d", 
ndCou
++);

183 
	`umq_publish
(&
mq
, "/gps", 
ond
, 2);

184 
	`simTnsm
(
mq_txbuff
,
mq
.
txbuff
.
d
);

185 
	`debugSd
("-Sent-");

188 if(
cou
%30==0)

190 
mq
.
txbuff
.
por
mq.txbuff.
t
;

191 
mq
.
txbuff
.
d
=0;

192 
	`umq_pg
(&
mq
);

193 
	`simTnsm
(
mq_txbuff
,
mq
.
txbuff
.
d
);

194 
	`debugSd
("-ping-");

197 if(
cou
>=150)

199 
mq
.
txbuff
.
por
mq.txbuff.
t
;

200 
mq
.
txbuff
.
d
=0;

201 
	`umq_disc
(&
mq
);

202 
	`simTnsm
(
mq_txbuff
,
mq
.
txbuff
.
d
);

203 
	`debugSd
("-disconnect-");

204 
ive
=0;

207 
	`simSd
("AT+CIPCLOSE");

208 
	`debugSd
("-exiting-");

209 
	}
}

211 
	$gpioIn
()

214 
	`RCC_AHBPhClockCmd
(
RCC_AHBPh_GPIOA
, 
ENABLE
);

215 
	`GPIO_PAFCfig
(
GPIOA
, 
GPIO_PSour0
, 
GPIO_AF_1
);

216 
	`GPIO_PAFCfig
(
GPIOA
, 
GPIO_PSour1
, 
GPIO_AF_1
);

217 
	`GPIO_PAFCfig
(
GPIOA
, 
GPIO_PSour2
, 
GPIO_AF_1
);

218 
	`GPIO_PAFCfig
(
GPIOA
, 
GPIO_PSour3
, 
GPIO_AF_1
);

219 
	`GPIO_PAFCfig
(
GPIOA
, 
GPIO_PSour9
, 
GPIO_AF_1
);

220 
	`GPIO_PAFCfig
(
GPIOA
, 
GPIO_PSour10
, 
GPIO_AF_1
);

221 
GPIO_InTyDef
 
GPIO_InSu
;

222 
GPIO_InSu
.
GPIO_P
 =
GPIO_P_0
|
GPIO_P_1
|
GPIO_P_2
|
GPIO_P_3
|
GPIO_P_9
|
GPIO_P_10
;

223 
GPIO_InSu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

224 
GPIO_InSu
.
GPIO_Sed
 = 
GPIO_Sed_10MHz
;

225 
GPIO_InSu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

226 
GPIO_InSu
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

227 
	`GPIO_In
(
GPIOA
, &
GPIO_InSu
);

230 
	}
}

233 
	$simC1
()

235 
cnSg
[]="AT+CIPSTART=\"TCP\",\"m11.cloudmqtt.com\",\"14672\"";

237 
ag_Ced
=0;

238 if(
cut_e
!=
STATE_OFF
)

240 
	`ushReiveBufr
();

241 
	`simSd
("AT+CIPMUX=0");

242 
	`dayMliIT
(300);

243 
	`debugSd
(
rxBuf
);

245 
	`ushReiveBufr
();

246 
	`simSd
("AT+CIPMODE=1");

247 
	`dayMliIT
(300);

248 
	`debugSd
(
rxBuf
);

250 
	`ushReiveBufr
();

251 
	`simSd
("AT+CIPSHUT");

252 
	`dayMliIT
(300);

253 
	`debugSd
(
rxBuf
);

255 
cut_e
!=
STATE_CONNECTED
)

257 
	`simUpdeS
();

258 
cut_e
)

260 
STATE_INITIAL
:

261 
	`debugSd
("--initial--\n");

262 
	`ushReiveBufr
();

263 
	`simSd
("AT+CSTT=\"internet\"");

264 
	`dayMliIT
(30);

265 
	`debugSd
(
rxBuf
);

267 
STATE_START
:

268 
	`debugSd
("--start--");

269 
	`ushReiveBufr
();

270 
	`simSd
("AT+CIICR");

271 
	`debugSd
("--sent--\n");

272 
	`dayMliIT
(30);

273 
	`debugSd
(
rxBuf
);

275 
STATE_CONFIG
:

276 
	`ushReiveBufr
();

277 
	`debugSd
("--config--");

278 
	`debugSd
("CONFIG");

280 
STATE_GPRSACT
:

281 
	`ushReiveBufr
();

282 
	`simSd
("AT+CIFSR");

283 
	`dayMliIT
(30);

284 
	`debugSd
(
rxBuf
);

286 
STATE_STATUS
:

287 
	`ushReiveBufr
();

288 
	`debugSd
("\n--statusing--\n");

289 
	`dayMliIT
(100);

290 
	`simSd
(
cnSg
);

291 
	`dayMliIT
(30);

292 
	`debugSd
(
rxBuf
);

294 
STATE_CONNECTING
:

295 
	`ushReiveBufr
();

296 
	`debugSd
("\n--connecting--\n");

298 
STATE_CONNECTED
:

299 
	`ushReiveBufr
();

300 
	`debugSd
("--CONNECTED!!");

302 
STATE_CLOSING
:

303 
	`debugSd
("closing connection--\n");

305 
STATE_CLOSED
:

306 
	`ushReiveBufr
();

307 
	`simSd
("AT+CIPSHUT");

308 
	`dayMliIT
(30);

309 
	`debugSd
(
rxBuf
);

310 
ag_Ced
=0;

312 
STATE_PDPDEACT
:

313 
	`debugSd
("kak man..\n");

314 
	`ushReiveBufr
();

315 
	`simSd
("AT+CIPSHUT");

316 
	`dayMliIT
(30);

317 
	`debugSd
(
rxBuf
);

318 
ag_Ced
=0;

321 
	`debugSd
("default state..");

327 
	}
}

330 
	$simUpdeS
()

332 if(
cut_e
!=
STATE_OFF
)

334 
	`ushReiveBufr
();

335 
	`simSd
("AT+CIPSTATUS");

336 
	`dayMliIT
(100);

337 
	`debugSd
(
rxBuf
);

338 if(
	`rr
(
rxBuf
, "INITIAL"!
NULL

cut_e
 = 
STATE_INITIAL
;

339 if((
	`rr
(
rxBuf
, "START"!
NULL
)
cut_e
 = 
STATE_START
;

340 if((
	`rr
(
rxBuf
, "CONFIG"!
NULL
)
cut_e
 = 
STATE_CONFIG
;

341 if((
	`rr
(
rxBuf
, "GPRSACT"!
NULL
)
cut_e
 = 
STATE_GPRSACT
;

342 if((
	`rr
(
rxBuf
, "IP STATUS"!
NULL
)
cut_e
 = 
STATE_STATUS
;

343 if((
	`rr
(
rxBuf
, "TCP CONNECTING"!
NULL
)
cut_e
 = 
STATE_CONNECTING
;

344 if((
	`rr
(
rxBuf
, "CONNECT OK"!
NULL
)||(rrxBuf, "ALREADY CONNECT"!NULL)
cut_e
 = 
STATE_CONNECTED
;

345 if((
	`rr
(
rxBuf
, "CLOSING"!
NULL
)
cut_e
 = 
STATE_CLOSING
;

346 if((
	`rr
(
rxBuf
, "CLOSED"!
NULL
)
cut_e
 = 
STATE_CLOSED
;

347 if((
	`rr
(
rxBuf
, "PDP"!
NULL
)
cut_e
 = 
STATE_PDPDEACT
;

351 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\src\startup_stm32f0xx.S

32 .
syax
 
	gunifd


33 .
ch
 
	gmv6
-
	gm


35 .
	gi
 .
	gack


36 .
	gign
 3

37 #ifde
__STACK_SIZE


38 .
equ
 
	gSck_Size
, 
	g__STACK_SIZE


40 .
equ
 
	gSck_Size
, 0x400

42 .
globl
 
	g__SckT


43 .
globl
 
__SckLim


44 
	g__SckLim
:

45 .
a
 
Sck_Size


46 .
size
 
__SckLim
, . - __StackLimit

47 
	g__SckT
:

48 .
size
 
__SckT
, . - 
	g__SckT


50 .
	gi
 .
	ghp


51 .
	gign
 3

52 #ifde
__HEAP_SIZE


53 .
equ
 
	gHp_Size
, 
	g__HEAP_SIZE


55 .
equ
 
	gHp_Size
, 0xC00

57 .
globl
 
	g__HpBa


58 .
globl
 
__HpLim


59 
	g__HpBa
:

60 .
Hp_Size


61 .
a
 
Hp_Size


62 .
dif


63 .
size
 
__HpBa
, . - __HeapBase

64 
	g__HpLim
:

65 .
size
 
__HpLim
, . - 
	g__HpLim


67 .
	gi
 .
	gi_ve


68 .
	gign
 2

69 .
globl
 
__i_ve


70 
	g__i_ve
:

71 .
__SckT


72 .
Ret_Hdr


73 .
NMI_Hdr


74 .
HdFau_Hdr


82 .
SVC_Hdr


85 .
PdSV_Hdr


86 .
SysTick_Hdr


89 .
WWDG_IRQHdr


90 .
PVD_IRQHdr


91 .
RTC_IRQHdr


92 .
FLASH_IRQHdr


93 .
RCC_IRQHdr


94 .
EXTI0_1_IRQHdr


95 .
EXTI2_3_IRQHdr


96 .
EXTI4_15_IRQHdr


97 .
TS_IRQHdr


98 .
DMA1_Chl1_IRQHdr


99 .
DMA1_Chl2_3_IRQHdr


100 .
DMA1_Chl4_5_IRQHdr


101 .
ADC1_COMP_IRQHdr


102 .
TIM1_BRK_UP_TRG_COM_IRQHdr


103 .
TIM1_CC_IRQHdr


104 .
TIM2_IRQHdr


105 .
TIM3_IRQHdr


106 .
TIM6_DAC_IRQHdr


107 .
TIM7_IRQHdr


108 .
TIM14_IRQHdr


109 .
TIM15_IRQHdr


110 .
TIM16_IRQHdr


111 .
TIM17_IRQHdr


112 .
I2C1_IRQHdr


113 .
I2C2_IRQHdr


114 .
SPI1_IRQHdr


115 .
SPI2_IRQHdr


116 .
USART1_IRQHdr


117 .
USART2_IRQHdr


118 .
USART3_4_IRQHdr


119 .
CEC_IRQHdr


120 .
USB_IRQHdr


121 .
BoRAM


124 .
size
 
__i_ve
, . - 
	g__i_ve


126 .
	gxt


127 .
	gthumb


128 .
	gthumb_func


129 .
	gign
 2

130 .
globl
 
	gRet_Hdr


131 .
ty
 
	gRet_Hdr
, %
funi


132 
	gRet_Hdr
:

140 
ldr
 
r1
, =
__ext


141 
ldr
 
r2
, =
__da_t__


142 
ldr
 
r3
, =
__da_d__


144 
subs
 
r3
, 
r2


145 
	gb
 .
ash_to_m_lo_d


147 
movs
 
	gr4
, 0

148 .
	gash_to_m_lo
:

149 
ldr
 
r0
, [
r1
,
r4
]

150 
r
 
	gr0
, [
r2
,
r4
]

151 
adds
 
	gr4
, 4

152 
cmp
 
	gr4
, 
r3


153 
	gb
 .
	gash_to_m_lo


154 .
	gash_to_m_lo_d
:

156 #ide
__NO_SYSTEM_INIT


157 
ldr
 
r0
, =
SyemIn


158 
blx
 
r0


161 
ldr
 
r0
, =
_t


162 
bx
 
r0


163 .
po


164 .
size
 
Ret_Hdr
, . - 
	gRet_Hdr


169 .
	gign
 1

170 .
	gthumb_func


171 .
wk
 
	g_t


172 .
ty
 
	g_t
, %
funi


173 
	g_t
:

176 
ldr
 
r1
, = 
__bss_t__


177 
ldr
 
r2
, = 
__bss_d__


178 
movs
 
r3
, #0

179 
	gb
 .
	gfl_zo_bss


180 .
	glo_zo_bss
:

181 
r
 
r3
, [
r1
]

182 
adds
 
	gr1
, 4

184 .
	gfl_zo_bss
:

185 
cmp
 
r1
, 
r2


186 
	gbcc
 .
lo_zo_bss


189 
bl
 
ma


190 
	gb
 .

191 .
size
 
	g_t
, . - _start

196 .
mao
 
def_q_hdr
 
	ghdr_me


197 .
	gign
 1

198 .
	gthumb_func


199 .
	gwk
 \
	ghdr_me


200 .
	gty
 \
	ghdr_me
, %
	gfuni


201 \
	ghdr_me
 :

202 
b
 .

203 .
size
 \
hdr_me
, . - \
	ghdr_me


204 .
dm


206 
def_q_hdr
 
NMI_Hdr


207 
def_q_hdr
 
HdFau_Hdr


208 
def_q_hdr
 
SVC_Hdr


209 
def_q_hdr
 
PdSV_Hdr


210 
def_q_hdr
 
SysTick_Hdr


211 
def_q_hdr
 
Deu_Hdr


214 
def_q_hdr
 
WWDG_IRQHdr


215 
def_q_hdr
 
PVD_IRQHdr


216 
def_q_hdr
 
RTC_IRQHdr


217 
def_q_hdr
 
FLASH_IRQHdr


218 
def_q_hdr
 
RCC_IRQHdr


219 
def_q_hdr
 
EXTI0_1_IRQHdr


220 
def_q_hdr
 
EXTI2_3_IRQHdr


221 
def_q_hdr
 
EXTI4_15_IRQHdr


222 
def_q_hdr
 
TS_IRQHdr


223 
def_q_hdr
 
DMA1_Chl1_IRQHdr


224 
def_q_hdr
 
DMA1_Chl2_3_IRQHdr


225 
def_q_hdr
 
DMA1_Chl4_5_IRQHdr


226 
def_q_hdr
 
ADC1_COMP_IRQHdr


227 
def_q_hdr
 
TIM1_BRK_UP_TRG_COM_IRQHdr


228 
def_q_hdr
 
TIM1_CC_IRQHdr


229 
def_q_hdr
 
TIM2_IRQHdr


230 
def_q_hdr
 
TIM3_IRQHdr


231 
def_q_hdr
 
TIM6_DAC_IRQHdr


232 
def_q_hdr
 
TIM7_IRQHdr


233 
def_q_hdr
 
TIM14_IRQHdr


234 
def_q_hdr
 
TIM15_IRQHdr


235 
def_q_hdr
 
TIM16_IRQHdr


236 
def_q_hdr
 
TIM17_IRQHdr


237 
def_q_hdr
 
I2C1_IRQHdr


238 
def_q_hdr
 
I2C2_IRQHdr


239 
def_q_hdr
 
SPI1_IRQHdr


240 
def_q_hdr
 
SPI2_IRQHdr


241 
def_q_hdr
 
USART1_IRQHdr


242 
def_q_hdr
 
USART2_IRQHdr


243 
def_q_hdr
 
USART3_4_IRQHdr


244 
def_q_hdr
 
CEC_IRQHdr


245 
def_q_hdr
 
USB_IRQHdr


246 
def_q_hdr
 
	gBoRAM


248 .
	gd


	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\src\system_stm32f0xx.c

99 
	~"m32f0xx.h
"

131 
ut32_t
 
	gSyemCeClock
 = 48000000;

132 
__I
 
ut8_t
 
	gAHBPscTab
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

142 
SSysClock
();

159 
	$SyemIn
 ()

162 
RCC
->
CR
 |(
ut32_t
)0x00000001;

164 #i
	`defed
 (
STM32F031
|| defed (
STM32F072
|| defed (
STM32F042
)

166 
RCC
->
CFGR
 &(
ut32_t
)0xF8FFB80C;

169 
RCC
->
CFGR
 &(
ut32_t
)0x08FFB80C;

173 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

176 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

179 
RCC
->
CFGR
 &(
ut32_t
)0xFFC0FFFF;

182 
RCC
->
CFGR2
 &(
ut32_t
)0xFFFFFFF0;

185 
RCC
->
CFGR3
 &(
ut32_t
)0xFFFFFEAC;

188 
RCC
->
CR2
 &(
ut32_t
)0xFFFFFFFE;

191 
RCC
->
CIR
 = 0x00000000;

194 
	`SSysClock
();

195 
	}
}

232 
	$SyemCeClockUpde
 ()

234 
ut32_t
 
tmp
 = 0, 
lmu
 = 0, 
lsour
 = 0, 
ediv1
 = 0;

237 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

239 
tmp
)

242 
SyemCeClock
 = 
HSI_VALUE
;

245 
SyemCeClock
 = 
HSE_VALUE
;

249 
lmu
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMULL
;

250 
lsour
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
;

251 
lmu
 = (llmull >> 18) + 2;

253 i(
lsour
 == 0x00)

256 
SyemCeClock
 = (
HSI_VALUE
 >> 1* 
lmu
;

260 
ediv1
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1;

262 
SyemCeClock
 = (
HSE_VALUE
 / 
ediv1
* 
lmu
;

266 
SyemCeClock
 = 
HSI_VALUE
;

271 
tmp
 = 
AHBPscTab
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

273 
SyemCeClock
 >>
tmp
;

274 
	}
}

284 
	$SSysClock
()

286 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

290 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

295 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

296 
SUpCou
++;

297 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

299 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

301 
HSEStus
 = (
ut32_t
)0x01;

305 
HSEStus
 = (
ut32_t
)0x00;

308 i(
HSEStus
 =(
ut32_t
)0x01)

311 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTBE
 | 
FLASH_ACR_LATENCY
;

314 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_HPRE_DIV1
;

317 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE_DIV1
;

320 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

321 
RCC
->
CFGR
 |(
ut32_t
)(
RCC_CFGR_PLLSRC_PREDIV1
 | 
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLMULL6
);

324 
RCC
->
CR
 |
RCC_CR_PLLON
;

327 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

332 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

333 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_SW_PLL
;

336 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
!(ut32_t)
RCC_CFGR_SWS_PLL
)

344 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\src\umqtt.c

17 
	~<rg.h
>

18 
	~"Debug.h
"

19 
	~"umq.h
"

21 
	#umq__mesgeid
(
cn
, 
r
) \

23 
r
[0] = 
cn
->
mesge_id
 >> 8; \

24 
r
[1] = 
cn
->
mesge_id
 & 0xff; \

25 
cn
->
mesge_id
++; \

26 } 0)

	)

28 
	#umq_bud_hd
(
ty
, 
dup
, 
qos
, 

) \

29 (((
ty
<< 4| ((
dup
<< 3| ((
qos
<< 1| (

))

	)

31 
	#umq_hd_ty
(
h
) \

32 ((
h
>> 4)

	)

34 
	$umq_decode_ngth
(
ut8_t
 *
da
)

36 
mul
 = 1;

37 
v
 = 0;

38 
i
;

40 
i
 = 0; i =0 || (
da
[i - 1] & 0x80); i++) {

41 
v
 +(
da
[
i
] & 0x7f* 
mul
;

42 
mul
 *= 128;

45  
v
;

46 
	}
}

48 
	$umq_code_ngth
(
n
, 
ut8_t
 *
da
)

50 
dig
;

51 
i
 = 0;

54 
dig
 = 
n
 % 128;

55 
n
 /= 128;

56 i(
n
 > 0)

57 
dig
 |= 0x80;

58 
da
[
i
] = 
dig
;

59 
i
++;

60 } 
n
);

62  
i
;

63 
	}
}

65 
	$umq_cc_
(
umq_cc_bufr
 *
buff
)

67 
buff
->
por
 = buff->
t
;

68 
buff
->
d
 = 0;

69 
	}
}

71 
	$umq_cc_push
(
umq_cc_bufr
 *
buff
, 
ut8_t
 *
da
, 
n
)

73 
ut8_t
 *
bd
 = 
buff
->
t
 + buff->
ngth
 - 1;

74 
ut8_t
 *
dd
 = (
buff
->
por
 - buff->
t
 + buff->
d
)

75 % 
buff
->
ngth
 + buff->
t
;

77 ; 
n
 > 0;en--) {

78 i(
dd
 > 
bd
)

79 
dd
 = 
buff
->
t
;

80 i(
buff
->
d
 !0 && 
dd
 =buff->
por
)

82 *
dd
 = *
da
;

83 
dd
++;

84 
da
++;

85 
buff
->
d
++;

88  
n
;

89 
	}
}

91 
	$umq_cc_ek
(
umq_cc_bufr
 *
buff
, 
ut8_t
 *
da
, 
n
)

93 
ut8_t
 *
r
 = 
buff
->
por
;

94 
ut8_t
 *
bd
 = 
buff
->
t
 + buff->
ngth
 - 1;

95 
i
;

97 
i
 = 0; i < 
n
 && i < 
buff
->
d
; i++) {

98 
da
[
i
] = 
r
[i];

99 i(
r
 > 
bd
)

100 
r
 = 
buff
->
t
;

103  
i
;

104 
	}
}

106 
	$umq_cc_p
(
umq_cc_bufr
 *
buff
, 
ut8_t
 *
da
, 
n
)

108 
ut8_t
 *
bd
 = 
buff
->
t
 + buff->
ngth
 - 1;

109 
i
;

111 
i
 = 0; i < 
n
 && 
buff
->
d
 > 0; i++) {

112 
da
[
i
] = *
buff
->
por
;

113 
buff
->
por
++;

114 
buff
->
d
--;

115 i(
buff
->
por
 > 
bd
)

116 
buff
->
por
 = buff->
t
;

119  
i
;

120 
	}
}

122 
	$umq_
(
umq_ci
 *
cn
)

124 
cn
->
e
 = 
UMQTT_STATE_INIT
;

125 
cn
->
ck_pg
 = 0;

126 
cn
->
ck_publish
 = 0;

127 
cn
->
ck_subsibe
 = 0;

128 
cn
->
mesge_id
 = 1;

129 
	}
}

131 
	$umq_c
(
umq_ci
 *
cn
, 
ut16_t
 
kive
, *
cid
, *
unm
, *
sswd
)

133 
cidn
 = 
	`
(
cid
), 
un
=(
unm
), 
sswdn
=(
sswd
), 
yldn
=cidlen + usrlen +asswdlen;

134 
ut8_t
 
fixed
;

135 
ut8_t
 
mn
[4];

136 
ut8_t
 
vb
[12];

137 
ut8_t
 
yld
[6 + 
yldn
];

139 
fixed
 = 
	`umq_bud_hd
(
UMQTT_CONNECT
, 0, 0, 0);

141 
vb
[0] = 0;

142 
vb
[1] = 6;

143 
vb
[2] = 'M';

144 
vb
[3] = 'Q';

145 
vb
[4] = 'I';

146 
vb
[5] = 's';

147 
vb
[6] = 'd';

148 
vb
[7] = 'p';

150 
vb
[8] = 3;

152 
vb
[9] = 0b11000010;

154 
vb
[10] = 
kive
 >> 8;

155 
vb
[11] = 
kive
 & 0xff;

157 
yld
[0] = 
cidn
 >> 8;

158 
yld
[1] = 
cidn
 & 0xff;

159 
	`memy
(&
yld
[2], 
cid
, 
cidn
);

161 
yld
[2+
cidn
] = 
un
 >> 8;

162 
yld
[3+
cidn
] = 
un
 & 0xff;

163 
	`memy
(&
yld
[4+
cidn
], 
unm
, 
un
);

165 
yld
[14] = 0;

166 
yld
[15] = 3;

167 
	`memy
(&
yld
[16],
sswd
, 3);

169 
	`umq_cc_push
(&
cn
->
txbuff
, &
fixed
, 1);

170 
	`umq_cc_push
(&
cn
->
txbuff
, 
mn
, 
	`umq_code_ngth
((
vb
+ (
yld
),emlen));

171 
	`umq_cc_push
(&
cn
->
txbuff
, 
vb
, (variable));

172 
	`umq_cc_push
(&
cn
->
txbuff
, 
yld
, (payload));

174 
cn
->
e
 = 
UMQTT_STATE_CONNECTING
;

175 
	}
}

177 
	$umq_subsibe
(
umq_ci
 *
cn
, *
tic
)

179 
ti
 = 
	`
(
tic
);

180 
ut8_t
 
fixed
;

181 
ut8_t
 
mn
[4];

182 
ut8_t
 
mesgeid
[2];

183 
ut8_t
 
yld
[2 + 
ti
 + 1];

185 
fixed
 = 
	`umq_bud_hd
(
UMQTT_SUBSCRIBE
, 0, 1, 0);

187 
	`umq__mesgeid
(
cn
, 
mesgeid
);

189 
yld
[0] = 
ti
 >> 8;

190 
yld
[1] = 
ti
 & 0xff;

191 
	`memy
(&
yld
[2], 
tic
, 
ti
);

192 
yld
[2 + 
ti
] = 0;

194 
	`umq_cc_push
(&
cn
->
txbuff
, &
fixed
, 1);

195 
	`umq_cc_push
(&
cn
->
txbuff
, 
mn
, 
	`umq_code_ngth
((
mesgeid
+ (
yld
),emlen));

196 
	`umq_cc_push
(&
cn
->
txbuff
, 
mesgeid
, (messageid));

197 
	`umq_cc_push
(&
cn
->
txbuff
, 
yld
, (payload));

199 
cn
->
ck_subsibe
++;

200 
	}
}

202 
	$umq_publish
(
umq_ci
 *
cn
, *
tic
,

203 
ut8_t
 *
da
, 
d
)

205 
tn
 = 
	`
(
tic
);

206 
ut8_t
 
fixed
;

207 
ut8_t
 
mn
[4];

208 
ut8_t
 
n
[2];

210 
fixed
 = 
	`umq_bud_hd
(
UMQTT_PUBLISH
, 0, 0, 0);

212 
	`umq_cc_push
(&
cn
->
txbuff
, &
fixed
, 1);

213 
	`umq_cc_push
(&
cn
->
txbuff
, 
mn
,

214 
	`umq_code_ngth
(2 + 
tn
 + 
d
, 
mn
));

216 
n
[0] = 
tn
 >> 8;

217 
n
[1] = 
tn
 & 0xff;

218 
	`umq_cc_push
(&
cn
->
txbuff
, 
n
, (len));

219 
	`umq_cc_push
(&
cn
->
txbuff
, (
ut8_t
 *
tic
, 
tn
);

221 
	`umq_cc_push
(&
cn
->
txbuff
, 
da
, 
d
);

222 
	}
}

224 
	$umq_pg
(
umq_ci
 *
cn
)

226 
ut8_t
 
ck
[] = { 
	`umq_bud_hd
(
UMQTT_PINGREQ
, 0, 0, 0), 0 };

228 
	`umq_cc_push
(&
cn
->
txbuff
, 
ck
, (packet));

229 
cn
->
ck_pg
++;

230 
	}
}

232 
	$umq_disc
(
umq_ci
 *
cn
)

234 
ut8_t
 
ck
[] = { 
	`umq_bud_hd
(
UMQTT_DISCONNECT
, 0, 0, 0), 0 };

236 
	`umq_cc_push
(&
cn
->
txbuff
, 
ck
, (packet));

237 
	}
}

239 
	$umq_hd_publish
(
umq_ci
 *
cn
,

240 
ut8_t
 *
da
, 
n
)

242 
ut16_t
 
tn
 = (
da
[0] << 8) | data[1];

243 
tic
[
tn
 + 1];

244 
ut8_t
 
yld
[
n
 - 2 - 
tn
];

246 
	`memy
(
tic
, 
da
 + 2, (topic));

247 
tic
[(topic) - 1] = 0;

248 
	`memy
(
yld
, 
da
 + 2 + 
tn
, (payload));

250 
cn
->
	`mesge_back
(cn, 
tic
, 
yld
, (payload));

251 
	}
}

253 
	$umq_ck_rived
(
umq_ci
 *
cn
,

254 
ut8_t
 
hd
, 
n
)

256 
ut8_t
 
da
[
n
];

258 
	`umq_cc_p
(&
cn
->
rxbuff
, 
da
, 
n
);

260 
	`umq_hd_ty
(
hd
)) {

261 
UMQTT_CONNACK
:

262 i(
da
[1] == 0x00)

263 
cn
->
e
 = 
UMQTT_STATE_CONNECTED
;

265 
cn
->
e
 = 
UMQTT_STATE_FAILED
;

267 
UMQTT_SUBACK
:

268 
cn
->
ck_subsibe
--;

270 
UMQTT_PINGRESP
:

271 
cn
->
ck_pg
--;

273 
UMQTT_PUBLISH
:

274 
	`umq_hd_publish
(
cn
, 
da
, 
n
);

278 
	}
}

280 
	$umq_oss
(
umq_ci
 *
cn
)

282 
ut8_t
 
buf
[5];

283 
i
 = 2;

285 
cn
->
rxbuff
.
d
 >= 2) {

286 
	`umq_cc_p
(&
cn
->
rxbuff
, 
buf
, 2);

287 
i
 = 2; 
buf
[i - 1] & 0x80 && i < (buf); i++)

288 
	`umq_cc_p
(&
cn
->
rxbuff
, &
buf
[
i
], 1);

290 
	`umq_ck_rived
(
cn
, 
buf
[0],

291 
	`umq_decode_ngth
(&
buf
[1]));

293 
	}
}

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\stm32f051c6_flash.ld

33 
OUTPUT_FORMAT
("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")

34 
	$OUTPUT_ARCH
(
m
)

35 
	$SEARCH_DIR
(.)

38 
MEMORY


40 
	`ROM
 (
rx
: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 32
K


41 
	`RAM
 (
rwx
: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 4
K


42 
	}
}

72 
	gSECTIONS


74 .
	gxt
 :

76 
KEEP
(*(.
i_ve
))

77 *(.
xt
*)

79 
KEEP
(*(.

))

80 
KEEP
(*(.
fi
))

83 *
tbeg
.
o
(.
s
)

84 *
tbeg
?.
o
(.
s
)

85 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
s
)

86 *(
SORT
(.
s
.*))

87 *(.
s
)

90 *
tbeg
.
o
(.
dts
)

91 *
tbeg
?.
o
(.
dts
)

92 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
dts
)

93 *(
SORT
(.
dts
.*))

94 *(.
dts
)

96 *(.
roda
*)

98 
KEEP
(*(.
eh_ame
*))

99 } > 
ROM


101 .
ARM
.
exb
 :

103 *(.
ARM
.
exb
* .
gnu
.
lk
.
mexb
.*)

104 } > 
ROM


106 
__exidx_t
 = .;

107 .
	gARM
.
	gexidx
 :

109 *(.
ARM
.
exidx
* .
gnu
.
lk
.
mexidx
.*)

110 } > 
ROM


111 
__exidx_d
 = .;

113 
	g__ext
 = .;

115 .
	gda
 : 
AT
 (
__ext
)

117 
__da_t__
 = .;

118 *(
	gvb
)

119 *(.
	gda
*)

121 . = 
ALIGN
(4);

123 
PROVIDE_HIDDEN
 (
__e_y_t
 = .);

124 
KEEP
(*(.
e_y
))

125 
PROVIDE_HIDDEN
 (
__e_y_d
 = .);

127 . = 
ALIGN
(4);

129 
PROVIDE_HIDDEN
 (
___y_t
 = .);

130 
KEEP
(*(
SORT
(.
_y
.*)))

131 
KEEP
(*(.
_y
))

132 
PROVIDE_HIDDEN
 (
___y_d
 = .);

135 . = 
ALIGN
(4);

137 
PROVIDE_HIDDEN
 (
__fi_y_t
 = .);

138 
KEEP
(*(
SORT
(.
fi_y
.*)))

139 
KEEP
(*(.
fi_y
))

140 
PROVIDE_HIDDEN
 (
__fi_y_d
 = .);

142 . = 
ALIGN
(4);

144 
	g__da_d__
 = .;

146 } > 
	gRAM


148 .
bss
 (
NOLOAD
):

150 
__bss_t__
 = .;

151 *(.
	gbss
*)

152 *(
	gCOMMON
)

153 
	g__bss_d__
 = .;

154 } > 
	gRAM


156 .
hp
 (
NOLOAD
):

158 
__d__
 = .;

159 
	gd
 = 
__d__
;

160 *(.
	ghp
*)

161 
	g__HpLim
 = .;

162 } > 
	gRAM


167 .
ack_dummy
 (
NOLOAD
):

169 *(.
ack
)

170 } > 
RAM


174 
__SckT
 = 
ORIGIN
(
RAM
+ 
LENGTH
(RAM);

175 
	g__SckLim
 = 
__SckT
 - 
SIZEOF
(.
ack_dummy
);

176 
PROVIDE
(
__ack
 = 
__SckT
);

179 
ASSERT
(
__SckLim
 >
__HpLim
, "region RAM overflowed with stack")

	@C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\stm32f051c6_sram.ld

33 
OUTPUT_FORMAT
("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")

34 
	$OUTPUT_ARCH
(
m
)

35 
	$SEARCH_DIR
(.)

38 
MEMORY


40 
	`ROM
 (
rx
: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 32
K


41 
	`RAM
 (
rwx
: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 4
K


42 
	}
}

72 
	gSECTIONS


74 .
	gxt
 :

76 
KEEP
(*(.
i_ve
))

77 *(.
xt
*)

79 
KEEP
(*(.

))

80 
KEEP
(*(.
fi
))

83 *
tbeg
.
o
(.
s
)

84 *
tbeg
?.
o
(.
s
)

85 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
s
)

86 *(
SORT
(.
s
.*))

87 *(.
s
)

90 *
tbeg
.
o
(.
dts
)

91 *
tbeg
?.
o
(.
dts
)

92 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
dts
)

93 *(
SORT
(.
dts
.*))

94 *(.
dts
)

96 *(.
roda
*)

98 
KEEP
(*(.
eh_ame
*))

99 } > 
RAM


101 .
ARM
.
exb
 :

103 *(.
ARM
.
exb
* .
gnu
.
lk
.
mexb
.*)

104 } > 
RAM


106 
__exidx_t
 = .;

107 .
	gARM
.
	gexidx
 :

109 *(.
ARM
.
exidx
* .
gnu
.
lk
.
mexidx
.*)

110 } > 
RAM


111 
__exidx_d
 = .;

113 
	g__ext
 = .;

115 .
	gda
 : 
AT
 (
__ext
)

117 
__da_t__
 = .;

118 *(
	gvb
)

119 *(.
	gda
*)

121 . = 
ALIGN
(4);

123 
PROVIDE_HIDDEN
 (
__e_y_t
 = .);

124 
KEEP
(*(.
e_y
))

125 
PROVIDE_HIDDEN
 (
__e_y_d
 = .);

127 . = 
ALIGN
(4);

129 
PROVIDE_HIDDEN
 (
___y_t
 = .);

130 
KEEP
(*(
SORT
(.
_y
.*)))

131 
KEEP
(*(.
_y
))

132 
PROVIDE_HIDDEN
 (
___y_d
 = .);

135 . = 
ALIGN
(4);

137 
PROVIDE_HIDDEN
 (
__fi_y_t
 = .);

138 
KEEP
(*(
SORT
(.
fi_y
.*)))

139 
KEEP
(*(.
fi_y
))

140 
PROVIDE_HIDDEN
 (
__fi_y_d
 = .);

142 . = 
ALIGN
(4);

144 
	g__da_d__
 = .;

146 } > 
	gRAM


148 .
bss
 (
NOLOAD
):

150 
__bss_t__
 = .;

151 *(.
	gbss
*)

152 *(
	gCOMMON
)

153 
	g__bss_d__
 = .;

154 } > 
	gRAM


156 .
hp
 (
NOLOAD
):

158 
__d__
 = .;

159 
	gd
 = 
__d__
;

160 *(.
	ghp
*)

161 
	g__HpLim
 = .;

162 } > 
	gRAM


167 .
ack_dummy
 (
NOLOAD
):

169 . = 
ALIGN
(8);

170 *(.
	gack
)

171 } > 
RAM


175 
	g__SckT
 = 
ORIGIN
(
RAM
+ 
LENGTH
(RAM);

176 
	g__SckLim
 = 
__SckT
 - 
SIZEOF
(.
ack_dummy
);

177 
PROVIDE
(
__ack
 = 
__SckT
);

180 
ASSERT
(
__SckLim
 >
__HpLim
, "region RAM overflowed with stack")

	@
1
.
0
72
6317
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_adc.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_can.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_cec.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_comp.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_crc.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_crs.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_dac.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_dbgmcu.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_dma.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_exti.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_flash.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_gpio.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_i2c.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_iwdg.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_misc.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_pwr.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_rcc.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_rtc.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_spi.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_syscfg.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_tim.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_usart.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\inc\stm32f0xx_wwdg.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_adc.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_can.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_cec.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_comp.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_crc.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_crs.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_dac.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_dbgmcu.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_dma.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_exti.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_flash.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_gpio.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_i2c.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_iwdg.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_misc.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_pwr.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_rcc.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_rtc.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_spi.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_syscfg.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_tim.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_usart.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\SPL\src\stm32f0xx_wwdg.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\cmsis\arm_common_tables.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\cmsis\arm_math.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\cmsis\core_cm0.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\cmsis\core_cmFunc.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\cmsis\core_cmInstr.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\inc\Debug.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\inc\Delay.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\inc\SIM808.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\inc\SIMcommands.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\inc\config.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\inc\font.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\inc\stm32f0xx.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\inc\stm32f0xx_conf.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\inc\system_stm32f0xx.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\inc\umqtt.h
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\readme.txt
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\src\Debug.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\src\Delay.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\src\SIM808.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\src\SIMcommands.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\src\main.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\src\startup_stm32f0xx.S
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\src\system_stm32f0xx.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\src\umqtt.c
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\stm32f051c6_flash.ld
C:\Users\Brandon\Documents\SIMCOM_MQTT\STM32F0_SIM800_MQTT_Client\stm32f051c6_sram.ld
