<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2025.1.1</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>6.881</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>6.881</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>6.881</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>3.119</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>3.119</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>3.119</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>3.119</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>24</BRAM>
      <CLB>0</CLB>
      <DSP>324</DSP>
      <FF>13471</FF>
      <LATCH>0</LATCH>
      <LUT>23772</LUT>
      <SRL>180</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>432</BRAM>
      <CLB>0</CLB>
      <DSP>360</DSP>
      <FF>141120</FF>
      <LUT>70560</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="top_kernel" DISPNAME="inst" RTLNAME="top_kernel">
      <SubModules count="76">grp_top_kernel_Pipeline_phase1_norm_fu_490 grp_top_kernel_Pipeline_phase1_sum_fu_398 grp_top_kernel_Pipeline_phase2_accum_row_fu_406 grp_top_kernel_Pipeline_phase2_write_row_fu_515 mul_40s_42ns_81_1_1_U173 mul_40s_42ns_81_1_1_U174 mul_40s_42ns_81_1_1_U175 mul_40s_42ns_81_1_1_U176 mul_40s_42ns_81_1_1_U177 mul_40s_42ns_81_1_1_U178 mul_40s_42ns_81_1_1_U179 mul_40s_42ns_81_1_1_U180 mul_40s_42ns_81_1_1_U181 mul_40s_42ns_81_1_1_U182 mul_40s_42ns_81_1_1_U183 mul_40s_42ns_81_1_1_U184 mul_40s_42ns_81_1_1_U185 mul_40s_42ns_81_1_1_U186 mul_40s_42ns_81_1_1_U187 mul_40s_42ns_81_1_1_U188 mul_40s_42ns_81_1_1_U189 mul_40s_42ns_81_1_1_U190 mul_40s_42ns_81_1_1_U191 mul_40s_42ns_81_1_1_U192 mul_40s_42ns_81_1_1_U193 mul_40s_42ns_81_1_1_U194 mul_40s_42ns_81_1_1_U195 mul_40s_42ns_81_1_1_U196 mul_40s_42ns_81_1_1_U197 mul_40s_42ns_81_1_1_U198 mul_40s_42ns_81_1_1_U199 mul_40s_42ns_81_1_1_U200 mul_40s_42ns_81_1_1_U201 mul_40s_42ns_81_1_1_U202 mul_40s_42ns_81_1_1_U203 mul_40s_42ns_81_1_1_U204 mul_40s_42ns_81_1_1_U205 mul_40s_42ns_81_1_1_U206 mul_40s_42ns_81_1_1_U207 mul_40s_42ns_81_1_1_U208 mul_40s_42ns_81_1_1_U209 mul_40s_42ns_81_1_1_U210 mul_40s_42ns_81_1_1_U211 mul_40s_42ns_81_1_1_U212 mul_40s_42ns_81_1_1_U213 mul_40s_42ns_81_1_1_U214 mul_40s_42ns_81_1_1_U215 mul_40s_42ns_81_1_1_U216 mul_40s_42ns_81_1_1_U217 mul_40s_42ns_81_1_1_U218 mul_40s_42ns_81_1_1_U219 mul_40s_42ns_81_1_1_U220 mul_40s_42ns_81_1_1_U221 mul_40s_42ns_81_1_1_U222 mul_40s_42ns_81_1_1_U223 mul_40s_42ns_81_1_1_U224 mul_40s_42ns_81_1_1_U225 mul_40s_42ns_81_1_1_U226 mul_40s_42ns_81_1_1_U227 mul_40s_42ns_81_1_1_U228 mul_40s_42ns_81_1_1_U229 mul_40s_42ns_81_1_1_U230 mul_40s_42ns_81_1_1_U231 mul_40s_42ns_81_1_1_U232 mul_40s_42ns_81_1_1_U233 mul_40s_42ns_81_1_1_U234 mul_40s_42ns_81_1_1_U235 mul_40s_42ns_81_1_1_U236 top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U</SubModules>
      <Resources BRAM="24" DSP="324" FF="13471" LUT="23772"/>
      <LocalResources FF="2652" LUT="10"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_phase1_norm_fu_490" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_Pipeline_phase1_norm" DISPNAME="grp_top_kernel_Pipeline_phase1_norm_fu_490" RTLNAME="top_kernel_top_kernel_Pipeline_phase1_norm">
      <SubModules count="3">flow_control_loop_pipe_sequential_init_U sdiv_40ns_24s_40_44_1_U4 sdiv_40ns_24s_40_44_1_U5</SubModules>
      <Resources FF="5124" LUT="4847"/>
      <LocalResources FF="66" LUT="22"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="top_kernel_flow_control_loop_pipe_sequential_init"/>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4" DEPTH="2" TYPE="rtl" MODULENAME="sdiv_40ns_24s_40_44_1" DISPNAME="sdiv_40ns_24s_40_44_1_U4" RTLNAME="top_kernel_sdiv_40ns_24s_40_44_1">
      <Resources FF="2560" LUT="2433"/>
      <LocalResources FF="88" LUT="1016"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5" DEPTH="2" TYPE="rtl" MODULENAME="sdiv_40ns_24s_40_44_1" DISPNAME="sdiv_40ns_24s_40_44_1_U5" RTLNAME="top_kernel_sdiv_40ns_24s_40_44_1">
      <Resources FF="2496" LUT="2365"/>
      <LocalResources FF="64" LUT="983"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_phase1_sum_fu_398" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_Pipeline_phase1_sum" DISPNAME="grp_top_kernel_Pipeline_phase1_sum_fu_398" RTLNAME="top_kernel_top_kernel_Pipeline_phase1_sum">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="34" LUT="109"/>
      <LocalResources FF="32" LUT="63"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_phase1_sum_fu_398/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="top_kernel_flow_control_loop_pipe_sequential_init"/>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_phase2_accum_row_fu_406" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_Pipeline_phase2_accum_row" DISPNAME="grp_top_kernel_Pipeline_phase2_accum_row_fu_406" RTLNAME="top_kernel_top_kernel_Pipeline_phase2_accum_row">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="1567" LUT="288"/>
      <LocalResources FF="1560" LUT="164"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_phase2_accum_row_fu_406/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="top_kernel_flow_control_loop_pipe_sequential_init">
      <Resources FF="7" LUT="124"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_Pipeline_phase2_write_row" DISPNAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515" RTLNAME="top_kernel_top_kernel_Pipeline_phase2_write_row">
      <SubModules count="3">flow_control_loop_pipe_sequential_init_U mul_24s_24s_48_1_1_U97 mul_24s_24s_48_1_1_U98</SubModules>
      <Resources DSP="4" FF="4094" LUT="2319"/>
      <LocalResources FF="4092" LUT="886"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="top_kernel_flow_control_loop_pipe_sequential_init"/>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U97" DEPTH="2" TYPE="rtl" MODULENAME="mul_24s_24s_48_1_1" DISPNAME="mul_24s_24s_48_1_1_U97" RTLNAME="top_kernel_mul_24s_24s_48_1_1">
      <Resources DSP="2" LUT="675"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98" DEPTH="2" TYPE="rtl" MODULENAME="mul_24s_24s_48_1_1" DISPNAME="mul_24s_24s_48_1_1_U98" RTLNAME="top_kernel_mul_24s_24s_48_1_1">
      <Resources DSP="2" LUT="715"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U173" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U173" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U174" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U174" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U175" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U175" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U176" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U176" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U177" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U177" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U178" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U178" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U179" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U179" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U180" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U180" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U181" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U181" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U182" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U182" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U183" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U183" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U184" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U184" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U185" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U185" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U186" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U186" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U187" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U187" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U188" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U188" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U189" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U189" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U190" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U190" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U191" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U191" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U192" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U192" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U193" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U193" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U194" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U194" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U195" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U195" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U196" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U196" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U197" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U197" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U198" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U198" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U199" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U199" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U200" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U200" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U201" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U201" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U202" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U202" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U203" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U203" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U204" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U204" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U205" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U205" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U206" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U206" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U207" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U207" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U208" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U208" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U209" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U209" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U210" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U210" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U211" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U211" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U212" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U212" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U213" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U213" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U214" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U214" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U215" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U215" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U216" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U216" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U217" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U217" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U218" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U218" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U219" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U219" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U220" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U220" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U221" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U221" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U222" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U222" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U223" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U223" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U224" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U224" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="186"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U225" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U225" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="204"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U226" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U226" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="204"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U227" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U227" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="204"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U228" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U228" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="204"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U229" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U229" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="204"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U230" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U230" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="204"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U231" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U231" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="204"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U232" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U232" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="204"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U233" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U233" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="204"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U234" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U234" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="204"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U235" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U235" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="204"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U236" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U236" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="201"/>
    </RtlModule>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W">
      <Resources BRAM="3" LUT="499"/>
    </RtlModule>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W">
      <Resources BRAM="3" LUT="535"/>
    </RtlModule>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W">
      <Resources BRAM="3" LUT="517"/>
    </RtlModule>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W">
      <Resources BRAM="3" LUT="490"/>
    </RtlModule>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W">
      <Resources BRAM="3" LUT="508"/>
    </RtlModule>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W">
      <Resources BRAM="3" LUT="526"/>
    </RtlModule>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W">
      <Resources BRAM="3" LUT="508"/>
    </RtlModule>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W">
      <Resources BRAM="3" LUT="499"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="6.719" DATAPATH_LOGIC_DELAY="4.688" DATAPATH_NET_DELAY="2.031" ENDPOINT_PIN="grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_111_reg_14194_reg[0]/S" LOGIC_LEVELS="17" MAX_FANOUT="32" SLACK="3.119" STARTPOINT_PIN="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U/ram_reg_bram_0/CLKBWRCLK">
      <CELL NAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.v" LINE_NUMBER="54"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_349" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="2462"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_103" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.v" LINE_NUMBER="54"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_17__18" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="2462"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="4206"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="4206"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="4206"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="4336"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="4336"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_111_reg_14194[22]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="2653"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_111_reg_14194_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="2653"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.719" DATAPATH_LOGIC_DELAY="4.688" DATAPATH_NET_DELAY="2.031" ENDPOINT_PIN="grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_111_reg_14194_reg[10]/S" LOGIC_LEVELS="17" MAX_FANOUT="32" SLACK="3.119" STARTPOINT_PIN="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U/ram_reg_bram_0/CLKBWRCLK">
      <CELL NAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.v" LINE_NUMBER="54"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_349" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="2462"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_103" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.v" LINE_NUMBER="54"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_17__18" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="2462"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="4206"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="4206"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="4206"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="4336"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="4336"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_111_reg_14194[22]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="2653"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_111_reg_14194_reg[10]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="2653"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.719" DATAPATH_LOGIC_DELAY="4.688" DATAPATH_NET_DELAY="2.031" ENDPOINT_PIN="grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_111_reg_14194_reg[11]/S" LOGIC_LEVELS="17" MAX_FANOUT="32" SLACK="3.119" STARTPOINT_PIN="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U/ram_reg_bram_0/CLKBWRCLK">
      <CELL NAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.v" LINE_NUMBER="54"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_349" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="2462"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_103" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.v" LINE_NUMBER="54"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_17__18" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="2462"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="4206"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="4206"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="4206"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="4336"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="4336"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_111_reg_14194[22]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="2653"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_111_reg_14194_reg[11]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="2653"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.719" DATAPATH_LOGIC_DELAY="4.688" DATAPATH_NET_DELAY="2.031" ENDPOINT_PIN="grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_111_reg_14194_reg[12]/S" LOGIC_LEVELS="17" MAX_FANOUT="32" SLACK="3.119" STARTPOINT_PIN="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U/ram_reg_bram_0/CLKBWRCLK">
      <CELL NAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.v" LINE_NUMBER="54"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_349" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="2462"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_103" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.v" LINE_NUMBER="54"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_17__18" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="2462"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="4206"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="4206"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="4206"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="4336"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="4336"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_111_reg_14194[22]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="2653"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_111_reg_14194_reg[12]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="2653"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.719" DATAPATH_LOGIC_DELAY="4.688" DATAPATH_NET_DELAY="2.031" ENDPOINT_PIN="grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_111_reg_14194_reg[13]/S" LOGIC_LEVELS="17" MAX_FANOUT="32" SLACK="3.119" STARTPOINT_PIN="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U/ram_reg_bram_0/CLKBWRCLK">
      <CELL NAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.v" LINE_NUMBER="54"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_349" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="2462"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_103" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.v" LINE_NUMBER="54"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_17__18" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="2462"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="4206"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="4206"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="4206"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="4336"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="4336"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_111_reg_14194[22]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="2653"/>
      <CELL NAME="grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_111_reg_14194_reg[13]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_phase2_write_row.v" LINE_NUMBER="2653"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/top_kernel_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/top_kernel_failfast_synth.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/top_kernel_power_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/top_kernel_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/top_kernel_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/top_kernel_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/top_kernel_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Wed Jan 28 21:46:57 EST 2026"/>
    <item NAME="Version" VALUE="2025.1 (Build 6214317 on Sep 11 2025)"/>
    <item NAME="Project" VALUE="project_1"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynquplus"/>
    <item NAME="Target device" VALUE="xczu3eg-sbva484-1-e"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

