

================================================================
== Vivado HLS Report for 'myFuncAccel'
================================================================
* Date:           Mon Nov 18 23:04:27 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        algHLS
* Solution:       Optimazation_2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16034|  16034|  16034|  16034|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-------+-------+----------+-----------+-----------+------+----------+
        |            |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-------+-------+----------+-----------+-----------+------+----------+
        |- sizeLoop  |  16032|  16032|        49|         16|          4|  1000|    yes   |
        +------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 49


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 1
  Pipeline-0 : II = 16, D = 49, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	51  / (tmp)
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	2  / true
51 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size) nounwind, !map !7"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %dim) nounwind, !map !13"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %threshold) nounwind, !map !17"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0) nounwind, !map !21"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data1) nounwind, !map !27"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data2) nounwind, !map !33"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @myFuncAccel_str) nounwind"   --->   Operation 58 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data0, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:11]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data1, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 4000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:12]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data2, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 4000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:13]   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.76ns)   --->   "br label %1" [../myAccel.c:23]   --->   Operation 62 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_1, %.preheader1.preheader ]"   --->   Operation 63 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.77ns)   --->   "%tmp = icmp eq i10 %i, -24" [../myAccel.c:23]   --->   Operation 64 'icmp' 'tmp' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 65 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.73ns)   --->   "%i_1 = add i10 %i, 1" [../myAccel.c:23]   --->   Operation 66 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %.preheader1.preheader" [../myAccel.c:23]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %i, i2 0)" [../myAccel.c:30]   --->   Operation 68 'bitconcatenate' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_4 = zext i12 %tmp_1 to i64" [../myAccel.c:30]   --->   Operation 69 'zext' 'tmp_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%data2_addr = getelementptr inbounds float* %data2, i64 %tmp_4" [../myAccel.c:30]   --->   Operation 70 'getelementptr' 'data2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (8.75ns)   --->   "%data0_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0, i32 16) nounwind" [../myAccel.c:47]   --->   Operation 71 'readreq' 'data0_req' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%data1_addr = getelementptr inbounds float* %data1, i64 %tmp_4" [../myAccel.c:47]   --->   Operation 72 'getelementptr' 'data1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (8.75ns)   --->   "%data1_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data1_addr, i32 4) nounwind" [../myAccel.c:47]   --->   Operation 73 'readreq' 'data1_addr_req' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 74 [1/2] (8.75ns)   --->   "%data0_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0, i32 16) nounwind" [../myAccel.c:47]   --->   Operation 74 'readreq' 'data0_req' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_4 : Operation 75 [1/2] (8.75ns)   --->   "%data1_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data1_addr, i32 4) nounwind" [../myAccel.c:47]   --->   Operation 75 'readreq' 'data1_addr_req' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 76 [1/1] (8.75ns)   --->   "%data0_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:47]   --->   Operation 76 'read' 'data0_read' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_5 : Operation 77 [1/1] (8.75ns)   --->   "%data1_addr_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:47]   --->   Operation 77 'read' 'data1_addr_read' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 78 [4/4] (5.70ns)   --->   "%tmp_s = fmul float %data0_read, %data1_addr_read" [../myAccel.c:47]   --->   Operation 78 'fmul' 'tmp_s' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (8.75ns)   --->   "%data0_read_1 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:47]   --->   Operation 79 'read' 'data0_read_1' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_6 : Operation 80 [1/1] (8.75ns)   --->   "%data1_addr_read_1 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:47]   --->   Operation 80 'read' 'data1_addr_read_1' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 81 [3/4] (5.70ns)   --->   "%tmp_s = fmul float %data0_read, %data1_addr_read" [../myAccel.c:47]   --->   Operation 81 'fmul' 'tmp_s' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [4/4] (5.70ns)   --->   "%tmp_19_0_1 = fmul float %data0_read_1, %data1_addr_read_1" [../myAccel.c:47]   --->   Operation 82 'fmul' 'tmp_19_0_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (8.75ns)   --->   "%data0_read_2 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:47]   --->   Operation 83 'read' 'data0_read_2' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_7 : Operation 84 [1/1] (8.75ns)   --->   "%data1_addr_read_2 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:47]   --->   Operation 84 'read' 'data1_addr_read_2' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 85 [2/4] (5.70ns)   --->   "%tmp_s = fmul float %data0_read, %data1_addr_read" [../myAccel.c:47]   --->   Operation 85 'fmul' 'tmp_s' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [3/4] (5.70ns)   --->   "%tmp_19_0_1 = fmul float %data0_read_1, %data1_addr_read_1" [../myAccel.c:47]   --->   Operation 86 'fmul' 'tmp_19_0_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [4/4] (5.70ns)   --->   "%tmp_19_0_2 = fmul float %data0_read_2, %data1_addr_read_2" [../myAccel.c:47]   --->   Operation 87 'fmul' 'tmp_19_0_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (8.75ns)   --->   "%data0_read_3 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:47]   --->   Operation 88 'read' 'data0_read_3' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_8 : Operation 89 [1/1] (8.75ns)   --->   "%data1_addr_read_3 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:47]   --->   Operation 89 'read' 'data1_addr_read_3' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 90 [1/4] (5.70ns)   --->   "%tmp_s = fmul float %data0_read, %data1_addr_read" [../myAccel.c:47]   --->   Operation 90 'fmul' 'tmp_s' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [2/4] (5.70ns)   --->   "%tmp_19_0_1 = fmul float %data0_read_1, %data1_addr_read_1" [../myAccel.c:47]   --->   Operation 91 'fmul' 'tmp_19_0_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [3/4] (5.70ns)   --->   "%tmp_19_0_2 = fmul float %data0_read_2, %data1_addr_read_2" [../myAccel.c:47]   --->   Operation 92 'fmul' 'tmp_19_0_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [4/4] (5.70ns)   --->   "%tmp_19_0_3 = fmul float %data0_read_3, %data1_addr_read_3" [../myAccel.c:47]   --->   Operation 93 'fmul' 'tmp_19_0_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (8.75ns)   --->   "%data0_read_4 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:47]   --->   Operation 94 'read' 'data0_read_4' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 95 [5/5] (7.25ns)   --->   "%tempVal_1 = fadd float %tmp_s, 0.000000e+00" [../myAccel.c:47]   --->   Operation 95 'fadd' 'tempVal_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/4] (5.70ns)   --->   "%tmp_19_0_1 = fmul float %data0_read_1, %data1_addr_read_1" [../myAccel.c:47]   --->   Operation 96 'fmul' 'tmp_19_0_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [2/4] (5.70ns)   --->   "%tmp_19_0_2 = fmul float %data0_read_2, %data1_addr_read_2" [../myAccel.c:47]   --->   Operation 97 'fmul' 'tmp_19_0_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [3/4] (5.70ns)   --->   "%tmp_19_0_3 = fmul float %data0_read_3, %data1_addr_read_3" [../myAccel.c:47]   --->   Operation 98 'fmul' 'tmp_19_0_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [4/4] (5.70ns)   --->   "%tmp_19_1 = fmul float %data0_read_4, %data1_addr_read" [../myAccel.c:47]   --->   Operation 99 'fmul' 'tmp_19_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (8.75ns)   --->   "%data0_read_5 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:47]   --->   Operation 100 'read' 'data0_read_5' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 101 [4/5] (7.25ns)   --->   "%tempVal_1 = fadd float %tmp_s, 0.000000e+00" [../myAccel.c:47]   --->   Operation 101 'fadd' 'tempVal_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/4] (5.70ns)   --->   "%tmp_19_0_2 = fmul float %data0_read_2, %data1_addr_read_2" [../myAccel.c:47]   --->   Operation 102 'fmul' 'tmp_19_0_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [2/4] (5.70ns)   --->   "%tmp_19_0_3 = fmul float %data0_read_3, %data1_addr_read_3" [../myAccel.c:47]   --->   Operation 103 'fmul' 'tmp_19_0_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [3/4] (5.70ns)   --->   "%tmp_19_1 = fmul float %data0_read_4, %data1_addr_read" [../myAccel.c:47]   --->   Operation 104 'fmul' 'tmp_19_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [4/4] (5.70ns)   --->   "%tmp_19_1_1 = fmul float %data0_read_5, %data1_addr_read_1" [../myAccel.c:47]   --->   Operation 105 'fmul' 'tmp_19_1_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (8.75ns)   --->   "%data0_read_6 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:47]   --->   Operation 106 'read' 'data0_read_6' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 107 [3/5] (7.25ns)   --->   "%tempVal_1 = fadd float %tmp_s, 0.000000e+00" [../myAccel.c:47]   --->   Operation 107 'fadd' 'tempVal_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/4] (5.70ns)   --->   "%tmp_19_0_3 = fmul float %data0_read_3, %data1_addr_read_3" [../myAccel.c:47]   --->   Operation 108 'fmul' 'tmp_19_0_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [2/4] (5.70ns)   --->   "%tmp_19_1 = fmul float %data0_read_4, %data1_addr_read" [../myAccel.c:47]   --->   Operation 109 'fmul' 'tmp_19_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [3/4] (5.70ns)   --->   "%tmp_19_1_1 = fmul float %data0_read_5, %data1_addr_read_1" [../myAccel.c:47]   --->   Operation 110 'fmul' 'tmp_19_1_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [4/4] (5.70ns)   --->   "%tmp_19_1_2 = fmul float %data0_read_6, %data1_addr_read_2" [../myAccel.c:47]   --->   Operation 111 'fmul' 'tmp_19_1_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/1] (8.75ns)   --->   "%data0_read_7 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:47]   --->   Operation 112 'read' 'data0_read_7' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 113 [2/5] (7.25ns)   --->   "%tempVal_1 = fadd float %tmp_s, 0.000000e+00" [../myAccel.c:47]   --->   Operation 113 'fadd' 'tempVal_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [1/4] (5.70ns)   --->   "%tmp_19_1 = fmul float %data0_read_4, %data1_addr_read" [../myAccel.c:47]   --->   Operation 114 'fmul' 'tmp_19_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [2/4] (5.70ns)   --->   "%tmp_19_1_1 = fmul float %data0_read_5, %data1_addr_read_1" [../myAccel.c:47]   --->   Operation 115 'fmul' 'tmp_19_1_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [3/4] (5.70ns)   --->   "%tmp_19_1_2 = fmul float %data0_read_6, %data1_addr_read_2" [../myAccel.c:47]   --->   Operation 116 'fmul' 'tmp_19_1_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [4/4] (5.70ns)   --->   "%tmp_19_1_3 = fmul float %data0_read_7, %data1_addr_read_3" [../myAccel.c:47]   --->   Operation 117 'fmul' 'tmp_19_1_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (8.75ns)   --->   "%data0_read_8 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:47]   --->   Operation 118 'read' 'data0_read_8' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 119 [1/5] (7.25ns)   --->   "%tempVal_1 = fadd float %tmp_s, 0.000000e+00" [../myAccel.c:47]   --->   Operation 119 'fadd' 'tempVal_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [5/5] (7.25ns)   --->   "%tempVal_1_1 = fadd float %tmp_19_1, 0.000000e+00" [../myAccel.c:47]   --->   Operation 120 'fadd' 'tempVal_1_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 121 [1/4] (5.70ns)   --->   "%tmp_19_1_1 = fmul float %data0_read_5, %data1_addr_read_1" [../myAccel.c:47]   --->   Operation 121 'fmul' 'tmp_19_1_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [2/4] (5.70ns)   --->   "%tmp_19_1_2 = fmul float %data0_read_6, %data1_addr_read_2" [../myAccel.c:47]   --->   Operation 122 'fmul' 'tmp_19_1_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 123 [3/4] (5.70ns)   --->   "%tmp_19_1_3 = fmul float %data0_read_7, %data1_addr_read_3" [../myAccel.c:47]   --->   Operation 123 'fmul' 'tmp_19_1_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [4/4] (5.70ns)   --->   "%tmp_19_2 = fmul float %data0_read_8, %data1_addr_read" [../myAccel.c:47]   --->   Operation 124 'fmul' 'tmp_19_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [1/1] (8.75ns)   --->   "%data0_read_9 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:47]   --->   Operation 125 'read' 'data0_read_9' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 126 [5/5] (7.25ns)   --->   "%tempVal_1_0_1 = fadd float %tempVal_1, %tmp_19_0_1" [../myAccel.c:47]   --->   Operation 126 'fadd' 'tempVal_1_0_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 127 [4/5] (7.25ns)   --->   "%tempVal_1_1 = fadd float %tmp_19_1, 0.000000e+00" [../myAccel.c:47]   --->   Operation 127 'fadd' 'tempVal_1_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 128 [1/4] (5.70ns)   --->   "%tmp_19_1_2 = fmul float %data0_read_6, %data1_addr_read_2" [../myAccel.c:47]   --->   Operation 128 'fmul' 'tmp_19_1_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 129 [2/4] (5.70ns)   --->   "%tmp_19_1_3 = fmul float %data0_read_7, %data1_addr_read_3" [../myAccel.c:47]   --->   Operation 129 'fmul' 'tmp_19_1_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 130 [3/4] (5.70ns)   --->   "%tmp_19_2 = fmul float %data0_read_8, %data1_addr_read" [../myAccel.c:47]   --->   Operation 130 'fmul' 'tmp_19_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 131 [4/4] (5.70ns)   --->   "%tmp_19_2_1 = fmul float %data0_read_9, %data1_addr_read_1" [../myAccel.c:47]   --->   Operation 131 'fmul' 'tmp_19_2_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 132 [1/1] (8.75ns)   --->   "%data0_read_10 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:47]   --->   Operation 132 'read' 'data0_read_10' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 133 [4/5] (7.25ns)   --->   "%tempVal_1_0_1 = fadd float %tempVal_1, %tmp_19_0_1" [../myAccel.c:47]   --->   Operation 133 'fadd' 'tempVal_1_0_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 134 [3/5] (7.25ns)   --->   "%tempVal_1_1 = fadd float %tmp_19_1, 0.000000e+00" [../myAccel.c:47]   --->   Operation 134 'fadd' 'tempVal_1_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [1/4] (5.70ns)   --->   "%tmp_19_1_3 = fmul float %data0_read_7, %data1_addr_read_3" [../myAccel.c:47]   --->   Operation 135 'fmul' 'tmp_19_1_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 136 [2/4] (5.70ns)   --->   "%tmp_19_2 = fmul float %data0_read_8, %data1_addr_read" [../myAccel.c:47]   --->   Operation 136 'fmul' 'tmp_19_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 137 [3/4] (5.70ns)   --->   "%tmp_19_2_1 = fmul float %data0_read_9, %data1_addr_read_1" [../myAccel.c:47]   --->   Operation 137 'fmul' 'tmp_19_2_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 138 [4/4] (5.70ns)   --->   "%tmp_19_2_2 = fmul float %data0_read_10, %data1_addr_read_2" [../myAccel.c:47]   --->   Operation 138 'fmul' 'tmp_19_2_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 139 [1/1] (8.75ns)   --->   "%data0_read_11 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:47]   --->   Operation 139 'read' 'data0_read_11' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 140 [3/5] (7.25ns)   --->   "%tempVal_1_0_1 = fadd float %tempVal_1, %tmp_19_0_1" [../myAccel.c:47]   --->   Operation 140 'fadd' 'tempVal_1_0_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 141 [2/5] (7.25ns)   --->   "%tempVal_1_1 = fadd float %tmp_19_1, 0.000000e+00" [../myAccel.c:47]   --->   Operation 141 'fadd' 'tempVal_1_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [1/4] (5.70ns)   --->   "%tmp_19_2 = fmul float %data0_read_8, %data1_addr_read" [../myAccel.c:47]   --->   Operation 142 'fmul' 'tmp_19_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 143 [2/4] (5.70ns)   --->   "%tmp_19_2_1 = fmul float %data0_read_9, %data1_addr_read_1" [../myAccel.c:47]   --->   Operation 143 'fmul' 'tmp_19_2_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 144 [3/4] (5.70ns)   --->   "%tmp_19_2_2 = fmul float %data0_read_10, %data1_addr_read_2" [../myAccel.c:47]   --->   Operation 144 'fmul' 'tmp_19_2_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 145 [4/4] (5.70ns)   --->   "%tmp_19_2_3 = fmul float %data0_read_11, %data1_addr_read_3" [../myAccel.c:47]   --->   Operation 145 'fmul' 'tmp_19_2_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 146 [1/1] (8.75ns)   --->   "%data0_read_12 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:47]   --->   Operation 146 'read' 'data0_read_12' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 147 [2/5] (7.25ns)   --->   "%tempVal_1_0_1 = fadd float %tempVal_1, %tmp_19_0_1" [../myAccel.c:47]   --->   Operation 147 'fadd' 'tempVal_1_0_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 148 [1/5] (7.25ns)   --->   "%tempVal_1_1 = fadd float %tmp_19_1, 0.000000e+00" [../myAccel.c:47]   --->   Operation 148 'fadd' 'tempVal_1_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 149 [5/5] (7.25ns)   --->   "%tempVal_1_2 = fadd float %tmp_19_2, 0.000000e+00" [../myAccel.c:47]   --->   Operation 149 'fadd' 'tempVal_1_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 150 [1/4] (5.70ns)   --->   "%tmp_19_2_1 = fmul float %data0_read_9, %data1_addr_read_1" [../myAccel.c:47]   --->   Operation 150 'fmul' 'tmp_19_2_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 151 [2/4] (5.70ns)   --->   "%tmp_19_2_2 = fmul float %data0_read_10, %data1_addr_read_2" [../myAccel.c:47]   --->   Operation 151 'fmul' 'tmp_19_2_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 152 [3/4] (5.70ns)   --->   "%tmp_19_2_3 = fmul float %data0_read_11, %data1_addr_read_3" [../myAccel.c:47]   --->   Operation 152 'fmul' 'tmp_19_2_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 153 [4/4] (5.70ns)   --->   "%tmp_19_3 = fmul float %data0_read_12, %data1_addr_read" [../myAccel.c:47]   --->   Operation 153 'fmul' 'tmp_19_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 154 [1/1] (8.75ns)   --->   "%data0_read_13 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:47]   --->   Operation 154 'read' 'data0_read_13' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 155 [1/5] (7.25ns)   --->   "%tempVal_1_0_1 = fadd float %tempVal_1, %tmp_19_0_1" [../myAccel.c:47]   --->   Operation 155 'fadd' 'tempVal_1_0_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 156 [5/5] (7.25ns)   --->   "%tempVal_1_1_1 = fadd float %tempVal_1_1, %tmp_19_1_1" [../myAccel.c:47]   --->   Operation 156 'fadd' 'tempVal_1_1_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 157 [4/5] (7.25ns)   --->   "%tempVal_1_2 = fadd float %tmp_19_2, 0.000000e+00" [../myAccel.c:47]   --->   Operation 157 'fadd' 'tempVal_1_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 158 [1/4] (5.70ns)   --->   "%tmp_19_2_2 = fmul float %data0_read_10, %data1_addr_read_2" [../myAccel.c:47]   --->   Operation 158 'fmul' 'tmp_19_2_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 159 [2/4] (5.70ns)   --->   "%tmp_19_2_3 = fmul float %data0_read_11, %data1_addr_read_3" [../myAccel.c:47]   --->   Operation 159 'fmul' 'tmp_19_2_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 160 [3/4] (5.70ns)   --->   "%tmp_19_3 = fmul float %data0_read_12, %data1_addr_read" [../myAccel.c:47]   --->   Operation 160 'fmul' 'tmp_19_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 161 [4/4] (5.70ns)   --->   "%tmp_19_3_1 = fmul float %data0_read_13, %data1_addr_read_1" [../myAccel.c:47]   --->   Operation 161 'fmul' 'tmp_19_3_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 162 [1/1] (8.75ns)   --->   "%data0_read_14 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:47]   --->   Operation 162 'read' 'data0_read_14' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 163 [5/5] (7.25ns)   --->   "%tempVal_1_0_2 = fadd float %tempVal_1_0_1, %tmp_19_0_2" [../myAccel.c:47]   --->   Operation 163 'fadd' 'tempVal_1_0_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 164 [4/5] (7.25ns)   --->   "%tempVal_1_1_1 = fadd float %tempVal_1_1, %tmp_19_1_1" [../myAccel.c:47]   --->   Operation 164 'fadd' 'tempVal_1_1_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 165 [3/5] (7.25ns)   --->   "%tempVal_1_2 = fadd float %tmp_19_2, 0.000000e+00" [../myAccel.c:47]   --->   Operation 165 'fadd' 'tempVal_1_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 166 [1/4] (5.70ns)   --->   "%tmp_19_2_3 = fmul float %data0_read_11, %data1_addr_read_3" [../myAccel.c:47]   --->   Operation 166 'fmul' 'tmp_19_2_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 167 [2/4] (5.70ns)   --->   "%tmp_19_3 = fmul float %data0_read_12, %data1_addr_read" [../myAccel.c:47]   --->   Operation 167 'fmul' 'tmp_19_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 168 [3/4] (5.70ns)   --->   "%tmp_19_3_1 = fmul float %data0_read_13, %data1_addr_read_1" [../myAccel.c:47]   --->   Operation 168 'fmul' 'tmp_19_3_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 169 [4/4] (5.70ns)   --->   "%tmp_19_3_2 = fmul float %data0_read_14, %data1_addr_read_2" [../myAccel.c:47]   --->   Operation 169 'fmul' 'tmp_19_3_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 170 [1/1] (8.75ns)   --->   "%data0_read_15 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:47]   --->   Operation 170 'read' 'data0_read_15' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 171 [4/5] (7.25ns)   --->   "%tempVal_1_0_2 = fadd float %tempVal_1_0_1, %tmp_19_0_2" [../myAccel.c:47]   --->   Operation 171 'fadd' 'tempVal_1_0_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 172 [3/5] (7.25ns)   --->   "%tempVal_1_1_1 = fadd float %tempVal_1_1, %tmp_19_1_1" [../myAccel.c:47]   --->   Operation 172 'fadd' 'tempVal_1_1_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 173 [2/5] (7.25ns)   --->   "%tempVal_1_2 = fadd float %tmp_19_2, 0.000000e+00" [../myAccel.c:47]   --->   Operation 173 'fadd' 'tempVal_1_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 174 [1/4] (5.70ns)   --->   "%tmp_19_3 = fmul float %data0_read_12, %data1_addr_read" [../myAccel.c:47]   --->   Operation 174 'fmul' 'tmp_19_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 175 [2/4] (5.70ns)   --->   "%tmp_19_3_1 = fmul float %data0_read_13, %data1_addr_read_1" [../myAccel.c:47]   --->   Operation 175 'fmul' 'tmp_19_3_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 176 [3/4] (5.70ns)   --->   "%tmp_19_3_2 = fmul float %data0_read_14, %data1_addr_read_2" [../myAccel.c:47]   --->   Operation 176 'fmul' 'tmp_19_3_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 177 [4/4] (5.70ns)   --->   "%tmp_19_3_3 = fmul float %data0_read_15, %data1_addr_read_3" [../myAccel.c:47]   --->   Operation 177 'fmul' 'tmp_19_3_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 178 [3/5] (7.25ns)   --->   "%tempVal_1_0_2 = fadd float %tempVal_1_0_1, %tmp_19_0_2" [../myAccel.c:47]   --->   Operation 178 'fadd' 'tempVal_1_0_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 179 [2/5] (7.25ns)   --->   "%tempVal_1_1_1 = fadd float %tempVal_1_1, %tmp_19_1_1" [../myAccel.c:47]   --->   Operation 179 'fadd' 'tempVal_1_1_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 180 [1/5] (7.25ns)   --->   "%tempVal_1_2 = fadd float %tmp_19_2, 0.000000e+00" [../myAccel.c:47]   --->   Operation 180 'fadd' 'tempVal_1_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 181 [5/5] (7.25ns)   --->   "%tempVal_1_3 = fadd float %tmp_19_3, 0.000000e+00" [../myAccel.c:47]   --->   Operation 181 'fadd' 'tempVal_1_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 182 [1/4] (5.70ns)   --->   "%tmp_19_3_1 = fmul float %data0_read_13, %data1_addr_read_1" [../myAccel.c:47]   --->   Operation 182 'fmul' 'tmp_19_3_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 183 [2/4] (5.70ns)   --->   "%tmp_19_3_2 = fmul float %data0_read_14, %data1_addr_read_2" [../myAccel.c:47]   --->   Operation 183 'fmul' 'tmp_19_3_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 184 [3/4] (5.70ns)   --->   "%tmp_19_3_3 = fmul float %data0_read_15, %data1_addr_read_3" [../myAccel.c:47]   --->   Operation 184 'fmul' 'tmp_19_3_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 185 [2/5] (7.25ns)   --->   "%tempVal_1_0_2 = fadd float %tempVal_1_0_1, %tmp_19_0_2" [../myAccel.c:47]   --->   Operation 185 'fadd' 'tempVal_1_0_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 186 [1/5] (7.25ns)   --->   "%tempVal_1_1_1 = fadd float %tempVal_1_1, %tmp_19_1_1" [../myAccel.c:47]   --->   Operation 186 'fadd' 'tempVal_1_1_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 187 [5/5] (7.25ns)   --->   "%tempVal_1_2_1 = fadd float %tempVal_1_2, %tmp_19_2_1" [../myAccel.c:47]   --->   Operation 187 'fadd' 'tempVal_1_2_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 188 [4/5] (7.25ns)   --->   "%tempVal_1_3 = fadd float %tmp_19_3, 0.000000e+00" [../myAccel.c:47]   --->   Operation 188 'fadd' 'tempVal_1_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 189 [1/4] (5.70ns)   --->   "%tmp_19_3_2 = fmul float %data0_read_14, %data1_addr_read_2" [../myAccel.c:47]   --->   Operation 189 'fmul' 'tmp_19_3_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 190 [2/4] (5.70ns)   --->   "%tmp_19_3_3 = fmul float %data0_read_15, %data1_addr_read_3" [../myAccel.c:47]   --->   Operation 190 'fmul' 'tmp_19_3_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 191 [1/5] (7.25ns)   --->   "%tempVal_1_0_2 = fadd float %tempVal_1_0_1, %tmp_19_0_2" [../myAccel.c:47]   --->   Operation 191 'fadd' 'tempVal_1_0_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 192 [5/5] (7.25ns)   --->   "%tempVal_1_1_2 = fadd float %tempVal_1_1_1, %tmp_19_1_2" [../myAccel.c:47]   --->   Operation 192 'fadd' 'tempVal_1_1_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 193 [4/5] (7.25ns)   --->   "%tempVal_1_2_1 = fadd float %tempVal_1_2, %tmp_19_2_1" [../myAccel.c:47]   --->   Operation 193 'fadd' 'tempVal_1_2_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 194 [3/5] (7.25ns)   --->   "%tempVal_1_3 = fadd float %tmp_19_3, 0.000000e+00" [../myAccel.c:47]   --->   Operation 194 'fadd' 'tempVal_1_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 195 [1/4] (5.70ns)   --->   "%tmp_19_3_3 = fmul float %data0_read_15, %data1_addr_read_3" [../myAccel.c:47]   --->   Operation 195 'fmul' 'tmp_19_3_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 196 [5/5] (7.25ns)   --->   "%tempVal_1_0_3 = fadd float %tempVal_1_0_2, %tmp_19_0_3" [../myAccel.c:47]   --->   Operation 196 'fadd' 'tempVal_1_0_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 197 [4/5] (7.25ns)   --->   "%tempVal_1_1_2 = fadd float %tempVal_1_1_1, %tmp_19_1_2" [../myAccel.c:47]   --->   Operation 197 'fadd' 'tempVal_1_1_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 198 [3/5] (7.25ns)   --->   "%tempVal_1_2_1 = fadd float %tempVal_1_2, %tmp_19_2_1" [../myAccel.c:47]   --->   Operation 198 'fadd' 'tempVal_1_2_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 199 [2/5] (7.25ns)   --->   "%tempVal_1_3 = fadd float %tmp_19_3, 0.000000e+00" [../myAccel.c:47]   --->   Operation 199 'fadd' 'tempVal_1_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 200 [4/5] (7.25ns)   --->   "%tempVal_1_0_3 = fadd float %tempVal_1_0_2, %tmp_19_0_3" [../myAccel.c:47]   --->   Operation 200 'fadd' 'tempVal_1_0_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 201 [3/5] (7.25ns)   --->   "%tempVal_1_1_2 = fadd float %tempVal_1_1_1, %tmp_19_1_2" [../myAccel.c:47]   --->   Operation 201 'fadd' 'tempVal_1_1_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 202 [2/5] (7.25ns)   --->   "%tempVal_1_2_1 = fadd float %tempVal_1_2, %tmp_19_2_1" [../myAccel.c:47]   --->   Operation 202 'fadd' 'tempVal_1_2_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 203 [1/5] (7.25ns)   --->   "%tempVal_1_3 = fadd float %tmp_19_3, 0.000000e+00" [../myAccel.c:47]   --->   Operation 203 'fadd' 'tempVal_1_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 204 [3/5] (7.25ns)   --->   "%tempVal_1_0_3 = fadd float %tempVal_1_0_2, %tmp_19_0_3" [../myAccel.c:47]   --->   Operation 204 'fadd' 'tempVal_1_0_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 205 [2/5] (7.25ns)   --->   "%tempVal_1_1_2 = fadd float %tempVal_1_1_1, %tmp_19_1_2" [../myAccel.c:47]   --->   Operation 205 'fadd' 'tempVal_1_1_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 206 [1/5] (7.25ns)   --->   "%tempVal_1_2_1 = fadd float %tempVal_1_2, %tmp_19_2_1" [../myAccel.c:47]   --->   Operation 206 'fadd' 'tempVal_1_2_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 207 [5/5] (7.25ns)   --->   "%tempVal_1_3_1 = fadd float %tempVal_1_3, %tmp_19_3_1" [../myAccel.c:47]   --->   Operation 207 'fadd' 'tempVal_1_3_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 208 [2/5] (7.25ns)   --->   "%tempVal_1_0_3 = fadd float %tempVal_1_0_2, %tmp_19_0_3" [../myAccel.c:47]   --->   Operation 208 'fadd' 'tempVal_1_0_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 209 [1/5] (7.25ns)   --->   "%tempVal_1_1_2 = fadd float %tempVal_1_1_1, %tmp_19_1_2" [../myAccel.c:47]   --->   Operation 209 'fadd' 'tempVal_1_1_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 210 [5/5] (7.25ns)   --->   "%tempVal_1_2_2 = fadd float %tempVal_1_2_1, %tmp_19_2_2" [../myAccel.c:47]   --->   Operation 210 'fadd' 'tempVal_1_2_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 211 [4/5] (7.25ns)   --->   "%tempVal_1_3_1 = fadd float %tempVal_1_3, %tmp_19_3_1" [../myAccel.c:47]   --->   Operation 211 'fadd' 'tempVal_1_3_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 212 [1/5] (7.25ns)   --->   "%tempVal_1_0_3 = fadd float %tempVal_1_0_2, %tmp_19_0_3" [../myAccel.c:47]   --->   Operation 212 'fadd' 'tempVal_1_0_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 213 [5/5] (7.25ns)   --->   "%tempVal_1_1_3 = fadd float %tempVal_1_1_2, %tmp_19_1_3" [../myAccel.c:47]   --->   Operation 213 'fadd' 'tempVal_1_1_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 214 [4/5] (7.25ns)   --->   "%tempVal_1_2_2 = fadd float %tempVal_1_2_1, %tmp_19_2_2" [../myAccel.c:47]   --->   Operation 214 'fadd' 'tempVal_1_2_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 215 [3/5] (7.25ns)   --->   "%tempVal_1_3_1 = fadd float %tempVal_1_3, %tmp_19_3_1" [../myAccel.c:47]   --->   Operation 215 'fadd' 'tempVal_1_3_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 216 [1/1] (6.78ns)   --->   "%tmp_5 = fcmp ole float %tempVal_1_0_3, 1.000000e+02" [../myAccel.c:53]   --->   Operation 216 'fcmp' 'tmp_5' <Predicate = (!tmp)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 217 [4/5] (7.25ns)   --->   "%tempVal_1_1_3 = fadd float %tempVal_1_1_2, %tmp_19_1_3" [../myAccel.c:47]   --->   Operation 217 'fadd' 'tempVal_1_1_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 218 [3/5] (7.25ns)   --->   "%tempVal_1_2_2 = fadd float %tempVal_1_2_1, %tmp_19_2_2" [../myAccel.c:47]   --->   Operation 218 'fadd' 'tempVal_1_2_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 219 [2/5] (7.25ns)   --->   "%tempVal_1_3_1 = fadd float %tempVal_1_3, %tmp_19_3_1" [../myAccel.c:47]   --->   Operation 219 'fadd' 'tempVal_1_3_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 220 [3/5] (7.25ns)   --->   "%tempVal_1_1_3 = fadd float %tempVal_1_1_2, %tmp_19_1_3" [../myAccel.c:47]   --->   Operation 220 'fadd' 'tempVal_1_1_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 221 [2/5] (7.25ns)   --->   "%tempVal_1_2_2 = fadd float %tempVal_1_2_1, %tmp_19_2_2" [../myAccel.c:47]   --->   Operation 221 'fadd' 'tempVal_1_2_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 222 [1/5] (7.25ns)   --->   "%tempVal_1_3_1 = fadd float %tempVal_1_3, %tmp_19_3_1" [../myAccel.c:47]   --->   Operation 222 'fadd' 'tempVal_1_3_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 223 [2/5] (7.25ns)   --->   "%tempVal_1_1_3 = fadd float %tempVal_1_1_2, %tmp_19_1_3" [../myAccel.c:47]   --->   Operation 223 'fadd' 'tempVal_1_1_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 224 [1/5] (7.25ns)   --->   "%tempVal_1_2_2 = fadd float %tempVal_1_2_1, %tmp_19_2_2" [../myAccel.c:47]   --->   Operation 224 'fadd' 'tempVal_1_2_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 225 [5/5] (7.25ns)   --->   "%tempVal_1_3_2 = fadd float %tempVal_1_3_1, %tmp_19_3_2" [../myAccel.c:47]   --->   Operation 225 'fadd' 'tempVal_1_3_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 226 [1/5] (7.25ns)   --->   "%tempVal_1_1_3 = fadd float %tempVal_1_1_2, %tmp_19_1_3" [../myAccel.c:47]   --->   Operation 226 'fadd' 'tempVal_1_1_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 227 [5/5] (7.25ns)   --->   "%tempVal_1_2_3 = fadd float %tempVal_1_2_2, %tmp_19_2_3" [../myAccel.c:47]   --->   Operation 227 'fadd' 'tempVal_1_2_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 228 [4/5] (7.25ns)   --->   "%tempVal_1_3_2 = fadd float %tempVal_1_3_1, %tmp_19_3_2" [../myAccel.c:47]   --->   Operation 228 'fadd' 'tempVal_1_3_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.76>
ST_34 : Operation 229 [1/1] (0.00ns)   --->   "%tempVal_1_0_3_to_int = bitcast float %tempVal_1_0_3 to i32" [../myAccel.c:53]   --->   Operation 229 'bitcast' 'tempVal_1_0_3_to_int' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tempVal_1_0_3_to_int, i32 23, i32 30)" [../myAccel.c:53]   --->   Operation 230 'partselect' 'tmp_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i32 %tempVal_1_0_3_to_int to i23" [../myAccel.c:53]   --->   Operation 231 'trunc' 'tmp_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 232 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_3, -1" [../myAccel.c:53]   --->   Operation 232 'icmp' 'notlhs' <Predicate = (!tmp)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 233 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_6, 0" [../myAccel.c:53]   --->   Operation 233 'icmp' 'notrhs' <Predicate = (!tmp)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_9 = or i1 %notrhs, %notlhs" [../myAccel.c:53]   --->   Operation 234 'or' 'tmp_9' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_10 = and i1 %tmp_9, %tmp_5" [../myAccel.c:53]   --->   Operation 235 'and' 'tmp_10' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 236 [1/1] (0.00ns)   --->   "%tempVal_1_1_3_to_int = bitcast float %tempVal_1_1_3 to i32" [../myAccel.c:53]   --->   Operation 236 'bitcast' 'tempVal_1_1_3_to_int' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tempVal_1_1_3_to_int, i32 23, i32 30)" [../myAccel.c:53]   --->   Operation 237 'partselect' 'tmp_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i32 %tempVal_1_1_3_to_int to i23" [../myAccel.c:53]   --->   Operation 238 'trunc' 'tmp_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 239 [1/1] (1.55ns)   --->   "%notlhs5 = icmp ne i8 %tmp_11, -1" [../myAccel.c:53]   --->   Operation 239 'icmp' 'notlhs5' <Predicate = (!tmp)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 240 [1/1] (2.44ns)   --->   "%notrhs6 = icmp eq i23 %tmp_12, 0" [../myAccel.c:53]   --->   Operation 240 'icmp' 'notrhs6' <Predicate = (!tmp)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_13 = or i1 %notrhs6, %notlhs5" [../myAccel.c:53]   --->   Operation 241 'or' 'tmp_13' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 242 [1/1] (6.78ns)   --->   "%tmp_14 = fcmp ole float %tempVal_1_1_3, 1.000000e+02" [../myAccel.c:53]   --->   Operation 242 'fcmp' 'tmp_14' <Predicate = (!tmp)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_15 = and i1 %tmp_13, %tmp_14" [../myAccel.c:53]   --->   Operation 243 'and' 'tmp_15' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 244 [4/5] (7.25ns)   --->   "%tempVal_1_2_3 = fadd float %tempVal_1_2_2, %tmp_19_2_3" [../myAccel.c:47]   --->   Operation 244 'fadd' 'tempVal_1_2_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 245 [3/5] (7.25ns)   --->   "%tempVal_1_3_2 = fadd float %tempVal_1_3_1, %tmp_19_3_2" [../myAccel.c:47]   --->   Operation 245 'fadd' 'tempVal_1_3_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 246 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_26 = or i1 %tmp_15, %tmp_10" [../myAccel.c:63]   --->   Operation 246 'or' 'tmp_26' <Predicate = (!tmp)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 247 [3/5] (7.25ns)   --->   "%tempVal_1_2_3 = fadd float %tempVal_1_2_2, %tmp_19_2_3" [../myAccel.c:47]   --->   Operation 247 'fadd' 'tempVal_1_2_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 248 [2/5] (7.25ns)   --->   "%tempVal_1_3_2 = fadd float %tempVal_1_3_1, %tmp_19_3_2" [../myAccel.c:47]   --->   Operation 248 'fadd' 'tempVal_1_3_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 249 [2/5] (7.25ns)   --->   "%tempVal_1_2_3 = fadd float %tempVal_1_2_2, %tmp_19_2_3" [../myAccel.c:47]   --->   Operation 249 'fadd' 'tempVal_1_2_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 250 [1/5] (7.25ns)   --->   "%tempVal_1_3_2 = fadd float %tempVal_1_3_1, %tmp_19_3_2" [../myAccel.c:47]   --->   Operation 250 'fadd' 'tempVal_1_3_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 251 [1/5] (7.25ns)   --->   "%tempVal_1_2_3 = fadd float %tempVal_1_2_2, %tmp_19_2_3" [../myAccel.c:47]   --->   Operation 251 'fadd' 'tempVal_1_2_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 252 [5/5] (7.25ns)   --->   "%tempVal_1_3_3 = fadd float %tempVal_1_3_2, %tmp_19_3_3" [../myAccel.c:47]   --->   Operation 252 'fadd' 'tempVal_1_3_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 253 [1/1] (6.78ns)   --->   "%tmp_19 = fcmp ole float %tempVal_1_2_3, 1.000000e+02" [../myAccel.c:53]   --->   Operation 253 'fcmp' 'tmp_19' <Predicate = (!tmp)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 254 [4/5] (7.25ns)   --->   "%tempVal_1_3_3 = fadd float %tempVal_1_3_2, %tmp_19_3_3" [../myAccel.c:47]   --->   Operation 254 'fadd' 'tempVal_1_3_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 255 [3/5] (7.25ns)   --->   "%tempVal_1_3_3 = fadd float %tempVal_1_3_2, %tmp_19_3_3" [../myAccel.c:47]   --->   Operation 255 'fadd' 'tempVal_1_3_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 256 [2/5] (7.25ns)   --->   "%tempVal_1_3_3 = fadd float %tempVal_1_3_2, %tmp_19_3_3" [../myAccel.c:47]   --->   Operation 256 'fadd' 'tempVal_1_3_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 257 [1/5] (7.25ns)   --->   "%tempVal_1_3_3 = fadd float %tempVal_1_3_2, %tmp_19_3_3" [../myAccel.c:47]   --->   Operation 257 'fadd' 'tempVal_1_3_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.76>
ST_42 : Operation 258 [1/1] (0.00ns)   --->   "%tempVal_1_2_3_to_int = bitcast float %tempVal_1_2_3 to i32" [../myAccel.c:53]   --->   Operation 258 'bitcast' 'tempVal_1_2_3_to_int' <Predicate = (!tmp)> <Delay = 0.00>
ST_42 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tempVal_1_2_3_to_int, i32 23, i32 30)" [../myAccel.c:53]   --->   Operation 259 'partselect' 'tmp_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_42 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i32 %tempVal_1_2_3_to_int to i23" [../myAccel.c:53]   --->   Operation 260 'trunc' 'tmp_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_42 : Operation 261 [1/1] (1.55ns)   --->   "%notlhs7 = icmp ne i8 %tmp_16, -1" [../myAccel.c:53]   --->   Operation 261 'icmp' 'notlhs7' <Predicate = (!tmp)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 262 [1/1] (2.44ns)   --->   "%notrhs8 = icmp eq i23 %tmp_17, 0" [../myAccel.c:53]   --->   Operation 262 'icmp' 'notrhs8' <Predicate = (!tmp)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node tmp_27)   --->   "%tmp_18 = or i1 %notrhs8, %notlhs7" [../myAccel.c:53]   --->   Operation 263 'or' 'tmp_18' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node tmp_27)   --->   "%tmp_20 = and i1 %tmp_18, %tmp_19" [../myAccel.c:53]   --->   Operation 264 'and' 'tmp_20' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 265 [1/1] (0.00ns)   --->   "%tempVal_1_3_3_to_int = bitcast float %tempVal_1_3_3 to i32" [../myAccel.c:53]   --->   Operation 265 'bitcast' 'tempVal_1_3_3_to_int' <Predicate = (!tmp)> <Delay = 0.00>
ST_42 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tempVal_1_3_3_to_int, i32 23, i32 30)" [../myAccel.c:53]   --->   Operation 266 'partselect' 'tmp_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_42 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_22 = trunc i32 %tempVal_1_3_3_to_int to i23" [../myAccel.c:53]   --->   Operation 267 'trunc' 'tmp_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_42 : Operation 268 [1/1] (1.55ns)   --->   "%notlhs9 = icmp ne i8 %tmp_21, -1" [../myAccel.c:53]   --->   Operation 268 'icmp' 'notlhs9' <Predicate = (!tmp)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 269 [1/1] (2.44ns)   --->   "%notrhs1 = icmp eq i23 %tmp_22, 0" [../myAccel.c:53]   --->   Operation 269 'icmp' 'notrhs1' <Predicate = (!tmp)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node tmp_27)   --->   "%tmp_23 = or i1 %notrhs1, %notlhs9" [../myAccel.c:53]   --->   Operation 270 'or' 'tmp_23' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 271 [1/1] (6.78ns)   --->   "%tmp_24 = fcmp ole float %tempVal_1_3_3, 1.000000e+02" [../myAccel.c:53]   --->   Operation 271 'fcmp' 'tmp_24' <Predicate = (!tmp)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node tmp_27)   --->   "%tmp_25 = and i1 %tmp_23, %tmp_24" [../myAccel.c:53]   --->   Operation 272 'and' 'tmp_25' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 273 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_27 = or i1 %tmp_25, %tmp_20" [../myAccel.c:63]   --->   Operation 273 'or' 'tmp_27' <Predicate = (!tmp)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.68>
ST_43 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%tmp_28 = or i1 %tmp_27, %tmp_26" [../myAccel.c:63]   --->   Operation 274 'or' 'tmp_28' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 275 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_7 = select i1 %tmp_28, float 1.000000e+00, float 0.000000e+00" [../myAccel.c:63]   --->   Operation 275 'select' 'tmp_7' <Predicate = (!tmp)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 276 [4/4] (5.70ns)   --->   "%tmp_8 = fmul float %tempVal_1_0_3, %tmp_7" [../myAccel.c:63]   --->   Operation 276 'fmul' 'tmp_8' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.70>
ST_44 : Operation 277 [3/4] (5.70ns)   --->   "%tmp_8 = fmul float %tempVal_1_0_3, %tmp_7" [../myAccel.c:63]   --->   Operation 277 'fmul' 'tmp_8' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 278 [4/4] (5.70ns)   --->   "%tmp_11_1 = fmul float %tempVal_1_1_3, %tmp_7" [../myAccel.c:63]   --->   Operation 278 'fmul' 'tmp_11_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.70>
ST_45 : Operation 279 [2/4] (5.70ns)   --->   "%tmp_8 = fmul float %tempVal_1_0_3, %tmp_7" [../myAccel.c:63]   --->   Operation 279 'fmul' 'tmp_8' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 280 [3/4] (5.70ns)   --->   "%tmp_11_1 = fmul float %tempVal_1_1_3, %tmp_7" [../myAccel.c:63]   --->   Operation 280 'fmul' 'tmp_11_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 281 [4/4] (5.70ns)   --->   "%tmp_11_2 = fmul float %tempVal_1_2_3, %tmp_7" [../myAccel.c:63]   --->   Operation 281 'fmul' 'tmp_11_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.70>
ST_46 : Operation 282 [1/4] (5.70ns)   --->   "%tmp_8 = fmul float %tempVal_1_0_3, %tmp_7" [../myAccel.c:63]   --->   Operation 282 'fmul' 'tmp_8' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 283 [2/4] (5.70ns)   --->   "%tmp_11_1 = fmul float %tempVal_1_1_3, %tmp_7" [../myAccel.c:63]   --->   Operation 283 'fmul' 'tmp_11_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 284 [3/4] (5.70ns)   --->   "%tmp_11_2 = fmul float %tempVal_1_2_3, %tmp_7" [../myAccel.c:63]   --->   Operation 284 'fmul' 'tmp_11_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 285 [4/4] (5.70ns)   --->   "%tmp_11_3 = fmul float %tempVal_1_3_3, %tmp_7" [../myAccel.c:63]   --->   Operation 285 'fmul' 'tmp_11_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 8.75>
ST_47 : Operation 286 [1/1] (8.75ns)   --->   "%data2_addr_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr, i32 4) nounwind" [../myAccel.c:63]   --->   Operation 286 'writereq' 'data2_addr_req' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_47 : Operation 287 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float %tmp_8) nounwind" [../myAccel.c:63]   --->   Operation 287 'write' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_47 : Operation 288 [1/4] (5.70ns)   --->   "%tmp_11_1 = fmul float %tempVal_1_1_3, %tmp_7" [../myAccel.c:63]   --->   Operation 288 'fmul' 'tmp_11_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 289 [2/4] (5.70ns)   --->   "%tmp_11_2 = fmul float %tempVal_1_2_3, %tmp_7" [../myAccel.c:63]   --->   Operation 289 'fmul' 'tmp_11_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 290 [3/4] (5.70ns)   --->   "%tmp_11_3 = fmul float %tempVal_1_3_3, %tmp_7" [../myAccel.c:63]   --->   Operation 290 'fmul' 'tmp_11_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 8.75>
ST_48 : Operation 291 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float %tmp_11_1) nounwind" [../myAccel.c:63]   --->   Operation 291 'write' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_48 : Operation 292 [1/4] (5.70ns)   --->   "%tmp_11_2 = fmul float %tempVal_1_2_3, %tmp_7" [../myAccel.c:63]   --->   Operation 292 'fmul' 'tmp_11_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 293 [2/4] (5.70ns)   --->   "%tmp_11_3 = fmul float %tempVal_1_3_3, %tmp_7" [../myAccel.c:63]   --->   Operation 293 'fmul' 'tmp_11_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 8.75>
ST_49 : Operation 294 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float %tmp_11_2) nounwind" [../myAccel.c:63]   --->   Operation 294 'write' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_49 : Operation 295 [1/4] (5.70ns)   --->   "%tmp_11_3 = fmul float %tempVal_1_3_3, %tmp_7" [../myAccel.c:63]   --->   Operation 295 'fmul' 'tmp_11_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 8.75>
ST_50 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [../myAccel.c:24]   --->   Operation 296 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [../myAccel.c:24]   --->   Operation 297 'specregionbegin' 'tmp_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../myAccel.c:25]   --->   Operation 298 'specpipeline' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 299 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float %tmp_11_3) nounwind" [../myAccel.c:63]   --->   Operation 299 'write' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_50 : Operation 300 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_2) nounwind" [../myAccel.c:67]   --->   Operation 300 'specregionend' 'empty_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 301 [1/1] (0.00ns)   --->   "br label %1" [../myAccel.c:23]   --->   Operation 301 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 51 <SV = 2> <Delay = 0.00>
ST_51 : Operation 302 [1/1] (0.00ns)   --->   "ret void" [../myAccel.c:68]   --->   Operation 302 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../myAccel.c:23) [19]  (1.77 ns)

 <State 2>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('tmp', ../myAccel.c:23) [20]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('data1_addr', ../myAccel.c:47) [33]  (0 ns)
	bus request on port 'data1' (../myAccel.c:47) [34]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'data0' (../myAccel.c:47) [31]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:47) [32]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:47) [38]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:47) [42]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:47) [46]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:47) [58]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:47) [61]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:47) [64]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:47) [67]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:47) [78]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:47) [81]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:47) [84]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:47) [87]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:47) [98]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:47) [101]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:47) [104]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:47) [107]  (8.75 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_2', ../myAccel.c:47) [45]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_2', ../myAccel.c:47) [45]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_2', ../myAccel.c:47) [45]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_2', ../myAccel.c:47) [45]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_3', ../myAccel.c:47) [49]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_3', ../myAccel.c:47) [49]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_3', ../myAccel.c:47) [49]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_3', ../myAccel.c:47) [49]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_3', ../myAccel.c:47) [49]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_1_3', ../myAccel.c:47) [69]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_1_3', ../myAccel.c:47) [69]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_1_3', ../myAccel.c:47) [69]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_1_3', ../myAccel.c:47) [69]  (7.26 ns)

 <State 34>: 7.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_14', ../myAccel.c:53) [76]  (6.79 ns)
	'and' operation ('tmp_15', ../myAccel.c:53) [77]  (0 ns)
	'or' operation ('tmp_26', ../myAccel.c:63) [118]  (0.978 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_2_3', ../myAccel.c:47) [89]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_2_3', ../myAccel.c:47) [89]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_2_3', ../myAccel.c:47) [89]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_3_3', ../myAccel.c:47) [109]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_3_3', ../myAccel.c:47) [109]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_3_3', ../myAccel.c:47) [109]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_3_3', ../myAccel.c:47) [109]  (7.26 ns)

 <State 42>: 7.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_24', ../myAccel.c:53) [116]  (6.79 ns)
	'and' operation ('tmp_25', ../myAccel.c:53) [117]  (0 ns)
	'or' operation ('tmp_27', ../myAccel.c:63) [119]  (0.978 ns)

 <State 43>: 6.68ns
The critical path consists of the following:
	'or' operation ('tmp_28', ../myAccel.c:63) [120]  (0 ns)
	'select' operation ('tmp_7', ../myAccel.c:63) [121]  (0.978 ns)
	'fmul' operation ('tmp_8', ../myAccel.c:63) [122]  (5.7 ns)

 <State 44>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_8', ../myAccel.c:63) [122]  (5.7 ns)

 <State 45>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_8', ../myAccel.c:63) [122]  (5.7 ns)

 <State 46>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_8', ../myAccel.c:63) [122]  (5.7 ns)

 <State 47>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (../myAccel.c:63) [123]  (8.75 ns)

 <State 48>: 8.75ns
The critical path consists of the following:
	bus write on port 'data2' (../myAccel.c:63) [126]  (8.75 ns)

 <State 49>: 8.75ns
The critical path consists of the following:
	bus write on port 'data2' (../myAccel.c:63) [128]  (8.75 ns)

 <State 50>: 8.75ns
The critical path consists of the following:
	bus write on port 'data2' (../myAccel.c:63) [130]  (8.75 ns)

 <State 51>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
