<stg><name>pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10</name>


<trans_list>

<trans id="64" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %ch = alloca i32 1

]]></Node>
<StgValue><ssdm name="ch"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %acc, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_r, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:6 %tmp = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:7 %store_ln153 = store i6 0, i6 %ch

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %if.then124

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
if.then124:0 %ch_1 = load i6 %ch

]]></Node>
<StgValue><ssdm name="ch_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then124:1 %icmp_ln153 = icmp_eq  i6 %ch_1, i6 50

]]></Node>
<StgValue><ssdm name="icmp_ln153"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then124:2 %add_ln153 = add i6 %ch_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln153"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then124:3 %br_ln153 = br i1 %icmp_ln153, void %if.then124.split, void %for.inc168.exitStub

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="6">
<![CDATA[
if.then124.split:0 %zext_ln153 = zext i6 %ch_1

]]></Node>
<StgValue><ssdm name="zext_ln153"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then124.split:4 %buf_addr = getelementptr i32 %buf_r, i64 0, i64 %zext_ln153

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then124.split:5 %buf_1_addr = getelementptr i32 %buf_1, i64 0, i64 %zext_ln153

]]></Node>
<StgValue><ssdm name="buf_1_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then124.split:6 %buf_2_addr = getelementptr i32 %buf_2, i64 0, i64 %zext_ln153

]]></Node>
<StgValue><ssdm name="buf_2_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then124.split:7 %buf_3_addr = getelementptr i32 %buf_3, i64 0, i64 %zext_ln153

]]></Node>
<StgValue><ssdm name="buf_3_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="6">
<![CDATA[
if.then124.split:8 %buf_load = load i6 %buf_addr

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="6">
<![CDATA[
if.then124.split:9 %buf_1_load = load i6 %buf_1_addr

]]></Node>
<StgValue><ssdm name="buf_1_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="tmp" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="6">
<![CDATA[
if.then124.split:10 %buf_2_load = load i6 %buf_2_addr

]]></Node>
<StgValue><ssdm name="buf_2_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="tmp" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="6">
<![CDATA[
if.then124.split:11 %buf_3_load = load i6 %buf_3_addr

]]></Node>
<StgValue><ssdm name="buf_3_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then124.split:13 %acc_addr = getelementptr i32 %acc, i64 0, i64 %zext_ln153

]]></Node>
<StgValue><ssdm name="acc_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="6">
<![CDATA[
if.then124.split:14 %acc_load = load i6 %acc_addr

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then124.split:17 %switch_ln156 = switch i2 %tmp, void %arrayidx12811.case.3, i2 0, void %arrayidx12811.case.0, i2 1, void %arrayidx12811.case.1, i2 2, void %arrayidx12811.case.2

]]></Node>
<StgValue><ssdm name="switch_ln156"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx12811.exit:0 %store_ln157 = store i32 4293967297, i6 %acc_addr

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx12811.exit:1 %store_ln153 = store i6 %add_ln153, i6 %ch

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12811.exit:2 %br_ln153 = br void %if.then124

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="6">
<![CDATA[
if.then124.split:8 %buf_load = load i6 %buf_addr

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="6">
<![CDATA[
if.then124.split:9 %buf_1_load = load i6 %buf_1_addr

]]></Node>
<StgValue><ssdm name="buf_1_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="6">
<![CDATA[
if.then124.split:10 %buf_2_load = load i6 %buf_2_addr

]]></Node>
<StgValue><ssdm name="buf_2_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="6">
<![CDATA[
if.then124.split:11 %buf_3_load = load i6 %buf_3_addr

]]></Node>
<StgValue><ssdm name="buf_3_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
if.then124.split:12 %tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %buf_load, i2 1, i32 %buf_1_load, i2 2, i32 %buf_2_load, i2 3, i32 %buf_3_load, i32 0, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="6">
<![CDATA[
if.then124.split:14 %acc_load = load i6 %acc_addr

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0">
<![CDATA[
for.inc168.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
if.then124.split:1 %specpipeline_ln154 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln154"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
if.then124.split:2 %speclooptripcount_ln153 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln153"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
if.then124.split:3 %specloopname_ln153 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32

]]></Node>
<StgValue><ssdm name="specloopname_ln153"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then124.split:15 %icmp_ln156 = icmp_sgt  i32 %tmp_1, i32 %acc_load

]]></Node>
<StgValue><ssdm name="icmp_ln156"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then124.split:16 %select_ln156 = select i1 %icmp_ln156, i32 %tmp_1, i32 %acc_load

]]></Node>
<StgValue><ssdm name="select_ln156"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx12811.case.2:0 %store_ln156 = store i32 %select_ln156, i6 %buf_2_addr

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12811.case.2:1 %br_ln156 = br void %arrayidx12811.exit

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx12811.case.1:0 %store_ln156 = store i32 %select_ln156, i6 %buf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12811.case.1:1 %br_ln156 = br void %arrayidx12811.exit

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx12811.case.0:0 %store_ln156 = store i32 %select_ln156, i6 %buf_addr

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12811.case.0:1 %br_ln156 = br void %arrayidx12811.exit

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx12811.case.3:0 %store_ln156 = store i32 %select_ln156, i6 %buf_3_addr

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12811.case.3:1 %br_ln156 = br void %arrayidx12811.exit

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="65" name="buf_3" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="66" name="buf_2" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="buf_1" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="buf_r" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_r"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="empty" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="empty"/></StgValue>
</port>
<port id="70" name="acc" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="acc"/><MemPortTyVec>3 2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="72" from="StgValue_71" to="ch" fromId="71" toId="6">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="75" from="acc" to="specmemcore_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specmemcore_ln0" fromId="76" toId="7">
</dataflow>
<dataflow id="79" from="StgValue_78" to="specmemcore_ln0" fromId="78" toId="7">
</dataflow>
<dataflow id="81" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="7">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="73" toId="8">
</dataflow>
<dataflow id="83" from="buf_r" to="specmemcore_ln0" fromId="68" toId="8">
</dataflow>
<dataflow id="84" from="StgValue_76" to="specmemcore_ln0" fromId="76" toId="8">
</dataflow>
<dataflow id="85" from="StgValue_78" to="specmemcore_ln0" fromId="78" toId="8">
</dataflow>
<dataflow id="86" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="8">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="88" from="buf_1" to="specmemcore_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="89" from="StgValue_76" to="specmemcore_ln0" fromId="76" toId="9">
</dataflow>
<dataflow id="90" from="StgValue_78" to="specmemcore_ln0" fromId="78" toId="9">
</dataflow>
<dataflow id="91" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="93" from="buf_2" to="specmemcore_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="94" from="StgValue_76" to="specmemcore_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="95" from="StgValue_78" to="specmemcore_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="96" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="10">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="98" from="buf_3" to="specmemcore_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="99" from="StgValue_76" to="specmemcore_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="100" from="StgValue_78" to="specmemcore_ln0" fromId="78" toId="11">
</dataflow>
<dataflow id="101" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="11">
</dataflow>
<dataflow id="103" from="_ssdm_op_Read.ap_auto.i2" to="tmp" fromId="102" toId="12">
</dataflow>
<dataflow id="104" from="empty" to="tmp" fromId="69" toId="12">
</dataflow>
<dataflow id="106" from="StgValue_105" to="store_ln153" fromId="105" toId="13">
</dataflow>
<dataflow id="107" from="ch" to="store_ln153" fromId="6" toId="13">
</dataflow>
<dataflow id="108" from="ch" to="ch_1" fromId="6" toId="15">
</dataflow>
<dataflow id="109" from="ch_1" to="icmp_ln153" fromId="15" toId="16">
</dataflow>
<dataflow id="111" from="StgValue_110" to="icmp_ln153" fromId="110" toId="16">
</dataflow>
<dataflow id="112" from="ch_1" to="add_ln153" fromId="15" toId="17">
</dataflow>
<dataflow id="114" from="StgValue_113" to="add_ln153" fromId="113" toId="17">
</dataflow>
<dataflow id="115" from="icmp_ln153" to="br_ln153" fromId="16" toId="18">
</dataflow>
<dataflow id="116" from="ch_1" to="zext_ln153" fromId="15" toId="19">
</dataflow>
<dataflow id="117" from="buf_r" to="buf_addr" fromId="68" toId="20">
</dataflow>
<dataflow id="119" from="StgValue_118" to="buf_addr" fromId="118" toId="20">
</dataflow>
<dataflow id="120" from="zext_ln153" to="buf_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="121" from="buf_1" to="buf_1_addr" fromId="67" toId="21">
</dataflow>
<dataflow id="122" from="StgValue_118" to="buf_1_addr" fromId="118" toId="21">
</dataflow>
<dataflow id="123" from="zext_ln153" to="buf_1_addr" fromId="19" toId="21">
</dataflow>
<dataflow id="124" from="buf_2" to="buf_2_addr" fromId="66" toId="22">
</dataflow>
<dataflow id="125" from="StgValue_118" to="buf_2_addr" fromId="118" toId="22">
</dataflow>
<dataflow id="126" from="zext_ln153" to="buf_2_addr" fromId="19" toId="22">
</dataflow>
<dataflow id="127" from="buf_3" to="buf_3_addr" fromId="65" toId="23">
</dataflow>
<dataflow id="128" from="StgValue_118" to="buf_3_addr" fromId="118" toId="23">
</dataflow>
<dataflow id="129" from="zext_ln153" to="buf_3_addr" fromId="19" toId="23">
</dataflow>
<dataflow id="130" from="buf_addr" to="buf_load" fromId="20" toId="24">
</dataflow>
<dataflow id="131" from="buf_1_addr" to="buf_1_load" fromId="21" toId="25">
</dataflow>
<dataflow id="132" from="buf_2_addr" to="buf_2_load" fromId="22" toId="26">
</dataflow>
<dataflow id="133" from="buf_3_addr" to="buf_3_load" fromId="23" toId="27">
</dataflow>
<dataflow id="134" from="acc" to="acc_addr" fromId="70" toId="28">
</dataflow>
<dataflow id="135" from="StgValue_118" to="acc_addr" fromId="118" toId="28">
</dataflow>
<dataflow id="136" from="zext_ln153" to="acc_addr" fromId="19" toId="28">
</dataflow>
<dataflow id="137" from="acc_addr" to="acc_load" fromId="28" toId="29">
</dataflow>
<dataflow id="138" from="tmp" to="switch_ln156" fromId="12" toId="30">
</dataflow>
<dataflow id="140" from="StgValue_139" to="switch_ln156" fromId="139" toId="30">
</dataflow>
<dataflow id="142" from="StgValue_141" to="switch_ln156" fromId="141" toId="30">
</dataflow>
<dataflow id="144" from="StgValue_143" to="switch_ln156" fromId="143" toId="30">
</dataflow>
<dataflow id="146" from="StgValue_145" to="store_ln157" fromId="145" toId="31">
</dataflow>
<dataflow id="147" from="acc_addr" to="store_ln157" fromId="28" toId="31">
</dataflow>
<dataflow id="148" from="add_ln153" to="store_ln153" fromId="17" toId="32">
</dataflow>
<dataflow id="149" from="ch" to="store_ln153" fromId="6" toId="32">
</dataflow>
<dataflow id="150" from="buf_addr" to="buf_load" fromId="20" toId="34">
</dataflow>
<dataflow id="151" from="buf_1_addr" to="buf_1_load" fromId="21" toId="35">
</dataflow>
<dataflow id="152" from="buf_2_addr" to="buf_2_load" fromId="22" toId="36">
</dataflow>
<dataflow id="153" from="buf_3_addr" to="buf_3_load" fromId="23" toId="37">
</dataflow>
<dataflow id="155" from="_ssdm_op_SparseMux.ap_auto.4i32.i32.i2" to="tmp_1" fromId="154" toId="38">
</dataflow>
<dataflow id="156" from="StgValue_139" to="tmp_1" fromId="139" toId="38">
</dataflow>
<dataflow id="157" from="buf_load" to="tmp_1" fromId="34" toId="38">
</dataflow>
<dataflow id="158" from="StgValue_141" to="tmp_1" fromId="141" toId="38">
</dataflow>
<dataflow id="159" from="buf_1_load" to="tmp_1" fromId="35" toId="38">
</dataflow>
<dataflow id="160" from="StgValue_143" to="tmp_1" fromId="143" toId="38">
</dataflow>
<dataflow id="161" from="buf_2_load" to="tmp_1" fromId="36" toId="38">
</dataflow>
<dataflow id="163" from="StgValue_162" to="tmp_1" fromId="162" toId="38">
</dataflow>
<dataflow id="164" from="buf_3_load" to="tmp_1" fromId="37" toId="38">
</dataflow>
<dataflow id="166" from="StgValue_165" to="tmp_1" fromId="165" toId="38">
</dataflow>
<dataflow id="167" from="tmp" to="tmp_1" fromId="12" toId="38">
</dataflow>
<dataflow id="168" from="acc_addr" to="acc_load" fromId="28" toId="39">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecPipeline" to="specpipeline_ln154" fromId="169" toId="40">
</dataflow>
<dataflow id="171" from="StgValue_71" to="specpipeline_ln154" fromId="71" toId="40">
</dataflow>
<dataflow id="173" from="StgValue_172" to="specpipeline_ln154" fromId="172" toId="40">
</dataflow>
<dataflow id="174" from="StgValue_172" to="specpipeline_ln154" fromId="172" toId="40">
</dataflow>
<dataflow id="175" from="StgValue_172" to="specpipeline_ln154" fromId="172" toId="40">
</dataflow>
<dataflow id="177" from="empty_3" to="specpipeline_ln154" fromId="176" toId="40">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln153" fromId="178" toId="41">
</dataflow>
<dataflow id="181" from="StgValue_180" to="speclooptripcount_ln153" fromId="180" toId="41">
</dataflow>
<dataflow id="182" from="StgValue_180" to="speclooptripcount_ln153" fromId="180" toId="41">
</dataflow>
<dataflow id="183" from="StgValue_180" to="speclooptripcount_ln153" fromId="180" toId="41">
</dataflow>
<dataflow id="185" from="_ssdm_op_SpecLoopName" to="specloopname_ln153" fromId="184" toId="42">
</dataflow>
<dataflow id="187" from="empty_32" to="specloopname_ln153" fromId="186" toId="42">
</dataflow>
<dataflow id="188" from="tmp_1" to="icmp_ln156" fromId="38" toId="43">
</dataflow>
<dataflow id="189" from="acc_load" to="icmp_ln156" fromId="39" toId="43">
</dataflow>
<dataflow id="190" from="icmp_ln156" to="select_ln156" fromId="43" toId="44">
</dataflow>
<dataflow id="191" from="tmp_1" to="select_ln156" fromId="38" toId="44">
</dataflow>
<dataflow id="192" from="acc_load" to="select_ln156" fromId="39" toId="44">
</dataflow>
<dataflow id="193" from="select_ln156" to="store_ln156" fromId="44" toId="45">
</dataflow>
<dataflow id="194" from="buf_2_addr" to="store_ln156" fromId="22" toId="45">
</dataflow>
<dataflow id="195" from="select_ln156" to="store_ln156" fromId="44" toId="47">
</dataflow>
<dataflow id="196" from="buf_1_addr" to="store_ln156" fromId="21" toId="47">
</dataflow>
<dataflow id="197" from="select_ln156" to="store_ln156" fromId="44" toId="49">
</dataflow>
<dataflow id="198" from="buf_addr" to="store_ln156" fromId="20" toId="49">
</dataflow>
<dataflow id="199" from="select_ln156" to="store_ln156" fromId="44" toId="51">
</dataflow>
<dataflow id="200" from="buf_3_addr" to="store_ln156" fromId="23" toId="51">
</dataflow>
<dataflow id="201" from="icmp_ln153" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="202" from="tmp" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="203" from="tmp" to="StgValue_3" fromId="12" toId="3">
</dataflow>
<dataflow id="204" from="tmp" to="StgValue_4" fromId="12" toId="4">
</dataflow>
<dataflow id="205" from="icmp_ln153" to="StgValue_3" fromId="16" toId="3">
</dataflow>
</dataflows>


</stg>
