
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7720
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.801 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/main.vhd:18]
INFO: [Synth 8-3491] module 'ff_D_preset_clr_assinc' declared at 'C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/ff_D_preset_clr_assinc.vhd:5' bound to instance 'ff_assinc0' of component 'ff_D_preset_clr_assinc' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/main.vhd:68]
INFO: [Synth 8-638] synthesizing module 'ff_D_preset_clr_assinc' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/ff_D_preset_clr_assinc.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ff_D_preset_clr_assinc' (1#1) [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/ff_D_preset_clr_assinc.vhd:12]
INFO: [Synth 8-3491] module 'ff_D_preset_clr_assinc' declared at 'C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/ff_D_preset_clr_assinc.vhd:5' bound to instance 'ff_assinc1' of component 'ff_D_preset_clr_assinc' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/main.vhd:80]
INFO: [Synth 8-3491] module 'ff_D_preset_clr_assinc' declared at 'C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/ff_D_preset_clr_assinc.vhd:5' bound to instance 'ff_assinc2' of component 'ff_D_preset_clr_assinc' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/main.vhd:89]
INFO: [Synth 8-3491] module 'ff_D_preset_clr_assinc' declared at 'C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/ff_D_preset_clr_assinc.vhd:5' bound to instance 'ff_assinc3' of component 'ff_D_preset_clr_assinc' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/main.vhd:98]
INFO: [Synth 8-3491] module 'ff_D_preset_clr_assinc' declared at 'C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/ff_D_preset_clr_assinc.vhd:5' bound to instance 'ff_assinc4' of component 'ff_D_preset_clr_assinc' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/main.vhd:107]
INFO: [Synth 8-3491] module 'ff_D_preset_clr_assinc' declared at 'C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/ff_D_preset_clr_assinc.vhd:5' bound to instance 'ff_assinc5' of component 'ff_D_preset_clr_assinc' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/main.vhd:116]
INFO: [Synth 8-3491] module 'ff_D_preset_clr_assinc' declared at 'C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/ff_D_preset_clr_assinc.vhd:5' bound to instance 'ff_assinc6' of component 'ff_D_preset_clr_assinc' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/main.vhd:125]
INFO: [Synth 8-3491] module 'ff_D_preset_clr_assinc' declared at 'C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/ff_D_preset_clr_assinc.vhd:5' bound to instance 'ff_assinc7' of component 'ff_D_preset_clr_assinc' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/main.vhd:134]
INFO: [Synth 8-3491] module 'ff_D_preset_clr_assinc' declared at 'C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/ff_D_preset_clr_assinc.vhd:5' bound to instance 'ff_assinc8' of component 'ff_D_preset_clr_assinc' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/main.vhd:144]
INFO: [Synth 8-3491] module 'ff_D_preset_clr_assinc' declared at 'C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/ff_D_preset_clr_assinc.vhd:5' bound to instance 'ff_assinc9' of component 'ff_D_preset_clr_assinc' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/main.vhd:154]
INFO: [Synth 8-3491] module 'ff_D_preset_clr_assinc' declared at 'C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/ff_D_preset_clr_assinc.vhd:5' bound to instance 'ff_assinc10' of component 'ff_D_preset_clr_assinc' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/main.vhd:164]
INFO: [Synth 8-3491] module 'ff_D_preset_clr_assinc' declared at 'C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/ff_D_preset_clr_assinc.vhd:5' bound to instance 'ff_assinc11' of component 'ff_D_preset_clr_assinc' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/main.vhd:174]
INFO: [Synth 8-3491] module 'ff_D_preset_clr_assinc' declared at 'C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/ff_D_preset_clr_assinc.vhd:5' bound to instance 'ff_assinc12' of component 'ff_D_preset_clr_assinc' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/main.vhd:184]
INFO: [Synth 8-3491] module 'ff_D_preset_clr_assinc' declared at 'C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/ff_D_preset_clr_assinc.vhd:5' bound to instance 'ff_assinc13' of component 'ff_D_preset_clr_assinc' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/main.vhd:194]
INFO: [Synth 8-3491] module 'ff_D_preset_clr_assinc' declared at 'C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/ff_D_preset_clr_assinc.vhd:5' bound to instance 'ff_assinc14' of component 'ff_D_preset_clr_assinc' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/main.vhd:204]
INFO: [Synth 8-3491] module 'ff_D_preset_clr_assinc' declared at 'C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/ff_D_preset_clr_assinc.vhd:5' bound to instance 'ff_assinc15' of component 'ff_D_preset_clr_assinc' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/main.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'main' (2#1) [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/sources_1/new/main.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.801 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1027.801 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1027.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1027.801 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1027.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1027.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1027.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1027.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1027.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1027.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1033.617 ; gain = 5.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1034.262 ; gain = 6.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1040.055 ; gain = 12.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1040.055 ; gain = 12.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1040.055 ; gain = 12.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1040.055 ; gain = 12.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1040.055 ; gain = 12.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1040.055 ; gain = 12.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT3   |     1|
|5     |LUT4   |     5|
|6     |LUT5   |     3|
|7     |FDCE   |    16|
|8     |FDRE   |    28|
|9     |IBUF   |     3|
|10    |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1040.055 ; gain = 12.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1040.055 ; gain = 12.254
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1040.055 ; gain = 12.254
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1040.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1048.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1048.926 ; gain = 21.125
INFO: [Common 17-1381] The checkpoint 'C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/FFs/FFs.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  1 01:17:57 2020...
