Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 16 16:09:19 2020
| Host         : DESKTOP-B3USB5J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OTTER_Wrapper_control_sets_placed.rpt
| Design       : OTTER_Wrapper
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            2 |
|     10 |            1 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |            8 |
| Yes          | No                    | No                     |             192 |           53 |
| Yes          | No                    | Yes                    |              64 |           21 |
| Yes          | Yes                   | No                     |             104 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+--------------------------------------------+------------------+----------------+
|  Clock Signal  |               Enable Signal               |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------+--------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                                           |                                            |                1 |              4 |
|  sclk_BUFG     | my_otter/cu_fsm/memRDEN1                  |                                            |                2 |              8 |
|  sclk_BUFG     | my_otter/otter_memory/E[0]                |                                            |                1 |              8 |
|  sclk_BUFG     | my_dbounce/sel                            | my_dbounce/s_reset                         |                1 |             10 |
|  sclk_BUFG     | my_otter/otter_memory/CATHODES_reg[0][0]  |                                            |                4 |             16 |
|  sclk_BUFG     | my_otter/cu_fsm/ioBuffer_reg[14]          | my_otter/otter_memory/ioBuffer[14]_i_1_n_0 |                9 |             30 |
|  sclk_BUFG     | my_otter/otter_memory/LEDS_reg[0][0]      |                                            |               12 |             32 |
|  sclk_BUFG     |                                           |                                            |               11 |             34 |
|  CLK_IBUF_BUFG |                                           | clkDIv/sclk_0                              |                8 |             62 |
|  sclk_BUFG     | my_otter/cu_fsm/out[0]                    | BTNC_IBUF                                  |               21 |             64 |
|  sclk_BUFG     | my_otter/otter_memory/CSR_MTVEC_reg[31]_1 | my_otter/otter_memory/CSR_MTVEC_reg[31]_3  |               17 |             64 |
|  sclk_BUFG     | my_otter/otter_memory/CSR_MEPC_reg[31][0] |                                            |               21 |             64 |
|  sclk_BUFG     | reg_file_reg_r1_0_31_0_5_i_101_n_0        |                                            |               13 |             64 |
|  sclk_BUFG     | my_otter/otter_memory/p_0_in__0           |                                            |               12 |            192 |
+----------------+-------------------------------------------+--------------------------------------------+------------------+----------------+


