<div id="pfcd" class="pf w0 h0" data-page-no="cd"><div class="pc pccd w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bgcd.png"/><div class="t m0 xb4 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws0">SIM_SCGC4 field descriptions (continued)</div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws261">Field Description</div><div class="t m0 x83 h7 yff6 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Clock disabled</div><div class="t m0 x83 h7 yff7 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Clock enabled</div><div class="t m0 x95 h7 y101c ff2 fs4 fc0 sc0 ls0">17–14</div><div class="t m0 x91 h7 y101d ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y101c ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y101d ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x94 h7 yf8a ff2 fs4 fc0 sc0 ls0">13</div><div class="t m0 x91 h7 yff9 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 yf8a ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 yff9 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x94 h7 y1203 ff2 fs4 fc0 sc0 ls0">12</div><div class="t m0 x117 h7 y1204 ff2 fs4 fc0 sc0 ls0">UART2</div><div class="t m0 x83 h7 y1203 ff2 fs4 fc0 sc0 ls0 ws0">UART2 Clock Gate Control</div><div class="t m0 x83 h7 y1205 ff2 fs4 fc0 sc0 ls0 ws0">This bit controls the clock gate to the UART2 module.</div><div class="t m0 x83 h7 y1206 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Clock disabled</div><div class="t m0 x83 h7 y1207 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Clock enabled</div><div class="t m0 x94 h7 y1208 ff2 fs4 fc0 sc0 ls0">11</div><div class="t m0 x117 h7 y10df ff2 fs4 fc0 sc0 ls0">UART1</div><div class="t m0 x83 h7 y1208 ff2 fs4 fc0 sc0 ls0 ws0">UART1 Clock Gate Control</div><div class="t m0 x83 h7 y1209 ff2 fs4 fc0 sc0 ls0 ws0">This bit controls the clock gate to the UART1 module.</div><div class="t m0 x83 h7 y120a ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Clock disabled</div><div class="t m0 x83 h7 y120b ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Clock enabled</div><div class="t m0 x94 h7 y120c ff2 fs4 fc0 sc0 ls0">10</div><div class="t m0 x117 h7 y120d ff2 fs4 fc0 sc0 ls0">UART0</div><div class="t m0 x83 h7 y120c ff2 fs4 fc0 sc0 ls0 ws0">UART0 Clock Gate Control</div><div class="t m0 x83 h7 y120e ff2 fs4 fc0 sc0 ls0 ws0">This bit controls the clock gate to the UART0 module.</div><div class="t m0 x83 h7 y120f ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Clock disabled</div><div class="t m0 x83 h7 y1210 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Clock enabled</div><div class="t m0 x1 h7 y1211 ff2 fs4 fc0 sc0 ls0">9–8</div><div class="t m0 x91 h7 y1212 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y1211 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y1212 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y1213 ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x12c h7 y1214 ff2 fs4 fc0 sc0 ls0">I2C1</div><div class="t m0 x83 h7 y1213 ff2 fs4 fc0 sc0 ls0 ws0">I2C1 Clock Gate Control</div><div class="t m0 x83 h17 y1215 ff2 fs4 fc0 sc0 ls0 ws0">This bit controls the clock gate to the I <span class="fs9 ls142 v4">2</span> C1 module.</div><div class="t m0 x83 h7 y1216 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Clock disabled</div><div class="t m0 x83 h7 y1217 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Clock enabled</div><div class="t m0 x97 h7 y1218 ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x12c h7 y1219 ff2 fs4 fc0 sc0 ls0">I2C0</div><div class="t m0 x83 h7 y1218 ff2 fs4 fc0 sc0 ls0 ws0">I2C0 Clock Gate Control</div><div class="t m0 x83 h17 y121a ff2 fs4 fc0 sc0 ls0 ws0">This bit controls the clock gate to the I <span class="fs9 ls142 v4">2</span> C0 module.</div><div class="t m0 x83 h7 y121b ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Clock disabled</div><div class="t m0 x83 h7 y121c ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Clock enabled</div><div class="t m0 x1 h7 y121d ff2 fs4 fc0 sc0 ls0">5–4</div><div class="t m0 x91 h7 y121e ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y121d ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y121e ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 1.</div><div class="t m0 x1 h7 y121f ff2 fs4 fc0 sc0 ls0">3–0</div><div class="t m0 x91 h7 y1220 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y121f ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y1220 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x6f h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 12 System integration module (SIM)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>205</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
