tx_cgb_enable
tx_cgb_mux_power_down
auto_negotiation
tx_mode_bits
tx_cgb_x1_clock_source_sel
tx_cgb_x1_div_m_sel
tx_cgb_xn_clock_source_sel
tx_cgb_rx_iqclk_sel
tx_cgb_sync
tx_cgb_clk_mute
tx_cgb_pcie_reset
tx_cgb_counter_reset_en
tx_cgb_fref_vco_bypass
tx_ser_post_tap_1_en
tx_ser_clk_divtx_deskew
tx_ser_forced_data_mode_en
tx_ser_duty_cycle_time
tx_buf_en
tx_buf_vod_sw_main_tap
tx_buf_vod_sw_1st_post_tap
tx_buf_term_sel
tx_buf_common_mode_driver_sel
tx_buf_driver_resolution_ctrl
tx_buf_slew_rate_ctrl
tx_buf_dft_sel
tx_buf_swing_boost_dis
tx_buf_vod_boost_dis
tx_buf_local_ib_ctl
tx_buf_fir_coef_sel
tx_buf_cml_en
tx_buf_vcm_current_add
tx_buf_rx_det_pdb_en
tx_buf_rx_det_mode
tx_buf_lst_atb
tx_vref_es_tap
cdr_pll_clock_en
rx_deser_clk_sel
rx_deser_reverse_loopback
cdr_pll_on
cdr_pll_ref_clk_div
cdr_pll_m_counter
cdr_pll_l_counter
cdr_pll_pd_l_counter
cdr_pll_fb_sel
cdr_pll_fref_ppm_div2_en
cdr_pll_rippl_cap_ctrl_en
cdr_pll_rxpll_pfd_bw_ctrl
cdr_pll_rxpll_pd_bw_ctrl
cdr_pll_cpump_current_test
cdr_pll_pfd_cpump_current_ua
cdr_pll_pd_cpump_current_ua
cdr_pll_regulator_inc_pct
cdr_pll_replica_bias_dis
cdr_pll_bbpd_clk0_offset
cdr_pll_bbpd_clk90_offset
cdr_pll_bbpd_clk180_offset
cdr_pll_bbpd_clk270_offset
cdr_pll_bbpd_sel
cdr_pll_counter_pd_clk_dis
cdr_pll_ignore_phaselock_en
cdr_pll_cp_rgla_bypass_en
cdr_pll_fast_lock_mode_en
cdr_pll_reserve_loopback_en
cdr_pll_vlock_monitor
cdr_pll_pcie_freq_mhz
cdr_pll_cgb_clk_en
cdr_pll_txpll_hclk_driver_en
cdr_pll_atb
cdr_pll_levshift_power_tap
cdr_pll_vco_auto_reset_en
cdr_pll_vco_overange_ref
cdr_pll_diag_rev_loopback
cdr_pll_gpon_detection_en
rx_en
rx_mode_bits
rx_bit_slip_bypass_en
rx_vco_bypass
rx_sdclk_en
rx_buf_sd_en
rx_buf_sd_half_bw_en
rx_buf_sd_3db_gain_en
rx_buf_sd_vcm_sel
rx_buf_sd_rx_acgain_a
rx_buf_sd_rx_acgain_v
rx_buf_sd_term_sel
rx_buf_sd_diag_loopback
rx_buf_sd_cdrclk_to_cgb_en
rx_buf_sd_rx_clk_div2_en
rx_buf_sd_rx_refclk_en
rx_buf_rx_atb
rx_buf_vcm_current_add
rx_buf_sd_on
rx_buf_sd_off
rx_buf_sd_threshold_mv
rx_buf_sx_pdb_en
int_early_eios_sel
int_ltr_sel
int_pcie_switch_sel
int_txderectrx_sel
int_tx_elec_idle_sel
iq_tx_rx_clk_ab_sel
cvp_en
int_ffclk_en
force_mdio_dis_csr_end
dprio_reg_pld_pma_if_baddr
pclk_sel
x6_driver_en
segmented_1_up_mux_sel
xn_dn_sel
xn_up_sel
segmented_1_up_mux_sel
segmented_0_down_mux_sel
segmented_0_down_mux_sel
segmented_0_up_mux_sel
segmented_1_down_mux_sel
segmented_1_down_mux_sel
hclk_pcs_driver_en
iq_tx_rx_to_ch_fb
iq_clk_to_ch2_sel
hclk_top_out_driver
ref_iqclk_buf_en
rx_iqclk_buf_en
fpll_sel_ref_iqclk
fpll_sel_rx_iqclk
fpll_sel_iq_tx_rx_clk
fpll_refclk_sel_iq_tx_rx_clk
fpll_drv_en
ffpll_iqclk_direction
ffpll_iqtxrxclk_direction
clkbuf_lvpecl_dis
clkbuf_lvpecl_dis
clkbuf_div2_en
clkbuf_div2_en
clkbuf_vcm_pup
clkbuf_vcm_pup
clkbuf_term_dis
clkbuf_term_dis
pclk0_sel
pclk1_sel
