/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:55:38 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_bvnf_intr2_1.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 7:55p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_BVNF_INTR2_1_H__
#define BCHP_BVNF_INTR2_1_H__

/***************************************************************************
 *BVNF_INTR2_1 - BVN Front Interrupt Controller 1 (RDC Triggers INTR to CPU) Registers
 ***************************************************************************/
#define BCHP_BVNF_INTR2_1_R5F_STATUS             0x00103100 /* R5f interrupt Status Register */
#define BCHP_BVNF_INTR2_1_R5F_SET                0x00103104 /* R5f interrupt Set Register */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR              0x00103108 /* R5f interrupt Clear Register */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS        0x0010310c /* R5f interrupt Mask Status Register */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET           0x00103110 /* R5f interrupt Mask Set Register */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR         0x00103114 /* R5f interrupt Mask Clear Register */
#define BCHP_BVNF_INTR2_1_PCI_STATUS             0x00103118 /* PCI interrupt Status Register */
#define BCHP_BVNF_INTR2_1_PCI_SET                0x0010311c /* PCI interrupt Set Register */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR              0x00103120 /* PCI interrupt Clear Register */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS        0x00103124 /* PCI interrupt Mask Status Register */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET           0x00103128 /* PCI interrupt Mask Set Register */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR         0x0010312c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *R5F_STATUS - R5f interrupt Status Register
 ***************************************************************************/
/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_31_INTR [31:31] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_31_INTR_MASK         0x80000000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_31_INTR_SHIFT        31

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_30_INTR [30:30] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_30_INTR_MASK         0x40000000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_30_INTR_SHIFT        30

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_29_INTR [29:29] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_29_INTR_MASK         0x20000000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_29_INTR_SHIFT        29

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_28_INTR [28:28] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_28_INTR_MASK         0x10000000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_28_INTR_SHIFT        28

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_27_INTR [27:27] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_27_INTR_MASK         0x08000000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_27_INTR_SHIFT        27

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_26_INTR [26:26] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_26_INTR_MASK         0x04000000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_26_INTR_SHIFT        26

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_25_INTR [25:25] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_25_INTR_MASK         0x02000000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_25_INTR_SHIFT        25

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_24_INTR [24:24] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_24_INTR_MASK         0x01000000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_24_INTR_SHIFT        24

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_23_INTR [23:23] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_23_INTR_MASK         0x00800000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_23_INTR_SHIFT        23

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_22_INTR [22:22] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_22_INTR_MASK         0x00400000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_22_INTR_SHIFT        22

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_21_INTR [21:21] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_21_INTR_MASK         0x00200000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_21_INTR_SHIFT        21

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_20_INTR [20:20] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_20_INTR_MASK         0x00100000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_20_INTR_SHIFT        20

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_19_INTR [19:19] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_19_INTR_MASK         0x00080000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_19_INTR_SHIFT        19

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_18_INTR [18:18] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_18_INTR_MASK         0x00040000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_18_INTR_SHIFT        18

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_17_INTR [17:17] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_17_INTR_MASK         0x00020000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_17_INTR_SHIFT        17

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_16_INTR [16:16] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_16_INTR_MASK         0x00010000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_16_INTR_SHIFT        16

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_15_INTR [15:15] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_15_INTR_MASK         0x00008000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_15_INTR_SHIFT        15

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_14_INTR [14:14] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_14_INTR_MASK         0x00004000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_14_INTR_SHIFT        14

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_13_INTR [13:13] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_13_INTR_MASK         0x00002000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_13_INTR_SHIFT        13

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_12_INTR [12:12] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_12_INTR_MASK         0x00001000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_12_INTR_SHIFT        12

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_11_INTR [11:11] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_11_INTR_MASK         0x00000800
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_11_INTR_SHIFT        11

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_10_INTR [10:10] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_10_INTR_MASK         0x00000400
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_10_INTR_SHIFT        10

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_9_INTR [09:09] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_9_INTR_MASK          0x00000200
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_9_INTR_SHIFT         9

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_8_INTR [08:08] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_8_INTR_MASK          0x00000100
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_8_INTR_SHIFT         8

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_7_INTR [07:07] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_7_INTR_MASK          0x00000080
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_7_INTR_SHIFT         7

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_6_INTR [06:06] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_6_INTR_MASK          0x00000040
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_6_INTR_SHIFT         6

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_5_INTR_MASK          0x00000020
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_5_INTR_SHIFT         5

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_4_INTR_MASK          0x00000010
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_4_INTR_SHIFT         4

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_3_INTR_MASK          0x00000008
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_3_INTR_SHIFT         3

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_2_INTR_MASK          0x00000004
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_2_INTR_SHIFT         2

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_1_INTR_MASK          0x00000002
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_1_INTR_SHIFT         1

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_0_INTR_MASK          0x00000001
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_0_INTR_SHIFT         0

/***************************************************************************
 *R5F_SET - R5f interrupt Set Register
 ***************************************************************************/
/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_31_INTR [31:31] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_31_INTR_MASK            0x80000000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_31_INTR_SHIFT           31

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_30_INTR [30:30] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_30_INTR_MASK            0x40000000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_30_INTR_SHIFT           30

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_29_INTR [29:29] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_29_INTR_MASK            0x20000000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_29_INTR_SHIFT           29

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_28_INTR [28:28] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_28_INTR_MASK            0x10000000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_28_INTR_SHIFT           28

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_27_INTR [27:27] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_27_INTR_MASK            0x08000000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_27_INTR_SHIFT           27

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_26_INTR [26:26] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_26_INTR_MASK            0x04000000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_26_INTR_SHIFT           26

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_25_INTR [25:25] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_25_INTR_MASK            0x02000000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_25_INTR_SHIFT           25

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_24_INTR [24:24] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_24_INTR_MASK            0x01000000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_24_INTR_SHIFT           24

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_23_INTR [23:23] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_23_INTR_MASK            0x00800000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_23_INTR_SHIFT           23

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_22_INTR [22:22] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_22_INTR_MASK            0x00400000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_22_INTR_SHIFT           22

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_21_INTR [21:21] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_21_INTR_MASK            0x00200000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_21_INTR_SHIFT           21

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_20_INTR [20:20] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_20_INTR_MASK            0x00100000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_20_INTR_SHIFT           20

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_19_INTR [19:19] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_19_INTR_MASK            0x00080000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_19_INTR_SHIFT           19

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_18_INTR [18:18] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_18_INTR_MASK            0x00040000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_18_INTR_SHIFT           18

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_17_INTR [17:17] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_17_INTR_MASK            0x00020000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_17_INTR_SHIFT           17

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_16_INTR [16:16] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_16_INTR_MASK            0x00010000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_16_INTR_SHIFT           16

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_15_INTR [15:15] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_15_INTR_MASK            0x00008000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_15_INTR_SHIFT           15

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_14_INTR [14:14] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_14_INTR_MASK            0x00004000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_14_INTR_SHIFT           14

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_13_INTR [13:13] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_13_INTR_MASK            0x00002000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_13_INTR_SHIFT           13

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_12_INTR [12:12] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_12_INTR_MASK            0x00001000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_12_INTR_SHIFT           12

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_11_INTR [11:11] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_11_INTR_MASK            0x00000800
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_11_INTR_SHIFT           11

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_10_INTR [10:10] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_10_INTR_MASK            0x00000400
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_10_INTR_SHIFT           10

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_9_INTR [09:09] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_9_INTR_MASK             0x00000200
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_9_INTR_SHIFT            9

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_8_INTR [08:08] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_8_INTR_MASK             0x00000100
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_8_INTR_SHIFT            8

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_7_INTR [07:07] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_7_INTR_MASK             0x00000080
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_7_INTR_SHIFT            7

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_6_INTR [06:06] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_6_INTR_MASK             0x00000040
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_6_INTR_SHIFT            6

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_5_INTR_MASK             0x00000020
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_5_INTR_SHIFT            5

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_4_INTR_MASK             0x00000010
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_4_INTR_SHIFT            4

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_3_INTR_MASK             0x00000008
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_3_INTR_SHIFT            3

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_2_INTR_MASK             0x00000004
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_2_INTR_SHIFT            2

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_1_INTR_MASK             0x00000002
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_1_INTR_SHIFT            1

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_0_INTR_MASK             0x00000001
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_0_INTR_SHIFT            0

/***************************************************************************
 *R5F_CLEAR - R5f interrupt Clear Register
 ***************************************************************************/
/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_31_INTR [31:31] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_31_INTR_MASK          0x80000000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_31_INTR_SHIFT         31

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_30_INTR [30:30] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_30_INTR_MASK          0x40000000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_30_INTR_SHIFT         30

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_29_INTR [29:29] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_29_INTR_MASK          0x20000000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_29_INTR_SHIFT         29

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_28_INTR [28:28] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_28_INTR_MASK          0x10000000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_28_INTR_SHIFT         28

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_27_INTR [27:27] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_27_INTR_MASK          0x08000000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_27_INTR_SHIFT         27

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_26_INTR [26:26] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_26_INTR_MASK          0x04000000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_26_INTR_SHIFT         26

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_25_INTR [25:25] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_25_INTR_MASK          0x02000000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_25_INTR_SHIFT         25

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_24_INTR [24:24] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_24_INTR_MASK          0x01000000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_24_INTR_SHIFT         24

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_23_INTR [23:23] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_23_INTR_MASK          0x00800000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_23_INTR_SHIFT         23

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_22_INTR [22:22] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_22_INTR_MASK          0x00400000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_22_INTR_SHIFT         22

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_21_INTR [21:21] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_21_INTR_MASK          0x00200000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_21_INTR_SHIFT         21

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_20_INTR [20:20] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_20_INTR_MASK          0x00100000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_20_INTR_SHIFT         20

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_19_INTR [19:19] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_19_INTR_MASK          0x00080000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_19_INTR_SHIFT         19

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_18_INTR [18:18] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_18_INTR_MASK          0x00040000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_18_INTR_SHIFT         18

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_17_INTR [17:17] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_17_INTR_MASK          0x00020000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_17_INTR_SHIFT         17

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_16_INTR [16:16] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_16_INTR_MASK          0x00010000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_16_INTR_SHIFT         16

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_15_INTR [15:15] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_15_INTR_MASK          0x00008000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_15_INTR_SHIFT         15

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_14_INTR [14:14] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_14_INTR_MASK          0x00004000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_14_INTR_SHIFT         14

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_13_INTR [13:13] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_13_INTR_MASK          0x00002000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_13_INTR_SHIFT         13

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_12_INTR [12:12] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_12_INTR_MASK          0x00001000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_12_INTR_SHIFT         12

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_11_INTR [11:11] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_11_INTR_MASK          0x00000800
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_11_INTR_SHIFT         11

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_10_INTR [10:10] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_10_INTR_MASK          0x00000400
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_10_INTR_SHIFT         10

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_9_INTR [09:09] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_9_INTR_MASK           0x00000200
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_9_INTR_SHIFT          9

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_8_INTR [08:08] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_8_INTR_MASK           0x00000100
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_8_INTR_SHIFT          8

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_7_INTR [07:07] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_7_INTR_MASK           0x00000080
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_7_INTR_SHIFT          7

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_6_INTR [06:06] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_6_INTR_MASK           0x00000040
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_6_INTR_SHIFT          6

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_5_INTR_MASK           0x00000020
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_5_INTR_SHIFT          5

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_4_INTR_MASK           0x00000010
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_4_INTR_SHIFT          4

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_3_INTR_MASK           0x00000008
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_3_INTR_SHIFT          3

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_2_INTR_MASK           0x00000004
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_2_INTR_SHIFT          2

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_1_INTR_MASK           0x00000002
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_1_INTR_SHIFT          1

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_0_INTR_MASK           0x00000001
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_0_INTR_SHIFT          0

/***************************************************************************
 *R5F_MASK_STATUS - R5f interrupt Mask Status Register
 ***************************************************************************/
/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_31_INTR [31:31] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_31_INTR_MASK    0x80000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_31_INTR_SHIFT   31

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_30_INTR [30:30] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_30_INTR_MASK    0x40000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_30_INTR_SHIFT   30

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_29_INTR [29:29] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_29_INTR_MASK    0x20000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_29_INTR_SHIFT   29

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_28_INTR [28:28] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_28_INTR_MASK    0x10000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_28_INTR_SHIFT   28

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_27_INTR [27:27] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_27_INTR_MASK    0x08000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_27_INTR_SHIFT   27

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_26_INTR [26:26] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_26_INTR_MASK    0x04000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_26_INTR_SHIFT   26

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_25_INTR [25:25] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_25_INTR_MASK    0x02000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_25_INTR_SHIFT   25

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_24_INTR [24:24] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_24_INTR_MASK    0x01000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_24_INTR_SHIFT   24

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_23_INTR [23:23] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_23_INTR_MASK    0x00800000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_23_INTR_SHIFT   23

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_22_INTR [22:22] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_22_INTR_MASK    0x00400000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_22_INTR_SHIFT   22

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_21_INTR [21:21] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_21_INTR_MASK    0x00200000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_21_INTR_SHIFT   21

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_20_INTR [20:20] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_20_INTR_MASK    0x00100000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_20_INTR_SHIFT   20

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_19_INTR [19:19] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_19_INTR_MASK    0x00080000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_19_INTR_SHIFT   19

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_18_INTR [18:18] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_18_INTR_MASK    0x00040000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_18_INTR_SHIFT   18

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_17_INTR [17:17] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_17_INTR_MASK    0x00020000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_17_INTR_SHIFT   17

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_16_INTR [16:16] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_16_INTR_MASK    0x00010000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_16_INTR_SHIFT   16

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_15_INTR [15:15] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_15_INTR_MASK    0x00008000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_15_INTR_SHIFT   15

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_14_INTR [14:14] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_14_INTR_MASK    0x00004000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_14_INTR_SHIFT   14

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_13_INTR [13:13] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_13_INTR_MASK    0x00002000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_13_INTR_SHIFT   13

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_12_INTR [12:12] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_12_INTR_MASK    0x00001000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_12_INTR_SHIFT   12

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_11_INTR [11:11] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_11_INTR_MASK    0x00000800
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_11_INTR_SHIFT   11

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_10_INTR [10:10] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_10_INTR_MASK    0x00000400
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_10_INTR_SHIFT   10

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_9_INTR [09:09] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_9_INTR_MASK     0x00000200
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_9_INTR_SHIFT    9

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_8_INTR [08:08] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_8_INTR_MASK     0x00000100
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_8_INTR_SHIFT    8

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_7_INTR [07:07] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_7_INTR_MASK     0x00000080
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_7_INTR_SHIFT    7

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_6_INTR [06:06] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_6_INTR_MASK     0x00000040
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_6_INTR_SHIFT    6

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_5_INTR_MASK     0x00000020
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_5_INTR_SHIFT    5

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_4_INTR_MASK     0x00000010
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_4_INTR_SHIFT    4

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_3_INTR_MASK     0x00000008
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_3_INTR_SHIFT    3

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_2_INTR_MASK     0x00000004
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_2_INTR_SHIFT    2

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_1_INTR_MASK     0x00000002
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_1_INTR_SHIFT    1

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_0_INTR_MASK     0x00000001
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_0_INTR_SHIFT    0

/***************************************************************************
 *R5F_MASK_SET - R5f interrupt Mask Set Register
 ***************************************************************************/
/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_31_INTR [31:31] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_31_INTR_MASK       0x80000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_31_INTR_SHIFT      31

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_30_INTR [30:30] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_30_INTR_MASK       0x40000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_30_INTR_SHIFT      30

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_29_INTR [29:29] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_29_INTR_MASK       0x20000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_29_INTR_SHIFT      29

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_28_INTR [28:28] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_28_INTR_MASK       0x10000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_28_INTR_SHIFT      28

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_27_INTR [27:27] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_27_INTR_MASK       0x08000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_27_INTR_SHIFT      27

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_26_INTR [26:26] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_26_INTR_MASK       0x04000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_26_INTR_SHIFT      26

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_25_INTR [25:25] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_25_INTR_MASK       0x02000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_25_INTR_SHIFT      25

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_24_INTR [24:24] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_24_INTR_MASK       0x01000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_24_INTR_SHIFT      24

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_23_INTR [23:23] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_23_INTR_MASK       0x00800000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_23_INTR_SHIFT      23

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_22_INTR [22:22] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_22_INTR_MASK       0x00400000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_22_INTR_SHIFT      22

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_21_INTR [21:21] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_21_INTR_MASK       0x00200000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_21_INTR_SHIFT      21

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_20_INTR [20:20] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_20_INTR_MASK       0x00100000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_20_INTR_SHIFT      20

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_19_INTR [19:19] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_19_INTR_MASK       0x00080000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_19_INTR_SHIFT      19

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_18_INTR [18:18] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_18_INTR_MASK       0x00040000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_18_INTR_SHIFT      18

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_17_INTR [17:17] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_17_INTR_MASK       0x00020000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_17_INTR_SHIFT      17

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_16_INTR [16:16] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_16_INTR_MASK       0x00010000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_16_INTR_SHIFT      16

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_15_INTR [15:15] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_15_INTR_MASK       0x00008000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_15_INTR_SHIFT      15

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_14_INTR [14:14] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_14_INTR_MASK       0x00004000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_14_INTR_SHIFT      14

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_13_INTR [13:13] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_13_INTR_MASK       0x00002000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_13_INTR_SHIFT      13

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_12_INTR [12:12] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_12_INTR_MASK       0x00001000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_12_INTR_SHIFT      12

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_11_INTR [11:11] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_11_INTR_MASK       0x00000800
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_11_INTR_SHIFT      11

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_10_INTR [10:10] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_10_INTR_MASK       0x00000400
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_10_INTR_SHIFT      10

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_9_INTR [09:09] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_9_INTR_MASK        0x00000200
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_9_INTR_SHIFT       9

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_8_INTR [08:08] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_8_INTR_MASK        0x00000100
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_8_INTR_SHIFT       8

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_7_INTR [07:07] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_7_INTR_MASK        0x00000080
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_7_INTR_SHIFT       7

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_6_INTR [06:06] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_6_INTR_MASK        0x00000040
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_6_INTR_SHIFT       6

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_5_INTR_MASK        0x00000020
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_5_INTR_SHIFT       5

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_4_INTR_MASK        0x00000010
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_4_INTR_SHIFT       4

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_3_INTR_MASK        0x00000008
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_3_INTR_SHIFT       3

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_2_INTR_MASK        0x00000004
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_2_INTR_SHIFT       2

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_1_INTR_MASK        0x00000002
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_1_INTR_SHIFT       1

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_0_INTR_MASK        0x00000001
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_0_INTR_SHIFT       0

/***************************************************************************
 *R5F_MASK_CLEAR - R5f interrupt Mask Clear Register
 ***************************************************************************/
/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_31_INTR [31:31] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_31_INTR_MASK     0x80000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_31_INTR_SHIFT    31

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_30_INTR [30:30] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_30_INTR_MASK     0x40000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_30_INTR_SHIFT    30

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_29_INTR [29:29] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_29_INTR_MASK     0x20000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_29_INTR_SHIFT    29

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_28_INTR [28:28] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_28_INTR_MASK     0x10000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_28_INTR_SHIFT    28

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_27_INTR [27:27] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_27_INTR_MASK     0x08000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_27_INTR_SHIFT    27

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_26_INTR [26:26] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_26_INTR_MASK     0x04000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_26_INTR_SHIFT    26

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_25_INTR [25:25] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_25_INTR_MASK     0x02000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_25_INTR_SHIFT    25

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_24_INTR [24:24] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_24_INTR_MASK     0x01000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_24_INTR_SHIFT    24

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_23_INTR [23:23] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_23_INTR_MASK     0x00800000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_23_INTR_SHIFT    23

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_22_INTR [22:22] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_22_INTR_MASK     0x00400000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_22_INTR_SHIFT    22

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_21_INTR [21:21] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_21_INTR_MASK     0x00200000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_21_INTR_SHIFT    21

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_20_INTR [20:20] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_20_INTR_MASK     0x00100000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_20_INTR_SHIFT    20

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_19_INTR [19:19] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_19_INTR_MASK     0x00080000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_19_INTR_SHIFT    19

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_18_INTR [18:18] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_18_INTR_MASK     0x00040000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_18_INTR_SHIFT    18

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_17_INTR [17:17] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_17_INTR_MASK     0x00020000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_17_INTR_SHIFT    17

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_16_INTR [16:16] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_16_INTR_MASK     0x00010000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_16_INTR_SHIFT    16

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_15_INTR [15:15] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_15_INTR_MASK     0x00008000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_15_INTR_SHIFT    15

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_14_INTR [14:14] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_14_INTR_MASK     0x00004000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_14_INTR_SHIFT    14

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_13_INTR [13:13] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_13_INTR_MASK     0x00002000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_13_INTR_SHIFT    13

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_12_INTR [12:12] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_12_INTR_MASK     0x00001000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_12_INTR_SHIFT    12

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_11_INTR [11:11] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_11_INTR_MASK     0x00000800
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_11_INTR_SHIFT    11

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_10_INTR [10:10] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_10_INTR_MASK     0x00000400
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_10_INTR_SHIFT    10

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_9_INTR [09:09] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_9_INTR_MASK      0x00000200
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_9_INTR_SHIFT     9

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_8_INTR [08:08] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_8_INTR_MASK      0x00000100
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_8_INTR_SHIFT     8

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_7_INTR [07:07] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_7_INTR_MASK      0x00000080
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_7_INTR_SHIFT     7

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_6_INTR [06:06] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_6_INTR_MASK      0x00000040
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_6_INTR_SHIFT     6

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_5_INTR_MASK      0x00000020
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_5_INTR_SHIFT     5

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_4_INTR_MASK      0x00000010
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_4_INTR_SHIFT     4

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_3_INTR_MASK      0x00000008
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_3_INTR_SHIFT     3

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_2_INTR_MASK      0x00000004
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_2_INTR_SHIFT     2

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_1_INTR_MASK      0x00000002
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_1_INTR_SHIFT     1

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_0_INTR_MASK      0x00000001
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_0_INTR_SHIFT     0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_31_INTR [31:31] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_31_INTR_MASK         0x80000000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_31_INTR_SHIFT        31

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_30_INTR [30:30] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_30_INTR_MASK         0x40000000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_30_INTR_SHIFT        30

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_29_INTR [29:29] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_29_INTR_MASK         0x20000000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_29_INTR_SHIFT        29

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_28_INTR [28:28] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_28_INTR_MASK         0x10000000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_28_INTR_SHIFT        28

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_27_INTR [27:27] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_27_INTR_MASK         0x08000000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_27_INTR_SHIFT        27

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_26_INTR [26:26] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_26_INTR_MASK         0x04000000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_26_INTR_SHIFT        26

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_25_INTR [25:25] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_25_INTR_MASK         0x02000000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_25_INTR_SHIFT        25

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_24_INTR [24:24] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_24_INTR_MASK         0x01000000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_24_INTR_SHIFT        24

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_23_INTR [23:23] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_23_INTR_MASK         0x00800000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_23_INTR_SHIFT        23

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_22_INTR [22:22] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_22_INTR_MASK         0x00400000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_22_INTR_SHIFT        22

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_21_INTR [21:21] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_21_INTR_MASK         0x00200000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_21_INTR_SHIFT        21

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_20_INTR [20:20] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_20_INTR_MASK         0x00100000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_20_INTR_SHIFT        20

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_19_INTR [19:19] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_19_INTR_MASK         0x00080000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_19_INTR_SHIFT        19

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_18_INTR [18:18] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_18_INTR_MASK         0x00040000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_18_INTR_SHIFT        18

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_17_INTR [17:17] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_17_INTR_MASK         0x00020000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_17_INTR_SHIFT        17

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_16_INTR [16:16] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_16_INTR_MASK         0x00010000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_16_INTR_SHIFT        16

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_15_INTR [15:15] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_15_INTR_MASK         0x00008000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_15_INTR_SHIFT        15

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_14_INTR [14:14] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_14_INTR_MASK         0x00004000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_14_INTR_SHIFT        14

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_13_INTR [13:13] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_13_INTR_MASK         0x00002000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_13_INTR_SHIFT        13

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_12_INTR [12:12] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_12_INTR_MASK         0x00001000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_12_INTR_SHIFT        12

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_11_INTR [11:11] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_11_INTR_MASK         0x00000800
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_11_INTR_SHIFT        11

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_10_INTR [10:10] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_10_INTR_MASK         0x00000400
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_10_INTR_SHIFT        10

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_9_INTR [09:09] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_9_INTR_MASK          0x00000200
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_9_INTR_SHIFT         9

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_8_INTR [08:08] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_8_INTR_MASK          0x00000100
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_8_INTR_SHIFT         8

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_7_INTR [07:07] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_7_INTR_MASK          0x00000080
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_7_INTR_SHIFT         7

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_6_INTR [06:06] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_6_INTR_MASK          0x00000040
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_6_INTR_SHIFT         6

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_5_INTR_MASK          0x00000020
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_5_INTR_SHIFT         5

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_4_INTR_MASK          0x00000010
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_4_INTR_SHIFT         4

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_3_INTR_MASK          0x00000008
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_3_INTR_SHIFT         3

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_2_INTR_MASK          0x00000004
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_2_INTR_SHIFT         2

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_1_INTR_MASK          0x00000002
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_1_INTR_SHIFT         1

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_0_INTR_MASK          0x00000001
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_0_INTR_SHIFT         0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_31_INTR [31:31] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_31_INTR_MASK            0x80000000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_31_INTR_SHIFT           31

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_30_INTR [30:30] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_30_INTR_MASK            0x40000000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_30_INTR_SHIFT           30

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_29_INTR [29:29] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_29_INTR_MASK            0x20000000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_29_INTR_SHIFT           29

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_28_INTR [28:28] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_28_INTR_MASK            0x10000000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_28_INTR_SHIFT           28

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_27_INTR [27:27] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_27_INTR_MASK            0x08000000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_27_INTR_SHIFT           27

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_26_INTR [26:26] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_26_INTR_MASK            0x04000000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_26_INTR_SHIFT           26

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_25_INTR [25:25] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_25_INTR_MASK            0x02000000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_25_INTR_SHIFT           25

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_24_INTR [24:24] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_24_INTR_MASK            0x01000000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_24_INTR_SHIFT           24

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_23_INTR [23:23] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_23_INTR_MASK            0x00800000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_23_INTR_SHIFT           23

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_22_INTR [22:22] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_22_INTR_MASK            0x00400000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_22_INTR_SHIFT           22

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_21_INTR [21:21] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_21_INTR_MASK            0x00200000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_21_INTR_SHIFT           21

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_20_INTR [20:20] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_20_INTR_MASK            0x00100000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_20_INTR_SHIFT           20

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_19_INTR [19:19] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_19_INTR_MASK            0x00080000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_19_INTR_SHIFT           19

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_18_INTR [18:18] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_18_INTR_MASK            0x00040000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_18_INTR_SHIFT           18

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_17_INTR [17:17] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_17_INTR_MASK            0x00020000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_17_INTR_SHIFT           17

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_16_INTR [16:16] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_16_INTR_MASK            0x00010000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_16_INTR_SHIFT           16

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_15_INTR [15:15] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_15_INTR_MASK            0x00008000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_15_INTR_SHIFT           15

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_14_INTR [14:14] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_14_INTR_MASK            0x00004000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_14_INTR_SHIFT           14

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_13_INTR [13:13] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_13_INTR_MASK            0x00002000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_13_INTR_SHIFT           13

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_12_INTR [12:12] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_12_INTR_MASK            0x00001000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_12_INTR_SHIFT           12

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_11_INTR [11:11] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_11_INTR_MASK            0x00000800
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_11_INTR_SHIFT           11

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_10_INTR [10:10] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_10_INTR_MASK            0x00000400
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_10_INTR_SHIFT           10

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_9_INTR [09:09] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_9_INTR_MASK             0x00000200
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_9_INTR_SHIFT            9

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_8_INTR [08:08] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_8_INTR_MASK             0x00000100
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_8_INTR_SHIFT            8

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_7_INTR [07:07] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_7_INTR_MASK             0x00000080
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_7_INTR_SHIFT            7

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_6_INTR [06:06] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_6_INTR_MASK             0x00000040
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_6_INTR_SHIFT            6

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_5_INTR_MASK             0x00000020
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_5_INTR_SHIFT            5

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_4_INTR_MASK             0x00000010
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_4_INTR_SHIFT            4

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_3_INTR_MASK             0x00000008
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_3_INTR_SHIFT            3

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_2_INTR_MASK             0x00000004
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_2_INTR_SHIFT            2

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_1_INTR_MASK             0x00000002
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_1_INTR_SHIFT            1

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_0_INTR_MASK             0x00000001
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_0_INTR_SHIFT            0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_31_INTR [31:31] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_31_INTR_MASK          0x80000000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_31_INTR_SHIFT         31

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_30_INTR [30:30] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_30_INTR_MASK          0x40000000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_30_INTR_SHIFT         30

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_29_INTR [29:29] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_29_INTR_MASK          0x20000000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_29_INTR_SHIFT         29

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_28_INTR [28:28] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_28_INTR_MASK          0x10000000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_28_INTR_SHIFT         28

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_27_INTR [27:27] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_27_INTR_MASK          0x08000000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_27_INTR_SHIFT         27

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_26_INTR [26:26] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_26_INTR_MASK          0x04000000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_26_INTR_SHIFT         26

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_25_INTR [25:25] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_25_INTR_MASK          0x02000000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_25_INTR_SHIFT         25

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_24_INTR [24:24] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_24_INTR_MASK          0x01000000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_24_INTR_SHIFT         24

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_23_INTR [23:23] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_23_INTR_MASK          0x00800000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_23_INTR_SHIFT         23

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_22_INTR [22:22] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_22_INTR_MASK          0x00400000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_22_INTR_SHIFT         22

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_21_INTR [21:21] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_21_INTR_MASK          0x00200000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_21_INTR_SHIFT         21

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_20_INTR [20:20] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_20_INTR_MASK          0x00100000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_20_INTR_SHIFT         20

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_19_INTR [19:19] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_19_INTR_MASK          0x00080000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_19_INTR_SHIFT         19

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_18_INTR [18:18] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_18_INTR_MASK          0x00040000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_18_INTR_SHIFT         18

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_17_INTR [17:17] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_17_INTR_MASK          0x00020000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_17_INTR_SHIFT         17

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_16_INTR [16:16] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_16_INTR_MASK          0x00010000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_16_INTR_SHIFT         16

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_15_INTR [15:15] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_15_INTR_MASK          0x00008000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_15_INTR_SHIFT         15

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_14_INTR [14:14] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_14_INTR_MASK          0x00004000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_14_INTR_SHIFT         14

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_13_INTR [13:13] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_13_INTR_MASK          0x00002000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_13_INTR_SHIFT         13

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_12_INTR [12:12] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_12_INTR_MASK          0x00001000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_12_INTR_SHIFT         12

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_11_INTR [11:11] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_11_INTR_MASK          0x00000800
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_11_INTR_SHIFT         11

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_10_INTR [10:10] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_10_INTR_MASK          0x00000400
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_10_INTR_SHIFT         10

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_9_INTR [09:09] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_9_INTR_MASK           0x00000200
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_9_INTR_SHIFT          9

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_8_INTR [08:08] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_8_INTR_MASK           0x00000100
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_8_INTR_SHIFT          8

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_7_INTR [07:07] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_7_INTR_MASK           0x00000080
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_7_INTR_SHIFT          7

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_6_INTR [06:06] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_6_INTR_MASK           0x00000040
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_6_INTR_SHIFT          6

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_5_INTR_MASK           0x00000020
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_5_INTR_SHIFT          5

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_4_INTR_MASK           0x00000010
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_4_INTR_SHIFT          4

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_3_INTR_MASK           0x00000008
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_3_INTR_SHIFT          3

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_2_INTR_MASK           0x00000004
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_2_INTR_SHIFT          2

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_1_INTR_MASK           0x00000002
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_1_INTR_SHIFT          1

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_0_INTR_MASK           0x00000001
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_0_INTR_SHIFT          0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_31_INTR [31:31] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_31_INTR_MASK    0x80000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_31_INTR_SHIFT   31

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_30_INTR [30:30] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_30_INTR_MASK    0x40000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_30_INTR_SHIFT   30

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_29_INTR [29:29] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_29_INTR_MASK    0x20000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_29_INTR_SHIFT   29

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_28_INTR [28:28] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_28_INTR_MASK    0x10000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_28_INTR_SHIFT   28

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_27_INTR [27:27] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_27_INTR_MASK    0x08000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_27_INTR_SHIFT   27

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_26_INTR [26:26] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_26_INTR_MASK    0x04000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_26_INTR_SHIFT   26

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_25_INTR [25:25] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_25_INTR_MASK    0x02000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_25_INTR_SHIFT   25

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_24_INTR [24:24] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_24_INTR_MASK    0x01000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_24_INTR_SHIFT   24

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_23_INTR [23:23] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_23_INTR_MASK    0x00800000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_23_INTR_SHIFT   23

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_22_INTR [22:22] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_22_INTR_MASK    0x00400000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_22_INTR_SHIFT   22

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_21_INTR [21:21] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_21_INTR_MASK    0x00200000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_21_INTR_SHIFT   21

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_20_INTR [20:20] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_20_INTR_MASK    0x00100000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_20_INTR_SHIFT   20

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_19_INTR [19:19] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_19_INTR_MASK    0x00080000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_19_INTR_SHIFT   19

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_18_INTR [18:18] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_18_INTR_MASK    0x00040000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_18_INTR_SHIFT   18

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_17_INTR [17:17] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_17_INTR_MASK    0x00020000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_17_INTR_SHIFT   17

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_16_INTR [16:16] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_16_INTR_MASK    0x00010000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_16_INTR_SHIFT   16

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_15_INTR [15:15] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_15_INTR_MASK    0x00008000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_15_INTR_SHIFT   15

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_14_INTR [14:14] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_14_INTR_MASK    0x00004000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_14_INTR_SHIFT   14

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_13_INTR [13:13] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_13_INTR_MASK    0x00002000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_13_INTR_SHIFT   13

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_12_INTR [12:12] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_12_INTR_MASK    0x00001000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_12_INTR_SHIFT   12

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_11_INTR [11:11] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_11_INTR_MASK    0x00000800
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_11_INTR_SHIFT   11

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_10_INTR [10:10] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_10_INTR_MASK    0x00000400
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_10_INTR_SHIFT   10

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_9_INTR [09:09] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_9_INTR_MASK     0x00000200
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_9_INTR_SHIFT    9

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_8_INTR [08:08] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_8_INTR_MASK     0x00000100
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_8_INTR_SHIFT    8

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_7_INTR [07:07] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_7_INTR_MASK     0x00000080
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_7_INTR_SHIFT    7

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_6_INTR [06:06] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_6_INTR_MASK     0x00000040
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_6_INTR_SHIFT    6

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_5_INTR_MASK     0x00000020
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_5_INTR_SHIFT    5

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_4_INTR_MASK     0x00000010
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_4_INTR_SHIFT    4

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_3_INTR_MASK     0x00000008
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_3_INTR_SHIFT    3

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_2_INTR_MASK     0x00000004
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_2_INTR_SHIFT    2

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_1_INTR_MASK     0x00000002
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_1_INTR_SHIFT    1

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_0_INTR_MASK     0x00000001
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_0_INTR_SHIFT    0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_31_INTR [31:31] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_31_INTR_MASK       0x80000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_31_INTR_SHIFT      31

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_30_INTR [30:30] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_30_INTR_MASK       0x40000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_30_INTR_SHIFT      30

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_29_INTR [29:29] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_29_INTR_MASK       0x20000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_29_INTR_SHIFT      29

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_28_INTR [28:28] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_28_INTR_MASK       0x10000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_28_INTR_SHIFT      28

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_27_INTR [27:27] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_27_INTR_MASK       0x08000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_27_INTR_SHIFT      27

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_26_INTR [26:26] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_26_INTR_MASK       0x04000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_26_INTR_SHIFT      26

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_25_INTR [25:25] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_25_INTR_MASK       0x02000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_25_INTR_SHIFT      25

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_24_INTR [24:24] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_24_INTR_MASK       0x01000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_24_INTR_SHIFT      24

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_23_INTR [23:23] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_23_INTR_MASK       0x00800000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_23_INTR_SHIFT      23

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_22_INTR [22:22] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_22_INTR_MASK       0x00400000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_22_INTR_SHIFT      22

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_21_INTR [21:21] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_21_INTR_MASK       0x00200000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_21_INTR_SHIFT      21

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_20_INTR [20:20] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_20_INTR_MASK       0x00100000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_20_INTR_SHIFT      20

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_19_INTR [19:19] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_19_INTR_MASK       0x00080000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_19_INTR_SHIFT      19

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_18_INTR [18:18] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_18_INTR_MASK       0x00040000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_18_INTR_SHIFT      18

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_17_INTR [17:17] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_17_INTR_MASK       0x00020000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_17_INTR_SHIFT      17

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_16_INTR [16:16] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_16_INTR_MASK       0x00010000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_16_INTR_SHIFT      16

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_15_INTR [15:15] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_15_INTR_MASK       0x00008000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_15_INTR_SHIFT      15

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_14_INTR [14:14] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_14_INTR_MASK       0x00004000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_14_INTR_SHIFT      14

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_13_INTR [13:13] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_13_INTR_MASK       0x00002000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_13_INTR_SHIFT      13

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_12_INTR [12:12] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_12_INTR_MASK       0x00001000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_12_INTR_SHIFT      12

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_11_INTR [11:11] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_11_INTR_MASK       0x00000800
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_11_INTR_SHIFT      11

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_10_INTR [10:10] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_10_INTR_MASK       0x00000400
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_10_INTR_SHIFT      10

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_9_INTR [09:09] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_9_INTR_MASK        0x00000200
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_9_INTR_SHIFT       9

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_8_INTR [08:08] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_8_INTR_MASK        0x00000100
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_8_INTR_SHIFT       8

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_7_INTR [07:07] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_7_INTR_MASK        0x00000080
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_7_INTR_SHIFT       7

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_6_INTR [06:06] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_6_INTR_MASK        0x00000040
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_6_INTR_SHIFT       6

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_5_INTR_MASK        0x00000020
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_5_INTR_SHIFT       5

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_4_INTR_MASK        0x00000010
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_4_INTR_SHIFT       4

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_3_INTR_MASK        0x00000008
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_3_INTR_SHIFT       3

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_2_INTR_MASK        0x00000004
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_2_INTR_SHIFT       2

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_1_INTR_MASK        0x00000002
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_1_INTR_SHIFT       1

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_0_INTR_MASK        0x00000001
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_0_INTR_SHIFT       0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_31_INTR [31:31] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_31_INTR_MASK     0x80000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_31_INTR_SHIFT    31

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_30_INTR [30:30] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_30_INTR_MASK     0x40000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_30_INTR_SHIFT    30

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_29_INTR [29:29] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_29_INTR_MASK     0x20000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_29_INTR_SHIFT    29

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_28_INTR [28:28] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_28_INTR_MASK     0x10000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_28_INTR_SHIFT    28

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_27_INTR [27:27] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_27_INTR_MASK     0x08000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_27_INTR_SHIFT    27

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_26_INTR [26:26] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_26_INTR_MASK     0x04000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_26_INTR_SHIFT    26

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_25_INTR [25:25] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_25_INTR_MASK     0x02000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_25_INTR_SHIFT    25

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_24_INTR [24:24] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_24_INTR_MASK     0x01000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_24_INTR_SHIFT    24

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_23_INTR [23:23] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_23_INTR_MASK     0x00800000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_23_INTR_SHIFT    23

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_22_INTR [22:22] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_22_INTR_MASK     0x00400000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_22_INTR_SHIFT    22

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_21_INTR [21:21] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_21_INTR_MASK     0x00200000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_21_INTR_SHIFT    21

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_20_INTR [20:20] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_20_INTR_MASK     0x00100000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_20_INTR_SHIFT    20

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_19_INTR [19:19] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_19_INTR_MASK     0x00080000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_19_INTR_SHIFT    19

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_18_INTR [18:18] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_18_INTR_MASK     0x00040000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_18_INTR_SHIFT    18

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_17_INTR [17:17] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_17_INTR_MASK     0x00020000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_17_INTR_SHIFT    17

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_16_INTR [16:16] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_16_INTR_MASK     0x00010000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_16_INTR_SHIFT    16

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_15_INTR [15:15] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_15_INTR_MASK     0x00008000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_15_INTR_SHIFT    15

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_14_INTR [14:14] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_14_INTR_MASK     0x00004000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_14_INTR_SHIFT    14

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_13_INTR [13:13] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_13_INTR_MASK     0x00002000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_13_INTR_SHIFT    13

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_12_INTR [12:12] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_12_INTR_MASK     0x00001000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_12_INTR_SHIFT    12

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_11_INTR [11:11] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_11_INTR_MASK     0x00000800
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_11_INTR_SHIFT    11

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_10_INTR [10:10] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_10_INTR_MASK     0x00000400
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_10_INTR_SHIFT    10

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_9_INTR [09:09] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_9_INTR_MASK      0x00000200
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_9_INTR_SHIFT     9

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_8_INTR [08:08] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_8_INTR_MASK      0x00000100
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_8_INTR_SHIFT     8

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_7_INTR [07:07] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_7_INTR_MASK      0x00000080
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_7_INTR_SHIFT     7

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_6_INTR [06:06] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_6_INTR_MASK      0x00000040
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_6_INTR_SHIFT     6

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_5_INTR_MASK      0x00000020
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_5_INTR_SHIFT     5

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_4_INTR_MASK      0x00000010
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_4_INTR_SHIFT     4

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_3_INTR_MASK      0x00000008
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_3_INTR_SHIFT     3

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_2_INTR_MASK      0x00000004
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_2_INTR_SHIFT     2

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_1_INTR_MASK      0x00000002
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_1_INTR_SHIFT     1

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_0_INTR_MASK      0x00000001
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_0_INTR_SHIFT     0

#endif /* #ifndef BCHP_BVNF_INTR2_1_H__ */

/* End of File */
