// Seed: 480322423
module module_0 (
    output wand id_0,
    input supply0 id_1,
    output logic id_2,
    input wire id_3,
    input wire id_4,
    input wor id_5,
    input tri0 id_6,
    input wand id_7,
    input tri id_8,
    output tri1 id_9,
    input supply1 id_10,
    output tri1 id_11
);
  parameter id_13 = -1;
  wire id_14;
  assign module_1.id_6 = 0;
  always @(posedge -1) begin : LABEL_0
    id_2 <= !({1'b0, 1 == 1, id_1} < 1);
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd71,
    parameter id_2 = 32'd29
) (
    input tri0 _id_0,
    input tri1 id_1,
    input tri1 _id_2
    , id_8,
    input tri0 id_3,
    output wand id_4,
    input supply1 id_5,
    output logic id_6
);
  parameter id_9 = 1'h0;
  tri [id_0 : -1] id_10 = 1;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_6,
      id_1,
      id_1,
      id_5,
      id_1,
      id_3,
      id_1,
      id_4,
      id_1,
      id_4
  );
  wire [id_2 : 1] id_11 = 1'b0;
  initial id_6 <= 1 | 1;
endmodule
