# ğŸ–¥ï¸ VSD RISC-V SoC Tapeout Program

---
## ğŸ“– Program Overview
This repository documents my progress and learnings from the **VSD RISC-V Reference SoC Tapeout Program**. This is a landmark open-source silicon design initiative in India that guides participants through the complete chip design lifecycle.

Key highlights of the program include:
* **Objective**: To take a digital design from a concept (**RTL**) to a final, manufacturable layout (**GDSII**).
* **Technology**: The entire flow is based on the **SkyWater 130nm PDK** and a suite of open-source EDA tools.
* **Curriculum**: Over **10 weeks**, the program provides intensive, hands-on training in digital design, synthesis, physical design, and tapeout procedures.

---
## ğŸ“… My 10-Week Journey
This table tracks my progress through each phase of the program.

| Week  | Topic                                 | Status        | Link to Work             |
|:-----:|---------------------------------------|:-------------:|--------------------------|
| Week 0| âš™ï¸ Environment and Tool Setup         | âœ… Completed  | [Week 0](https://github.com/C0UCH-P0TAT0/RiscV_SOC/tree/Week-0) |
| Week 1| ğŸ”§ RTL Synthesis & GLS                | âœ… Completed  | [Week 1](https://github.com/C0UCH-P0TAT0/RiscV_SOC/tree/Week-1) |
| Week 2| ğŸ—ï¸ Combinational & Sequential Logic   | âœ… Completed  | [Week 2](https://github.com/C0UCH-P0TAT0/RiscV_SOC/tree/Week-2) |
| Week 3| ğŸ§® Timing Analysis & Optimization    | â³ In Progress | [Week 3](https://github.com/C0UCH-P0TAT0/RiscV_SOC/tree/Week-3) |
| Week 4| ğŸ—‚ï¸ Floorplanning & Placement         | â³ Upcoming   | [Week 4](https://github.com/C0UCH-P0TAT0/RiscV_SOC/tree/Week-4) |
| Week 5| ğŸ”„ Clock Tree Synthesis (CTS)         | â³ Upcoming   | [Week 5](https://github.com/C0UCH-P0TAT0/RiscV_SOC/tree/Week-5) |
| Week 6| ğŸš¦ Routing & Verification (DRC/LVS)   | â³ Upcoming   | [Week 6](https://github.com/C0UCH-P0TAT0/RiscV_SOC/tree/Week-6) |
| Week 7| âš¡ Power Grid Generation & IR Drop   | â³ Upcoming   | [Week 7](https://github.com/C0UCH-P0TAT0/RiscV_SOC/tree/Week-7) |
| Week 8| ğŸ› ï¸ Sign-off Checks                     | â³ Upcoming   | [Week 8](https://github.com/C0UCH-P0TAT0/RiscV_SOC/tree/Week-8) |
| Week 9| ğŸ“¦ SoC Integration & Assembly         | â³ Upcoming   | [Week 9](https://github.com/C0UCH-P0TAT0/RiscV_SOC/tree/Week-9) |
| Week 10|ğŸ‰ GDSII Generation & Tapeout         | â³ Upcoming   | [Week 10](https://github.com/C0UCH-P0TAT0/RiscV_SOC/tree/Week-10)|

---
## ğŸ¯ My Goals for This Program
Through this program, I aim to achieve the following:
* Learn the end-to-end SoC design flow using exclusively open-source EDA tools.
* Gain practical, hands-on experience in converting a design from RTL to a final GDSII layout.
* Actively contribute to Indiaâ€™s growing semiconductor ecosystem.
* Successfully tape out a functional silicon chip as a key outcome of the VSD program.

---
## ğŸ™ Acknowledgments
I extend my sincere gratitude to **Kunal Ghosh** and the entire team at **VLSI System Design (VSD)** for this invaluable opportunity to participate in the RISC-V SoC Tapeout Program.

This initiative's success is also made possible by the crucial support from **RISC-V International**, the **India Semiconductor Mission (ISM)**, the **VLSI Society of India (VSI)**, and **Efabless**.

---
## ğŸ”— Helpful Resources

[![VSD Website](https://img.shields.io/badge/VSD-Official%20Website-blue?style=flat-square)](https://vsdiat.vlsisystemdesign.com/)  
[![RISC-V](https://img.shields.io/badge/RISC--V-International-green?style=flat-square)](https://riscv.org/)  
[![Efabless](https://img.shields.io/badge/Efabless-Platform-orange?style=flat-square)](https://efabless.com/)
