# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3 \
    name C_buf_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_buf_30 \
    op interface \
    ports { C_buf_30_address0 { O 13 vector } C_buf_30_ce0 { O 1 bit } C_buf_30_we0 { O 1 bit } C_buf_30_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_buf_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4 \
    name C_buf_29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_buf_29 \
    op interface \
    ports { C_buf_29_address0 { O 13 vector } C_buf_29_ce0 { O 1 bit } C_buf_29_we0 { O 1 bit } C_buf_29_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_buf_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5 \
    name C_buf_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_buf_28 \
    op interface \
    ports { C_buf_28_address0 { O 13 vector } C_buf_28_ce0 { O 1 bit } C_buf_28_we0 { O 1 bit } C_buf_28_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_buf_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6 \
    name C_buf_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_buf_27 \
    op interface \
    ports { C_buf_27_address0 { O 13 vector } C_buf_27_ce0 { O 1 bit } C_buf_27_we0 { O 1 bit } C_buf_27_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_buf_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7 \
    name C_buf_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_buf_26 \
    op interface \
    ports { C_buf_26_address0 { O 13 vector } C_buf_26_ce0 { O 1 bit } C_buf_26_we0 { O 1 bit } C_buf_26_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_buf_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 8 \
    name C_buf_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_buf_25 \
    op interface \
    ports { C_buf_25_address0 { O 13 vector } C_buf_25_ce0 { O 1 bit } C_buf_25_we0 { O 1 bit } C_buf_25_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_buf_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 9 \
    name C_buf_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_buf_24 \
    op interface \
    ports { C_buf_24_address0 { O 13 vector } C_buf_24_ce0 { O 1 bit } C_buf_24_we0 { O 1 bit } C_buf_24_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_buf_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10 \
    name C_buf_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_buf_23 \
    op interface \
    ports { C_buf_23_address0 { O 13 vector } C_buf_23_ce0 { O 1 bit } C_buf_23_we0 { O 1 bit } C_buf_23_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_buf_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 11 \
    name C_buf_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_buf_22 \
    op interface \
    ports { C_buf_22_address0 { O 13 vector } C_buf_22_ce0 { O 1 bit } C_buf_22_we0 { O 1 bit } C_buf_22_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_buf_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 12 \
    name C_buf_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_buf_21 \
    op interface \
    ports { C_buf_21_address0 { O 13 vector } C_buf_21_ce0 { O 1 bit } C_buf_21_we0 { O 1 bit } C_buf_21_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_buf_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13 \
    name C_buf_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_buf_20 \
    op interface \
    ports { C_buf_20_address0 { O 13 vector } C_buf_20_ce0 { O 1 bit } C_buf_20_we0 { O 1 bit } C_buf_20_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_buf_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 14 \
    name C_buf_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_buf_19 \
    op interface \
    ports { C_buf_19_address0 { O 13 vector } C_buf_19_ce0 { O 1 bit } C_buf_19_we0 { O 1 bit } C_buf_19_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_buf_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 15 \
    name C_buf_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_buf_18 \
    op interface \
    ports { C_buf_18_address0 { O 13 vector } C_buf_18_ce0 { O 1 bit } C_buf_18_we0 { O 1 bit } C_buf_18_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_buf_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16 \
    name C_buf_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_buf_17 \
    op interface \
    ports { C_buf_17_address0 { O 13 vector } C_buf_17_ce0 { O 1 bit } C_buf_17_we0 { O 1 bit } C_buf_17_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_buf_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 17 \
    name C_buf_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_buf_16 \
    op interface \
    ports { C_buf_16_address0 { O 13 vector } C_buf_16_ce0 { O 1 bit } C_buf_16_we0 { O 1 bit } C_buf_16_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_buf_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 18 \
    name C_buf \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_buf \
    op interface \
    ports { C_buf_address0 { O 13 vector } C_buf_ce0 { O 1 bit } C_buf_we0 { O 1 bit } C_buf_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_buf'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1 \
    name merlin_gmem_kernel_gemm_512_C \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_merlin_gmem_kernel_gemm_512_C \
    op interface \
    ports { m_axi_merlin_gmem_kernel_gemm_512_C_AWVALID { O 1 bit } m_axi_merlin_gmem_kernel_gemm_512_C_AWREADY { I 1 bit } m_axi_merlin_gmem_kernel_gemm_512_C_AWADDR { O 64 vector } m_axi_merlin_gmem_kernel_gemm_512_C_AWID { O 1 vector } m_axi_merlin_gmem_kernel_gemm_512_C_AWLEN { O 32 vector } m_axi_merlin_gmem_kernel_gemm_512_C_AWSIZE { O 3 vector } m_axi_merlin_gmem_kernel_gemm_512_C_AWBURST { O 2 vector } m_axi_merlin_gmem_kernel_gemm_512_C_AWLOCK { O 2 vector } m_axi_merlin_gmem_kernel_gemm_512_C_AWCACHE { O 4 vector } m_axi_merlin_gmem_kernel_gemm_512_C_AWPROT { O 3 vector } m_axi_merlin_gmem_kernel_gemm_512_C_AWQOS { O 4 vector } m_axi_merlin_gmem_kernel_gemm_512_C_AWREGION { O 4 vector } m_axi_merlin_gmem_kernel_gemm_512_C_AWUSER { O 1 vector } m_axi_merlin_gmem_kernel_gemm_512_C_WVALID { O 1 bit } m_axi_merlin_gmem_kernel_gemm_512_C_WREADY { I 1 bit } m_axi_merlin_gmem_kernel_gemm_512_C_WDATA { O 512 vector } m_axi_merlin_gmem_kernel_gemm_512_C_WSTRB { O 64 vector } m_axi_merlin_gmem_kernel_gemm_512_C_WLAST { O 1 bit } m_axi_merlin_gmem_kernel_gemm_512_C_WID { O 1 vector } m_axi_merlin_gmem_kernel_gemm_512_C_WUSER { O 1 vector } m_axi_merlin_gmem_kernel_gemm_512_C_ARVALID { O 1 bit } m_axi_merlin_gmem_kernel_gemm_512_C_ARREADY { I 1 bit } m_axi_merlin_gmem_kernel_gemm_512_C_ARADDR { O 64 vector } m_axi_merlin_gmem_kernel_gemm_512_C_ARID { O 1 vector } m_axi_merlin_gmem_kernel_gemm_512_C_ARLEN { O 32 vector } m_axi_merlin_gmem_kernel_gemm_512_C_ARSIZE { O 3 vector } m_axi_merlin_gmem_kernel_gemm_512_C_ARBURST { O 2 vector } m_axi_merlin_gmem_kernel_gemm_512_C_ARLOCK { O 2 vector } m_axi_merlin_gmem_kernel_gemm_512_C_ARCACHE { O 4 vector } m_axi_merlin_gmem_kernel_gemm_512_C_ARPROT { O 3 vector } m_axi_merlin_gmem_kernel_gemm_512_C_ARQOS { O 4 vector } m_axi_merlin_gmem_kernel_gemm_512_C_ARREGION { O 4 vector } m_axi_merlin_gmem_kernel_gemm_512_C_ARUSER { O 1 vector } m_axi_merlin_gmem_kernel_gemm_512_C_RVALID { I 1 bit } m_axi_merlin_gmem_kernel_gemm_512_C_RREADY { O 1 bit } m_axi_merlin_gmem_kernel_gemm_512_C_RDATA { I 512 vector } m_axi_merlin_gmem_kernel_gemm_512_C_RLAST { I 1 bit } m_axi_merlin_gmem_kernel_gemm_512_C_RID { I 1 vector } m_axi_merlin_gmem_kernel_gemm_512_C_RFIFONUM { I 9 vector } m_axi_merlin_gmem_kernel_gemm_512_C_RUSER { I 1 vector } m_axi_merlin_gmem_kernel_gemm_512_C_RRESP { I 2 vector } m_axi_merlin_gmem_kernel_gemm_512_C_BVALID { I 1 bit } m_axi_merlin_gmem_kernel_gemm_512_C_BREADY { O 1 bit } m_axi_merlin_gmem_kernel_gemm_512_C_BRESP { I 2 vector } m_axi_merlin_gmem_kernel_gemm_512_C_BID { I 1 vector } m_axi_merlin_gmem_kernel_gemm_512_C_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name sext_ln1705 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sext_ln1705 \
    op interface \
    ports { sext_ln1705 { I 58 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName kernel_gemm_flow_control_loop_pipe_sequential_init_U
set CompName kernel_gemm_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix kernel_gemm_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


