# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../mmu.srcs/sources_1/new/clockcontroller.vhd" \
"../../../../mmu.ip_user_files/bd/clock_block/ip/clock_block_clockcontroller_0_0/sim/clock_block_clockcontroller_0_0.vhd" \
"../../../../mmu.ip_user_files/bd/clock_block/sim/clock_block.vhd" \
"../../../../mmu.gen/sources_1/bd/clock_block/hdl/clock_block_wrapper.vhd" \
"../../../../mmu.srcs/cc_sim/new/ccSim.vhd" \

# Do not sort compile order
nosort
