// Seed: 2944162041
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_8 = (1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire  id_7;
  wire  id_8;
  uwire id_9;
  always @(1, posedge id_5 & $display(1, 1, id_3 == id_9)) id_6 <= id_2;
  module_0(
      id_5, id_9, id_5, id_9, id_5, id_9, id_7, id_7, id_8
  );
endmodule
