----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 30.08.2015 17:22:57
-- Design Name: 
-- Module Name: cg3207_lab1_addsub_test - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity cg3207_lab1_addsub_test is
--  Port ( );
end cg3207_lab1_addsub_test;

architecture Behavioral of cg3207_lab1_addsub_test is
component cg3207_lab1_addsub is
    Port ( rData : in STD_LOGIC_VECTOR(7 downto 0);
       control : in STD_LOGIC_VECTOR (1 downto 0);
       cData : out STD_LOGIC_VECTOR (7 downto 0));
end component;

signal rData: STD_LOGIC_VECTOR(7 downto 0) := (others => '0');
signal control: STD_LOGIC_VECTOR(1 downto 0) := (others => '1');
signal cData: STD_LOGIC_VECTOR(7 downto 0) := (others => '1');
begin
    dut: cg3207_lab1_addsub port map (rData, control, cData);
    
    process
        begin
            rData <= "01000000";
            control <= "00";
            wait for 10 ns;
            
            rData <= "01000001";
            control <= "01";
            wait for 10 ns;
            
            rData <= "01011011";
            control <= "00";
            wait for 10 ns;
            
            rData <= "01100000";
            control <= "00";
            wait for 10 ns;
            
            rData <= "01100001";
            control <= "10";
            wait for 10 ns;
            
            rData <= "01111010";
            control <= "10";
            wait for 10 ns;
            
            rData <= "01111011";
            control <= "00";                               
            wait;
    end process;
end Behavioral;
