


TIMINGDATA

ARCDATA
pos_KEY[1]__FPGA_CLK1_50__setup:
RISE_CONSTRAINT( scalar ) {
VALUES ("0.340");
}

FALL_CONSTRAINT( scalar ) {
VALUES ("0.340");
}

ENDARCDATA

ARCDATA
pos_din_a__clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i__setup:
RISE_CONSTRAINT( scalar ) {
VALUES ("1.409");
}

FALL_CONSTRAINT( scalar ) {
VALUES ("1.409");
}

ENDARCDATA

ARCDATA
pos_sin_a__clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i__setup:
RISE_CONSTRAINT( scalar ) {
VALUES ("1.287");
}

FALL_CONSTRAINT( scalar ) {
VALUES ("1.287");
}

ENDARCDATA

ARCDATA
pos_din_a__din_a__setup:
RISE_CONSTRAINT( scalar ) {
VALUES ("2.513");
}

FALL_CONSTRAINT( scalar ) {
VALUES ("2.513");
}

ENDARCDATA

ARCDATA
pos_din_a__din_a__setup:
RISE_CONSTRAINT( scalar ) {
VALUES ("2.065");
}

FALL_CONSTRAINT( scalar ) {
VALUES ("2.065");
}

ENDARCDATA

ARCDATA
pos_sin_a__din_a__setup:
RISE_CONSTRAINT( scalar ) {
VALUES ("2.367");
}

FALL_CONSTRAINT( scalar ) {
VALUES ("2.367");
}

ENDARCDATA

ARCDATA
pos_KEY[1]__FPGA_CLK1_50__hold:
RISE_CONSTRAINT( scalar ) {
VALUES ("0.839");
}

FALL_CONSTRAINT( scalar ) {
VALUES ("0.839");
}

ENDARCDATA

ARCDATA
pos_din_a__clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i__hold:
RISE_CONSTRAINT( scalar ) {
VALUES ("-0.793");
}

FALL_CONSTRAINT( scalar ) {
VALUES ("-0.793");
}

ENDARCDATA

ARCDATA
pos_sin_a__clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i__hold:
RISE_CONSTRAINT( scalar ) {
VALUES ("0.184");
}

FALL_CONSTRAINT( scalar ) {
VALUES ("0.184");
}

ENDARCDATA

ARCDATA
pos_din_a__din_a__hold:
RISE_CONSTRAINT( scalar ) {
VALUES ("-1.056");
}

FALL_CONSTRAINT( scalar ) {
VALUES ("-1.056");
}

ENDARCDATA

ARCDATA
pos_din_a__din_a__hold:
RISE_CONSTRAINT( scalar ) {
VALUES ("-1.065");
}

FALL_CONSTRAINT( scalar ) {
VALUES ("-1.065");
}

ENDARCDATA

ARCDATA
pos_sin_a__din_a__hold:
RISE_CONSTRAINT( scalar ) {
VALUES ("-0.921");
}

FALL_CONSTRAINT( scalar ) {
VALUES ("-0.921");
}

ENDARCDATA

ARCDATA
pos_FPGA_CLK1_50__LED[0]__delay:
CELL_RISE( scalar ) {
VALUES ("4.151");
}

CELL_FALL( scalar ) {
VALUES ("4.151");
}

ENDARCDATA

ARCDATA
pos_FPGA_CLK1_50__LED[1]__delay:
CELL_RISE( scalar ) {
VALUES ("4.130");
}

CELL_FALL( scalar ) {
VALUES ("4.130");
}

ENDARCDATA

ARCDATA
pos_FPGA_CLK1_50__LED[2]__delay:
CELL_RISE( scalar ) {
VALUES ("4.107");
}

CELL_FALL( scalar ) {
VALUES ("4.107");
}

ENDARCDATA

ARCDATA
pos_FPGA_CLK1_50__LED[3]__delay:
CELL_RISE( scalar ) {
VALUES ("4.121");
}

CELL_FALL( scalar ) {
VALUES ("4.121");
}

ENDARCDATA

ARCDATA
pos_FPGA_CLK1_50__LED[4]__delay:
CELL_RISE( scalar ) {
VALUES ("4.151");
}

CELL_FALL( scalar ) {
VALUES ("4.151");
}

ENDARCDATA

ARCDATA
pos_FPGA_CLK1_50__LED[5]__delay:
CELL_RISE( scalar ) {
VALUES ("4.849");
}

CELL_FALL( scalar ) {
VALUES ("4.849");
}

ENDARCDATA

ARCDATA
pos_clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_reduced_i__sout_a__delay:
CELL_RISE( scalar ) {
VALUES ("2.815");
}

CELL_FALL( scalar ) {
VALUES ("2.815");
}

ENDARCDATA

ARCDATA
pos_clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_reduced_i__sout_a(n)__delay:
CELL_RISE( scalar ) {
VALUES ("2.979");
}

CELL_FALL( scalar ) {
VALUES ("2.979");
}

ENDARCDATA

ARCDATA
pos_spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_dout_e__dout_a__delay:
CELL_RISE( scalar ) {
VALUES ("2.439");
}

CELL_FALL( scalar ) {
VALUES ("2.439");
}

ENDARCDATA

ARCDATA
pos_spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_dout_e__dout_a__delay:
CELL_RISE( scalar ) {
VALUES ("");
}

CELL_FALL( scalar ) {
VALUES ("");
}

ENDARCDATA

ARCDATA
pos_spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_dout_e__dout_a(n)__delay:
CELL_RISE( scalar ) {
VALUES ("");
}

CELL_FALL( scalar ) {
VALUES ("");
}

ENDARCDATA

ARCDATA
pos_spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_dout_e__dout_a(n)__delay:
CELL_RISE( scalar ) {
VALUES ("2.846");
}

CELL_FALL( scalar ) {
VALUES ("2.846");
}

ENDARCDATA

ENDTIMINGDATA

ENDMODELDATA
