
pwm_complementary.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000033ac  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08003534  08003534  00004534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003564  08003564  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003564  08003564  0000500c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003564  08003564  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003564  08003564  00004564  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003568  08003568  00004568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800356c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  2000000c  08003578  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000078  08003578  00005078  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009064  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000187d  00000000  00000000  0000e0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009a8  00000000  00000000  0000f920  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000767  00000000  00000000  000102c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a886  00000000  00000000  00010a2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c65a  00000000  00000000  0002b2b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009daaf  00000000  00000000  0003790f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d53be  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002730  00000000  00000000  000d5404  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000d7b34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800351c 	.word	0x0800351c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	0800351c 	.word	0x0800351c

080001c8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80001ce:	4b1b      	ldr	r3, [pc, #108]	@ (800023c <MX_GPIO_Init+0x74>)
 80001d0:	695b      	ldr	r3, [r3, #20]
 80001d2:	4a1a      	ldr	r2, [pc, #104]	@ (800023c <MX_GPIO_Init+0x74>)
 80001d4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80001d8:	6153      	str	r3, [r2, #20]
 80001da:	4b18      	ldr	r3, [pc, #96]	@ (800023c <MX_GPIO_Init+0x74>)
 80001dc:	695b      	ldr	r3, [r3, #20]
 80001de:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80001e2:	60fb      	str	r3, [r7, #12]
 80001e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80001e6:	4b15      	ldr	r3, [pc, #84]	@ (800023c <MX_GPIO_Init+0x74>)
 80001e8:	695b      	ldr	r3, [r3, #20]
 80001ea:	4a14      	ldr	r2, [pc, #80]	@ (800023c <MX_GPIO_Init+0x74>)
 80001ec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80001f0:	6153      	str	r3, [r2, #20]
 80001f2:	4b12      	ldr	r3, [pc, #72]	@ (800023c <MX_GPIO_Init+0x74>)
 80001f4:	695b      	ldr	r3, [r3, #20]
 80001f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80001fa:	60bb      	str	r3, [r7, #8]
 80001fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001fe:	4b0f      	ldr	r3, [pc, #60]	@ (800023c <MX_GPIO_Init+0x74>)
 8000200:	695b      	ldr	r3, [r3, #20]
 8000202:	4a0e      	ldr	r2, [pc, #56]	@ (800023c <MX_GPIO_Init+0x74>)
 8000204:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000208:	6153      	str	r3, [r2, #20]
 800020a:	4b0c      	ldr	r3, [pc, #48]	@ (800023c <MX_GPIO_Init+0x74>)
 800020c:	695b      	ldr	r3, [r3, #20]
 800020e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000212:	607b      	str	r3, [r7, #4]
 8000214:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000216:	4b09      	ldr	r3, [pc, #36]	@ (800023c <MX_GPIO_Init+0x74>)
 8000218:	695b      	ldr	r3, [r3, #20]
 800021a:	4a08      	ldr	r2, [pc, #32]	@ (800023c <MX_GPIO_Init+0x74>)
 800021c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000220:	6153      	str	r3, [r2, #20]
 8000222:	4b06      	ldr	r3, [pc, #24]	@ (800023c <MX_GPIO_Init+0x74>)
 8000224:	695b      	ldr	r3, [r3, #20]
 8000226:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800022a:	603b      	str	r3, [r7, #0]
 800022c:	683b      	ldr	r3, [r7, #0]

}
 800022e:	bf00      	nop
 8000230:	3714      	adds	r7, #20
 8000232:	46bd      	mov	sp, r7
 8000234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000238:	4770      	bx	lr
 800023a:	bf00      	nop
 800023c:	40021000 	.word	0x40021000

08000240 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000244:	f000 fa22 	bl	800068c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000248:	f000 f810 	bl	800026c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800024c:	f7ff ffbc 	bl	80001c8 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000250:	f000 f8ce 	bl	80003f0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000254:	2104      	movs	r1, #4
 8000256:	4804      	ldr	r0, [pc, #16]	@ (8000268 <main+0x28>)
 8000258:	f002 f8ee 	bl	8002438 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 800025c:	2104      	movs	r1, #4
 800025e:	4802      	ldr	r0, [pc, #8]	@ (8000268 <main+0x28>)
 8000260:	f002 ff8e 	bl	8003180 <HAL_TIMEx_PWMN_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000264:	bf00      	nop
 8000266:	e7fd      	b.n	8000264 <main+0x24>
 8000268:	20000028 	.word	0x20000028

0800026c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b09c      	sub	sp, #112	@ 0x70
 8000270:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000272:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000276:	2228      	movs	r2, #40	@ 0x28
 8000278:	2100      	movs	r1, #0
 800027a:	4618      	mov	r0, r3
 800027c:	f003 f921 	bl	80034c2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000280:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000284:	2200      	movs	r2, #0
 8000286:	601a      	str	r2, [r3, #0]
 8000288:	605a      	str	r2, [r3, #4]
 800028a:	609a      	str	r2, [r3, #8]
 800028c:	60da      	str	r2, [r3, #12]
 800028e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000290:	463b      	mov	r3, r7
 8000292:	2234      	movs	r2, #52	@ 0x34
 8000294:	2100      	movs	r1, #0
 8000296:	4618      	mov	r0, r3
 8000298:	f003 f913 	bl	80034c2 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800029c:	2302      	movs	r3, #2
 800029e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002a0:	2301      	movs	r3, #1
 80002a2:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002a4:	2310      	movs	r3, #16
 80002a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002a8:	2302      	movs	r3, #2
 80002aa:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002ac:	2300      	movs	r3, #0
 80002ae:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002b0:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80002b4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002b6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80002ba:	4618      	mov	r0, r3
 80002bc:	f000 fca4 	bl	8000c08 <HAL_RCC_OscConfig>
 80002c0:	4603      	mov	r3, r0
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d001      	beq.n	80002ca <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80002c6:	f000 f827 	bl	8000318 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ca:	230f      	movs	r3, #15
 80002cc:	637b      	str	r3, [r7, #52]	@ 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002ce:	2302      	movs	r3, #2
 80002d0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002d2:	2300      	movs	r3, #0
 80002d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002d6:	2300      	movs	r3, #0
 80002d8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002da:	2300      	movs	r3, #0
 80002dc:	647b      	str	r3, [r7, #68]	@ 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002de:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80002e2:	2101      	movs	r1, #1
 80002e4:	4618      	mov	r0, r3
 80002e6:	f001 fc9d 	bl	8001c24 <HAL_RCC_ClockConfig>
 80002ea:	4603      	mov	r3, r0
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d001      	beq.n	80002f4 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80002f0:	f000 f812 	bl	8000318 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 80002f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80002f8:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80002fa:	2300      	movs	r3, #0
 80002fc:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002fe:	463b      	mov	r3, r7
 8000300:	4618      	mov	r0, r3
 8000302:	f001 fe51 	bl	8001fa8 <HAL_RCCEx_PeriphCLKConfig>
 8000306:	4603      	mov	r3, r0
 8000308:	2b00      	cmp	r3, #0
 800030a:	d001      	beq.n	8000310 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 800030c:	f000 f804 	bl	8000318 <Error_Handler>
  }
}
 8000310:	bf00      	nop
 8000312:	3770      	adds	r7, #112	@ 0x70
 8000314:	46bd      	mov	sp, r7
 8000316:	bd80      	pop	{r7, pc}

08000318 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000318:	b480      	push	{r7}
 800031a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800031c:	b672      	cpsid	i
}
 800031e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000320:	bf00      	nop
 8000322:	e7fd      	b.n	8000320 <Error_Handler+0x8>

08000324 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	b082      	sub	sp, #8
 8000328:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800032a:	4b0f      	ldr	r3, [pc, #60]	@ (8000368 <HAL_MspInit+0x44>)
 800032c:	699b      	ldr	r3, [r3, #24]
 800032e:	4a0e      	ldr	r2, [pc, #56]	@ (8000368 <HAL_MspInit+0x44>)
 8000330:	f043 0301 	orr.w	r3, r3, #1
 8000334:	6193      	str	r3, [r2, #24]
 8000336:	4b0c      	ldr	r3, [pc, #48]	@ (8000368 <HAL_MspInit+0x44>)
 8000338:	699b      	ldr	r3, [r3, #24]
 800033a:	f003 0301 	and.w	r3, r3, #1
 800033e:	607b      	str	r3, [r7, #4]
 8000340:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000342:	4b09      	ldr	r3, [pc, #36]	@ (8000368 <HAL_MspInit+0x44>)
 8000344:	69db      	ldr	r3, [r3, #28]
 8000346:	4a08      	ldr	r2, [pc, #32]	@ (8000368 <HAL_MspInit+0x44>)
 8000348:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800034c:	61d3      	str	r3, [r2, #28]
 800034e:	4b06      	ldr	r3, [pc, #24]	@ (8000368 <HAL_MspInit+0x44>)
 8000350:	69db      	ldr	r3, [r3, #28]
 8000352:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000356:	603b      	str	r3, [r7, #0]
 8000358:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800035a:	2007      	movs	r0, #7
 800035c:	f000 faae 	bl	80008bc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000360:	bf00      	nop
 8000362:	3708      	adds	r7, #8
 8000364:	46bd      	mov	sp, r7
 8000366:	bd80      	pop	{r7, pc}
 8000368:	40021000 	.word	0x40021000

0800036c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000370:	bf00      	nop
 8000372:	e7fd      	b.n	8000370 <NMI_Handler+0x4>

08000374 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000374:	b480      	push	{r7}
 8000376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000378:	bf00      	nop
 800037a:	e7fd      	b.n	8000378 <HardFault_Handler+0x4>

0800037c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800037c:	b480      	push	{r7}
 800037e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000380:	bf00      	nop
 8000382:	e7fd      	b.n	8000380 <MemManage_Handler+0x4>

08000384 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000384:	b480      	push	{r7}
 8000386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000388:	bf00      	nop
 800038a:	e7fd      	b.n	8000388 <BusFault_Handler+0x4>

0800038c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800038c:	b480      	push	{r7}
 800038e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000390:	bf00      	nop
 8000392:	e7fd      	b.n	8000390 <UsageFault_Handler+0x4>

08000394 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000394:	b480      	push	{r7}
 8000396:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000398:	bf00      	nop
 800039a:	46bd      	mov	sp, r7
 800039c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a0:	4770      	bx	lr

080003a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003a2:	b480      	push	{r7}
 80003a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003a6:	bf00      	nop
 80003a8:	46bd      	mov	sp, r7
 80003aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ae:	4770      	bx	lr

080003b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003b0:	b480      	push	{r7}
 80003b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003b4:	bf00      	nop
 80003b6:	46bd      	mov	sp, r7
 80003b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003bc:	4770      	bx	lr

080003be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003be:	b580      	push	{r7, lr}
 80003c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003c2:	f000 f9a9 	bl	8000718 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003c6:	bf00      	nop
 80003c8:	bd80      	pop	{r7, pc}
	...

080003cc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003cc:	b480      	push	{r7}
 80003ce:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80003d0:	4b06      	ldr	r3, [pc, #24]	@ (80003ec <SystemInit+0x20>)
 80003d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80003d6:	4a05      	ldr	r2, [pc, #20]	@ (80003ec <SystemInit+0x20>)
 80003d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80003dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80003e0:	bf00      	nop
 80003e2:	46bd      	mov	sp, r7
 80003e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e8:	4770      	bx	lr
 80003ea:	bf00      	nop
 80003ec:	e000ed00 	.word	0xe000ed00

080003f0 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b09a      	sub	sp, #104	@ 0x68
 80003f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80003f6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80003fa:	2200      	movs	r2, #0
 80003fc:	601a      	str	r2, [r3, #0]
 80003fe:	605a      	str	r2, [r3, #4]
 8000400:	609a      	str	r2, [r3, #8]
 8000402:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000404:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000408:	2200      	movs	r2, #0
 800040a:	601a      	str	r2, [r3, #0]
 800040c:	605a      	str	r2, [r3, #4]
 800040e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000410:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000414:	2200      	movs	r2, #0
 8000416:	601a      	str	r2, [r3, #0]
 8000418:	605a      	str	r2, [r3, #4]
 800041a:	609a      	str	r2, [r3, #8]
 800041c:	60da      	str	r2, [r3, #12]
 800041e:	611a      	str	r2, [r3, #16]
 8000420:	615a      	str	r2, [r3, #20]
 8000422:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000424:	1d3b      	adds	r3, r7, #4
 8000426:	222c      	movs	r2, #44	@ 0x2c
 8000428:	2100      	movs	r1, #0
 800042a:	4618      	mov	r0, r3
 800042c:	f003 f849 	bl	80034c2 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000430:	4b44      	ldr	r3, [pc, #272]	@ (8000544 <MX_TIM1_Init+0x154>)
 8000432:	4a45      	ldr	r2, [pc, #276]	@ (8000548 <MX_TIM1_Init+0x158>)
 8000434:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8000436:	4b43      	ldr	r3, [pc, #268]	@ (8000544 <MX_TIM1_Init+0x154>)
 8000438:	2247      	movs	r2, #71	@ 0x47
 800043a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800043c:	4b41      	ldr	r3, [pc, #260]	@ (8000544 <MX_TIM1_Init+0x154>)
 800043e:	2200      	movs	r2, #0
 8000440:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 499;
 8000442:	4b40      	ldr	r3, [pc, #256]	@ (8000544 <MX_TIM1_Init+0x154>)
 8000444:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000448:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800044a:	4b3e      	ldr	r3, [pc, #248]	@ (8000544 <MX_TIM1_Init+0x154>)
 800044c:	2200      	movs	r2, #0
 800044e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000450:	4b3c      	ldr	r3, [pc, #240]	@ (8000544 <MX_TIM1_Init+0x154>)
 8000452:	2200      	movs	r2, #0
 8000454:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000456:	4b3b      	ldr	r3, [pc, #236]	@ (8000544 <MX_TIM1_Init+0x154>)
 8000458:	2280      	movs	r2, #128	@ 0x80
 800045a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800045c:	4839      	ldr	r0, [pc, #228]	@ (8000544 <MX_TIM1_Init+0x154>)
 800045e:	f001 ff33 	bl	80022c8 <HAL_TIM_Base_Init>
 8000462:	4603      	mov	r3, r0
 8000464:	2b00      	cmp	r3, #0
 8000466:	d001      	beq.n	800046c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000468:	f7ff ff56 	bl	8000318 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800046c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000470:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000472:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000476:	4619      	mov	r1, r3
 8000478:	4832      	ldr	r0, [pc, #200]	@ (8000544 <MX_TIM1_Init+0x154>)
 800047a:	f002 f9d7 	bl	800282c <HAL_TIM_ConfigClockSource>
 800047e:	4603      	mov	r3, r0
 8000480:	2b00      	cmp	r3, #0
 8000482:	d001      	beq.n	8000488 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000484:	f7ff ff48 	bl	8000318 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000488:	482e      	ldr	r0, [pc, #184]	@ (8000544 <MX_TIM1_Init+0x154>)
 800048a:	f001 ff74 	bl	8002376 <HAL_TIM_PWM_Init>
 800048e:	4603      	mov	r3, r0
 8000490:	2b00      	cmp	r3, #0
 8000492:	d001      	beq.n	8000498 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000494:	f7ff ff40 	bl	8000318 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000498:	2300      	movs	r3, #0
 800049a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800049c:	2300      	movs	r3, #0
 800049e:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004a0:	2300      	movs	r3, #0
 80004a2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80004a4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80004a8:	4619      	mov	r1, r3
 80004aa:	4826      	ldr	r0, [pc, #152]	@ (8000544 <MX_TIM1_Init+0x154>)
 80004ac:	f002 ff06 	bl	80032bc <HAL_TIMEx_MasterConfigSynchronization>
 80004b0:	4603      	mov	r3, r0
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d001      	beq.n	80004ba <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80004b6:	f7ff ff2f 	bl	8000318 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80004ba:	2360      	movs	r3, #96	@ 0x60
 80004bc:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 400;
 80004be:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80004c2:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80004c4:	2300      	movs	r3, #0
 80004c6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80004c8:	2300      	movs	r3, #0
 80004ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80004cc:	2300      	movs	r3, #0
 80004ce:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80004d0:	2300      	movs	r3, #0
 80004d2:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80004d4:	2300      	movs	r3, #0
 80004d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80004d8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80004dc:	2204      	movs	r2, #4
 80004de:	4619      	mov	r1, r3
 80004e0:	4818      	ldr	r0, [pc, #96]	@ (8000544 <MX_TIM1_Init+0x154>)
 80004e2:	f002 f88f 	bl	8002604 <HAL_TIM_PWM_ConfigChannel>
 80004e6:	4603      	mov	r3, r0
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d001      	beq.n	80004f0 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 80004ec:	f7ff ff14 	bl	8000318 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80004f0:	2300      	movs	r3, #0
 80004f2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80004f4:	2300      	movs	r3, #0
 80004f6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80004f8:	2300      	movs	r3, #0
 80004fa:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 36;
 80004fc:	2324      	movs	r3, #36	@ 0x24
 80004fe:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000500:	2300      	movs	r3, #0
 8000502:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000504:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000508:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800050a:	2300      	movs	r3, #0
 800050c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800050e:	2300      	movs	r3, #0
 8000510:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000512:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000516:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000518:	2300      	movs	r3, #0
 800051a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800051c:	2300      	movs	r3, #0
 800051e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000520:	1d3b      	adds	r3, r7, #4
 8000522:	4619      	mov	r1, r3
 8000524:	4807      	ldr	r0, [pc, #28]	@ (8000544 <MX_TIM1_Init+0x154>)
 8000526:	f002 ff2f 	bl	8003388 <HAL_TIMEx_ConfigBreakDeadTime>
 800052a:	4603      	mov	r3, r0
 800052c:	2b00      	cmp	r3, #0
 800052e:	d001      	beq.n	8000534 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 8000530:	f7ff fef2 	bl	8000318 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000534:	4803      	ldr	r0, [pc, #12]	@ (8000544 <MX_TIM1_Init+0x154>)
 8000536:	f000 f829 	bl	800058c <HAL_TIM_MspPostInit>

}
 800053a:	bf00      	nop
 800053c:	3768      	adds	r7, #104	@ 0x68
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}
 8000542:	bf00      	nop
 8000544:	20000028 	.word	0x20000028
 8000548:	40012c00 	.word	0x40012c00

0800054c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800054c:	b480      	push	{r7}
 800054e:	b085      	sub	sp, #20
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	4a0a      	ldr	r2, [pc, #40]	@ (8000584 <HAL_TIM_Base_MspInit+0x38>)
 800055a:	4293      	cmp	r3, r2
 800055c:	d10b      	bne.n	8000576 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800055e:	4b0a      	ldr	r3, [pc, #40]	@ (8000588 <HAL_TIM_Base_MspInit+0x3c>)
 8000560:	699b      	ldr	r3, [r3, #24]
 8000562:	4a09      	ldr	r2, [pc, #36]	@ (8000588 <HAL_TIM_Base_MspInit+0x3c>)
 8000564:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000568:	6193      	str	r3, [r2, #24]
 800056a:	4b07      	ldr	r3, [pc, #28]	@ (8000588 <HAL_TIM_Base_MspInit+0x3c>)
 800056c:	699b      	ldr	r3, [r3, #24]
 800056e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000572:	60fb      	str	r3, [r7, #12]
 8000574:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000576:	bf00      	nop
 8000578:	3714      	adds	r7, #20
 800057a:	46bd      	mov	sp, r7
 800057c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop
 8000584:	40012c00 	.word	0x40012c00
 8000588:	40021000 	.word	0x40021000

0800058c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b08a      	sub	sp, #40	@ 0x28
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000594:	f107 0314 	add.w	r3, r7, #20
 8000598:	2200      	movs	r2, #0
 800059a:	601a      	str	r2, [r3, #0]
 800059c:	605a      	str	r2, [r3, #4]
 800059e:	609a      	str	r2, [r3, #8]
 80005a0:	60da      	str	r2, [r3, #12]
 80005a2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	4a1f      	ldr	r2, [pc, #124]	@ (8000628 <HAL_TIM_MspPostInit+0x9c>)
 80005aa:	4293      	cmp	r3, r2
 80005ac:	d137      	bne.n	800061e <HAL_TIM_MspPostInit+0x92>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80005ae:	4b1f      	ldr	r3, [pc, #124]	@ (800062c <HAL_TIM_MspPostInit+0xa0>)
 80005b0:	695b      	ldr	r3, [r3, #20]
 80005b2:	4a1e      	ldr	r2, [pc, #120]	@ (800062c <HAL_TIM_MspPostInit+0xa0>)
 80005b4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80005b8:	6153      	str	r3, [r2, #20]
 80005ba:	4b1c      	ldr	r3, [pc, #112]	@ (800062c <HAL_TIM_MspPostInit+0xa0>)
 80005bc:	695b      	ldr	r3, [r3, #20]
 80005be:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80005c2:	613b      	str	r3, [r7, #16]
 80005c4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005c6:	4b19      	ldr	r3, [pc, #100]	@ (800062c <HAL_TIM_MspPostInit+0xa0>)
 80005c8:	695b      	ldr	r3, [r3, #20]
 80005ca:	4a18      	ldr	r2, [pc, #96]	@ (800062c <HAL_TIM_MspPostInit+0xa0>)
 80005cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80005d0:	6153      	str	r3, [r2, #20]
 80005d2:	4b16      	ldr	r3, [pc, #88]	@ (800062c <HAL_TIM_MspPostInit+0xa0>)
 80005d4:	695b      	ldr	r3, [r3, #20]
 80005d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80005da:	60fb      	str	r3, [r7, #12]
 80005dc:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PC1     ------> TIM1_CH2
    PB0     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80005de:	2302      	movs	r3, #2
 80005e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005e2:	2302      	movs	r3, #2
 80005e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e6:	2300      	movs	r3, #0
 80005e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ea:	2300      	movs	r3, #0
 80005ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80005ee:	2302      	movs	r3, #2
 80005f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005f2:	f107 0314 	add.w	r3, r7, #20
 80005f6:	4619      	mov	r1, r3
 80005f8:	480d      	ldr	r0, [pc, #52]	@ (8000630 <HAL_TIM_MspPostInit+0xa4>)
 80005fa:	f000 f993 	bl	8000924 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80005fe:	2301      	movs	r3, #1
 8000600:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000602:	2302      	movs	r3, #2
 8000604:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000606:	2300      	movs	r3, #0
 8000608:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800060a:	2300      	movs	r3, #0
 800060c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800060e:	2306      	movs	r3, #6
 8000610:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000612:	f107 0314 	add.w	r3, r7, #20
 8000616:	4619      	mov	r1, r3
 8000618:	4806      	ldr	r0, [pc, #24]	@ (8000634 <HAL_TIM_MspPostInit+0xa8>)
 800061a:	f000 f983 	bl	8000924 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800061e:	bf00      	nop
 8000620:	3728      	adds	r7, #40	@ 0x28
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	40012c00 	.word	0x40012c00
 800062c:	40021000 	.word	0x40021000
 8000630:	48000800 	.word	0x48000800
 8000634:	48000400 	.word	0x48000400

08000638 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000638:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000670 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800063c:	f7ff fec6 	bl	80003cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000640:	480c      	ldr	r0, [pc, #48]	@ (8000674 <LoopForever+0x6>)
  ldr r1, =_edata
 8000642:	490d      	ldr	r1, [pc, #52]	@ (8000678 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000644:	4a0d      	ldr	r2, [pc, #52]	@ (800067c <LoopForever+0xe>)
  movs r3, #0
 8000646:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000648:	e002      	b.n	8000650 <LoopCopyDataInit>

0800064a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800064a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800064c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800064e:	3304      	adds	r3, #4

08000650 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000650:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000652:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000654:	d3f9      	bcc.n	800064a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000656:	4a0a      	ldr	r2, [pc, #40]	@ (8000680 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000658:	4c0a      	ldr	r4, [pc, #40]	@ (8000684 <LoopForever+0x16>)
  movs r3, #0
 800065a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800065c:	e001      	b.n	8000662 <LoopFillZerobss>

0800065e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800065e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000660:	3204      	adds	r2, #4

08000662 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000662:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000664:	d3fb      	bcc.n	800065e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000666:	f002 ff35 	bl	80034d4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800066a:	f7ff fde9 	bl	8000240 <main>

0800066e <LoopForever>:

LoopForever:
    b LoopForever
 800066e:	e7fe      	b.n	800066e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000670:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000674:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000678:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800067c:	0800356c 	.word	0x0800356c
  ldr r2, =_sbss
 8000680:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000684:	20000078 	.word	0x20000078

08000688 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000688:	e7fe      	b.n	8000688 <ADC1_IRQHandler>
	...

0800068c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000690:	4b08      	ldr	r3, [pc, #32]	@ (80006b4 <HAL_Init+0x28>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	4a07      	ldr	r2, [pc, #28]	@ (80006b4 <HAL_Init+0x28>)
 8000696:	f043 0310 	orr.w	r3, r3, #16
 800069a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800069c:	2003      	movs	r0, #3
 800069e:	f000 f90d 	bl	80008bc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006a2:	2000      	movs	r0, #0
 80006a4:	f000 f808 	bl	80006b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006a8:	f7ff fe3c 	bl	8000324 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006ac:	2300      	movs	r3, #0
}
 80006ae:	4618      	mov	r0, r3
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop
 80006b4:	40022000 	.word	0x40022000

080006b8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006c0:	4b12      	ldr	r3, [pc, #72]	@ (800070c <HAL_InitTick+0x54>)
 80006c2:	681a      	ldr	r2, [r3, #0]
 80006c4:	4b12      	ldr	r3, [pc, #72]	@ (8000710 <HAL_InitTick+0x58>)
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	4619      	mov	r1, r3
 80006ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80006ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80006d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80006d6:	4618      	mov	r0, r3
 80006d8:	f000 f917 	bl	800090a <HAL_SYSTICK_Config>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006e2:	2301      	movs	r3, #1
 80006e4:	e00e      	b.n	8000704 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	2b0f      	cmp	r3, #15
 80006ea:	d80a      	bhi.n	8000702 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006ec:	2200      	movs	r2, #0
 80006ee:	6879      	ldr	r1, [r7, #4]
 80006f0:	f04f 30ff 	mov.w	r0, #4294967295
 80006f4:	f000 f8ed 	bl	80008d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006f8:	4a06      	ldr	r2, [pc, #24]	@ (8000714 <HAL_InitTick+0x5c>)
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80006fe:	2300      	movs	r3, #0
 8000700:	e000      	b.n	8000704 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000702:	2301      	movs	r3, #1
}
 8000704:	4618      	mov	r0, r3
 8000706:	3708      	adds	r7, #8
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}
 800070c:	20000000 	.word	0x20000000
 8000710:	20000008 	.word	0x20000008
 8000714:	20000004 	.word	0x20000004

08000718 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000718:	b480      	push	{r7}
 800071a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800071c:	4b06      	ldr	r3, [pc, #24]	@ (8000738 <HAL_IncTick+0x20>)
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	461a      	mov	r2, r3
 8000722:	4b06      	ldr	r3, [pc, #24]	@ (800073c <HAL_IncTick+0x24>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	4413      	add	r3, r2
 8000728:	4a04      	ldr	r2, [pc, #16]	@ (800073c <HAL_IncTick+0x24>)
 800072a:	6013      	str	r3, [r2, #0]
}
 800072c:	bf00      	nop
 800072e:	46bd      	mov	sp, r7
 8000730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000734:	4770      	bx	lr
 8000736:	bf00      	nop
 8000738:	20000008 	.word	0x20000008
 800073c:	20000074 	.word	0x20000074

08000740 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
  return uwTick;  
 8000744:	4b03      	ldr	r3, [pc, #12]	@ (8000754 <HAL_GetTick+0x14>)
 8000746:	681b      	ldr	r3, [r3, #0]
}
 8000748:	4618      	mov	r0, r3
 800074a:	46bd      	mov	sp, r7
 800074c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000750:	4770      	bx	lr
 8000752:	bf00      	nop
 8000754:	20000074 	.word	0x20000074

08000758 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000758:	b480      	push	{r7}
 800075a:	b085      	sub	sp, #20
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	f003 0307 	and.w	r3, r3, #7
 8000766:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000768:	4b0c      	ldr	r3, [pc, #48]	@ (800079c <__NVIC_SetPriorityGrouping+0x44>)
 800076a:	68db      	ldr	r3, [r3, #12]
 800076c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800076e:	68ba      	ldr	r2, [r7, #8]
 8000770:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000774:	4013      	ands	r3, r2
 8000776:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000778:	68fb      	ldr	r3, [r7, #12]
 800077a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800077c:	68bb      	ldr	r3, [r7, #8]
 800077e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000780:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000784:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000788:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800078a:	4a04      	ldr	r2, [pc, #16]	@ (800079c <__NVIC_SetPriorityGrouping+0x44>)
 800078c:	68bb      	ldr	r3, [r7, #8]
 800078e:	60d3      	str	r3, [r2, #12]
}
 8000790:	bf00      	nop
 8000792:	3714      	adds	r7, #20
 8000794:	46bd      	mov	sp, r7
 8000796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079a:	4770      	bx	lr
 800079c:	e000ed00 	.word	0xe000ed00

080007a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007a4:	4b04      	ldr	r3, [pc, #16]	@ (80007b8 <__NVIC_GetPriorityGrouping+0x18>)
 80007a6:	68db      	ldr	r3, [r3, #12]
 80007a8:	0a1b      	lsrs	r3, r3, #8
 80007aa:	f003 0307 	and.w	r3, r3, #7
}
 80007ae:	4618      	mov	r0, r3
 80007b0:	46bd      	mov	sp, r7
 80007b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b6:	4770      	bx	lr
 80007b8:	e000ed00 	.word	0xe000ed00

080007bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007bc:	b480      	push	{r7}
 80007be:	b083      	sub	sp, #12
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	4603      	mov	r3, r0
 80007c4:	6039      	str	r1, [r7, #0]
 80007c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	db0a      	blt.n	80007e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	b2da      	uxtb	r2, r3
 80007d4:	490c      	ldr	r1, [pc, #48]	@ (8000808 <__NVIC_SetPriority+0x4c>)
 80007d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007da:	0112      	lsls	r2, r2, #4
 80007dc:	b2d2      	uxtb	r2, r2
 80007de:	440b      	add	r3, r1
 80007e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007e4:	e00a      	b.n	80007fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007e6:	683b      	ldr	r3, [r7, #0]
 80007e8:	b2da      	uxtb	r2, r3
 80007ea:	4908      	ldr	r1, [pc, #32]	@ (800080c <__NVIC_SetPriority+0x50>)
 80007ec:	79fb      	ldrb	r3, [r7, #7]
 80007ee:	f003 030f 	and.w	r3, r3, #15
 80007f2:	3b04      	subs	r3, #4
 80007f4:	0112      	lsls	r2, r2, #4
 80007f6:	b2d2      	uxtb	r2, r2
 80007f8:	440b      	add	r3, r1
 80007fa:	761a      	strb	r2, [r3, #24]
}
 80007fc:	bf00      	nop
 80007fe:	370c      	adds	r7, #12
 8000800:	46bd      	mov	sp, r7
 8000802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000806:	4770      	bx	lr
 8000808:	e000e100 	.word	0xe000e100
 800080c:	e000ed00 	.word	0xe000ed00

08000810 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000810:	b480      	push	{r7}
 8000812:	b089      	sub	sp, #36	@ 0x24
 8000814:	af00      	add	r7, sp, #0
 8000816:	60f8      	str	r0, [r7, #12]
 8000818:	60b9      	str	r1, [r7, #8]
 800081a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	f003 0307 	and.w	r3, r3, #7
 8000822:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000824:	69fb      	ldr	r3, [r7, #28]
 8000826:	f1c3 0307 	rsb	r3, r3, #7
 800082a:	2b04      	cmp	r3, #4
 800082c:	bf28      	it	cs
 800082e:	2304      	movcs	r3, #4
 8000830:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000832:	69fb      	ldr	r3, [r7, #28]
 8000834:	3304      	adds	r3, #4
 8000836:	2b06      	cmp	r3, #6
 8000838:	d902      	bls.n	8000840 <NVIC_EncodePriority+0x30>
 800083a:	69fb      	ldr	r3, [r7, #28]
 800083c:	3b03      	subs	r3, #3
 800083e:	e000      	b.n	8000842 <NVIC_EncodePriority+0x32>
 8000840:	2300      	movs	r3, #0
 8000842:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000844:	f04f 32ff 	mov.w	r2, #4294967295
 8000848:	69bb      	ldr	r3, [r7, #24]
 800084a:	fa02 f303 	lsl.w	r3, r2, r3
 800084e:	43da      	mvns	r2, r3
 8000850:	68bb      	ldr	r3, [r7, #8]
 8000852:	401a      	ands	r2, r3
 8000854:	697b      	ldr	r3, [r7, #20]
 8000856:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000858:	f04f 31ff 	mov.w	r1, #4294967295
 800085c:	697b      	ldr	r3, [r7, #20]
 800085e:	fa01 f303 	lsl.w	r3, r1, r3
 8000862:	43d9      	mvns	r1, r3
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000868:	4313      	orrs	r3, r2
         );
}
 800086a:	4618      	mov	r0, r3
 800086c:	3724      	adds	r7, #36	@ 0x24
 800086e:	46bd      	mov	sp, r7
 8000870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000874:	4770      	bx	lr
	...

08000878 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	3b01      	subs	r3, #1
 8000884:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000888:	d301      	bcc.n	800088e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800088a:	2301      	movs	r3, #1
 800088c:	e00f      	b.n	80008ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800088e:	4a0a      	ldr	r2, [pc, #40]	@ (80008b8 <SysTick_Config+0x40>)
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	3b01      	subs	r3, #1
 8000894:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000896:	210f      	movs	r1, #15
 8000898:	f04f 30ff 	mov.w	r0, #4294967295
 800089c:	f7ff ff8e 	bl	80007bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008a0:	4b05      	ldr	r3, [pc, #20]	@ (80008b8 <SysTick_Config+0x40>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008a6:	4b04      	ldr	r3, [pc, #16]	@ (80008b8 <SysTick_Config+0x40>)
 80008a8:	2207      	movs	r2, #7
 80008aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008ac:	2300      	movs	r3, #0
}
 80008ae:	4618      	mov	r0, r3
 80008b0:	3708      	adds	r7, #8
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	e000e010 	.word	0xe000e010

080008bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008c4:	6878      	ldr	r0, [r7, #4]
 80008c6:	f7ff ff47 	bl	8000758 <__NVIC_SetPriorityGrouping>
}
 80008ca:	bf00      	nop
 80008cc:	3708      	adds	r7, #8
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}

080008d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008d2:	b580      	push	{r7, lr}
 80008d4:	b086      	sub	sp, #24
 80008d6:	af00      	add	r7, sp, #0
 80008d8:	4603      	mov	r3, r0
 80008da:	60b9      	str	r1, [r7, #8]
 80008dc:	607a      	str	r2, [r7, #4]
 80008de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008e0:	2300      	movs	r3, #0
 80008e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008e4:	f7ff ff5c 	bl	80007a0 <__NVIC_GetPriorityGrouping>
 80008e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008ea:	687a      	ldr	r2, [r7, #4]
 80008ec:	68b9      	ldr	r1, [r7, #8]
 80008ee:	6978      	ldr	r0, [r7, #20]
 80008f0:	f7ff ff8e 	bl	8000810 <NVIC_EncodePriority>
 80008f4:	4602      	mov	r2, r0
 80008f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008fa:	4611      	mov	r1, r2
 80008fc:	4618      	mov	r0, r3
 80008fe:	f7ff ff5d 	bl	80007bc <__NVIC_SetPriority>
}
 8000902:	bf00      	nop
 8000904:	3718      	adds	r7, #24
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}

0800090a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800090a:	b580      	push	{r7, lr}
 800090c:	b082      	sub	sp, #8
 800090e:	af00      	add	r7, sp, #0
 8000910:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000912:	6878      	ldr	r0, [r7, #4]
 8000914:	f7ff ffb0 	bl	8000878 <SysTick_Config>
 8000918:	4603      	mov	r3, r0
}
 800091a:	4618      	mov	r0, r3
 800091c:	3708      	adds	r7, #8
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
	...

08000924 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000924:	b480      	push	{r7}
 8000926:	b087      	sub	sp, #28
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
 800092c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800092e:	2300      	movs	r3, #0
 8000930:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000932:	e14e      	b.n	8000bd2 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	681a      	ldr	r2, [r3, #0]
 8000938:	2101      	movs	r1, #1
 800093a:	697b      	ldr	r3, [r7, #20]
 800093c:	fa01 f303 	lsl.w	r3, r1, r3
 8000940:	4013      	ands	r3, r2
 8000942:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	2b00      	cmp	r3, #0
 8000948:	f000 8140 	beq.w	8000bcc <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	685b      	ldr	r3, [r3, #4]
 8000950:	f003 0303 	and.w	r3, r3, #3
 8000954:	2b01      	cmp	r3, #1
 8000956:	d005      	beq.n	8000964 <HAL_GPIO_Init+0x40>
 8000958:	683b      	ldr	r3, [r7, #0]
 800095a:	685b      	ldr	r3, [r3, #4]
 800095c:	f003 0303 	and.w	r3, r3, #3
 8000960:	2b02      	cmp	r3, #2
 8000962:	d130      	bne.n	80009c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	689b      	ldr	r3, [r3, #8]
 8000968:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800096a:	697b      	ldr	r3, [r7, #20]
 800096c:	005b      	lsls	r3, r3, #1
 800096e:	2203      	movs	r2, #3
 8000970:	fa02 f303 	lsl.w	r3, r2, r3
 8000974:	43db      	mvns	r3, r3
 8000976:	693a      	ldr	r2, [r7, #16]
 8000978:	4013      	ands	r3, r2
 800097a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800097c:	683b      	ldr	r3, [r7, #0]
 800097e:	68da      	ldr	r2, [r3, #12]
 8000980:	697b      	ldr	r3, [r7, #20]
 8000982:	005b      	lsls	r3, r3, #1
 8000984:	fa02 f303 	lsl.w	r3, r2, r3
 8000988:	693a      	ldr	r2, [r7, #16]
 800098a:	4313      	orrs	r3, r2
 800098c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	693a      	ldr	r2, [r7, #16]
 8000992:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	685b      	ldr	r3, [r3, #4]
 8000998:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800099a:	2201      	movs	r2, #1
 800099c:	697b      	ldr	r3, [r7, #20]
 800099e:	fa02 f303 	lsl.w	r3, r2, r3
 80009a2:	43db      	mvns	r3, r3
 80009a4:	693a      	ldr	r2, [r7, #16]
 80009a6:	4013      	ands	r3, r2
 80009a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80009aa:	683b      	ldr	r3, [r7, #0]
 80009ac:	685b      	ldr	r3, [r3, #4]
 80009ae:	091b      	lsrs	r3, r3, #4
 80009b0:	f003 0201 	and.w	r2, r3, #1
 80009b4:	697b      	ldr	r3, [r7, #20]
 80009b6:	fa02 f303 	lsl.w	r3, r2, r3
 80009ba:	693a      	ldr	r2, [r7, #16]
 80009bc:	4313      	orrs	r3, r2
 80009be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	693a      	ldr	r2, [r7, #16]
 80009c4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80009c6:	683b      	ldr	r3, [r7, #0]
 80009c8:	685b      	ldr	r3, [r3, #4]
 80009ca:	f003 0303 	and.w	r3, r3, #3
 80009ce:	2b03      	cmp	r3, #3
 80009d0:	d017      	beq.n	8000a02 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	68db      	ldr	r3, [r3, #12]
 80009d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80009d8:	697b      	ldr	r3, [r7, #20]
 80009da:	005b      	lsls	r3, r3, #1
 80009dc:	2203      	movs	r2, #3
 80009de:	fa02 f303 	lsl.w	r3, r2, r3
 80009e2:	43db      	mvns	r3, r3
 80009e4:	693a      	ldr	r2, [r7, #16]
 80009e6:	4013      	ands	r3, r2
 80009e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80009ea:	683b      	ldr	r3, [r7, #0]
 80009ec:	689a      	ldr	r2, [r3, #8]
 80009ee:	697b      	ldr	r3, [r7, #20]
 80009f0:	005b      	lsls	r3, r3, #1
 80009f2:	fa02 f303 	lsl.w	r3, r2, r3
 80009f6:	693a      	ldr	r2, [r7, #16]
 80009f8:	4313      	orrs	r3, r2
 80009fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	693a      	ldr	r2, [r7, #16]
 8000a00:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a02:	683b      	ldr	r3, [r7, #0]
 8000a04:	685b      	ldr	r3, [r3, #4]
 8000a06:	f003 0303 	and.w	r3, r3, #3
 8000a0a:	2b02      	cmp	r3, #2
 8000a0c:	d123      	bne.n	8000a56 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	08da      	lsrs	r2, r3, #3
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	3208      	adds	r2, #8
 8000a16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a1a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a1c:	697b      	ldr	r3, [r7, #20]
 8000a1e:	f003 0307 	and.w	r3, r3, #7
 8000a22:	009b      	lsls	r3, r3, #2
 8000a24:	220f      	movs	r2, #15
 8000a26:	fa02 f303 	lsl.w	r3, r2, r3
 8000a2a:	43db      	mvns	r3, r3
 8000a2c:	693a      	ldr	r2, [r7, #16]
 8000a2e:	4013      	ands	r3, r2
 8000a30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a32:	683b      	ldr	r3, [r7, #0]
 8000a34:	691a      	ldr	r2, [r3, #16]
 8000a36:	697b      	ldr	r3, [r7, #20]
 8000a38:	f003 0307 	and.w	r3, r3, #7
 8000a3c:	009b      	lsls	r3, r3, #2
 8000a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a42:	693a      	ldr	r2, [r7, #16]
 8000a44:	4313      	orrs	r3, r2
 8000a46:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a48:	697b      	ldr	r3, [r7, #20]
 8000a4a:	08da      	lsrs	r2, r3, #3
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	3208      	adds	r2, #8
 8000a50:	6939      	ldr	r1, [r7, #16]
 8000a52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	005b      	lsls	r3, r3, #1
 8000a60:	2203      	movs	r2, #3
 8000a62:	fa02 f303 	lsl.w	r3, r2, r3
 8000a66:	43db      	mvns	r3, r3
 8000a68:	693a      	ldr	r2, [r7, #16]
 8000a6a:	4013      	ands	r3, r2
 8000a6c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	685b      	ldr	r3, [r3, #4]
 8000a72:	f003 0203 	and.w	r2, r3, #3
 8000a76:	697b      	ldr	r3, [r7, #20]
 8000a78:	005b      	lsls	r3, r3, #1
 8000a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7e:	693a      	ldr	r2, [r7, #16]
 8000a80:	4313      	orrs	r3, r2
 8000a82:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	693a      	ldr	r2, [r7, #16]
 8000a88:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	685b      	ldr	r3, [r3, #4]
 8000a8e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	f000 809a 	beq.w	8000bcc <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a98:	4b55      	ldr	r3, [pc, #340]	@ (8000bf0 <HAL_GPIO_Init+0x2cc>)
 8000a9a:	699b      	ldr	r3, [r3, #24]
 8000a9c:	4a54      	ldr	r2, [pc, #336]	@ (8000bf0 <HAL_GPIO_Init+0x2cc>)
 8000a9e:	f043 0301 	orr.w	r3, r3, #1
 8000aa2:	6193      	str	r3, [r2, #24]
 8000aa4:	4b52      	ldr	r3, [pc, #328]	@ (8000bf0 <HAL_GPIO_Init+0x2cc>)
 8000aa6:	699b      	ldr	r3, [r3, #24]
 8000aa8:	f003 0301 	and.w	r3, r3, #1
 8000aac:	60bb      	str	r3, [r7, #8]
 8000aae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000ab0:	4a50      	ldr	r2, [pc, #320]	@ (8000bf4 <HAL_GPIO_Init+0x2d0>)
 8000ab2:	697b      	ldr	r3, [r7, #20]
 8000ab4:	089b      	lsrs	r3, r3, #2
 8000ab6:	3302      	adds	r3, #2
 8000ab8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000abc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000abe:	697b      	ldr	r3, [r7, #20]
 8000ac0:	f003 0303 	and.w	r3, r3, #3
 8000ac4:	009b      	lsls	r3, r3, #2
 8000ac6:	220f      	movs	r2, #15
 8000ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8000acc:	43db      	mvns	r3, r3
 8000ace:	693a      	ldr	r2, [r7, #16]
 8000ad0:	4013      	ands	r3, r2
 8000ad2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000ada:	d013      	beq.n	8000b04 <HAL_GPIO_Init+0x1e0>
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	4a46      	ldr	r2, [pc, #280]	@ (8000bf8 <HAL_GPIO_Init+0x2d4>)
 8000ae0:	4293      	cmp	r3, r2
 8000ae2:	d00d      	beq.n	8000b00 <HAL_GPIO_Init+0x1dc>
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	4a45      	ldr	r2, [pc, #276]	@ (8000bfc <HAL_GPIO_Init+0x2d8>)
 8000ae8:	4293      	cmp	r3, r2
 8000aea:	d007      	beq.n	8000afc <HAL_GPIO_Init+0x1d8>
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	4a44      	ldr	r2, [pc, #272]	@ (8000c00 <HAL_GPIO_Init+0x2dc>)
 8000af0:	4293      	cmp	r3, r2
 8000af2:	d101      	bne.n	8000af8 <HAL_GPIO_Init+0x1d4>
 8000af4:	2303      	movs	r3, #3
 8000af6:	e006      	b.n	8000b06 <HAL_GPIO_Init+0x1e2>
 8000af8:	2305      	movs	r3, #5
 8000afa:	e004      	b.n	8000b06 <HAL_GPIO_Init+0x1e2>
 8000afc:	2302      	movs	r3, #2
 8000afe:	e002      	b.n	8000b06 <HAL_GPIO_Init+0x1e2>
 8000b00:	2301      	movs	r3, #1
 8000b02:	e000      	b.n	8000b06 <HAL_GPIO_Init+0x1e2>
 8000b04:	2300      	movs	r3, #0
 8000b06:	697a      	ldr	r2, [r7, #20]
 8000b08:	f002 0203 	and.w	r2, r2, #3
 8000b0c:	0092      	lsls	r2, r2, #2
 8000b0e:	4093      	lsls	r3, r2
 8000b10:	693a      	ldr	r2, [r7, #16]
 8000b12:	4313      	orrs	r3, r2
 8000b14:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b16:	4937      	ldr	r1, [pc, #220]	@ (8000bf4 <HAL_GPIO_Init+0x2d0>)
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	089b      	lsrs	r3, r3, #2
 8000b1c:	3302      	adds	r3, #2
 8000b1e:	693a      	ldr	r2, [r7, #16]
 8000b20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b24:	4b37      	ldr	r3, [pc, #220]	@ (8000c04 <HAL_GPIO_Init+0x2e0>)
 8000b26:	689b      	ldr	r3, [r3, #8]
 8000b28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	43db      	mvns	r3, r3
 8000b2e:	693a      	ldr	r2, [r7, #16]
 8000b30:	4013      	ands	r3, r2
 8000b32:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	685b      	ldr	r3, [r3, #4]
 8000b38:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d003      	beq.n	8000b48 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000b40:	693a      	ldr	r2, [r7, #16]
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	4313      	orrs	r3, r2
 8000b46:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000b48:	4a2e      	ldr	r2, [pc, #184]	@ (8000c04 <HAL_GPIO_Init+0x2e0>)
 8000b4a:	693b      	ldr	r3, [r7, #16]
 8000b4c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000b4e:	4b2d      	ldr	r3, [pc, #180]	@ (8000c04 <HAL_GPIO_Init+0x2e0>)
 8000b50:	68db      	ldr	r3, [r3, #12]
 8000b52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	43db      	mvns	r3, r3
 8000b58:	693a      	ldr	r2, [r7, #16]
 8000b5a:	4013      	ands	r3, r2
 8000b5c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	685b      	ldr	r3, [r3, #4]
 8000b62:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d003      	beq.n	8000b72 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000b6a:	693a      	ldr	r2, [r7, #16]
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	4313      	orrs	r3, r2
 8000b70:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000b72:	4a24      	ldr	r2, [pc, #144]	@ (8000c04 <HAL_GPIO_Init+0x2e0>)
 8000b74:	693b      	ldr	r3, [r7, #16]
 8000b76:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000b78:	4b22      	ldr	r3, [pc, #136]	@ (8000c04 <HAL_GPIO_Init+0x2e0>)
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	43db      	mvns	r3, r3
 8000b82:	693a      	ldr	r2, [r7, #16]
 8000b84:	4013      	ands	r3, r2
 8000b86:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	685b      	ldr	r3, [r3, #4]
 8000b8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d003      	beq.n	8000b9c <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000b94:	693a      	ldr	r2, [r7, #16]
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	4313      	orrs	r3, r2
 8000b9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000b9c:	4a19      	ldr	r2, [pc, #100]	@ (8000c04 <HAL_GPIO_Init+0x2e0>)
 8000b9e:	693b      	ldr	r3, [r7, #16]
 8000ba0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ba2:	4b18      	ldr	r3, [pc, #96]	@ (8000c04 <HAL_GPIO_Init+0x2e0>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	43db      	mvns	r3, r3
 8000bac:	693a      	ldr	r2, [r7, #16]
 8000bae:	4013      	ands	r3, r2
 8000bb0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	685b      	ldr	r3, [r3, #4]
 8000bb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d003      	beq.n	8000bc6 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000bbe:	693a      	ldr	r2, [r7, #16]
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	4313      	orrs	r3, r2
 8000bc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000bc6:	4a0f      	ldr	r2, [pc, #60]	@ (8000c04 <HAL_GPIO_Init+0x2e0>)
 8000bc8:	693b      	ldr	r3, [r7, #16]
 8000bca:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000bcc:	697b      	ldr	r3, [r7, #20]
 8000bce:	3301      	adds	r3, #1
 8000bd0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	681a      	ldr	r2, [r3, #0]
 8000bd6:	697b      	ldr	r3, [r7, #20]
 8000bd8:	fa22 f303 	lsr.w	r3, r2, r3
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	f47f aea9 	bne.w	8000934 <HAL_GPIO_Init+0x10>
  }
}
 8000be2:	bf00      	nop
 8000be4:	bf00      	nop
 8000be6:	371c      	adds	r7, #28
 8000be8:	46bd      	mov	sp, r7
 8000bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bee:	4770      	bx	lr
 8000bf0:	40021000 	.word	0x40021000
 8000bf4:	40010000 	.word	0x40010000
 8000bf8:	48000400 	.word	0x48000400
 8000bfc:	48000800 	.word	0x48000800
 8000c00:	48000c00 	.word	0x48000c00
 8000c04:	40010400 	.word	0x40010400

08000c08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8000c0e:	af00      	add	r7, sp, #0
 8000c10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000c14:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000c18:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000c1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000c1e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d102      	bne.n	8000c2e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000c28:	2301      	movs	r3, #1
 8000c2a:	f000 bff4 	b.w	8001c16 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000c32:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	f003 0301 	and.w	r3, r3, #1
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	f000 816d 	beq.w	8000f1e <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000c44:	4bb4      	ldr	r3, [pc, #720]	@ (8000f18 <HAL_RCC_OscConfig+0x310>)
 8000c46:	685b      	ldr	r3, [r3, #4]
 8000c48:	f003 030c 	and.w	r3, r3, #12
 8000c4c:	2b04      	cmp	r3, #4
 8000c4e:	d00c      	beq.n	8000c6a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c50:	4bb1      	ldr	r3, [pc, #708]	@ (8000f18 <HAL_RCC_OscConfig+0x310>)
 8000c52:	685b      	ldr	r3, [r3, #4]
 8000c54:	f003 030c 	and.w	r3, r3, #12
 8000c58:	2b08      	cmp	r3, #8
 8000c5a:	d157      	bne.n	8000d0c <HAL_RCC_OscConfig+0x104>
 8000c5c:	4bae      	ldr	r3, [pc, #696]	@ (8000f18 <HAL_RCC_OscConfig+0x310>)
 8000c5e:	685b      	ldr	r3, [r3, #4]
 8000c60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c68:	d150      	bne.n	8000d0c <HAL_RCC_OscConfig+0x104>
 8000c6a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000c6e:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c72:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8000c76:	fa93 f3a3 	rbit	r3, r3
 8000c7a:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000c7e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c82:	fab3 f383 	clz	r3, r3
 8000c86:	b2db      	uxtb	r3, r3
 8000c88:	2b3f      	cmp	r3, #63	@ 0x3f
 8000c8a:	d802      	bhi.n	8000c92 <HAL_RCC_OscConfig+0x8a>
 8000c8c:	4ba2      	ldr	r3, [pc, #648]	@ (8000f18 <HAL_RCC_OscConfig+0x310>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	e015      	b.n	8000cbe <HAL_RCC_OscConfig+0xb6>
 8000c92:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000c96:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c9a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8000c9e:	fa93 f3a3 	rbit	r3, r3
 8000ca2:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000ca6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000caa:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8000cae:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8000cb2:	fa93 f3a3 	rbit	r3, r3
 8000cb6:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8000cba:	4b97      	ldr	r3, [pc, #604]	@ (8000f18 <HAL_RCC_OscConfig+0x310>)
 8000cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cbe:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000cc2:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8000cc6:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8000cca:	fa92 f2a2 	rbit	r2, r2
 8000cce:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8000cd2:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8000cd6:	fab2 f282 	clz	r2, r2
 8000cda:	b2d2      	uxtb	r2, r2
 8000cdc:	f042 0220 	orr.w	r2, r2, #32
 8000ce0:	b2d2      	uxtb	r2, r2
 8000ce2:	f002 021f 	and.w	r2, r2, #31
 8000ce6:	2101      	movs	r1, #1
 8000ce8:	fa01 f202 	lsl.w	r2, r1, r2
 8000cec:	4013      	ands	r3, r2
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	f000 8114 	beq.w	8000f1c <HAL_RCC_OscConfig+0x314>
 8000cf4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000cf8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	685b      	ldr	r3, [r3, #4]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	f040 810b 	bne.w	8000f1c <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8000d06:	2301      	movs	r3, #1
 8000d08:	f000 bf85 	b.w	8001c16 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000d10:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d1c:	d106      	bne.n	8000d2c <HAL_RCC_OscConfig+0x124>
 8000d1e:	4b7e      	ldr	r3, [pc, #504]	@ (8000f18 <HAL_RCC_OscConfig+0x310>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	4a7d      	ldr	r2, [pc, #500]	@ (8000f18 <HAL_RCC_OscConfig+0x310>)
 8000d24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d28:	6013      	str	r3, [r2, #0]
 8000d2a:	e036      	b.n	8000d9a <HAL_RCC_OscConfig+0x192>
 8000d2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000d30:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	685b      	ldr	r3, [r3, #4]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d10c      	bne.n	8000d56 <HAL_RCC_OscConfig+0x14e>
 8000d3c:	4b76      	ldr	r3, [pc, #472]	@ (8000f18 <HAL_RCC_OscConfig+0x310>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	4a75      	ldr	r2, [pc, #468]	@ (8000f18 <HAL_RCC_OscConfig+0x310>)
 8000d42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000d46:	6013      	str	r3, [r2, #0]
 8000d48:	4b73      	ldr	r3, [pc, #460]	@ (8000f18 <HAL_RCC_OscConfig+0x310>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4a72      	ldr	r2, [pc, #456]	@ (8000f18 <HAL_RCC_OscConfig+0x310>)
 8000d4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d52:	6013      	str	r3, [r2, #0]
 8000d54:	e021      	b.n	8000d9a <HAL_RCC_OscConfig+0x192>
 8000d56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000d5a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	685b      	ldr	r3, [r3, #4]
 8000d62:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000d66:	d10c      	bne.n	8000d82 <HAL_RCC_OscConfig+0x17a>
 8000d68:	4b6b      	ldr	r3, [pc, #428]	@ (8000f18 <HAL_RCC_OscConfig+0x310>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a6a      	ldr	r2, [pc, #424]	@ (8000f18 <HAL_RCC_OscConfig+0x310>)
 8000d6e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d72:	6013      	str	r3, [r2, #0]
 8000d74:	4b68      	ldr	r3, [pc, #416]	@ (8000f18 <HAL_RCC_OscConfig+0x310>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4a67      	ldr	r2, [pc, #412]	@ (8000f18 <HAL_RCC_OscConfig+0x310>)
 8000d7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d7e:	6013      	str	r3, [r2, #0]
 8000d80:	e00b      	b.n	8000d9a <HAL_RCC_OscConfig+0x192>
 8000d82:	4b65      	ldr	r3, [pc, #404]	@ (8000f18 <HAL_RCC_OscConfig+0x310>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	4a64      	ldr	r2, [pc, #400]	@ (8000f18 <HAL_RCC_OscConfig+0x310>)
 8000d88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000d8c:	6013      	str	r3, [r2, #0]
 8000d8e:	4b62      	ldr	r3, [pc, #392]	@ (8000f18 <HAL_RCC_OscConfig+0x310>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	4a61      	ldr	r2, [pc, #388]	@ (8000f18 <HAL_RCC_OscConfig+0x310>)
 8000d94:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d98:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000d9a:	4b5f      	ldr	r3, [pc, #380]	@ (8000f18 <HAL_RCC_OscConfig+0x310>)
 8000d9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d9e:	f023 020f 	bic.w	r2, r3, #15
 8000da2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000da6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	689b      	ldr	r3, [r3, #8]
 8000dae:	495a      	ldr	r1, [pc, #360]	@ (8000f18 <HAL_RCC_OscConfig+0x310>)
 8000db0:	4313      	orrs	r3, r2
 8000db2:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000db4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000db8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	685b      	ldr	r3, [r3, #4]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d054      	beq.n	8000e6e <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dc4:	f7ff fcbc 	bl	8000740 <HAL_GetTick>
 8000dc8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dcc:	e00a      	b.n	8000de4 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000dce:	f7ff fcb7 	bl	8000740 <HAL_GetTick>
 8000dd2:	4602      	mov	r2, r0
 8000dd4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000dd8:	1ad3      	subs	r3, r2, r3
 8000dda:	2b64      	cmp	r3, #100	@ 0x64
 8000ddc:	d902      	bls.n	8000de4 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8000dde:	2303      	movs	r3, #3
 8000de0:	f000 bf19 	b.w	8001c16 <HAL_RCC_OscConfig+0x100e>
 8000de4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000de8:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dec:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8000df0:	fa93 f3a3 	rbit	r3, r3
 8000df4:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8000df8:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dfc:	fab3 f383 	clz	r3, r3
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	2b3f      	cmp	r3, #63	@ 0x3f
 8000e04:	d802      	bhi.n	8000e0c <HAL_RCC_OscConfig+0x204>
 8000e06:	4b44      	ldr	r3, [pc, #272]	@ (8000f18 <HAL_RCC_OscConfig+0x310>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	e015      	b.n	8000e38 <HAL_RCC_OscConfig+0x230>
 8000e0c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000e10:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e14:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8000e18:	fa93 f3a3 	rbit	r3, r3
 8000e1c:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8000e20:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000e24:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8000e28:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8000e2c:	fa93 f3a3 	rbit	r3, r3
 8000e30:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8000e34:	4b38      	ldr	r3, [pc, #224]	@ (8000f18 <HAL_RCC_OscConfig+0x310>)
 8000e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e38:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000e3c:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8000e40:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8000e44:	fa92 f2a2 	rbit	r2, r2
 8000e48:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8000e4c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8000e50:	fab2 f282 	clz	r2, r2
 8000e54:	b2d2      	uxtb	r2, r2
 8000e56:	f042 0220 	orr.w	r2, r2, #32
 8000e5a:	b2d2      	uxtb	r2, r2
 8000e5c:	f002 021f 	and.w	r2, r2, #31
 8000e60:	2101      	movs	r1, #1
 8000e62:	fa01 f202 	lsl.w	r2, r1, r2
 8000e66:	4013      	ands	r3, r2
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d0b0      	beq.n	8000dce <HAL_RCC_OscConfig+0x1c6>
 8000e6c:	e057      	b.n	8000f1e <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e6e:	f7ff fc67 	bl	8000740 <HAL_GetTick>
 8000e72:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e76:	e00a      	b.n	8000e8e <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e78:	f7ff fc62 	bl	8000740 <HAL_GetTick>
 8000e7c:	4602      	mov	r2, r0
 8000e7e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000e82:	1ad3      	subs	r3, r2, r3
 8000e84:	2b64      	cmp	r3, #100	@ 0x64
 8000e86:	d902      	bls.n	8000e8e <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8000e88:	2303      	movs	r3, #3
 8000e8a:	f000 bec4 	b.w	8001c16 <HAL_RCC_OscConfig+0x100e>
 8000e8e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000e92:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e96:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8000e9a:	fa93 f3a3 	rbit	r3, r3
 8000e9e:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8000ea2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ea6:	fab3 f383 	clz	r3, r3
 8000eaa:	b2db      	uxtb	r3, r3
 8000eac:	2b3f      	cmp	r3, #63	@ 0x3f
 8000eae:	d802      	bhi.n	8000eb6 <HAL_RCC_OscConfig+0x2ae>
 8000eb0:	4b19      	ldr	r3, [pc, #100]	@ (8000f18 <HAL_RCC_OscConfig+0x310>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	e015      	b.n	8000ee2 <HAL_RCC_OscConfig+0x2da>
 8000eb6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000eba:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ebe:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8000ec2:	fa93 f3a3 	rbit	r3, r3
 8000ec6:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8000eca:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000ece:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8000ed2:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8000ed6:	fa93 f3a3 	rbit	r3, r3
 8000eda:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8000ede:	4b0e      	ldr	r3, [pc, #56]	@ (8000f18 <HAL_RCC_OscConfig+0x310>)
 8000ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ee2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000ee6:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8000eea:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8000eee:	fa92 f2a2 	rbit	r2, r2
 8000ef2:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8000ef6:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8000efa:	fab2 f282 	clz	r2, r2
 8000efe:	b2d2      	uxtb	r2, r2
 8000f00:	f042 0220 	orr.w	r2, r2, #32
 8000f04:	b2d2      	uxtb	r2, r2
 8000f06:	f002 021f 	and.w	r2, r2, #31
 8000f0a:	2101      	movs	r1, #1
 8000f0c:	fa01 f202 	lsl.w	r2, r1, r2
 8000f10:	4013      	ands	r3, r2
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d1b0      	bne.n	8000e78 <HAL_RCC_OscConfig+0x270>
 8000f16:	e002      	b.n	8000f1e <HAL_RCC_OscConfig+0x316>
 8000f18:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000f22:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f003 0302 	and.w	r3, r3, #2
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	f000 816c 	beq.w	800120c <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000f34:	4bcc      	ldr	r3, [pc, #816]	@ (8001268 <HAL_RCC_OscConfig+0x660>)
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	f003 030c 	and.w	r3, r3, #12
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d00b      	beq.n	8000f58 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000f40:	4bc9      	ldr	r3, [pc, #804]	@ (8001268 <HAL_RCC_OscConfig+0x660>)
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	f003 030c 	and.w	r3, r3, #12
 8000f48:	2b08      	cmp	r3, #8
 8000f4a:	d16d      	bne.n	8001028 <HAL_RCC_OscConfig+0x420>
 8000f4c:	4bc6      	ldr	r3, [pc, #792]	@ (8001268 <HAL_RCC_OscConfig+0x660>)
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d167      	bne.n	8001028 <HAL_RCC_OscConfig+0x420>
 8000f58:	2302      	movs	r3, #2
 8000f5a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f5e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8000f62:	fa93 f3a3 	rbit	r3, r3
 8000f66:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8000f6a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f6e:	fab3 f383 	clz	r3, r3
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	2b3f      	cmp	r3, #63	@ 0x3f
 8000f76:	d802      	bhi.n	8000f7e <HAL_RCC_OscConfig+0x376>
 8000f78:	4bbb      	ldr	r3, [pc, #748]	@ (8001268 <HAL_RCC_OscConfig+0x660>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	e013      	b.n	8000fa6 <HAL_RCC_OscConfig+0x39e>
 8000f7e:	2302      	movs	r3, #2
 8000f80:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f84:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8000f88:	fa93 f3a3 	rbit	r3, r3
 8000f8c:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8000f90:	2302      	movs	r3, #2
 8000f92:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8000f96:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8000f9a:	fa93 f3a3 	rbit	r3, r3
 8000f9e:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8000fa2:	4bb1      	ldr	r3, [pc, #708]	@ (8001268 <HAL_RCC_OscConfig+0x660>)
 8000fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fa6:	2202      	movs	r2, #2
 8000fa8:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8000fac:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8000fb0:	fa92 f2a2 	rbit	r2, r2
 8000fb4:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8000fb8:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8000fbc:	fab2 f282 	clz	r2, r2
 8000fc0:	b2d2      	uxtb	r2, r2
 8000fc2:	f042 0220 	orr.w	r2, r2, #32
 8000fc6:	b2d2      	uxtb	r2, r2
 8000fc8:	f002 021f 	and.w	r2, r2, #31
 8000fcc:	2101      	movs	r1, #1
 8000fce:	fa01 f202 	lsl.w	r2, r1, r2
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d00a      	beq.n	8000fee <HAL_RCC_OscConfig+0x3e6>
 8000fd8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000fdc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	691b      	ldr	r3, [r3, #16]
 8000fe4:	2b01      	cmp	r3, #1
 8000fe6:	d002      	beq.n	8000fee <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	f000 be14 	b.w	8001c16 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fee:	4b9e      	ldr	r3, [pc, #632]	@ (8001268 <HAL_RCC_OscConfig+0x660>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000ff6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000ffa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	695b      	ldr	r3, [r3, #20]
 8001002:	21f8      	movs	r1, #248	@ 0xf8
 8001004:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001008:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 800100c:	fa91 f1a1 	rbit	r1, r1
 8001010:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8001014:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8001018:	fab1 f181 	clz	r1, r1
 800101c:	b2c9      	uxtb	r1, r1
 800101e:	408b      	lsls	r3, r1
 8001020:	4991      	ldr	r1, [pc, #580]	@ (8001268 <HAL_RCC_OscConfig+0x660>)
 8001022:	4313      	orrs	r3, r2
 8001024:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001026:	e0f1      	b.n	800120c <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001028:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800102c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	691b      	ldr	r3, [r3, #16]
 8001034:	2b00      	cmp	r3, #0
 8001036:	f000 8083 	beq.w	8001140 <HAL_RCC_OscConfig+0x538>
 800103a:	2301      	movs	r3, #1
 800103c:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001040:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001044:	fa93 f3a3 	rbit	r3, r3
 8001048:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 800104c:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001050:	fab3 f383 	clz	r3, r3
 8001054:	b2db      	uxtb	r3, r3
 8001056:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800105a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800105e:	009b      	lsls	r3, r3, #2
 8001060:	461a      	mov	r2, r3
 8001062:	2301      	movs	r3, #1
 8001064:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001066:	f7ff fb6b 	bl	8000740 <HAL_GetTick>
 800106a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800106e:	e00a      	b.n	8001086 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001070:	f7ff fb66 	bl	8000740 <HAL_GetTick>
 8001074:	4602      	mov	r2, r0
 8001076:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800107a:	1ad3      	subs	r3, r2, r3
 800107c:	2b02      	cmp	r3, #2
 800107e:	d902      	bls.n	8001086 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8001080:	2303      	movs	r3, #3
 8001082:	f000 bdc8 	b.w	8001c16 <HAL_RCC_OscConfig+0x100e>
 8001086:	2302      	movs	r3, #2
 8001088:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800108c:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001090:	fa93 f3a3 	rbit	r3, r3
 8001094:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8001098:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800109c:	fab3 f383 	clz	r3, r3
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	2b3f      	cmp	r3, #63	@ 0x3f
 80010a4:	d802      	bhi.n	80010ac <HAL_RCC_OscConfig+0x4a4>
 80010a6:	4b70      	ldr	r3, [pc, #448]	@ (8001268 <HAL_RCC_OscConfig+0x660>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	e013      	b.n	80010d4 <HAL_RCC_OscConfig+0x4cc>
 80010ac:	2302      	movs	r3, #2
 80010ae:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010b2:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80010b6:	fa93 f3a3 	rbit	r3, r3
 80010ba:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80010be:	2302      	movs	r3, #2
 80010c0:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80010c4:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80010c8:	fa93 f3a3 	rbit	r3, r3
 80010cc:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 80010d0:	4b65      	ldr	r3, [pc, #404]	@ (8001268 <HAL_RCC_OscConfig+0x660>)
 80010d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010d4:	2202      	movs	r2, #2
 80010d6:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 80010da:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80010de:	fa92 f2a2 	rbit	r2, r2
 80010e2:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 80010e6:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80010ea:	fab2 f282 	clz	r2, r2
 80010ee:	b2d2      	uxtb	r2, r2
 80010f0:	f042 0220 	orr.w	r2, r2, #32
 80010f4:	b2d2      	uxtb	r2, r2
 80010f6:	f002 021f 	and.w	r2, r2, #31
 80010fa:	2101      	movs	r1, #1
 80010fc:	fa01 f202 	lsl.w	r2, r1, r2
 8001100:	4013      	ands	r3, r2
 8001102:	2b00      	cmp	r3, #0
 8001104:	d0b4      	beq.n	8001070 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001106:	4b58      	ldr	r3, [pc, #352]	@ (8001268 <HAL_RCC_OscConfig+0x660>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800110e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001112:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	695b      	ldr	r3, [r3, #20]
 800111a:	21f8      	movs	r1, #248	@ 0xf8
 800111c:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001120:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001124:	fa91 f1a1 	rbit	r1, r1
 8001128:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 800112c:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8001130:	fab1 f181 	clz	r1, r1
 8001134:	b2c9      	uxtb	r1, r1
 8001136:	408b      	lsls	r3, r1
 8001138:	494b      	ldr	r1, [pc, #300]	@ (8001268 <HAL_RCC_OscConfig+0x660>)
 800113a:	4313      	orrs	r3, r2
 800113c:	600b      	str	r3, [r1, #0]
 800113e:	e065      	b.n	800120c <HAL_RCC_OscConfig+0x604>
 8001140:	2301      	movs	r3, #1
 8001142:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001146:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800114a:	fa93 f3a3 	rbit	r3, r3
 800114e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8001152:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001156:	fab3 f383 	clz	r3, r3
 800115a:	b2db      	uxtb	r3, r3
 800115c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001160:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001164:	009b      	lsls	r3, r3, #2
 8001166:	461a      	mov	r2, r3
 8001168:	2300      	movs	r3, #0
 800116a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800116c:	f7ff fae8 	bl	8000740 <HAL_GetTick>
 8001170:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001174:	e00a      	b.n	800118c <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001176:	f7ff fae3 	bl	8000740 <HAL_GetTick>
 800117a:	4602      	mov	r2, r0
 800117c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	2b02      	cmp	r3, #2
 8001184:	d902      	bls.n	800118c <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8001186:	2303      	movs	r3, #3
 8001188:	f000 bd45 	b.w	8001c16 <HAL_RCC_OscConfig+0x100e>
 800118c:	2302      	movs	r3, #2
 800118e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001192:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001196:	fa93 f3a3 	rbit	r3, r3
 800119a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 800119e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011a2:	fab3 f383 	clz	r3, r3
 80011a6:	b2db      	uxtb	r3, r3
 80011a8:	2b3f      	cmp	r3, #63	@ 0x3f
 80011aa:	d802      	bhi.n	80011b2 <HAL_RCC_OscConfig+0x5aa>
 80011ac:	4b2e      	ldr	r3, [pc, #184]	@ (8001268 <HAL_RCC_OscConfig+0x660>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	e013      	b.n	80011da <HAL_RCC_OscConfig+0x5d2>
 80011b2:	2302      	movs	r3, #2
 80011b4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011b8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80011bc:	fa93 f3a3 	rbit	r3, r3
 80011c0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80011c4:	2302      	movs	r3, #2
 80011c6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80011ca:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80011ce:	fa93 f3a3 	rbit	r3, r3
 80011d2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80011d6:	4b24      	ldr	r3, [pc, #144]	@ (8001268 <HAL_RCC_OscConfig+0x660>)
 80011d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011da:	2202      	movs	r2, #2
 80011dc:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80011e0:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80011e4:	fa92 f2a2 	rbit	r2, r2
 80011e8:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80011ec:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80011f0:	fab2 f282 	clz	r2, r2
 80011f4:	b2d2      	uxtb	r2, r2
 80011f6:	f042 0220 	orr.w	r2, r2, #32
 80011fa:	b2d2      	uxtb	r2, r2
 80011fc:	f002 021f 	and.w	r2, r2, #31
 8001200:	2101      	movs	r1, #1
 8001202:	fa01 f202 	lsl.w	r2, r1, r2
 8001206:	4013      	ands	r3, r2
 8001208:	2b00      	cmp	r3, #0
 800120a:	d1b4      	bne.n	8001176 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800120c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001210:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f003 0308 	and.w	r3, r3, #8
 800121c:	2b00      	cmp	r3, #0
 800121e:	f000 8115 	beq.w	800144c <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001222:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001226:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	699b      	ldr	r3, [r3, #24]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d07e      	beq.n	8001330 <HAL_RCC_OscConfig+0x728>
 8001232:	2301      	movs	r3, #1
 8001234:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001238:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800123c:	fa93 f3a3 	rbit	r3, r3
 8001240:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8001244:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001248:	fab3 f383 	clz	r3, r3
 800124c:	b2db      	uxtb	r3, r3
 800124e:	461a      	mov	r2, r3
 8001250:	4b06      	ldr	r3, [pc, #24]	@ (800126c <HAL_RCC_OscConfig+0x664>)
 8001252:	4413      	add	r3, r2
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	461a      	mov	r2, r3
 8001258:	2301      	movs	r3, #1
 800125a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800125c:	f7ff fa70 	bl	8000740 <HAL_GetTick>
 8001260:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001264:	e00f      	b.n	8001286 <HAL_RCC_OscConfig+0x67e>
 8001266:	bf00      	nop
 8001268:	40021000 	.word	0x40021000
 800126c:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001270:	f7ff fa66 	bl	8000740 <HAL_GetTick>
 8001274:	4602      	mov	r2, r0
 8001276:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800127a:	1ad3      	subs	r3, r2, r3
 800127c:	2b02      	cmp	r3, #2
 800127e:	d902      	bls.n	8001286 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8001280:	2303      	movs	r3, #3
 8001282:	f000 bcc8 	b.w	8001c16 <HAL_RCC_OscConfig+0x100e>
 8001286:	2302      	movs	r3, #2
 8001288:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800128c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001290:	fa93 f3a3 	rbit	r3, r3
 8001294:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001298:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800129c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80012a0:	2202      	movs	r2, #2
 80012a2:	601a      	str	r2, [r3, #0]
 80012a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012a8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	fa93 f2a3 	rbit	r2, r3
 80012b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012b6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012c0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80012c4:	2202      	movs	r2, #2
 80012c6:	601a      	str	r2, [r3, #0]
 80012c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	fa93 f2a3 	rbit	r2, r3
 80012d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012da:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80012de:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012e0:	4bb0      	ldr	r3, [pc, #704]	@ (80015a4 <HAL_RCC_OscConfig+0x99c>)
 80012e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80012e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012e8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80012ec:	2102      	movs	r1, #2
 80012ee:	6019      	str	r1, [r3, #0]
 80012f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012f4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	fa93 f1a3 	rbit	r1, r3
 80012fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001302:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001306:	6019      	str	r1, [r3, #0]
  return result;
 8001308:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800130c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	fab3 f383 	clz	r3, r3
 8001316:	b2db      	uxtb	r3, r3
 8001318:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800131c:	b2db      	uxtb	r3, r3
 800131e:	f003 031f 	and.w	r3, r3, #31
 8001322:	2101      	movs	r1, #1
 8001324:	fa01 f303 	lsl.w	r3, r1, r3
 8001328:	4013      	ands	r3, r2
 800132a:	2b00      	cmp	r3, #0
 800132c:	d0a0      	beq.n	8001270 <HAL_RCC_OscConfig+0x668>
 800132e:	e08d      	b.n	800144c <HAL_RCC_OscConfig+0x844>
 8001330:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001334:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001338:	2201      	movs	r2, #1
 800133a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800133c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001340:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	fa93 f2a3 	rbit	r2, r3
 800134a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800134e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001352:	601a      	str	r2, [r3, #0]
  return result;
 8001354:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001358:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800135c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800135e:	fab3 f383 	clz	r3, r3
 8001362:	b2db      	uxtb	r3, r3
 8001364:	461a      	mov	r2, r3
 8001366:	4b90      	ldr	r3, [pc, #576]	@ (80015a8 <HAL_RCC_OscConfig+0x9a0>)
 8001368:	4413      	add	r3, r2
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	461a      	mov	r2, r3
 800136e:	2300      	movs	r3, #0
 8001370:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001372:	f7ff f9e5 	bl	8000740 <HAL_GetTick>
 8001376:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800137a:	e00a      	b.n	8001392 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800137c:	f7ff f9e0 	bl	8000740 <HAL_GetTick>
 8001380:	4602      	mov	r2, r0
 8001382:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001386:	1ad3      	subs	r3, r2, r3
 8001388:	2b02      	cmp	r3, #2
 800138a:	d902      	bls.n	8001392 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 800138c:	2303      	movs	r3, #3
 800138e:	f000 bc42 	b.w	8001c16 <HAL_RCC_OscConfig+0x100e>
 8001392:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001396:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800139a:	2202      	movs	r2, #2
 800139c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800139e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013a2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	fa93 f2a3 	rbit	r2, r3
 80013ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013b0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013ba:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80013be:	2202      	movs	r2, #2
 80013c0:	601a      	str	r2, [r3, #0]
 80013c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013c6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	fa93 f2a3 	rbit	r2, r3
 80013d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013d4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80013d8:	601a      	str	r2, [r3, #0]
 80013da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013de:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80013e2:	2202      	movs	r2, #2
 80013e4:	601a      	str	r2, [r3, #0]
 80013e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013ea:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	fa93 f2a3 	rbit	r2, r3
 80013f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013f8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80013fc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013fe:	4b69      	ldr	r3, [pc, #420]	@ (80015a4 <HAL_RCC_OscConfig+0x99c>)
 8001400:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001402:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001406:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800140a:	2102      	movs	r1, #2
 800140c:	6019      	str	r1, [r3, #0]
 800140e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001412:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	fa93 f1a3 	rbit	r1, r3
 800141c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001420:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001424:	6019      	str	r1, [r3, #0]
  return result;
 8001426:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800142a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	fab3 f383 	clz	r3, r3
 8001434:	b2db      	uxtb	r3, r3
 8001436:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800143a:	b2db      	uxtb	r3, r3
 800143c:	f003 031f 	and.w	r3, r3, #31
 8001440:	2101      	movs	r1, #1
 8001442:	fa01 f303 	lsl.w	r3, r1, r3
 8001446:	4013      	ands	r3, r2
 8001448:	2b00      	cmp	r3, #0
 800144a:	d197      	bne.n	800137c <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800144c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001450:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f003 0304 	and.w	r3, r3, #4
 800145c:	2b00      	cmp	r3, #0
 800145e:	f000 819e 	beq.w	800179e <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001462:	2300      	movs	r3, #0
 8001464:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001468:	4b4e      	ldr	r3, [pc, #312]	@ (80015a4 <HAL_RCC_OscConfig+0x99c>)
 800146a:	69db      	ldr	r3, [r3, #28]
 800146c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001470:	2b00      	cmp	r3, #0
 8001472:	d116      	bne.n	80014a2 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001474:	4b4b      	ldr	r3, [pc, #300]	@ (80015a4 <HAL_RCC_OscConfig+0x99c>)
 8001476:	69db      	ldr	r3, [r3, #28]
 8001478:	4a4a      	ldr	r2, [pc, #296]	@ (80015a4 <HAL_RCC_OscConfig+0x99c>)
 800147a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800147e:	61d3      	str	r3, [r2, #28]
 8001480:	4b48      	ldr	r3, [pc, #288]	@ (80015a4 <HAL_RCC_OscConfig+0x99c>)
 8001482:	69db      	ldr	r3, [r3, #28]
 8001484:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8001488:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800148c:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8001490:	601a      	str	r2, [r3, #0]
 8001492:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001496:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800149a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800149c:	2301      	movs	r3, #1
 800149e:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014a2:	4b42      	ldr	r3, [pc, #264]	@ (80015ac <HAL_RCC_OscConfig+0x9a4>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d11a      	bne.n	80014e4 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014ae:	4b3f      	ldr	r3, [pc, #252]	@ (80015ac <HAL_RCC_OscConfig+0x9a4>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4a3e      	ldr	r2, [pc, #248]	@ (80015ac <HAL_RCC_OscConfig+0x9a4>)
 80014b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014b8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014ba:	f7ff f941 	bl	8000740 <HAL_GetTick>
 80014be:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014c2:	e009      	b.n	80014d8 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014c4:	f7ff f93c 	bl	8000740 <HAL_GetTick>
 80014c8:	4602      	mov	r2, r0
 80014ca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80014ce:	1ad3      	subs	r3, r2, r3
 80014d0:	2b64      	cmp	r3, #100	@ 0x64
 80014d2:	d901      	bls.n	80014d8 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 80014d4:	2303      	movs	r3, #3
 80014d6:	e39e      	b.n	8001c16 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014d8:	4b34      	ldr	r3, [pc, #208]	@ (80015ac <HAL_RCC_OscConfig+0x9a4>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d0ef      	beq.n	80014c4 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014e8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	68db      	ldr	r3, [r3, #12]
 80014f0:	2b01      	cmp	r3, #1
 80014f2:	d106      	bne.n	8001502 <HAL_RCC_OscConfig+0x8fa>
 80014f4:	4b2b      	ldr	r3, [pc, #172]	@ (80015a4 <HAL_RCC_OscConfig+0x99c>)
 80014f6:	6a1b      	ldr	r3, [r3, #32]
 80014f8:	4a2a      	ldr	r2, [pc, #168]	@ (80015a4 <HAL_RCC_OscConfig+0x99c>)
 80014fa:	f043 0301 	orr.w	r3, r3, #1
 80014fe:	6213      	str	r3, [r2, #32]
 8001500:	e035      	b.n	800156e <HAL_RCC_OscConfig+0x966>
 8001502:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001506:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	68db      	ldr	r3, [r3, #12]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d10c      	bne.n	800152c <HAL_RCC_OscConfig+0x924>
 8001512:	4b24      	ldr	r3, [pc, #144]	@ (80015a4 <HAL_RCC_OscConfig+0x99c>)
 8001514:	6a1b      	ldr	r3, [r3, #32]
 8001516:	4a23      	ldr	r2, [pc, #140]	@ (80015a4 <HAL_RCC_OscConfig+0x99c>)
 8001518:	f023 0301 	bic.w	r3, r3, #1
 800151c:	6213      	str	r3, [r2, #32]
 800151e:	4b21      	ldr	r3, [pc, #132]	@ (80015a4 <HAL_RCC_OscConfig+0x99c>)
 8001520:	6a1b      	ldr	r3, [r3, #32]
 8001522:	4a20      	ldr	r2, [pc, #128]	@ (80015a4 <HAL_RCC_OscConfig+0x99c>)
 8001524:	f023 0304 	bic.w	r3, r3, #4
 8001528:	6213      	str	r3, [r2, #32]
 800152a:	e020      	b.n	800156e <HAL_RCC_OscConfig+0x966>
 800152c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001530:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	68db      	ldr	r3, [r3, #12]
 8001538:	2b05      	cmp	r3, #5
 800153a:	d10c      	bne.n	8001556 <HAL_RCC_OscConfig+0x94e>
 800153c:	4b19      	ldr	r3, [pc, #100]	@ (80015a4 <HAL_RCC_OscConfig+0x99c>)
 800153e:	6a1b      	ldr	r3, [r3, #32]
 8001540:	4a18      	ldr	r2, [pc, #96]	@ (80015a4 <HAL_RCC_OscConfig+0x99c>)
 8001542:	f043 0304 	orr.w	r3, r3, #4
 8001546:	6213      	str	r3, [r2, #32]
 8001548:	4b16      	ldr	r3, [pc, #88]	@ (80015a4 <HAL_RCC_OscConfig+0x99c>)
 800154a:	6a1b      	ldr	r3, [r3, #32]
 800154c:	4a15      	ldr	r2, [pc, #84]	@ (80015a4 <HAL_RCC_OscConfig+0x99c>)
 800154e:	f043 0301 	orr.w	r3, r3, #1
 8001552:	6213      	str	r3, [r2, #32]
 8001554:	e00b      	b.n	800156e <HAL_RCC_OscConfig+0x966>
 8001556:	4b13      	ldr	r3, [pc, #76]	@ (80015a4 <HAL_RCC_OscConfig+0x99c>)
 8001558:	6a1b      	ldr	r3, [r3, #32]
 800155a:	4a12      	ldr	r2, [pc, #72]	@ (80015a4 <HAL_RCC_OscConfig+0x99c>)
 800155c:	f023 0301 	bic.w	r3, r3, #1
 8001560:	6213      	str	r3, [r2, #32]
 8001562:	4b10      	ldr	r3, [pc, #64]	@ (80015a4 <HAL_RCC_OscConfig+0x99c>)
 8001564:	6a1b      	ldr	r3, [r3, #32]
 8001566:	4a0f      	ldr	r2, [pc, #60]	@ (80015a4 <HAL_RCC_OscConfig+0x99c>)
 8001568:	f023 0304 	bic.w	r3, r3, #4
 800156c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800156e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001572:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	68db      	ldr	r3, [r3, #12]
 800157a:	2b00      	cmp	r3, #0
 800157c:	f000 8087 	beq.w	800168e <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001580:	f7ff f8de 	bl	8000740 <HAL_GetTick>
 8001584:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001588:	e012      	b.n	80015b0 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800158a:	f7ff f8d9 	bl	8000740 <HAL_GetTick>
 800158e:	4602      	mov	r2, r0
 8001590:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001594:	1ad3      	subs	r3, r2, r3
 8001596:	f241 3288 	movw	r2, #5000	@ 0x1388
 800159a:	4293      	cmp	r3, r2
 800159c:	d908      	bls.n	80015b0 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 800159e:	2303      	movs	r3, #3
 80015a0:	e339      	b.n	8001c16 <HAL_RCC_OscConfig+0x100e>
 80015a2:	bf00      	nop
 80015a4:	40021000 	.word	0x40021000
 80015a8:	10908120 	.word	0x10908120
 80015ac:	40007000 	.word	0x40007000
 80015b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015b4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80015b8:	2202      	movs	r2, #2
 80015ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015c0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	fa93 f2a3 	rbit	r2, r3
 80015ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015ce:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80015d2:	601a      	str	r2, [r3, #0]
 80015d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015d8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80015dc:	2202      	movs	r2, #2
 80015de:	601a      	str	r2, [r3, #0]
 80015e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015e4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	fa93 f2a3 	rbit	r2, r3
 80015ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015f2:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80015f6:	601a      	str	r2, [r3, #0]
  return result;
 80015f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015fc:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001600:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001602:	fab3 f383 	clz	r3, r3
 8001606:	b2db      	uxtb	r3, r3
 8001608:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800160c:	b2db      	uxtb	r3, r3
 800160e:	2b00      	cmp	r3, #0
 8001610:	d102      	bne.n	8001618 <HAL_RCC_OscConfig+0xa10>
 8001612:	4b98      	ldr	r3, [pc, #608]	@ (8001874 <HAL_RCC_OscConfig+0xc6c>)
 8001614:	6a1b      	ldr	r3, [r3, #32]
 8001616:	e013      	b.n	8001640 <HAL_RCC_OscConfig+0xa38>
 8001618:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800161c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001620:	2202      	movs	r2, #2
 8001622:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001624:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001628:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	fa93 f2a3 	rbit	r2, r3
 8001632:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001636:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	4b8d      	ldr	r3, [pc, #564]	@ (8001874 <HAL_RCC_OscConfig+0xc6c>)
 800163e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001640:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001644:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001648:	2102      	movs	r1, #2
 800164a:	6011      	str	r1, [r2, #0]
 800164c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001650:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001654:	6812      	ldr	r2, [r2, #0]
 8001656:	fa92 f1a2 	rbit	r1, r2
 800165a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800165e:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001662:	6011      	str	r1, [r2, #0]
  return result;
 8001664:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001668:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800166c:	6812      	ldr	r2, [r2, #0]
 800166e:	fab2 f282 	clz	r2, r2
 8001672:	b2d2      	uxtb	r2, r2
 8001674:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001678:	b2d2      	uxtb	r2, r2
 800167a:	f002 021f 	and.w	r2, r2, #31
 800167e:	2101      	movs	r1, #1
 8001680:	fa01 f202 	lsl.w	r2, r1, r2
 8001684:	4013      	ands	r3, r2
 8001686:	2b00      	cmp	r3, #0
 8001688:	f43f af7f 	beq.w	800158a <HAL_RCC_OscConfig+0x982>
 800168c:	e07d      	b.n	800178a <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800168e:	f7ff f857 	bl	8000740 <HAL_GetTick>
 8001692:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001696:	e00b      	b.n	80016b0 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001698:	f7ff f852 	bl	8000740 <HAL_GetTick>
 800169c:	4602      	mov	r2, r0
 800169e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d901      	bls.n	80016b0 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 80016ac:	2303      	movs	r3, #3
 80016ae:	e2b2      	b.n	8001c16 <HAL_RCC_OscConfig+0x100e>
 80016b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016b4:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80016b8:	2202      	movs	r2, #2
 80016ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016c0:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	fa93 f2a3 	rbit	r2, r3
 80016ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016ce:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80016d2:	601a      	str	r2, [r3, #0]
 80016d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016d8:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80016dc:	2202      	movs	r2, #2
 80016de:	601a      	str	r2, [r3, #0]
 80016e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016e4:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	fa93 f2a3 	rbit	r2, r3
 80016ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016f2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80016f6:	601a      	str	r2, [r3, #0]
  return result;
 80016f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016fc:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001700:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001702:	fab3 f383 	clz	r3, r3
 8001706:	b2db      	uxtb	r3, r3
 8001708:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800170c:	b2db      	uxtb	r3, r3
 800170e:	2b00      	cmp	r3, #0
 8001710:	d102      	bne.n	8001718 <HAL_RCC_OscConfig+0xb10>
 8001712:	4b58      	ldr	r3, [pc, #352]	@ (8001874 <HAL_RCC_OscConfig+0xc6c>)
 8001714:	6a1b      	ldr	r3, [r3, #32]
 8001716:	e013      	b.n	8001740 <HAL_RCC_OscConfig+0xb38>
 8001718:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800171c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001720:	2202      	movs	r2, #2
 8001722:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001724:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001728:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	fa93 f2a3 	rbit	r2, r3
 8001732:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001736:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800173a:	601a      	str	r2, [r3, #0]
 800173c:	4b4d      	ldr	r3, [pc, #308]	@ (8001874 <HAL_RCC_OscConfig+0xc6c>)
 800173e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001740:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001744:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001748:	2102      	movs	r1, #2
 800174a:	6011      	str	r1, [r2, #0]
 800174c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001750:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001754:	6812      	ldr	r2, [r2, #0]
 8001756:	fa92 f1a2 	rbit	r1, r2
 800175a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800175e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001762:	6011      	str	r1, [r2, #0]
  return result;
 8001764:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001768:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800176c:	6812      	ldr	r2, [r2, #0]
 800176e:	fab2 f282 	clz	r2, r2
 8001772:	b2d2      	uxtb	r2, r2
 8001774:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001778:	b2d2      	uxtb	r2, r2
 800177a:	f002 021f 	and.w	r2, r2, #31
 800177e:	2101      	movs	r1, #1
 8001780:	fa01 f202 	lsl.w	r2, r1, r2
 8001784:	4013      	ands	r3, r2
 8001786:	2b00      	cmp	r3, #0
 8001788:	d186      	bne.n	8001698 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800178a:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 800178e:	2b01      	cmp	r3, #1
 8001790:	d105      	bne.n	800179e <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001792:	4b38      	ldr	r3, [pc, #224]	@ (8001874 <HAL_RCC_OscConfig+0xc6c>)
 8001794:	69db      	ldr	r3, [r3, #28]
 8001796:	4a37      	ldr	r2, [pc, #220]	@ (8001874 <HAL_RCC_OscConfig+0xc6c>)
 8001798:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800179c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800179e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017a2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	69db      	ldr	r3, [r3, #28]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	f000 8232 	beq.w	8001c14 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017b0:	4b30      	ldr	r3, [pc, #192]	@ (8001874 <HAL_RCC_OscConfig+0xc6c>)
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	f003 030c 	and.w	r3, r3, #12
 80017b8:	2b08      	cmp	r3, #8
 80017ba:	f000 8201 	beq.w	8001bc0 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017c2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	69db      	ldr	r3, [r3, #28]
 80017ca:	2b02      	cmp	r3, #2
 80017cc:	f040 8157 	bne.w	8001a7e <HAL_RCC_OscConfig+0xe76>
 80017d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017d4:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80017d8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80017dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017e2:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	fa93 f2a3 	rbit	r2, r3
 80017ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017f0:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80017f4:	601a      	str	r2, [r3, #0]
  return result;
 80017f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017fa:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80017fe:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001800:	fab3 f383 	clz	r3, r3
 8001804:	b2db      	uxtb	r3, r3
 8001806:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800180a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	461a      	mov	r2, r3
 8001812:	2300      	movs	r3, #0
 8001814:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001816:	f7fe ff93 	bl	8000740 <HAL_GetTick>
 800181a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800181e:	e009      	b.n	8001834 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001820:	f7fe ff8e 	bl	8000740 <HAL_GetTick>
 8001824:	4602      	mov	r2, r0
 8001826:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800182a:	1ad3      	subs	r3, r2, r3
 800182c:	2b02      	cmp	r3, #2
 800182e:	d901      	bls.n	8001834 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8001830:	2303      	movs	r3, #3
 8001832:	e1f0      	b.n	8001c16 <HAL_RCC_OscConfig+0x100e>
 8001834:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001838:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800183c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001840:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001842:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001846:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	fa93 f2a3 	rbit	r2, r3
 8001850:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001854:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001858:	601a      	str	r2, [r3, #0]
  return result;
 800185a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800185e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001862:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001864:	fab3 f383 	clz	r3, r3
 8001868:	b2db      	uxtb	r3, r3
 800186a:	2b3f      	cmp	r3, #63	@ 0x3f
 800186c:	d804      	bhi.n	8001878 <HAL_RCC_OscConfig+0xc70>
 800186e:	4b01      	ldr	r3, [pc, #4]	@ (8001874 <HAL_RCC_OscConfig+0xc6c>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	e029      	b.n	80018c8 <HAL_RCC_OscConfig+0xcc0>
 8001874:	40021000 	.word	0x40021000
 8001878:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800187c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001880:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001884:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001886:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800188a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	fa93 f2a3 	rbit	r2, r3
 8001894:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001898:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800189c:	601a      	str	r2, [r3, #0]
 800189e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018a2:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80018a6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018b0:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	fa93 f2a3 	rbit	r2, r3
 80018ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018be:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80018c2:	601a      	str	r2, [r3, #0]
 80018c4:	4bc3      	ldr	r3, [pc, #780]	@ (8001bd4 <HAL_RCC_OscConfig+0xfcc>)
 80018c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018c8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80018cc:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80018d0:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80018d4:	6011      	str	r1, [r2, #0]
 80018d6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80018da:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80018de:	6812      	ldr	r2, [r2, #0]
 80018e0:	fa92 f1a2 	rbit	r1, r2
 80018e4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80018e8:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80018ec:	6011      	str	r1, [r2, #0]
  return result;
 80018ee:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80018f2:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80018f6:	6812      	ldr	r2, [r2, #0]
 80018f8:	fab2 f282 	clz	r2, r2
 80018fc:	b2d2      	uxtb	r2, r2
 80018fe:	f042 0220 	orr.w	r2, r2, #32
 8001902:	b2d2      	uxtb	r2, r2
 8001904:	f002 021f 	and.w	r2, r2, #31
 8001908:	2101      	movs	r1, #1
 800190a:	fa01 f202 	lsl.w	r2, r1, r2
 800190e:	4013      	ands	r3, r2
 8001910:	2b00      	cmp	r3, #0
 8001912:	d185      	bne.n	8001820 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001914:	4baf      	ldr	r3, [pc, #700]	@ (8001bd4 <HAL_RCC_OscConfig+0xfcc>)
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800191c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001920:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001928:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800192c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	6a1b      	ldr	r3, [r3, #32]
 8001934:	430b      	orrs	r3, r1
 8001936:	49a7      	ldr	r1, [pc, #668]	@ (8001bd4 <HAL_RCC_OscConfig+0xfcc>)
 8001938:	4313      	orrs	r3, r2
 800193a:	604b      	str	r3, [r1, #4]
 800193c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001940:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001944:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001948:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800194a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800194e:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	fa93 f2a3 	rbit	r2, r3
 8001958:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800195c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001960:	601a      	str	r2, [r3, #0]
  return result;
 8001962:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001966:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800196a:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800196c:	fab3 f383 	clz	r3, r3
 8001970:	b2db      	uxtb	r3, r3
 8001972:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001976:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	461a      	mov	r2, r3
 800197e:	2301      	movs	r3, #1
 8001980:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001982:	f7fe fedd 	bl	8000740 <HAL_GetTick>
 8001986:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800198a:	e009      	b.n	80019a0 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800198c:	f7fe fed8 	bl	8000740 <HAL_GetTick>
 8001990:	4602      	mov	r2, r0
 8001992:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001996:	1ad3      	subs	r3, r2, r3
 8001998:	2b02      	cmp	r3, #2
 800199a:	d901      	bls.n	80019a0 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 800199c:	2303      	movs	r3, #3
 800199e:	e13a      	b.n	8001c16 <HAL_RCC_OscConfig+0x100e>
 80019a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019a4:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80019a8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80019ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019b2:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	fa93 f2a3 	rbit	r2, r3
 80019bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019c0:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80019c4:	601a      	str	r2, [r3, #0]
  return result;
 80019c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019ca:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80019ce:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019d0:	fab3 f383 	clz	r3, r3
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	2b3f      	cmp	r3, #63	@ 0x3f
 80019d8:	d802      	bhi.n	80019e0 <HAL_RCC_OscConfig+0xdd8>
 80019da:	4b7e      	ldr	r3, [pc, #504]	@ (8001bd4 <HAL_RCC_OscConfig+0xfcc>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	e027      	b.n	8001a30 <HAL_RCC_OscConfig+0xe28>
 80019e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019e4:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80019e8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80019ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019f2:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	fa93 f2a3 	rbit	r2, r3
 80019fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a00:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001a04:	601a      	str	r2, [r3, #0]
 8001a06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a0a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001a0e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001a12:	601a      	str	r2, [r3, #0]
 8001a14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a18:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	fa93 f2a3 	rbit	r2, r3
 8001a22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a26:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001a2a:	601a      	str	r2, [r3, #0]
 8001a2c:	4b69      	ldr	r3, [pc, #420]	@ (8001bd4 <HAL_RCC_OscConfig+0xfcc>)
 8001a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a30:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001a34:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001a38:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001a3c:	6011      	str	r1, [r2, #0]
 8001a3e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001a42:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001a46:	6812      	ldr	r2, [r2, #0]
 8001a48:	fa92 f1a2 	rbit	r1, r2
 8001a4c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001a50:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001a54:	6011      	str	r1, [r2, #0]
  return result;
 8001a56:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001a5a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001a5e:	6812      	ldr	r2, [r2, #0]
 8001a60:	fab2 f282 	clz	r2, r2
 8001a64:	b2d2      	uxtb	r2, r2
 8001a66:	f042 0220 	orr.w	r2, r2, #32
 8001a6a:	b2d2      	uxtb	r2, r2
 8001a6c:	f002 021f 	and.w	r2, r2, #31
 8001a70:	2101      	movs	r1, #1
 8001a72:	fa01 f202 	lsl.w	r2, r1, r2
 8001a76:	4013      	ands	r3, r2
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d087      	beq.n	800198c <HAL_RCC_OscConfig+0xd84>
 8001a7c:	e0ca      	b.n	8001c14 <HAL_RCC_OscConfig+0x100c>
 8001a7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a82:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001a86:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001a8a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a90:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	fa93 f2a3 	rbit	r2, r3
 8001a9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a9e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001aa2:	601a      	str	r2, [r3, #0]
  return result;
 8001aa4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001aa8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001aac:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001aae:	fab3 f383 	clz	r3, r3
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001ab8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001abc:	009b      	lsls	r3, r3, #2
 8001abe:	461a      	mov	r2, r3
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac4:	f7fe fe3c 	bl	8000740 <HAL_GetTick>
 8001ac8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001acc:	e009      	b.n	8001ae2 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ace:	f7fe fe37 	bl	8000740 <HAL_GetTick>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001ad8:	1ad3      	subs	r3, r2, r3
 8001ada:	2b02      	cmp	r3, #2
 8001adc:	d901      	bls.n	8001ae2 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8001ade:	2303      	movs	r3, #3
 8001ae0:	e099      	b.n	8001c16 <HAL_RCC_OscConfig+0x100e>
 8001ae2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ae6:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001aea:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001aee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001af0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001af4:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	fa93 f2a3 	rbit	r2, r3
 8001afe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b02:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001b06:	601a      	str	r2, [r3, #0]
  return result;
 8001b08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b0c:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001b10:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b12:	fab3 f383 	clz	r3, r3
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b1a:	d802      	bhi.n	8001b22 <HAL_RCC_OscConfig+0xf1a>
 8001b1c:	4b2d      	ldr	r3, [pc, #180]	@ (8001bd4 <HAL_RCC_OscConfig+0xfcc>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	e027      	b.n	8001b72 <HAL_RCC_OscConfig+0xf6a>
 8001b22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b26:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001b2a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b2e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b34:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	fa93 f2a3 	rbit	r2, r3
 8001b3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b42:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001b46:	601a      	str	r2, [r3, #0]
 8001b48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b4c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001b50:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b54:	601a      	str	r2, [r3, #0]
 8001b56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b5a:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	fa93 f2a3 	rbit	r2, r3
 8001b64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b68:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001b6c:	601a      	str	r2, [r3, #0]
 8001b6e:	4b19      	ldr	r3, [pc, #100]	@ (8001bd4 <HAL_RCC_OscConfig+0xfcc>)
 8001b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b72:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b76:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001b7a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001b7e:	6011      	str	r1, [r2, #0]
 8001b80:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b84:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001b88:	6812      	ldr	r2, [r2, #0]
 8001b8a:	fa92 f1a2 	rbit	r1, r2
 8001b8e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b92:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001b96:	6011      	str	r1, [r2, #0]
  return result;
 8001b98:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b9c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001ba0:	6812      	ldr	r2, [r2, #0]
 8001ba2:	fab2 f282 	clz	r2, r2
 8001ba6:	b2d2      	uxtb	r2, r2
 8001ba8:	f042 0220 	orr.w	r2, r2, #32
 8001bac:	b2d2      	uxtb	r2, r2
 8001bae:	f002 021f 	and.w	r2, r2, #31
 8001bb2:	2101      	movs	r1, #1
 8001bb4:	fa01 f202 	lsl.w	r2, r1, r2
 8001bb8:	4013      	ands	r3, r2
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d187      	bne.n	8001ace <HAL_RCC_OscConfig+0xec6>
 8001bbe:	e029      	b.n	8001c14 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bc0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bc4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	69db      	ldr	r3, [r3, #28]
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	d103      	bne.n	8001bd8 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	e020      	b.n	8001c16 <HAL_RCC_OscConfig+0x100e>
 8001bd4:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001bd8:	4b11      	ldr	r3, [pc, #68]	@ (8001c20 <HAL_RCC_OscConfig+0x1018>)
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001be0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001be4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001be8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bec:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	6a1b      	ldr	r3, [r3, #32]
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	d10b      	bne.n	8001c10 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001bf8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001bfc:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001c00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c04:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d001      	beq.n	8001c14 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	e000      	b.n	8001c16 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8001c14:	2300      	movs	r3, #0
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	40021000 	.word	0x40021000

08001c24 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b09e      	sub	sp, #120	@ 0x78
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d101      	bne.n	8001c3c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	e154      	b.n	8001ee6 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c3c:	4b89      	ldr	r3, [pc, #548]	@ (8001e64 <HAL_RCC_ClockConfig+0x240>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f003 0307 	and.w	r3, r3, #7
 8001c44:	683a      	ldr	r2, [r7, #0]
 8001c46:	429a      	cmp	r2, r3
 8001c48:	d910      	bls.n	8001c6c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c4a:	4b86      	ldr	r3, [pc, #536]	@ (8001e64 <HAL_RCC_ClockConfig+0x240>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f023 0207 	bic.w	r2, r3, #7
 8001c52:	4984      	ldr	r1, [pc, #528]	@ (8001e64 <HAL_RCC_ClockConfig+0x240>)
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	4313      	orrs	r3, r2
 8001c58:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c5a:	4b82      	ldr	r3, [pc, #520]	@ (8001e64 <HAL_RCC_ClockConfig+0x240>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f003 0307 	and.w	r3, r3, #7
 8001c62:	683a      	ldr	r2, [r7, #0]
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d001      	beq.n	8001c6c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	e13c      	b.n	8001ee6 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f003 0302 	and.w	r3, r3, #2
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d008      	beq.n	8001c8a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c78:	4b7b      	ldr	r3, [pc, #492]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	4978      	ldr	r1, [pc, #480]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001c86:	4313      	orrs	r3, r2
 8001c88:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 0301 	and.w	r3, r3, #1
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	f000 80cd 	beq.w	8001e32 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d137      	bne.n	8001d10 <HAL_RCC_ClockConfig+0xec>
 8001ca0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ca4:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ca6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001ca8:	fa93 f3a3 	rbit	r3, r3
 8001cac:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001cae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cb0:	fab3 f383 	clz	r3, r3
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	2b3f      	cmp	r3, #63	@ 0x3f
 8001cb8:	d802      	bhi.n	8001cc0 <HAL_RCC_ClockConfig+0x9c>
 8001cba:	4b6b      	ldr	r3, [pc, #428]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	e00f      	b.n	8001ce0 <HAL_RCC_ClockConfig+0xbc>
 8001cc0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001cc4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cc6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001cc8:	fa93 f3a3 	rbit	r3, r3
 8001ccc:	667b      	str	r3, [r7, #100]	@ 0x64
 8001cce:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001cd2:	663b      	str	r3, [r7, #96]	@ 0x60
 8001cd4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001cd6:	fa93 f3a3 	rbit	r3, r3
 8001cda:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001cdc:	4b62      	ldr	r3, [pc, #392]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ce0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001ce4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001ce6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001ce8:	fa92 f2a2 	rbit	r2, r2
 8001cec:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8001cee:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001cf0:	fab2 f282 	clz	r2, r2
 8001cf4:	b2d2      	uxtb	r2, r2
 8001cf6:	f042 0220 	orr.w	r2, r2, #32
 8001cfa:	b2d2      	uxtb	r2, r2
 8001cfc:	f002 021f 	and.w	r2, r2, #31
 8001d00:	2101      	movs	r1, #1
 8001d02:	fa01 f202 	lsl.w	r2, r1, r2
 8001d06:	4013      	ands	r3, r2
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d171      	bne.n	8001df0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	e0ea      	b.n	8001ee6 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	2b02      	cmp	r3, #2
 8001d16:	d137      	bne.n	8001d88 <HAL_RCC_ClockConfig+0x164>
 8001d18:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d1c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001d20:	fa93 f3a3 	rbit	r3, r3
 8001d24:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001d26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d28:	fab3 f383 	clz	r3, r3
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001d30:	d802      	bhi.n	8001d38 <HAL_RCC_ClockConfig+0x114>
 8001d32:	4b4d      	ldr	r3, [pc, #308]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	e00f      	b.n	8001d58 <HAL_RCC_ClockConfig+0x134>
 8001d38:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d3c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d40:	fa93 f3a3 	rbit	r3, r3
 8001d44:	647b      	str	r3, [r7, #68]	@ 0x44
 8001d46:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d4a:	643b      	str	r3, [r7, #64]	@ 0x40
 8001d4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d4e:	fa93 f3a3 	rbit	r3, r3
 8001d52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001d54:	4b44      	ldr	r3, [pc, #272]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d58:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001d5c:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001d5e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001d60:	fa92 f2a2 	rbit	r2, r2
 8001d64:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8001d66:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001d68:	fab2 f282 	clz	r2, r2
 8001d6c:	b2d2      	uxtb	r2, r2
 8001d6e:	f042 0220 	orr.w	r2, r2, #32
 8001d72:	b2d2      	uxtb	r2, r2
 8001d74:	f002 021f 	and.w	r2, r2, #31
 8001d78:	2101      	movs	r1, #1
 8001d7a:	fa01 f202 	lsl.w	r2, r1, r2
 8001d7e:	4013      	ands	r3, r2
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d135      	bne.n	8001df0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001d84:	2301      	movs	r3, #1
 8001d86:	e0ae      	b.n	8001ee6 <HAL_RCC_ClockConfig+0x2c2>
 8001d88:	2302      	movs	r3, #2
 8001d8a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d8e:	fa93 f3a3 	rbit	r3, r3
 8001d92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8001d94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d96:	fab3 f383 	clz	r3, r3
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	2b3f      	cmp	r3, #63	@ 0x3f
 8001d9e:	d802      	bhi.n	8001da6 <HAL_RCC_ClockConfig+0x182>
 8001da0:	4b31      	ldr	r3, [pc, #196]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	e00d      	b.n	8001dc2 <HAL_RCC_ClockConfig+0x19e>
 8001da6:	2302      	movs	r3, #2
 8001da8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001daa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dac:	fa93 f3a3 	rbit	r3, r3
 8001db0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001db2:	2302      	movs	r3, #2
 8001db4:	623b      	str	r3, [r7, #32]
 8001db6:	6a3b      	ldr	r3, [r7, #32]
 8001db8:	fa93 f3a3 	rbit	r3, r3
 8001dbc:	61fb      	str	r3, [r7, #28]
 8001dbe:	4b2a      	ldr	r3, [pc, #168]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001dc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dc2:	2202      	movs	r2, #2
 8001dc4:	61ba      	str	r2, [r7, #24]
 8001dc6:	69ba      	ldr	r2, [r7, #24]
 8001dc8:	fa92 f2a2 	rbit	r2, r2
 8001dcc:	617a      	str	r2, [r7, #20]
  return result;
 8001dce:	697a      	ldr	r2, [r7, #20]
 8001dd0:	fab2 f282 	clz	r2, r2
 8001dd4:	b2d2      	uxtb	r2, r2
 8001dd6:	f042 0220 	orr.w	r2, r2, #32
 8001dda:	b2d2      	uxtb	r2, r2
 8001ddc:	f002 021f 	and.w	r2, r2, #31
 8001de0:	2101      	movs	r1, #1
 8001de2:	fa01 f202 	lsl.w	r2, r1, r2
 8001de6:	4013      	ands	r3, r2
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d101      	bne.n	8001df0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001dec:	2301      	movs	r3, #1
 8001dee:	e07a      	b.n	8001ee6 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001df0:	4b1d      	ldr	r3, [pc, #116]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f023 0203 	bic.w	r2, r3, #3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	491a      	ldr	r1, [pc, #104]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e02:	f7fe fc9d 	bl	8000740 <HAL_GetTick>
 8001e06:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e08:	e00a      	b.n	8001e20 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e0a:	f7fe fc99 	bl	8000740 <HAL_GetTick>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001e12:	1ad3      	subs	r3, r2, r3
 8001e14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d901      	bls.n	8001e20 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	e062      	b.n	8001ee6 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e20:	4b11      	ldr	r3, [pc, #68]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	f003 020c 	and.w	r2, r3, #12
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	009b      	lsls	r3, r3, #2
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d1eb      	bne.n	8001e0a <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e32:	4b0c      	ldr	r3, [pc, #48]	@ (8001e64 <HAL_RCC_ClockConfig+0x240>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f003 0307 	and.w	r3, r3, #7
 8001e3a:	683a      	ldr	r2, [r7, #0]
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	d215      	bcs.n	8001e6c <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e40:	4b08      	ldr	r3, [pc, #32]	@ (8001e64 <HAL_RCC_ClockConfig+0x240>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f023 0207 	bic.w	r2, r3, #7
 8001e48:	4906      	ldr	r1, [pc, #24]	@ (8001e64 <HAL_RCC_ClockConfig+0x240>)
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e50:	4b04      	ldr	r3, [pc, #16]	@ (8001e64 <HAL_RCC_ClockConfig+0x240>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f003 0307 	and.w	r3, r3, #7
 8001e58:	683a      	ldr	r2, [r7, #0]
 8001e5a:	429a      	cmp	r2, r3
 8001e5c:	d006      	beq.n	8001e6c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e041      	b.n	8001ee6 <HAL_RCC_ClockConfig+0x2c2>
 8001e62:	bf00      	nop
 8001e64:	40022000 	.word	0x40022000
 8001e68:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f003 0304 	and.w	r3, r3, #4
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d008      	beq.n	8001e8a <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e78:	4b1d      	ldr	r3, [pc, #116]	@ (8001ef0 <HAL_RCC_ClockConfig+0x2cc>)
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	491a      	ldr	r1, [pc, #104]	@ (8001ef0 <HAL_RCC_ClockConfig+0x2cc>)
 8001e86:	4313      	orrs	r3, r2
 8001e88:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f003 0308 	and.w	r3, r3, #8
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d009      	beq.n	8001eaa <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e96:	4b16      	ldr	r3, [pc, #88]	@ (8001ef0 <HAL_RCC_ClockConfig+0x2cc>)
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	691b      	ldr	r3, [r3, #16]
 8001ea2:	00db      	lsls	r3, r3, #3
 8001ea4:	4912      	ldr	r1, [pc, #72]	@ (8001ef0 <HAL_RCC_ClockConfig+0x2cc>)
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001eaa:	f000 f829 	bl	8001f00 <HAL_RCC_GetSysClockFreq>
 8001eae:	4601      	mov	r1, r0
 8001eb0:	4b0f      	ldr	r3, [pc, #60]	@ (8001ef0 <HAL_RCC_ClockConfig+0x2cc>)
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001eb8:	22f0      	movs	r2, #240	@ 0xf0
 8001eba:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ebc:	693a      	ldr	r2, [r7, #16]
 8001ebe:	fa92 f2a2 	rbit	r2, r2
 8001ec2:	60fa      	str	r2, [r7, #12]
  return result;
 8001ec4:	68fa      	ldr	r2, [r7, #12]
 8001ec6:	fab2 f282 	clz	r2, r2
 8001eca:	b2d2      	uxtb	r2, r2
 8001ecc:	40d3      	lsrs	r3, r2
 8001ece:	4a09      	ldr	r2, [pc, #36]	@ (8001ef4 <HAL_RCC_ClockConfig+0x2d0>)
 8001ed0:	5cd3      	ldrb	r3, [r2, r3]
 8001ed2:	fa21 f303 	lsr.w	r3, r1, r3
 8001ed6:	4a08      	ldr	r2, [pc, #32]	@ (8001ef8 <HAL_RCC_ClockConfig+0x2d4>)
 8001ed8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001eda:	4b08      	ldr	r3, [pc, #32]	@ (8001efc <HAL_RCC_ClockConfig+0x2d8>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f7fe fbea 	bl	80006b8 <HAL_InitTick>
  
  return HAL_OK;
 8001ee4:	2300      	movs	r3, #0
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3778      	adds	r7, #120	@ 0x78
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	40021000 	.word	0x40021000
 8001ef4:	08003534 	.word	0x08003534
 8001ef8:	20000000 	.word	0x20000000
 8001efc:	20000004 	.word	0x20000004

08001f00 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b087      	sub	sp, #28
 8001f04:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f06:	2300      	movs	r3, #0
 8001f08:	60fb      	str	r3, [r7, #12]
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	60bb      	str	r3, [r7, #8]
 8001f0e:	2300      	movs	r3, #0
 8001f10:	617b      	str	r3, [r7, #20]
 8001f12:	2300      	movs	r3, #0
 8001f14:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001f16:	2300      	movs	r3, #0
 8001f18:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001f1a:	4b1e      	ldr	r3, [pc, #120]	@ (8001f94 <HAL_RCC_GetSysClockFreq+0x94>)
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	f003 030c 	and.w	r3, r3, #12
 8001f26:	2b04      	cmp	r3, #4
 8001f28:	d002      	beq.n	8001f30 <HAL_RCC_GetSysClockFreq+0x30>
 8001f2a:	2b08      	cmp	r3, #8
 8001f2c:	d003      	beq.n	8001f36 <HAL_RCC_GetSysClockFreq+0x36>
 8001f2e:	e026      	b.n	8001f7e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f30:	4b19      	ldr	r3, [pc, #100]	@ (8001f98 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f32:	613b      	str	r3, [r7, #16]
      break;
 8001f34:	e026      	b.n	8001f84 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	0c9b      	lsrs	r3, r3, #18
 8001f3a:	f003 030f 	and.w	r3, r3, #15
 8001f3e:	4a17      	ldr	r2, [pc, #92]	@ (8001f9c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f40:	5cd3      	ldrb	r3, [r2, r3]
 8001f42:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8001f44:	4b13      	ldr	r3, [pc, #76]	@ (8001f94 <HAL_RCC_GetSysClockFreq+0x94>)
 8001f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f48:	f003 030f 	and.w	r3, r3, #15
 8001f4c:	4a14      	ldr	r2, [pc, #80]	@ (8001fa0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f4e:	5cd3      	ldrb	r3, [r2, r3]
 8001f50:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d008      	beq.n	8001f6e <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f5c:	4a0e      	ldr	r2, [pc, #56]	@ (8001f98 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	fb02 f303 	mul.w	r3, r2, r3
 8001f6a:	617b      	str	r3, [r7, #20]
 8001f6c:	e004      	b.n	8001f78 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4a0c      	ldr	r2, [pc, #48]	@ (8001fa4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f72:	fb02 f303 	mul.w	r3, r2, r3
 8001f76:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	613b      	str	r3, [r7, #16]
      break;
 8001f7c:	e002      	b.n	8001f84 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f7e:	4b06      	ldr	r3, [pc, #24]	@ (8001f98 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f80:	613b      	str	r3, [r7, #16]
      break;
 8001f82:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f84:	693b      	ldr	r3, [r7, #16]
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	371c      	adds	r7, #28
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop
 8001f94:	40021000 	.word	0x40021000
 8001f98:	007a1200 	.word	0x007a1200
 8001f9c:	08003544 	.word	0x08003544
 8001fa0:	08003554 	.word	0x08003554
 8001fa4:	003d0900 	.word	0x003d0900

08001fa8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b092      	sub	sp, #72	@ 0x48
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	f000 80d2 	beq.w	8002170 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fcc:	4b4d      	ldr	r3, [pc, #308]	@ (8002104 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001fce:	69db      	ldr	r3, [r3, #28]
 8001fd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d10e      	bne.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fd8:	4b4a      	ldr	r3, [pc, #296]	@ (8002104 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001fda:	69db      	ldr	r3, [r3, #28]
 8001fdc:	4a49      	ldr	r2, [pc, #292]	@ (8002104 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001fde:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fe2:	61d3      	str	r3, [r2, #28]
 8001fe4:	4b47      	ldr	r3, [pc, #284]	@ (8002104 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001fe6:	69db      	ldr	r3, [r3, #28]
 8001fe8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fec:	60bb      	str	r3, [r7, #8]
 8001fee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ff6:	4b44      	ldr	r3, [pc, #272]	@ (8002108 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d118      	bne.n	8002034 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002002:	4b41      	ldr	r3, [pc, #260]	@ (8002108 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a40      	ldr	r2, [pc, #256]	@ (8002108 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002008:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800200c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800200e:	f7fe fb97 	bl	8000740 <HAL_GetTick>
 8002012:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002014:	e008      	b.n	8002028 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002016:	f7fe fb93 	bl	8000740 <HAL_GetTick>
 800201a:	4602      	mov	r2, r0
 800201c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800201e:	1ad3      	subs	r3, r2, r3
 8002020:	2b64      	cmp	r3, #100	@ 0x64
 8002022:	d901      	bls.n	8002028 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002024:	2303      	movs	r3, #3
 8002026:	e149      	b.n	80022bc <HAL_RCCEx_PeriphCLKConfig+0x314>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002028:	4b37      	ldr	r3, [pc, #220]	@ (8002108 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002030:	2b00      	cmp	r3, #0
 8002032:	d0f0      	beq.n	8002016 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002034:	4b33      	ldr	r3, [pc, #204]	@ (8002104 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002036:	6a1b      	ldr	r3, [r3, #32]
 8002038:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800203c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800203e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002040:	2b00      	cmp	r3, #0
 8002042:	f000 8082 	beq.w	800214a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800204e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002050:	429a      	cmp	r2, r3
 8002052:	d07a      	beq.n	800214a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002054:	4b2b      	ldr	r3, [pc, #172]	@ (8002104 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002056:	6a1b      	ldr	r3, [r3, #32]
 8002058:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800205c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800205e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002062:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002066:	fa93 f3a3 	rbit	r3, r3
 800206a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 800206c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800206e:	fab3 f383 	clz	r3, r3
 8002072:	b2db      	uxtb	r3, r3
 8002074:	461a      	mov	r2, r3
 8002076:	4b25      	ldr	r3, [pc, #148]	@ (800210c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002078:	4413      	add	r3, r2
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	461a      	mov	r2, r3
 800207e:	2301      	movs	r3, #1
 8002080:	6013      	str	r3, [r2, #0]
 8002082:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002086:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800208a:	fa93 f3a3 	rbit	r3, r3
 800208e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002090:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002092:	fab3 f383 	clz	r3, r3
 8002096:	b2db      	uxtb	r3, r3
 8002098:	461a      	mov	r2, r3
 800209a:	4b1c      	ldr	r3, [pc, #112]	@ (800210c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800209c:	4413      	add	r3, r2
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	461a      	mov	r2, r3
 80020a2:	2300      	movs	r3, #0
 80020a4:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80020a6:	4a17      	ldr	r2, [pc, #92]	@ (8002104 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80020a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80020aa:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80020ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80020ae:	f003 0301 	and.w	r3, r3, #1
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d049      	beq.n	800214a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020b6:	f7fe fb43 	bl	8000740 <HAL_GetTick>
 80020ba:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020bc:	e00a      	b.n	80020d4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020be:	f7fe fb3f 	bl	8000740 <HAL_GetTick>
 80020c2:	4602      	mov	r2, r0
 80020c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020c6:	1ad3      	subs	r3, r2, r3
 80020c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d901      	bls.n	80020d4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80020d0:	2303      	movs	r3, #3
 80020d2:	e0f3      	b.n	80022bc <HAL_RCCEx_PeriphCLKConfig+0x314>
 80020d4:	2302      	movs	r3, #2
 80020d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020da:	fa93 f3a3 	rbit	r3, r3
 80020de:	627b      	str	r3, [r7, #36]	@ 0x24
 80020e0:	2302      	movs	r3, #2
 80020e2:	623b      	str	r3, [r7, #32]
 80020e4:	6a3b      	ldr	r3, [r7, #32]
 80020e6:	fa93 f3a3 	rbit	r3, r3
 80020ea:	61fb      	str	r3, [r7, #28]
  return result;
 80020ec:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020ee:	fab3 f383 	clz	r3, r3
 80020f2:	b2db      	uxtb	r3, r3
 80020f4:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d108      	bne.n	8002110 <HAL_RCCEx_PeriphCLKConfig+0x168>
 80020fe:	4b01      	ldr	r3, [pc, #4]	@ (8002104 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002100:	6a1b      	ldr	r3, [r3, #32]
 8002102:	e00d      	b.n	8002120 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8002104:	40021000 	.word	0x40021000
 8002108:	40007000 	.word	0x40007000
 800210c:	10908100 	.word	0x10908100
 8002110:	2302      	movs	r3, #2
 8002112:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002114:	69bb      	ldr	r3, [r7, #24]
 8002116:	fa93 f3a3 	rbit	r3, r3
 800211a:	617b      	str	r3, [r7, #20]
 800211c:	4b69      	ldr	r3, [pc, #420]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800211e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002120:	2202      	movs	r2, #2
 8002122:	613a      	str	r2, [r7, #16]
 8002124:	693a      	ldr	r2, [r7, #16]
 8002126:	fa92 f2a2 	rbit	r2, r2
 800212a:	60fa      	str	r2, [r7, #12]
  return result;
 800212c:	68fa      	ldr	r2, [r7, #12]
 800212e:	fab2 f282 	clz	r2, r2
 8002132:	b2d2      	uxtb	r2, r2
 8002134:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002138:	b2d2      	uxtb	r2, r2
 800213a:	f002 021f 	and.w	r2, r2, #31
 800213e:	2101      	movs	r1, #1
 8002140:	fa01 f202 	lsl.w	r2, r1, r2
 8002144:	4013      	ands	r3, r2
 8002146:	2b00      	cmp	r3, #0
 8002148:	d0b9      	beq.n	80020be <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800214a:	4b5e      	ldr	r3, [pc, #376]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800214c:	6a1b      	ldr	r3, [r3, #32]
 800214e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	495b      	ldr	r1, [pc, #364]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002158:	4313      	orrs	r3, r2
 800215a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800215c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002160:	2b01      	cmp	r3, #1
 8002162:	d105      	bne.n	8002170 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002164:	4b57      	ldr	r3, [pc, #348]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002166:	69db      	ldr	r3, [r3, #28]
 8002168:	4a56      	ldr	r2, [pc, #344]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800216a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800216e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f003 0301 	and.w	r3, r3, #1
 8002178:	2b00      	cmp	r3, #0
 800217a:	d008      	beq.n	800218e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800217c:	4b51      	ldr	r3, [pc, #324]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800217e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002180:	f023 0203 	bic.w	r2, r3, #3
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	494e      	ldr	r1, [pc, #312]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800218a:	4313      	orrs	r3, r2
 800218c:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f003 0320 	and.w	r3, r3, #32
 8002196:	2b00      	cmp	r3, #0
 8002198:	d008      	beq.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800219a:	4b4a      	ldr	r3, [pc, #296]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800219c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800219e:	f023 0210 	bic.w	r2, r3, #16
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	68db      	ldr	r3, [r3, #12]
 80021a6:	4947      	ldr	r1, [pc, #284]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80021a8:	4313      	orrs	r3, r2
 80021aa:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d008      	beq.n	80021ca <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80021b8:	4b42      	ldr	r3, [pc, #264]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c4:	493f      	ldr	r1, [pc, #252]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80021c6:	4313      	orrs	r3, r2
 80021c8:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d008      	beq.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80021d6:	4b3b      	ldr	r3, [pc, #236]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80021d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021da:	f023 0220 	bic.w	r2, r3, #32
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	691b      	ldr	r3, [r3, #16]
 80021e2:	4938      	ldr	r1, [pc, #224]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80021e4:	4313      	orrs	r3, r2
 80021e6:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d008      	beq.n	8002206 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80021f4:	4b33      	ldr	r3, [pc, #204]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80021f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f8:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	695b      	ldr	r3, [r3, #20]
 8002200:	4930      	ldr	r1, [pc, #192]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002202:	4313      	orrs	r3, r2
 8002204:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800220e:	2b00      	cmp	r3, #0
 8002210:	d008      	beq.n	8002224 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002212:	4b2c      	ldr	r3, [pc, #176]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	69db      	ldr	r3, [r3, #28]
 800221e:	4929      	ldr	r1, [pc, #164]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002220:	4313      	orrs	r3, r2
 8002222:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800222c:	2b00      	cmp	r3, #0
 800222e:	d008      	beq.n	8002242 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8002230:	4b24      	ldr	r3, [pc, #144]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002234:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	699b      	ldr	r3, [r3, #24]
 800223c:	4921      	ldr	r1, [pc, #132]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800223e:	4313      	orrs	r3, r2
 8002240:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800224a:	2b00      	cmp	r3, #0
 800224c:	d008      	beq.n	8002260 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800224e:	4b1d      	ldr	r3, [pc, #116]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002252:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6a1b      	ldr	r3, [r3, #32]
 800225a:	491a      	ldr	r1, [pc, #104]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800225c:	4313      	orrs	r3, r2
 800225e:	630b      	str	r3, [r1, #48]	@ 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002268:	2b00      	cmp	r3, #0
 800226a:	d008      	beq.n	800227e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800226c:	4b15      	ldr	r3, [pc, #84]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800226e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002270:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002278:	4912      	ldr	r1, [pc, #72]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800227a:	4313      	orrs	r3, r2
 800227c:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002286:	2b00      	cmp	r3, #0
 8002288:	d008      	beq.n	800229c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800228a:	4b0e      	ldr	r3, [pc, #56]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800228c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228e:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002296:	490b      	ldr	r1, [pc, #44]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002298:	4313      	orrs	r3, r2
 800229a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d008      	beq.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80022a8:	4b06      	ldr	r3, [pc, #24]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80022aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ac:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022b4:	4903      	ldr	r1, [pc, #12]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80022b6:	4313      	orrs	r3, r2
 80022b8:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80022ba:	2300      	movs	r3, #0
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3748      	adds	r7, #72	@ 0x48
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	40021000 	.word	0x40021000

080022c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d101      	bne.n	80022da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e049      	b.n	800236e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d106      	bne.n	80022f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2200      	movs	r2, #0
 80022ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f7fe f92c 	bl	800054c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2202      	movs	r2, #2
 80022f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	3304      	adds	r3, #4
 8002304:	4619      	mov	r1, r3
 8002306:	4610      	mov	r0, r2
 8002308:	f000 fb5a 	bl	80029c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2201      	movs	r2, #1
 8002310:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2201      	movs	r2, #1
 8002318:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2201      	movs	r2, #1
 8002320:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2201      	movs	r2, #1
 8002328:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2201      	movs	r2, #1
 8002330:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2201      	movs	r2, #1
 8002338:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2201      	movs	r2, #1
 8002340:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2201      	movs	r2, #1
 8002348:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2201      	movs	r2, #1
 8002350:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2201      	movs	r2, #1
 8002358:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2201      	movs	r2, #1
 8002360:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2201      	movs	r2, #1
 8002368:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800236c:	2300      	movs	r3, #0
}
 800236e:	4618      	mov	r0, r3
 8002370:	3708      	adds	r7, #8
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}

08002376 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002376:	b580      	push	{r7, lr}
 8002378:	b082      	sub	sp, #8
 800237a:	af00      	add	r7, sp, #0
 800237c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d101      	bne.n	8002388 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e049      	b.n	800241c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800238e:	b2db      	uxtb	r3, r3
 8002390:	2b00      	cmp	r3, #0
 8002392:	d106      	bne.n	80023a2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2200      	movs	r2, #0
 8002398:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	f000 f841 	bl	8002424 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2202      	movs	r2, #2
 80023a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	3304      	adds	r3, #4
 80023b2:	4619      	mov	r1, r3
 80023b4:	4610      	mov	r0, r2
 80023b6:	f000 fb03 	bl	80029c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2201      	movs	r2, #1
 80023be:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2201      	movs	r2, #1
 80023c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2201      	movs	r2, #1
 80023ce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2201      	movs	r2, #1
 80023d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2201      	movs	r2, #1
 80023de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2201      	movs	r2, #1
 80023e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2201      	movs	r2, #1
 80023ee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2201      	movs	r2, #1
 80023f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2201      	movs	r2, #1
 80023fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2201      	movs	r2, #1
 8002406:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2201      	movs	r2, #1
 800240e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2201      	movs	r2, #1
 8002416:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800241a:	2300      	movs	r3, #0
}
 800241c:	4618      	mov	r0, r3
 800241e:	3708      	adds	r7, #8
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}

08002424 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800242c:	bf00      	nop
 800242e:	370c      	adds	r7, #12
 8002430:	46bd      	mov	sp, r7
 8002432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002436:	4770      	bx	lr

08002438 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b084      	sub	sp, #16
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d109      	bne.n	800245c <HAL_TIM_PWM_Start+0x24>
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800244e:	b2db      	uxtb	r3, r3
 8002450:	2b01      	cmp	r3, #1
 8002452:	bf14      	ite	ne
 8002454:	2301      	movne	r3, #1
 8002456:	2300      	moveq	r3, #0
 8002458:	b2db      	uxtb	r3, r3
 800245a:	e03c      	b.n	80024d6 <HAL_TIM_PWM_Start+0x9e>
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	2b04      	cmp	r3, #4
 8002460:	d109      	bne.n	8002476 <HAL_TIM_PWM_Start+0x3e>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002468:	b2db      	uxtb	r3, r3
 800246a:	2b01      	cmp	r3, #1
 800246c:	bf14      	ite	ne
 800246e:	2301      	movne	r3, #1
 8002470:	2300      	moveq	r3, #0
 8002472:	b2db      	uxtb	r3, r3
 8002474:	e02f      	b.n	80024d6 <HAL_TIM_PWM_Start+0x9e>
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	2b08      	cmp	r3, #8
 800247a:	d109      	bne.n	8002490 <HAL_TIM_PWM_Start+0x58>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002482:	b2db      	uxtb	r3, r3
 8002484:	2b01      	cmp	r3, #1
 8002486:	bf14      	ite	ne
 8002488:	2301      	movne	r3, #1
 800248a:	2300      	moveq	r3, #0
 800248c:	b2db      	uxtb	r3, r3
 800248e:	e022      	b.n	80024d6 <HAL_TIM_PWM_Start+0x9e>
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	2b0c      	cmp	r3, #12
 8002494:	d109      	bne.n	80024aa <HAL_TIM_PWM_Start+0x72>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800249c:	b2db      	uxtb	r3, r3
 800249e:	2b01      	cmp	r3, #1
 80024a0:	bf14      	ite	ne
 80024a2:	2301      	movne	r3, #1
 80024a4:	2300      	moveq	r3, #0
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	e015      	b.n	80024d6 <HAL_TIM_PWM_Start+0x9e>
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	2b10      	cmp	r3, #16
 80024ae:	d109      	bne.n	80024c4 <HAL_TIM_PWM_Start+0x8c>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	bf14      	ite	ne
 80024bc:	2301      	movne	r3, #1
 80024be:	2300      	moveq	r3, #0
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	e008      	b.n	80024d6 <HAL_TIM_PWM_Start+0x9e>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80024ca:	b2db      	uxtb	r3, r3
 80024cc:	2b01      	cmp	r3, #1
 80024ce:	bf14      	ite	ne
 80024d0:	2301      	movne	r3, #1
 80024d2:	2300      	moveq	r3, #0
 80024d4:	b2db      	uxtb	r3, r3
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d001      	beq.n	80024de <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	e083      	b.n	80025e6 <HAL_TIM_PWM_Start+0x1ae>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d104      	bne.n	80024ee <HAL_TIM_PWM_Start+0xb6>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2202      	movs	r2, #2
 80024e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80024ec:	e023      	b.n	8002536 <HAL_TIM_PWM_Start+0xfe>
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	2b04      	cmp	r3, #4
 80024f2:	d104      	bne.n	80024fe <HAL_TIM_PWM_Start+0xc6>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2202      	movs	r2, #2
 80024f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80024fc:	e01b      	b.n	8002536 <HAL_TIM_PWM_Start+0xfe>
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	2b08      	cmp	r3, #8
 8002502:	d104      	bne.n	800250e <HAL_TIM_PWM_Start+0xd6>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2202      	movs	r2, #2
 8002508:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800250c:	e013      	b.n	8002536 <HAL_TIM_PWM_Start+0xfe>
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	2b0c      	cmp	r3, #12
 8002512:	d104      	bne.n	800251e <HAL_TIM_PWM_Start+0xe6>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2202      	movs	r2, #2
 8002518:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800251c:	e00b      	b.n	8002536 <HAL_TIM_PWM_Start+0xfe>
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	2b10      	cmp	r3, #16
 8002522:	d104      	bne.n	800252e <HAL_TIM_PWM_Start+0xf6>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2202      	movs	r2, #2
 8002528:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800252c:	e003      	b.n	8002536 <HAL_TIM_PWM_Start+0xfe>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2202      	movs	r2, #2
 8002532:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	2201      	movs	r2, #1
 800253c:	6839      	ldr	r1, [r7, #0]
 800253e:	4618      	mov	r0, r3
 8002540:	f000 fdf8 	bl	8003134 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a29      	ldr	r2, [pc, #164]	@ (80025f0 <HAL_TIM_PWM_Start+0x1b8>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d00e      	beq.n	800256c <HAL_TIM_PWM_Start+0x134>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a28      	ldr	r2, [pc, #160]	@ (80025f4 <HAL_TIM_PWM_Start+0x1bc>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d009      	beq.n	800256c <HAL_TIM_PWM_Start+0x134>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a26      	ldr	r2, [pc, #152]	@ (80025f8 <HAL_TIM_PWM_Start+0x1c0>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d004      	beq.n	800256c <HAL_TIM_PWM_Start+0x134>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a25      	ldr	r2, [pc, #148]	@ (80025fc <HAL_TIM_PWM_Start+0x1c4>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d101      	bne.n	8002570 <HAL_TIM_PWM_Start+0x138>
 800256c:	2301      	movs	r3, #1
 800256e:	e000      	b.n	8002572 <HAL_TIM_PWM_Start+0x13a>
 8002570:	2300      	movs	r3, #0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d007      	beq.n	8002586 <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002584:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a19      	ldr	r2, [pc, #100]	@ (80025f0 <HAL_TIM_PWM_Start+0x1b8>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d009      	beq.n	80025a4 <HAL_TIM_PWM_Start+0x16c>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002598:	d004      	beq.n	80025a4 <HAL_TIM_PWM_Start+0x16c>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a15      	ldr	r2, [pc, #84]	@ (80025f4 <HAL_TIM_PWM_Start+0x1bc>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d115      	bne.n	80025d0 <HAL_TIM_PWM_Start+0x198>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	689a      	ldr	r2, [r3, #8]
 80025aa:	4b15      	ldr	r3, [pc, #84]	@ (8002600 <HAL_TIM_PWM_Start+0x1c8>)
 80025ac:	4013      	ands	r3, r2
 80025ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	2b06      	cmp	r3, #6
 80025b4:	d015      	beq.n	80025e2 <HAL_TIM_PWM_Start+0x1aa>
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025bc:	d011      	beq.n	80025e2 <HAL_TIM_PWM_Start+0x1aa>
    {
      __HAL_TIM_ENABLE(htim);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f042 0201 	orr.w	r2, r2, #1
 80025cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025ce:	e008      	b.n	80025e2 <HAL_TIM_PWM_Start+0x1aa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f042 0201 	orr.w	r2, r2, #1
 80025de:	601a      	str	r2, [r3, #0]
 80025e0:	e000      	b.n	80025e4 <HAL_TIM_PWM_Start+0x1ac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025e2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80025e4:	2300      	movs	r3, #0
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3710      	adds	r7, #16
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	40012c00 	.word	0x40012c00
 80025f4:	40014000 	.word	0x40014000
 80025f8:	40014400 	.word	0x40014400
 80025fc:	40014800 	.word	0x40014800
 8002600:	00010007 	.word	0x00010007

08002604 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b086      	sub	sp, #24
 8002608:	af00      	add	r7, sp, #0
 800260a:	60f8      	str	r0, [r7, #12]
 800260c:	60b9      	str	r1, [r7, #8]
 800260e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002610:	2300      	movs	r3, #0
 8002612:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800261a:	2b01      	cmp	r3, #1
 800261c:	d101      	bne.n	8002622 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800261e:	2302      	movs	r3, #2
 8002620:	e0ff      	b.n	8002822 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2201      	movs	r2, #1
 8002626:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2b14      	cmp	r3, #20
 800262e:	f200 80f0 	bhi.w	8002812 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8002632:	a201      	add	r2, pc, #4	@ (adr r2, 8002638 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002638:	0800268d 	.word	0x0800268d
 800263c:	08002813 	.word	0x08002813
 8002640:	08002813 	.word	0x08002813
 8002644:	08002813 	.word	0x08002813
 8002648:	080026cd 	.word	0x080026cd
 800264c:	08002813 	.word	0x08002813
 8002650:	08002813 	.word	0x08002813
 8002654:	08002813 	.word	0x08002813
 8002658:	0800270f 	.word	0x0800270f
 800265c:	08002813 	.word	0x08002813
 8002660:	08002813 	.word	0x08002813
 8002664:	08002813 	.word	0x08002813
 8002668:	0800274f 	.word	0x0800274f
 800266c:	08002813 	.word	0x08002813
 8002670:	08002813 	.word	0x08002813
 8002674:	08002813 	.word	0x08002813
 8002678:	08002791 	.word	0x08002791
 800267c:	08002813 	.word	0x08002813
 8002680:	08002813 	.word	0x08002813
 8002684:	08002813 	.word	0x08002813
 8002688:	080027d1 	.word	0x080027d1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	68b9      	ldr	r1, [r7, #8]
 8002692:	4618      	mov	r0, r3
 8002694:	f000 fa0e 	bl	8002ab4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	699a      	ldr	r2, [r3, #24]
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f042 0208 	orr.w	r2, r2, #8
 80026a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	699a      	ldr	r2, [r3, #24]
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f022 0204 	bic.w	r2, r2, #4
 80026b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	6999      	ldr	r1, [r3, #24]
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	691a      	ldr	r2, [r3, #16]
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	430a      	orrs	r2, r1
 80026c8:	619a      	str	r2, [r3, #24]
      break;
 80026ca:	e0a5      	b.n	8002818 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	68b9      	ldr	r1, [r7, #8]
 80026d2:	4618      	mov	r0, r3
 80026d4:	f000 fa74 	bl	8002bc0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	699a      	ldr	r2, [r3, #24]
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80026e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	699a      	ldr	r2, [r3, #24]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80026f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	6999      	ldr	r1, [r3, #24]
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	691b      	ldr	r3, [r3, #16]
 8002702:	021a      	lsls	r2, r3, #8
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	430a      	orrs	r2, r1
 800270a:	619a      	str	r2, [r3, #24]
      break;
 800270c:	e084      	b.n	8002818 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	68b9      	ldr	r1, [r7, #8]
 8002714:	4618      	mov	r0, r3
 8002716:	f000 fad3 	bl	8002cc0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	69da      	ldr	r2, [r3, #28]
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f042 0208 	orr.w	r2, r2, #8
 8002728:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	69da      	ldr	r2, [r3, #28]
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f022 0204 	bic.w	r2, r2, #4
 8002738:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	69d9      	ldr	r1, [r3, #28]
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	691a      	ldr	r2, [r3, #16]
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	430a      	orrs	r2, r1
 800274a:	61da      	str	r2, [r3, #28]
      break;
 800274c:	e064      	b.n	8002818 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	68b9      	ldr	r1, [r7, #8]
 8002754:	4618      	mov	r0, r3
 8002756:	f000 fb31 	bl	8002dbc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	69da      	ldr	r2, [r3, #28]
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002768:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	69da      	ldr	r2, [r3, #28]
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002778:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	69d9      	ldr	r1, [r3, #28]
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	691b      	ldr	r3, [r3, #16]
 8002784:	021a      	lsls	r2, r3, #8
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	430a      	orrs	r2, r1
 800278c:	61da      	str	r2, [r3, #28]
      break;
 800278e:	e043      	b.n	8002818 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	68b9      	ldr	r1, [r7, #8]
 8002796:	4618      	mov	r0, r3
 8002798:	f000 fb74 	bl	8002e84 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f042 0208 	orr.w	r2, r2, #8
 80027aa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f022 0204 	bic.w	r2, r2, #4
 80027ba:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	691a      	ldr	r2, [r3, #16]
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	430a      	orrs	r2, r1
 80027cc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80027ce:	e023      	b.n	8002818 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	68b9      	ldr	r1, [r7, #8]
 80027d6:	4618      	mov	r0, r3
 80027d8:	f000 fbb2 	bl	8002f40 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80027ea:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80027fa:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	691b      	ldr	r3, [r3, #16]
 8002806:	021a      	lsls	r2, r3, #8
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	430a      	orrs	r2, r1
 800280e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002810:	e002      	b.n	8002818 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	75fb      	strb	r3, [r7, #23]
      break;
 8002816:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002820:	7dfb      	ldrb	r3, [r7, #23]
}
 8002822:	4618      	mov	r0, r3
 8002824:	3718      	adds	r7, #24
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop

0800282c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002836:	2300      	movs	r3, #0
 8002838:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002840:	2b01      	cmp	r3, #1
 8002842:	d101      	bne.n	8002848 <HAL_TIM_ConfigClockSource+0x1c>
 8002844:	2302      	movs	r3, #2
 8002846:	e0b6      	b.n	80029b6 <HAL_TIM_ConfigClockSource+0x18a>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2201      	movs	r2, #1
 800284c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2202      	movs	r2, #2
 8002854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	689b      	ldr	r3, [r3, #8]
 800285e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002866:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800286a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002872:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	68ba      	ldr	r2, [r7, #8]
 800287a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002884:	d03e      	beq.n	8002904 <HAL_TIM_ConfigClockSource+0xd8>
 8002886:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800288a:	f200 8087 	bhi.w	800299c <HAL_TIM_ConfigClockSource+0x170>
 800288e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002892:	f000 8086 	beq.w	80029a2 <HAL_TIM_ConfigClockSource+0x176>
 8002896:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800289a:	d87f      	bhi.n	800299c <HAL_TIM_ConfigClockSource+0x170>
 800289c:	2b70      	cmp	r3, #112	@ 0x70
 800289e:	d01a      	beq.n	80028d6 <HAL_TIM_ConfigClockSource+0xaa>
 80028a0:	2b70      	cmp	r3, #112	@ 0x70
 80028a2:	d87b      	bhi.n	800299c <HAL_TIM_ConfigClockSource+0x170>
 80028a4:	2b60      	cmp	r3, #96	@ 0x60
 80028a6:	d050      	beq.n	800294a <HAL_TIM_ConfigClockSource+0x11e>
 80028a8:	2b60      	cmp	r3, #96	@ 0x60
 80028aa:	d877      	bhi.n	800299c <HAL_TIM_ConfigClockSource+0x170>
 80028ac:	2b50      	cmp	r3, #80	@ 0x50
 80028ae:	d03c      	beq.n	800292a <HAL_TIM_ConfigClockSource+0xfe>
 80028b0:	2b50      	cmp	r3, #80	@ 0x50
 80028b2:	d873      	bhi.n	800299c <HAL_TIM_ConfigClockSource+0x170>
 80028b4:	2b40      	cmp	r3, #64	@ 0x40
 80028b6:	d058      	beq.n	800296a <HAL_TIM_ConfigClockSource+0x13e>
 80028b8:	2b40      	cmp	r3, #64	@ 0x40
 80028ba:	d86f      	bhi.n	800299c <HAL_TIM_ConfigClockSource+0x170>
 80028bc:	2b30      	cmp	r3, #48	@ 0x30
 80028be:	d064      	beq.n	800298a <HAL_TIM_ConfigClockSource+0x15e>
 80028c0:	2b30      	cmp	r3, #48	@ 0x30
 80028c2:	d86b      	bhi.n	800299c <HAL_TIM_ConfigClockSource+0x170>
 80028c4:	2b20      	cmp	r3, #32
 80028c6:	d060      	beq.n	800298a <HAL_TIM_ConfigClockSource+0x15e>
 80028c8:	2b20      	cmp	r3, #32
 80028ca:	d867      	bhi.n	800299c <HAL_TIM_ConfigClockSource+0x170>
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d05c      	beq.n	800298a <HAL_TIM_ConfigClockSource+0x15e>
 80028d0:	2b10      	cmp	r3, #16
 80028d2:	d05a      	beq.n	800298a <HAL_TIM_ConfigClockSource+0x15e>
 80028d4:	e062      	b.n	800299c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80028e6:	f000 fc05 	bl	80030f4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80028f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	68ba      	ldr	r2, [r7, #8]
 8002900:	609a      	str	r2, [r3, #8]
      break;
 8002902:	e04f      	b.n	80029a4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002914:	f000 fbee 	bl	80030f4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	689a      	ldr	r2, [r3, #8]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002926:	609a      	str	r2, [r3, #8]
      break;
 8002928:	e03c      	b.n	80029a4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002936:	461a      	mov	r2, r3
 8002938:	f000 fb62 	bl	8003000 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	2150      	movs	r1, #80	@ 0x50
 8002942:	4618      	mov	r0, r3
 8002944:	f000 fbbb 	bl	80030be <TIM_ITRx_SetConfig>
      break;
 8002948:	e02c      	b.n	80029a4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002956:	461a      	mov	r2, r3
 8002958:	f000 fb81 	bl	800305e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	2160      	movs	r1, #96	@ 0x60
 8002962:	4618      	mov	r0, r3
 8002964:	f000 fbab 	bl	80030be <TIM_ITRx_SetConfig>
      break;
 8002968:	e01c      	b.n	80029a4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002976:	461a      	mov	r2, r3
 8002978:	f000 fb42 	bl	8003000 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	2140      	movs	r1, #64	@ 0x40
 8002982:	4618      	mov	r0, r3
 8002984:	f000 fb9b 	bl	80030be <TIM_ITRx_SetConfig>
      break;
 8002988:	e00c      	b.n	80029a4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4619      	mov	r1, r3
 8002994:	4610      	mov	r0, r2
 8002996:	f000 fb92 	bl	80030be <TIM_ITRx_SetConfig>
      break;
 800299a:	e003      	b.n	80029a4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800299c:	2301      	movs	r3, #1
 800299e:	73fb      	strb	r3, [r7, #15]
      break;
 80029a0:	e000      	b.n	80029a4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80029a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2201      	movs	r2, #1
 80029a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80029b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3710      	adds	r7, #16
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
	...

080029c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b085      	sub	sp, #20
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	4a34      	ldr	r2, [pc, #208]	@ (8002aa4 <TIM_Base_SetConfig+0xe4>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d003      	beq.n	80029e0 <TIM_Base_SetConfig+0x20>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029de:	d108      	bne.n	80029f2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	68fa      	ldr	r2, [r7, #12]
 80029ee:	4313      	orrs	r3, r2
 80029f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4a2b      	ldr	r2, [pc, #172]	@ (8002aa4 <TIM_Base_SetConfig+0xe4>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d00f      	beq.n	8002a1a <TIM_Base_SetConfig+0x5a>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a00:	d00b      	beq.n	8002a1a <TIM_Base_SetConfig+0x5a>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	4a28      	ldr	r2, [pc, #160]	@ (8002aa8 <TIM_Base_SetConfig+0xe8>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d007      	beq.n	8002a1a <TIM_Base_SetConfig+0x5a>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	4a27      	ldr	r2, [pc, #156]	@ (8002aac <TIM_Base_SetConfig+0xec>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d003      	beq.n	8002a1a <TIM_Base_SetConfig+0x5a>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	4a26      	ldr	r2, [pc, #152]	@ (8002ab0 <TIM_Base_SetConfig+0xf0>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d108      	bne.n	8002a2c <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	68db      	ldr	r3, [r3, #12]
 8002a26:	68fa      	ldr	r2, [r7, #12]
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	695b      	ldr	r3, [r3, #20]
 8002a36:	4313      	orrs	r3, r2
 8002a38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	68fa      	ldr	r2, [r7, #12]
 8002a3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	689a      	ldr	r2, [r3, #8]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	4a14      	ldr	r2, [pc, #80]	@ (8002aa4 <TIM_Base_SetConfig+0xe4>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d00b      	beq.n	8002a70 <TIM_Base_SetConfig+0xb0>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	4a13      	ldr	r2, [pc, #76]	@ (8002aa8 <TIM_Base_SetConfig+0xe8>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d007      	beq.n	8002a70 <TIM_Base_SetConfig+0xb0>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	4a12      	ldr	r2, [pc, #72]	@ (8002aac <TIM_Base_SetConfig+0xec>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d003      	beq.n	8002a70 <TIM_Base_SetConfig+0xb0>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	4a11      	ldr	r2, [pc, #68]	@ (8002ab0 <TIM_Base_SetConfig+0xf0>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d103      	bne.n	8002a78 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	691a      	ldr	r2, [r3, #16]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	691b      	ldr	r3, [r3, #16]
 8002a82:	f003 0301 	and.w	r3, r3, #1
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d105      	bne.n	8002a96 <TIM_Base_SetConfig+0xd6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	691b      	ldr	r3, [r3, #16]
 8002a8e:	f023 0201 	bic.w	r2, r3, #1
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	611a      	str	r2, [r3, #16]
  }
}
 8002a96:	bf00      	nop
 8002a98:	3714      	adds	r7, #20
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr
 8002aa2:	bf00      	nop
 8002aa4:	40012c00 	.word	0x40012c00
 8002aa8:	40014000 	.word	0x40014000
 8002aac:	40014400 	.word	0x40014400
 8002ab0:	40014800 	.word	0x40014800

08002ab4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b087      	sub	sp, #28
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6a1b      	ldr	r3, [r3, #32]
 8002ac2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6a1b      	ldr	r3, [r3, #32]
 8002ac8:	f023 0201 	bic.w	r2, r3, #1
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	699b      	ldr	r3, [r3, #24]
 8002ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ae2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ae6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f023 0303 	bic.w	r3, r3, #3
 8002aee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	68fa      	ldr	r2, [r7, #12]
 8002af6:	4313      	orrs	r3, r2
 8002af8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	f023 0302 	bic.w	r3, r3, #2
 8002b00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	697a      	ldr	r2, [r7, #20]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	4a28      	ldr	r2, [pc, #160]	@ (8002bb0 <TIM_OC1_SetConfig+0xfc>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d00b      	beq.n	8002b2c <TIM_OC1_SetConfig+0x78>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	4a27      	ldr	r2, [pc, #156]	@ (8002bb4 <TIM_OC1_SetConfig+0x100>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d007      	beq.n	8002b2c <TIM_OC1_SetConfig+0x78>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	4a26      	ldr	r2, [pc, #152]	@ (8002bb8 <TIM_OC1_SetConfig+0x104>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d003      	beq.n	8002b2c <TIM_OC1_SetConfig+0x78>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	4a25      	ldr	r2, [pc, #148]	@ (8002bbc <TIM_OC1_SetConfig+0x108>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d10c      	bne.n	8002b46 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	f023 0308 	bic.w	r3, r3, #8
 8002b32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	697a      	ldr	r2, [r7, #20]
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	f023 0304 	bic.w	r3, r3, #4
 8002b44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	4a19      	ldr	r2, [pc, #100]	@ (8002bb0 <TIM_OC1_SetConfig+0xfc>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d00b      	beq.n	8002b66 <TIM_OC1_SetConfig+0xb2>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	4a18      	ldr	r2, [pc, #96]	@ (8002bb4 <TIM_OC1_SetConfig+0x100>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d007      	beq.n	8002b66 <TIM_OC1_SetConfig+0xb2>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	4a17      	ldr	r2, [pc, #92]	@ (8002bb8 <TIM_OC1_SetConfig+0x104>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d003      	beq.n	8002b66 <TIM_OC1_SetConfig+0xb2>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	4a16      	ldr	r2, [pc, #88]	@ (8002bbc <TIM_OC1_SetConfig+0x108>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d111      	bne.n	8002b8a <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002b6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002b74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	695b      	ldr	r3, [r3, #20]
 8002b7a:	693a      	ldr	r2, [r7, #16]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	699b      	ldr	r3, [r3, #24]
 8002b84:	693a      	ldr	r2, [r7, #16]
 8002b86:	4313      	orrs	r3, r2
 8002b88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	693a      	ldr	r2, [r7, #16]
 8002b8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	68fa      	ldr	r2, [r7, #12]
 8002b94:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	685a      	ldr	r2, [r3, #4]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	697a      	ldr	r2, [r7, #20]
 8002ba2:	621a      	str	r2, [r3, #32]
}
 8002ba4:	bf00      	nop
 8002ba6:	371c      	adds	r7, #28
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr
 8002bb0:	40012c00 	.word	0x40012c00
 8002bb4:	40014000 	.word	0x40014000
 8002bb8:	40014400 	.word	0x40014400
 8002bbc:	40014800 	.word	0x40014800

08002bc0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b087      	sub	sp, #28
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6a1b      	ldr	r3, [r3, #32]
 8002bce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6a1b      	ldr	r3, [r3, #32]
 8002bd4:	f023 0210 	bic.w	r2, r3, #16
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	699b      	ldr	r3, [r3, #24]
 8002be6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002bee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002bf2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002bfa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	021b      	lsls	r3, r3, #8
 8002c02:	68fa      	ldr	r2, [r7, #12]
 8002c04:	4313      	orrs	r3, r2
 8002c06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	f023 0320 	bic.w	r3, r3, #32
 8002c0e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	011b      	lsls	r3, r3, #4
 8002c16:	697a      	ldr	r2, [r7, #20]
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	4a24      	ldr	r2, [pc, #144]	@ (8002cb0 <TIM_OC2_SetConfig+0xf0>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d10d      	bne.n	8002c40 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002c2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	011b      	lsls	r3, r3, #4
 8002c32:	697a      	ldr	r2, [r7, #20]
 8002c34:	4313      	orrs	r3, r2
 8002c36:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002c3e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	4a1b      	ldr	r2, [pc, #108]	@ (8002cb0 <TIM_OC2_SetConfig+0xf0>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d00b      	beq.n	8002c60 <TIM_OC2_SetConfig+0xa0>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	4a1a      	ldr	r2, [pc, #104]	@ (8002cb4 <TIM_OC2_SetConfig+0xf4>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d007      	beq.n	8002c60 <TIM_OC2_SetConfig+0xa0>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	4a19      	ldr	r2, [pc, #100]	@ (8002cb8 <TIM_OC2_SetConfig+0xf8>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d003      	beq.n	8002c60 <TIM_OC2_SetConfig+0xa0>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	4a18      	ldr	r2, [pc, #96]	@ (8002cbc <TIM_OC2_SetConfig+0xfc>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d113      	bne.n	8002c88 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002c66:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002c6e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	695b      	ldr	r3, [r3, #20]
 8002c74:	009b      	lsls	r3, r3, #2
 8002c76:	693a      	ldr	r2, [r7, #16]
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	699b      	ldr	r3, [r3, #24]
 8002c80:	009b      	lsls	r3, r3, #2
 8002c82:	693a      	ldr	r2, [r7, #16]
 8002c84:	4313      	orrs	r3, r2
 8002c86:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	693a      	ldr	r2, [r7, #16]
 8002c8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	68fa      	ldr	r2, [r7, #12]
 8002c92:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	685a      	ldr	r2, [r3, #4]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	697a      	ldr	r2, [r7, #20]
 8002ca0:	621a      	str	r2, [r3, #32]
}
 8002ca2:	bf00      	nop
 8002ca4:	371c      	adds	r7, #28
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop
 8002cb0:	40012c00 	.word	0x40012c00
 8002cb4:	40014000 	.word	0x40014000
 8002cb8:	40014400 	.word	0x40014400
 8002cbc:	40014800 	.word	0x40014800

08002cc0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b087      	sub	sp, #28
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
 8002cc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6a1b      	ldr	r3, [r3, #32]
 8002cce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6a1b      	ldr	r3, [r3, #32]
 8002cd4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	69db      	ldr	r3, [r3, #28]
 8002ce6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002cee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002cf2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f023 0303 	bic.w	r3, r3, #3
 8002cfa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	68fa      	ldr	r2, [r7, #12]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002d0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	021b      	lsls	r3, r3, #8
 8002d14:	697a      	ldr	r2, [r7, #20]
 8002d16:	4313      	orrs	r3, r2
 8002d18:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	4a23      	ldr	r2, [pc, #140]	@ (8002dac <TIM_OC3_SetConfig+0xec>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d10d      	bne.n	8002d3e <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002d28:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	021b      	lsls	r3, r3, #8
 8002d30:	697a      	ldr	r2, [r7, #20]
 8002d32:	4313      	orrs	r3, r2
 8002d34:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002d3c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	4a1a      	ldr	r2, [pc, #104]	@ (8002dac <TIM_OC3_SetConfig+0xec>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d00b      	beq.n	8002d5e <TIM_OC3_SetConfig+0x9e>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	4a19      	ldr	r2, [pc, #100]	@ (8002db0 <TIM_OC3_SetConfig+0xf0>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d007      	beq.n	8002d5e <TIM_OC3_SetConfig+0x9e>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	4a18      	ldr	r2, [pc, #96]	@ (8002db4 <TIM_OC3_SetConfig+0xf4>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d003      	beq.n	8002d5e <TIM_OC3_SetConfig+0x9e>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	4a17      	ldr	r2, [pc, #92]	@ (8002db8 <TIM_OC3_SetConfig+0xf8>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d113      	bne.n	8002d86 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002d64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002d6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	695b      	ldr	r3, [r3, #20]
 8002d72:	011b      	lsls	r3, r3, #4
 8002d74:	693a      	ldr	r2, [r7, #16]
 8002d76:	4313      	orrs	r3, r2
 8002d78:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	699b      	ldr	r3, [r3, #24]
 8002d7e:	011b      	lsls	r3, r3, #4
 8002d80:	693a      	ldr	r2, [r7, #16]
 8002d82:	4313      	orrs	r3, r2
 8002d84:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	693a      	ldr	r2, [r7, #16]
 8002d8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	68fa      	ldr	r2, [r7, #12]
 8002d90:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	685a      	ldr	r2, [r3, #4]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	697a      	ldr	r2, [r7, #20]
 8002d9e:	621a      	str	r2, [r3, #32]
}
 8002da0:	bf00      	nop
 8002da2:	371c      	adds	r7, #28
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr
 8002dac:	40012c00 	.word	0x40012c00
 8002db0:	40014000 	.word	0x40014000
 8002db4:	40014400 	.word	0x40014400
 8002db8:	40014800 	.word	0x40014800

08002dbc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b087      	sub	sp, #28
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6a1b      	ldr	r3, [r3, #32]
 8002dca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6a1b      	ldr	r3, [r3, #32]
 8002dd0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	69db      	ldr	r3, [r3, #28]
 8002de2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002dea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002dee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002df6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	021b      	lsls	r3, r3, #8
 8002dfe:	68fa      	ldr	r2, [r7, #12]
 8002e00:	4313      	orrs	r3, r2
 8002e02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002e0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	031b      	lsls	r3, r3, #12
 8002e12:	693a      	ldr	r2, [r7, #16]
 8002e14:	4313      	orrs	r3, r2
 8002e16:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	4a16      	ldr	r2, [pc, #88]	@ (8002e74 <TIM_OC4_SetConfig+0xb8>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d00b      	beq.n	8002e38 <TIM_OC4_SetConfig+0x7c>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	4a15      	ldr	r2, [pc, #84]	@ (8002e78 <TIM_OC4_SetConfig+0xbc>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d007      	beq.n	8002e38 <TIM_OC4_SetConfig+0x7c>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	4a14      	ldr	r2, [pc, #80]	@ (8002e7c <TIM_OC4_SetConfig+0xc0>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d003      	beq.n	8002e38 <TIM_OC4_SetConfig+0x7c>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	4a13      	ldr	r2, [pc, #76]	@ (8002e80 <TIM_OC4_SetConfig+0xc4>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d109      	bne.n	8002e4c <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002e3e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	695b      	ldr	r3, [r3, #20]
 8002e44:	019b      	lsls	r3, r3, #6
 8002e46:	697a      	ldr	r2, [r7, #20]
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	697a      	ldr	r2, [r7, #20]
 8002e50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	68fa      	ldr	r2, [r7, #12]
 8002e56:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	685a      	ldr	r2, [r3, #4]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	693a      	ldr	r2, [r7, #16]
 8002e64:	621a      	str	r2, [r3, #32]
}
 8002e66:	bf00      	nop
 8002e68:	371c      	adds	r7, #28
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e70:	4770      	bx	lr
 8002e72:	bf00      	nop
 8002e74:	40012c00 	.word	0x40012c00
 8002e78:	40014000 	.word	0x40014000
 8002e7c:	40014400 	.word	0x40014400
 8002e80:	40014800 	.word	0x40014800

08002e84 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b087      	sub	sp, #28
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
 8002e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6a1b      	ldr	r3, [r3, #32]
 8002e92:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6a1b      	ldr	r3, [r3, #32]
 8002e98:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002eb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002eb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	68fa      	ldr	r2, [r7, #12]
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8002ec8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	041b      	lsls	r3, r3, #16
 8002ed0:	693a      	ldr	r2, [r7, #16]
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	4a15      	ldr	r2, [pc, #84]	@ (8002f30 <TIM_OC5_SetConfig+0xac>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d00b      	beq.n	8002ef6 <TIM_OC5_SetConfig+0x72>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	4a14      	ldr	r2, [pc, #80]	@ (8002f34 <TIM_OC5_SetConfig+0xb0>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d007      	beq.n	8002ef6 <TIM_OC5_SetConfig+0x72>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	4a13      	ldr	r2, [pc, #76]	@ (8002f38 <TIM_OC5_SetConfig+0xb4>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d003      	beq.n	8002ef6 <TIM_OC5_SetConfig+0x72>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	4a12      	ldr	r2, [pc, #72]	@ (8002f3c <TIM_OC5_SetConfig+0xb8>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d109      	bne.n	8002f0a <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002efc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	695b      	ldr	r3, [r3, #20]
 8002f02:	021b      	lsls	r3, r3, #8
 8002f04:	697a      	ldr	r2, [r7, #20]
 8002f06:	4313      	orrs	r3, r2
 8002f08:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	697a      	ldr	r2, [r7, #20]
 8002f0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	68fa      	ldr	r2, [r7, #12]
 8002f14:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	685a      	ldr	r2, [r3, #4]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	693a      	ldr	r2, [r7, #16]
 8002f22:	621a      	str	r2, [r3, #32]
}
 8002f24:	bf00      	nop
 8002f26:	371c      	adds	r7, #28
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr
 8002f30:	40012c00 	.word	0x40012c00
 8002f34:	40014000 	.word	0x40014000
 8002f38:	40014400 	.word	0x40014400
 8002f3c:	40014800 	.word	0x40014800

08002f40 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b087      	sub	sp, #28
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
 8002f48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6a1b      	ldr	r3, [r3, #32]
 8002f4e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6a1b      	ldr	r3, [r3, #32]
 8002f54:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002f72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	021b      	lsls	r3, r3, #8
 8002f7a:	68fa      	ldr	r2, [r7, #12]
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002f86:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	051b      	lsls	r3, r3, #20
 8002f8e:	693a      	ldr	r2, [r7, #16]
 8002f90:	4313      	orrs	r3, r2
 8002f92:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	4a16      	ldr	r2, [pc, #88]	@ (8002ff0 <TIM_OC6_SetConfig+0xb0>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d00b      	beq.n	8002fb4 <TIM_OC6_SetConfig+0x74>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	4a15      	ldr	r2, [pc, #84]	@ (8002ff4 <TIM_OC6_SetConfig+0xb4>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d007      	beq.n	8002fb4 <TIM_OC6_SetConfig+0x74>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	4a14      	ldr	r2, [pc, #80]	@ (8002ff8 <TIM_OC6_SetConfig+0xb8>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d003      	beq.n	8002fb4 <TIM_OC6_SetConfig+0x74>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	4a13      	ldr	r2, [pc, #76]	@ (8002ffc <TIM_OC6_SetConfig+0xbc>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d109      	bne.n	8002fc8 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fba:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	695b      	ldr	r3, [r3, #20]
 8002fc0:	029b      	lsls	r3, r3, #10
 8002fc2:	697a      	ldr	r2, [r7, #20]
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	697a      	ldr	r2, [r7, #20]
 8002fcc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	68fa      	ldr	r2, [r7, #12]
 8002fd2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	685a      	ldr	r2, [r3, #4]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	693a      	ldr	r2, [r7, #16]
 8002fe0:	621a      	str	r2, [r3, #32]
}
 8002fe2:	bf00      	nop
 8002fe4:	371c      	adds	r7, #28
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fec:	4770      	bx	lr
 8002fee:	bf00      	nop
 8002ff0:	40012c00 	.word	0x40012c00
 8002ff4:	40014000 	.word	0x40014000
 8002ff8:	40014400 	.word	0x40014400
 8002ffc:	40014800 	.word	0x40014800

08003000 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003000:	b480      	push	{r7}
 8003002:	b087      	sub	sp, #28
 8003004:	af00      	add	r7, sp, #0
 8003006:	60f8      	str	r0, [r7, #12]
 8003008:	60b9      	str	r1, [r7, #8]
 800300a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	6a1b      	ldr	r3, [r3, #32]
 8003010:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	6a1b      	ldr	r3, [r3, #32]
 8003016:	f023 0201 	bic.w	r2, r3, #1
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	699b      	ldr	r3, [r3, #24]
 8003022:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800302a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	011b      	lsls	r3, r3, #4
 8003030:	693a      	ldr	r2, [r7, #16]
 8003032:	4313      	orrs	r3, r2
 8003034:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	f023 030a 	bic.w	r3, r3, #10
 800303c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800303e:	697a      	ldr	r2, [r7, #20]
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	4313      	orrs	r3, r2
 8003044:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	693a      	ldr	r2, [r7, #16]
 800304a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	697a      	ldr	r2, [r7, #20]
 8003050:	621a      	str	r2, [r3, #32]
}
 8003052:	bf00      	nop
 8003054:	371c      	adds	r7, #28
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr

0800305e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800305e:	b480      	push	{r7}
 8003060:	b087      	sub	sp, #28
 8003062:	af00      	add	r7, sp, #0
 8003064:	60f8      	str	r0, [r7, #12]
 8003066:	60b9      	str	r1, [r7, #8]
 8003068:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	6a1b      	ldr	r3, [r3, #32]
 800306e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6a1b      	ldr	r3, [r3, #32]
 8003074:	f023 0210 	bic.w	r2, r3, #16
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	699b      	ldr	r3, [r3, #24]
 8003080:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003088:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	031b      	lsls	r3, r3, #12
 800308e:	693a      	ldr	r2, [r7, #16]
 8003090:	4313      	orrs	r3, r2
 8003092:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800309a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	011b      	lsls	r3, r3, #4
 80030a0:	697a      	ldr	r2, [r7, #20]
 80030a2:	4313      	orrs	r3, r2
 80030a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	693a      	ldr	r2, [r7, #16]
 80030aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	697a      	ldr	r2, [r7, #20]
 80030b0:	621a      	str	r2, [r3, #32]
}
 80030b2:	bf00      	nop
 80030b4:	371c      	adds	r7, #28
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr

080030be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80030be:	b480      	push	{r7}
 80030c0:	b085      	sub	sp, #20
 80030c2:	af00      	add	r7, sp, #0
 80030c4:	6078      	str	r0, [r7, #4]
 80030c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80030d6:	683a      	ldr	r2, [r7, #0]
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	4313      	orrs	r3, r2
 80030dc:	f043 0307 	orr.w	r3, r3, #7
 80030e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	68fa      	ldr	r2, [r7, #12]
 80030e6:	609a      	str	r2, [r3, #8]
}
 80030e8:	bf00      	nop
 80030ea:	3714      	adds	r7, #20
 80030ec:	46bd      	mov	sp, r7
 80030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f2:	4770      	bx	lr

080030f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b087      	sub	sp, #28
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	60f8      	str	r0, [r7, #12]
 80030fc:	60b9      	str	r1, [r7, #8]
 80030fe:	607a      	str	r2, [r7, #4]
 8003100:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800310e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	021a      	lsls	r2, r3, #8
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	431a      	orrs	r2, r3
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	4313      	orrs	r3, r2
 800311c:	697a      	ldr	r2, [r7, #20]
 800311e:	4313      	orrs	r3, r2
 8003120:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	697a      	ldr	r2, [r7, #20]
 8003126:	609a      	str	r2, [r3, #8]
}
 8003128:	bf00      	nop
 800312a:	371c      	adds	r7, #28
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr

08003134 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003134:	b480      	push	{r7}
 8003136:	b087      	sub	sp, #28
 8003138:	af00      	add	r7, sp, #0
 800313a:	60f8      	str	r0, [r7, #12]
 800313c:	60b9      	str	r1, [r7, #8]
 800313e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	f003 031f 	and.w	r3, r3, #31
 8003146:	2201      	movs	r2, #1
 8003148:	fa02 f303 	lsl.w	r3, r2, r3
 800314c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	6a1a      	ldr	r2, [r3, #32]
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	43db      	mvns	r3, r3
 8003156:	401a      	ands	r2, r3
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	6a1a      	ldr	r2, [r3, #32]
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	f003 031f 	and.w	r3, r3, #31
 8003166:	6879      	ldr	r1, [r7, #4]
 8003168:	fa01 f303 	lsl.w	r3, r1, r3
 800316c:	431a      	orrs	r2, r3
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	621a      	str	r2, [r3, #32]
}
 8003172:	bf00      	nop
 8003174:	371c      	adds	r7, #28
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr
	...

08003180 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b084      	sub	sp, #16
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
 8003188:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d109      	bne.n	80031a4 <HAL_TIMEx_PWMN_Start+0x24>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003196:	b2db      	uxtb	r3, r3
 8003198:	2b01      	cmp	r3, #1
 800319a:	bf14      	ite	ne
 800319c:	2301      	movne	r3, #1
 800319e:	2300      	moveq	r3, #0
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	e022      	b.n	80031ea <HAL_TIMEx_PWMN_Start+0x6a>
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	2b04      	cmp	r3, #4
 80031a8:	d109      	bne.n	80031be <HAL_TIMEx_PWMN_Start+0x3e>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	bf14      	ite	ne
 80031b6:	2301      	movne	r3, #1
 80031b8:	2300      	moveq	r3, #0
 80031ba:	b2db      	uxtb	r3, r3
 80031bc:	e015      	b.n	80031ea <HAL_TIMEx_PWMN_Start+0x6a>
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	2b08      	cmp	r3, #8
 80031c2:	d109      	bne.n	80031d8 <HAL_TIMEx_PWMN_Start+0x58>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80031ca:	b2db      	uxtb	r3, r3
 80031cc:	2b01      	cmp	r3, #1
 80031ce:	bf14      	ite	ne
 80031d0:	2301      	movne	r3, #1
 80031d2:	2300      	moveq	r3, #0
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	e008      	b.n	80031ea <HAL_TIMEx_PWMN_Start+0x6a>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	bf14      	ite	ne
 80031e4:	2301      	movne	r3, #1
 80031e6:	2300      	moveq	r3, #0
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d001      	beq.n	80031f2 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e05a      	b.n	80032a8 <HAL_TIMEx_PWMN_Start+0x128>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d104      	bne.n	8003202 <HAL_TIMEx_PWMN_Start+0x82>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2202      	movs	r2, #2
 80031fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003200:	e013      	b.n	800322a <HAL_TIMEx_PWMN_Start+0xaa>
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	2b04      	cmp	r3, #4
 8003206:	d104      	bne.n	8003212 <HAL_TIMEx_PWMN_Start+0x92>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2202      	movs	r2, #2
 800320c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003210:	e00b      	b.n	800322a <HAL_TIMEx_PWMN_Start+0xaa>
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	2b08      	cmp	r3, #8
 8003216:	d104      	bne.n	8003222 <HAL_TIMEx_PWMN_Start+0xa2>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2202      	movs	r2, #2
 800321c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003220:	e003      	b.n	800322a <HAL_TIMEx_PWMN_Start+0xaa>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2202      	movs	r2, #2
 8003226:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	2204      	movs	r2, #4
 8003230:	6839      	ldr	r1, [r7, #0]
 8003232:	4618      	mov	r0, r3
 8003234:	f000 f920 	bl	8003478 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003246:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a18      	ldr	r2, [pc, #96]	@ (80032b0 <HAL_TIMEx_PWMN_Start+0x130>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d009      	beq.n	8003266 <HAL_TIMEx_PWMN_Start+0xe6>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800325a:	d004      	beq.n	8003266 <HAL_TIMEx_PWMN_Start+0xe6>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a14      	ldr	r2, [pc, #80]	@ (80032b4 <HAL_TIMEx_PWMN_Start+0x134>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d115      	bne.n	8003292 <HAL_TIMEx_PWMN_Start+0x112>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	689a      	ldr	r2, [r3, #8]
 800326c:	4b12      	ldr	r3, [pc, #72]	@ (80032b8 <HAL_TIMEx_PWMN_Start+0x138>)
 800326e:	4013      	ands	r3, r2
 8003270:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2b06      	cmp	r3, #6
 8003276:	d015      	beq.n	80032a4 <HAL_TIMEx_PWMN_Start+0x124>
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800327e:	d011      	beq.n	80032a4 <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f042 0201 	orr.w	r2, r2, #1
 800328e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003290:	e008      	b.n	80032a4 <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f042 0201 	orr.w	r2, r2, #1
 80032a0:	601a      	str	r2, [r3, #0]
 80032a2:	e000      	b.n	80032a6 <HAL_TIMEx_PWMN_Start+0x126>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032a4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80032a6:	2300      	movs	r3, #0
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	3710      	adds	r7, #16
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	40012c00 	.word	0x40012c00
 80032b4:	40014000 	.word	0x40014000
 80032b8:	00010007 	.word	0x00010007

080032bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80032bc:	b480      	push	{r7}
 80032be:	b085      	sub	sp, #20
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
 80032c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d101      	bne.n	80032d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80032d0:	2302      	movs	r3, #2
 80032d2:	e04f      	b.n	8003374 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2201      	movs	r2, #1
 80032d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2202      	movs	r2, #2
 80032e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a21      	ldr	r2, [pc, #132]	@ (8003380 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d108      	bne.n	8003310 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003304:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	68fa      	ldr	r2, [r7, #12]
 800330c:	4313      	orrs	r3, r2
 800330e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003316:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	68fa      	ldr	r2, [r7, #12]
 800331e:	4313      	orrs	r3, r2
 8003320:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	68fa      	ldr	r2, [r7, #12]
 8003328:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a14      	ldr	r2, [pc, #80]	@ (8003380 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d009      	beq.n	8003348 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800333c:	d004      	beq.n	8003348 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a10      	ldr	r2, [pc, #64]	@ (8003384 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d10c      	bne.n	8003362 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800334e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	68ba      	ldr	r2, [r7, #8]
 8003356:	4313      	orrs	r3, r2
 8003358:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	68ba      	ldr	r2, [r7, #8]
 8003360:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2201      	movs	r2, #1
 8003366:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2200      	movs	r2, #0
 800336e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003372:	2300      	movs	r3, #0
}
 8003374:	4618      	mov	r0, r3
 8003376:	3714      	adds	r7, #20
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr
 8003380:	40012c00 	.word	0x40012c00
 8003384:	40014000 	.word	0x40014000

08003388 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003388:	b480      	push	{r7}
 800338a:	b085      	sub	sp, #20
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003392:	2300      	movs	r3, #0
 8003394:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800339c:	2b01      	cmp	r3, #1
 800339e:	d101      	bne.n	80033a4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80033a0:	2302      	movs	r3, #2
 80033a2:	e060      	b.n	8003466 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2201      	movs	r2, #1
 80033a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	68db      	ldr	r3, [r3, #12]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	4313      	orrs	r3, r2
 80033c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	4313      	orrs	r3, r2
 80033d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4313      	orrs	r3, r2
 80033e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	691b      	ldr	r3, [r3, #16]
 80033ee:	4313      	orrs	r3, r2
 80033f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	695b      	ldr	r3, [r3, #20]
 80033fc:	4313      	orrs	r3, r2
 80033fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800340a:	4313      	orrs	r3, r2
 800340c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	699b      	ldr	r3, [r3, #24]
 8003418:	041b      	lsls	r3, r3, #16
 800341a:	4313      	orrs	r3, r2
 800341c:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a14      	ldr	r2, [pc, #80]	@ (8003474 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d115      	bne.n	8003454 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003432:	051b      	lsls	r3, r3, #20
 8003434:	4313      	orrs	r3, r2
 8003436:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	69db      	ldr	r3, [r3, #28]
 8003442:	4313      	orrs	r3, r2
 8003444:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	6a1b      	ldr	r3, [r3, #32]
 8003450:	4313      	orrs	r3, r2
 8003452:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	68fa      	ldr	r2, [r7, #12]
 800345a:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2200      	movs	r2, #0
 8003460:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003464:	2300      	movs	r3, #0
}
 8003466:	4618      	mov	r0, r3
 8003468:	3714      	adds	r7, #20
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr
 8003472:	bf00      	nop
 8003474:	40012c00 	.word	0x40012c00

08003478 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8003478:	b480      	push	{r7}
 800347a:	b087      	sub	sp, #28
 800347c:	af00      	add	r7, sp, #0
 800347e:	60f8      	str	r0, [r7, #12]
 8003480:	60b9      	str	r1, [r7, #8]
 8003482:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	f003 030f 	and.w	r3, r3, #15
 800348a:	2204      	movs	r2, #4
 800348c:	fa02 f303 	lsl.w	r3, r2, r3
 8003490:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	6a1a      	ldr	r2, [r3, #32]
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	43db      	mvns	r3, r3
 800349a:	401a      	ands	r2, r3
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6a1a      	ldr	r2, [r3, #32]
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	f003 030f 	and.w	r3, r3, #15
 80034aa:	6879      	ldr	r1, [r7, #4]
 80034ac:	fa01 f303 	lsl.w	r3, r1, r3
 80034b0:	431a      	orrs	r2, r3
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	621a      	str	r2, [r3, #32]
}
 80034b6:	bf00      	nop
 80034b8:	371c      	adds	r7, #28
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr

080034c2 <memset>:
 80034c2:	4402      	add	r2, r0
 80034c4:	4603      	mov	r3, r0
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d100      	bne.n	80034cc <memset+0xa>
 80034ca:	4770      	bx	lr
 80034cc:	f803 1b01 	strb.w	r1, [r3], #1
 80034d0:	e7f9      	b.n	80034c6 <memset+0x4>
	...

080034d4 <__libc_init_array>:
 80034d4:	b570      	push	{r4, r5, r6, lr}
 80034d6:	4d0d      	ldr	r5, [pc, #52]	@ (800350c <__libc_init_array+0x38>)
 80034d8:	4c0d      	ldr	r4, [pc, #52]	@ (8003510 <__libc_init_array+0x3c>)
 80034da:	1b64      	subs	r4, r4, r5
 80034dc:	10a4      	asrs	r4, r4, #2
 80034de:	2600      	movs	r6, #0
 80034e0:	42a6      	cmp	r6, r4
 80034e2:	d109      	bne.n	80034f8 <__libc_init_array+0x24>
 80034e4:	4d0b      	ldr	r5, [pc, #44]	@ (8003514 <__libc_init_array+0x40>)
 80034e6:	4c0c      	ldr	r4, [pc, #48]	@ (8003518 <__libc_init_array+0x44>)
 80034e8:	f000 f818 	bl	800351c <_init>
 80034ec:	1b64      	subs	r4, r4, r5
 80034ee:	10a4      	asrs	r4, r4, #2
 80034f0:	2600      	movs	r6, #0
 80034f2:	42a6      	cmp	r6, r4
 80034f4:	d105      	bne.n	8003502 <__libc_init_array+0x2e>
 80034f6:	bd70      	pop	{r4, r5, r6, pc}
 80034f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80034fc:	4798      	blx	r3
 80034fe:	3601      	adds	r6, #1
 8003500:	e7ee      	b.n	80034e0 <__libc_init_array+0xc>
 8003502:	f855 3b04 	ldr.w	r3, [r5], #4
 8003506:	4798      	blx	r3
 8003508:	3601      	adds	r6, #1
 800350a:	e7f2      	b.n	80034f2 <__libc_init_array+0x1e>
 800350c:	08003564 	.word	0x08003564
 8003510:	08003564 	.word	0x08003564
 8003514:	08003564 	.word	0x08003564
 8003518:	08003568 	.word	0x08003568

0800351c <_init>:
 800351c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800351e:	bf00      	nop
 8003520:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003522:	bc08      	pop	{r3}
 8003524:	469e      	mov	lr, r3
 8003526:	4770      	bx	lr

08003528 <_fini>:
 8003528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800352a:	bf00      	nop
 800352c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800352e:	bc08      	pop	{r3}
 8003530:	469e      	mov	lr, r3
 8003532:	4770      	bx	lr
