# Copyright (C) 2021  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
# File: D:\vhdl\tst2\tst2.csv
# Generated on: Fri Apr  8 19:40:34 2022

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
A[15],Input,,,,,,,,,
A[14],Input,,,,,,,,,
A[13],Input,,,,,,,,,
A[12],Input,,,,,,,,,
A[11],Input,,,,,,,,,
A[10],Input,,,,,,,,,
A[9],Input,,,,,,,,,
A[8],Input,,,,,,,,,
A[7],Input,,,,,,,,,
A[6],Input,,,,,,,,,
A[5],Input,,,,,,,,,
A[4],Input,,,,,,,,,
A[3],Input,PIN_W15,3A,B3_N0,,,,,,
A[2],Input,PIN_V21,5,B5_N1,,,,,,
A[1],Input,PIN_U30,5,B5_N0,,,,,,
A[0],Input,PIN_V28,5,B5_N0,,,,,,
B[15],Input,,,,,,,,,
B[14],Input,,,,,,,,,
B[13],Input,,,,,,,,,
B[12],Input,,,,,,,,,
B[11],Input,,,,,,,,,
B[10],Input,,,,,,,,,
B[9],Input,,,,,,,,,
B[8],Input,,,,,,,,,
B[7],Input,,,,,,,,,
B[6],Input,,,,,,,,,
B[5],Input,,,,,,,,,
B[4],Input,,,,,,,,,
B[3],Input,PIN_P30,6,B6_N2,,,,,,
B[2],Input,PIN_R30,6,B6_N2,,,,,,
B[1],Input,PIN_T28,6,B6_N2,,,,,,
B[0],Input,PIN_U21,5,B5_N1,,,,,,
BCD[6],Output,PIN_F14,8,B8_N0,,,,,,
BCD[5],Output,PIN_D16,8,B8_N0,,,,,,
BCD[4],Output,PIN_F16,8,B8_N0,,,,,,
BCD[3],Output,PIN_F11,8,B8_N1,,,,,,
BCD[2],Output,PIN_G11,8,B8_N1,,,,,,
BCD[1],Output,PIN_E12,8,B8_N1,,,,,,
BCD[0],Output,PIN_E15,8,B8_N0,,,,,,
C,Output,PIN_M22,6,B6_N1,,,,,,
clk,Input,PIN_AA26,5,B5_N2,,,,,,
LDF,Input,PIN_AB30,5,B5_N1,,,,,,
S,Output,PIN_L25,6,B6_N1,,,,,,
Salu[3],Input,PIN_H25,6,B6_N0,,,,,,
Salu[2],Input,PIN_C30,6,B6_N0,,,,,,
Salu[1],Input,PIN_K25,6,B6_N1,,,,,,
Salu[0],Input,PIN_J26,6,B6_N1,,,,,,
Y[15],Output,,,,,,,,,
Y[14],Output,,,,,,,,,
Y[13],Output,,,,,,,,,
Y[12],Output,,,,,,,,,
Y[11],Output,,,,,,,,,
Y[10],Output,,,,,,,,,
Y[9],Output,,,,,,,,,
Y[8],Output,,,,,,,,,
Y[7],Output,PIN_T27,5,B5_N0,,,,,,
Y[6],Output,PIN_R25,6,B6_N2,,,,,,
Y[5],Output,PIN_T26,5,B5_N0,,,,,,
Y[4],Output,PIN_T21,5,B5_N1,,,,,,
Y[3],Output,PIN_W25,5,B5_N0,,,,,,
Y[2],Output,PIN_V27,5,B5_N0,,,,,,
Y[1],Output,PIN_T24,5,B5_N0,,,,,,
Y[0],Output,PIN_T23,5,B5_N0,,,,,,
Z,Output,PIN_M21,6,B6_N1,,,,,,
