read -sv run_verilog_mid/adder_32b_23_64_a567bf74681c1c0bb3d45a052a4b0cd0.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_23_64_a567bf74681c1c0bb3d45a052a4b0cd0_yosys.v
