$date
	Sat Jul 27 23:58:38 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux2_1_tb $end
$var wire 1 ! out $end
$var reg 1 " i1 $end
$var reg 1 # i2 $end
$var reg 1 $ select $end
$scope module mux2_1_1 $end
$var wire 1 % i1 $end
$var wire 1 & i2 $end
$var wire 1 ! out $end
$var wire 1 ' select $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#1
1$
1'
#2
0$
0'
1#
1&
0!
#3
1$
1'
1!
#4
0$
0'
0#
0&
1!
1"
1%
#5
1$
1'
0!
#6
0$
0'
1#
1&
1!
#7
1$
1'
1!
