<root><simulation><result_generated_time />2023-11-08 22:05:48<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 10, 'OX': 10, 'IY': 12, 'IX': 12, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1024}<im2col_enable />False<total_MAC_operation />921600<total_data_size_element />{'W': 9216, 'I': 147456, 'O': 102400}<total_data_reuse />{'W': 100, 'I': 6.25, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C']}, {'Row': ['K']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [1, 1, 1], 'O': [1, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 1)], [('K', 1)]], [], []]<I />[[[], [('K', 1)]], [[('C', 1)], []], [], []]<O />[[[('C', 1)], []], [[], [('K', 1)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 5), ('OX', 5), ('FX', 3), ('OX', 2), ('FY', 3), ('OY', 2)], [], []]<I />[[('OY', 5), ('OX', 5), ('FX', 3), ('OX', 2)], [('FY', 3), ('OY', 2)], []]<O />[[('OY', 5), ('OX', 5), ('FX', 3), ('OX', 2), ('FY', 3)], [('OY', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 100, 1, 1], 'I': [1.0, 6.25, 1.0, 1.0], 'O': [1.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [72, 72, 72], 'I': [480, 1152, 1152], 'O': [400, 800, 800], 'O_partial': [400, 0, 0], 'O_final': [0, 800, 800]}<actual_mem_utilization_individual />{'W': [0.14, 0.0, 0.0], 'I': [0.94, 0.0, 0.0], 'O': [0.78, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.0, 0.0], 'I': [0.94, 0.0, 0.0], 'O': [0.78, 0.0, 0.0]}<effective_mem_size_bit />{'W': [72, 72, 72], 'I': [480, 1152, 1152], 'O': [400, 400, 800], 'O_partial': [400, 0, 0], 'O_final': [0, 400, 800]}<total_unit_count />{'W': [1, 1, 1, 1], 'I': [1, 1, 1, 1], 'O': [1, 1, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [1, 1, 1, 1], 'O': [1, 1, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[36864, 9216], [9216, 9216], [9216, 0]]<I />[[921600, 147456], [147456, 147456], [147456, 0]]<O />[[(819200, 921600), (102400, 0)], [(0, 102400), (102400, 0)], [(0, 102400), (0, 0)]]<O_partial />[[(819200, 921600), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (102400, 0)], [(0, 102400), (102400, 0)], [(0, 102400), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[4608, 1152], [144, 144], [36, 0]]<I />[[115200, 18432], [2304, 2304], [576, 0]]<O />[[(102400, 115200), (12800, 0)], [(0, 1600), (1600, 0)], [(0, 400), (0, 0)]]<O_partial />[([102400, 115200], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [12800, 0]), ([0, 1600], [1600, 0]), ([0, 400], [0, 0])]</mem_access_count_word><mac_count><active />921600<idle />942796800</mac_count></basic_info><energy><total_energy />49156735.8<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[0.0, 409.6, 716.8]<O />[102.4, 307.2, 512.0]</mem_energy_breakdown><MAC_energy><active_MAC />2014617.6<idle_MAC />47139840.0<total />49154457.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.001<utilization_without_data_loading />0.001<utilization_spatial />0.001<utilization_temporal_with_data_loading />0.9868<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />933888<latency_cycle_without_data_loading />921600<ideal_computing_cycle />921600<data_loading><load_cycle_total />12288<load_cycle_individual />{'W': [2048, 1024, 0], 'I': [8192, 3072, 0]}<load_cycle_combined />{'W': 3072, 'I': 9216}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-920576], [-921600, -921600], [-921600, -921600]], 'I': [[-920576], [-727040, -762880], [-921600, -921600]], 'O': [[-921600], [-294912, -305152], [-919552, -921600]]}<mem_stall_cycle_shared />{'W': [[-920576], [-921600, 0], [0, 0]], 'I': [[-920576], [-727040, 0], [0, 0]], 'O': [[-921600], [-294912, -305152], [-919552, -921600]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 72, 72], 'I': [480, 1152, 1152], 'O': [400, 800, 800], 'O_partial': [400, 0, 0], 'O_final': [0, 800, 800]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [480, 1152, 1152], 'O': [400, 800, 800]}<loop_cycles_each_level />{'W': [900, 900, 900], 'I': [150, 900, 900], 'O': [450, 900, 900]}<top_ir_loop_size />{'W': [2, 1, 1], 'I': [1, 1, 1], 'O': [3, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [0.1, 0.1], [0.1, 0.1]], 'I': [[8.0, 3.2], [3.2, 1.3], [1.3, 1.3]], 'O': [[8.0, 0.9], [0.9, 0.9], [0.9, 0.9]]}<req_inst_mem_bw />{'W': [[8.0, 0.2], [0.2, 0.1], [0.1, 0.1]], 'I': [[8.0, 3.2], [3.2, 1.3], [1.3, 1.3]], 'O': [[8.0, 2.7], [2.7, 0.9], [0.9, 0.9]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.1], [0.1, 0.1], [0.1, 0]], 'I': [[8.0, 3.2], [3.2, 1.3], [1.3, 0]], 'O': [[8.0, 2.7], [2.7, 0.9], [0.9, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.1], [4.2, 4.0], [1.4, 0.9]], 'I': [[8.0, 3.2], [4.2, 4.0], [1.4, 0.9]], 'O': [[8.0, 2.7], [4.2, 4.0], [1.4, 0.9]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 900], [900, 900, 1], [900, 900, 1]], 'I': [[1, 1, 900], [150, 150, 6], [900, 900, 1]], 'O': [[1, 1, 900], [150, 450, 2], [900, 900, 1]]}<trans_time_real />{'W': [[0, 1, 900], [[1, 900, 1], [0, 900, 1]], [[0, 900, 1], [0, 900, 1]]], 'I': [[0, 1, 900], [[8, 150, 6], [1, 150, 6]], [[2, 900, 1], [1, 900, 1]]], 'O': [[0, 1, 900], [[6, 450, 2], [1, 450, 2]], [[2, 900, 1], [0, 900, 1]]]}<single_stall_cycle />{'W': [[-1], [-899, -900], [-900, -900]], 'I': [[-1], [-142, -149], [-898, -899]], 'O': [[-1], [-144, -149], [-898, -900]]}<single_stall_count />{'W': [899, 0, 0], 'I': [899, 5, 0], 'O': [900, 2, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [40, 0], 'O': [12, 2]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [2, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-860, -900], [-888, -898]], 1: [[-900, -900], [-898, -900]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.3<mem_area />120.3<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0.477</simulation></root>