// Seed: 1438571637
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  id_3(
      .id_0(id_1), .id_1(~id_1), .id_2(1)
  );
  assign module_2.id_2 = 0;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input tri id_2,
    input wand id_3,
    input wire id_4,
    output wand id_5
);
  wire id_7, id_8;
  module_0 modCall_1 (
      id_8,
      id_7
  );
  wire id_9;
endmodule
module module_2 (
    input supply0 id_0,
    output tri0 id_1,
    output supply1 id_2,
    output wand id_3,
    input wire id_4
);
  id_6(
      .id_0(id_2), .id_1(id_2)
  );
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7
  );
endmodule
