
                                 Formality (R)

               Version O-2018.06-SP1 for linux64 - Jul 18, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

  ** Highlights of Formality (R) Version O-2018.06 **
   - Improved default solver strategy for reducing inconclusive verifications
   - Automatic analysis to detect UPF issues before verification
   - Enhanced UPF features for consistency with the Synopsys low power flow
   - Improved GUI report display and filtering

   * Please refer to the Formality Release Notes for details and additional enhancements

Build: 5103612
Hostname: rfic.eda
Current time: Mon Dec  6 22:11:36 2021

Loading db file '/opt/synopsys/Formality2018/fm/O-2018.06-SP1/libraries/syn/gtech.db'
########################################################################
# Formality Verification Script generated by:
#     fm_mk_script -o fm.tcl "async_fifo.svf"
# Formality (R)  Version O-2018.06-SP1 -- Jul 18, 2018
# Copyright (C) 2007-2010 Synopsys, Inc. All rights reserved.
########################################################################
########################################################################
# Synopsys Auto Setup Mode
########################################################################
set synopsys_auto_setup true
true
# Note: The Synopsys Auto Setup mode is less conservative than the
# Formality default mode, and is more likely to result in a successful
# verification out-of-the-box.
#
# Setting synopsys_auto_setup will change the values of the variables
# listed here below.  You may change any of these variables back to
# their default settings to be more conservative.  Uncomment the
# appropriate lines below to revert back to their default settings:
# set hdlin_ignore_parallel_case true
# set hdlin_ignore_full_case true
# set verification_verify_directly_undriven_output true
# set hdlin_ignore_embedded_configuration false
# set svf_ignore_unqualified_fsm_information true
########################################################################
# Specify number of processes on the local machine to use in parallel
# Default is 1 core
########################################################################
#set_host_options -max_cores 4
########################################################################
# Setup for instantiated or function-inferred DesignWare components
########################################################################
set hdlin_dwroot /opt/synopsys/syn2018/syn/O-2018.06-SP1
/opt/synopsys/syn2018/syn/O-2018.06-SP1
########################################################################
# Search path
########################################################################
set search_path " 	/home/rfic/Desktop/adapted/async_fifo/syn/. 	/opt/synopsys/syn2018/syn/O-2018.06-SP1/libraries/syn 	/opt/synopsys/syn2018/syn/O-2018.06-SP1/minpower/syn 	/opt/synopsys/syn2018/syn/O-2018.06-SP1/dw/syn_ver 	/opt/synopsys/syn2018/syn/O-2018.06-SP1/dw/sim_ver 	/home/rfic/Desktop/adapted/async_fifo/syn/../libs/mw_lib/sc/LM 	/home/rfic/Desktop/adapted/async_fifo/syn/./rtl 	/home/rfic/Desktop/adapted/async_fifo/syn/./scripts 	/home/rfic/Desktop/adapted/async_fifo/syn/./mapped 	/home/rfic/Desktop/adapted/async_fifo/syn/./unmapped 	/home/rfic/Desktop/adapted/async_fifo/syn/./rtl "
  /home/rfic/Desktop/adapted/async_fifo/syn/.  /opt/synopsys/syn2018/syn/O-2018.06-SP1/libraries/syn  /opt/synopsys/syn2018/syn/O-2018.06-SP1/minpower/syn  /opt/synopsys/syn2018/syn/O-2018.06-SP1/dw/syn_ver  /opt/synopsys/syn2018/syn/O-2018.06-SP1/dw/sim_ver  /home/rfic/Desktop/adapted/async_fifo/syn/../libs/mw_lib/sc/LM  /home/rfic/Desktop/adapted/async_fifo/syn/./rtl  /home/rfic/Desktop/adapted/async_fifo/syn/./scripts  /home/rfic/Desktop/adapted/async_fifo/syn/./mapped  /home/rfic/Desktop/adapted/async_fifo/syn/./unmapped  /home/rfic/Desktop/adapted/async_fifo/syn/./rtl 
########################################################################
# Read in the SVF file(s)
########################################################################
set_svf async_fifo.svf
SVF set to 'async_fifo.svf'.
1
########################################################################
# Read in the libraries
########################################################################
read_db -technology_library sc_max.db
Loading db file '/home/rfic/Desktop/adapted/async_fifo/libs/mw_lib/sc/LM/sc_max.db'
1
########################################################################
########################################################################
# set link_library " * dw_foundation.sldb sc_max.db "
########################################################################
# Read in the Reference Design as verilog/vhdl source code
########################################################################
set hdlin_sverilog_std 2012
2012
set hdlin_vhdl_std 2008
2008
set hdlin_vrlg_std 2005
2005
read_verilog -r -libname WORK  	../rtl/async_fifo.v
Initializing DesignWare ...
Initialization Complete
Loading verilog file '/home/rfic/Desktop/adapted/async_fifo/rtl/async_fifo.v'
Current container set to 'r'
1
read_verilog -r -libname WORK  	../rtl/fifo_mem.v
Loading verilog file '/home/rfic/Desktop/adapted/async_fifo/rtl/fifo_mem.v'
1
read_verilog -r -libname WORK  	../rtl/rptr_empty.v
Loading verilog file '/home/rfic/Desktop/adapted/async_fifo/rtl/rptr_empty.v'
1
read_verilog -r -libname WORK  	../rtl/wptr_full.v
Loading verilog file '/home/rfic/Desktop/adapted/async_fifo/rtl/wptr_full.v'
1
read_verilog -r -libname WORK  	../rtl/sync.v
Loading verilog file '/home/rfic/Desktop/adapted/async_fifo/rtl/sync.v'
1
set_top r:/WORK/async_fifo
Setting top design to 'r:/WORK/async_fifo'
Status:   Elaborating design async_fifo   ...  
Status:   Elaborating design wptr_full  4 ...  
Information: Created design named 'wptr_full_ASIZE4'. (FE-LINK-13)
Status:   Elaborating design rptr_empty  4 ...  
Information: Created design named 'rptr_empty_ASIZE4'. (FE-LINK-13)
Status:   Elaborating design sync  4 ...  
Information: Created design named 'sync_SIZE4'. (FE-LINK-13)
Status:   Elaborating design fifo_mem  ASIZE=4, DSIZE=4, FALLTHROUGH="TRUE" ...  
Information: Created design named 'fifo_mem_ASIZE4_DSIZE4_FALLTHROUGHTRUE'. (FE-LINK-13)
Status:  Implementing inferred operators...
Top design successfully set to 'r:/WORK/async_fifo'
Reference design set to 'r:/WORK/async_fifo'
1
########################################################################
# Read in the Implementation Design created from DC
#
# Choose the file that you wish to verify
########################################################################
# USER INTERVENTION REQUIRED HERE:
# read_ddc -i /home/rfic/Desktop/adapted/async_fifo/syn/unmapped/async_fifo.ddc
# read_verilog -i /home/rfic/Desktop/adapted/async_fifo/syn/mapped/async_fifo.v
read_ddc -i /home/rfic/Desktop/adapted/async_fifo/syn/mapped/async_fifo.ddc
Loading ddc file '/home/rfic/Desktop/adapted/async_fifo/syn/mapped/async_fifo.ddc'
No target library specified, default is WORK
Current container set to 'i'
1
set_top i:/WORK/async_fifo
Setting top design to 'i:/WORK/async_fifo'
Status:  Creating black-box designs...
Created technology library 'FM_BBOX' in container 'i' for black-box designs
Created black-box design 'FM_FORK' in library 'FM_BBOX'
Status:  Implementing inferred operators...
Top design successfully set to 'i:/WORK/async_fifo'
Implementation design set to 'i:/WORK/async_fifo'
1
########################################################################
# Verify and Report
#
# If the verification is not successful, the session will be saved and reports
# will be generated to help debug the failed or inconclusive verification.
########################################################################
if { ![verify] } {
  set DESIGN_NAME                   "async_fifo"  ;#  The name of the top-level design
  set FMRM_FAILING_SESSION_NAME     ${DESIGN_NAME}
  set FMRM_FAILING_POINTS_REPORT    ${DESIGN_NAME}.fmv_failing_points.rpt
  set FMRM_ABORTED_POINTS_REPORT    ${DESIGN_NAME}.fmv_aborted_points.rpt

  set REPORTS_DIR "reports"

  file mkdir ${REPORTS_DIR}

  save_session -replace ${REPORTS_DIR}/${FMRM_FAILING_SESSION_NAME}
  report_failing_points > ${REPORTS_DIR}/${FMRM_FAILING_POINTS_REPORT}
  report_aborted > ${REPORTS_DIR}/${FMRM_ABORTED_POINTS_REPORT}
}
Reference design is 'r:/WORK/async_fifo'
Implementation design is 'i:/WORK/async_fifo'
Status:  Checking designs...
Status:  Building verification models...
Status:  Processing Guide Commands...
Status:  Retiming blocks r:/WORK/async_fifo (<top>) and i:/WORK/async_fifo (<top>)...

***************************** Guidance Summary *****************************
                                         Status
Command                 Accepted   Rejected  Unsupported  Unprocessed  Total
----------------------------------------------------------------------------
architecture_netlist:          2          0          0          0          2
boundary            :          3          0          0          0          3
boundary_netlist    :          2          0          0          0          2
change_names        :          5          0          0          0          5
datapath            :          3          0          0          0          3
environment         :          4          0          0          0          4
instance_map        :          4          0          0          0          4
mark                :          4          0          0          0          4
merge               :          2          0          0          0          2
reg_merging         :          2          0          0          0          2
replace             :          3          0          0          0          3
retiming            :          4          0          0          0          4
retiming_finished   :          1          0          0          0          1
ungroup             :          2          0          0          0          2
uniquify            :          4          0          0          0          4
ununiquify          :          1          0          0          0          1

SVF files read:
      async_fifo.svf

SVF files produced:
  /home/rfic/Desktop/adapted/async_fifo/fm/formality_svf/
    svf.txt
****************************************************************************

Status:  Matching...
    
*********************************** Matching Results ***********************************    
 125 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 24 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
****************************************************************************************

Status:  Verifying...

***************************** Synopsys Auto Setup Summary ******************************

!!! Synopsys Auto Setup Mode was enabled. !!!
!!! Verification results are valid assuming the following setup constraints: !!!

### RTL Interpretation Setup
   set hdlin_ignore_parallel_case false
   set hdlin_ignore_full_case false
   set hdlin_error_on_mismatch_message false
   set hdlin_ignore_embedded_configuration true

### Undriven Signal Handling Setup
   set verification_set_undriven_signals synthesis

### Test Logic Setup
   set verification_verify_directly_undriven_output false
   For details see report_dont_verify_points and report_constants


For further details on Synopsys Auto Setup Mode: Type man synopsys_auto_setup
****************************************************************************************


********************************* Verification Results *********************************
Verification SUCCEEDED
   ATTENTION: synopsys_auto_setup mode was enabled.
              See Synopsys Auto Setup Summary for details.
----------------------------------------------------------
 Reference design: r:/WORK/async_fifo
 Implementation design: i:/WORK/async_fifo
 125 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           6       0       0       0      10     109       0     125
Failing (not equivalent)       0       0       0       0       0       0       0       0
****************************************************************************************
fm_shell (verify)> 