$date
	Sat Jun  3 11:27:37 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module lab3_tb2 $end
$var wire 3 ! LR_light [2:0] $end
$var wire 3 " HW_light [2:0] $end
$var reg 1 # CLK $end
$var reg 1 $ LR_has_Car $end
$var reg 20 % LR_pattern [19:0] $end
$var reg 1 & RESET $end
$var integer 32 ' i [31:0] $end
$scope module TLC_Lab3 $end
$var wire 1 # CLK $end
$var wire 1 $ LR_has_Car $end
$var wire 1 & RESET $end
$var reg 3 ( HW_light [2:0] $end
$var reg 3 ) LR_light [2:0] $end
$var reg 3 * state [2:0] $end
$var integer 32 + i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 +
b0 *
b1 )
b100 (
bx '
1&
b11111100111111100000 %
0$
0#
b100 "
b1 !
$end
#5
1#
#10
b0 '
0&
0#
#15
b100 +
1#
#20
b1 '
0#
#25
b11 +
1#
#30
b10 '
0#
#35
b10 +
1#
#40
b11 '
0#
#45
b1 +
1#
#50
b100 '
0#
#55
b0 +
1#
#60
1$
b101 '
0#
#65
b10 "
b10 (
b1 *
b10 +
1#
#70
b110 '
0#
#75
b1 +
1#
#80
b111 '
0#
#85
b0 +
1#
#90
b1000 '
0#
#95
b1 "
b1 (
b10 *
1#
#100
b1001 '
0#
#105
b100 !
b100 )
b100 *
b100 +
1#
#110
b1010 '
0#
#115
b11 +
1#
#120
b1011 '
0#
#125
b10 +
1#
#130
0$
b1100 '
0#
#135
b1 +
1#
#140
b1101 '
0#
#145
b0 +
1#
#150
1$
b1110 '
0#
#155
b10 !
b10 )
b101 *
b10 +
1#
#160
b1111 '
0#
#165
b1 +
1#
#170
b10000 '
0#
#175
b0 +
1#
#180
b10001 '
0#
#185
b1 !
b1 )
b110 *
1#
#190
b10010 '
0#
#195
b100 "
b100 (
b0 *
b100 +
1#
#200
b10011 '
0#
#205
b11 +
1#
#210
b10100 '
0#
