// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "10/16/2024 19:48:49"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module FIFO_Wrapper (
	SW,
	KEY,
	CLOCK_50,
	LEDR,
	HEX0,
	HEX1,
	HEX2);
input 	[3:0] SW;
input 	[3:0] KEY;
input 	CLOCK_50;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;

// Design Ports Information
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[2]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \KEY[3]~input_o ;
wire \fifo|prev_reset~q ;
wire \fifo|reset_edge~combout ;
wire \KEY[1]~input_o ;
wire \fifo|prev_read_req~q ;
wire \fifo|data_out~6_combout ;
wire \KEY[0]~input_o ;
wire \fifo|prev_write_req~q ;
wire \fifo|always0~1_combout ;
wire \fifo|Add1~1_sumout ;
wire \fifo|WideOr0~0_combout ;
wire \fifo|data_out~1_combout ;
wire \fifo|WideNand0~0_combout ;
wire \fifo|write_address[0]~0_combout ;
wire \fifo|el_counter[0]~0_combout ;
wire \fifo|Add1~2 ;
wire \fifo|Add1~5_sumout ;
wire \fifo|Add1~6 ;
wire \fifo|Add1~9_sumout ;
wire \fifo|Add1~10 ;
wire \fifo|Add1~13_sumout ;
wire \fifo|Add1~14 ;
wire \fifo|Add1~17_sumout ;
wire \fifo|Add1~18 ;
wire \fifo|Add1~21_sumout ;
wire \fifo|Add1~22 ;
wire \fifo|Add1~25_sumout ;
wire \fifo|Add1~26 ;
wire \fifo|Add1~29_sumout ;
wire \fifo|WideNand0~1_combout ;
wire \fifo|always0~0_combout ;
wire \fifo|Add1~30 ;
wire \fifo|Add1~33_sumout ;
wire \fifo|WideOr0~1_combout ;
wire \fifo|data_out~7_combout ;
wire \fifo|Add2~17_sumout ;
wire \fifo|Add2~18 ;
wire \fifo|Add2~21_sumout ;
wire \fifo|Add2~22 ;
wire \fifo|Add2~25_sumout ;
wire \fifo|Add2~26 ;
wire \fifo|Add2~29_sumout ;
wire \fifo|Add2~30 ;
wire \fifo|Add2~33_sumout ;
wire \fifo|read_address[4]~feeder_combout ;
wire \fifo|Add2~34 ;
wire \fifo|Add2~5_sumout ;
wire \fifo|Add2~6 ;
wire \fifo|Add2~9_sumout ;
wire \fifo|Add2~10 ;
wire \fifo|Add2~13_sumout ;
wire \fifo|Add2~14 ;
wire \fifo|Add2~1_sumout ;
wire \fifo|memory_rtl_0_bypass[18]~feeder_combout ;
wire \fifo|Add0~17_sumout ;
wire \fifo|Add0~18 ;
wire \fifo|Add0~21_sumout ;
wire \fifo|Add0~22 ;
wire \fifo|Add0~25_sumout ;
wire \fifo|Add0~26 ;
wire \fifo|Add0~29_sumout ;
wire \fifo|Add0~30 ;
wire \fifo|Add0~33_sumout ;
wire \fifo|Add0~34 ;
wire \fifo|Add0~5_sumout ;
wire \fifo|Add0~6 ;
wire \fifo|Add0~9_sumout ;
wire \fifo|Add0~10 ;
wire \fifo|Add0~13_sumout ;
wire \fifo|memory_rtl_0_bypass[12]~feeder_combout ;
wire \fifo|memory_rtl_0_bypass[14]~feeder_combout ;
wire \fifo|memory_rtl_0_bypass[16]~feeder_combout ;
wire \fifo|memory~0_combout ;
wire \fifo|memory_rtl_0_bypass[8]~feeder_combout ;
wire \fifo|memory_rtl_0_bypass[6]~feeder_combout ;
wire \fifo|memory~2_combout ;
wire \fifo|Add0~14 ;
wire \fifo|Add0~1_sumout ;
wire \fifo|memory~4_combout ;
wire \fifo|memory_rtl_0_bypass[4]~feeder_combout ;
wire \fifo|memory_rtl_0_bypass[2]~feeder_combout ;
wire \fifo|memory~1_combout ;
wire \fifo|memory~3_combout ;
wire \SW[0]~input_o ;
wire \fifo|read_address~0_combout ;
wire \fifo|read_address~1_combout ;
wire \fifo|read_address~2_combout ;
wire \fifo|read_address~3_combout ;
wire \fifo|read_address~4_combout ;
wire \fifo|read_address~5_combout ;
wire \fifo|read_address~6_combout ;
wire \fifo|read_address~7_combout ;
wire \fifo|read_address~8_combout ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \fifo|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \fifo|data_out~0_combout ;
wire \fifo|data_out[0]~2_combout ;
wire \fifo|memory_rtl_0|auto_generated|ram_block1a1 ;
wire \fifo|data_out~3_combout ;
wire \fifo|memory_rtl_0|auto_generated|ram_block1a2 ;
wire \fifo|data_out~4_combout ;
wire \fifo|memory_rtl_0|auto_generated|ram_block1a3 ;
wire \fifo|data_out~5_combout ;
wire \fifo|data_ready~combout ;
wire \S0|WideOr5~0_combout ;
wire \S0|WideOr4~0_combout ;
wire \S0|seg[2]~0_combout ;
wire \S0|WideOr3~0_combout ;
wire \S0|WideOr2~0_combout ;
wire \S0|WideOr1~0_combout ;
wire \S0|WideOr0~0_combout ;
wire \S1|WideOr5~0_combout ;
wire \S1|WideOr4~0_combout ;
wire \S1|seg[2]~0_combout ;
wire \S1|WideOr3~0_combout ;
wire \S1|WideOr2~0_combout ;
wire \S1|WideOr1~0_combout ;
wire \S1|WideOr0~0_combout ;
wire \S2|Decoder0~0_combout ;
wire \S2|Decoder0~1_combout ;
wire \fifo|WideOr0~2_combout ;
wire [8:0] \fifo|el_counter ;
wire [3:0] \fifo|data_out ;
wire [0:22] \fifo|memory_rtl_0_bypass ;
wire [8:0] \fifo|write_address ;
wire [8:0] \fifo|read_address ;

wire [19:0] \fifo|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \fifo|memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \fifo|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \fifo|memory_rtl_0|auto_generated|ram_block1a1  = \fifo|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \fifo|memory_rtl_0|auto_generated|ram_block1a2  = \fifo|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \fifo|memory_rtl_0|auto_generated|ram_block1a3  = \fifo|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\fifo|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\fifo|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\fifo|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\fifo|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\fifo|data_ready~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\S0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\S0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\S0|seg[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\S0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\S0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\S0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\S0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\S1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\S1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\S1|seg[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\S1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\S1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\S1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\S1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\S2|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\S2|Decoder0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\S2|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\fifo|el_counter [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(!\fifo|WideOr0~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\fifo|el_counter [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y1_N56
dffeas \fifo|prev_reset (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|prev_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|prev_reset .is_wysiwyg = "true";
defparam \fifo|prev_reset .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N57
cyclonev_lcell_comb \fifo|reset_edge (
// Equation(s):
// \fifo|reset_edge~combout  = ( !\fifo|prev_reset~q  & ( \KEY[3]~input_o  ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fifo|prev_reset~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|reset_edge~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|reset_edge .extended_lut = "off";
defparam \fifo|reset_edge .lut_mask = 64'h5555000055550000;
defparam \fifo|reset_edge .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y1_N35
dffeas \fifo|prev_read_req (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|prev_read_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|prev_read_req .is_wysiwyg = "true";
defparam \fifo|prev_read_req .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N51
cyclonev_lcell_comb \fifo|data_out~6 (
// Equation(s):
// \fifo|data_out~6_combout  = ( !\fifo|prev_read_req~q  & ( \KEY[1]~input_o  ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo|prev_read_req~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|data_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|data_out~6 .extended_lut = "off";
defparam \fifo|data_out~6 .lut_mask = 64'h5555555500000000;
defparam \fifo|data_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y1_N47
dffeas \fifo|prev_write_req (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|prev_write_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|prev_write_req .is_wysiwyg = "true";
defparam \fifo|prev_write_req .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N57
cyclonev_lcell_comb \fifo|always0~1 (
// Equation(s):
// \fifo|always0~1_combout  = (\KEY[0]~input_o  & !\fifo|prev_write_req~q )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|prev_write_req~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|always0~1 .extended_lut = "off";
defparam \fifo|always0~1 .lut_mask = 64'h5500550055005500;
defparam \fifo|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N0
cyclonev_lcell_comb \fifo|Add1~1 (
// Equation(s):
// \fifo|Add1~1_sumout  = SUM(( \fifo|el_counter [0] ) + ( VCC ) + ( !VCC ))
// \fifo|Add1~2  = CARRY(( \fifo|el_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|el_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|Add1~1_sumout ),
	.cout(\fifo|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \fifo|Add1~1 .extended_lut = "off";
defparam \fifo|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \fifo|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N30
cyclonev_lcell_comb \fifo|WideOr0~0 (
// Equation(s):
// \fifo|WideOr0~0_combout  = ( !\fifo|el_counter [2] & ( !\fifo|el_counter [4] & ( (!\fifo|el_counter [1] & (!\fifo|el_counter [5] & (!\fifo|el_counter [0] & !\fifo|el_counter [3]))) ) ) )

	.dataa(!\fifo|el_counter [1]),
	.datab(!\fifo|el_counter [5]),
	.datac(!\fifo|el_counter [0]),
	.datad(!\fifo|el_counter [3]),
	.datae(!\fifo|el_counter [2]),
	.dataf(!\fifo|el_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|WideOr0~0 .extended_lut = "off";
defparam \fifo|WideOr0~0 .lut_mask = 64'h8000000000000000;
defparam \fifo|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N51
cyclonev_lcell_comb \fifo|data_out~1 (
// Equation(s):
// \fifo|data_out~1_combout  = ( \fifo|WideOr0~0_combout  & ( (!\fifo|prev_read_req~q  & (\KEY[1]~input_o  & !\fifo|WideOr0~1_combout )) ) ) # ( !\fifo|WideOr0~0_combout  & ( (!\fifo|prev_read_req~q  & \KEY[1]~input_o ) ) )

	.dataa(!\fifo|prev_read_req~q ),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(!\fifo|WideOr0~1_combout ),
	.datae(gnd),
	.dataf(!\fifo|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|data_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|data_out~1 .extended_lut = "off";
defparam \fifo|data_out~1 .lut_mask = 64'h0A0A0A0A0A000A00;
defparam \fifo|data_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N42
cyclonev_lcell_comb \fifo|WideNand0~0 (
// Equation(s):
// \fifo|WideNand0~0_combout  = ( \fifo|el_counter [1] & ( \fifo|el_counter [3] & ( (\fifo|el_counter [0] & (\fifo|el_counter [5] & (\fifo|el_counter [4] & \fifo|el_counter [2]))) ) ) )

	.dataa(!\fifo|el_counter [0]),
	.datab(!\fifo|el_counter [5]),
	.datac(!\fifo|el_counter [4]),
	.datad(!\fifo|el_counter [2]),
	.datae(!\fifo|el_counter [1]),
	.dataf(!\fifo|el_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|WideNand0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|WideNand0~0 .extended_lut = "off";
defparam \fifo|WideNand0~0 .lut_mask = 64'h0000000000000001;
defparam \fifo|WideNand0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N33
cyclonev_lcell_comb \fifo|write_address[0]~0 (
// Equation(s):
// \fifo|write_address[0]~0_combout  = ( !\fifo|prev_reset~q  & ( \fifo|prev_write_req~q  & ( \KEY[3]~input_o  ) ) ) # ( \fifo|prev_reset~q  & ( !\fifo|prev_write_req~q  & ( (\KEY[0]~input_o  & ((!\fifo|WideNand0~0_combout ) # (!\fifo|WideNand0~1_combout ))) 
// ) ) ) # ( !\fifo|prev_reset~q  & ( !\fifo|prev_write_req~q  & ( ((\KEY[0]~input_o  & ((!\fifo|WideNand0~0_combout ) # (!\fifo|WideNand0~1_combout )))) # (\KEY[3]~input_o ) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\fifo|WideNand0~0_combout ),
	.datad(!\fifo|WideNand0~1_combout ),
	.datae(!\fifo|prev_reset~q ),
	.dataf(!\fifo|prev_write_req~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|write_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|write_address[0]~0 .extended_lut = "off";
defparam \fifo|write_address[0]~0 .lut_mask = 64'h7775333055550000;
defparam \fifo|write_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N51
cyclonev_lcell_comb \fifo|el_counter[0]~0 (
// Equation(s):
// \fifo|el_counter[0]~0_combout  = ( \fifo|write_address[0]~0_combout  ) # ( !\fifo|write_address[0]~0_combout  & ( \fifo|data_out~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|data_out~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo|write_address[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|el_counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|el_counter[0]~0 .extended_lut = "off";
defparam \fifo|el_counter[0]~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \fifo|el_counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N2
dffeas \fifo|el_counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(gnd),
	.ena(\fifo|el_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|el_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|el_counter[0] .is_wysiwyg = "true";
defparam \fifo|el_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N3
cyclonev_lcell_comb \fifo|Add1~5 (
// Equation(s):
// \fifo|Add1~5_sumout  = SUM(( \fifo|el_counter [1] ) + ( \fifo|always0~0_combout  ) + ( \fifo|Add1~2  ))
// \fifo|Add1~6  = CARRY(( \fifo|el_counter [1] ) + ( \fifo|always0~0_combout  ) + ( \fifo|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|always0~0_combout ),
	.datad(!\fifo|el_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|Add1~5_sumout ),
	.cout(\fifo|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \fifo|Add1~5 .extended_lut = "off";
defparam \fifo|Add1~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \fifo|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N5
dffeas \fifo|el_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(gnd),
	.ena(\fifo|el_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|el_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|el_counter[1] .is_wysiwyg = "true";
defparam \fifo|el_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N6
cyclonev_lcell_comb \fifo|Add1~9 (
// Equation(s):
// \fifo|Add1~9_sumout  = SUM(( \fifo|el_counter [2] ) + ( \fifo|always0~0_combout  ) + ( \fifo|Add1~6  ))
// \fifo|Add1~10  = CARRY(( \fifo|el_counter [2] ) + ( \fifo|always0~0_combout  ) + ( \fifo|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|always0~0_combout ),
	.datad(!\fifo|el_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|Add1~9_sumout ),
	.cout(\fifo|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \fifo|Add1~9 .extended_lut = "off";
defparam \fifo|Add1~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \fifo|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N8
dffeas \fifo|el_counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(gnd),
	.ena(\fifo|el_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|el_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|el_counter[2] .is_wysiwyg = "true";
defparam \fifo|el_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N9
cyclonev_lcell_comb \fifo|Add1~13 (
// Equation(s):
// \fifo|Add1~13_sumout  = SUM(( \fifo|el_counter [3] ) + ( \fifo|always0~0_combout  ) + ( \fifo|Add1~10  ))
// \fifo|Add1~14  = CARRY(( \fifo|el_counter [3] ) + ( \fifo|always0~0_combout  ) + ( \fifo|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|always0~0_combout ),
	.datad(!\fifo|el_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|Add1~13_sumout ),
	.cout(\fifo|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \fifo|Add1~13 .extended_lut = "off";
defparam \fifo|Add1~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \fifo|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N11
dffeas \fifo|el_counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(gnd),
	.ena(\fifo|el_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|el_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|el_counter[3] .is_wysiwyg = "true";
defparam \fifo|el_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N12
cyclonev_lcell_comb \fifo|Add1~17 (
// Equation(s):
// \fifo|Add1~17_sumout  = SUM(( \fifo|el_counter [4] ) + ( \fifo|always0~0_combout  ) + ( \fifo|Add1~14  ))
// \fifo|Add1~18  = CARRY(( \fifo|el_counter [4] ) + ( \fifo|always0~0_combout  ) + ( \fifo|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|always0~0_combout ),
	.datad(!\fifo|el_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|Add1~17_sumout ),
	.cout(\fifo|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \fifo|Add1~17 .extended_lut = "off";
defparam \fifo|Add1~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \fifo|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N14
dffeas \fifo|el_counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(gnd),
	.ena(\fifo|el_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|el_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|el_counter[4] .is_wysiwyg = "true";
defparam \fifo|el_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N15
cyclonev_lcell_comb \fifo|Add1~21 (
// Equation(s):
// \fifo|Add1~21_sumout  = SUM(( \fifo|el_counter [5] ) + ( \fifo|always0~0_combout  ) + ( \fifo|Add1~18  ))
// \fifo|Add1~22  = CARRY(( \fifo|el_counter [5] ) + ( \fifo|always0~0_combout  ) + ( \fifo|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|always0~0_combout ),
	.datad(!\fifo|el_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|Add1~21_sumout ),
	.cout(\fifo|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \fifo|Add1~21 .extended_lut = "off";
defparam \fifo|Add1~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \fifo|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N17
dffeas \fifo|el_counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(gnd),
	.ena(\fifo|el_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|el_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|el_counter[5] .is_wysiwyg = "true";
defparam \fifo|el_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N18
cyclonev_lcell_comb \fifo|Add1~25 (
// Equation(s):
// \fifo|Add1~25_sumout  = SUM(( \fifo|el_counter [6] ) + ( \fifo|always0~0_combout  ) + ( \fifo|Add1~22  ))
// \fifo|Add1~26  = CARRY(( \fifo|el_counter [6] ) + ( \fifo|always0~0_combout  ) + ( \fifo|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|always0~0_combout ),
	.datad(!\fifo|el_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|Add1~25_sumout ),
	.cout(\fifo|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \fifo|Add1~25 .extended_lut = "off";
defparam \fifo|Add1~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \fifo|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N20
dffeas \fifo|el_counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(gnd),
	.ena(\fifo|el_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|el_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|el_counter[6] .is_wysiwyg = "true";
defparam \fifo|el_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N21
cyclonev_lcell_comb \fifo|Add1~29 (
// Equation(s):
// \fifo|Add1~29_sumout  = SUM(( \fifo|el_counter [7] ) + ( \fifo|always0~0_combout  ) + ( \fifo|Add1~26  ))
// \fifo|Add1~30  = CARRY(( \fifo|el_counter [7] ) + ( \fifo|always0~0_combout  ) + ( \fifo|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|always0~0_combout ),
	.datad(!\fifo|el_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|Add1~29_sumout ),
	.cout(\fifo|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \fifo|Add1~29 .extended_lut = "off";
defparam \fifo|Add1~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \fifo|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N23
dffeas \fifo|el_counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(gnd),
	.ena(\fifo|el_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|el_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|el_counter[7] .is_wysiwyg = "true";
defparam \fifo|el_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N36
cyclonev_lcell_comb \fifo|WideNand0~1 (
// Equation(s):
// \fifo|WideNand0~1_combout  = ( \fifo|el_counter [6] & ( (\fifo|el_counter [8] & \fifo|el_counter [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|el_counter [8]),
	.datad(!\fifo|el_counter [7]),
	.datae(gnd),
	.dataf(!\fifo|el_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|WideNand0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|WideNand0~1 .extended_lut = "off";
defparam \fifo|WideNand0~1 .lut_mask = 64'h00000000000F000F;
defparam \fifo|WideNand0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N54
cyclonev_lcell_comb \fifo|always0~0 (
// Equation(s):
// \fifo|always0~0_combout  = ( \fifo|WideNand0~0_combout  & ( (!\KEY[0]~input_o ) # ((\fifo|WideNand0~1_combout ) # (\fifo|prev_write_req~q )) ) ) # ( !\fifo|WideNand0~0_combout  & ( (!\KEY[0]~input_o ) # (\fifo|prev_write_req~q ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\fifo|prev_write_req~q ),
	.datac(gnd),
	.datad(!\fifo|WideNand0~1_combout ),
	.datae(gnd),
	.dataf(!\fifo|WideNand0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|always0~0 .extended_lut = "off";
defparam \fifo|always0~0 .lut_mask = 64'hBBBBBBBBBBFFBBFF;
defparam \fifo|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N24
cyclonev_lcell_comb \fifo|Add1~33 (
// Equation(s):
// \fifo|Add1~33_sumout  = SUM(( \fifo|el_counter [8] ) + ( \fifo|always0~0_combout  ) + ( \fifo|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|always0~0_combout ),
	.datad(!\fifo|el_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|Add1~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|Add1~33 .extended_lut = "off";
defparam \fifo|Add1~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \fifo|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N26
dffeas \fifo|el_counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(gnd),
	.ena(\fifo|el_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|el_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|el_counter[8] .is_wysiwyg = "true";
defparam \fifo|el_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N48
cyclonev_lcell_comb \fifo|WideOr0~1 (
// Equation(s):
// \fifo|WideOr0~1_combout  = ( !\fifo|el_counter [6] & ( (!\fifo|el_counter [8] & !\fifo|el_counter [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|el_counter [8]),
	.datad(!\fifo|el_counter [7]),
	.datae(gnd),
	.dataf(!\fifo|el_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|WideOr0~1 .extended_lut = "off";
defparam \fifo|WideOr0~1 .lut_mask = 64'hF000F00000000000;
defparam \fifo|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N42
cyclonev_lcell_comb \fifo|data_out~7 (
// Equation(s):
// \fifo|data_out~7_combout  = ( \fifo|WideNand0~0_combout  & ( \fifo|WideNand0~1_combout  & ( (!\fifo|data_out~6_combout ) # ((\fifo|WideOr0~1_combout  & \fifo|WideOr0~0_combout )) ) ) ) # ( !\fifo|WideNand0~0_combout  & ( \fifo|WideNand0~1_combout  & ( 
// (!\fifo|data_out~6_combout ) # (((\fifo|WideOr0~1_combout  & \fifo|WideOr0~0_combout )) # (\fifo|always0~1_combout )) ) ) ) # ( \fifo|WideNand0~0_combout  & ( !\fifo|WideNand0~1_combout  & ( (!\fifo|data_out~6_combout ) # (((\fifo|WideOr0~1_combout  & 
// \fifo|WideOr0~0_combout )) # (\fifo|always0~1_combout )) ) ) ) # ( !\fifo|WideNand0~0_combout  & ( !\fifo|WideNand0~1_combout  & ( (!\fifo|data_out~6_combout ) # (((\fifo|WideOr0~1_combout  & \fifo|WideOr0~0_combout )) # (\fifo|always0~1_combout )) ) ) )

	.dataa(!\fifo|data_out~6_combout ),
	.datab(!\fifo|always0~1_combout ),
	.datac(!\fifo|WideOr0~1_combout ),
	.datad(!\fifo|WideOr0~0_combout ),
	.datae(!\fifo|WideNand0~0_combout ),
	.dataf(!\fifo|WideNand0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|data_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|data_out~7 .extended_lut = "off";
defparam \fifo|data_out~7 .lut_mask = 64'hBBBFBBBFBBBFAAAF;
defparam \fifo|data_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N26
dffeas \fifo|read_address[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|Add2~1_sumout ),
	.asdata(\fifo|read_address [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(\fifo|data_out~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|read_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|read_address[8] .is_wysiwyg = "true";
defparam \fifo|read_address[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N0
cyclonev_lcell_comb \fifo|Add2~17 (
// Equation(s):
// \fifo|Add2~17_sumout  = SUM(( \fifo|read_address [0] ) + ( VCC ) + ( !VCC ))
// \fifo|Add2~18  = CARRY(( \fifo|read_address [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|read_address [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|Add2~17_sumout ),
	.cout(\fifo|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \fifo|Add2~17 .extended_lut = "off";
defparam \fifo|Add2~17 .lut_mask = 64'h00000000000000FF;
defparam \fifo|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N2
dffeas \fifo|read_address[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|Add2~17_sumout ),
	.asdata(\fifo|read_address [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(\fifo|data_out~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|read_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|read_address[0] .is_wysiwyg = "true";
defparam \fifo|read_address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N3
cyclonev_lcell_comb \fifo|Add2~21 (
// Equation(s):
// \fifo|Add2~21_sumout  = SUM(( \fifo|read_address [1] ) + ( GND ) + ( \fifo|Add2~18  ))
// \fifo|Add2~22  = CARRY(( \fifo|read_address [1] ) + ( GND ) + ( \fifo|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|read_address [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|Add2~21_sumout ),
	.cout(\fifo|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \fifo|Add2~21 .extended_lut = "off";
defparam \fifo|Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N5
dffeas \fifo|read_address[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|Add2~21_sumout ),
	.asdata(\fifo|read_address [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(\fifo|data_out~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|read_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|read_address[1] .is_wysiwyg = "true";
defparam \fifo|read_address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N6
cyclonev_lcell_comb \fifo|Add2~25 (
// Equation(s):
// \fifo|Add2~25_sumout  = SUM(( \fifo|read_address [2] ) + ( GND ) + ( \fifo|Add2~22  ))
// \fifo|Add2~26  = CARRY(( \fifo|read_address [2] ) + ( GND ) + ( \fifo|Add2~22  ))

	.dataa(gnd),
	.datab(!\fifo|read_address [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|Add2~25_sumout ),
	.cout(\fifo|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \fifo|Add2~25 .extended_lut = "off";
defparam \fifo|Add2~25 .lut_mask = 64'h0000FFFF00003333;
defparam \fifo|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N8
dffeas \fifo|read_address[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|Add2~25_sumout ),
	.asdata(\fifo|read_address [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(\fifo|data_out~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|read_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|read_address[2] .is_wysiwyg = "true";
defparam \fifo|read_address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N9
cyclonev_lcell_comb \fifo|Add2~29 (
// Equation(s):
// \fifo|Add2~29_sumout  = SUM(( \fifo|read_address [3] ) + ( GND ) + ( \fifo|Add2~26  ))
// \fifo|Add2~30  = CARRY(( \fifo|read_address [3] ) + ( GND ) + ( \fifo|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|read_address [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|Add2~29_sumout ),
	.cout(\fifo|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \fifo|Add2~29 .extended_lut = "off";
defparam \fifo|Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fifo|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N11
dffeas \fifo|read_address[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|Add2~29_sumout ),
	.asdata(\fifo|read_address [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(\fifo|data_out~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|read_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|read_address[3] .is_wysiwyg = "true";
defparam \fifo|read_address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N12
cyclonev_lcell_comb \fifo|Add2~33 (
// Equation(s):
// \fifo|Add2~33_sumout  = SUM(( \fifo|read_address [4] ) + ( GND ) + ( \fifo|Add2~30  ))
// \fifo|Add2~34  = CARRY(( \fifo|read_address [4] ) + ( GND ) + ( \fifo|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|read_address [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|Add2~33_sumout ),
	.cout(\fifo|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \fifo|Add2~33 .extended_lut = "off";
defparam \fifo|Add2~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N54
cyclonev_lcell_comb \fifo|read_address[4]~feeder (
// Equation(s):
// \fifo|read_address[4]~feeder_combout  = ( \fifo|Add2~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo|Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|read_address[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|read_address[4]~feeder .extended_lut = "off";
defparam \fifo|read_address[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo|read_address[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N56
dffeas \fifo|read_address[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|read_address[4]~feeder_combout ),
	.asdata(\fifo|read_address [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(\fifo|data_out~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|read_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|read_address[4] .is_wysiwyg = "true";
defparam \fifo|read_address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N15
cyclonev_lcell_comb \fifo|Add2~5 (
// Equation(s):
// \fifo|Add2~5_sumout  = SUM(( \fifo|read_address [5] ) + ( GND ) + ( \fifo|Add2~34  ))
// \fifo|Add2~6  = CARRY(( \fifo|read_address [5] ) + ( GND ) + ( \fifo|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|read_address [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|Add2~5_sumout ),
	.cout(\fifo|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \fifo|Add2~5 .extended_lut = "off";
defparam \fifo|Add2~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fifo|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N17
dffeas \fifo|read_address[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|Add2~5_sumout ),
	.asdata(\fifo|read_address [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(\fifo|data_out~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|read_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|read_address[5] .is_wysiwyg = "true";
defparam \fifo|read_address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N18
cyclonev_lcell_comb \fifo|Add2~9 (
// Equation(s):
// \fifo|Add2~9_sumout  = SUM(( \fifo|read_address [6] ) + ( GND ) + ( \fifo|Add2~6  ))
// \fifo|Add2~10  = CARRY(( \fifo|read_address [6] ) + ( GND ) + ( \fifo|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|read_address [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|Add2~9_sumout ),
	.cout(\fifo|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \fifo|Add2~9 .extended_lut = "off";
defparam \fifo|Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N20
dffeas \fifo|read_address[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|Add2~9_sumout ),
	.asdata(\fifo|read_address [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(\fifo|data_out~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|read_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|read_address[6] .is_wysiwyg = "true";
defparam \fifo|read_address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N21
cyclonev_lcell_comb \fifo|Add2~13 (
// Equation(s):
// \fifo|Add2~13_sumout  = SUM(( \fifo|read_address [7] ) + ( GND ) + ( \fifo|Add2~10  ))
// \fifo|Add2~14  = CARRY(( \fifo|read_address [7] ) + ( GND ) + ( \fifo|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|read_address [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|Add2~13_sumout ),
	.cout(\fifo|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \fifo|Add2~13 .extended_lut = "off";
defparam \fifo|Add2~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N23
dffeas \fifo|read_address[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|Add2~13_sumout ),
	.asdata(\fifo|read_address [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(\fifo|data_out~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|read_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|read_address[7] .is_wysiwyg = "true";
defparam \fifo|read_address[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N24
cyclonev_lcell_comb \fifo|Add2~1 (
// Equation(s):
// \fifo|Add2~1_sumout  = SUM(( \fifo|read_address [8] ) + ( GND ) + ( \fifo|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|read_address [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|Add2~1 .extended_lut = "off";
defparam \fifo|Add2~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N24
cyclonev_lcell_comb \fifo|memory_rtl_0_bypass[18]~feeder (
// Equation(s):
// \fifo|memory_rtl_0_bypass[18]~feeder_combout  = ( \fifo|Add2~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|memory_rtl_0_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[18]~feeder .extended_lut = "off";
defparam \fifo|memory_rtl_0_bypass[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo|memory_rtl_0_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N26
dffeas \fifo|memory_rtl_0_bypass[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|memory_rtl_0_bypass[18]~feeder_combout ),
	.asdata(\fifo|read_address [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(\fifo|data_out~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|memory_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \fifo|memory_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N0
cyclonev_lcell_comb \fifo|Add0~17 (
// Equation(s):
// \fifo|Add0~17_sumout  = SUM(( \fifo|write_address [0] ) + ( VCC ) + ( !VCC ))
// \fifo|Add0~18  = CARRY(( \fifo|write_address [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|write_address [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|Add0~17_sumout ),
	.cout(\fifo|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \fifo|Add0~17 .extended_lut = "off";
defparam \fifo|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \fifo|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N2
dffeas \fifo|write_address[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(gnd),
	.ena(\fifo|write_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|write_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|write_address[0] .is_wysiwyg = "true";
defparam \fifo|write_address[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N3
cyclonev_lcell_comb \fifo|Add0~21 (
// Equation(s):
// \fifo|Add0~21_sumout  = SUM(( \fifo|write_address [1] ) + ( GND ) + ( \fifo|Add0~18  ))
// \fifo|Add0~22  = CARRY(( \fifo|write_address [1] ) + ( GND ) + ( \fifo|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|write_address [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|Add0~21_sumout ),
	.cout(\fifo|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \fifo|Add0~21 .extended_lut = "off";
defparam \fifo|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N5
dffeas \fifo|write_address[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(gnd),
	.ena(\fifo|write_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|write_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|write_address[1] .is_wysiwyg = "true";
defparam \fifo|write_address[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N6
cyclonev_lcell_comb \fifo|Add0~25 (
// Equation(s):
// \fifo|Add0~25_sumout  = SUM(( \fifo|write_address [2] ) + ( GND ) + ( \fifo|Add0~22  ))
// \fifo|Add0~26  = CARRY(( \fifo|write_address [2] ) + ( GND ) + ( \fifo|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|write_address [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|Add0~25_sumout ),
	.cout(\fifo|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \fifo|Add0~25 .extended_lut = "off";
defparam \fifo|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N8
dffeas \fifo|write_address[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(gnd),
	.ena(\fifo|write_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|write_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|write_address[2] .is_wysiwyg = "true";
defparam \fifo|write_address[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N9
cyclonev_lcell_comb \fifo|Add0~29 (
// Equation(s):
// \fifo|Add0~29_sumout  = SUM(( \fifo|write_address [3] ) + ( GND ) + ( \fifo|Add0~26  ))
// \fifo|Add0~30  = CARRY(( \fifo|write_address [3] ) + ( GND ) + ( \fifo|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|write_address [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|Add0~29_sumout ),
	.cout(\fifo|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \fifo|Add0~29 .extended_lut = "off";
defparam \fifo|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N11
dffeas \fifo|write_address[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(gnd),
	.ena(\fifo|write_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|write_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|write_address[3] .is_wysiwyg = "true";
defparam \fifo|write_address[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N12
cyclonev_lcell_comb \fifo|Add0~33 (
// Equation(s):
// \fifo|Add0~33_sumout  = SUM(( \fifo|write_address [4] ) + ( GND ) + ( \fifo|Add0~30  ))
// \fifo|Add0~34  = CARRY(( \fifo|write_address [4] ) + ( GND ) + ( \fifo|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|write_address [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|Add0~33_sumout ),
	.cout(\fifo|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \fifo|Add0~33 .extended_lut = "off";
defparam \fifo|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N14
dffeas \fifo|write_address[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(gnd),
	.ena(\fifo|write_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|write_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|write_address[4] .is_wysiwyg = "true";
defparam \fifo|write_address[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N15
cyclonev_lcell_comb \fifo|Add0~5 (
// Equation(s):
// \fifo|Add0~5_sumout  = SUM(( \fifo|write_address [5] ) + ( GND ) + ( \fifo|Add0~34  ))
// \fifo|Add0~6  = CARRY(( \fifo|write_address [5] ) + ( GND ) + ( \fifo|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|write_address [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|Add0~5_sumout ),
	.cout(\fifo|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \fifo|Add0~5 .extended_lut = "off";
defparam \fifo|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N17
dffeas \fifo|write_address[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(gnd),
	.ena(\fifo|write_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|write_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|write_address[5] .is_wysiwyg = "true";
defparam \fifo|write_address[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y1_N58
dffeas \fifo|memory_rtl_0_bypass[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo|write_address [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|memory_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \fifo|memory_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N18
cyclonev_lcell_comb \fifo|Add0~9 (
// Equation(s):
// \fifo|Add0~9_sumout  = SUM(( \fifo|write_address [6] ) + ( GND ) + ( \fifo|Add0~6  ))
// \fifo|Add0~10  = CARRY(( \fifo|write_address [6] ) + ( GND ) + ( \fifo|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|write_address [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|Add0~9_sumout ),
	.cout(\fifo|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \fifo|Add0~9 .extended_lut = "off";
defparam \fifo|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N20
dffeas \fifo|write_address[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(gnd),
	.ena(\fifo|write_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|write_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|write_address[6] .is_wysiwyg = "true";
defparam \fifo|write_address[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N21
cyclonev_lcell_comb \fifo|Add0~13 (
// Equation(s):
// \fifo|Add0~13_sumout  = SUM(( \fifo|write_address [7] ) + ( GND ) + ( \fifo|Add0~10  ))
// \fifo|Add0~14  = CARRY(( \fifo|write_address [7] ) + ( GND ) + ( \fifo|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|write_address [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|Add0~13_sumout ),
	.cout(\fifo|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \fifo|Add0~13 .extended_lut = "off";
defparam \fifo|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N23
dffeas \fifo|write_address[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(gnd),
	.ena(\fifo|write_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|write_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|write_address[7] .is_wysiwyg = "true";
defparam \fifo|write_address[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y1_N40
dffeas \fifo|memory_rtl_0_bypass[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo|write_address [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|memory_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \fifo|memory_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N27
cyclonev_lcell_comb \fifo|memory_rtl_0_bypass[12]~feeder (
// Equation(s):
// \fifo|memory_rtl_0_bypass[12]~feeder_combout  = \fifo|Add2~5_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|memory_rtl_0_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[12]~feeder .extended_lut = "off";
defparam \fifo|memory_rtl_0_bypass[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \fifo|memory_rtl_0_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N28
dffeas \fifo|memory_rtl_0_bypass[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|memory_rtl_0_bypass[12]~feeder_combout ),
	.asdata(\fifo|read_address [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(\fifo|data_out~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|memory_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \fifo|memory_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N6
cyclonev_lcell_comb \fifo|memory_rtl_0_bypass[14]~feeder (
// Equation(s):
// \fifo|memory_rtl_0_bypass[14]~feeder_combout  = ( \fifo|Add2~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|memory_rtl_0_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[14]~feeder .extended_lut = "off";
defparam \fifo|memory_rtl_0_bypass[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo|memory_rtl_0_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N7
dffeas \fifo|memory_rtl_0_bypass[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|memory_rtl_0_bypass[14]~feeder_combout ),
	.asdata(\fifo|read_address [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(\fifo|data_out~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|memory_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \fifo|memory_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y1_N44
dffeas \fifo|memory_rtl_0_bypass[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo|write_address [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|memory_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \fifo|memory_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N9
cyclonev_lcell_comb \fifo|memory_rtl_0_bypass[16]~feeder (
// Equation(s):
// \fifo|memory_rtl_0_bypass[16]~feeder_combout  = ( \fifo|Add2~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|memory_rtl_0_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[16]~feeder .extended_lut = "off";
defparam \fifo|memory_rtl_0_bypass[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo|memory_rtl_0_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N10
dffeas \fifo|memory_rtl_0_bypass[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|memory_rtl_0_bypass[16]~feeder_combout ),
	.asdata(\fifo|read_address [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(\fifo|data_out~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|memory_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \fifo|memory_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N42
cyclonev_lcell_comb \fifo|memory~0 (
// Equation(s):
// \fifo|memory~0_combout  = ( \fifo|memory_rtl_0_bypass [13] & ( \fifo|memory_rtl_0_bypass [16] & ( (\fifo|memory_rtl_0_bypass [15] & (\fifo|memory_rtl_0_bypass [14] & (!\fifo|memory_rtl_0_bypass [11] $ (\fifo|memory_rtl_0_bypass [12])))) ) ) ) # ( 
// !\fifo|memory_rtl_0_bypass [13] & ( \fifo|memory_rtl_0_bypass [16] & ( (\fifo|memory_rtl_0_bypass [15] & (!\fifo|memory_rtl_0_bypass [14] & (!\fifo|memory_rtl_0_bypass [11] $ (\fifo|memory_rtl_0_bypass [12])))) ) ) ) # ( \fifo|memory_rtl_0_bypass [13] & ( 
// !\fifo|memory_rtl_0_bypass [16] & ( (!\fifo|memory_rtl_0_bypass [15] & (\fifo|memory_rtl_0_bypass [14] & (!\fifo|memory_rtl_0_bypass [11] $ (\fifo|memory_rtl_0_bypass [12])))) ) ) ) # ( !\fifo|memory_rtl_0_bypass [13] & ( !\fifo|memory_rtl_0_bypass [16] & 
// ( (!\fifo|memory_rtl_0_bypass [15] & (!\fifo|memory_rtl_0_bypass [14] & (!\fifo|memory_rtl_0_bypass [11] $ (\fifo|memory_rtl_0_bypass [12])))) ) ) )

	.dataa(!\fifo|memory_rtl_0_bypass [11]),
	.datab(!\fifo|memory_rtl_0_bypass [15]),
	.datac(!\fifo|memory_rtl_0_bypass [12]),
	.datad(!\fifo|memory_rtl_0_bypass [14]),
	.datae(!\fifo|memory_rtl_0_bypass [13]),
	.dataf(!\fifo|memory_rtl_0_bypass [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|memory~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|memory~0 .extended_lut = "off";
defparam \fifo|memory~0 .lut_mask = 64'h8400008421000021;
defparam \fifo|memory~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N31
dffeas \fifo|memory_rtl_0_bypass[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo|write_address [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|memory_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \fifo|memory_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y1_N13
dffeas \fifo|memory_rtl_0_bypass[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|Add2~33_sumout ),
	.asdata(\fifo|read_address [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(\fifo|data_out~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|memory_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \fifo|memory_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N48
cyclonev_lcell_comb \fifo|memory_rtl_0_bypass[8]~feeder (
// Equation(s):
// \fifo|memory_rtl_0_bypass[8]~feeder_combout  = ( \fifo|Add2~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|memory_rtl_0_bypass[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[8]~feeder .extended_lut = "off";
defparam \fifo|memory_rtl_0_bypass[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo|memory_rtl_0_bypass[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N50
dffeas \fifo|memory_rtl_0_bypass[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|memory_rtl_0_bypass[8]~feeder_combout ),
	.asdata(\fifo|read_address [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(\fifo|data_out~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|memory_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \fifo|memory_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y1_N37
dffeas \fifo|memory_rtl_0_bypass[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo|write_address [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|memory_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \fifo|memory_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y1_N53
dffeas \fifo|memory_rtl_0_bypass[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo|write_address [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|memory_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \fifo|memory_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N15
cyclonev_lcell_comb \fifo|memory_rtl_0_bypass[6]~feeder (
// Equation(s):
// \fifo|memory_rtl_0_bypass[6]~feeder_combout  = ( \fifo|Add2~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|memory_rtl_0_bypass[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[6]~feeder .extended_lut = "off";
defparam \fifo|memory_rtl_0_bypass[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo|memory_rtl_0_bypass[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N16
dffeas \fifo|memory_rtl_0_bypass[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|memory_rtl_0_bypass[6]~feeder_combout ),
	.asdata(\fifo|read_address [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(\fifo|data_out~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|memory_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \fifo|memory_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N51
cyclonev_lcell_comb \fifo|memory~2 (
// Equation(s):
// \fifo|memory~2_combout  = ( \fifo|memory_rtl_0_bypass [7] & ( \fifo|memory_rtl_0_bypass [6] & ( (\fifo|memory_rtl_0_bypass [5] & (\fifo|memory_rtl_0_bypass [8] & (!\fifo|memory_rtl_0_bypass [10] $ (\fifo|memory_rtl_0_bypass [9])))) ) ) ) # ( 
// !\fifo|memory_rtl_0_bypass [7] & ( \fifo|memory_rtl_0_bypass [6] & ( (\fifo|memory_rtl_0_bypass [5] & (!\fifo|memory_rtl_0_bypass [8] & (!\fifo|memory_rtl_0_bypass [10] $ (\fifo|memory_rtl_0_bypass [9])))) ) ) ) # ( \fifo|memory_rtl_0_bypass [7] & ( 
// !\fifo|memory_rtl_0_bypass [6] & ( (!\fifo|memory_rtl_0_bypass [5] & (\fifo|memory_rtl_0_bypass [8] & (!\fifo|memory_rtl_0_bypass [10] $ (\fifo|memory_rtl_0_bypass [9])))) ) ) ) # ( !\fifo|memory_rtl_0_bypass [7] & ( !\fifo|memory_rtl_0_bypass [6] & ( 
// (!\fifo|memory_rtl_0_bypass [5] & (!\fifo|memory_rtl_0_bypass [8] & (!\fifo|memory_rtl_0_bypass [10] $ (\fifo|memory_rtl_0_bypass [9])))) ) ) )

	.dataa(!\fifo|memory_rtl_0_bypass [5]),
	.datab(!\fifo|memory_rtl_0_bypass [10]),
	.datac(!\fifo|memory_rtl_0_bypass [8]),
	.datad(!\fifo|memory_rtl_0_bypass [9]),
	.datae(!\fifo|memory_rtl_0_bypass [7]),
	.dataf(!\fifo|memory_rtl_0_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|memory~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|memory~2 .extended_lut = "off";
defparam \fifo|memory~2 .lut_mask = 64'h8020080240100401;
defparam \fifo|memory~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N24
cyclonev_lcell_comb \fifo|Add0~1 (
// Equation(s):
// \fifo|Add0~1_sumout  = SUM(( \fifo|write_address [8] ) + ( GND ) + ( \fifo|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo|write_address [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|Add0~1 .extended_lut = "off";
defparam \fifo|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N26
dffeas \fifo|write_address[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(gnd),
	.ena(\fifo|write_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|write_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|write_address[8] .is_wysiwyg = "true";
defparam \fifo|write_address[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y1_N50
dffeas \fifo|memory_rtl_0_bypass[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo|write_address [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|memory_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \fifo|memory_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N33
cyclonev_lcell_comb \fifo|memory~4 (
// Equation(s):
// \fifo|memory~4_combout  = ( !\fifo|WideNand0~1_combout  & ( \fifo|WideNand0~0_combout  & ( (!\fifo|prev_write_req~q  & (\KEY[0]~input_o  & ((!\KEY[3]~input_o ) # (\fifo|prev_reset~q )))) ) ) ) # ( \fifo|WideNand0~1_combout  & ( !\fifo|WideNand0~0_combout  
// & ( (!\fifo|prev_write_req~q  & (\KEY[0]~input_o  & ((!\KEY[3]~input_o ) # (\fifo|prev_reset~q )))) ) ) ) # ( !\fifo|WideNand0~1_combout  & ( !\fifo|WideNand0~0_combout  & ( (!\fifo|prev_write_req~q  & (\KEY[0]~input_o  & ((!\KEY[3]~input_o ) # 
// (\fifo|prev_reset~q )))) ) ) )

	.dataa(!\fifo|prev_write_req~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\fifo|prev_reset~q ),
	.datae(!\fifo|WideNand0~1_combout ),
	.dataf(!\fifo|WideNand0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|memory~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|memory~4 .extended_lut = "off";
defparam \fifo|memory~4 .lut_mask = 64'h2022202220220000;
defparam \fifo|memory~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N31
dffeas \fifo|memory_rtl_0_bypass[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo|memory~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|memory_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \fifo|memory_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N30
cyclonev_lcell_comb \fifo|memory_rtl_0_bypass[4]~feeder (
// Equation(s):
// \fifo|memory_rtl_0_bypass[4]~feeder_combout  = \fifo|Add2~21_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|Add2~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|memory_rtl_0_bypass[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[4]~feeder .extended_lut = "off";
defparam \fifo|memory_rtl_0_bypass[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \fifo|memory_rtl_0_bypass[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N31
dffeas \fifo|memory_rtl_0_bypass[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|memory_rtl_0_bypass[4]~feeder_combout ),
	.asdata(\fifo|read_address [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(\fifo|data_out~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|memory_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \fifo|memory_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y1_N47
dffeas \fifo|memory_rtl_0_bypass[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo|write_address [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|memory_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \fifo|memory_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y1_N53
dffeas \fifo|memory_rtl_0_bypass[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo|write_address [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|memory_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \fifo|memory_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N12
cyclonev_lcell_comb \fifo|memory_rtl_0_bypass[2]~feeder (
// Equation(s):
// \fifo|memory_rtl_0_bypass[2]~feeder_combout  = \fifo|Add2~17_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|Add2~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|memory_rtl_0_bypass[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[2]~feeder .extended_lut = "off";
defparam \fifo|memory_rtl_0_bypass[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \fifo|memory_rtl_0_bypass[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N13
dffeas \fifo|memory_rtl_0_bypass[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|memory_rtl_0_bypass[2]~feeder_combout ),
	.asdata(\fifo|read_address [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fifo|reset_edge~combout ),
	.sload(\fifo|data_out~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|memory_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \fifo|memory_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N39
cyclonev_lcell_comb \fifo|memory~1 (
// Equation(s):
// \fifo|memory~1_combout  = ( \fifo|memory_rtl_0_bypass [2] & ( (\fifo|memory_rtl_0_bypass [0] & (\fifo|memory_rtl_0_bypass [1] & (!\fifo|memory_rtl_0_bypass [4] $ (\fifo|memory_rtl_0_bypass [3])))) ) ) # ( !\fifo|memory_rtl_0_bypass [2] & ( 
// (\fifo|memory_rtl_0_bypass [0] & (!\fifo|memory_rtl_0_bypass [1] & (!\fifo|memory_rtl_0_bypass [4] $ (\fifo|memory_rtl_0_bypass [3])))) ) )

	.dataa(!\fifo|memory_rtl_0_bypass [0]),
	.datab(!\fifo|memory_rtl_0_bypass [4]),
	.datac(!\fifo|memory_rtl_0_bypass [3]),
	.datad(!\fifo|memory_rtl_0_bypass [1]),
	.datae(gnd),
	.dataf(!\fifo|memory_rtl_0_bypass [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|memory~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|memory~1 .extended_lut = "off";
defparam \fifo|memory~1 .lut_mask = 64'h4100410000410041;
defparam \fifo|memory~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N48
cyclonev_lcell_comb \fifo|memory~3 (
// Equation(s):
// \fifo|memory~3_combout  = ( \fifo|memory~1_combout  & ( (\fifo|memory~0_combout  & (\fifo|memory~2_combout  & (!\fifo|memory_rtl_0_bypass [18] $ (\fifo|memory_rtl_0_bypass [17])))) ) )

	.dataa(!\fifo|memory_rtl_0_bypass [18]),
	.datab(!\fifo|memory~0_combout ),
	.datac(!\fifo|memory~2_combout ),
	.datad(!\fifo|memory_rtl_0_bypass [17]),
	.datae(gnd),
	.dataf(!\fifo|memory~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|memory~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|memory~3 .extended_lut = "off";
defparam \fifo|memory~3 .lut_mask = 64'h0000000002010201;
defparam \fifo|memory~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y1_N2
dffeas \fifo|memory_rtl_0_bypass[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|memory_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \fifo|memory_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N0
cyclonev_lcell_comb \fifo|read_address~0 (
// Equation(s):
// \fifo|read_address~0_combout  = ( \fifo|always0~0_combout  & ( \fifo|data_out~1_combout  & ( (!\fifo|reset_edge~combout  & \fifo|Add2~17_sumout ) ) ) ) # ( !\fifo|always0~0_combout  & ( \fifo|data_out~1_combout  & ( (!\fifo|reset_edge~combout  & 
// \fifo|read_address [0]) ) ) ) # ( \fifo|always0~0_combout  & ( !\fifo|data_out~1_combout  & ( (!\fifo|reset_edge~combout  & \fifo|read_address [0]) ) ) ) # ( !\fifo|always0~0_combout  & ( !\fifo|data_out~1_combout  & ( (!\fifo|reset_edge~combout  & 
// \fifo|read_address [0]) ) ) )

	.dataa(!\fifo|reset_edge~combout ),
	.datab(!\fifo|read_address [0]),
	.datac(!\fifo|Add2~17_sumout ),
	.datad(gnd),
	.datae(!\fifo|always0~0_combout ),
	.dataf(!\fifo|data_out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|read_address~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|read_address~0 .extended_lut = "off";
defparam \fifo|read_address~0 .lut_mask = 64'h2222222222220A0A;
defparam \fifo|read_address~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N57
cyclonev_lcell_comb \fifo|read_address~1 (
// Equation(s):
// \fifo|read_address~1_combout  = ( \fifo|Add2~21_sumout  & ( (!\fifo|reset_edge~combout  & (((\fifo|data_out~1_combout  & \fifo|always0~0_combout )) # (\fifo|read_address [1]))) ) ) # ( !\fifo|Add2~21_sumout  & ( (\fifo|read_address [1] & 
// (!\fifo|reset_edge~combout  & ((!\fifo|data_out~1_combout ) # (!\fifo|always0~0_combout )))) ) )

	.dataa(!\fifo|data_out~1_combout ),
	.datab(!\fifo|read_address [1]),
	.datac(!\fifo|reset_edge~combout ),
	.datad(!\fifo|always0~0_combout ),
	.datae(gnd),
	.dataf(!\fifo|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|read_address~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|read_address~1 .extended_lut = "off";
defparam \fifo|read_address~1 .lut_mask = 64'h3020302030703070;
defparam \fifo|read_address~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N39
cyclonev_lcell_comb \fifo|read_address~2 (
// Equation(s):
// \fifo|read_address~2_combout  = ( \fifo|always0~0_combout  & ( (!\fifo|reset_edge~combout  & ((!\fifo|data_out~1_combout  & (\fifo|read_address [2])) # (\fifo|data_out~1_combout  & ((\fifo|Add2~25_sumout ))))) ) ) # ( !\fifo|always0~0_combout  & ( 
// (!\fifo|reset_edge~combout  & \fifo|read_address [2]) ) )

	.dataa(!\fifo|data_out~1_combout ),
	.datab(!\fifo|reset_edge~combout ),
	.datac(!\fifo|read_address [2]),
	.datad(!\fifo|Add2~25_sumout ),
	.datae(gnd),
	.dataf(!\fifo|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|read_address~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|read_address~2 .extended_lut = "off";
defparam \fifo|read_address~2 .lut_mask = 64'h0C0C0C0C084C084C;
defparam \fifo|read_address~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N48
cyclonev_lcell_comb \fifo|read_address~3 (
// Equation(s):
// \fifo|read_address~3_combout  = ( \fifo|Add2~29_sumout  & ( (!\fifo|reset_edge~combout  & (((\fifo|data_out~1_combout  & \fifo|always0~0_combout )) # (\fifo|read_address [3]))) ) ) # ( !\fifo|Add2~29_sumout  & ( (!\fifo|reset_edge~combout  & 
// (\fifo|read_address [3] & ((!\fifo|data_out~1_combout ) # (!\fifo|always0~0_combout )))) ) )

	.dataa(!\fifo|data_out~1_combout ),
	.datab(!\fifo|reset_edge~combout ),
	.datac(!\fifo|read_address [3]),
	.datad(!\fifo|always0~0_combout ),
	.datae(gnd),
	.dataf(!\fifo|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|read_address~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|read_address~3 .extended_lut = "off";
defparam \fifo|read_address~3 .lut_mask = 64'h0C080C080C4C0C4C;
defparam \fifo|read_address~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N51
cyclonev_lcell_comb \fifo|read_address~4 (
// Equation(s):
// \fifo|read_address~4_combout  = ( \fifo|Add2~33_sumout  & ( (!\fifo|reset_edge~combout  & (((\fifo|data_out~1_combout  & \fifo|always0~0_combout )) # (\fifo|read_address [4]))) ) ) # ( !\fifo|Add2~33_sumout  & ( (!\fifo|reset_edge~combout  & 
// (\fifo|read_address [4] & ((!\fifo|data_out~1_combout ) # (!\fifo|always0~0_combout )))) ) )

	.dataa(!\fifo|data_out~1_combout ),
	.datab(!\fifo|reset_edge~combout ),
	.datac(!\fifo|always0~0_combout ),
	.datad(!\fifo|read_address [4]),
	.datae(gnd),
	.dataf(!\fifo|Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|read_address~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|read_address~4 .extended_lut = "off";
defparam \fifo|read_address~4 .lut_mask = 64'h00C800C804CC04CC;
defparam \fifo|read_address~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N39
cyclonev_lcell_comb \fifo|read_address~5 (
// Equation(s):
// \fifo|read_address~5_combout  = ( \fifo|Add2~5_sumout  & ( (!\fifo|reset_edge~combout  & (((\fifo|data_out~1_combout  & \fifo|always0~0_combout )) # (\fifo|read_address [5]))) ) ) # ( !\fifo|Add2~5_sumout  & ( (!\fifo|reset_edge~combout  & 
// (\fifo|read_address [5] & ((!\fifo|data_out~1_combout ) # (!\fifo|always0~0_combout )))) ) )

	.dataa(!\fifo|data_out~1_combout ),
	.datab(!\fifo|reset_edge~combout ),
	.datac(!\fifo|read_address [5]),
	.datad(!\fifo|always0~0_combout ),
	.datae(gnd),
	.dataf(!\fifo|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|read_address~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|read_address~5 .extended_lut = "off";
defparam \fifo|read_address~5 .lut_mask = 64'h0C080C080C4C0C4C;
defparam \fifo|read_address~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N36
cyclonev_lcell_comb \fifo|read_address~6 (
// Equation(s):
// \fifo|read_address~6_combout  = ( \fifo|Add2~9_sumout  & ( (!\fifo|reset_edge~combout  & (((\fifo|data_out~1_combout  & \fifo|always0~0_combout )) # (\fifo|read_address [6]))) ) ) # ( !\fifo|Add2~9_sumout  & ( (!\fifo|reset_edge~combout  & 
// (\fifo|read_address [6] & ((!\fifo|data_out~1_combout ) # (!\fifo|always0~0_combout )))) ) )

	.dataa(!\fifo|data_out~1_combout ),
	.datab(!\fifo|reset_edge~combout ),
	.datac(!\fifo|read_address [6]),
	.datad(!\fifo|always0~0_combout ),
	.datae(gnd),
	.dataf(!\fifo|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|read_address~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|read_address~6 .extended_lut = "off";
defparam \fifo|read_address~6 .lut_mask = 64'h0C080C080C4C0C4C;
defparam \fifo|read_address~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N45
cyclonev_lcell_comb \fifo|read_address~7 (
// Equation(s):
// \fifo|read_address~7_combout  = ( \fifo|Add2~13_sumout  & ( (!\fifo|reset_edge~combout  & (((\fifo|data_out~1_combout  & \fifo|always0~0_combout )) # (\fifo|read_address [7]))) ) ) # ( !\fifo|Add2~13_sumout  & ( (!\fifo|reset_edge~combout  & 
// (\fifo|read_address [7] & ((!\fifo|data_out~1_combout ) # (!\fifo|always0~0_combout )))) ) )

	.dataa(!\fifo|data_out~1_combout ),
	.datab(!\fifo|reset_edge~combout ),
	.datac(!\fifo|always0~0_combout ),
	.datad(!\fifo|read_address [7]),
	.datae(gnd),
	.dataf(!\fifo|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|read_address~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|read_address~7 .extended_lut = "off";
defparam \fifo|read_address~7 .lut_mask = 64'h00C800C804CC04CC;
defparam \fifo|read_address~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N42
cyclonev_lcell_comb \fifo|read_address~8 (
// Equation(s):
// \fifo|read_address~8_combout  = ( \fifo|Add2~1_sumout  & ( (!\fifo|reset_edge~combout  & (((\fifo|data_out~1_combout  & \fifo|always0~0_combout )) # (\fifo|read_address [8]))) ) ) # ( !\fifo|Add2~1_sumout  & ( (!\fifo|reset_edge~combout  & 
// (\fifo|read_address [8] & ((!\fifo|data_out~1_combout ) # (!\fifo|always0~0_combout )))) ) )

	.dataa(!\fifo|data_out~1_combout ),
	.datab(!\fifo|reset_edge~combout ),
	.datac(!\fifo|read_address [8]),
	.datad(!\fifo|always0~0_combout ),
	.datae(gnd),
	.dataf(!\fifo|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|read_address~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|read_address~8 .extended_lut = "off";
defparam \fifo|read_address~8 .lut_mask = 64'h0C080C080C4C0C4C;
defparam \fifo|read_address~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \fifo|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\fifo|memory~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portaaddr({\fifo|write_address [8],\fifo|write_address [7],\fifo|write_address [6],\fifo|write_address [5],\fifo|write_address [4],\fifo|write_address [3],\fifo|write_address [2],\fifo|write_address [1],\fifo|write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr({\fifo|read_address~8_combout ,\fifo|read_address~7_combout ,\fifo|read_address~6_combout ,\fifo|read_address~5_combout ,\fifo|read_address~4_combout ,\fifo|read_address~3_combout ,\fifo|read_address~2_combout ,\fifo|read_address~1_combout ,
\fifo|read_address~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "FIFO:fifo|altsyncram:memory_rtl_0|altsyncram_a3n1:auto_generated|ALTSYNCRAM";
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 4;
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 511;
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 4;
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \fifo|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N18
cyclonev_lcell_comb \fifo|data_out~0 (
// Equation(s):
// \fifo|data_out~0_combout  = ( \fifo|memory_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\KEY[3]~input_o  & ((!\fifo|memory~3_combout ) # ((\fifo|memory_rtl_0_bypass [19])))) # (\KEY[3]~input_o  & (\fifo|prev_reset~q  & ((!\fifo|memory~3_combout ) 
// # (\fifo|memory_rtl_0_bypass [19])))) ) ) # ( !\fifo|memory_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\fifo|memory~3_combout  & (\fifo|memory_rtl_0_bypass [19] & ((!\KEY[3]~input_o ) # (\fifo|prev_reset~q )))) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\fifo|memory~3_combout ),
	.datac(!\fifo|prev_reset~q ),
	.datad(!\fifo|memory_rtl_0_bypass [19]),
	.datae(gnd),
	.dataf(!\fifo|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|data_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|data_out~0 .extended_lut = "off";
defparam \fifo|data_out~0 .lut_mask = 64'h002300238CAF8CAF;
defparam \fifo|data_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N21
cyclonev_lcell_comb \fifo|data_out[0]~2 (
// Equation(s):
// \fifo|data_out[0]~2_combout  = ( \fifo|data_out~1_combout  & ( (\fifo|always0~0_combout ) # (\fifo|reset_edge~combout ) ) ) # ( !\fifo|data_out~1_combout  & ( \fifo|reset_edge~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo|reset_edge~combout ),
	.datad(!\fifo|always0~0_combout ),
	.datae(gnd),
	.dataf(!\fifo|data_out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|data_out[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|data_out[0]~2 .extended_lut = "off";
defparam \fifo|data_out[0]~2 .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \fifo|data_out[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N19
dffeas \fifo|data_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|data_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|data_out[0] .is_wysiwyg = "true";
defparam \fifo|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y1_N5
dffeas \fifo|memory_rtl_0_bypass[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|memory_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \fifo|memory_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N36
cyclonev_lcell_comb \fifo|data_out~3 (
// Equation(s):
// \fifo|data_out~3_combout  = ( \fifo|memory_rtl_0|auto_generated|ram_block1a1  & ( (!\KEY[3]~input_o  & ((!\fifo|memory~3_combout ) # ((\fifo|memory_rtl_0_bypass [20])))) # (\KEY[3]~input_o  & (\fifo|prev_reset~q  & ((!\fifo|memory~3_combout ) # 
// (\fifo|memory_rtl_0_bypass [20])))) ) ) # ( !\fifo|memory_rtl_0|auto_generated|ram_block1a1  & ( (\fifo|memory~3_combout  & (\fifo|memory_rtl_0_bypass [20] & ((!\KEY[3]~input_o ) # (\fifo|prev_reset~q )))) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\fifo|memory~3_combout ),
	.datac(!\fifo|prev_reset~q ),
	.datad(!\fifo|memory_rtl_0_bypass [20]),
	.datae(gnd),
	.dataf(!\fifo|memory_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|data_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|data_out~3 .extended_lut = "off";
defparam \fifo|data_out~3 .lut_mask = 64'h002300238CAF8CAF;
defparam \fifo|data_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N37
dffeas \fifo|data_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|data_out[1] .is_wysiwyg = "true";
defparam \fifo|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y1_N44
dffeas \fifo|memory_rtl_0_bypass[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|memory_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \fifo|memory_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N39
cyclonev_lcell_comb \fifo|data_out~4 (
// Equation(s):
// \fifo|data_out~4_combout  = ( \fifo|memory_rtl_0|auto_generated|ram_block1a2  & ( (!\KEY[3]~input_o  & ((!\fifo|memory~3_combout ) # ((\fifo|memory_rtl_0_bypass [21])))) # (\KEY[3]~input_o  & (\fifo|prev_reset~q  & ((!\fifo|memory~3_combout ) # 
// (\fifo|memory_rtl_0_bypass [21])))) ) ) # ( !\fifo|memory_rtl_0|auto_generated|ram_block1a2  & ( (\fifo|memory~3_combout  & (\fifo|memory_rtl_0_bypass [21] & ((!\KEY[3]~input_o ) # (\fifo|prev_reset~q )))) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\fifo|memory~3_combout ),
	.datac(!\fifo|memory_rtl_0_bypass [21]),
	.datad(!\fifo|prev_reset~q ),
	.datae(gnd),
	.dataf(!\fifo|memory_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|data_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|data_out~4 .extended_lut = "off";
defparam \fifo|data_out~4 .lut_mask = 64'h020302038ACF8ACF;
defparam \fifo|data_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N40
dffeas \fifo|data_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|data_out[2] .is_wysiwyg = "true";
defparam \fifo|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y1_N47
dffeas \fifo|memory_rtl_0_bypass[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|memory_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|memory_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \fifo|memory_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N57
cyclonev_lcell_comb \fifo|data_out~5 (
// Equation(s):
// \fifo|data_out~5_combout  = ( \fifo|memory_rtl_0_bypass [22] & ( \fifo|memory_rtl_0|auto_generated|ram_block1a3  & ( (!\KEY[3]~input_o ) # (\fifo|prev_reset~q ) ) ) ) # ( !\fifo|memory_rtl_0_bypass [22] & ( \fifo|memory_rtl_0|auto_generated|ram_block1a3  
// & ( (!\fifo|memory~3_combout  & ((!\KEY[3]~input_o ) # (\fifo|prev_reset~q ))) ) ) ) # ( \fifo|memory_rtl_0_bypass [22] & ( !\fifo|memory_rtl_0|auto_generated|ram_block1a3  & ( (\fifo|memory~3_combout  & ((!\KEY[3]~input_o ) # (\fifo|prev_reset~q ))) ) ) 
// )

	.dataa(!\fifo|prev_reset~q ),
	.datab(gnd),
	.datac(!\fifo|memory~3_combout ),
	.datad(!\KEY[3]~input_o ),
	.datae(!\fifo|memory_rtl_0_bypass [22]),
	.dataf(!\fifo|memory_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|data_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|data_out~5 .extended_lut = "off";
defparam \fifo|data_out~5 .lut_mask = 64'h00000F05F050FF55;
defparam \fifo|data_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N58
dffeas \fifo|data_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|data_out[3] .is_wysiwyg = "true";
defparam \fifo|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N33
cyclonev_lcell_comb \fifo|data_ready (
// Equation(s):
// \fifo|data_ready~combout  = ( \fifo|WideNand0~1_combout  & ( (!\fifo|WideNand0~0_combout  & ((!\fifo|WideOr0~1_combout ) # (!\fifo|WideOr0~0_combout ))) ) ) # ( !\fifo|WideNand0~1_combout  & ( (!\fifo|WideOr0~1_combout ) # (!\fifo|WideOr0~0_combout ) ) )

	.dataa(!\fifo|WideOr0~1_combout ),
	.datab(!\fifo|WideOr0~0_combout ),
	.datac(!\fifo|WideNand0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo|WideNand0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|data_ready~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|data_ready .extended_lut = "off";
defparam \fifo|data_ready .lut_mask = 64'hEEEEEEEEE0E0E0E0;
defparam \fifo|data_ready .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N12
cyclonev_lcell_comb \S0|WideOr5~0 (
// Equation(s):
// \S0|WideOr5~0_combout  = ( \fifo|el_counter [3] & ( \fifo|el_counter [2] & ( (\fifo|el_counter [0]) # (\fifo|el_counter [1]) ) ) ) # ( !\fifo|el_counter [3] & ( \fifo|el_counter [2] & ( (!\fifo|el_counter [1] & !\fifo|el_counter [0]) ) ) ) # ( 
// \fifo|el_counter [3] & ( !\fifo|el_counter [2] & ( (\fifo|el_counter [1] & \fifo|el_counter [0]) ) ) ) # ( !\fifo|el_counter [3] & ( !\fifo|el_counter [2] & ( (!\fifo|el_counter [1] & \fifo|el_counter [0]) ) ) )

	.dataa(gnd),
	.datab(!\fifo|el_counter [1]),
	.datac(!\fifo|el_counter [0]),
	.datad(gnd),
	.datae(!\fifo|el_counter [3]),
	.dataf(!\fifo|el_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S0|WideOr5~0 .extended_lut = "off";
defparam \S0|WideOr5~0 .lut_mask = 64'h0C0C0303C0C03F3F;
defparam \S0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N9
cyclonev_lcell_comb \S0|WideOr4~0 (
// Equation(s):
// \S0|WideOr4~0_combout  = ( \fifo|el_counter [0] & ( \fifo|el_counter [2] & ( (!\fifo|el_counter [3] & !\fifo|el_counter [1]) ) ) ) # ( !\fifo|el_counter [0] & ( \fifo|el_counter [2] & ( !\fifo|el_counter [3] $ (!\fifo|el_counter [1]) ) ) ) # ( 
// \fifo|el_counter [0] & ( !\fifo|el_counter [2] & ( (\fifo|el_counter [3] & \fifo|el_counter [1]) ) ) )

	.dataa(gnd),
	.datab(!\fifo|el_counter [3]),
	.datac(!\fifo|el_counter [1]),
	.datad(gnd),
	.datae(!\fifo|el_counter [0]),
	.dataf(!\fifo|el_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S0|WideOr4~0 .extended_lut = "off";
defparam \S0|WideOr4~0 .lut_mask = 64'h000003033C3CC0C0;
defparam \S0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N24
cyclonev_lcell_comb \S0|seg[2]~0 (
// Equation(s):
// \S0|seg[2]~0_combout  = ( \fifo|el_counter [3] & ( \fifo|el_counter [2] & ( (!\fifo|el_counter [1] & !\fifo|el_counter [0]) ) ) ) # ( !\fifo|el_counter [3] & ( !\fifo|el_counter [2] & ( (\fifo|el_counter [1] & !\fifo|el_counter [0]) ) ) )

	.dataa(gnd),
	.datab(!\fifo|el_counter [1]),
	.datac(!\fifo|el_counter [0]),
	.datad(gnd),
	.datae(!\fifo|el_counter [3]),
	.dataf(!\fifo|el_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S0|seg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S0|seg[2]~0 .extended_lut = "off";
defparam \S0|seg[2]~0 .lut_mask = 64'h303000000000C0C0;
defparam \S0|seg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N21
cyclonev_lcell_comb \S0|WideOr3~0 (
// Equation(s):
// \S0|WideOr3~0_combout  = ( \fifo|el_counter [0] & ( \fifo|el_counter [2] & ( (!\fifo|el_counter [3] & \fifo|el_counter [1]) ) ) ) # ( !\fifo|el_counter [0] & ( \fifo|el_counter [2] & ( !\fifo|el_counter [3] $ (\fifo|el_counter [1]) ) ) ) # ( 
// \fifo|el_counter [0] & ( !\fifo|el_counter [2] & ( (!\fifo|el_counter [3] & !\fifo|el_counter [1]) ) ) ) # ( !\fifo|el_counter [0] & ( !\fifo|el_counter [2] & ( (\fifo|el_counter [3] & \fifo|el_counter [1]) ) ) )

	.dataa(gnd),
	.datab(!\fifo|el_counter [3]),
	.datac(!\fifo|el_counter [1]),
	.datad(gnd),
	.datae(!\fifo|el_counter [0]),
	.dataf(!\fifo|el_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S0|WideOr3~0 .extended_lut = "off";
defparam \S0|WideOr3~0 .lut_mask = 64'h0303C0C0C3C30C0C;
defparam \S0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N48
cyclonev_lcell_comb \S0|WideOr2~0 (
// Equation(s):
// \S0|WideOr2~0_combout  = ( \fifo|el_counter [2] & ( (!\fifo|el_counter [1] & ((!\fifo|el_counter [3]))) # (\fifo|el_counter [1] & ((\fifo|el_counter [3]) # (\fifo|el_counter [0]))) ) ) # ( !\fifo|el_counter [2] & ( (\fifo|el_counter [0] & 
// ((!\fifo|el_counter [1]) # (!\fifo|el_counter [3]))) ) )

	.dataa(!\fifo|el_counter [0]),
	.datab(!\fifo|el_counter [1]),
	.datac(gnd),
	.datad(!\fifo|el_counter [3]),
	.datae(gnd),
	.dataf(!\fifo|el_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S0|WideOr2~0 .extended_lut = "off";
defparam \S0|WideOr2~0 .lut_mask = 64'h55445544DD33DD33;
defparam \S0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N51
cyclonev_lcell_comb \S0|WideOr1~0 (
// Equation(s):
// \S0|WideOr1~0_combout  = ( \fifo|el_counter [2] & ( (!\fifo|el_counter [0] & (\fifo|el_counter [1] & \fifo|el_counter [3])) # (\fifo|el_counter [0] & ((\fifo|el_counter [3]) # (\fifo|el_counter [1]))) ) ) # ( !\fifo|el_counter [2] & ( (!\fifo|el_counter 
// [3] & ((\fifo|el_counter [1]) # (\fifo|el_counter [0]))) ) )

	.dataa(!\fifo|el_counter [0]),
	.datab(!\fifo|el_counter [1]),
	.datac(gnd),
	.datad(!\fifo|el_counter [3]),
	.datae(gnd),
	.dataf(!\fifo|el_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S0|WideOr1~0 .extended_lut = "off";
defparam \S0|WideOr1~0 .lut_mask = 64'h7700770011771177;
defparam \S0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N42
cyclonev_lcell_comb \S0|WideOr0~0 (
// Equation(s):
// \S0|WideOr0~0_combout  = ( \fifo|el_counter [3] & ( \fifo|el_counter [2] & ( (!\fifo|el_counter [1] & \fifo|el_counter [0]) ) ) ) # ( !\fifo|el_counter [3] & ( \fifo|el_counter [2] & ( (!\fifo|el_counter [1]) # (!\fifo|el_counter [0]) ) ) ) # ( 
// \fifo|el_counter [3] & ( !\fifo|el_counter [2] ) ) # ( !\fifo|el_counter [3] & ( !\fifo|el_counter [2] & ( \fifo|el_counter [1] ) ) )

	.dataa(gnd),
	.datab(!\fifo|el_counter [1]),
	.datac(!\fifo|el_counter [0]),
	.datad(gnd),
	.datae(!\fifo|el_counter [3]),
	.dataf(!\fifo|el_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S0|WideOr0~0 .extended_lut = "off";
defparam \S0|WideOr0~0 .lut_mask = 64'h3333FFFFFCFC0C0C;
defparam \S0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N3
cyclonev_lcell_comb \S1|WideOr5~0 (
// Equation(s):
// \S1|WideOr5~0_combout  = ( \fifo|el_counter [7] & ( (!\fifo|el_counter [4] & (\fifo|el_counter [5] & \fifo|el_counter [6])) # (\fifo|el_counter [4] & ((\fifo|el_counter [6]) # (\fifo|el_counter [5]))) ) ) # ( !\fifo|el_counter [7] & ( (!\fifo|el_counter 
// [5] & (!\fifo|el_counter [4] $ (!\fifo|el_counter [6]))) ) )

	.dataa(!\fifo|el_counter [4]),
	.datab(!\fifo|el_counter [5]),
	.datac(!\fifo|el_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo|el_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S1|WideOr5~0 .extended_lut = "off";
defparam \S1|WideOr5~0 .lut_mask = 64'h4848484817171717;
defparam \S1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N30
cyclonev_lcell_comb \S1|WideOr4~0 (
// Equation(s):
// \S1|WideOr4~0_combout  = ( \fifo|el_counter [7] & ( (!\fifo|el_counter [4] & (!\fifo|el_counter [5] & \fifo|el_counter [6])) # (\fifo|el_counter [4] & (\fifo|el_counter [5] & !\fifo|el_counter [6])) ) ) # ( !\fifo|el_counter [7] & ( (\fifo|el_counter [6] 
// & (!\fifo|el_counter [4] $ (!\fifo|el_counter [5]))) ) )

	.dataa(!\fifo|el_counter [4]),
	.datab(!\fifo|el_counter [5]),
	.datac(gnd),
	.datad(!\fifo|el_counter [6]),
	.datae(gnd),
	.dataf(!\fifo|el_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S1|WideOr4~0 .extended_lut = "off";
defparam \S1|WideOr4~0 .lut_mask = 64'h0066006611881188;
defparam \S1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N33
cyclonev_lcell_comb \S1|seg[2]~0 (
// Equation(s):
// \S1|seg[2]~0_combout  = ( \fifo|el_counter [7] & ( (!\fifo|el_counter [4] & (!\fifo|el_counter [5] & \fifo|el_counter [6])) ) ) # ( !\fifo|el_counter [7] & ( (!\fifo|el_counter [4] & (\fifo|el_counter [5] & !\fifo|el_counter [6])) ) )

	.dataa(!\fifo|el_counter [4]),
	.datab(!\fifo|el_counter [5]),
	.datac(!\fifo|el_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo|el_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S1|seg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S1|seg[2]~0 .extended_lut = "off";
defparam \S1|seg[2]~0 .lut_mask = 64'h2020202008080808;
defparam \S1|seg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N36
cyclonev_lcell_comb \S1|WideOr3~0 (
// Equation(s):
// \S1|WideOr3~0_combout  = ( \fifo|el_counter [7] & ( (!\fifo|el_counter [4] & \fifo|el_counter [5]) ) ) # ( !\fifo|el_counter [7] & ( (!\fifo|el_counter [4] & (!\fifo|el_counter [5] & \fifo|el_counter [6])) # (\fifo|el_counter [4] & (!\fifo|el_counter [5] 
// $ (\fifo|el_counter [6]))) ) )

	.dataa(!\fifo|el_counter [4]),
	.datab(!\fifo|el_counter [5]),
	.datac(gnd),
	.datad(!\fifo|el_counter [6]),
	.datae(gnd),
	.dataf(!\fifo|el_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S1|WideOr3~0 .extended_lut = "off";
defparam \S1|WideOr3~0 .lut_mask = 64'h4499449922222222;
defparam \S1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N39
cyclonev_lcell_comb \S1|WideOr2~0 (
// Equation(s):
// \S1|WideOr2~0_combout  = ( \fifo|el_counter [7] & ( (!\fifo|el_counter [5] & (\fifo|el_counter [4] & !\fifo|el_counter [6])) # (\fifo|el_counter [5] & ((\fifo|el_counter [6]))) ) ) # ( !\fifo|el_counter [7] & ( ((!\fifo|el_counter [5] & \fifo|el_counter 
// [6])) # (\fifo|el_counter [4]) ) )

	.dataa(!\fifo|el_counter [4]),
	.datab(!\fifo|el_counter [5]),
	.datac(!\fifo|el_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo|el_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S1|WideOr2~0 .extended_lut = "off";
defparam \S1|WideOr2~0 .lut_mask = 64'h5D5D5D5D43434343;
defparam \S1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N0
cyclonev_lcell_comb \S1|WideOr1~0 (
// Equation(s):
// \S1|WideOr1~0_combout  = ( \fifo|el_counter [7] & ( (\fifo|el_counter [6] & ((\fifo|el_counter [5]) # (\fifo|el_counter [4]))) ) ) # ( !\fifo|el_counter [7] & ( (!\fifo|el_counter [4] & (\fifo|el_counter [5] & !\fifo|el_counter [6])) # (\fifo|el_counter 
// [4] & ((!\fifo|el_counter [6]) # (\fifo|el_counter [5]))) ) )

	.dataa(!\fifo|el_counter [4]),
	.datab(!\fifo|el_counter [5]),
	.datac(gnd),
	.datad(!\fifo|el_counter [6]),
	.datae(gnd),
	.dataf(!\fifo|el_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S1|WideOr1~0 .extended_lut = "off";
defparam \S1|WideOr1~0 .lut_mask = 64'h7711771100770077;
defparam \S1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N54
cyclonev_lcell_comb \S1|WideOr0~0 (
// Equation(s):
// \S1|WideOr0~0_combout  = ( \fifo|el_counter [6] & ( \fifo|el_counter [4] & ( !\fifo|el_counter [5] ) ) ) # ( !\fifo|el_counter [6] & ( \fifo|el_counter [4] & ( (\fifo|el_counter [7]) # (\fifo|el_counter [5]) ) ) ) # ( \fifo|el_counter [6] & ( 
// !\fifo|el_counter [4] & ( !\fifo|el_counter [7] ) ) ) # ( !\fifo|el_counter [6] & ( !\fifo|el_counter [4] & ( (\fifo|el_counter [7]) # (\fifo|el_counter [5]) ) ) )

	.dataa(gnd),
	.datab(!\fifo|el_counter [5]),
	.datac(!\fifo|el_counter [7]),
	.datad(gnd),
	.datae(!\fifo|el_counter [6]),
	.dataf(!\fifo|el_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S1|WideOr0~0 .extended_lut = "off";
defparam \S1|WideOr0~0 .lut_mask = 64'h3F3FF0F03F3FCCCC;
defparam \S1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y20_N24
cyclonev_lcell_comb \S2|Decoder0~0 (
// Equation(s):
// \S2|Decoder0~0_combout  = ( \fifo|el_counter [7] & ( !\fifo|el_counter [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fifo|el_counter [7]),
	.dataf(!\fifo|el_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S2|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S2|Decoder0~0 .extended_lut = "off";
defparam \S2|Decoder0~0 .lut_mask = 64'h0000FFFF00000000;
defparam \S2|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y20_N42
cyclonev_lcell_comb \S2|Decoder0~1 (
// Equation(s):
// \S2|Decoder0~1_combout  = ( !\fifo|el_counter [7] & ( \fifo|el_counter [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fifo|el_counter [7]),
	.dataf(!\fifo|el_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S2|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S2|Decoder0~1 .extended_lut = "off";
defparam \S2|Decoder0~1 .lut_mask = 64'h00000000FFFF0000;
defparam \S2|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y20_N51
cyclonev_lcell_comb \fifo|WideOr0~2 (
// Equation(s):
// \fifo|WideOr0~2_combout  = ( !\fifo|el_counter [7] & ( !\fifo|el_counter [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fifo|el_counter [7]),
	.dataf(!\fifo|el_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo|WideOr0~2 .extended_lut = "off";
defparam \fifo|WideOr0~2 .lut_mask = 64'hFFFF000000000000;
defparam \fifo|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y34_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
