//------------------------------------------------design-------------------------------------------
module encoder(input [3:0] D,output [1:0] y);
   assign y=(D==4'b0001) ? 2'd0 :
    (D==4'b0010) ? 2'd1 :
    (D==4'b0100) ? 2'd2 :
    (D==4'b1000) ? 2'd3 :
    2'bxxx;
 endmodule
 
//---------------------------------------------test_bench-------------------------------------------------
module tb; 
  reg [3:0] D;
  wire [1:0] y;
  encoder  e(D,y);
initial begin 
  $monitor ("D=%b-->y=%b ",D,y);
#1;
  /*D=4'b0001;   #1;
  D=4'b0010; ;#1;
  D=4'b0100; ;#1;
  D=4'b1000; ;#1;*/
//--------or-------------or--------------------------
 repeat (10) begin
D=$random ;
#7;
  end 
end
  endmodule
