// Seed: 791378524
module module_0 (
    output reg id_0,
    input reg id_1,
    output reg id_2,
    output id_3,
    input id_4,
    input reg id_5,
    input id_6
);
  always @(posedge 1)
    if (id_4) begin
      id_0 <= id_4;
      id_3 <= id_1;
      id_2 <= id_5;
    end
  assign id_3 = 1;
endmodule
