library ieee;
use ieee.std_logic_1164.all;
library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;
entity PE83  is
  port (A :in std_logic_vector(15 downto 0);
  Y: out std_logic_vector(4 downto 0));
end entity PE83;
architecture Struct of PE83 is
  signal out0: std_logic_vector(3 downto 0);
  signal out1: std_logic_vector(3 downto 0);
begin


PE83one: PE83 port map (A => A(15 downto 8), Y => out1); 
PE83two: PE83 port map (A => A(7 downto 0), Y => out0); 
or1: OR_2 port map (A => out1(0), B => out0(0), Y => Y(0));

plex1: plex port map (A => out1(1), B => out0(1), L => out1(0), Y => Y(1));
	  
end Struct;