INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Mon Oct 12 12:30:28 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.122 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.173 sec.
Command     ap_source done; 0.175 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.625 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.83 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -display_name=Gabor 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.15 sec.
Execute   set_part xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.219 sec.
Execute   create_clock -period 10 -name default 
Execute   config_export -display_name Gabor -format ip_catalog -rtl verilog 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Iris-recognition/toplevel.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Iris-recognition/toplevel.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Iris-recognition/toplevel.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Iris-recognition/toplevel.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp
Command       clang done; 2.45 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.491 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp"  -o "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/useless.bc
Command       clang done; 4.891 sec.
INFO-FLOW: Done: GCC PP time: 9.8 seconds per iteration
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp std=gnu++98 -directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.143 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp std=gnu++98 -directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.086 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-dataflow-lawyer.toplevel.pp.0.cpp.diag.yml C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-dataflow-lawyer.toplevel.pp.0.cpp.out.log 2> C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-dataflow-lawyer.toplevel.pp.0.cpp.err.log 
Command       ap_eval done; 2.177 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tidy-3.1.toplevel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tidy-3.1.toplevel.pp.0.cpp.out.log 2> C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tidy-3.1.toplevel.pp.0.cpp.err.log 
Command         ap_eval done; 3.494 sec.
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-legacy-rewriter.toplevel.pp.0.cpp.out.log 2> C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-legacy-rewriter.toplevel.pp.0.cpp.err.log 
Command         ap_eval done; 1.467 sec.
Command       tidy_31 done; 5.071 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 9.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.852 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.bc
Command       clang done; 5.138 sec.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Iris-recognition/sine.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Iris-recognition/sine.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Iris-recognition/sine.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Iris-recognition/sine.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp
Command       clang done; 1.649 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.416 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp"  -o "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/useless.bc
Command       clang done; 4.908 sec.
INFO-FLOW: Done: GCC PP time: 9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp std=gnu++98 -directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.301 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp std=gnu++98 -directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.274 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-dataflow-lawyer.sine.pp.0.cpp.diag.yml C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-dataflow-lawyer.sine.pp.0.cpp.out.log 2> C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-dataflow-lawyer.sine.pp.0.cpp.err.log 
Command       ap_eval done; 2.22 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tidy-3.1.sine.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tidy-3.1.sine.pp.0.cpp.out.log 2> C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tidy-3.1.sine.pp.0.cpp.err.log 
Command         ap_eval done; 2.628 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-legacy-rewriter.sine.pp.0.cpp.out.log 2> C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-legacy-rewriter.sine.pp.0.cpp.err.log 
Command         ap_eval done; 1.456 sec.
Command       tidy_31 done; 4.118 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 8.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.667 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.bc
Command       clang done; 5.082 sec.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Iris-recognition/segmentation.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Iris-recognition/segmentation.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Iris-recognition/segmentation.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/segmentation.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Iris-recognition/segmentation.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/segmentation.pp.0.cpp
Command       clang done; 1.667 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/segmentation.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/segmentation.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.766 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/segmentation.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/segmentation.pp.0.cpp"  -o "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/segmentation.pp.0.cpp -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/useless.bc
Command       clang done; 4.692 sec.
INFO-FLOW: Done: GCC PP time: 8.1 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/segmentation.pp.0.cpp std=gnu++98 -directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/segmentation.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.695 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/segmentation.pp.0.cpp std=gnu++98 -directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/segmentation.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.659 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-dataflow-lawyer.segmentation.pp.0.cpp.diag.yml C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/segmentation.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-dataflow-lawyer.segmentation.pp.0.cpp.out.log 2> C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-dataflow-lawyer.segmentation.pp.0.cpp.err.log 
Command       ap_eval done; 1.638 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/segmentation.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tidy-3.1.segmentation.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/segmentation.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tidy-3.1.segmentation.pp.0.cpp.out.log 2> C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tidy-3.1.segmentation.pp.0.cpp.err.log 
Command         ap_eval done; 2.861 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/segmentation.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-legacy-rewriter.segmentation.pp.0.cpp.out.log 2> C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-legacy-rewriter.segmentation.pp.0.cpp.err.log 
Command         ap_eval done; 1.193 sec.
Command       tidy_31 done; 4.092 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 7.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/segmentation.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/segmentation.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.976 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/segmentation.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/segmentation.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/segmentation.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/segmentation.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/segmentation.bc
Command       clang done; 4.928 sec.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Iris-recognition/normalization.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Iris-recognition/normalization.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Iris-recognition/normalization.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/normalization.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Iris-recognition/normalization.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/normalization.pp.0.cpp
Command       clang done; 1.665 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/normalization.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/normalization.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.364 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/normalization.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/normalization.pp.0.cpp"  -o "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/normalization.pp.0.cpp -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/useless.bc
Command       clang done; 4.849 sec.
INFO-FLOW: Done: GCC PP time: 8.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/normalization.pp.0.cpp std=gnu++98 -directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/normalization.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.2 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/normalization.pp.0.cpp std=gnu++98 -directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/normalization.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.179 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-dataflow-lawyer.normalization.pp.0.cpp.diag.yml C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/normalization.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-dataflow-lawyer.normalization.pp.0.cpp.out.log 2> C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-dataflow-lawyer.normalization.pp.0.cpp.err.log 
Command       ap_eval done; 2.123 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/normalization.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tidy-3.1.normalization.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/normalization.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tidy-3.1.normalization.pp.0.cpp.out.log 2> C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tidy-3.1.normalization.pp.0.cpp.err.log 
Command         ap_eval done; 3.453 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/normalization.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-legacy-rewriter.normalization.pp.0.cpp.out.log 2> C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-legacy-rewriter.normalization.pp.0.cpp.err.log 
Command         ap_eval done; 1.389 sec.
Command       tidy_31 done; 4.896 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 9.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/normalization.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/normalization.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.614 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/normalization.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/normalization.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/normalization.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/normalization.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/normalization.bc
Command       clang done; 5.084 sec.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Iris-recognition/gabor.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Iris-recognition/gabor.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Iris-recognition/gabor.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gabor.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Iris-recognition/gabor.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gabor.pp.0.cpp
Command       clang done; 1.64 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gabor.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gabor.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 8.252 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gabor.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gabor.pp.0.cpp"  -o "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gabor.pp.0.cpp -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/useless.bc
Command       clang done; 6.072 sec.
INFO-FLOW: Done: GCC PP time: 16 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gabor.pp.0.cpp std=gnu++98 -directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gabor.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 7.688 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gabor.pp.0.cpp std=gnu++98 -directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gabor.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 7.637 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-dataflow-lawyer.gabor.pp.0.cpp.diag.yml C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gabor.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-dataflow-lawyer.gabor.pp.0.cpp.out.log 2> C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-dataflow-lawyer.gabor.pp.0.cpp.err.log 
Command       ap_eval done; 7.475 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gabor.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tidy-3.1.gabor.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gabor.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tidy-3.1.gabor.pp.0.cpp.out.log 2> C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tidy-3.1.gabor.pp.0.cpp.err.log 
Command         ap_eval done; 10.473 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gabor.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-legacy-rewriter.gabor.pp.0.cpp.out.log 2> C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/xilinx-legacy-rewriter.gabor.pp.0.cpp.err.log 
Command         ap_eval done; 4.012 sec.
Command       tidy_31 done; 14.661 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 29.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gabor.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gabor.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 9.318 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gabor.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gabor.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gabor.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gabor.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gabor.bc
Command       clang done; 6.795 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/toplevel.g.bc C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/sine.g.bc C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/segmentation.g.bc C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/normalization.g.bc C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gabor.g.bc -hls-opt -except-internalize top_level2 -LC:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.g 
Command       llvm-ld done; 10 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:16 . Memory (MB): peak = 196.055 ; gain = 106.359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:16 . Memory (MB): peak = 196.055 ; gain = 106.359
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.pp.bc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 2.283 sec.
Execute         llvm-ld C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.g.0 
Command         llvm-ld done; 6.404 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_level2 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.g.0.bc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 280, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<280, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<280, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::init' into 'hls::Mat<280, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::init' into 'hls::Mat<280, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 0>::init' into 'hls::Mat<32, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 4096>::init' into 'hls::Mat<32, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::write' into 'hls::Mat<280, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::read' into 'hls::Mat<280, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::write' into 'hls::Mat<280, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:25).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::read' into 'hls::Mat<280, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:24).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel_fix' (Iris-recognition/gabor.cpp:298).
Command         transform done; 6.608 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:03:31 . Memory (MB): peak = 747.605 ; gain = 657.910
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.g.1.bc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:269) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:270) automatically.
INFO: [XFORM 203-602] Inlining function 'Iris' into 'tmp' (Iris-recognition/toplevel.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'writeValues' into 'tmp' (Iris-recognition/toplevel.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:202) automatically.
Command         transform done; 3.01 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 1.392 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:03:36 . Memory (MB): peak = 989.012 ; gain = 899.316
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.g.1.bc to C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.o.1.bc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:27).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:26).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 6>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 6>' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'val' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:27) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:28) .
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:270) automatically.
INFO: [XFORM 203-602] Inlining function 'Iris' into 'tmp' (Iris-recognition/toplevel.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'writeValues' into 'tmp' (Iris-recognition/toplevel.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:202) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaborKernel_fix' into 'encode_fix' (Iris-recognition/gabor.cpp:351) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 280 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-713] All the elements of global array 'imageOut' should be updated in process function 'tmp', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'arrayMethod_fix', detected/extracted 7 process function(s): 
	 'arrayMethod_fix_Block__proc'
	 'hls::AXIvideo2Mat<32, 280, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'
	 'tmp'
	 'encode_fix'.
Command         transform done; 4.799 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:15:22) to (Iris-recognition/sine.cpp:25:1) in function 'replaceSIN'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/normalization.cpp:47:34) to (Iris-recognition/normalization.cpp:57:17) in function 'norm_low'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:215:39) to (Iris-recognition/gabor.cpp:215:33) in function 'generateSinKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:189:34) to (Iris-recognition/gabor.cpp:196:16) in function 'generateGaussKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:21:27) to (Iris-recognition/segmentation.cpp:21:22) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 6>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:64:25) to (Iris-recognition/sine.cpp:63:23) in function 'cordic_fix'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:270) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)...12 expression(s) balanced.
Command         transform done; 2.83 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:03:44 . Memory (MB): peak = 1359.480 ; gain = 1269.785
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.o.2.bc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'generateSinKernel_fix' to 'generateSinKernel_fi' (Iris-recognition/gabor.cpp:207:34)
WARNING: [XFORM 203-631] Renaming function 'generateGaussKernel_fix' to 'generateGaussKernel_' (Iris-recognition/gabor.cpp:192:34)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 6>' to 'exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'cordic360_COS_SIN_fix' to 'cordic360_COS_SIN_fi' (Iris-recognition/sine.cpp:84:2)
WARNING: [XFORM 203-631] Renaming function 'arrayMethod_fix_Block__proc' to 'arrayMethod_fix_Bloc' (Iris-recognition/toplevel.cpp:26)
INFO: [HLS 200-472] Inferring partial write operation for 'image_out' (Iris-recognition/normalization.cpp:64:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:222:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:223:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:230:25)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:232:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:238:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:239:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.V' (Iris-recognition/gabor.cpp:202:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix.V' (Iris-recognition/gabor.cpp:263:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix.V' (Iris-recognition/gabor.cpp:264:30)
INFO: [HLS 200-472] Inferring partial write operation for 'fb' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253:16)
Command         transform done; 4.102 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:03:48 . Memory (MB): peak = 1576.227 ; gain = 1486.531
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 31.636 sec.
Command     elaborate done; 224.596 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_level2' ...
Execute       ap_set_top_model top_level2 
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 6>' to 'exp_16_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'generateGaussKernel_' to 'generateGaussKernel_s'.
Execute       get_model_list top_level2 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model top_level2 
Execute       preproc_iomode -model arrayMethod_fix 
Execute       preproc_iomode -model encode_fix 
Execute       preproc_iomode -model gaborPixel_fix 
Execute       preproc_iomode -model generateGaussKernel_ 
Execute       preproc_iomode -model exp<16, 6> 
Execute       preproc_iomode -model generateSinKernel_fi 
Execute       preproc_iomode -model tmp 
Execute       preproc_iomode -model norm_low 
Execute       preproc_iomode -model cordic360_COS_SIN_fi 
Execute       preproc_iomode -model cordic_fix 
Execute       preproc_iomode -model calcCircleSum 
Execute       preproc_iomode -model Mat2Array 
Execute       preproc_iomode -model findPupil 
Execute       preproc_iomode -model CvtColor 
Execute       preproc_iomode -model AXIvideo2Mat 
Execute       preproc_iomode -model arrayMethod_fix_Bloc 
Execute       get_model_list top_level2 -filter all-wo-channel 
INFO-FLOW: Model list for configure: arrayMethod_fix_Bloc AXIvideo2Mat CvtColor findPupil Mat2Array calcCircleSum cordic_fix cordic360_COS_SIN_fi norm_low tmp generateSinKernel_fi {exp<16, 6>} generateGaussKernel_ gaborPixel_fix encode_fix arrayMethod_fix top_level2
INFO-FLOW: Configuring Module : arrayMethod_fix_Bloc ...
Execute       set_default_model arrayMethod_fix_Bloc 
Execute       apply_spec_resource_limit arrayMethod_fix_Bloc 
INFO-FLOW: Configuring Module : AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       apply_spec_resource_limit AXIvideo2Mat 
INFO-FLOW: Configuring Module : CvtColor ...
Execute       set_default_model CvtColor 
Execute       apply_spec_resource_limit CvtColor 
INFO-FLOW: Configuring Module : findPupil ...
Execute       set_default_model findPupil 
Execute       apply_spec_resource_limit findPupil 
INFO-FLOW: Configuring Module : Mat2Array ...
Execute       set_default_model Mat2Array 
Execute       apply_spec_resource_limit Mat2Array 
INFO-FLOW: Configuring Module : calcCircleSum ...
Execute       set_default_model calcCircleSum 
Execute       apply_spec_resource_limit calcCircleSum 
INFO-FLOW: Configuring Module : cordic_fix ...
Execute       set_default_model cordic_fix 
Execute       apply_spec_resource_limit cordic_fix 
INFO-FLOW: Configuring Module : cordic360_COS_SIN_fi ...
Execute       set_default_model cordic360_COS_SIN_fi 
Execute       apply_spec_resource_limit cordic360_COS_SIN_fi 
INFO-FLOW: Configuring Module : norm_low ...
Execute       set_default_model norm_low 
Execute       apply_spec_resource_limit norm_low 
INFO-FLOW: Configuring Module : tmp ...
Execute       set_default_model tmp 
Execute       apply_spec_resource_limit tmp 
INFO-FLOW: Configuring Module : generateSinKernel_fi ...
Execute       set_default_model generateSinKernel_fi 
Execute       apply_spec_resource_limit generateSinKernel_fi 
INFO-FLOW: Configuring Module : exp<16, 6> ...
Execute       set_default_model exp<16, 6> 
Execute       apply_spec_resource_limit exp<16, 6> 
INFO-FLOW: Configuring Module : generateGaussKernel_ ...
Execute       set_default_model generateGaussKernel_ 
Execute       apply_spec_resource_limit generateGaussKernel_ 
INFO-FLOW: Configuring Module : gaborPixel_fix ...
Execute       set_default_model gaborPixel_fix 
Execute       apply_spec_resource_limit gaborPixel_fix 
INFO-FLOW: Configuring Module : encode_fix ...
Execute       set_default_model encode_fix 
Execute       apply_spec_resource_limit encode_fix 
INFO-FLOW: Configuring Module : arrayMethod_fix ...
Execute       set_default_model arrayMethod_fix 
Execute       apply_spec_resource_limit arrayMethod_fix 
INFO-FLOW: Configuring Module : top_level2 ...
Execute       set_default_model top_level2 
Execute       apply_spec_resource_limit top_level2 
INFO-FLOW: Model list for preprocess: arrayMethod_fix_Bloc AXIvideo2Mat CvtColor findPupil Mat2Array calcCircleSum cordic_fix cordic360_COS_SIN_fi norm_low tmp generateSinKernel_fi {exp<16, 6>} generateGaussKernel_ gaborPixel_fix encode_fix arrayMethod_fix top_level2
INFO-FLOW: Preprocessing Module: arrayMethod_fix_Bloc ...
Execute       set_default_model arrayMethod_fix_Bloc 
Execute       cdfg_preprocess -model arrayMethod_fix_Bloc 
Execute       rtl_gen_preprocess arrayMethod_fix_Bloc 
INFO-FLOW: Preprocessing Module: AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       cdfg_preprocess -model AXIvideo2Mat 
Execute       rtl_gen_preprocess AXIvideo2Mat 
INFO-FLOW: Preprocessing Module: CvtColor ...
Execute       set_default_model CvtColor 
Execute       cdfg_preprocess -model CvtColor 
Execute       rtl_gen_preprocess CvtColor 
INFO-FLOW: Preprocessing Module: findPupil ...
Execute       set_default_model findPupil 
Execute       cdfg_preprocess -model findPupil 
Execute       rtl_gen_preprocess findPupil 
INFO-FLOW: Preprocessing Module: Mat2Array ...
Execute       set_default_model Mat2Array 
Execute       cdfg_preprocess -model Mat2Array 
Execute       rtl_gen_preprocess Mat2Array 
INFO-FLOW: Preprocessing Module: calcCircleSum ...
Execute       set_default_model calcCircleSum 
Execute       cdfg_preprocess -model calcCircleSum 
Execute       rtl_gen_preprocess calcCircleSum 
INFO-FLOW: Preprocessing Module: cordic_fix ...
Execute       set_default_model cordic_fix 
Execute       cdfg_preprocess -model cordic_fix 
Execute       rtl_gen_preprocess cordic_fix 
INFO-FLOW: Preprocessing Module: cordic360_COS_SIN_fi ...
Execute       set_default_model cordic360_COS_SIN_fi 
Execute       cdfg_preprocess -model cordic360_COS_SIN_fi 
Execute       rtl_gen_preprocess cordic360_COS_SIN_fi 
INFO-FLOW: Preprocessing Module: norm_low ...
Execute       set_default_model norm_low 
Execute       cdfg_preprocess -model norm_low 
Execute       rtl_gen_preprocess norm_low 
INFO-FLOW: Preprocessing Module: tmp ...
Execute       set_default_model tmp 
Execute       cdfg_preprocess -model tmp 
Execute       rtl_gen_preprocess tmp 
INFO-FLOW: Preprocessing Module: generateSinKernel_fi ...
Execute       set_default_model generateSinKernel_fi 
Execute       cdfg_preprocess -model generateSinKernel_fi 
Execute       rtl_gen_preprocess generateSinKernel_fi 
INFO-FLOW: Preprocessing Module: exp<16, 6> ...
Execute       set_default_model exp<16, 6> 
Execute       cdfg_preprocess -model exp<16, 6> 
Execute       rtl_gen_preprocess exp<16, 6> 
INFO-FLOW: Preprocessing Module: generateGaussKernel_ ...
Execute       set_default_model generateGaussKernel_ 
Execute       cdfg_preprocess -model generateGaussKernel_ 
Execute       rtl_gen_preprocess generateGaussKernel_ 
INFO-FLOW: Preprocessing Module: gaborPixel_fix ...
Execute       set_default_model gaborPixel_fix 
Execute       cdfg_preprocess -model gaborPixel_fix 
Execute       rtl_gen_preprocess gaborPixel_fix 
INFO-FLOW: Preprocessing Module: encode_fix ...
Execute       set_default_model encode_fix 
Execute       cdfg_preprocess -model encode_fix 
Execute       rtl_gen_preprocess encode_fix 
INFO-FLOW: Preprocessing Module: arrayMethod_fix ...
Execute       set_default_model arrayMethod_fix 
Execute       cdfg_preprocess -model arrayMethod_fix 
Execute       rtl_gen_preprocess arrayMethod_fix 
INFO-FLOW: Preprocessing Module: top_level2 ...
Execute       set_default_model top_level2 
Execute       cdfg_preprocess -model top_level2 
Execute       rtl_gen_preprocess top_level2 
INFO-FLOW: Model list for synthesis: arrayMethod_fix_Bloc AXIvideo2Mat CvtColor findPupil Mat2Array calcCircleSum cordic_fix cordic360_COS_SIN_fi norm_low tmp generateSinKernel_fi {exp<16, 6>} generateGaussKernel_ gaborPixel_fix encode_fix arrayMethod_fix top_level2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_fix_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model arrayMethod_fix_Bloc 
Execute       schedule -model arrayMethod_fix_Bloc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.131 sec.
INFO: [HLS 200-111]  Elapsed time: 228.247 seconds; current allocated memory: 1.434 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix_Bloc.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix_Bloc.sched.adb -f 
INFO-FLOW: Finish scheduling arrayMethod_fix_Bloc.
Execute       set_default_model arrayMethod_fix_Bloc 
Execute       bind -model arrayMethod_fix_Bloc 
BIND OPTION: model=arrayMethod_fix_Bloc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 1.435 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix_Bloc.verbose.bind.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix_Bloc.bind.adb -f 
INFO-FLOW: Finish binding arrayMethod_fix_Bloc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2Mat 
Execute       schedule -model AXIvideo2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.382 sec.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 1.435 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2Mat.
Execute       set_default_model AXIvideo2Mat 
Execute       bind -model AXIvideo2Mat 
BIND OPTION: model=AXIvideo2Mat
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 1.435 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat.verbose.bind.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CvtColor 
Execute       schedule -model CvtColor 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.334 sec.
INFO: [HLS 200-111]  Elapsed time: 0.737 seconds; current allocated memory: 1.435 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor.sched.adb -f 
INFO-FLOW: Finish scheduling CvtColor.
Execute       set_default_model CvtColor 
Execute       bind -model CvtColor 
BIND OPTION: model=CvtColor
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 1.435 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor.verbose.bind.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor.bind.adb -f 
INFO-FLOW: Finish binding CvtColor.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model findPupil 
Execute       schedule -model findPupil 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111]  Elapsed time: 0.682 seconds; current allocated memory: 1.436 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil.sched.adb -f 
INFO-FLOW: Finish scheduling findPupil.
Execute       set_default_model findPupil 
Execute       bind -model findPupil 
BIND OPTION: model=findPupil
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 1.436 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil.verbose.bind.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil.bind.adb -f 
INFO-FLOW: Finish binding findPupil.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2Array 
Execute       schedule -model Mat2Array 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.105 sec.
INFO: [HLS 200-111]  Elapsed time: 0.568 seconds; current allocated memory: 1.436 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Array.
Execute       set_default_model Mat2Array 
Execute       bind -model Mat2Array 
BIND OPTION: model=Mat2Array
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 1.437 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array.verbose.bind.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array.bind.adb -f 
INFO-FLOW: Finish binding Mat2Array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcCircleSum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model calcCircleSum 
Execute       schedule -model calcCircleSum 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.448 seconds; current allocated memory: 1.437 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/calcCircleSum.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/calcCircleSum.sched.adb -f 
INFO-FLOW: Finish scheduling calcCircleSum.
Execute       set_default_model calcCircleSum 
Execute       bind -model calcCircleSum 
BIND OPTION: model=calcCircleSum
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 1.437 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/calcCircleSum.verbose.bind.rpt 
Command       syn_report done; 0.124 sec.
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/calcCircleSum.bind.adb -f 
INFO-FLOW: Finish binding calcCircleSum.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cordic_fix 
Execute       schedule -model cordic_fix 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.557 seconds; current allocated memory: 1.437 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic_fix.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic_fix.sched.adb -f 
INFO-FLOW: Finish scheduling cordic_fix.
Execute       set_default_model cordic_fix 
Execute       bind -model cordic_fix 
BIND OPTION: model=cordic_fix
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 1.438 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic_fix.verbose.bind.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic_fix.bind.adb -f 
INFO-FLOW: Finish binding cordic_fix.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cordic360_COS_SIN_fi 
Execute       schedule -model cordic360_COS_SIN_fi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 1.438 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_COS_SIN_fi.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_COS_SIN_fi.sched.adb -f 
INFO-FLOW: Finish scheduling cordic360_COS_SIN_fi.
Execute       set_default_model cordic360_COS_SIN_fi 
Execute       bind -model cordic360_COS_SIN_fi 
BIND OPTION: model=cordic360_COS_SIN_fi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 1.438 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_COS_SIN_fi.verbose.bind.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_COS_SIN_fi.bind.adb -f 
INFO-FLOW: Finish binding cordic360_COS_SIN_fi.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model norm_low 
Execute       schedule -model norm_low 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.102 sec.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 1.438 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/norm_low.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/norm_low.sched.adb -f 
INFO-FLOW: Finish scheduling norm_low.
Execute       set_default_model norm_low 
Execute       bind -model norm_low 
BIND OPTION: model=norm_low
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 1.439 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/norm_low.verbose.bind.rpt 
Command       syn_report done; 0.153 sec.
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/norm_low.bind.adb -f 
INFO-FLOW: Finish binding norm_low.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tmp 
Execute       schedule -model tmp 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.156 sec.
INFO: [HLS 200-111]  Elapsed time: 0.704 seconds; current allocated memory: 1.439 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tmp.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tmp.sched.adb -f 
INFO-FLOW: Finish scheduling tmp.
Execute       set_default_model tmp 
Execute       bind -model tmp 
BIND OPTION: model=tmp
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.165 sec.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 1.439 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tmp.verbose.bind.rpt 
Command       syn_report done; 0.175 sec.
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tmp.bind.adb -f 
INFO-FLOW: Finish binding tmp.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generateSinKernel_fi 
Execute       schedule -model generateSinKernel_fi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.107 sec.
INFO: [HLS 200-111]  Elapsed time: 0.633 seconds; current allocated memory: 1.440 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateSinKernel_fi.verbose.sched.rpt 
Command       syn_report done; 0.168 sec.
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateSinKernel_fi.sched.adb -f 
INFO-FLOW: Finish scheduling generateSinKernel_fi.
Execute       set_default_model generateSinKernel_fi 
Execute       bind -model generateSinKernel_fi 
BIND OPTION: model=generateSinKernel_fi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.636 seconds; current allocated memory: 1.440 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateSinKernel_fi.verbose.bind.rpt 
Command       syn_report done; 0.233 sec.
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateSinKernel_fi.bind.adb -f 
Command       db_write done; 0.126 sec.
INFO-FLOW: Finish binding generateSinKernel_fi.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model exp<16, 6> 
Execute       schedule -model exp<16, 6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.753 seconds; current allocated memory: 1.441 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/exp_16_6_s.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/exp_16_6_s.sched.adb -f 
INFO-FLOW: Finish scheduling exp<16, 6>.
Execute       set_default_model exp<16, 6> 
Execute       bind -model exp<16, 6> 
BIND OPTION: model=exp<16, 6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 1.441 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/exp_16_6_s.verbose.bind.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/exp_16_6_s.bind.adb -f 
INFO-FLOW: Finish binding exp<16, 6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generateGaussKernel_ 
Execute       schedule -model generateGaussKernel_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateGaussKernel_s.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateGaussKernel_s.sched.adb -f 
INFO-FLOW: Finish scheduling generateGaussKernel_.
Execute       set_default_model generateGaussKernel_ 
Execute       bind -model generateGaussKernel_ 
BIND OPTION: model=generateGaussKernel_
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.102 sec.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateGaussKernel_s.verbose.bind.rpt 
Command       syn_report done; 0.165 sec.
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateGaussKernel_s.bind.adb -f 
INFO-FLOW: Finish binding generateGaussKernel_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model gaborPixel_fix 
Execute       schedule -model gaborPixel_fix 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.639 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gaborPixel_fix.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gaborPixel_fix.sched.adb -f 
INFO-FLOW: Finish scheduling gaborPixel_fix.
Execute       set_default_model gaborPixel_fix 
Execute       bind -model gaborPixel_fix 
BIND OPTION: model=gaborPixel_fix
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gaborPixel_fix.verbose.bind.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gaborPixel_fix.bind.adb -f 
INFO-FLOW: Finish binding gaborPixel_fix.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model encode_fix 
Execute       schedule -model encode_fix 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/encode_fix.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/encode_fix.sched.adb -f 
INFO-FLOW: Finish scheduling encode_fix.
Execute       set_default_model encode_fix 
Execute       bind -model encode_fix 
BIND OPTION: model=encode_fix
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.347 sec.
INFO: [HLS 200-111]  Elapsed time: 0.732 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/encode_fix.verbose.bind.rpt 
Command       syn_report done; 0.272 sec.
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/encode_fix.bind.adb -f 
INFO-FLOW: Finish binding encode_fix.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model arrayMethod_fix 
Execute       schedule -model arrayMethod_fix 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 1.444 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix.sched.adb -f 
INFO-FLOW: Finish scheduling arrayMethod_fix.
Execute       set_default_model arrayMethod_fix 
Execute       bind -model arrayMethod_fix 
BIND OPTION: model=arrayMethod_fix
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.469 sec.
INFO: [HLS 200-111]  Elapsed time: 0.815 seconds; current allocated memory: 1.444 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix.verbose.bind.rpt 
Command       syn_report done; 0.474 sec.
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix.bind.adb -f 
INFO-FLOW: Finish binding arrayMethod_fix.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_level2 
Execute       schedule -model top_level2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.871 seconds; current allocated memory: 1.445 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.verbose.sched.rpt 
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.sched.adb -f 
INFO-FLOW: Finish scheduling top_level2.
Execute       set_default_model top_level2 
Execute       bind -model top_level2 
BIND OPTION: model=top_level2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.221 sec.
INFO: [HLS 200-111]  Elapsed time: 0.544 seconds; current allocated memory: 1.445 GB.
Execute       syn_report -verbosereport -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.verbose.bind.rpt 
Command       syn_report done; 0.473 sec.
Execute       db_write -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.bind.adb -f 
INFO-FLOW: Finish binding top_level2.
Execute       get_model_list top_level2 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess arrayMethod_fix_Bloc 
Execute       rtl_gen_preprocess AXIvideo2Mat 
Execute       rtl_gen_preprocess CvtColor 
Execute       rtl_gen_preprocess findPupil 
Execute       rtl_gen_preprocess Mat2Array 
Execute       rtl_gen_preprocess calcCircleSum 
Execute       rtl_gen_preprocess cordic_fix 
Execute       rtl_gen_preprocess cordic360_COS_SIN_fi 
Execute       rtl_gen_preprocess norm_low 
Execute       rtl_gen_preprocess tmp 
Execute       rtl_gen_preprocess generateSinKernel_fi 
Execute       rtl_gen_preprocess exp<16, 6> 
Execute       rtl_gen_preprocess generateGaussKernel_ 
Execute       rtl_gen_preprocess gaborPixel_fix 
Execute       rtl_gen_preprocess encode_fix 
Execute       rtl_gen_preprocess arrayMethod_fix 
Execute       rtl_gen_preprocess top_level2 
INFO-FLOW: Model list for RTL generation: arrayMethod_fix_Bloc AXIvideo2Mat CvtColor findPupil Mat2Array calcCircleSum cordic_fix cordic360_COS_SIN_fi norm_low tmp generateSinKernel_fi {exp<16, 6>} generateGaussKernel_ gaborPixel_fix encode_fix arrayMethod_fix top_level2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_fix_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model arrayMethod_fix_Bloc -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix_Bloc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_fix_Bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.867 seconds; current allocated memory: 1.445 GB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.rtl_wrap.cfg.tcl 
Execute       gen_rtl arrayMethod_fix_Bloc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/arrayMethod_fix_Bloc -synmodules arrayMethod_fix_Bloc AXIvideo2Mat CvtColor findPupil Mat2Array calcCircleSum cordic_fix cordic360_COS_SIN_fi norm_low tmp generateSinKernel_fi {exp<16, 6>} generateGaussKernel_ gaborPixel_fix encode_fix arrayMethod_fix top_level2 
Execute       gen_rtl arrayMethod_fix_Bloc -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/arrayMethod_fix_Bloc 
Execute       gen_rtl arrayMethod_fix_Bloc -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/arrayMethod_fix_Bloc 
Execute       syn_report -csynth -model arrayMethod_fix_Bloc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/arrayMethod_fix_Bloc_csynth.rpt 
Execute       syn_report -rtlxml -model arrayMethod_fix_Bloc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/arrayMethod_fix_Bloc_csynth.xml 
Execute       syn_report -verbosereport -model arrayMethod_fix_Bloc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix_Bloc.verbose.rpt 
Execute       db_write -model arrayMethod_fix_Bloc -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix_Bloc.adb 
Execute       gen_tb_info arrayMethod_fix_Bloc -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix_Bloc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AXIvideo2Mat -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 1.446 GB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/AXIvideo2Mat -synmodules arrayMethod_fix_Bloc AXIvideo2Mat CvtColor findPupil Mat2Array calcCircleSum cordic_fix cordic360_COS_SIN_fi norm_low tmp generateSinKernel_fi {exp<16, 6>} generateGaussKernel_ gaborPixel_fix encode_fix arrayMethod_fix top_level2 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/AXIvideo2Mat 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/AXIvideo2Mat 
Execute       syn_report -csynth -model AXIvideo2Mat -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/AXIvideo2Mat_csynth.rpt 
Execute       syn_report -rtlxml -model AXIvideo2Mat -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/AXIvideo2Mat_csynth.xml 
Execute       syn_report -verbosereport -model AXIvideo2Mat -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat.verbose.rpt 
Execute       db_write -model AXIvideo2Mat -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat.adb 
Execute       gen_tb_info AXIvideo2Mat -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CvtColor -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_22ns_8ns_29_1_1' to 'top_level2_mul_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level2_mac_mucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level2_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
Command       create_rtl_model done; 0.118 sec.
INFO: [HLS 200-111]  Elapsed time: 0.772 seconds; current allocated memory: 1.447 GB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.rtl_wrap.cfg.tcl 
Execute       gen_rtl CvtColor -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/CvtColor -synmodules arrayMethod_fix_Bloc AXIvideo2Mat CvtColor findPupil Mat2Array calcCircleSum cordic_fix cordic360_COS_SIN_fi norm_low tmp generateSinKernel_fi {exp<16, 6>} generateGaussKernel_ gaborPixel_fix encode_fix arrayMethod_fix top_level2 
Execute       gen_rtl CvtColor -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/CvtColor 
Execute       gen_rtl CvtColor -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/CvtColor 
Execute       syn_report -csynth -model CvtColor -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/CvtColor_csynth.rpt 
Execute       syn_report -rtlxml -model CvtColor -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/CvtColor_csynth.xml 
Execute       syn_report -verbosereport -model CvtColor -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor.verbose.rpt 
Execute       db_write -model CvtColor -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor.adb 
Execute       gen_tb_info CvtColor -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model findPupil -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.671 seconds; current allocated memory: 1.447 GB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.rtl_wrap.cfg.tcl 
Execute       gen_rtl findPupil -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/findPupil -synmodules arrayMethod_fix_Bloc AXIvideo2Mat CvtColor findPupil Mat2Array calcCircleSum cordic_fix cordic360_COS_SIN_fi norm_low tmp generateSinKernel_fi {exp<16, 6>} generateGaussKernel_ gaborPixel_fix encode_fix arrayMethod_fix top_level2 
Execute       gen_rtl findPupil -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/findPupil 
Execute       gen_rtl findPupil -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/findPupil 
Execute       syn_report -csynth -model findPupil -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/findPupil_csynth.rpt 
Execute       syn_report -rtlxml -model findPupil -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/findPupil_csynth.xml 
Execute       syn_report -verbosereport -model findPupil -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil.verbose.rpt 
Command       syn_report done; 0.117 sec.
Execute       db_write -model findPupil -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil.adb 
Command       db_write done; 0.121 sec.
Execute       gen_tb_info findPupil -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mat2Array -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.908 seconds; current allocated memory: 1.448 GB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2Array -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/Mat2Array -synmodules arrayMethod_fix_Bloc AXIvideo2Mat CvtColor findPupil Mat2Array calcCircleSum cordic_fix cordic360_COS_SIN_fi norm_low tmp generateSinKernel_fi {exp<16, 6>} generateGaussKernel_ gaborPixel_fix encode_fix arrayMethod_fix top_level2 
Execute       gen_rtl Mat2Array -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/Mat2Array 
Execute       gen_rtl Mat2Array -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/Mat2Array 
Execute       syn_report -csynth -model Mat2Array -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/Mat2Array_csynth.rpt 
Execute       syn_report -rtlxml -model Mat2Array -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/Mat2Array_csynth.xml 
Execute       syn_report -verbosereport -model Mat2Array -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array.verbose.rpt 
Execute       db_write -model Mat2Array -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array.adb 
Execute       gen_tb_info Mat2Array -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcCircleSum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model calcCircleSum -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/calcCircleSum.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'top_level2_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level2_fadd_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level2_fmul_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitofp_32ns_32_6_1' to 'top_level2_sitofpg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fadd_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpg8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcCircleSum'.
Command       create_rtl_model done; 0.131 sec.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 1.449 GB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.rtl_wrap.cfg.tcl 
Execute       gen_rtl calcCircleSum -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/calcCircleSum -synmodules arrayMethod_fix_Bloc AXIvideo2Mat CvtColor findPupil Mat2Array calcCircleSum cordic_fix cordic360_COS_SIN_fi norm_low tmp generateSinKernel_fi {exp<16, 6>} generateGaussKernel_ gaborPixel_fix encode_fix arrayMethod_fix top_level2 
Execute       gen_rtl calcCircleSum -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/calcCircleSum 
Execute       gen_rtl calcCircleSum -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/calcCircleSum 
Execute       syn_report -csynth -model calcCircleSum -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/calcCircleSum_csynth.rpt 
Execute       syn_report -rtlxml -model calcCircleSum -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/calcCircleSum_csynth.xml 
Execute       syn_report -verbosereport -model calcCircleSum -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/calcCircleSum.verbose.rpt 
Command       syn_report done; 0.153 sec.
Execute       db_write -model calcCircleSum -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/calcCircleSum.adb 
Command       db_write done; 0.13 sec.
Execute       gen_tb_info calcCircleSum -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/calcCircleSum 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cordic_fix -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic_fix.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.954 seconds; current allocated memory: 1.449 GB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.rtl_wrap.cfg.tcl 
Execute       gen_rtl cordic_fix -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/cordic_fix -synmodules arrayMethod_fix_Bloc AXIvideo2Mat CvtColor findPupil Mat2Array calcCircleSum cordic_fix cordic360_COS_SIN_fi norm_low tmp generateSinKernel_fi {exp<16, 6>} generateGaussKernel_ gaborPixel_fix encode_fix arrayMethod_fix top_level2 
Execute       gen_rtl cordic_fix -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/cordic_fix 
Execute       gen_rtl cordic_fix -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/cordic_fix 
Execute       syn_report -csynth -model cordic_fix -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/cordic_fix_csynth.rpt 
Execute       syn_report -rtlxml -model cordic_fix -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/cordic_fix_csynth.xml 
Execute       syn_report -verbosereport -model cordic_fix -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic_fix.verbose.rpt 
Execute       db_write -model cordic_fix -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic_fix.adb 
Execute       gen_tb_info cordic_fix -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic_fix 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cordic360_COS_SIN_fi -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_COS_SIN_fi.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_COS_SIN_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.450 GB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.rtl_wrap.cfg.tcl 
Execute       gen_rtl cordic360_COS_SIN_fi -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/cordic360_COS_SIN_fi -synmodules arrayMethod_fix_Bloc AXIvideo2Mat CvtColor findPupil Mat2Array calcCircleSum cordic_fix cordic360_COS_SIN_fi norm_low tmp generateSinKernel_fi {exp<16, 6>} generateGaussKernel_ gaborPixel_fix encode_fix arrayMethod_fix top_level2 
Execute       gen_rtl cordic360_COS_SIN_fi -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/cordic360_COS_SIN_fi 
Execute       gen_rtl cordic360_COS_SIN_fi -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/cordic360_COS_SIN_fi 
Execute       syn_report -csynth -model cordic360_COS_SIN_fi -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/cordic360_COS_SIN_fi_csynth.rpt 
Execute       syn_report -rtlxml -model cordic360_COS_SIN_fi -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/cordic360_COS_SIN_fi_csynth.xml 
Execute       syn_report -verbosereport -model cordic360_COS_SIN_fi -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_COS_SIN_fi.verbose.rpt 
Execute       db_write -model cordic360_COS_SIN_fi -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_COS_SIN_fi.adb 
Execute       gen_tb_info cordic360_COS_SIN_fi -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_COS_SIN_fi 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model norm_low -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/norm_low.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'top_level2_fpext_32ns_64_2_1' to 'top_level2_fpext_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_9ns_8s_15ns_15_1_1' to 'top_level2_mac_muibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_13ns_9ns_21_1_1' to 'top_level2_mul_mujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_13ns_8ns_21ns_21_1_1' to 'top_level2_mac_mukbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_muibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mukbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mujbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_low'.
Command       create_rtl_model done; 0.202 sec.
INFO: [HLS 200-111]  Elapsed time: 0.875 seconds; current allocated memory: 1.451 GB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.rtl_wrap.cfg.tcl 
Execute       gen_rtl norm_low -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/norm_low -synmodules arrayMethod_fix_Bloc AXIvideo2Mat CvtColor findPupil Mat2Array calcCircleSum cordic_fix cordic360_COS_SIN_fi norm_low tmp generateSinKernel_fi {exp<16, 6>} generateGaussKernel_ gaborPixel_fix encode_fix arrayMethod_fix top_level2 
Execute       gen_rtl norm_low -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/norm_low 
Execute       gen_rtl norm_low -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/norm_low 
Execute       syn_report -csynth -model norm_low -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/norm_low_csynth.rpt 
Execute       syn_report -rtlxml -model norm_low -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/norm_low_csynth.xml 
Execute       syn_report -verbosereport -model norm_low -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/norm_low.verbose.rpt 
Command       syn_report done; 0.183 sec.
Execute       db_write -model norm_low -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/norm_low.adb 
Command       db_write done; 0.155 sec.
Execute       gen_tb_info norm_low -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/norm_low 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tmp -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tmp.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'tmp'.
INFO: [HLS 200-111]  Elapsed time: 1.106 seconds; current allocated memory: 1.451 GB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.rtl_wrap.cfg.tcl 
Execute       gen_rtl tmp -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/tmp -synmodules arrayMethod_fix_Bloc AXIvideo2Mat CvtColor findPupil Mat2Array calcCircleSum cordic_fix cordic360_COS_SIN_fi norm_low tmp generateSinKernel_fi {exp<16, 6>} generateGaussKernel_ gaborPixel_fix encode_fix arrayMethod_fix top_level2 
Execute       gen_rtl tmp -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/tmp 
Execute       gen_rtl tmp -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/tmp 
Execute       syn_report -csynth -model tmp -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/tmp_csynth.rpt 
Execute       syn_report -rtlxml -model tmp -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/tmp_csynth.xml 
Execute       syn_report -verbosereport -model tmp -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tmp.verbose.rpt 
Command       syn_report done; 0.184 sec.
Execute       db_write -model tmp -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tmp.adb 
Execute       gen_tb_info tmp -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tmp 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model generateSinKernel_fi -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateSinKernel_fi.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'top_level2_fdiv_32ns_32ns_32_16_1' to 'top_level2_fdiv_3lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sdiv_29ns_16s_15_33_seq_1' to 'top_level2_sdiv_2mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fdiv_3lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sdiv_2mb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateSinKernel_fi'.
Command       create_rtl_model done; 0.178 sec.
INFO: [HLS 200-111]  Elapsed time: 0.921 seconds; current allocated memory: 1.453 GB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.rtl_wrap.cfg.tcl 
Execute       gen_rtl generateSinKernel_fi -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/generateSinKernel_fi -synmodules arrayMethod_fix_Bloc AXIvideo2Mat CvtColor findPupil Mat2Array calcCircleSum cordic_fix cordic360_COS_SIN_fi norm_low tmp generateSinKernel_fi {exp<16, 6>} generateGaussKernel_ gaborPixel_fix encode_fix arrayMethod_fix top_level2 
Execute       gen_rtl generateSinKernel_fi -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/generateSinKernel_fi 
Execute       gen_rtl generateSinKernel_fi -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/generateSinKernel_fi 
Execute       syn_report -csynth -model generateSinKernel_fi -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/generateSinKernel_fi_csynth.rpt 
Execute       syn_report -rtlxml -model generateSinKernel_fi -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/generateSinKernel_fi_csynth.xml 
Execute       syn_report -verbosereport -model generateSinKernel_fi -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateSinKernel_fi.verbose.rpt 
Command       syn_report done; 0.261 sec.
Execute       db_write -model generateSinKernel_fi -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateSinKernel_fi.adb 
Command       db_write done; 0.202 sec.
Execute       gen_tb_info generateSinKernel_fi -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateSinKernel_fi 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model exp<16, 6> -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/exp_16_6_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_f_x_lsb_table_V' to 'exp_16_6_s_f_x_lsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_2_m_1_tabl' to 'exp_16_6_s_exp_x_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_1_table_V' to 'exp_16_6_s_exp_x_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_6_s'.
INFO: [HLS 200-111]  Elapsed time: 1.334 seconds; current allocated memory: 1.454 GB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.rtl_wrap.cfg.tcl 
Execute       gen_rtl exp<16, 6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/exp_16_6_s -synmodules arrayMethod_fix_Bloc AXIvideo2Mat CvtColor findPupil Mat2Array calcCircleSum cordic_fix cordic360_COS_SIN_fi norm_low tmp generateSinKernel_fi {exp<16, 6>} generateGaussKernel_ gaborPixel_fix encode_fix arrayMethod_fix top_level2 
Execute       gen_rtl exp<16, 6> -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/exp_16_6_s 
Execute       gen_rtl exp<16, 6> -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/exp_16_6_s 
Execute       syn_report -csynth -model exp<16, 6> -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/exp_16_6_s_csynth.rpt 
Execute       syn_report -rtlxml -model exp<16, 6> -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/exp_16_6_s_csynth.xml 
Execute       syn_report -verbosereport -model exp<16, 6> -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/exp_16_6_s.verbose.rpt 
Execute       db_write -model exp<16, 6> -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/exp_16_6_s.adb 
Command       db_write done; 0.221 sec.
Execute       gen_tb_info exp<16, 6> -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/exp_16_6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model generateGaussKernel_ -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateGaussKernel_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'top_level2_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level2_dmul_6qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitodp_32s_64_6_1' to 'top_level2_sitodprcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sdiv_42s_17ns_42_46_seq_1' to 'top_level2_sdiv_4sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_16ns_16ns_27_1_1' to 'top_level2_mul_mutde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_15s_15s_26_1_1' to 'top_level2_mul_muudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_15s_15s_26s_30_1_1' to 'top_level2_mac_muvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_dmul_6qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_muvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mutde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sdiv_4sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitodprcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaussKernel_s'.
Command       create_rtl_model done; 0.264 sec.
INFO: [HLS 200-111]  Elapsed time: 1.185 seconds; current allocated memory: 1.455 GB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.rtl_wrap.cfg.tcl 
Execute       gen_rtl generateGaussKernel_ -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/generateGaussKernel_s -synmodules arrayMethod_fix_Bloc AXIvideo2Mat CvtColor findPupil Mat2Array calcCircleSum cordic_fix cordic360_COS_SIN_fi norm_low tmp generateSinKernel_fi {exp<16, 6>} generateGaussKernel_ gaborPixel_fix encode_fix arrayMethod_fix top_level2 
Execute       gen_rtl generateGaussKernel_ -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/generateGaussKernel_s 
Execute       gen_rtl generateGaussKernel_ -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/generateGaussKernel_s 
Execute       syn_report -csynth -model generateGaussKernel_ -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/generateGaussKernel_s_csynth.rpt 
Execute       syn_report -rtlxml -model generateGaussKernel_ -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/generateGaussKernel_s_csynth.xml 
Execute       syn_report -verbosereport -model generateGaussKernel_ -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateGaussKernel_s.verbose.rpt 
Command       syn_report done; 0.19 sec.
Execute       db_write -model generateGaussKernel_ -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateGaussKernel_s.adb 
Command       db_write done; 0.187 sec.
Execute       gen_tb_info generateGaussKernel_ -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateGaussKernel_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model gaborPixel_fix -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gaborPixel_fix.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.093 seconds; current allocated memory: 1.456 GB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.rtl_wrap.cfg.tcl 
Execute       gen_rtl gaborPixel_fix -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/gaborPixel_fix -synmodules arrayMethod_fix_Bloc AXIvideo2Mat CvtColor findPupil Mat2Array calcCircleSum cordic_fix cordic360_COS_SIN_fi norm_low tmp generateSinKernel_fi {exp<16, 6>} generateGaussKernel_ gaborPixel_fix encode_fix arrayMethod_fix top_level2 
Execute       gen_rtl gaborPixel_fix -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/gaborPixel_fix 
Execute       gen_rtl gaborPixel_fix -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/gaborPixel_fix 
Execute       syn_report -csynth -model gaborPixel_fix -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/gaborPixel_fix_csynth.rpt 
Execute       syn_report -rtlxml -model gaborPixel_fix -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/gaborPixel_fix_csynth.xml 
Execute       syn_report -verbosereport -model gaborPixel_fix -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gaborPixel_fix.verbose.rpt 
Execute       db_write -model gaborPixel_fix -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gaborPixel_fix.adb 
Command       db_write done; 0.164 sec.
Execute       gen_tb_info gaborPixel_fix -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gaborPixel_fix 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model encode_fix -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/encode_fix.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'encode_fix_sin_filter_matrix_V' to 'encode_fix_sin_fiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_fix_cos_filter_matrix_V' to 'encode_fix_cos_fixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_8s_16s_22_1_1' to 'top_level2_mul_muyd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muyd2': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_fix'.
Command       create_rtl_model done; 0.117 sec.
INFO: [HLS 200-111]  Elapsed time: 0.953 seconds; current allocated memory: 1.457 GB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.rtl_wrap.cfg.tcl 
Execute       gen_rtl encode_fix -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/encode_fix -synmodules arrayMethod_fix_Bloc AXIvideo2Mat CvtColor findPupil Mat2Array calcCircleSum cordic_fix cordic360_COS_SIN_fi norm_low tmp generateSinKernel_fi {exp<16, 6>} generateGaussKernel_ gaborPixel_fix encode_fix arrayMethod_fix top_level2 
Execute       gen_rtl encode_fix -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/encode_fix 
Execute       gen_rtl encode_fix -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/encode_fix 
Execute       syn_report -csynth -model encode_fix -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/encode_fix_csynth.rpt 
Execute       syn_report -rtlxml -model encode_fix -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/encode_fix_csynth.xml 
Execute       syn_report -verbosereport -model encode_fix -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/encode_fix.verbose.rpt 
Command       syn_report done; 0.291 sec.
Execute       db_write -model encode_fix -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/encode_fix.adb 
Command       db_write done; 0.17 sec.
Execute       gen_tb_info encode_fix -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/encode_fix 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model arrayMethod_fix -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'arrayMethod_fix_imageIn' to 'arrayMethod_fix_izec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'arrayMethod_fix_imageOut' to 'arrayMethod_fix_iAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrDeQ' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_fix'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 1.193 seconds; current allocated memory: 1.458 GB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.rtl_wrap.cfg.tcl 
Execute       gen_rtl arrayMethod_fix -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/arrayMethod_fix -synmodules arrayMethod_fix_Bloc AXIvideo2Mat CvtColor findPupil Mat2Array calcCircleSum cordic_fix cordic360_COS_SIN_fi norm_low tmp generateSinKernel_fi {exp<16, 6>} generateGaussKernel_ gaborPixel_fix encode_fix arrayMethod_fix top_level2 
Execute       gen_rtl arrayMethod_fix -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/arrayMethod_fix 
Execute       gen_rtl arrayMethod_fix -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/arrayMethod_fix 
Execute       syn_report -csynth -model arrayMethod_fix -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/arrayMethod_fix_csynth.rpt 
Execute       syn_report -rtlxml -model arrayMethod_fix -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/arrayMethod_fix_csynth.xml 
Execute       syn_report -verbosereport -model arrayMethod_fix -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix.verbose.rpt 
Command       syn_report done; 0.499 sec.
Execute       db_write -model arrayMethod_fix -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix.adb 
Command       db_write done; 0.163 sec.
Execute       gen_tb_info arrayMethod_fix -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model top_level2 -vendor xilinx -mg_file C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/code_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level2'.
Command       create_rtl_model done; 0.205 sec.
INFO: [HLS 200-111]  Elapsed time: 1.384 seconds; current allocated memory: 1.459 GB.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.rtl_wrap.cfg.tcl 
Execute       gen_rtl top_level2 -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/systemc/top_level2 -synmodules arrayMethod_fix_Bloc AXIvideo2Mat CvtColor findPupil Mat2Array calcCircleSum cordic_fix cordic360_COS_SIN_fi norm_low tmp generateSinKernel_fi {exp<16, 6>} generateGaussKernel_ gaborPixel_fix encode_fix arrayMethod_fix top_level2 
Execute       gen_rtl top_level2 -istop -style xilinx -f -lang vhdl -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/vhdl/top_level2 
Execute       gen_rtl top_level2 -istop -style xilinx -f -lang vlog -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/verilog/top_level2 
Execute       syn_report -csynth -model top_level2 -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/top_level2_csynth.rpt 
Execute       syn_report -rtlxml -model top_level2 -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/syn/report/top_level2_csynth.xml 
Execute       syn_report -verbosereport -model top_level2 -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.verbose.rpt 
Command       syn_report done; 0.476 sec.
Execute       db_write -model top_level2 -f -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.adb 
Command       db_write done; 0.131 sec.
Execute       gen_tb_info top_level2 -p C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2 
Execute       export_constraint_db -f -tool general -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.constraint.tcl 
Execute       syn_report -designview -model top_level2 -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.design.xml 
Command       syn_report done; 0.404 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model top_level2 -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model top_level2 -o C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks top_level2 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain top_level2 
INFO-FLOW: Model list for RTL component generation: arrayMethod_fix_Bloc AXIvideo2Mat CvtColor findPupil Mat2Array calcCircleSum cordic_fix cordic360_COS_SIN_fi norm_low tmp generateSinKernel_fi {exp<16, 6>} generateGaussKernel_ gaborPixel_fix encode_fix arrayMethod_fix top_level2
INFO-FLOW: Handling components in module [arrayMethod_fix_Bloc] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix_Bloc.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2Mat] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [CvtColor] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor.compgen.tcl 
INFO-FLOW: Found component top_level2_mul_mubkb.
INFO-FLOW: Append model top_level2_mul_mubkb
INFO-FLOW: Found component top_level2_mac_mucud.
INFO-FLOW: Append model top_level2_mac_mucud
INFO-FLOW: Found component top_level2_mac_mudEe.
INFO-FLOW: Append model top_level2_mac_mudEe
INFO-FLOW: Handling components in module [findPupil] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2Array] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array.compgen.tcl 
INFO-FLOW: Handling components in module [calcCircleSum] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/calcCircleSum.compgen.tcl 
INFO-FLOW: Found component top_level2_fadd_3eOg.
INFO-FLOW: Append model top_level2_fadd_3eOg
INFO-FLOW: Found component top_level2_fmul_3fYi.
INFO-FLOW: Append model top_level2_fmul_3fYi
INFO-FLOW: Found component top_level2_sitofpg8j.
INFO-FLOW: Append model top_level2_sitofpg8j
INFO-FLOW: Handling components in module [cordic_fix] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic_fix.compgen.tcl 
INFO-FLOW: Found component cordic_fix_arctan_V.
INFO-FLOW: Append model cordic_fix_arctan_V
INFO-FLOW: Handling components in module [cordic360_COS_SIN_fi] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_COS_SIN_fi.compgen.tcl 
INFO-FLOW: Handling components in module [norm_low] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/norm_low.compgen.tcl 
INFO-FLOW: Found component top_level2_fpext_hbi.
INFO-FLOW: Append model top_level2_fpext_hbi
INFO-FLOW: Found component top_level2_mac_muibs.
INFO-FLOW: Append model top_level2_mac_muibs
INFO-FLOW: Found component top_level2_mul_mujbC.
INFO-FLOW: Append model top_level2_mul_mujbC
INFO-FLOW: Found component top_level2_mac_mukbM.
INFO-FLOW: Append model top_level2_mac_mukbM
INFO-FLOW: Handling components in module [tmp] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tmp.compgen.tcl 
INFO-FLOW: Handling components in module [generateSinKernel_fi] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateSinKernel_fi.compgen.tcl 
INFO-FLOW: Found component top_level2_fdiv_3lbW.
INFO-FLOW: Append model top_level2_fdiv_3lbW
INFO-FLOW: Found component top_level2_sdiv_2mb6.
INFO-FLOW: Append model top_level2_sdiv_2mb6
INFO-FLOW: Handling components in module [exp_16_6_s] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/exp_16_6_s.compgen.tcl 
INFO-FLOW: Found component exp_16_6_s_f_x_lsncg.
INFO-FLOW: Append model exp_16_6_s_f_x_lsncg
INFO-FLOW: Found component exp_16_6_s_exp_x_ocq.
INFO-FLOW: Append model exp_16_6_s_exp_x_ocq
INFO-FLOW: Found component exp_16_6_s_exp_x_pcA.
INFO-FLOW: Append model exp_16_6_s_exp_x_pcA
INFO-FLOW: Handling components in module [generateGaussKernel_s] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateGaussKernel_s.compgen.tcl 
INFO-FLOW: Found component top_level2_dmul_6qcK.
INFO-FLOW: Append model top_level2_dmul_6qcK
INFO-FLOW: Found component top_level2_sitodprcU.
INFO-FLOW: Append model top_level2_sitodprcU
INFO-FLOW: Found component top_level2_sdiv_4sc4.
INFO-FLOW: Append model top_level2_sdiv_4sc4
INFO-FLOW: Found component top_level2_mul_mutde.
INFO-FLOW: Append model top_level2_mul_mutde
INFO-FLOW: Found component top_level2_mul_muudo.
INFO-FLOW: Append model top_level2_mul_muudo
INFO-FLOW: Found component top_level2_mac_muvdy.
INFO-FLOW: Append model top_level2_mac_muvdy
INFO-FLOW: Handling components in module [gaborPixel_fix] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gaborPixel_fix.compgen.tcl 
INFO-FLOW: Handling components in module [encode_fix] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/encode_fix.compgen.tcl 
INFO-FLOW: Found component top_level2_mul_muyd2.
INFO-FLOW: Append model top_level2_mul_muyd2
INFO-FLOW: Found component encode_fix_sin_i.
INFO-FLOW: Append model encode_fix_sin_i
INFO-FLOW: Found component encode_fix_gauss_i.
INFO-FLOW: Append model encode_fix_gauss_i
INFO-FLOW: Handling components in module [arrayMethod_fix] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix.compgen.tcl 
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component start_for_CvtColoBew.
INFO-FLOW: Append model start_for_CvtColoBew
INFO-FLOW: Found component start_for_findPupCeG.
INFO-FLOW: Append model start_for_findPupCeG
INFO-FLOW: Found component start_for_Mat2ArrDeQ.
INFO-FLOW: Append model start_for_Mat2ArrDeQ
INFO-FLOW: Handling components in module [top_level2] ... 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.compgen.tcl 
INFO-FLOW: Found component top_level2_AXILiteS_s_axi.
INFO-FLOW: Append model top_level2_AXILiteS_s_axi
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model arrayMethod_fix_Bloc
INFO-FLOW: Append model AXIvideo2Mat
INFO-FLOW: Append model CvtColor
INFO-FLOW: Append model findPupil
INFO-FLOW: Append model Mat2Array
INFO-FLOW: Append model calcCircleSum
INFO-FLOW: Append model cordic_fix
INFO-FLOW: Append model cordic360_COS_SIN_fi
INFO-FLOW: Append model norm_low
INFO-FLOW: Append model tmp
INFO-FLOW: Append model generateSinKernel_fi
INFO-FLOW: Append model exp_16_6_s
INFO-FLOW: Append model generateGaussKernel_s
INFO-FLOW: Append model gaborPixel_fix
INFO-FLOW: Append model encode_fix
INFO-FLOW: Append model arrayMethod_fix
INFO-FLOW: Append model top_level2
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_level2_mul_mubkb top_level2_mac_mucud top_level2_mac_mudEe top_level2_fadd_3eOg top_level2_fmul_3fYi top_level2_sitofpg8j cordic_fix_arctan_V top_level2_fpext_hbi top_level2_mac_muibs top_level2_mul_mujbC top_level2_mac_mukbM top_level2_fdiv_3lbW top_level2_sdiv_2mb6 exp_16_6_s_f_x_lsncg exp_16_6_s_exp_x_ocq exp_16_6_s_exp_x_pcA top_level2_dmul_6qcK top_level2_sitodprcU top_level2_sdiv_4sc4 top_level2_mul_mutde top_level2_mul_muudo top_level2_mac_muvdy top_level2_mul_muyd2 encode_fix_sin_i encode_fix_gauss_i fifo_w10_d2_A fifo_w10_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A start_for_CvtColoBew start_for_findPupCeG start_for_Mat2ArrDeQ top_level2_AXILiteS_s_axi regslice_core arrayMethod_fix_Bloc AXIvideo2Mat CvtColor findPupil Mat2Array calcCircleSum cordic_fix cordic360_COS_SIN_fi norm_low tmp generateSinKernel_fi exp_16_6_s generateGaussKernel_s gaborPixel_fix encode_fix arrayMethod_fix top_level2
INFO-FLOW: To file: write model top_level2_mul_mubkb
INFO-FLOW: To file: write model top_level2_mac_mucud
INFO-FLOW: To file: write model top_level2_mac_mudEe
INFO-FLOW: To file: write model top_level2_fadd_3eOg
INFO-FLOW: To file: write model top_level2_fmul_3fYi
INFO-FLOW: To file: write model top_level2_sitofpg8j
INFO-FLOW: To file: write model cordic_fix_arctan_V
INFO-FLOW: To file: write model top_level2_fpext_hbi
INFO-FLOW: To file: write model top_level2_mac_muibs
INFO-FLOW: To file: write model top_level2_mul_mujbC
INFO-FLOW: To file: write model top_level2_mac_mukbM
INFO-FLOW: To file: write model top_level2_fdiv_3lbW
INFO-FLOW: To file: write model top_level2_sdiv_2mb6
INFO-FLOW: To file: write model exp_16_6_s_f_x_lsncg
INFO-FLOW: To file: write model exp_16_6_s_exp_x_ocq
INFO-FLOW: To file: write model exp_16_6_s_exp_x_pcA
INFO-FLOW: To file: write model top_level2_dmul_6qcK
INFO-FLOW: To file: write model top_level2_sitodprcU
INFO-FLOW: To file: write model top_level2_sdiv_4sc4
INFO-FLOW: To file: write model top_level2_mul_mutde
INFO-FLOW: To file: write model top_level2_mul_muudo
INFO-FLOW: To file: write model top_level2_mac_muvdy
INFO-FLOW: To file: write model top_level2_mul_muyd2
INFO-FLOW: To file: write model encode_fix_sin_i
INFO-FLOW: To file: write model encode_fix_gauss_i
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model start_for_CvtColoBew
INFO-FLOW: To file: write model start_for_findPupCeG
INFO-FLOW: To file: write model start_for_Mat2ArrDeQ
INFO-FLOW: To file: write model top_level2_AXILiteS_s_axi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model arrayMethod_fix_Bloc
INFO-FLOW: To file: write model AXIvideo2Mat
INFO-FLOW: To file: write model CvtColor
INFO-FLOW: To file: write model findPupil
INFO-FLOW: To file: write model Mat2Array
INFO-FLOW: To file: write model calcCircleSum
INFO-FLOW: To file: write model cordic_fix
INFO-FLOW: To file: write model cordic360_COS_SIN_fi
INFO-FLOW: To file: write model norm_low
INFO-FLOW: To file: write model tmp
INFO-FLOW: To file: write model generateSinKernel_fi
INFO-FLOW: To file: write model exp_16_6_s
INFO-FLOW: To file: write model generateGaussKernel_s
INFO-FLOW: To file: write model gaborPixel_fix
INFO-FLOW: To file: write model encode_fix
INFO-FLOW: To file: write model arrayMethod_fix
INFO-FLOW: To file: write model top_level2
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model top_level2 -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.113 sec.
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.168 sec.
Command       ap_source done; 0.168 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix_Bloc.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.331 sec.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/calcCircleSum.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.493 sec.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic_fix.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cordic_fix_arctan_V_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.128 sec.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_COS_SIN_fi.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/norm_low.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.382 sec.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tmp.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateSinKernel_fi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_sdiv_2mb6_div'
Command       ap_source done; 0.233 sec.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/exp_16_6_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_f_x_lsncg_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_ocq_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_pcA_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.433 sec.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateGaussKernel_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_sdiv_4sc4_div'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.593 sec.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gaborPixel_fix.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/encode_fix.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'encode_fix_sin_i_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'encode_fix_gauss_i_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.253 sec.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s arrayMethod_fix_izec_memcore 
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_izec_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_fix_izec_memcore_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s arrayMethod_fix_iAem_memcore 
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iAem_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_fix_iAem_memcore_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d3_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d3_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoBew_U(start_for_CvtColoBew)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupCeG_U(start_for_findPupCeG)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrDeQ_U(start_for_Mat2ArrDeQ)' using Shift Registers.
Command       ap_source done; 1.313 sec.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.compgen.tcl 
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.113 sec.
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.169 sec.
Command       ap_source done; 0.17 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top_level2 xml_exists=0
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix_Bloc.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/calcCircleSum.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.182 sec.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic_fix.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_COS_SIN_fi.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/norm_low.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tmp.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateSinKernel_fi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/exp_16_6_s.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateGaussKernel_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.104 sec.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gaborPixel_fix.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/encode_fix.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s arrayMethod_fix_izec_memcore 
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_izec_memcore using a single memory for all blocks
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s arrayMethod_fix_iAem_memcore 
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iAem_memcore using a single memory for all blocks
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.182 sec.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix_Bloc.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/calcCircleSum.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic_fix.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_COS_SIN_fi.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/norm_low.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tmp.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateSinKernel_fi.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/exp_16_6_s.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateGaussKernel_s.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gaborPixel_fix.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/encode_fix.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.17 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix_Bloc.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/calcCircleSum.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic_fix.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_COS_SIN_fi.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/norm_low.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tmp.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateSinKernel_fi.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/exp_16_6_s.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateGaussKernel_s.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gaborPixel_fix.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/encode_fix.compgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s arrayMethod_fix_izec_memcore 
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_izec_memcore using a single memory for all blocks
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s arrayMethod_fix_iAem_memcore 
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iAem_memcore using a single memory for all blocks
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.194 sec.
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.constraint.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=14
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=59 #gSsdmPorts=14
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.compgen.dataonly.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.compgen.dataonly.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.compgen.dataonly.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.constraint.tcl 
Execute       sc_get_clocks top_level2 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/impl/misc/top_level2_ap_dmul_4_max_dsp_64_ip.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/impl/misc/top_level2_ap_fadd_3_full_dsp_32_ip.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/impl/misc/top_level2_ap_fdiv_14_no_dsp_32_ip.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/impl/misc/top_level2_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/impl/misc/top_level2_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/impl/misc/top_level2_ap_sitodp_4_no_dsp_32_ip.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/impl/misc/top_level2_ap_sitofp_4_no_dsp_32_ip.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix_Bloc.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/AXIvideo2Mat.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/CvtColor.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/findPupil.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/Mat2Array.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/calcCircleSum.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic_fix.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/cordic360_COS_SIN_fi.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/norm_low.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/tmp.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateSinKernel_fi.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/exp_16_6_s.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/generateGaussKernel_s.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/gaborPixel_fix.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/encode_fix.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/arrayMethod_fix.tbgen.tcl 
Execute       source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/top_level2.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:04:36 . Memory (MB): peak = 1631.551 ; gain = 1541.855
INFO: [VHDL 208-304] Generating VHDL RTL for top_level2.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level2.
Command     autosyn done; 48.233 sec.
Command   csynth_design done; 272.843 sec.
Command ap_source done; 275.391 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Mon Oct 12 12:50:06 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.121 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.171 sec.
Command     ap_source done; 0.171 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.42 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.631 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -display_name=Gabor 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.924 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/draw.py 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/draw.py 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/hamming.py 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/hamming.py 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/psnr.py 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/psnr.py 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/gabor.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/gabor.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/gabor.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/gabor.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/normalization.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/normalization.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/normalization.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/normalization.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/segmentation.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/segmentation.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/segmentation.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/segmentation.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.352 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 141.724 sec.
Command ap_source done; 143.663 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION opened at Mon Oct 12 12:52:45 +0200 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.122 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.173 sec.
Command     ap_source done; 0.173 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.429 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.685 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -display_name=Gabor 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.06 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/draw.py 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/draw.py 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/hamming.py 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/hamming.py 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/psnr.py 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/psnr.py 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/testfile.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/definitions.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/gabor.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/gabor.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/gabor.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/gabor.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/normalization.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/normalization.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/normalization.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/normalization.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/segmentation.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/segmentation.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/segmentation.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/segmentation.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/sine.hpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/toplevel.hpp 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.338 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 63.453 sec.
Command ap_source done; 65.522 sec.
Execute cleanup_all 
