============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Mar 19 2025  03:57:51 pm
  Module:                 cla_16bits
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7026 ps) Path Delay Check
     Startpoint: (F) B[1]
       Endpoint: (F) S[15]

                   Capture    Launch  
      Path Delay:+    8000         -  
      Drv Adjust:+       0         0  
         Arrival:=    8000            
                                      
   Required Time:=    8000            
       Data Path:-     974            
           Slack:=    7026            

Exceptions/Constraints:
  max_delay             8000            constraint_fa.sdc_line_61 

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  B[1]                                        -       -     F     (arrival)      1  4.2  1000     0       0    (-,-) 
  g14/Y                                       -       A->Y  F     BUFX2          2  6.3    37   211     211    (-,-) 
  GENERATE_PROPAGATE[1].PROPAGATE/g13__8246/Y -       A->Y  R     CLKXOR2X1      3  8.5    61    74     286    (-,-) 
  CLA1/g83__6260/Y                            -       A1->Y R     AO21X1         2  6.3    46    62     348    (-,-) 
  CLA1/g82__5107/Y                            -       A1->Y R     AO21X1         2  6.3    46    59     407    (-,-) 
  CLA1/g81__2398/Y                            -       A1->Y R     AO21X1         3  8.5    61    67     474    (-,-) 
  CLA5/g83__2346/Y                            -       A1->Y R     AO21X1         3  8.5    61    70     544    (-,-) 
  CLA5/g82__2883/Y                            -       A1->Y R     AO21X1         3  8.5    61    70     614    (-,-) 
  CLA6/g83__6417/Y                            -       A1->Y R     AO21X1         2  6.3    46    62     676    (-,-) 
  CLA6/g82__7410/Y                            -       A1->Y R     AO21X1         2  6.3    46    59     735    (-,-) 
  CLA6/g81__1666/Y                            -       A1->Y R     AO21X1         1  4.2    32    51     786    (-,-) 
  CS14/g31__5526/Y                            -       B0->Y R     AO21X1         1  4.5    35    37     824    (-,-) 
  CS15/g32__1617/Y                            -       B->Y  F     CLKXOR2X2      1 53.9   195   150     973    (-,-) 
  S[15]                                       <<<     -     F     (port)         -    -     -     0     974    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

