foreach $i (0..3) {
   1'b0  >> MSH_BANK_RAM_$i$_CFG_reg_sel
   1'b0  >> MSH_BANK_RAM_$i$_STATUS_reg_sel

   msh_mem_bank$i$_if.adr       >> msh_bank_ram_$i$_adr
   1'b0                         >> msh_bank_ram_$i$_mem_ls_enter
   msh_mem_bank$i$_if.rd_en     >> msh_bank_ram_$i$_rd_en
   msh_mem_bank$i$_if.wr_data   >> msh_bank_ram_$i$_wr_data
   msh_mem_bank$i$_if.wr_en     >> msh_bank_ram_$i$_wr_en
   msh_mem_bank$i$_if.rd_data   >> msh_bank_ram_$i$_rd_data
   msh_mem_bank$i$_if.rd_valid  >> msh_bank_ram_$i$_rd_valid
   >> msh_bank_ram_$i$_ecc_uncor_err
   >> msh_bank_ram_$i$_init_done
}
1'b0 >> MSH_ECC_COR_ERR_reg_sel
1'b0 >> MSH_ECC_UNCOR_ERR_reg_sel

1'b1 >> unified_regs_rd
'h0  >> unified_regs_wr_data
     >> msh_ecc_int
     >> msh_init_done
     >> unified_regs_ack
     >> unified_regs_rd_data

mclk    >> clk
reset_n >> reset_n

