Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec  9 20:14:12 2020
| Host         : J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_test_timing_summary_routed.rpt -pb vga_test_timing_summary_routed.pb -rpx vga_test_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.349     -644.491                    270                 1836        0.055        0.000                      0                 1836        4.500        0.000                       0                   809  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.349     -644.491                    270                 1836        0.055        0.000                      0                 1836        4.500        0.000                       0                   809  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          270  Failing Endpoints,  Worst Slack       -4.349ns,  Total Violation     -644.491ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.349ns  (required time - arrival time)
  Source:                 edge_detect/blue1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detect/blue_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.296ns  (logic 8.998ns (62.942%)  route 5.298ns (37.058%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.643     5.164    edge_detect/clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  edge_detect/blue1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.977 r  edge_detect/blue1/P[0]
                         net (fo=1, routed)           1.015     9.992    edge_detect/blue1_n_105
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124    10.116 r  edge_detect/blue[15]_i_32/O
                         net (fo=1, routed)           0.000    10.116    edge_detect/blue[15]_i_32_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.660 r  edge_detect/blue_reg[15]_i_28/O[2]
                         net (fo=2, routed)           0.575    11.234    edge_detect/blue_reg[15]_i_28_n_5
    SLICE_X53Y17         LUT3 (Prop_lut3_I1_O)        0.330    11.564 r  edge_detect/blue[11]_i_20__1/O
                         net (fo=2, routed)           0.561    12.125    edge_detect/blue[11]_i_20__1_n_0
    SLICE_X53Y17         LUT4 (Prop_lut4_I3_O)        0.327    12.452 r  edge_detect/blue[11]_i_23/O
                         net (fo=1, routed)           0.000    12.452    edge_detect/blue[11]_i_23_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.853 r  edge_detect/blue_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.853    edge_detect/blue_reg[11]_i_19_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.075 r  edge_detect/blue_reg[15]_i_19/O[0]
                         net (fo=2, routed)           0.860    13.935    edge_detect/blue_reg[15]_i_19_n_7
    SLICE_X57Y15         LUT3 (Prop_lut3_I1_O)        0.293    14.228 r  edge_detect/blue[11]_i_13/O
                         net (fo=2, routed)           0.666    14.894    edge_detect/blue[11]_i_13_n_0
    SLICE_X57Y15         LUT4 (Prop_lut4_I3_O)        0.326    15.220 r  edge_detect/blue[11]_i_17__1/O
                         net (fo=1, routed)           0.000    15.220    edge_detect/blue[11]_i_17__1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.770 r  edge_detect/blue_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.770    edge_detect/blue_reg[11]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.009 r  edge_detect/blue_reg[15]_i_10/O[2]
                         net (fo=2, routed)           0.933    16.942    edge_detect/p_1_in[10]
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.331    17.273 r  edge_detect/blue[11]_i_2/O
                         net (fo=2, routed)           0.679    17.952    edge_detect/blue[11]_i_2_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.331    18.283 r  edge_detect/blue[11]_i_6__1/O
                         net (fo=1, routed)           0.000    18.283    edge_detect/blue[11]_i_6__1_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.659 r  edge_detect/blue_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.659    edge_detect/blue_reg[11]_i_1__1_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.776 r  edge_detect/blue_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.776    edge_detect/blue_reg[15]_i_1__1_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.893 r  edge_detect/blue_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.893    edge_detect/blue_reg[19]_i_1__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.010 r  edge_detect/blue_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.010    edge_detect/blue_reg[23]_i_1__1_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.127 r  edge_detect/blue_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009    19.136    edge_detect/blue_reg[27]_i_1__1_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.459 r  edge_detect/blue_reg[31]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    19.459    edge_detect/blue0[29]
    SLICE_X56Y25         FDRE                                         r  edge_detect/blue_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.436    14.777    edge_detect/clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  edge_detect/blue_reg[29]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y25         FDRE (Setup_fdre_C_D)        0.109    15.111    edge_detect/blue_reg[29]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -19.459    
  -------------------------------------------------------------------
                         slack                                 -4.349    

Slack (VIOLATED) :        -4.341ns  (required time - arrival time)
  Source:                 edge_detect/blue1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detect/blue_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.288ns  (logic 8.990ns (62.921%)  route 5.298ns (37.079%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.643     5.164    edge_detect/clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  edge_detect/blue1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.977 r  edge_detect/blue1/P[0]
                         net (fo=1, routed)           1.015     9.992    edge_detect/blue1_n_105
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124    10.116 r  edge_detect/blue[15]_i_32/O
                         net (fo=1, routed)           0.000    10.116    edge_detect/blue[15]_i_32_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.660 r  edge_detect/blue_reg[15]_i_28/O[2]
                         net (fo=2, routed)           0.575    11.234    edge_detect/blue_reg[15]_i_28_n_5
    SLICE_X53Y17         LUT3 (Prop_lut3_I1_O)        0.330    11.564 r  edge_detect/blue[11]_i_20__1/O
                         net (fo=2, routed)           0.561    12.125    edge_detect/blue[11]_i_20__1_n_0
    SLICE_X53Y17         LUT4 (Prop_lut4_I3_O)        0.327    12.452 r  edge_detect/blue[11]_i_23/O
                         net (fo=1, routed)           0.000    12.452    edge_detect/blue[11]_i_23_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.853 r  edge_detect/blue_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.853    edge_detect/blue_reg[11]_i_19_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.075 r  edge_detect/blue_reg[15]_i_19/O[0]
                         net (fo=2, routed)           0.860    13.935    edge_detect/blue_reg[15]_i_19_n_7
    SLICE_X57Y15         LUT3 (Prop_lut3_I1_O)        0.293    14.228 r  edge_detect/blue[11]_i_13/O
                         net (fo=2, routed)           0.666    14.894    edge_detect/blue[11]_i_13_n_0
    SLICE_X57Y15         LUT4 (Prop_lut4_I3_O)        0.326    15.220 r  edge_detect/blue[11]_i_17__1/O
                         net (fo=1, routed)           0.000    15.220    edge_detect/blue[11]_i_17__1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.770 r  edge_detect/blue_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.770    edge_detect/blue_reg[11]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.009 r  edge_detect/blue_reg[15]_i_10/O[2]
                         net (fo=2, routed)           0.933    16.942    edge_detect/p_1_in[10]
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.331    17.273 r  edge_detect/blue[11]_i_2/O
                         net (fo=2, routed)           0.679    17.952    edge_detect/blue[11]_i_2_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.331    18.283 r  edge_detect/blue[11]_i_6__1/O
                         net (fo=1, routed)           0.000    18.283    edge_detect/blue[11]_i_6__1_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.659 r  edge_detect/blue_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.659    edge_detect/blue_reg[11]_i_1__1_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.776 r  edge_detect/blue_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.776    edge_detect/blue_reg[15]_i_1__1_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.893 r  edge_detect/blue_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.893    edge_detect/blue_reg[19]_i_1__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.010 r  edge_detect/blue_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.010    edge_detect/blue_reg[23]_i_1__1_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.127 r  edge_detect/blue_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009    19.136    edge_detect/blue_reg[27]_i_1__1_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.451 r  edge_detect/blue_reg[31]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    19.451    edge_detect/blue0[31]
    SLICE_X56Y25         FDRE                                         r  edge_detect/blue_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.436    14.777    edge_detect/clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  edge_detect/blue_reg[31]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y25         FDRE (Setup_fdre_C_D)        0.109    15.111    edge_detect/blue_reg[31]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -19.451    
  -------------------------------------------------------------------
                         slack                                 -4.341    

Slack (VIOLATED) :        -4.265ns  (required time - arrival time)
  Source:                 edge_detect/blue1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detect/blue_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.212ns  (logic 8.914ns (62.723%)  route 5.298ns (37.277%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.643     5.164    edge_detect/clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  edge_detect/blue1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.977 r  edge_detect/blue1/P[0]
                         net (fo=1, routed)           1.015     9.992    edge_detect/blue1_n_105
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124    10.116 r  edge_detect/blue[15]_i_32/O
                         net (fo=1, routed)           0.000    10.116    edge_detect/blue[15]_i_32_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.660 r  edge_detect/blue_reg[15]_i_28/O[2]
                         net (fo=2, routed)           0.575    11.234    edge_detect/blue_reg[15]_i_28_n_5
    SLICE_X53Y17         LUT3 (Prop_lut3_I1_O)        0.330    11.564 r  edge_detect/blue[11]_i_20__1/O
                         net (fo=2, routed)           0.561    12.125    edge_detect/blue[11]_i_20__1_n_0
    SLICE_X53Y17         LUT4 (Prop_lut4_I3_O)        0.327    12.452 r  edge_detect/blue[11]_i_23/O
                         net (fo=1, routed)           0.000    12.452    edge_detect/blue[11]_i_23_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.853 r  edge_detect/blue_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.853    edge_detect/blue_reg[11]_i_19_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.075 r  edge_detect/blue_reg[15]_i_19/O[0]
                         net (fo=2, routed)           0.860    13.935    edge_detect/blue_reg[15]_i_19_n_7
    SLICE_X57Y15         LUT3 (Prop_lut3_I1_O)        0.293    14.228 r  edge_detect/blue[11]_i_13/O
                         net (fo=2, routed)           0.666    14.894    edge_detect/blue[11]_i_13_n_0
    SLICE_X57Y15         LUT4 (Prop_lut4_I3_O)        0.326    15.220 r  edge_detect/blue[11]_i_17__1/O
                         net (fo=1, routed)           0.000    15.220    edge_detect/blue[11]_i_17__1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.770 r  edge_detect/blue_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.770    edge_detect/blue_reg[11]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.009 r  edge_detect/blue_reg[15]_i_10/O[2]
                         net (fo=2, routed)           0.933    16.942    edge_detect/p_1_in[10]
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.331    17.273 r  edge_detect/blue[11]_i_2/O
                         net (fo=2, routed)           0.679    17.952    edge_detect/blue[11]_i_2_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.331    18.283 r  edge_detect/blue[11]_i_6__1/O
                         net (fo=1, routed)           0.000    18.283    edge_detect/blue[11]_i_6__1_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.659 r  edge_detect/blue_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.659    edge_detect/blue_reg[11]_i_1__1_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.776 r  edge_detect/blue_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.776    edge_detect/blue_reg[15]_i_1__1_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.893 r  edge_detect/blue_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.893    edge_detect/blue_reg[19]_i_1__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.010 r  edge_detect/blue_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.010    edge_detect/blue_reg[23]_i_1__1_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.127 r  edge_detect/blue_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009    19.136    edge_detect/blue_reg[27]_i_1__1_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.375 r  edge_detect/blue_reg[31]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    19.375    edge_detect/blue0[30]
    SLICE_X56Y25         FDRE                                         r  edge_detect/blue_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.436    14.777    edge_detect/clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  edge_detect/blue_reg[30]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y25         FDRE (Setup_fdre_C_D)        0.109    15.111    edge_detect/blue_reg[30]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -19.375    
  -------------------------------------------------------------------
                         slack                                 -4.265    

Slack (VIOLATED) :        -4.245ns  (required time - arrival time)
  Source:                 edge_detect/blue1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detect/blue_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.192ns  (logic 8.894ns (62.670%)  route 5.298ns (37.330%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.643     5.164    edge_detect/clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  edge_detect/blue1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.977 r  edge_detect/blue1/P[0]
                         net (fo=1, routed)           1.015     9.992    edge_detect/blue1_n_105
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124    10.116 r  edge_detect/blue[15]_i_32/O
                         net (fo=1, routed)           0.000    10.116    edge_detect/blue[15]_i_32_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.660 r  edge_detect/blue_reg[15]_i_28/O[2]
                         net (fo=2, routed)           0.575    11.234    edge_detect/blue_reg[15]_i_28_n_5
    SLICE_X53Y17         LUT3 (Prop_lut3_I1_O)        0.330    11.564 r  edge_detect/blue[11]_i_20__1/O
                         net (fo=2, routed)           0.561    12.125    edge_detect/blue[11]_i_20__1_n_0
    SLICE_X53Y17         LUT4 (Prop_lut4_I3_O)        0.327    12.452 r  edge_detect/blue[11]_i_23/O
                         net (fo=1, routed)           0.000    12.452    edge_detect/blue[11]_i_23_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.853 r  edge_detect/blue_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.853    edge_detect/blue_reg[11]_i_19_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.075 r  edge_detect/blue_reg[15]_i_19/O[0]
                         net (fo=2, routed)           0.860    13.935    edge_detect/blue_reg[15]_i_19_n_7
    SLICE_X57Y15         LUT3 (Prop_lut3_I1_O)        0.293    14.228 r  edge_detect/blue[11]_i_13/O
                         net (fo=2, routed)           0.666    14.894    edge_detect/blue[11]_i_13_n_0
    SLICE_X57Y15         LUT4 (Prop_lut4_I3_O)        0.326    15.220 r  edge_detect/blue[11]_i_17__1/O
                         net (fo=1, routed)           0.000    15.220    edge_detect/blue[11]_i_17__1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.770 r  edge_detect/blue_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.770    edge_detect/blue_reg[11]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.009 r  edge_detect/blue_reg[15]_i_10/O[2]
                         net (fo=2, routed)           0.933    16.942    edge_detect/p_1_in[10]
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.331    17.273 r  edge_detect/blue[11]_i_2/O
                         net (fo=2, routed)           0.679    17.952    edge_detect/blue[11]_i_2_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.331    18.283 r  edge_detect/blue[11]_i_6__1/O
                         net (fo=1, routed)           0.000    18.283    edge_detect/blue[11]_i_6__1_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.659 r  edge_detect/blue_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.659    edge_detect/blue_reg[11]_i_1__1_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.776 r  edge_detect/blue_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.776    edge_detect/blue_reg[15]_i_1__1_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.893 r  edge_detect/blue_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.893    edge_detect/blue_reg[19]_i_1__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.010 r  edge_detect/blue_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.010    edge_detect/blue_reg[23]_i_1__1_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.127 r  edge_detect/blue_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009    19.136    edge_detect/blue_reg[27]_i_1__1_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.355 r  edge_detect/blue_reg[31]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    19.355    edge_detect/blue0[28]
    SLICE_X56Y25         FDRE                                         r  edge_detect/blue_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.436    14.777    edge_detect/clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  edge_detect/blue_reg[28]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y25         FDRE (Setup_fdre_C_D)        0.109    15.111    edge_detect/blue_reg[28]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -19.355    
  -------------------------------------------------------------------
                         slack                                 -4.245    

Slack (VIOLATED) :        -4.223ns  (required time - arrival time)
  Source:                 edge_detect/blue1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detect/blue_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.170ns  (logic 8.881ns (62.676%)  route 5.289ns (37.324%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.643     5.164    edge_detect/clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  edge_detect/blue1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.977 r  edge_detect/blue1/P[0]
                         net (fo=1, routed)           1.015     9.992    edge_detect/blue1_n_105
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124    10.116 r  edge_detect/blue[15]_i_32/O
                         net (fo=1, routed)           0.000    10.116    edge_detect/blue[15]_i_32_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.660 r  edge_detect/blue_reg[15]_i_28/O[2]
                         net (fo=2, routed)           0.575    11.234    edge_detect/blue_reg[15]_i_28_n_5
    SLICE_X53Y17         LUT3 (Prop_lut3_I1_O)        0.330    11.564 r  edge_detect/blue[11]_i_20__1/O
                         net (fo=2, routed)           0.561    12.125    edge_detect/blue[11]_i_20__1_n_0
    SLICE_X53Y17         LUT4 (Prop_lut4_I3_O)        0.327    12.452 r  edge_detect/blue[11]_i_23/O
                         net (fo=1, routed)           0.000    12.452    edge_detect/blue[11]_i_23_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.853 r  edge_detect/blue_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.853    edge_detect/blue_reg[11]_i_19_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.075 r  edge_detect/blue_reg[15]_i_19/O[0]
                         net (fo=2, routed)           0.860    13.935    edge_detect/blue_reg[15]_i_19_n_7
    SLICE_X57Y15         LUT3 (Prop_lut3_I1_O)        0.293    14.228 r  edge_detect/blue[11]_i_13/O
                         net (fo=2, routed)           0.666    14.894    edge_detect/blue[11]_i_13_n_0
    SLICE_X57Y15         LUT4 (Prop_lut4_I3_O)        0.326    15.220 r  edge_detect/blue[11]_i_17__1/O
                         net (fo=1, routed)           0.000    15.220    edge_detect/blue[11]_i_17__1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.770 r  edge_detect/blue_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.770    edge_detect/blue_reg[11]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.009 r  edge_detect/blue_reg[15]_i_10/O[2]
                         net (fo=2, routed)           0.933    16.942    edge_detect/p_1_in[10]
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.331    17.273 r  edge_detect/blue[11]_i_2/O
                         net (fo=2, routed)           0.679    17.952    edge_detect/blue[11]_i_2_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.331    18.283 r  edge_detect/blue[11]_i_6__1/O
                         net (fo=1, routed)           0.000    18.283    edge_detect/blue[11]_i_6__1_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.659 r  edge_detect/blue_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.659    edge_detect/blue_reg[11]_i_1__1_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.776 r  edge_detect/blue_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.776    edge_detect/blue_reg[15]_i_1__1_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.893 r  edge_detect/blue_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.893    edge_detect/blue_reg[19]_i_1__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.010 r  edge_detect/blue_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.010    edge_detect/blue_reg[23]_i_1__1_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.333 r  edge_detect/blue_reg[27]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    19.333    edge_detect/blue0[25]
    SLICE_X56Y24         FDRE                                         r  edge_detect/blue_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.436    14.777    edge_detect/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  edge_detect/blue_reg[25]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y24         FDRE (Setup_fdre_C_D)        0.109    15.111    edge_detect/blue_reg[25]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -19.333    
  -------------------------------------------------------------------
                         slack                                 -4.223    

Slack (VIOLATED) :        -4.215ns  (required time - arrival time)
  Source:                 edge_detect/blue1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detect/blue_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.162ns  (logic 8.873ns (62.655%)  route 5.289ns (37.345%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.643     5.164    edge_detect/clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  edge_detect/blue1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.977 r  edge_detect/blue1/P[0]
                         net (fo=1, routed)           1.015     9.992    edge_detect/blue1_n_105
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124    10.116 r  edge_detect/blue[15]_i_32/O
                         net (fo=1, routed)           0.000    10.116    edge_detect/blue[15]_i_32_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.660 r  edge_detect/blue_reg[15]_i_28/O[2]
                         net (fo=2, routed)           0.575    11.234    edge_detect/blue_reg[15]_i_28_n_5
    SLICE_X53Y17         LUT3 (Prop_lut3_I1_O)        0.330    11.564 r  edge_detect/blue[11]_i_20__1/O
                         net (fo=2, routed)           0.561    12.125    edge_detect/blue[11]_i_20__1_n_0
    SLICE_X53Y17         LUT4 (Prop_lut4_I3_O)        0.327    12.452 r  edge_detect/blue[11]_i_23/O
                         net (fo=1, routed)           0.000    12.452    edge_detect/blue[11]_i_23_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.853 r  edge_detect/blue_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.853    edge_detect/blue_reg[11]_i_19_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.075 r  edge_detect/blue_reg[15]_i_19/O[0]
                         net (fo=2, routed)           0.860    13.935    edge_detect/blue_reg[15]_i_19_n_7
    SLICE_X57Y15         LUT3 (Prop_lut3_I1_O)        0.293    14.228 r  edge_detect/blue[11]_i_13/O
                         net (fo=2, routed)           0.666    14.894    edge_detect/blue[11]_i_13_n_0
    SLICE_X57Y15         LUT4 (Prop_lut4_I3_O)        0.326    15.220 r  edge_detect/blue[11]_i_17__1/O
                         net (fo=1, routed)           0.000    15.220    edge_detect/blue[11]_i_17__1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.770 r  edge_detect/blue_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.770    edge_detect/blue_reg[11]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.009 r  edge_detect/blue_reg[15]_i_10/O[2]
                         net (fo=2, routed)           0.933    16.942    edge_detect/p_1_in[10]
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.331    17.273 r  edge_detect/blue[11]_i_2/O
                         net (fo=2, routed)           0.679    17.952    edge_detect/blue[11]_i_2_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.331    18.283 r  edge_detect/blue[11]_i_6__1/O
                         net (fo=1, routed)           0.000    18.283    edge_detect/blue[11]_i_6__1_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.659 r  edge_detect/blue_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.659    edge_detect/blue_reg[11]_i_1__1_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.776 r  edge_detect/blue_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.776    edge_detect/blue_reg[15]_i_1__1_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.893 r  edge_detect/blue_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.893    edge_detect/blue_reg[19]_i_1__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.010 r  edge_detect/blue_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.010    edge_detect/blue_reg[23]_i_1__1_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.325 r  edge_detect/blue_reg[27]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    19.325    edge_detect/blue0[27]
    SLICE_X56Y24         FDRE                                         r  edge_detect/blue_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.436    14.777    edge_detect/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  edge_detect/blue_reg[27]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y24         FDRE (Setup_fdre_C_D)        0.109    15.111    edge_detect/blue_reg[27]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -19.325    
  -------------------------------------------------------------------
                         slack                                 -4.215    

Slack (VIOLATED) :        -4.139ns  (required time - arrival time)
  Source:                 edge_detect/blue1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detect/blue_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.086ns  (logic 8.797ns (62.453%)  route 5.289ns (37.547%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.643     5.164    edge_detect/clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  edge_detect/blue1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.977 r  edge_detect/blue1/P[0]
                         net (fo=1, routed)           1.015     9.992    edge_detect/blue1_n_105
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124    10.116 r  edge_detect/blue[15]_i_32/O
                         net (fo=1, routed)           0.000    10.116    edge_detect/blue[15]_i_32_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.660 r  edge_detect/blue_reg[15]_i_28/O[2]
                         net (fo=2, routed)           0.575    11.234    edge_detect/blue_reg[15]_i_28_n_5
    SLICE_X53Y17         LUT3 (Prop_lut3_I1_O)        0.330    11.564 r  edge_detect/blue[11]_i_20__1/O
                         net (fo=2, routed)           0.561    12.125    edge_detect/blue[11]_i_20__1_n_0
    SLICE_X53Y17         LUT4 (Prop_lut4_I3_O)        0.327    12.452 r  edge_detect/blue[11]_i_23/O
                         net (fo=1, routed)           0.000    12.452    edge_detect/blue[11]_i_23_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.853 r  edge_detect/blue_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.853    edge_detect/blue_reg[11]_i_19_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.075 r  edge_detect/blue_reg[15]_i_19/O[0]
                         net (fo=2, routed)           0.860    13.935    edge_detect/blue_reg[15]_i_19_n_7
    SLICE_X57Y15         LUT3 (Prop_lut3_I1_O)        0.293    14.228 r  edge_detect/blue[11]_i_13/O
                         net (fo=2, routed)           0.666    14.894    edge_detect/blue[11]_i_13_n_0
    SLICE_X57Y15         LUT4 (Prop_lut4_I3_O)        0.326    15.220 r  edge_detect/blue[11]_i_17__1/O
                         net (fo=1, routed)           0.000    15.220    edge_detect/blue[11]_i_17__1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.770 r  edge_detect/blue_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.770    edge_detect/blue_reg[11]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.009 r  edge_detect/blue_reg[15]_i_10/O[2]
                         net (fo=2, routed)           0.933    16.942    edge_detect/p_1_in[10]
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.331    17.273 r  edge_detect/blue[11]_i_2/O
                         net (fo=2, routed)           0.679    17.952    edge_detect/blue[11]_i_2_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.331    18.283 r  edge_detect/blue[11]_i_6__1/O
                         net (fo=1, routed)           0.000    18.283    edge_detect/blue[11]_i_6__1_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.659 r  edge_detect/blue_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.659    edge_detect/blue_reg[11]_i_1__1_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.776 r  edge_detect/blue_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.776    edge_detect/blue_reg[15]_i_1__1_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.893 r  edge_detect/blue_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.893    edge_detect/blue_reg[19]_i_1__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.010 r  edge_detect/blue_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.010    edge_detect/blue_reg[23]_i_1__1_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.249 r  edge_detect/blue_reg[27]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    19.249    edge_detect/blue0[26]
    SLICE_X56Y24         FDRE                                         r  edge_detect/blue_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.436    14.777    edge_detect/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  edge_detect/blue_reg[26]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y24         FDRE (Setup_fdre_C_D)        0.109    15.111    edge_detect/blue_reg[26]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -19.249    
  -------------------------------------------------------------------
                         slack                                 -4.139    

Slack (VIOLATED) :        -4.119ns  (required time - arrival time)
  Source:                 edge_detect/blue1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detect/blue_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.066ns  (logic 8.777ns (62.400%)  route 5.289ns (37.600%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.643     5.164    edge_detect/clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  edge_detect/blue1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.977 r  edge_detect/blue1/P[0]
                         net (fo=1, routed)           1.015     9.992    edge_detect/blue1_n_105
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124    10.116 r  edge_detect/blue[15]_i_32/O
                         net (fo=1, routed)           0.000    10.116    edge_detect/blue[15]_i_32_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.660 r  edge_detect/blue_reg[15]_i_28/O[2]
                         net (fo=2, routed)           0.575    11.234    edge_detect/blue_reg[15]_i_28_n_5
    SLICE_X53Y17         LUT3 (Prop_lut3_I1_O)        0.330    11.564 r  edge_detect/blue[11]_i_20__1/O
                         net (fo=2, routed)           0.561    12.125    edge_detect/blue[11]_i_20__1_n_0
    SLICE_X53Y17         LUT4 (Prop_lut4_I3_O)        0.327    12.452 r  edge_detect/blue[11]_i_23/O
                         net (fo=1, routed)           0.000    12.452    edge_detect/blue[11]_i_23_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.853 r  edge_detect/blue_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.853    edge_detect/blue_reg[11]_i_19_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.075 r  edge_detect/blue_reg[15]_i_19/O[0]
                         net (fo=2, routed)           0.860    13.935    edge_detect/blue_reg[15]_i_19_n_7
    SLICE_X57Y15         LUT3 (Prop_lut3_I1_O)        0.293    14.228 r  edge_detect/blue[11]_i_13/O
                         net (fo=2, routed)           0.666    14.894    edge_detect/blue[11]_i_13_n_0
    SLICE_X57Y15         LUT4 (Prop_lut4_I3_O)        0.326    15.220 r  edge_detect/blue[11]_i_17__1/O
                         net (fo=1, routed)           0.000    15.220    edge_detect/blue[11]_i_17__1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.770 r  edge_detect/blue_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.770    edge_detect/blue_reg[11]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.009 r  edge_detect/blue_reg[15]_i_10/O[2]
                         net (fo=2, routed)           0.933    16.942    edge_detect/p_1_in[10]
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.331    17.273 r  edge_detect/blue[11]_i_2/O
                         net (fo=2, routed)           0.679    17.952    edge_detect/blue[11]_i_2_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.331    18.283 r  edge_detect/blue[11]_i_6__1/O
                         net (fo=1, routed)           0.000    18.283    edge_detect/blue[11]_i_6__1_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.659 r  edge_detect/blue_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.659    edge_detect/blue_reg[11]_i_1__1_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.776 r  edge_detect/blue_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.776    edge_detect/blue_reg[15]_i_1__1_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.893 r  edge_detect/blue_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.893    edge_detect/blue_reg[19]_i_1__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.010 r  edge_detect/blue_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.010    edge_detect/blue_reg[23]_i_1__1_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.229 r  edge_detect/blue_reg[27]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    19.229    edge_detect/blue0[24]
    SLICE_X56Y24         FDRE                                         r  edge_detect/blue_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.436    14.777    edge_detect/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  edge_detect/blue_reg[24]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y24         FDRE (Setup_fdre_C_D)        0.109    15.111    edge_detect/blue_reg[24]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -19.229    
  -------------------------------------------------------------------
                         slack                                 -4.119    

Slack (VIOLATED) :        -4.104ns  (required time - arrival time)
  Source:                 edge_detect/blue1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detect/blue_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.053ns  (logic 8.764ns (62.365%)  route 5.289ns (37.635%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.643     5.164    edge_detect/clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  edge_detect/blue1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.977 r  edge_detect/blue1/P[0]
                         net (fo=1, routed)           1.015     9.992    edge_detect/blue1_n_105
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124    10.116 r  edge_detect/blue[15]_i_32/O
                         net (fo=1, routed)           0.000    10.116    edge_detect/blue[15]_i_32_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.660 r  edge_detect/blue_reg[15]_i_28/O[2]
                         net (fo=2, routed)           0.575    11.234    edge_detect/blue_reg[15]_i_28_n_5
    SLICE_X53Y17         LUT3 (Prop_lut3_I1_O)        0.330    11.564 r  edge_detect/blue[11]_i_20__1/O
                         net (fo=2, routed)           0.561    12.125    edge_detect/blue[11]_i_20__1_n_0
    SLICE_X53Y17         LUT4 (Prop_lut4_I3_O)        0.327    12.452 r  edge_detect/blue[11]_i_23/O
                         net (fo=1, routed)           0.000    12.452    edge_detect/blue[11]_i_23_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.853 r  edge_detect/blue_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.853    edge_detect/blue_reg[11]_i_19_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.075 r  edge_detect/blue_reg[15]_i_19/O[0]
                         net (fo=2, routed)           0.860    13.935    edge_detect/blue_reg[15]_i_19_n_7
    SLICE_X57Y15         LUT3 (Prop_lut3_I1_O)        0.293    14.228 r  edge_detect/blue[11]_i_13/O
                         net (fo=2, routed)           0.666    14.894    edge_detect/blue[11]_i_13_n_0
    SLICE_X57Y15         LUT4 (Prop_lut4_I3_O)        0.326    15.220 r  edge_detect/blue[11]_i_17__1/O
                         net (fo=1, routed)           0.000    15.220    edge_detect/blue[11]_i_17__1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.770 r  edge_detect/blue_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.770    edge_detect/blue_reg[11]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.009 r  edge_detect/blue_reg[15]_i_10/O[2]
                         net (fo=2, routed)           0.933    16.942    edge_detect/p_1_in[10]
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.331    17.273 r  edge_detect/blue[11]_i_2/O
                         net (fo=2, routed)           0.679    17.952    edge_detect/blue[11]_i_2_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.331    18.283 r  edge_detect/blue[11]_i_6__1/O
                         net (fo=1, routed)           0.000    18.283    edge_detect/blue[11]_i_6__1_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.659 r  edge_detect/blue_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.659    edge_detect/blue_reg[11]_i_1__1_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.776 r  edge_detect/blue_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.776    edge_detect/blue_reg[15]_i_1__1_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.893 r  edge_detect/blue_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.893    edge_detect/blue_reg[19]_i_1__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.216 r  edge_detect/blue_reg[23]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    19.216    edge_detect/blue0[21]
    SLICE_X56Y23         FDRE                                         r  edge_detect/blue_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.438    14.779    edge_detect/clk_IBUF_BUFG
    SLICE_X56Y23         FDRE                                         r  edge_detect/blue_reg[21]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X56Y23         FDRE (Setup_fdre_C_D)        0.109    15.113    edge_detect/blue_reg[21]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -19.216    
  -------------------------------------------------------------------
                         slack                                 -4.104    

Slack (VIOLATED) :        -4.096ns  (required time - arrival time)
  Source:                 edge_detect/blue1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detect/blue_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.045ns  (logic 8.756ns (62.344%)  route 5.289ns (37.656%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.643     5.164    edge_detect/clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  edge_detect/blue1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.977 r  edge_detect/blue1/P[0]
                         net (fo=1, routed)           1.015     9.992    edge_detect/blue1_n_105
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124    10.116 r  edge_detect/blue[15]_i_32/O
                         net (fo=1, routed)           0.000    10.116    edge_detect/blue[15]_i_32_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.660 r  edge_detect/blue_reg[15]_i_28/O[2]
                         net (fo=2, routed)           0.575    11.234    edge_detect/blue_reg[15]_i_28_n_5
    SLICE_X53Y17         LUT3 (Prop_lut3_I1_O)        0.330    11.564 r  edge_detect/blue[11]_i_20__1/O
                         net (fo=2, routed)           0.561    12.125    edge_detect/blue[11]_i_20__1_n_0
    SLICE_X53Y17         LUT4 (Prop_lut4_I3_O)        0.327    12.452 r  edge_detect/blue[11]_i_23/O
                         net (fo=1, routed)           0.000    12.452    edge_detect/blue[11]_i_23_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.853 r  edge_detect/blue_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.853    edge_detect/blue_reg[11]_i_19_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.075 r  edge_detect/blue_reg[15]_i_19/O[0]
                         net (fo=2, routed)           0.860    13.935    edge_detect/blue_reg[15]_i_19_n_7
    SLICE_X57Y15         LUT3 (Prop_lut3_I1_O)        0.293    14.228 r  edge_detect/blue[11]_i_13/O
                         net (fo=2, routed)           0.666    14.894    edge_detect/blue[11]_i_13_n_0
    SLICE_X57Y15         LUT4 (Prop_lut4_I3_O)        0.326    15.220 r  edge_detect/blue[11]_i_17__1/O
                         net (fo=1, routed)           0.000    15.220    edge_detect/blue[11]_i_17__1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.770 r  edge_detect/blue_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.770    edge_detect/blue_reg[11]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.009 r  edge_detect/blue_reg[15]_i_10/O[2]
                         net (fo=2, routed)           0.933    16.942    edge_detect/p_1_in[10]
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.331    17.273 r  edge_detect/blue[11]_i_2/O
                         net (fo=2, routed)           0.679    17.952    edge_detect/blue[11]_i_2_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.331    18.283 r  edge_detect/blue[11]_i_6__1/O
                         net (fo=1, routed)           0.000    18.283    edge_detect/blue[11]_i_6__1_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.659 r  edge_detect/blue_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.659    edge_detect/blue_reg[11]_i_1__1_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.776 r  edge_detect/blue_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.776    edge_detect/blue_reg[15]_i_1__1_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.893 r  edge_detect/blue_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.893    edge_detect/blue_reg[19]_i_1__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.208 r  edge_detect/blue_reg[23]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    19.208    edge_detect/blue0[23]
    SLICE_X56Y23         FDRE                                         r  edge_detect/blue_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         1.438    14.779    edge_detect/clk_IBUF_BUFG
    SLICE_X56Y23         FDRE                                         r  edge_detect/blue_reg[23]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X56Y23         FDRE (Setup_fdre_C_D)        0.109    15.113    edge_detect/blue_reg[23]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -19.208    
  -------------------------------------------------------------------
                         slack                                 -4.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 sobel_x/blue_filtered_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sobel_x/filter_rgb_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.450%)  route 0.222ns (57.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.551     1.434    sobel_x/clk_IBUF_BUFG
    SLICE_X38Y26         FDSE                                         r  sobel_x/blue_filtered_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDSE (Prop_fdse_C_Q)         0.164     1.598 r  sobel_x/blue_filtered_reg[4]/Q
                         net (fo=1, routed)           0.222     1.820    sobel_x/blue_filtered[4]
    SLICE_X33Y26         FDCE                                         r  sobel_x/filter_rgb_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.817     1.944    sobel_x/clk_IBUF_BUFG
    SLICE_X33Y26         FDCE                                         r  sobel_x/filter_rgb_out_reg[0]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X33Y26         FDCE (Hold_fdce_C_D)         0.070     1.765    sobel_x/filter_rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.141ns (22.700%)  route 0.480ns (77.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.561     1.444    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=55, routed)          0.480     2.065    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y9          RAMB36E1                                     r  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.879     2.007    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.244     1.763    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.946    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 sobel_y/green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sobel_y/green_filtered_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.957%)  route 0.317ns (63.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.558     1.441    sobel_y/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  sobel_y/green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  sobel_y/green_reg[7]/Q
                         net (fo=3, routed)           0.317     1.900    sobel_y/green[7]
    SLICE_X36Y64         LUT2 (Prop_lut2_I1_O)        0.045     1.945 r  sobel_y/green_filtered[7]_i_2__0/O
                         net (fo=1, routed)           0.000     1.945    sobel_y/green_filtered[7]_i_2__0_n_0
    SLICE_X36Y64         FDSE                                         r  sobel_y/green_filtered_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.824     1.952    sobel_y/clk_IBUF_BUFG
    SLICE_X36Y64         FDSE                                         r  sobel_y/green_filtered_reg[7]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y64         FDSE (Hold_fdse_C_D)         0.107     1.810    sobel_y/green_filtered_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sobel_x/blue_filtered_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sobel_x/filter_rgb_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.437%)  route 0.299ns (64.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.551     1.434    sobel_x/clk_IBUF_BUFG
    SLICE_X38Y26         FDSE                                         r  sobel_x/blue_filtered_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDSE (Prop_fdse_C_Q)         0.164     1.598 r  sobel_x/blue_filtered_reg[6]/Q
                         net (fo=1, routed)           0.299     1.897    sobel_x/blue_filtered[6]
    SLICE_X33Y26         FDCE                                         r  sobel_x/filter_rgb_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.817     1.944    sobel_x/clk_IBUF_BUFG
    SLICE_X33Y26         FDCE                                         r  sobel_x/filter_rgb_out_reg[2]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X33Y26         FDCE (Hold_fdce_C_D)         0.066     1.761    sobel_x/filter_rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 color_inv/green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_inv/green_filtered_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.721%)  route 0.091ns (39.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.557     1.440    color_inv/clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  color_inv/green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  color_inv/green_reg[7]/Q
                         net (fo=3, routed)           0.091     1.672    color_inv/green[7]
    SLICE_X38Y64         FDRE                                         r  color_inv/green_filtered_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.824     1.952    color_inv/clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  color_inv/green_filtered_reg[7]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X38Y64         FDRE (Hold_fdre_C_D)         0.083     1.536    color_inv/green_filtered_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.829%)  route 0.319ns (63.171%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.561     1.444    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X39Y54         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=57, routed)          0.319     1.904    vga_sync_unit/y[0]
    SLICE_X36Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.949 r  vga_sync_unit/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.949    vga_sync_unit/vsync_next
    SLICE_X36Y48         FDCE                                         r  vga_sync_unit/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.833     1.960    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y48         FDCE                                         r  vga_sync_unit/vsync_reg_reg/C
                         clock pessimism             -0.244     1.716    
    SLICE_X36Y48         FDCE (Hold_fdce_C_D)         0.091     1.807    vga_sync_unit/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.141ns (21.740%)  route 0.508ns (78.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.561     1.444    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y54         FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=54, routed)          0.508     2.093    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y11         RAMB36E1                                     r  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.875     2.003    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.249     1.754    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.937    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 color_inv/blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_inv/blue_filtered_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.846%)  route 0.126ns (47.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.550     1.433    color_inv/clk_IBUF_BUFG
    SLICE_X28Y24         FDRE                                         r  color_inv/blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  color_inv/blue_reg[6]/Q
                         net (fo=3, routed)           0.126     1.700    color_inv/blue[6]
    SLICE_X31Y24         FDRE                                         r  color_inv/blue_filtered_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.816     1.943    color_inv/clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  color_inv/blue_filtered_reg[6]/C
                         clock pessimism             -0.478     1.465    
    SLICE_X31Y24         FDRE (Hold_fdre_C_D)         0.070     1.535    color_inv/blue_filtered_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 nolabel_line63/green_filtered_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line63/filter_rgb_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.560     1.443    nolabel_line63/clk_IBUF_BUFG
    SLICE_X33Y57         FDRE                                         r  nolabel_line63/green_filtered_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  nolabel_line63/green_filtered_reg[4]/Q
                         net (fo=1, routed)           0.101     1.685    nolabel_line63/green_filtered[4]
    SLICE_X30Y57         FDCE                                         r  nolabel_line63/filter_rgb_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.828     1.956    nolabel_line63/clk_IBUF_BUFG
    SLICE_X30Y57         FDCE                                         r  nolabel_line63/filter_rgb_out_reg[4]/C
                         clock pessimism             -0.497     1.459    
    SLICE_X30Y57         FDCE (Hold_fdce_C_D)         0.059     1.518    nolabel_line63/filter_rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 color_inv/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_inv/red_filtered_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.554     1.437    color_inv/clk_IBUF_BUFG
    SLICE_X39Y81         FDRE                                         r  color_inv/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  color_inv/red_reg[5]/Q
                         net (fo=3, routed)           0.113     1.691    color_inv/red[5]
    SLICE_X37Y81         FDRE                                         r  color_inv/red_filtered_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=898, routed)         0.820     1.948    color_inv/clk_IBUF_BUFG
    SLICE_X37Y81         FDRE                                         r  color_inv/red_filtered_reg[5]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.066     1.517    color_inv/red_filtered_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y19   rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y19   rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y17   rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y17   rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y21   rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y21   rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22   rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22   rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y81   color_inv/filter_rgb_out_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y81   color_inv/filter_rgb_out_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y81   color_inv/red_filtered_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y81   color_inv/red_filtered_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y81   color_inv/red_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y81   color_inv/red_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y25   nolabel_line63/blue_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y25   nolabel_line47/filter_rgb_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y79   nolabel_line47/original_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y80   nolabel_line47/original_out_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y82   color_inv/red_filtered_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y82   color_inv/red_filtered_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y82   color_inv/red_filtered_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y82   color_inv/red_filtered_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y82   color_inv/red_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y82   color_inv/red_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y82   color_inv/red_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y82   color_inv/red_reg[7]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X17Y105  nolabel_line61/red_filtered_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X17Y105  nolabel_line61/red_filtered_reg[5]/C



