Protel Design System Design Rule Check
PCB File : C:\Users\LuckyStar\Desktop\Quadroto\Ver3\PCB_Project\PCB1.PcbDoc
Date     : 7/2/2018
Time     : 3:44:53 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=8mil) (All),(All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=25mil) (Preferred=16mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad U3-2(385.185mil,69mil) on Top Layer And Pad U3-3(385.185mil,106.402mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad U3-1(385.185mil,31.598mil) on Top Layer And Pad U3-2(385.185mil,69mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U1-6(-3.685mil,248mil) on Top Layer And Pad U1-7(16mil,248mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U1-8(35.685mil,248mil) on Top Layer And Pad U1-7(16mil,248mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U1-15(-3.685mil,355.874mil) on Top Layer And Pad U1-16(-23.37mil,355.874mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U1-5(-23.37mil,248mil) on Top Layer And Pad U1-6(-3.685mil,248mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U1-10(60.094mil,292.094mil) on Top Layer And Pad U1-9(60.094mil,272.409mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U1-11(60.094mil,311.779mil) on Top Layer And Pad U1-10(60.094mil,292.094mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U1-12(60.094mil,331.465mil) on Top Layer And Pad U1-11(60.094mil,311.779mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U1-14(16mil,355.874mil) on Top Layer And Pad U1-13(35.685mil,355.874mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U1-15(-3.685mil,355.874mil) on Top Layer And Pad U1-14(16mil,355.874mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U1-2(-47.779mil,311.779mil) on Top Layer And Pad U1-1(-47.779mil,331.465mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U1-3(-47.779mil,292.094mil) on Top Layer And Pad U1-2(-47.779mil,311.779mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U1-4(-47.779mil,272.409mil) on Top Layer And Pad U1-3(-47.779mil,292.094mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8mil < 10mil) Between Pad U2-2(386mil,-215mil) on Top Layer And Pad U2-3(386mil,-253mil) on Top Layer [Top Solder] Mask Sliver [8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8mil < 10mil) Between Pad U2-1(386mil,-177mil) on Top Layer And Pad U2-2(386mil,-215mil) on Top Layer [Top Solder] Mask Sliver [8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad IC1-24(-389.921mil,280.496mil) on Top Layer And Pad IC1-25(-309.213mil,329.709mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad IC1-20(-389.921mil,359.236mil) on Top Layer And Pad IC1-25(-309.213mil,329.709mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad IC1-21(-389.921mil,339.551mil) on Top Layer And Pad IC1-25(-309.213mil,329.709mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad IC1-22(-389.921mil,319.866mil) on Top Layer And Pad IC1-25(-309.213mil,329.709mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad IC1-1(-358.425mil,249mil) on Top Layer And Pad IC1-25(-309.213mil,329.709mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad IC1-2(-338.74mil,249mil) on Top Layer And Pad IC1-25(-309.213mil,329.709mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad IC1-3(-319.055mil,249mil) on Top Layer And Pad IC1-25(-309.213mil,329.709mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad IC1-4(-299.37mil,249mil) on Top Layer And Pad IC1-25(-309.213mil,329.709mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad IC1-15(-299.37mil,410.417mil) on Top Layer And Pad IC1-25(-309.213mil,329.709mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad IC1-16(-319.055mil,410.417mil) on Top Layer And Pad IC1-25(-309.213mil,329.709mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad IC1-17(-338.74mil,410.417mil) on Top Layer And Pad IC1-25(-309.213mil,329.709mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad IC1-18(-358.425mil,410.417mil) on Top Layer And Pad IC1-25(-309.213mil,329.709mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad IC1-5(-279.685mil,249mil) on Top Layer And Pad IC1-25(-309.213mil,329.709mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad IC1-6(-260mil,249mil) on Top Layer And Pad IC1-25(-309.213mil,329.709mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad IC1-7(-228.504mil,280.496mil) on Top Layer And Pad IC1-25(-309.213mil,329.709mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad IC1-9(-228.504mil,319.866mil) on Top Layer And Pad IC1-25(-309.213mil,329.709mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad IC1-10(-228.504mil,339.551mil) on Top Layer And Pad IC1-25(-309.213mil,329.709mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad IC1-11(-228.504mil,359.236mil) on Top Layer And Pad IC1-25(-309.213mil,329.709mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad IC1-13(-260mil,410.417mil) on Top Layer And Pad IC1-25(-309.213mil,329.709mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad IC1-14(-279.685mil,410.417mil) on Top Layer And Pad IC1-25(-309.213mil,329.709mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad IC1-19(-389.921mil,378.921mil) on Top Layer And Pad IC1-25(-309.213mil,329.709mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad IC1-23(-389.921mil,300.181mil) on Top Layer And Pad IC1-25(-309.213mil,329.709mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad IC1-8(-228.504mil,300.181mil) on Top Layer And Pad IC1-25(-309.213mil,329.709mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad IC1-12(-228.504mil,378.921mil) on Top Layer And Pad IC1-25(-309.213mil,329.709mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-23(-389.921mil,300.181mil) on Top Layer And Pad IC1-24(-389.921mil,280.496mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-22(-389.921mil,319.866mil) on Top Layer And Pad IC1-23(-389.921mil,300.181mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-21(-389.921mil,339.551mil) on Top Layer And Pad IC1-22(-389.921mil,319.866mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-20(-389.921mil,359.236mil) on Top Layer And Pad IC1-21(-389.921mil,339.551mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-19(-389.921mil,378.921mil) on Top Layer And Pad IC1-20(-389.921mil,359.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-17(-338.74mil,410.417mil) on Top Layer And Pad IC1-18(-358.425mil,410.417mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-16(-319.055mil,410.417mil) on Top Layer And Pad IC1-17(-338.74mil,410.417mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-15(-299.37mil,410.417mil) on Top Layer And Pad IC1-16(-319.055mil,410.417mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-14(-279.685mil,410.417mil) on Top Layer And Pad IC1-15(-299.37mil,410.417mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-13(-260mil,410.417mil) on Top Layer And Pad IC1-14(-279.685mil,410.417mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-11(-228.504mil,359.236mil) on Top Layer And Pad IC1-12(-228.504mil,378.921mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-10(-228.504mil,339.551mil) on Top Layer And Pad IC1-11(-228.504mil,359.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-9(-228.504mil,319.866mil) on Top Layer And Pad IC1-10(-228.504mil,339.551mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-8(-228.504mil,300.181mil) on Top Layer And Pad IC1-9(-228.504mil,319.866mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-7(-228.504mil,280.496mil) on Top Layer And Pad IC1-8(-228.504mil,300.181mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-5(-279.685mil,249mil) on Top Layer And Pad IC1-6(-260mil,249mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-4(-299.37mil,249mil) on Top Layer And Pad IC1-5(-279.685mil,249mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-3(-319.055mil,249mil) on Top Layer And Pad IC1-4(-299.37mil,249mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-2(-338.74mil,249mil) on Top Layer And Pad IC1-3(-319.055mil,249mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-1(-358.425mil,249mil) on Top Layer And Pad IC1-2(-338.74mil,249mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-63(63.48mil,-299mil) on Top Layer And Pad U5-64(83.165mil,-299mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-62(43.795mil,-299mil) on Top Layer And Pad U5-63(63.48mil,-299mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-61(24.11mil,-299mil) on Top Layer And Pad U5-62(43.795mil,-299mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-60(4.425mil,-299mil) on Top Layer And Pad U5-61(24.11mil,-299mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-59(-15.26mil,-299mil) on Top Layer And Pad U5-60(4.425mil,-299mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-58(-34.945mil,-299mil) on Top Layer And Pad U5-59(-15.26mil,-299mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-57(-54.63mil,-299mil) on Top Layer And Pad U5-58(-34.945mil,-299mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-56(-74.315mil,-299mil) on Top Layer And Pad U5-57(-54.63mil,-299mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-55(-94mil,-299mil) on Top Layer And Pad U5-56(-74.315mil,-299mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-54(-113.685mil,-299mil) on Top Layer And Pad U5-55(-94mil,-299mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-53(-133.37mil,-299mil) on Top Layer And Pad U5-54(-113.685mil,-299mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-52(-153.055mil,-299mil) on Top Layer And Pad U5-53(-133.37mil,-299mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-51(-172.74mil,-299mil) on Top Layer And Pad U5-52(-153.055mil,-299mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-50(-192.425mil,-299mil) on Top Layer And Pad U5-51(-172.74mil,-299mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-49(-212.11mil,-299mil) on Top Layer And Pad U5-50(-192.425mil,-299mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-47(-244.59mil,-246.835mil) on Top Layer And Pad U5-48(-244.59mil,-266.52mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-46(-244.59mil,-227.15mil) on Top Layer And Pad U5-47(-244.59mil,-246.835mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-45(-244.59mil,-207.465mil) on Top Layer And Pad U5-46(-244.59mil,-227.15mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-44(-244.59mil,-187.78mil) on Top Layer And Pad U5-45(-244.59mil,-207.465mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-43(-244.59mil,-168.095mil) on Top Layer And Pad U5-44(-244.59mil,-187.78mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-42(-244.59mil,-148.409mil) on Top Layer And Pad U5-43(-244.59mil,-168.095mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-41(-244.59mil,-128.724mil) on Top Layer And Pad U5-42(-244.59mil,-148.409mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-40(-244.59mil,-109.039mil) on Top Layer And Pad U5-41(-244.59mil,-128.724mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-39(-244.59mil,-89.354mil) on Top Layer And Pad U5-40(-244.59mil,-109.039mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-38(-244.59mil,-69.669mil) on Top Layer And Pad U5-39(-244.59mil,-89.354mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-37(-244.59mil,-49.984mil) on Top Layer And Pad U5-38(-244.59mil,-69.669mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-36(-244.59mil,-30.299mil) on Top Layer And Pad U5-37(-244.59mil,-49.984mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-35(-244.59mil,-10.614mil) on Top Layer And Pad U5-36(-244.59mil,-30.299mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-34(-244.59mil,9.071mil) on Top Layer And Pad U5-35(-244.59mil,-10.614mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-33(-244.59mil,28.756mil) on Top Layer And Pad U5-34(-244.59mil,9.071mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-31(-192.425mil,61.236mil) on Top Layer And Pad U5-32(-212.11mil,61.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-30(-172.74mil,61.236mil) on Top Layer And Pad U5-31(-192.425mil,61.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-29(-153.055mil,61.236mil) on Top Layer And Pad U5-30(-172.74mil,61.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-28(-133.37mil,61.236mil) on Top Layer And Pad U5-29(-153.055mil,61.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-27(-113.685mil,61.236mil) on Top Layer And Pad U5-28(-133.37mil,61.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-26(-94mil,61.236mil) on Top Layer And Pad U5-27(-113.685mil,61.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-25(-74.315mil,61.236mil) on Top Layer And Pad U5-26(-94mil,61.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-24(-54.63mil,61.236mil) on Top Layer And Pad U5-25(-74.315mil,61.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-23(-34.945mil,61.236mil) on Top Layer And Pad U5-24(-54.63mil,61.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-22(-15.26mil,61.236mil) on Top Layer And Pad U5-23(-34.945mil,61.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-21(4.425mil,61.236mil) on Top Layer And Pad U5-22(-15.26mil,61.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-20(24.11mil,61.236mil) on Top Layer And Pad U5-21(4.425mil,61.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-19(43.795mil,61.236mil) on Top Layer And Pad U5-20(24.11mil,61.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-18(63.48mil,61.236mil) on Top Layer And Pad U5-19(43.795mil,61.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-17(83.165mil,61.236mil) on Top Layer And Pad U5-18(63.48mil,61.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-15(115.646mil,9.071mil) on Top Layer And Pad U5-16(115.646mil,28.756mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-14(115.646mil,-10.614mil) on Top Layer And Pad U5-15(115.646mil,9.071mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-13(115.646mil,-30.299mil) on Top Layer And Pad U5-14(115.646mil,-10.614mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-12(115.646mil,-49.984mil) on Top Layer And Pad U5-13(115.646mil,-30.299mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-11(115.646mil,-69.669mil) on Top Layer And Pad U5-12(115.646mil,-49.984mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-10(115.646mil,-89.354mil) on Top Layer And Pad U5-11(115.646mil,-69.669mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-9(115.646mil,-109.039mil) on Top Layer And Pad U5-10(115.646mil,-89.354mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-8(115.646mil,-128.724mil) on Top Layer And Pad U5-9(115.646mil,-109.039mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-7(115.646mil,-148.409mil) on Top Layer And Pad U5-8(115.646mil,-128.724mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-6(115.646mil,-168.095mil) on Top Layer And Pad U5-7(115.646mil,-148.409mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-5(115.646mil,-187.78mil) on Top Layer And Pad U5-6(115.646mil,-168.095mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-4(115.646mil,-207.465mil) on Top Layer And Pad U5-5(115.646mil,-187.78mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-3(115.646mil,-227.15mil) on Top Layer And Pad U5-4(115.646mil,-207.465mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-2(115.646mil,-246.835mil) on Top Layer And Pad U5-3(115.646mil,-227.15mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-1(115.646mil,-266.52mil) on Top Layer And Pad U5-2(115.646mil,-246.835mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad MD1-6(-176mil,-514mil) on Multi-Layer And Pad MD1-7(-226mil,-514mil) on Multi-Layer [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad MD1-8(-276mil,-514mil) on Multi-Layer And Pad MD1-7(-226mil,-514mil) on Multi-Layer [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad MD1-5(-126mil,-514mil) on Multi-Layer And Pad MD1-6(-176mil,-514mil) on Multi-Layer [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad MD1-4(-76mil,-514mil) on Multi-Layer And Pad MD1-5(-126mil,-514mil) on Multi-Layer [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad MD1-3(-26mil,-514mil) on Multi-Layer And Pad MD1-4(-76mil,-514mil) on Multi-Layer [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad MD1-3(-26mil,-514mil) on Multi-Layer And Pad MD1-1(24mil,-514mil) on Multi-Layer [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad MD1-2(74mil,-514mil) on Multi-Layer And Pad MD1-1(24mil,-514mil) on Multi-Layer [Bottom Solder] Mask Sliver [2mil]
Rule Violations :127

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (8.777mil < 10mil) Between Arc (-404.417mil,-308.26mil) on Bottom Overlay And Pad C12-2(-368.067mil,-299.536mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.777mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (232.003mil,-47mil)(252.003mil,-47mil) on Top Overlay And Pad R8-2(250.512mil,-72.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (232.003mil,-97mil)(232.003mil,-47mil) on Top Overlay And Pad R8-2(250.512mil,-72.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (272.003mil,-52mil)(302.003mil,-52mil) on Top Overlay And Pad R8-2(250.512mil,-72.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (272.003mil,-92mil)(272.003mil,-52mil) on Top Overlay And Pad R8-2(250.512mil,-72.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (272.003mil,-92mil)(302.003mil,-92mil) on Top Overlay And Pad R8-2(250.512mil,-72.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (252.003mil,-47mil)(342.003mil,-47mil) on Top Overlay And Pad R8-2(250.512mil,-72.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (232.003mil,-97mil)(342.003mil,-97mil) on Top Overlay And Pad R8-2(250.512mil,-72.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (342.003mil,-97mil)(342.003mil,-47mil) on Top Overlay And Pad R8-1(322.003mil,-72mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (302.003mil,-92mil)(302.003mil,-52mil) on Top Overlay And Pad R8-1(322.003mil,-72mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (272.003mil,-52mil)(302.003mil,-52mil) on Top Overlay And Pad R8-1(322.003mil,-72mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (272.003mil,-92mil)(302.003mil,-92mil) on Top Overlay And Pad R8-1(322.003mil,-72mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (252.003mil,-47mil)(342.003mil,-47mil) on Top Overlay And Pad R8-1(322.003mil,-72mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (232.003mil,-97mil)(342.003mil,-97mil) on Top Overlay And Pad R8-1(322.003mil,-72mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Track (-92mil,154.252mil)(-92mil,191.748mil) on Top Overlay And Pad C18-2(-118.465mil,173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Track (-78mil,154.252mil)(-78mil,191.748mil) on Top Overlay And Pad C18-1(-51.535mil,173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Track (142.252mil,267mil)(179.748mil,267mil) on Top Overlay And Pad C3-2(161mil,240.536mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Track (142.252mil,281mil)(179.748mil,281mil) on Top Overlay And Pad C3-1(161mil,307.464mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Track (-469.465mil,-475.748mil)(-469.464mil,-438.252mil) on Top Overlay And Pad C14-2(-495.929mil,-457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Track (-455.465mil,-475.748mil)(-455.464mil,-438.252mil) on Top Overlay And Pad C14-1(-429mil,-457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Track (-469.464mil,-415.748mil)(-469.464mil,-378.252mil) on Top Overlay And Pad C16-2(-495.929mil,-397mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Track (-455.464mil,-415.748mil)(-455.464mil,-378.252mil) on Top Overlay And Pad C16-1(-429mil,-397mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Track (123.535mil,-460.748mil)(123.535mil,-423.252mil) on Top Overlay And Pad C15-2(97.071mil,-442mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Track (137.536mil,-460.748mil)(137.536mil,-423.252mil) on Top Overlay And Pad C15-1(164mil,-442mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Track (468.252mil,59mil)(505.748mil,59mil) on Top Overlay And Pad C7-2(487mil,32.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Track (468.252mil,73mil)(505.748mil,73mil) on Top Overlay And Pad C7-1(487mil,99.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (298.003mil,348mil)(328.003mil,348mil) on Top Overlay And Pad R14-2(276.512mil,367.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (298.003mil,388mil)(328.003mil,388mil) on Top Overlay And Pad R14-2(276.512mil,367.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (258.003mil,343mil)(258.003mil,393mil) on Top Overlay And Pad R14-2(276.512mil,367.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (298.003mil,348mil)(298.003mil,388mil) on Top Overlay And Pad R14-2(276.512mil,367.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.31mil < 10mil) Between Track (278.003mil,339mil)(368.003mil,339mil) on Top Overlay And Pad R14-2(276.512mil,367.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.31mil < 10mil) Between Track (258.003mil,339mil)(278.003mil,339mil) on Top Overlay And Pad R14-2(276.512mil,367.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (258.003mil,343mil)(368.003mil,343mil) on Top Overlay And Pad R14-2(276.512mil,367.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (278.003mil,393mil)(368.003mil,393mil) on Top Overlay And Pad R14-2(276.512mil,367.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (258.003mil,393mil)(278.003mil,393mil) on Top Overlay And Pad R14-2(276.512mil,367.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (298.003mil,348mil)(328.003mil,348mil) on Top Overlay And Pad R14-1(348.003mil,368mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (298.003mil,388mil)(328.003mil,388mil) on Top Overlay And Pad R14-1(348.003mil,368mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (328.003mil,348mil)(328.003mil,388mil) on Top Overlay And Pad R14-1(348.003mil,368mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (368.003mil,343mil)(368.003mil,393mil) on Top Overlay And Pad R14-1(348.003mil,368mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.315mil < 10mil) Between Track (278.003mil,339mil)(368.003mil,339mil) on Top Overlay And Pad R14-1(348.003mil,368mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (258.003mil,343mil)(368.003mil,343mil) on Top Overlay And Pad R14-1(348.003mil,368mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (278.003mil,393mil)(368.003mil,393mil) on Top Overlay And Pad R14-1(348.003mil,368mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (298.003mil,294mil)(328.003mil,294mil) on Top Overlay And Pad R15-2(276.512mil,313.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (298.003mil,334mil)(328.003mil,334mil) on Top Overlay And Pad R15-2(276.512mil,313.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (258.003mil,289mil)(258.003mil,339mil) on Top Overlay And Pad R15-2(276.512mil,313.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (298.003mil,294mil)(298.003mil,334mil) on Top Overlay And Pad R15-2(276.512mil,313.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (258.003mil,289mil)(368.003mil,289mil) on Top Overlay And Pad R15-2(276.512mil,313.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (278.003mil,339mil)(368.003mil,339mil) on Top Overlay And Pad R15-2(276.512mil,313.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (258.003mil,339mil)(278.003mil,339mil) on Top Overlay And Pad R15-2(276.512mil,313.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.32mil < 10mil) Between Track (258.003mil,343mil)(368.003mil,343mil) on Top Overlay And Pad R15-2(276.512mil,313.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (298.003mil,294mil)(328.003mil,294mil) on Top Overlay And Pad R15-1(348.003mil,314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (298.003mil,334mil)(328.003mil,334mil) on Top Overlay And Pad R15-1(348.003mil,314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (328.003mil,294mil)(328.003mil,334mil) on Top Overlay And Pad R15-1(348.003mil,314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (368.003mil,289mil)(368.003mil,339mil) on Top Overlay And Pad R15-1(348.003mil,314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (258.003mil,289mil)(368.003mil,289mil) on Top Overlay And Pad R15-1(348.003mil,314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (278.003mil,339mil)(368.003mil,339mil) on Top Overlay And Pad R15-1(348.003mil,314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.315mil < 10mil) Between Track (258.003mil,343mil)(368.003mil,343mil) on Top Overlay And Pad R15-1(348.003mil,314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.186mil < 10mil) Between Text "R15" (369mil,303mil) on Top Overlay And Pad R15-1(348.003mil,314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.186mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (267mil,-418.003mil)(267mil,-388.003mil) on Top Overlay And Pad R13-2(246.995mil,-366.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (227mil,-388.003mil)(267mil,-388.003mil) on Top Overlay And Pad R13-2(246.995mil,-366.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (227mil,-418.003mil)(227mil,-388.003mil) on Top Overlay And Pad R13-2(246.995mil,-366.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (272mil,-368.003mil)(272mil,-348.003mil) on Top Overlay And Pad R13-2(246.995mil,-366.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (222mil,-458.003mil)(222mil,-348.003mil) on Top Overlay And Pad R13-2(246.995mil,-366.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (272mil,-458.003mil)(272mil,-368.003mil) on Top Overlay And Pad R13-2(246.995mil,-366.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (222mil,-348.003mil)(272mil,-348.003mil) on Top Overlay And Pad R13-2(246.995mil,-366.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (227mil,-418.003mil)(267mil,-418.003mil) on Top Overlay And Pad R13-1(247mil,-438.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (267mil,-418.003mil)(267mil,-388.003mil) on Top Overlay And Pad R13-1(247mil,-438.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (227mil,-418.003mil)(227mil,-388.003mil) on Top Overlay And Pad R13-1(247mil,-438.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (222mil,-458.003mil)(222mil,-348.003mil) on Top Overlay And Pad R13-1(247mil,-438.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (272mil,-458.003mil)(272mil,-368.003mil) on Top Overlay And Pad R13-1(247mil,-438.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (222mil,-458.003mil)(272mil,-458.003mil) on Top Overlay And Pad R13-1(247mil,-438.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (-273.491mil,-442.005mil)(-243.491mil,-442.005mil) on Top Overlay And Pad R16-2(-222mil,-422mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (-273.491mil,-402.005mil)(-243.491mil,-402.005mil) on Top Overlay And Pad R16-2(-222mil,-422mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (-243.491mil,-442.005mil)(-243.491mil,-402.005mil) on Top Overlay And Pad R16-2(-222mil,-422mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (-203.491mil,-447.005mil)(-203.491mil,-397.005mil) on Top Overlay And Pad R16-2(-222mil,-422mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (-313.491mil,-447.005mil)(-223.491mil,-447.005mil) on Top Overlay And Pad R16-2(-222mil,-422mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (-223.491mil,-447.005mil)(-203.491mil,-447.005mil) on Top Overlay And Pad R16-2(-222mil,-422mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (-313.491mil,-397.005mil)(-203.491mil,-397.005mil) on Top Overlay And Pad R16-2(-222mil,-422mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (-273.491mil,-442.005mil)(-243.491mil,-442.005mil) on Top Overlay And Pad R16-1(-293.491mil,-422.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (-273.491mil,-402.005mil)(-243.491mil,-402.005mil) on Top Overlay And Pad R16-1(-293.491mil,-422.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-313.491mil,-447.005mil)(-313.491mil,-397.005mil) on Top Overlay And Pad R16-1(-293.491mil,-422.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-273.491mil,-442.005mil)(-273.491mil,-402.005mil) on Top Overlay And Pad R16-1(-293.491mil,-422.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (-313.491mil,-447.005mil)(-223.491mil,-447.005mil) on Top Overlay And Pad R16-1(-293.491mil,-422.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (-313.491mil,-397.005mil)(-203.491mil,-397.005mil) on Top Overlay And Pad R16-1(-293.491mil,-422.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Track (-160.748mil,287mil)(-123.252mil,287mil) on Top Overlay And Pad C13-2(-142mil,313.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Track (-160.748mil,273mil)(-123.252mil,273mil) on Top Overlay And Pad C13-1(-142mil,246.536mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (-401.997mil,526mil)(-381.997mil,526mil) on Top Overlay And Pad R6-2(-383.488mil,500.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (-401.997mil,476mil)(-401.997mil,526mil) on Top Overlay And Pad R6-2(-383.488mil,500.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (-361.997mil,521mil)(-331.997mil,521mil) on Top Overlay And Pad R6-2(-383.488mil,500.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (-361.997mil,481mil)(-361.997mil,521mil) on Top Overlay And Pad R6-2(-383.488mil,500.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (-361.997mil,481mil)(-331.997mil,481mil) on Top Overlay And Pad R6-2(-383.488mil,500.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (-381.997mil,526mil)(-291.997mil,526mil) on Top Overlay And Pad R6-2(-383.488mil,500.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (-401.997mil,476mil)(-291.997mil,476mil) on Top Overlay And Pad R6-2(-383.488mil,500.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-291.997mil,476mil)(-291.997mil,526mil) on Top Overlay And Pad R6-1(-311.997mil,501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-331.997mil,481mil)(-331.997mil,521mil) on Top Overlay And Pad R6-1(-311.997mil,501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (-361.997mil,521mil)(-331.997mil,521mil) on Top Overlay And Pad R6-1(-311.997mil,501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (-361.997mil,481mil)(-331.997mil,481mil) on Top Overlay And Pad R6-1(-311.997mil,501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (-381.997mil,526mil)(-291.997mil,526mil) on Top Overlay And Pad R6-1(-311.997mil,501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (-401.997mil,476mil)(-291.997mil,476mil) on Top Overlay And Pad R6-1(-311.997mil,501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Track (-494.496mil,286mil)(-457mil,286mil) on Top Overlay And Pad C1-2(-475.748mil,259.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Track (-494.496mil,300mil)(-457mil,300mil) on Top Overlay And Pad C1-1(-475.748mil,326.464mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.27mil < 10mil) Between Track (49.465mil,235.008mil)(73.087mil,235.008mil) on Top Overlay And Pad U1-8(35.685mil,248mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.27mil < 10mil) Between Track (73.087mil,235.008mil)(73.087mil,258.63mil) on Top Overlay And Pad U1-9(60.094mil,272.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.27mil < 10mil) Between Track (73.087mil,345.244mil)(73.087mil,368.866mil) on Top Overlay And Pad U1-12(60.094mil,331.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.27mil < 10mil) Between Track (49.465mil,368.866mil)(73.087mil,368.866mil) on Top Overlay And Pad U1-13(35.685mil,355.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.27mil < 10mil) Between Track (-60.772mil,235.008mil)(-37.15mil,235.008mil) on Top Overlay And Pad U1-5(-23.37mil,248mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.27mil < 10mil) Between Track (-60.772mil,235.008mil)(-60.772mil,258.63mil) on Top Overlay And Pad U1-4(-47.779mil,272.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (234mil,-232.003mil)(234mil,-202.003mil) on Top Overlay And Pad R1-2(253.995mil,-180.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (274mil,-232.003mil)(274mil,-202.003mil) on Top Overlay And Pad R1-2(253.995mil,-180.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (229mil,-272.003mil)(229mil,-162.003mil) on Top Overlay And Pad R1-2(253.995mil,-180.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.324mil < 10mil) Between Track (283.005mil,-272.491mil)(283.005mil,-162.491mil) on Top Overlay And Pad R1-2(253.995mil,-180.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.324mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (279mil,-272.003mil)(279mil,-182.003mil) on Top Overlay And Pad R1-2(253.995mil,-180.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (279mil,-182.003mil)(279mil,-162.003mil) on Top Overlay And Pad R1-2(253.995mil,-180.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (234mil,-202.003mil)(274mil,-202.003mil) on Top Overlay And Pad R1-2(253.995mil,-180.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (229mil,-162.003mil)(279mil,-162.003mil) on Top Overlay And Pad R1-2(253.995mil,-180.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (234mil,-232.003mil)(234mil,-202.003mil) on Top Overlay And Pad R1-1(254mil,-252.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (274mil,-232.003mil)(274mil,-202.003mil) on Top Overlay And Pad R1-1(254mil,-252.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (229mil,-272.003mil)(229mil,-162.003mil) on Top Overlay And Pad R1-1(254mil,-252.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.32mil < 10mil) Between Track (283.005mil,-272.491mil)(283.005mil,-162.491mil) on Top Overlay And Pad R1-1(254mil,-252.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (279mil,-272.003mil)(279mil,-182.003mil) on Top Overlay And Pad R1-1(254mil,-252.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (234mil,-232.003mil)(274mil,-232.003mil) on Top Overlay And Pad R1-1(254mil,-252.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (229mil,-272.003mil)(279mil,-272.003mil) on Top Overlay And Pad R1-1(254mil,-252.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (328.005mil,-232.491mil)(328.005mil,-202.491mil) on Top Overlay And Pad R3-2(308mil,-181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (288.005mil,-202.491mil)(328.005mil,-202.491mil) on Top Overlay And Pad R3-2(308mil,-181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (288.005mil,-232.491mil)(288.005mil,-202.491mil) on Top Overlay And Pad R3-2(308mil,-181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (283.005mil,-162.491mil)(333.005mil,-162.491mil) on Top Overlay And Pad R3-2(308mil,-181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (333.005mil,-272.491mil)(333.005mil,-182.491mil) on Top Overlay And Pad R3-2(308mil,-181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (333.005mil,-182.491mil)(333.005mil,-162.491mil) on Top Overlay And Pad R3-2(308mil,-181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (283.005mil,-272.491mil)(283.005mil,-162.491mil) on Top Overlay And Pad R3-2(308mil,-181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.315mil < 10mil) Between Track (279mil,-272.003mil)(279mil,-182.003mil) on Top Overlay And Pad R3-2(308mil,-181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.315mil < 10mil) Between Track (279mil,-182.003mil)(279mil,-162.003mil) on Top Overlay And Pad R3-2(308mil,-181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (283.005mil,-272.491mil)(333.005mil,-272.491mil) on Top Overlay And Pad R3-1(308.005mil,-252.491mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (288.005mil,-232.491mil)(328.005mil,-232.491mil) on Top Overlay And Pad R3-1(308.005mil,-252.491mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (328.005mil,-232.491mil)(328.005mil,-202.491mil) on Top Overlay And Pad R3-1(308.005mil,-252.491mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (288.005mil,-232.491mil)(288.005mil,-202.491mil) on Top Overlay And Pad R3-1(308.005mil,-252.491mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (333.005mil,-272.491mil)(333.005mil,-182.491mil) on Top Overlay And Pad R3-1(308.005mil,-252.491mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (283.005mil,-272.491mil)(283.005mil,-162.491mil) on Top Overlay And Pad R3-1(308.005mil,-252.491mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.32mil < 10mil) Between Track (279mil,-272.003mil)(279mil,-182.003mil) on Top Overlay And Pad R3-1(308.005mil,-252.491mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Track (274mil,-332.748mil)(274mil,-295.252mil) on Top Overlay And Pad C4-2(247.536mil,-314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.164mil < 10mil) Between Text "C4" (172mil,-322mil) on Top Overlay And Pad C4-2(247.536mil,-314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.164mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Track (288mil,-332.748mil)(288mil,-295.252mil) on Top Overlay And Pad C4-1(314.464mil,-314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (415mil,-107mil)(449mil,-107mil) on Top Overlay And Pad L1-1(477mil,-82mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (356mil,-115mil)(509mil,-115mil) on Top Overlay And Pad L1-1(477mil,-82mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (415mil,-57mil)(449mil,-57mil) on Top Overlay And Pad L1-1(477mil,-82mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (356mil,-48mil)(509mil,-48mil) on Top Overlay And Pad L1-1(477mil,-82mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (509mil,-115mil)(509mil,-48mil) on Top Overlay And Pad L1-1(477mil,-82mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (356mil,-115mil)(356mil,-48mil) on Top Overlay And Pad L1-2(387mil,-82mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (415mil,-107mil)(449mil,-107mil) on Top Overlay And Pad L1-2(387mil,-82mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (356mil,-115mil)(509mil,-115mil) on Top Overlay And Pad L1-2(387mil,-82mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (415mil,-57mil)(449mil,-57mil) on Top Overlay And Pad L1-2(387mil,-82mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (356mil,-48mil)(509mil,-48mil) on Top Overlay And Pad L1-2(387mil,-82mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Track (435mil,-332.748mil)(435mil,-295.252mil) on Top Overlay And Pad C5-2(461.465mil,-314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Track (421mil,-332.748mil)(421mil,-295.252mil) on Top Overlay And Pad C5-1(394.536mil,-314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.953mil < 10mil) Between Track (-389.921mil,249mil)(-389.921mil,269.669mil) on Top Overlay And Pad IC1-24(-389.921mil,280.496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.953mil < 10mil) Between Track (-389.921mil,389.748mil)(-389.921mil,410.417mil) on Top Overlay And Pad IC1-19(-389.921mil,378.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.953mil < 10mil) Between Track (-389.921mil,410.417mil)(-369.252mil,410.417mil) on Top Overlay And Pad IC1-18(-358.425mil,410.417mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.953mil < 10mil) Between Track (-249.173mil,410.417mil)(-228.504mil,410.417mil) on Top Overlay And Pad IC1-13(-260mil,410.417mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.953mil < 10mil) Between Track (-228.504mil,389.748mil)(-228.504mil,410.417mil) on Top Overlay And Pad IC1-12(-228.504mil,378.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.953mil < 10mil) Between Track (-228.504mil,249mil)(-228.504mil,269.669mil) on Top Overlay And Pad IC1-7(-228.504mil,280.496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.953mil < 10mil) Between Track (-249.173mil,249mil)(-228.504mil,249mil) on Top Overlay And Pad IC1-6(-260mil,249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.953mil < 10mil) Between Track (-389.921mil,249mil)(-369.252mil,249mil) on Top Overlay And Pad IC1-1(-358.425mil,249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (-532mil,41mil)(-377mil,41mil) on Top Overlay And Pad CT1-2(-452mil,-4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (-532mil,-219mil)(-377mil,-219mil) on Top Overlay And Pad CT1-1(-452mil,-174mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (-161mil,384.997mil)(-161mil,414.997mil) on Top Overlay And Pad R7-2(-141.005mil,436.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (-116mil,434.997mil)(-116mil,454.997mil) on Top Overlay And Pad R7-2(-141.005mil,436.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (-121mil,384.997mil)(-121mil,414.997mil) on Top Overlay And Pad R7-2(-141.005mil,436.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (-166mil,344.997mil)(-166mil,454.997mil) on Top Overlay And Pad R7-2(-141.005mil,436.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (-116mil,344.997mil)(-116mil,434.997mil) on Top Overlay And Pad R7-2(-141.005mil,436.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (-166mil,454.997mil)(-116mil,454.997mil) on Top Overlay And Pad R7-2(-141.005mil,436.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (-161mil,414.997mil)(-121mil,414.997mil) on Top Overlay And Pad R7-2(-141.005mil,436.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (-161mil,384.997mil)(-161mil,414.997mil) on Top Overlay And Pad R7-1(-141mil,364.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (-121mil,384.997mil)(-121mil,414.997mil) on Top Overlay And Pad R7-1(-141mil,364.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (-166mil,344.997mil)(-166mil,454.997mil) on Top Overlay And Pad R7-1(-141mil,364.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (-116mil,344.997mil)(-116mil,434.997mil) on Top Overlay And Pad R7-1(-141mil,364.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-166mil,344.997mil)(-116mil,344.997mil) on Top Overlay And Pad R7-1(-141mil,364.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-161mil,384.997mil)(-121mil,384.997mil) on Top Overlay And Pad R7-1(-141mil,364.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Track (142.252mil,389mil)(179.748mil,389mil) on Top Overlay And Pad C2-2(161mil,362.536mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Track (142.252mil,403mil)(179.748mil,403mil) on Top Overlay And Pad C2-1(161mil,429.464mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Track (-494.496mil,424mil)(-457mil,424mil) on Top Overlay And Pad C11-2(-475.748mil,450.464mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Track (-494.496mil,410mil)(-457mil,410mil) on Top Overlay And Pad C11-1(-475.748mil,383.536mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (-485.997mil,105.378mil)(-455.997mil,105.378mil) on Top Overlay And Pad R4-2(-507.488mil,125.373mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (-525.997mil,150.378mil)(-505.997mil,150.378mil) on Top Overlay And Pad R4-2(-507.488mil,125.373mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (-485.997mil,145.378mil)(-455.997mil,145.378mil) on Top Overlay And Pad R4-2(-507.488mil,125.373mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (-525.997mil,100.378mil)(-525.997mil,150.378mil) on Top Overlay And Pad R4-2(-507.488mil,125.373mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (-485.997mil,105.378mil)(-485.997mil,145.378mil) on Top Overlay And Pad R4-2(-507.488mil,125.373mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (-525.997mil,100.378mil)(-415.997mil,100.378mil) on Top Overlay And Pad R4-2(-507.488mil,125.373mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (-505.997mil,150.378mil)(-415.997mil,150.378mil) on Top Overlay And Pad R4-2(-507.488mil,125.373mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (-485.997mil,105.378mil)(-455.997mil,105.378mil) on Top Overlay And Pad R4-1(-435.997mil,125.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (-485.997mil,145.378mil)(-455.997mil,145.378mil) on Top Overlay And Pad R4-1(-435.997mil,125.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-455.997mil,105.378mil)(-455.997mil,145.378mil) on Top Overlay And Pad R4-1(-435.997mil,125.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-415.997mil,100.378mil)(-415.997mil,150.378mil) on Top Overlay And Pad R4-1(-435.997mil,125.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (-525.997mil,100.378mil)(-415.997mil,100.378mil) on Top Overlay And Pad R4-1(-435.997mil,125.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (-505.997mil,150.378mil)(-415.997mil,150.378mil) on Top Overlay And Pad R4-1(-435.997mil,125.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (-525.997mil,210mil)(-505.997mil,210mil) on Top Overlay And Pad R5-2(-507.488mil,184.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (-525.997mil,160mil)(-525.997mil,210mil) on Top Overlay And Pad R5-2(-507.488mil,184.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (-485.997mil,205mil)(-455.997mil,205mil) on Top Overlay And Pad R5-2(-507.488mil,184.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (-485.997mil,165mil)(-485.997mil,205mil) on Top Overlay And Pad R5-2(-507.488mil,184.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (-485.997mil,165mil)(-455.997mil,165mil) on Top Overlay And Pad R5-2(-507.488mil,184.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (-505.997mil,210mil)(-415.997mil,210mil) on Top Overlay And Pad R5-2(-507.488mil,184.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (-525.997mil,160mil)(-415.997mil,160mil) on Top Overlay And Pad R5-2(-507.488mil,184.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-455.997mil,165mil)(-455.997mil,205mil) on Top Overlay And Pad R5-1(-435.997mil,185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (-485.997mil,205mil)(-455.997mil,205mil) on Top Overlay And Pad R5-1(-435.997mil,185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (-485.997mil,165mil)(-455.997mil,165mil) on Top Overlay And Pad R5-1(-435.997mil,185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-415.997mil,160mil)(-415.997mil,210mil) on Top Overlay And Pad R5-1(-435.997mil,185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (-505.997mil,210mil)(-415.997mil,210mil) on Top Overlay And Pad R5-1(-435.997mil,185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (-525.997mil,160mil)(-415.997mil,160mil) on Top Overlay And Pad R5-1(-435.997mil,185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Track (45mil,154.252mil)(45mil,191.748mil) on Top Overlay And Pad C8-2(71.465mil,173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Track (31mil,154.252mil)(31mil,191.748mil) on Top Overlay And Pad C8-1(4.535mil,173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (-6.003mil,409mil)(23.997mil,409mil) on Top Overlay And Pad R2-2(45.488mil,429.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (23.997mil,409mil)(23.997mil,449mil) on Top Overlay And Pad R2-2(45.488mil,429.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (-6.003mil,449mil)(23.997mil,449mil) on Top Overlay And Pad R2-2(45.488mil,429.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (43.997mil,404mil)(63.997mil,404mil) on Top Overlay And Pad R2-2(45.488mil,429.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (63.997mil,404mil)(63.997mil,454mil) on Top Overlay And Pad R2-2(45.488mil,429.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (-46.003mil,404mil)(43.997mil,404mil) on Top Overlay And Pad R2-2(45.488mil,429.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (-46.003mil,454mil)(63.997mil,454mil) on Top Overlay And Pad R2-2(45.488mil,429.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-46.003mil,404mil)(-46.003mil,454mil) on Top Overlay And Pad R2-1(-26.003mil,429mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-6.003mil,409mil)(-6.003mil,449mil) on Top Overlay And Pad R2-1(-26.003mil,429mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (-6.003mil,409mil)(23.997mil,409mil) on Top Overlay And Pad R2-1(-26.003mil,429mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (-6.003mil,449mil)(23.997mil,449mil) on Top Overlay And Pad R2-1(-26.003mil,429mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (-46.003mil,404mil)(43.997mil,404mil) on Top Overlay And Pad R2-1(-26.003mil,429mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (-46.003mil,454mil)(63.997mil,454mil) on Top Overlay And Pad R2-1(-26.003mil,429mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (-631.566mil,545.789mil)(-617.424mil,559.931mil) on Top Overlay And Pad R10-2(-600.798mil,541.196mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (-599.746mil,570.538mil)(-578.533mil,591.751mil) on Top Overlay And Pad R10-2(-600.798mil,541.196mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (-599.746mil,570.538mil)(-571.462mil,542.254mil) on Top Overlay And Pad R10-2(-600.798mil,541.196mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (-571.462mil,542.254mil)(-550.249mil,563.467mil) on Top Overlay And Pad R10-2(-600.798mil,541.196mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (-631.566mil,545.789mil)(-596.211mil,510.434mil) on Top Overlay And Pad R10-2(-600.798mil,541.196mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.758mil < 10mil) Between Track (-593.571mil,506.784mil)(-515.789mil,584.566mil) on Top Overlay And Pad R10-2(-600.798mil,541.196mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (-617.424mil,559.931mil)(-553.784mil,623.571mil) on Top Overlay And Pad R10-2(-600.798mil,541.196mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.311mil < 10mil) Between Track (-596.211mil,510.434mil)(-518.429mil,588.216mil) on Top Overlay And Pad R10-2(-600.798mil,541.196mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-578.533mil,591.751mil)(-550.249mil,563.467mil) on Top Overlay And Pad R10-1(-550.249mil,591.751mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (-599.746mil,570.538mil)(-578.533mil,591.751mil) on Top Overlay And Pad R10-1(-550.249mil,591.751mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (-571.462mil,542.254mil)(-550.249mil,563.467mil) on Top Overlay And Pad R10-1(-550.249mil,591.751mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-553.784mil,623.571mil)(-518.429mil,588.216mil) on Top Overlay And Pad R10-1(-550.249mil,591.751mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.762mil < 10mil) Between Track (-593.571mil,506.784mil)(-515.789mil,584.566mil) on Top Overlay And Pad R10-1(-550.249mil,591.751mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.762mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (-617.424mil,559.931mil)(-553.784mil,623.571mil) on Top Overlay And Pad R10-1(-550.249mil,591.751mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (-596.211mil,510.434mil)(-518.429mil,588.216mil) on Top Overlay And Pad R10-1(-550.249mil,591.751mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (-564.931mil,-614.424mil)(-550.789mil,-628.566mil) on Top Overlay And Pad R9-2(-546.196mil,-597.798mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (-568.467mil,-547.249mil)(-547.254mil,-568.462mil) on Top Overlay And Pad R9-2(-546.196mil,-597.798mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (-596.751mil,-575.533mil)(-575.538mil,-596.746mil) on Top Overlay And Pad R9-2(-546.196mil,-597.798mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (-575.538mil,-596.746mil)(-547.254mil,-568.462mil) on Top Overlay And Pad R9-2(-546.196mil,-597.798mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (-550.789mil,-628.566mil)(-515.434mil,-593.211mil) on Top Overlay And Pad R9-2(-546.196mil,-597.798mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.758mil < 10mil) Between Track (-589.566mil,-512.789mil)(-511.784mil,-590.571mil) on Top Overlay And Pad R9-2(-546.196mil,-597.798mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (-628.571mil,-550.784mil)(-564.931mil,-614.424mil) on Top Overlay And Pad R9-2(-546.196mil,-597.798mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.311mil < 10mil) Between Track (-593.216mil,-515.429mil)(-515.434mil,-593.211mil) on Top Overlay And Pad R9-2(-546.196mil,-597.798mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-596.751mil,-575.533mil)(-568.467mil,-547.249mil) on Top Overlay And Pad R9-1(-596.751mil,-547.249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (-568.467mil,-547.249mil)(-547.254mil,-568.462mil) on Top Overlay And Pad R9-1(-596.751mil,-547.249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (-596.751mil,-575.533mil)(-575.538mil,-596.746mil) on Top Overlay And Pad R9-1(-596.751mil,-547.249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-628.571mil,-550.784mil)(-593.216mil,-515.429mil) on Top Overlay And Pad R9-1(-596.751mil,-547.249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.762mil < 10mil) Between Track (-589.566mil,-512.789mil)(-511.784mil,-590.571mil) on Top Overlay And Pad R9-1(-596.751mil,-547.249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.762mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (-628.571mil,-550.784mil)(-564.931mil,-614.424mil) on Top Overlay And Pad R9-1(-596.751mil,-547.249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (-593.216mil,-515.429mil)(-515.434mil,-593.211mil) on Top Overlay And Pad R9-1(-596.751mil,-547.249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (550.254mil,579.462mil)(578.538mil,607.746mil) on Top Overlay And Pad R17-2(549.196mil,608.798mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (550.254mil,579.462mil)(571.467mil,558.249mil) on Top Overlay And Pad R17-2(549.196mil,608.798mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (553.789mil,639.566mil)(567.931mil,625.424mil) on Top Overlay And Pad R17-2(549.196mil,608.798mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (518.434mil,604.211mil)(553.789mil,639.566mil) on Top Overlay And Pad R17-2(549.196mil,608.798mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (578.538mil,607.746mil)(599.751mil,586.533mil) on Top Overlay And Pad R17-2(549.196mil,608.798mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (567.931mil,625.424mil)(631.571mil,561.784mil) on Top Overlay And Pad R17-2(549.196mil,608.798mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.05mil < 10mil) Between Track (515.784mil,601.571mil)(593.566mil,523.789mil) on Top Overlay And Pad R17-2(549.196mil,608.798mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.311mil < 10mil) Between Track (518.434mil,604.211mil)(596.216mil,526.429mil) on Top Overlay And Pad R17-2(549.196mil,608.798mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (550.254mil,579.462mil)(571.467mil,558.249mil) on Top Overlay And Pad R17-1(599.751mil,558.249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (596.216mil,526.429mil)(631.571mil,561.784mil) on Top Overlay And Pad R17-1(599.751mil,558.249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (571.467mil,558.249mil)(599.751mil,586.533mil) on Top Overlay And Pad R17-1(599.751mil,558.249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (578.538mil,607.746mil)(599.751mil,586.533mil) on Top Overlay And Pad R17-1(599.751mil,558.249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (567.931mil,625.424mil)(631.571mil,561.784mil) on Top Overlay And Pad R17-1(599.751mil,558.249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.055mil < 10mil) Between Track (515.784mil,601.571mil)(593.566mil,523.789mil) on Top Overlay And Pad R17-1(599.751mil,558.249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (518.434mil,604.211mil)(596.216mil,526.429mil) on Top Overlay And Pad R17-1(599.751mil,558.249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (604.962mil,-529.683mil)(640.317mil,-565.038mil) on Top Overlay And Pad R18-2(609.549mil,-560.445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (559mil,-582.716mil)(580.213mil,-561.503mil) on Top Overlay And Pad R18-2(609.549mil,-560.445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (626.175mil,-579.18mil)(640.317mil,-565.038mil) on Top Overlay And Pad R18-2(609.549mil,-560.445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (587.284mil,-611mil)(608.497mil,-589.787mil) on Top Overlay And Pad R18-2(609.549mil,-560.445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (562.535mil,-642.82mil)(626.175mil,-579.18mil) on Top Overlay And Pad R18-2(609.549mil,-560.445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (580.213mil,-561.503mil)(608.497mil,-589.787mil) on Top Overlay And Pad R18-2(609.549mil,-560.445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.311mil < 10mil) Between Track (527.18mil,-607.465mil)(604.962mil,-529.683mil) on Top Overlay And Pad R18-2(609.549mil,-560.445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (527.18mil,-607.465mil)(562.535mil,-642.82mil) on Top Overlay And Pad R18-1(559mil,-611mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (559mil,-582.716mil)(587.284mil,-611mil) on Top Overlay And Pad R18-1(559mil,-611mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (559mil,-582.716mil)(580.213mil,-561.503mil) on Top Overlay And Pad R18-1(559mil,-611mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (587.284mil,-611mil)(608.497mil,-589.787mil) on Top Overlay And Pad R18-1(559mil,-611mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (562.535mil,-642.82mil)(626.175mil,-579.18mil) on Top Overlay And Pad R18-1(559mil,-611mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (527.18mil,-607.465mil)(604.962mil,-529.683mil) on Top Overlay And Pad R18-1(559mil,-611mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (-557.746mil,-537.538mil)(-536.533mil,-558.751mil) on Top Overlay And Pad R11-2(-558.804mil,-508.202mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (-554.211mil,-477.434mil)(-540.069mil,-491.576mil) on Top Overlay And Pad R11-2(-558.804mil,-508.202mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (-589.566mil,-512.789mil)(-554.211mil,-477.434mil) on Top Overlay And Pad R11-2(-558.804mil,-508.202mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (-529.462mil,-509.253mil)(-508.249mil,-530.467mil) on Top Overlay And Pad R11-2(-558.804mil,-508.202mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (-557.746mil,-537.538mil)(-529.462mil,-509.253mil) on Top Overlay And Pad R11-2(-558.804mil,-508.202mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (-540.069mil,-491.576mil)(-476.429mil,-555.216mil) on Top Overlay And Pad R11-2(-558.804mil,-508.202mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.311mil < 10mil) Between Track (-589.566mil,-512.789mil)(-511.784mil,-590.571mil) on Top Overlay And Pad R11-2(-558.804mil,-508.202mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.758mil < 10mil) Between Track (-593.216mil,-515.429mil)(-515.434mil,-593.211mil) on Top Overlay And Pad R11-2(-558.804mil,-508.202mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (-557.746mil,-537.538mil)(-536.533mil,-558.751mil) on Top Overlay And Pad R11-1(-508.249mil,-558.751mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-511.784mil,-590.571mil)(-476.429mil,-555.216mil) on Top Overlay And Pad R11-1(-508.249mil,-558.751mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-536.533mil,-558.751mil)(-508.249mil,-530.467mil) on Top Overlay And Pad R11-1(-508.249mil,-558.751mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (-529.462mil,-509.253mil)(-508.249mil,-530.467mil) on Top Overlay And Pad R11-1(-508.249mil,-558.751mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (-540.069mil,-491.576mil)(-476.429mil,-555.216mil) on Top Overlay And Pad R11-1(-508.249mil,-558.751mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (-589.566mil,-512.789mil)(-511.784mil,-590.571mil) on Top Overlay And Pad R11-1(-508.249mil,-558.751mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.762mil < 10mil) Between Track (-593.216mil,-515.429mil)(-515.434mil,-593.211mil) on Top Overlay And Pad R11-1(-508.249mil,-558.751mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.762mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (-515.789mil,584.566mil)(-480.434mil,549.211mil) on Top Overlay And Pad R12-2(-511.202mil,553.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (-561.751mil,531.533mil)(-540.538mil,552.746mil) on Top Overlay And Pad R12-2(-511.202mil,553.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (-494.576mil,535.069mil)(-480.434mil,549.211mil) on Top Overlay And Pad R12-2(-511.202mil,553.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (-558.216mil,471.429mil)(-494.576mil,535.069mil) on Top Overlay And Pad R12-2(-511.202mil,553.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (-533.467mil,503.249mil)(-512.254mil,524.462mil) on Top Overlay And Pad R12-2(-511.202mil,553.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (-540.538mil,552.746mil)(-512.254mil,524.462mil) on Top Overlay And Pad R12-2(-511.202mil,553.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.311mil < 10mil) Between Track (-593.571mil,506.784mil)(-515.789mil,584.566mil) on Top Overlay And Pad R12-2(-511.202mil,553.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.758mil < 10mil) Between Track (-596.211mil,510.434mil)(-518.429mil,588.216mil) on Top Overlay And Pad R12-2(-511.202mil,553.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-593.571mil,506.784mil)(-558.216mil,471.429mil) on Top Overlay And Pad R12-1(-561.751mil,503.249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-561.751mil,531.533mil)(-533.467mil,503.249mil) on Top Overlay And Pad R12-1(-561.751mil,503.249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (-561.751mil,531.533mil)(-540.538mil,552.746mil) on Top Overlay And Pad R12-1(-561.751mil,503.249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (-558.216mil,471.429mil)(-494.576mil,535.069mil) on Top Overlay And Pad R12-1(-561.751mil,503.249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (-533.467mil,503.249mil)(-512.254mil,524.462mil) on Top Overlay And Pad R12-1(-561.751mil,503.249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (-593.571mil,506.784mil)(-515.789mil,584.566mil) on Top Overlay And Pad R12-1(-561.751mil,503.249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.762mil < 10mil) Between Track (-596.211mil,510.434mil)(-518.429mil,588.216mil) on Top Overlay And Pad R12-1(-561.751mil,503.249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.762mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (544.069mil,502.576mil)(558.211mil,488.434mil) on Top Overlay And Pad R19-2(562.804mil,519.202mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (540.533mil,569.751mil)(561.746mil,548.538mil) on Top Overlay And Pad R19-2(562.804mil,519.202mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (512.249mil,541.467mil)(533.462mil,520.254mil) on Top Overlay And Pad R19-2(562.804mil,519.202mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (533.462mil,520.254mil)(561.746mil,548.538mil) on Top Overlay And Pad R19-2(562.804mil,519.202mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (558.211mil,488.434mil)(593.566mil,523.789mil) on Top Overlay And Pad R19-2(562.804mil,519.202mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (480.429mil,566.216mil)(544.069mil,502.576mil) on Top Overlay And Pad R19-2(562.804mil,519.202mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.311mil < 10mil) Between Track (515.784mil,601.571mil)(593.566mil,523.789mil) on Top Overlay And Pad R19-2(562.804mil,519.202mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.05mil < 10mil) Between Track (518.434mil,604.211mil)(596.216mil,526.429mil) on Top Overlay And Pad R19-2(562.804mil,519.202mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (540.533mil,569.751mil)(561.746mil,548.538mil) on Top Overlay And Pad R19-1(512.249mil,569.751mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (512.249mil,541.467mil)(540.533mil,569.751mil) on Top Overlay And Pad R19-1(512.249mil,569.751mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (512.249mil,541.467mil)(533.462mil,520.254mil) on Top Overlay And Pad R19-1(512.249mil,569.751mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (480.429mil,566.216mil)(515.784mil,601.571mil) on Top Overlay And Pad R19-1(512.249mil,569.751mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (480.429mil,566.216mil)(544.069mil,502.576mil) on Top Overlay And Pad R19-1(512.249mil,569.751mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (515.784mil,601.571mil)(593.566mil,523.789mil) on Top Overlay And Pad R19-1(512.249mil,569.751mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.055mil < 10mil) Between Track (518.434mil,604.211mil)(596.216mil,526.429mil) on Top Overlay And Pad R19-1(512.249mil,569.751mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (486.434mil,-564.211mil)(500.576mil,-550.069mil) on Top Overlay And Pad R20-2(517.202mil,-568.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (518.254mil,-539.462mil)(539.467mil,-518.249mil) on Top Overlay And Pad R20-2(517.202mil,-568.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (518.254mil,-539.462mil)(546.538mil,-567.746mil) on Top Overlay And Pad R20-2(517.202mil,-568.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (546.538mil,-567.746mil)(567.751mil,-546.533mil) on Top Overlay And Pad R20-2(517.202mil,-568.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (486.434mil,-564.211mil)(521.789mil,-599.566mil) on Top Overlay And Pad R20-2(517.202mil,-568.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (500.576mil,-550.069mil)(564.216mil,-486.429mil) on Top Overlay And Pad R20-2(517.202mil,-568.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.311mil < 10mil) Between Track (521.789mil,-599.566mil)(599.571mil,-521.784mil) on Top Overlay And Pad R20-2(517.202mil,-568.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (539.467mil,-518.249mil)(567.751mil,-546.533mil) on Top Overlay And Pad R20-1(567.751mil,-518.249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (518.254mil,-539.462mil)(539.467mil,-518.249mil) on Top Overlay And Pad R20-1(567.751mil,-518.249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (546.538mil,-567.746mil)(567.751mil,-546.533mil) on Top Overlay And Pad R20-1(567.751mil,-518.249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (564.216mil,-486.429mil)(599.571mil,-521.784mil) on Top Overlay And Pad R20-1(567.751mil,-518.249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (500.576mil,-550.069mil)(564.216mil,-486.429mil) on Top Overlay And Pad R20-1(567.751mil,-518.249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (521.789mil,-599.566mil)(599.571mil,-521.784mil) on Top Overlay And Pad R20-1(567.751mil,-518.249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Track (-306mil,-554mil)(104mil,-554mil) on Bottom Overlay And Pad MD1-7(-226mil,-514mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Track (-306mil,-474mil)(104mil,-474mil) on Bottom Overlay And Pad MD1-7(-226mil,-514mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.484mil < 10mil) Between Track (-306mil,-554mil)(-306mil,-474mil) on Bottom Overlay And Pad MD1-8(-276mil,-514mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [7.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Track (-306mil,-554mil)(104mil,-554mil) on Bottom Overlay And Pad MD1-8(-276mil,-514mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Track (-306mil,-474mil)(104mil,-474mil) on Bottom Overlay And Pad MD1-8(-276mil,-514mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Track (-306mil,-554mil)(104mil,-554mil) on Bottom Overlay And Pad MD1-6(-176mil,-514mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Track (-306mil,-474mil)(104mil,-474mil) on Bottom Overlay And Pad MD1-6(-176mil,-514mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Track (-306mil,-554mil)(104mil,-554mil) on Bottom Overlay And Pad MD1-5(-126mil,-514mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Track (-306mil,-474mil)(104mil,-474mil) on Bottom Overlay And Pad MD1-5(-126mil,-514mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Track (-306mil,-554mil)(104mil,-554mil) on Bottom Overlay And Pad MD1-4(-76mil,-514mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Track (-306mil,-474mil)(104mil,-474mil) on Bottom Overlay And Pad MD1-4(-76mil,-514mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Track (-306mil,-554mil)(104mil,-554mil) on Bottom Overlay And Pad MD1-1(24mil,-514mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Track (-306mil,-474mil)(104mil,-474mil) on Bottom Overlay And Pad MD1-1(24mil,-514mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.484mil < 10mil) Between Track (104mil,-554mil)(104mil,-474mil) on Bottom Overlay And Pad MD1-2(74mil,-514mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [7.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.484mil < 10mil) Between Track (-306mil,-554mil)(104mil,-554mil) on Bottom Overlay And Pad MD1-2(74mil,-514mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [7.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.484mil < 10mil) Between Track (-306mil,-474mil)(104mil,-474mil) on Bottom Overlay And Pad MD1-2(74mil,-514mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [7.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Track (-306mil,-554mil)(104mil,-554mil) on Bottom Overlay And Pad MD1-3(-26mil,-514mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Track (-306mil,-474mil)(104mil,-474mil) on Bottom Overlay And Pad MD1-3(-26mil,-514mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.983mil < 10mil) Between Track (451mil,146mil)(451mil,446mil) on Top Overlay And Pad J1-1(501mil,196mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.983mil < 10mil) Between Track (551mil,446mil)(551mil,146mil) on Top Overlay And Pad J1-1(501mil,196mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.983mil < 10mil) Between Track (452mil,241mil)(551mil,241mil) on Top Overlay And Pad J1-1(501mil,196mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.982mil < 10mil) Between Track (451mil,146mil)(451mil,446mil) on Top Overlay And Pad J1-2(501mil,297mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.982mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.982mil < 10mil) Between Track (551mil,446mil)(551mil,146mil) on Top Overlay And Pad J1-2(501mil,297mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.982mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.982mil < 10mil) Between Track (451mil,146mil)(451mil,446mil) on Top Overlay And Pad J1-3(501mil,395mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.982mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.982mil < 10mil) Between Track (551mil,446mil)(551mil,146mil) on Top Overlay And Pad J1-3(501mil,395mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.982mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (934.477mil,-958.879mil)(958.518mil,-934.837mil) on Bottom Overlay And Pad MT4-2(897mil,-961mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (851.745mil,-959.586mil)(899.121mil,-1006.962mil) on Bottom Overlay And Pad MT4-2(897mil,-961mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (899.121mil,-1006.962mil)(1007.309mil,-898.775mil) on Bottom Overlay And Pad MT4-2(897mil,-961mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (899.121mil,-923.523mil)(923.163mil,-899.482mil) on Bottom Overlay And Pad MT4-2(897mil,-961mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (851.745mil,-959.586mil)(959.933mil,-851.399mil) on Bottom Overlay And Pad MT4-2(897mil,-961mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (934.477mil,-958.879mil)(958.518mil,-934.837mil) on Bottom Overlay And Pad MT4-1(960.64mil,-897.36mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (959.933mil,-851.399mil)(1007.309mil,-898.775mil) on Bottom Overlay And Pad MT4-1(960.64mil,-897.36mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (899.121mil,-1006.962mil)(1007.309mil,-898.775mil) on Bottom Overlay And Pad MT4-1(960.64mil,-897.36mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (899.121mil,-923.523mil)(923.163mil,-899.482mil) on Bottom Overlay And Pad MT4-1(960.64mil,-897.36mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (851.745mil,-959.586mil)(959.933mil,-851.399mil) on Bottom Overlay And Pad MT4-1(960.64mil,-897.36mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (-914.523mil,-893.121mil)(-890.482mil,-917.163mil) on Bottom Overlay And Pad MT1-2(-888.36mil,-954.64mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
Rule Violations :373

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Room Sheet1 (Bounding Region = (7045mil, 1060mil, 13325mil, 1610mil) (InComponentClass('Sheet1'))
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:02