Analysis & Synthesis report for tubes-sisdig
Tue Dec  5 21:29:41 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState
  9. State Machine - |top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState
 10. State Machine - |top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: demux_4in:demux_data
 17. Parameter Settings for User Entity Instance: demux_4in:demux_en
 18. Parameter Settings for User Entity Instance: shift_register:sreg_msg
 19. Parameter Settings for User Entity Instance: shift_register:sreg_key
 20. Parameter Settings for User Entity Instance: shift_register:sreg_ende
 21. Parameter Settings for User Entity Instance: xtea_engine:xtea_engine1|xtea_engine_fsm:fsm
 22. Parameter Settings for User Entity Instance: xtea_engine:xtea_engine1|mux_2in:v0_mux
 23. Parameter Settings for User Entity Instance: xtea_engine:xtea_engine1|mux_2in:v1_mux
 24. Parameter Settings for User Entity Instance: xtea_engine:xtea_engine1|mux_2in:op_mux
 25. Parameter Settings for User Entity Instance: xtea_engine:xtea_engine1|mux_2in:op_mux2
 26. Parameter Settings for User Entity Instance: xtea_engine:xtea_engine1|mux_2in:first_sum_mux
 27. Parameter Settings for User Entity Instance: xtea_engine:xtea_engine1|mux_2in:sum_mux
 28. Parameter Settings for User Entity Instance: xtea_engine:xtea_engine1|mux_2in:sum_delta_mux
 29. Parameter Settings for User Entity Instance: xtea_engine:xtea_engine1|mux_2in:key_sel_mux
 30. Parameter Settings for User Entity Instance: xtea_engine:xtea_engine1|mux_4in:key_mux
 31. Parameter Settings for User Entity Instance: xtea_engine:xtea_engine1|mux_2in:to_reg_mux
 32. Port Connectivity Checks: "xtea_engine:xtea_engine1|mux_2in:key_sel_mux"
 33. Port Connectivity Checks: "xtea_engine:xtea_engine1|mux_2in:first_sum_mux"
 34. Port Connectivity Checks: "shift_register:sreg_ende"
 35. Port Connectivity Checks: "demux_4in:demux_en"
 36. Port Connectivity Checks: "demux_4in:demux_data"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec  5 21:29:41 2023          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; tubes-sisdig                                   ;
; Top-level Entity Name              ; top_level                                      ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 1,176                                          ;
;     Total combinational functions  ; 912                                            ;
;     Dedicated logic registers      ; 441                                            ;
; Total registers                    ; 441                                            ;
; Total pins                         ; 4                                              ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; top_level          ; tubes-sisdig       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                       ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------+---------+
; xtea_engine_fsm.vhd              ; yes             ; User VHDL File  ; C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd   ;         ;
; xtea_engine.vhd                  ; yes             ; User VHDL File  ; C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd       ;         ;
; top_level.vhd                    ; yes             ; User VHDL File  ; C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd         ;         ;
; speed_select.vhd                 ; yes             ; User VHDL File  ; C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/speed_select.vhd      ;         ;
; shift_register.vhd               ; yes             ; User VHDL File  ; C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/shift_register.vhd    ;         ;
; serialFPGA_fsm_tx.vhd            ; yes             ; User VHDL File  ; C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd ;         ;
; serialFPGA_fsm_rx.vhd            ; yes             ; User VHDL File  ; C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd ;         ;
; serialFPGA.vhd                   ; yes             ; User VHDL File  ; C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA.vhd        ;         ;
; register32.vhd                   ; yes             ; User VHDL File  ; C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/register32.vhd        ;         ;
; my_uart_tx.vhd                   ; yes             ; User VHDL File  ; C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_tx.vhd        ;         ;
; my_uart_top.vhd                  ; yes             ; User VHDL File  ; C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_top.vhd       ;         ;
; my_uart_rx.vhd                   ; yes             ; User VHDL File  ; C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd        ;         ;
; mux_4in.vhd                      ; yes             ; User VHDL File  ; C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd           ;         ;
; mux_2in.vhd                      ; yes             ; User VHDL File  ; C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd           ;         ;
; demux_4in.vhd                    ; yes             ; User VHDL File  ; C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/demux_4in.vhd         ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,176       ;
;                                             ;             ;
; Total combinational functions               ; 912         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 218         ;
;     -- 3 input functions                    ; 451         ;
;     -- <=2 input functions                  ; 243         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 670         ;
;     -- arithmetic mode                      ; 242         ;
;                                             ;             ;
; Total registers                             ; 441         ;
;     -- Dedicated logic registers            ; 441         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 4           ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; i_clk~input ;
; Maximum fan-out                             ; 441         ;
; Total fan-out                               ; 4485        ;
; Average fan-out                             ; 3.30        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                        ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                           ; Entity Name       ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+-------------------+--------------+
; |top_level                                   ; 912 (1)             ; 441 (0)                   ; 0           ; 0            ; 0       ; 0         ; 4    ; 0            ; |top_level                                                                    ; top_level         ; work         ;
;    |demux_4in:demux_en|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|demux_4in:demux_en                                                 ; demux_4in         ; work         ;
;    |serialFPGA:serialFPGA1|                  ; 396 (0)             ; 81 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|serialFPGA:serialFPGA1                                             ; serialFPGA        ; work         ;
;       |my_uart_top:uart_top|                 ; 90 (0)              ; 73 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|serialFPGA:serialFPGA1|my_uart_top:uart_top                        ; my_uart_top       ; work         ;
;          |my_uart_rx:receiver|               ; 28 (28)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver    ; my_uart_rx        ; work         ;
;          |my_uart_tx:transmitter|            ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter ; my_uart_tx        ; work         ;
;          |speed_select:speed_rx|             ; 22 (22)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|serialFPGA:serialFPGA1|my_uart_top:uart_top|speed_select:speed_rx  ; speed_select      ; work         ;
;          |speed_select:speed_tx|             ; 22 (22)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|serialFPGA:serialFPGA1|my_uart_top:uart_top|speed_select:speed_tx  ; speed_select      ; work         ;
;       |serialFPGA_fsm_rx:serialFPGA_fsm_rx1| ; 137 (137)           ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1        ; serialFPGA_fsm_rx ; work         ;
;       |serialFPGA_fsm_tx:serialFPGA_fsm_tx1| ; 169 (169)           ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1        ; serialFPGA_fsm_tx ; work         ;
;    |shift_register:sreg_ende|                ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|shift_register:sreg_ende                                           ; shift_register    ; work         ;
;    |shift_register:sreg_key|                 ; 0 (0)               ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|shift_register:sreg_key                                            ; shift_register    ; work         ;
;    |shift_register:sreg_msg|                 ; 0 (0)               ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|shift_register:sreg_msg                                            ; shift_register    ; work         ;
;    |xtea_engine:xtea_engine1|                ; 509 (152)           ; 167 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|xtea_engine:xtea_engine1                                           ; xtea_engine       ; work         ;
;       |mux_2in:key_sel_mux|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|xtea_engine:xtea_engine1|mux_2in:key_sel_mux                       ; mux_2in           ; work         ;
;       |mux_2in:op_mux2|                      ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|xtea_engine:xtea_engine1|mux_2in:op_mux2                           ; mux_2in           ; work         ;
;       |mux_2in:op_mux|                       ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|xtea_engine:xtea_engine1|mux_2in:op_mux                            ; mux_2in           ; work         ;
;       |mux_2in:v0_mux|                       ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux                            ; mux_2in           ; work         ;
;       |mux_2in:v1_mux|                       ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|xtea_engine:xtea_engine1|mux_2in:v1_mux                            ; mux_2in           ; work         ;
;       |mux_4in:key_mux|                      ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|xtea_engine:xtea_engine1|mux_4in:key_mux                           ; mux_4in           ; work         ;
;       |register32:out0_reg|                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|xtea_engine:xtea_engine1|register32:out0_reg                       ; register32        ; work         ;
;       |register32:out1_reg|                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|xtea_engine:xtea_engine1|register32:out1_reg                       ; register32        ; work         ;
;       |register32:sum_reg|                   ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|xtea_engine:xtea_engine1|register32:sum_reg                        ; register32        ; work         ;
;       |register32:v0_reg|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|xtea_engine:xtea_engine1|register32:v0_reg                         ; register32        ; work         ;
;       |register32:v1_reg|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|xtea_engine:xtea_engine1|register32:v1_reg                         ; register32        ; work         ;
;       |xtea_engine_fsm:fsm|                  ; 131 (131)           ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm                       ; xtea_engine_fsm   ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState                                                                                                                      ;
+------------------------+---------------------+------------------------+--------------------+---------------------+---------------------+---------------------+------------------------+-------------------+
; Name                   ; currentState.s_done ; currentState.s_op_done ; currentState.s_sum ; currentState.s_op_1 ; currentState.s_op_0 ; currentState.s_load ; currentState.s_waiting ; currentState.init ;
+------------------------+---------------------+------------------------+--------------------+---------------------+---------------------+---------------------+------------------------+-------------------+
; currentState.init      ; 0                   ; 0                      ; 0                  ; 0                   ; 0                   ; 0                   ; 0                      ; 0                 ;
; currentState.s_waiting ; 0                   ; 0                      ; 0                  ; 0                   ; 0                   ; 0                   ; 1                      ; 1                 ;
; currentState.s_load    ; 0                   ; 0                      ; 0                  ; 0                   ; 0                   ; 1                   ; 0                      ; 1                 ;
; currentState.s_op_0    ; 0                   ; 0                      ; 0                  ; 0                   ; 1                   ; 0                   ; 0                      ; 1                 ;
; currentState.s_op_1    ; 0                   ; 0                      ; 0                  ; 1                   ; 0                   ; 0                   ; 0                      ; 1                 ;
; currentState.s_sum     ; 0                   ; 0                      ; 1                  ; 0                   ; 0                   ; 0                   ; 0                      ; 1                 ;
; currentState.s_op_done ; 0                   ; 1                      ; 0                  ; 0                   ; 0                   ; 0                   ; 0                      ; 1                 ;
; currentState.s_done    ; 1                   ; 0                      ; 0                  ; 0                   ; 0                   ; 0                   ; 0                      ; 1                 ;
+------------------------+---------------------+------------------------+--------------------+---------------------+---------------------+---------------------+------------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState                 ;
+------------------------+-----------------------+-----------------------+------------------------+-------------------+
; Name                   ; currentState.s_read_2 ; currentState.s_read_1 ; currentState.s_waiting ; currentState.init ;
+------------------------+-----------------------+-----------------------+------------------------+-------------------+
; currentState.init      ; 0                     ; 0                     ; 0                      ; 0                 ;
; currentState.s_waiting ; 0                     ; 0                     ; 1                      ; 1                 ;
; currentState.s_read_1  ; 0                     ; 1                     ; 0                      ; 1                 ;
; currentState.s_read_2  ; 1                     ; 0                     ; 0                      ; 1                 ;
+------------------------+-----------------------+-----------------------+------------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState                                               ;
+-------------------------+-------------------------+-------------------------+------------------------+------------------------+-------------------+
; Name                    ; currentState.s_reading2 ; currentState.s_reading1 ; currentState.s_command ; currentState.s_waiting ; currentState.init ;
+-------------------------+-------------------------+-------------------------+------------------------+------------------------+-------------------+
; currentState.init       ; 0                       ; 0                       ; 0                      ; 0                      ; 0                 ;
; currentState.s_waiting  ; 0                       ; 0                       ; 0                      ; 1                      ; 1                 ;
; currentState.s_command  ; 0                       ; 0                       ; 1                      ; 0                      ; 1                 ;
; currentState.s_reading1 ; 0                       ; 1                       ; 0                      ; 0                      ; 1                 ;
; currentState.s_reading2 ; 1                       ; 0                       ; 0                      ; 0                      ; 1                 ;
+-------------------------+-------------------------+-------------------------+------------------------+------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                           ;
+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                           ; Latch Enable Signal                                                           ; Free of Timing Hazards ;
+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------+
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[0]            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[1]            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[6]            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[7]            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|vidx                     ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector37        ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|done                                    ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[3]                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[4]                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[5]                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[6]                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[7]                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[8]                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[9]                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[10]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[12]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[13]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[14]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[16]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[17]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[18]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[19]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[20]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[21]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[22]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[23]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[24]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[25]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[26]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[27]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector4         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_1_826   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector40        ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_send                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector0         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation                               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation                        ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_v0                                  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation                        ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0                                   ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation                        ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_waiting_836  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector40        ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_v1                                  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation                        ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1                                   ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation                        ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[0]            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_en          ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]      ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]      ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_sum                                 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation                        ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum                                  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation                        ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[7]            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_en          ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[6]            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_en          ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[5]            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_en          ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[4]            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_en          ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[3]            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_en          ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[2]            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_en          ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[1]            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_en          ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632                    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|Selector54                       ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|Selector40        ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_reading1_976 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|Selector40        ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659                    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|Selector54                       ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_waiting_683                 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|Selector54                       ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_load_674                    ; GND                                                                           ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_sum_650                     ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|Selector54                       ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_done_641                 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|Selector54                       ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31]                               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|WideOr10                         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16]                               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|WideOr10                         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]                               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|WideOr10                         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]                               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|WideOr10                         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13]                               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|WideOr10                         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12]                               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|WideOr10                         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11]                               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|WideOr10                         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10]                               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|WideOr10                         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]                                ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|WideOr10                         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]                                ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|WideOr10                         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]                                ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|WideOr10                         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]                                ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|WideOr10                         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]                                ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|WideOr10                         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18]                               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|WideOr10                         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19]                               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|WideOr10                         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]                               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|WideOr10                         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]                               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|WideOr10                         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]                               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|WideOr10                         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]                               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|WideOr10                         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]                               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|WideOr10                         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]                               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|WideOr10                         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]                               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|WideOr10                         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]                               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|WideOr10                         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]                               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|WideOr10                         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]                               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|WideOr10                         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30]                               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|WideOr10                         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17]                               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|WideOr10                         ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed                ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|Selector0         ; yes                    ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668                    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|Selector54                       ; yes                    ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_command_989  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|Selector40        ; yes                    ;
; Number of user-specified and inferred latches = 139                                  ;                                                                               ;                        ;
+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                            ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Register name                                                                     ; Reason for Removal                                                                        ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|bps_start_r~en ; Lost fanout                                                                               ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|bps_start_r~en    ; Lost fanout                                                                               ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.init     ; Merged with serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.init                    ; Merged with serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ;
; Total Number of Removed Registers = 4                                             ;                                                                                           ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 441   ;
; Number of registers using Synchronous Clear  ; 26    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 439   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 368   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                            ;
+-------------------------------------------------------------------------------+---------+
; Inverted Register                                                             ; Fan out ;
+-------------------------------------------------------------------------------+---------+
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|rs232_tx_r ; 2       ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; 4       ;
; Total number of inverted registers = 2                                        ;         ;
+-------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_level|serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[0] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_level|serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|num[3]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_level|xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[19]                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|Selector50                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demux_4in:demux_data ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 8     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demux_4in:demux_en ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 1     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shift_register:sreg_msg ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 64    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shift_register:sreg_key ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 128   ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shift_register:sreg_ende ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 8     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xtea_engine:xtea_engine1|xtea_engine_fsm:fsm ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; num_rounds     ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xtea_engine:xtea_engine1|mux_2in:v0_mux ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xtea_engine:xtea_engine1|mux_2in:v1_mux ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xtea_engine:xtea_engine1|mux_2in:op_mux ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xtea_engine:xtea_engine1|mux_2in:op_mux2 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xtea_engine:xtea_engine1|mux_2in:first_sum_mux ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xtea_engine:xtea_engine1|mux_2in:sum_mux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xtea_engine:xtea_engine1|mux_2in:sum_delta_mux ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xtea_engine:xtea_engine1|mux_2in:key_sel_mux ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xtea_engine:xtea_engine1|mux_4in:key_mux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xtea_engine:xtea_engine1|mux_2in:to_reg_mux ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "xtea_engine:xtea_engine1|mux_2in:key_sel_mux"                                                ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; i_1[31..21]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_data[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "xtea_engine:xtea_engine1|mux_2in:first_sum_mux" ;
+-------------+-------+----------+-------------------------------------------+
; Port        ; Type  ; Severity ; Details                                   ;
+-------------+-------+----------+-------------------------------------------+
; i_0[31..30] ; Input ; Info     ; Stuck at VCC                              ;
; i_0[26..25] ; Input ; Info     ; Stuck at VCC                              ;
; i_0[23..21] ; Input ; Info     ; Stuck at VCC                              ;
; i_0[19..16] ; Input ; Info     ; Stuck at VCC                              ;
; i_0[13..12] ; Input ; Info     ; Stuck at VCC                              ;
; i_0[10..8]  ; Input ; Info     ; Stuck at VCC                              ;
; i_0[29..27] ; Input ; Info     ; Stuck at GND                              ;
; i_0[15..14] ; Input ; Info     ; Stuck at GND                              ;
; i_0[7..6]   ; Input ; Info     ; Stuck at GND                              ;
; i_0[4..0]   ; Input ; Info     ; Stuck at GND                              ;
; i_0[24]     ; Input ; Info     ; Stuck at GND                              ;
; i_0[20]     ; Input ; Info     ; Stuck at GND                              ;
; i_0[11]     ; Input ; Info     ; Stuck at GND                              ;
; i_0[5]      ; Input ; Info     ; Stuck at VCC                              ;
; i_1         ; Input ; Info     ; Stuck at GND                              ;
+-------------+-------+----------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shift_register:sreg_ende"                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; o_data[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demux_4in:demux_en"                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; o_data0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demux_4in:demux_data"                                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; o_data0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 4                           ;
; cycloneiii_ff         ; 441                         ;
;     CLR               ; 45                          ;
;     CLR SCLR          ; 26                          ;
;     ENA CLR           ; 336                         ;
;     ENA CLR SLD       ; 32                          ;
;     plain             ; 2                           ;
; cycloneiii_lcell_comb ; 913                         ;
;     arith             ; 242                         ;
;         2 data inputs ; 119                         ;
;         3 data inputs ; 123                         ;
;     normal            ; 671                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 117                         ;
;         3 data inputs ; 328                         ;
;         4 data inputs ; 218                         ;
;                       ;                             ;
; Max LUT depth         ; 10.10                       ;
; Average LUT depth     ; 5.12                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Tue Dec  5 21:29:31 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tubes-sisdig -c tubes-sisdig
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file xtea_engine_fsm.vhd
    Info (12022): Found design unit 1: xtea_engine_fsm-fsm File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 16
    Info (12023): Found entity 1: xtea_engine_fsm File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file xtea_engine.vhd
    Info (12022): Found design unit 1: xtea_engine-xtea_engine_arc File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd Line: 16
    Info (12023): Found entity 1: xtea_engine File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: top_level-top_level_arc File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd Line: 13
    Info (12023): Found entity 1: top_level File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file speed_select.vhd
    Info (12022): Found design unit 1: speed_select-RTL File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/speed_select.vhd Line: 29
    Info (12023): Found entity 1: speed_select File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/speed_select.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file shift_register.vhd
    Info (12022): Found design unit 1: shift_register-behavioral File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/shift_register.vhd Line: 17
    Info (12023): Found entity 1: shift_register File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/shift_register.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file serialfpga_fsm_tx.vhd
    Info (12022): Found design unit 1: serialFPGA_fsm_tx-behavioral File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 17
    Info (12023): Found entity 1: serialFPGA_fsm_tx File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file serialfpga_fsm_rx.vhd
    Info (12022): Found design unit 1: serialFPGA_fsm_rx-behavioral File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 17
    Info (12023): Found entity 1: serialFPGA_fsm_rx File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file serialfpga.vhd
    Info (12022): Found design unit 1: serialFPGA-serialFPGA_arc File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA.vhd Line: 27
    Info (12023): Found entity 1: serialFPGA File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register32.vhd
    Info (12022): Found design unit 1: register32-behavioral File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/register32.vhd Line: 14
    Info (12023): Found entity 1: register32 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/register32.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file my_uart_tx.vhd
    Info (12022): Found design unit 1: my_uart_tx-RTL File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_tx.vhd Line: 23
    Info (12023): Found entity 1: my_uart_tx File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_tx.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file my_uart_top.vhd
    Info (12022): Found design unit 1: my_uart_top-structural File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_top.vhd Line: 30
    Info (12023): Found entity 1: my_uart_top File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_top.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file my_uart_rx.vhd
    Info (12022): Found design unit 1: my_uart_rx-RTL File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd Line: 24
    Info (12023): Found entity 1: my_uart_rx File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file mux_4in.vhd
    Info (12022): Found design unit 1: mux_4in-behavioral File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 19
    Info (12023): Found entity 1: mux_4in File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_2in.vhd
    Info (12022): Found design unit 1: mux_2in-behavioral File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 17
    Info (12023): Found entity 1: mux_2in File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file demux_4in.vhd
    Info (12022): Found design unit 1: demux_4in-behavioral File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/demux_4in.vhd Line: 19
    Info (12023): Found entity 1: demux_4in File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/demux_4in.vhd Line: 4
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Info (12128): Elaborating entity "serialFPGA" for hierarchy "serialFPGA:serialFPGA1" File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd Line: 89
Info (12128): Elaborating entity "my_uart_top" for hierarchy "serialFPGA:serialFPGA1|my_uart_top:uart_top" File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA.vhd Line: 77
Info (12128): Elaborating entity "speed_select" for hierarchy "serialFPGA:serialFPGA1|my_uart_top:uart_top|speed_select:speed_rx" File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_top.vhd Line: 71
Info (12128): Elaborating entity "my_uart_rx" for hierarchy "serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver" File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_top.vhd Line: 88
Info (12128): Elaborating entity "my_uart_tx" for hierarchy "serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter" File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_top.vhd Line: 99
Info (12128): Elaborating entity "serialFPGA_fsm_rx" for hierarchy "serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1" File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA.vhd Line: 89
Warning (10492): VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(47): signal "i_recvByte" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 47
Warning (10492): VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(53): signal "i_recvByte" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 53
Warning (10492): VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(56): signal "i_recvByte" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 56
Warning (10492): VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(58): signal "i_recvByte" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 58
Warning (10492): VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(65): signal "i_recvByte" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 65
Warning (10492): VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(68): signal "i_recvByte" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 68
Warning (10492): VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(70): signal "msg_mode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 70
Warning (10492): VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(71): signal "cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 71
Warning (10492): VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(72): signal "cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 72
Warning (10631): VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(37): inferring latch(es) for signal or variable "nextState", which holds its previous value in one or more paths through the process File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Warning (10631): VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(37): inferring latch(es) for signal or variable "msg_mode", which holds its previous value in one or more paths through the process File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Warning (10631): VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(37): inferring latch(es) for signal or variable "cnt", which holds its previous value in one or more paths through the process File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Warning (10631): VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(37): inferring latch(es) for signal or variable "o_reg_sel", which holds its previous value in one or more paths through the process File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Warning (10631): VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(37): inferring latch(es) for signal or variable "o_reg_data", which holds its previous value in one or more paths through the process File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Warning (10631): VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(37): inferring latch(es) for signal or variable "o_proceed", which holds its previous value in one or more paths through the process File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "o_proceed" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "o_reg_data[0]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "o_reg_data[1]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "o_reg_data[2]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "o_reg_data[3]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "o_reg_data[4]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "o_reg_data[5]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "o_reg_data[6]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "o_reg_data[7]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "o_reg_sel[0]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "o_reg_sel[1]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[0]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[1]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[2]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[3]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[4]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[5]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[6]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[7]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[8]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[9]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[10]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[11]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[12]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[13]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[14]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[15]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[16]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[17]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[18]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[19]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[20]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[21]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[22]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[23]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[24]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[25]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[26]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[27]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[28]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[29]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[30]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "cnt[31]" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "msg_mode" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "nextState.s_reading2" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "nextState.s_reading1" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "nextState.s_command" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "nextState.s_waiting" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (10041): Inferred latch for "nextState.init" at serialFPGA_fsm_rx.vhd(37) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
Info (12128): Elaborating entity "serialFPGA_fsm_tx" for hierarchy "serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1" File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA.vhd Line: 100
Warning (10492): VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(48): signal "vidx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 48
Warning (10492): VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(49): signal "i_v0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 49
Warning (10492): VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(49): signal "cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 49
Warning (10492): VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(51): signal "i_v1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 51
Warning (10492): VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(51): signal "cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 51
Warning (10492): VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(55): signal "cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 55
Warning (10492): VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(56): signal "cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 56
Warning (10492): VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(57): signal "vidx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 57
Warning (10631): VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(35): inferring latch(es) for signal or variable "nextState", which holds its previous value in one or more paths through the process File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Warning (10631): VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(35): inferring latch(es) for signal or variable "vidx", which holds its previous value in one or more paths through the process File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Warning (10631): VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(35): inferring latch(es) for signal or variable "cnt", which holds its previous value in one or more paths through the process File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Warning (10631): VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(35): inferring latch(es) for signal or variable "o_sendByte", which holds its previous value in one or more paths through the process File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Warning (10631): VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(35): inferring latch(es) for signal or variable "o_send", which holds its previous value in one or more paths through the process File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "o_send" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "o_sendByte[0]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "o_sendByte[1]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "o_sendByte[2]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "o_sendByte[3]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "o_sendByte[4]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "o_sendByte[5]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "o_sendByte[6]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "o_sendByte[7]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[0]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[1]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[2]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[3]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[4]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[5]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[6]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[7]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[8]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[9]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[10]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[11]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[12]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[13]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[14]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[15]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[16]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[17]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[18]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[19]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[20]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[21]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[22]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[23]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[24]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[25]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[26]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[27]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[28]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[29]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[30]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "cnt[31]" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "vidx" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "nextState.s_read_2" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "nextState.s_read_1" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "nextState.s_waiting" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (10041): Inferred latch for "nextState.init" at serialFPGA_fsm_tx.vhd(35) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
Info (12128): Elaborating entity "demux_4in" for hierarchy "demux_4in:demux_data" File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd Line: 104
Info (12128): Elaborating entity "demux_4in" for hierarchy "demux_4in:demux_en" File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd Line: 117
Info (12128): Elaborating entity "shift_register" for hierarchy "shift_register:sreg_msg" File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd Line: 130
Warning (10492): VHDL Process Statement warning at shift_register.vhd(22): signal "i_rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/shift_register.vhd Line: 22
Info (12128): Elaborating entity "shift_register" for hierarchy "shift_register:sreg_key" File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd Line: 142
Warning (10492): VHDL Process Statement warning at shift_register.vhd(22): signal "i_rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/shift_register.vhd Line: 22
Info (12128): Elaborating entity "shift_register" for hierarchy "shift_register:sreg_ende" File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd Line: 154
Warning (10492): VHDL Process Statement warning at shift_register.vhd(22): signal "i_rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/shift_register.vhd Line: 22
Warning (10445): VHDL Subtype or Type Declaration warning at shift_register.vhd(26): subtype or type has null range File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/shift_register.vhd Line: 26
Info (12128): Elaborating entity "xtea_engine" for hierarchy "xtea_engine:xtea_engine1" File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd Line: 166
Info (12128): Elaborating entity "xtea_engine_fsm" for hierarchy "xtea_engine:xtea_engine1|xtea_engine_fsm:fsm" File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd Line: 103
Warning (10492): VHDL Process Statement warning at xtea_engine_fsm.vhd(60): signal "ende" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 60
Warning (10492): VHDL Process Statement warning at xtea_engine_fsm.vhd(75): signal "count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 75
Warning (10492): VHDL Process Statement warning at xtea_engine_fsm.vhd(76): signal "count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 76
Warning (10492): VHDL Process Statement warning at xtea_engine_fsm.vhd(77): signal "ende" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 77
Warning (10492): VHDL Process Statement warning at xtea_engine_fsm.vhd(95): signal "ende" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 95
Warning (10492): VHDL Process Statement warning at xtea_engine_fsm.vhd(110): signal "ende" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 110
Warning (10492): VHDL Process Statement warning at xtea_engine_fsm.vhd(125): signal "ende" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 125
Warning (10631): VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable "nextState", which holds its previous value in one or more paths through the process File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Warning (10631): VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable "done", which holds its previous value in one or more paths through the process File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Warning (10631): VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable "en_v0", which holds its previous value in one or more paths through the process File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Warning (10631): VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable "en_v1", which holds its previous value in one or more paths through the process File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Warning (10631): VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable "en_sum", which holds its previous value in one or more paths through the process File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Warning (10631): VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable "sel_v0", which holds its previous value in one or more paths through the process File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Warning (10631): VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable "sel_v1", which holds its previous value in one or more paths through the process File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Warning (10631): VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable "sel_sum", which holds its previous value in one or more paths through the process File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Warning (10631): VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable "operation", which holds its previous value in one or more paths through the process File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Warning (10631): VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable "count", which holds its previous value in one or more paths through the process File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[0]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[1]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[2]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[3]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[4]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[5]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[6]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[7]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[8]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[9]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[10]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[11]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[12]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[13]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[14]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[15]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[16]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[17]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[18]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[19]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[20]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[21]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[22]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[23]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[24]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[25]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[26]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[27]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[28]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[29]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[30]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "count[31]" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "operation" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "sel_sum" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "sel_v1" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "sel_v0" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "en_sum" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "en_v1" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "en_v0" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "done" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "nextState.s_done" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "nextState.s_op_done" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "nextState.s_sum" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "nextState.s_op_1" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "nextState.s_op_0" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "nextState.s_load" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "nextState.s_waiting" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (10041): Inferred latch for "nextState.init" at xtea_engine_fsm.vhd(38) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
Info (12128): Elaborating entity "register32" for hierarchy "xtea_engine:xtea_engine1|register32:out0_reg" File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd Line: 123
Info (12128): Elaborating entity "mux_2in" for hierarchy "xtea_engine:xtea_engine1|mux_2in:v0_mux" File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd Line: 141
Warning (10631): VHDL Process Statement warning at mux_2in.vhd(19): inferring latch(es) for signal or variable "o_data", which holds its previous value in one or more paths through the process File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[0]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[1]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[2]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[3]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[4]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[5]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[6]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[7]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[8]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[9]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[10]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[11]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[12]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[13]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[14]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[15]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[16]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[17]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[18]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[19]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[20]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[21]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[22]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[23]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[24]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[25]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[26]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[27]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[28]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[29]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[30]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (10041): Inferred latch for "o_data[31]" at mux_2in.vhd(19) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd Line: 19
Info (12128): Elaborating entity "mux_4in" for hierarchy "xtea_engine:xtea_engine1|mux_4in:key_mux" File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd Line: 265
Warning (10631): VHDL Process Statement warning at mux_4in.vhd(21): inferring latch(es) for signal or variable "o_data", which holds its previous value in one or more paths through the process File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[0]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[1]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[2]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[3]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[4]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[5]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[6]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[7]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[8]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[9]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[10]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[11]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[12]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[13]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[14]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[15]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[16]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[17]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[18]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[19]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[20]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[21]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[22]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[23]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[24]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[25]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[26]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[27]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[28]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[29]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[30]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (10041): Inferred latch for "o_data[31]" at mux_4in.vhd(21) File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|bps_start" feeding internal logic into a wire File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_tx.vhd Line: 16
    Warning (13049): Converted tri-state buffer "serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|bps_start" feeding internal logic into a wire File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd Line: 16
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[0]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[1]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[2]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[3]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[4]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[5]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[6]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[7]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[8]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[9]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[10]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[11]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[12]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[13]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[14]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[15]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[16]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[17]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[18]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[19]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[20]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[21]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[22]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[23]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[24]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[25]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[26]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[27]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[28]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[29]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[30]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Warning (14026): LATCH primitive "xtea_engine:xtea_engine1|mux_4in:key_mux|o_data[31]" is permanently enabled File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd Line: 21
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_v1" merged with LATCH primitive "xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_v0" File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 11
    Info (13026): Duplicate LATCH primitive "xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_sum" merged with LATCH primitive "xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_v0" File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 11
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|vidx has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[3] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[4] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[5] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[6] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[7] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[8] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[9] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[10] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[12] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[13] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[14] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[16] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[17] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[18] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[19] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[20] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[21] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[22] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[23] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[24] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[25] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[26] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[27] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_1_826 has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_waiting File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_send has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_2 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_v0 has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_waiting File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_waiting_836 has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[0] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd Line: 84
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd Line: 84
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd Line: 84
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[7] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[7] File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd Line: 84
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[6] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[6] File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd Line: 84
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[5] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[5] File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd Line: 84
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[4] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[4] File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd Line: 84
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[3] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[3] File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd Line: 84
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[2] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[2] File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd Line: 84
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[1] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[1] File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd Line: 84
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816 has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_reading1_976 has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_command File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659 has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_waiting File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading2 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668 has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_waiting File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_command_989 has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_waiting File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd Line: 20
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[1] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[2] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[4] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[5] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[7] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[8] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[9] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[10] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[11] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[12] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[13] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[14] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[15] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[16] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[17] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[18] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[19] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[20] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[24] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[26] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[27] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[28] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[29] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[30] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[31] has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_reading2_963 has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Warning (13012): Latch serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 has unsafe behavior File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd Line: 21
Info (13000): Registers with preset signals will power-up high File: C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_tx.vhd Line: 84
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1211 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 1207 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 325 warnings
    Info: Peak virtual memory: 4883 megabytes
    Info: Processing ended: Tue Dec  5 21:29:41 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:08


