Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto a3250764669841179aa5ed6ddc61f36f --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplierapprox88_tb_behav xil_defaultlib.multiplierapprox88_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder16Bit [adder16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88_tb
Built simulation snapshot multiplierapprox88_tb_behav
