
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ngettext_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401360 <.init>:
  401360:	stp	x29, x30, [sp, #-16]!
  401364:	mov	x29, sp
  401368:	bl	401770 <ferror@plt+0x60>
  40136c:	ldp	x29, x30, [sp], #16
  401370:	ret

Disassembly of section .plt:

0000000000401380 <mbrtowc@plt-0x20>:
  401380:	stp	x16, x30, [sp, #-16]!
  401384:	adrp	x16, 417000 <ferror@plt+0x158f0>
  401388:	ldr	x17, [x16, #4088]
  40138c:	add	x16, x16, #0xff8
  401390:	br	x17
  401394:	nop
  401398:	nop
  40139c:	nop

00000000004013a0 <mbrtowc@plt>:
  4013a0:	adrp	x16, 418000 <ferror@plt+0x168f0>
  4013a4:	ldr	x17, [x16]
  4013a8:	add	x16, x16, #0x0
  4013ac:	br	x17

00000000004013b0 <memcpy@plt>:
  4013b0:	adrp	x16, 418000 <ferror@plt+0x168f0>
  4013b4:	ldr	x17, [x16, #8]
  4013b8:	add	x16, x16, #0x8
  4013bc:	br	x17

00000000004013c0 <memmove@plt>:
  4013c0:	adrp	x16, 418000 <ferror@plt+0x168f0>
  4013c4:	ldr	x17, [x16, #16]
  4013c8:	add	x16, x16, #0x10
  4013cc:	br	x17

00000000004013d0 <strtoul@plt>:
  4013d0:	adrp	x16, 418000 <ferror@plt+0x168f0>
  4013d4:	ldr	x17, [x16, #24]
  4013d8:	add	x16, x16, #0x18
  4013dc:	br	x17

00000000004013e0 <strlen@plt>:
  4013e0:	adrp	x16, 418000 <ferror@plt+0x168f0>
  4013e4:	ldr	x17, [x16, #32]
  4013e8:	add	x16, x16, #0x20
  4013ec:	br	x17

00000000004013f0 <fputs@plt>:
  4013f0:	adrp	x16, 418000 <ferror@plt+0x168f0>
  4013f4:	ldr	x17, [x16, #40]
  4013f8:	add	x16, x16, #0x28
  4013fc:	br	x17

0000000000401400 <exit@plt>:
  401400:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401404:	ldr	x17, [x16, #48]
  401408:	add	x16, x16, #0x30
  40140c:	br	x17

0000000000401410 <error@plt>:
  401410:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401414:	ldr	x17, [x16, #56]
  401418:	add	x16, x16, #0x38
  40141c:	br	x17

0000000000401420 <strnlen@plt>:
  401420:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401424:	ldr	x17, [x16, #64]
  401428:	add	x16, x16, #0x40
  40142c:	br	x17

0000000000401430 <iconv_close@plt>:
  401430:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401434:	ldr	x17, [x16, #72]
  401438:	add	x16, x16, #0x48
  40143c:	br	x17

0000000000401440 <sprintf@plt>:
  401440:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401444:	ldr	x17, [x16, #80]
  401448:	add	x16, x16, #0x50
  40144c:	br	x17

0000000000401450 <__cxa_atexit@plt>:
  401450:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401454:	ldr	x17, [x16, #88]
  401458:	add	x16, x16, #0x58
  40145c:	br	x17

0000000000401460 <fputc@plt>:
  401460:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401464:	ldr	x17, [x16, #96]
  401468:	add	x16, x16, #0x60
  40146c:	br	x17

0000000000401470 <iswcntrl@plt>:
  401470:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401474:	ldr	x17, [x16, #104]
  401478:	add	x16, x16, #0x68
  40147c:	br	x17

0000000000401480 <fclose@plt>:
  401480:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401484:	ldr	x17, [x16, #112]
  401488:	add	x16, x16, #0x70
  40148c:	br	x17

0000000000401490 <iswspace@plt>:
  401490:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401494:	ldr	x17, [x16, #120]
  401498:	add	x16, x16, #0x78
  40149c:	br	x17

00000000004014a0 <nl_langinfo@plt>:
  4014a0:	adrp	x16, 418000 <ferror@plt+0x168f0>
  4014a4:	ldr	x17, [x16, #128]
  4014a8:	add	x16, x16, #0x80
  4014ac:	br	x17

00000000004014b0 <malloc@plt>:
  4014b0:	adrp	x16, 418000 <ferror@plt+0x168f0>
  4014b4:	ldr	x17, [x16, #136]
  4014b8:	add	x16, x16, #0x88
  4014bc:	br	x17

00000000004014c0 <wcwidth@plt>:
  4014c0:	adrp	x16, 418000 <ferror@plt+0x168f0>
  4014c4:	ldr	x17, [x16, #144]
  4014c8:	add	x16, x16, #0x90
  4014cc:	br	x17

00000000004014d0 <strncmp@plt>:
  4014d0:	adrp	x16, 418000 <ferror@plt+0x168f0>
  4014d4:	ldr	x17, [x16, #152]
  4014d8:	add	x16, x16, #0x98
  4014dc:	br	x17

00000000004014e0 <bindtextdomain@plt>:
  4014e0:	adrp	x16, 418000 <ferror@plt+0x168f0>
  4014e4:	ldr	x17, [x16, #160]
  4014e8:	add	x16, x16, #0xa0
  4014ec:	br	x17

00000000004014f0 <__libc_start_main@plt>:
  4014f0:	adrp	x16, 418000 <ferror@plt+0x168f0>
  4014f4:	ldr	x17, [x16, #168]
  4014f8:	add	x16, x16, #0xa8
  4014fc:	br	x17

0000000000401500 <memset@plt>:
  401500:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401504:	ldr	x17, [x16, #176]
  401508:	add	x16, x16, #0xb0
  40150c:	br	x17

0000000000401510 <calloc@plt>:
  401510:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401514:	ldr	x17, [x16, #184]
  401518:	add	x16, x16, #0xb8
  40151c:	br	x17

0000000000401520 <realloc@plt>:
  401520:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401524:	ldr	x17, [x16, #192]
  401528:	add	x16, x16, #0xc0
  40152c:	br	x17

0000000000401530 <strdup@plt>:
  401530:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401534:	ldr	x17, [x16, #200]
  401538:	add	x16, x16, #0xc8
  40153c:	br	x17

0000000000401540 <strrchr@plt>:
  401540:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401544:	ldr	x17, [x16, #208]
  401548:	add	x16, x16, #0xd0
  40154c:	br	x17

0000000000401550 <dngettext@plt>:
  401550:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401554:	ldr	x17, [x16, #216]
  401558:	add	x16, x16, #0xd8
  40155c:	br	x17

0000000000401560 <__gmon_start__@plt>:
  401560:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401564:	ldr	x17, [x16, #224]
  401568:	add	x16, x16, #0xe0
  40156c:	br	x17

0000000000401570 <abort@plt>:
  401570:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401574:	ldr	x17, [x16, #232]
  401578:	add	x16, x16, #0xe8
  40157c:	br	x17

0000000000401580 <mbsinit@plt>:
  401580:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401584:	ldr	x17, [x16, #240]
  401588:	add	x16, x16, #0xf0
  40158c:	br	x17

0000000000401590 <memcmp@plt>:
  401590:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401594:	ldr	x17, [x16, #248]
  401598:	add	x16, x16, #0xf8
  40159c:	br	x17

00000000004015a0 <textdomain@plt>:
  4015a0:	adrp	x16, 418000 <ferror@plt+0x168f0>
  4015a4:	ldr	x17, [x16, #256]
  4015a8:	add	x16, x16, #0x100
  4015ac:	br	x17

00000000004015b0 <getopt_long@plt>:
  4015b0:	adrp	x16, 418000 <ferror@plt+0x168f0>
  4015b4:	ldr	x17, [x16, #264]
  4015b8:	add	x16, x16, #0x108
  4015bc:	br	x17

00000000004015c0 <strcmp@plt>:
  4015c0:	adrp	x16, 418000 <ferror@plt+0x168f0>
  4015c4:	ldr	x17, [x16, #272]
  4015c8:	add	x16, x16, #0x110
  4015cc:	br	x17

00000000004015d0 <basename@plt>:
  4015d0:	adrp	x16, 418000 <ferror@plt+0x168f0>
  4015d4:	ldr	x17, [x16, #280]
  4015d8:	add	x16, x16, #0x118
  4015dc:	br	x17

00000000004015e0 <iconv@plt>:
  4015e0:	adrp	x16, 418000 <ferror@plt+0x168f0>
  4015e4:	ldr	x17, [x16, #288]
  4015e8:	add	x16, x16, #0x120
  4015ec:	br	x17

00000000004015f0 <__ctype_b_loc@plt>:
  4015f0:	adrp	x16, 418000 <ferror@plt+0x168f0>
  4015f4:	ldr	x17, [x16, #296]
  4015f8:	add	x16, x16, #0x128
  4015fc:	br	x17

0000000000401600 <free@plt>:
  401600:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401604:	ldr	x17, [x16, #304]
  401608:	add	x16, x16, #0x130
  40160c:	br	x17

0000000000401610 <__ctype_get_mb_cur_max@plt>:
  401610:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401614:	ldr	x17, [x16, #312]
  401618:	add	x16, x16, #0x138
  40161c:	br	x17

0000000000401620 <strchr@plt>:
  401620:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401624:	ldr	x17, [x16, #320]
  401628:	add	x16, x16, #0x140
  40162c:	br	x17

0000000000401630 <fwrite@plt>:
  401630:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401634:	ldr	x17, [x16, #328]
  401638:	add	x16, x16, #0x148
  40163c:	br	x17

0000000000401640 <dcngettext@plt>:
  401640:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401644:	ldr	x17, [x16, #336]
  401648:	add	x16, x16, #0x150
  40164c:	br	x17

0000000000401650 <fflush@plt>:
  401650:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401654:	ldr	x17, [x16, #344]
  401658:	add	x16, x16, #0x158
  40165c:	br	x17

0000000000401660 <iconv_open@plt>:
  401660:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401664:	ldr	x17, [x16, #352]
  401668:	add	x16, x16, #0x160
  40166c:	br	x17

0000000000401670 <memchr@plt>:
  401670:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401674:	ldr	x17, [x16, #360]
  401678:	add	x16, x16, #0x168
  40167c:	br	x17

0000000000401680 <iswalnum@plt>:
  401680:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401684:	ldr	x17, [x16, #368]
  401688:	add	x16, x16, #0x170
  40168c:	br	x17

0000000000401690 <printf@plt>:
  401690:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401694:	ldr	x17, [x16, #376]
  401698:	add	x16, x16, #0x178
  40169c:	br	x17

00000000004016a0 <__assert_fail@plt>:
  4016a0:	adrp	x16, 418000 <ferror@plt+0x168f0>
  4016a4:	ldr	x17, [x16, #384]
  4016a8:	add	x16, x16, #0x180
  4016ac:	br	x17

00000000004016b0 <__errno_location@plt>:
  4016b0:	adrp	x16, 418000 <ferror@plt+0x168f0>
  4016b4:	ldr	x17, [x16, #392]
  4016b8:	add	x16, x16, #0x188
  4016bc:	br	x17

00000000004016c0 <getenv@plt>:
  4016c0:	adrp	x16, 418000 <ferror@plt+0x168f0>
  4016c4:	ldr	x17, [x16, #400]
  4016c8:	add	x16, x16, #0x190
  4016cc:	br	x17

00000000004016d0 <putchar@plt>:
  4016d0:	adrp	x16, 418000 <ferror@plt+0x168f0>
  4016d4:	ldr	x17, [x16, #408]
  4016d8:	add	x16, x16, #0x198
  4016dc:	br	x17

00000000004016e0 <gettext@plt>:
  4016e0:	adrp	x16, 418000 <ferror@plt+0x168f0>
  4016e4:	ldr	x17, [x16, #416]
  4016e8:	add	x16, x16, #0x1a0
  4016ec:	br	x17

00000000004016f0 <fprintf@plt>:
  4016f0:	adrp	x16, 418000 <ferror@plt+0x168f0>
  4016f4:	ldr	x17, [x16, #424]
  4016f8:	add	x16, x16, #0x1a8
  4016fc:	br	x17

0000000000401700 <setlocale@plt>:
  401700:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401704:	ldr	x17, [x16, #432]
  401708:	add	x16, x16, #0x1b0
  40170c:	br	x17

0000000000401710 <ferror@plt>:
  401710:	adrp	x16, 418000 <ferror@plt+0x168f0>
  401714:	ldr	x17, [x16, #440]
  401718:	add	x16, x16, #0x1b8
  40171c:	br	x17

Disassembly of section .text:

0000000000401720 <.text>:
  401720:	mov	x29, #0x0                   	// #0
  401724:	mov	x30, #0x0                   	// #0
  401728:	mov	x5, x0
  40172c:	ldr	x1, [sp]
  401730:	add	x2, sp, #0x8
  401734:	mov	x6, sp
  401738:	movz	x0, #0x0, lsl #48
  40173c:	movk	x0, #0x0, lsl #32
  401740:	movk	x0, #0x40, lsl #16
  401744:	movk	x0, #0x1a90
  401748:	movz	x3, #0x0, lsl #48
  40174c:	movk	x3, #0x0, lsl #32
  401750:	movk	x3, #0x40, lsl #16
  401754:	movk	x3, #0x5f18
  401758:	movz	x4, #0x0, lsl #48
  40175c:	movk	x4, #0x0, lsl #32
  401760:	movk	x4, #0x40, lsl #16
  401764:	movk	x4, #0x5f98
  401768:	bl	4014f0 <__libc_start_main@plt>
  40176c:	bl	401570 <abort@plt>
  401770:	adrp	x0, 417000 <ferror@plt+0x158f0>
  401774:	ldr	x0, [x0, #4064]
  401778:	cbz	x0, 401780 <ferror@plt+0x70>
  40177c:	b	401560 <__gmon_start__@plt>
  401780:	ret
  401784:	stp	x29, x30, [sp, #-32]!
  401788:	mov	x29, sp
  40178c:	adrp	x0, 418000 <ferror@plt+0x168f0>
  401790:	add	x0, x0, #0x1d8
  401794:	str	x0, [sp, #24]
  401798:	ldr	x0, [sp, #24]
  40179c:	str	x0, [sp, #24]
  4017a0:	ldr	x1, [sp, #24]
  4017a4:	adrp	x0, 418000 <ferror@plt+0x168f0>
  4017a8:	add	x0, x0, #0x1d8
  4017ac:	cmp	x1, x0
  4017b0:	b.eq	4017ec <ferror@plt+0xdc>  // b.none
  4017b4:	adrp	x0, 405000 <ferror@plt+0x38f0>
  4017b8:	add	x0, x0, #0xfc8
  4017bc:	ldr	x0, [x0]
  4017c0:	str	x0, [sp, #16]
  4017c4:	ldr	x0, [sp, #16]
  4017c8:	str	x0, [sp, #16]
  4017cc:	ldr	x0, [sp, #16]
  4017d0:	cmp	x0, #0x0
  4017d4:	b.eq	4017f0 <ferror@plt+0xe0>  // b.none
  4017d8:	ldr	x1, [sp, #16]
  4017dc:	adrp	x0, 418000 <ferror@plt+0x168f0>
  4017e0:	add	x0, x0, #0x1d8
  4017e4:	blr	x1
  4017e8:	b	4017f0 <ferror@plt+0xe0>
  4017ec:	nop
  4017f0:	ldp	x29, x30, [sp], #32
  4017f4:	ret
  4017f8:	stp	x29, x30, [sp, #-48]!
  4017fc:	mov	x29, sp
  401800:	adrp	x0, 418000 <ferror@plt+0x168f0>
  401804:	add	x0, x0, #0x1d8
  401808:	str	x0, [sp, #40]
  40180c:	ldr	x0, [sp, #40]
  401810:	str	x0, [sp, #40]
  401814:	ldr	x1, [sp, #40]
  401818:	adrp	x0, 418000 <ferror@plt+0x168f0>
  40181c:	add	x0, x0, #0x1d8
  401820:	sub	x0, x1, x0
  401824:	asr	x0, x0, #3
  401828:	lsr	x1, x0, #63
  40182c:	add	x0, x1, x0
  401830:	asr	x0, x0, #1
  401834:	str	x0, [sp, #32]
  401838:	ldr	x0, [sp, #32]
  40183c:	cmp	x0, #0x0
  401840:	b.eq	401880 <ferror@plt+0x170>  // b.none
  401844:	adrp	x0, 405000 <ferror@plt+0x38f0>
  401848:	add	x0, x0, #0xfd0
  40184c:	ldr	x0, [x0]
  401850:	str	x0, [sp, #24]
  401854:	ldr	x0, [sp, #24]
  401858:	str	x0, [sp, #24]
  40185c:	ldr	x0, [sp, #24]
  401860:	cmp	x0, #0x0
  401864:	b.eq	401884 <ferror@plt+0x174>  // b.none
  401868:	ldr	x2, [sp, #24]
  40186c:	ldr	x1, [sp, #32]
  401870:	adrp	x0, 418000 <ferror@plt+0x168f0>
  401874:	add	x0, x0, #0x1d8
  401878:	blr	x2
  40187c:	b	401884 <ferror@plt+0x174>
  401880:	nop
  401884:	ldp	x29, x30, [sp], #48
  401888:	ret
  40188c:	stp	x29, x30, [sp, #-16]!
  401890:	mov	x29, sp
  401894:	adrp	x0, 418000 <ferror@plt+0x168f0>
  401898:	add	x0, x0, #0x208
  40189c:	ldrb	w0, [x0]
  4018a0:	and	x0, x0, #0xff
  4018a4:	cmp	x0, #0x0
  4018a8:	b.ne	4018c4 <ferror@plt+0x1b4>  // b.any
  4018ac:	bl	401784 <ferror@plt+0x74>
  4018b0:	adrp	x0, 418000 <ferror@plt+0x168f0>
  4018b4:	add	x0, x0, #0x208
  4018b8:	mov	w1, #0x1                   	// #1
  4018bc:	strb	w1, [x0]
  4018c0:	b	4018c8 <ferror@plt+0x1b8>
  4018c4:	nop
  4018c8:	ldp	x29, x30, [sp], #16
  4018cc:	ret
  4018d0:	stp	x29, x30, [sp, #-16]!
  4018d4:	mov	x29, sp
  4018d8:	bl	4017f8 <ferror@plt+0xe8>
  4018dc:	nop
  4018e0:	ldp	x29, x30, [sp], #16
  4018e4:	ret
  4018e8:	stp	x29, x30, [sp, #-192]!
  4018ec:	mov	x29, sp
  4018f0:	stp	x19, x20, [sp, #16]
  4018f4:	stp	x21, x22, [sp, #32]
  4018f8:	stp	x23, x24, [sp, #48]
  4018fc:	stp	x25, x26, [sp, #64]
  401900:	str	x27, [sp, #80]
  401904:	str	x0, [x29, #136]
  401908:	str	x1, [x29, #128]
  40190c:	str	x2, [x29, #120]
  401910:	str	x3, [x29, #112]
  401914:	str	x4, [x29, #104]
  401918:	str	w5, [x29, #100]
  40191c:	mov	x0, sp
  401920:	mov	x19, x0
  401924:	ldr	x0, [x29, #128]
  401928:	bl	4013e0 <strlen@plt>
  40192c:	add	x0, x0, #0x1
  401930:	str	x0, [x29, #184]
  401934:	ldr	x0, [x29, #120]
  401938:	bl	4013e0 <strlen@plt>
  40193c:	add	x0, x0, #0x1
  401940:	str	x0, [x29, #176]
  401944:	ldr	x1, [x29, #184]
  401948:	ldr	x0, [x29, #176]
  40194c:	add	x0, x1, x0
  401950:	mov	x1, x0
  401954:	sub	x1, x1, #0x1
  401958:	str	x1, [x29, #168]
  40195c:	mov	x26, x0
  401960:	mov	x27, #0x0                   	// #0
  401964:	lsr	x1, x26, #61
  401968:	lsl	x23, x27, #3
  40196c:	orr	x23, x1, x23
  401970:	lsl	x22, x26, #3
  401974:	mov	x24, x0
  401978:	mov	x25, #0x0                   	// #0
  40197c:	lsr	x1, x24, #61
  401980:	lsl	x21, x25, #3
  401984:	orr	x21, x1, x21
  401988:	lsl	x20, x24, #3
  40198c:	add	x0, x0, #0xf
  401990:	lsr	x0, x0, #4
  401994:	lsl	x0, x0, #4
  401998:	sub	sp, sp, x0
  40199c:	mov	x0, sp
  4019a0:	add	x0, x0, #0x0
  4019a4:	str	x0, [x29, #160]
  4019a8:	ldr	x3, [x29, #160]
  4019ac:	ldr	x0, [x29, #184]
  4019b0:	sub	x0, x0, #0x1
  4019b4:	mov	x2, x0
  4019b8:	ldr	x1, [x29, #128]
  4019bc:	mov	x0, x3
  4019c0:	bl	4013b0 <memcpy@plt>
  4019c4:	ldr	x0, [x29, #184]
  4019c8:	sub	x0, x0, #0x1
  4019cc:	ldr	x1, [x29, #160]
  4019d0:	mov	w2, #0x4                   	// #4
  4019d4:	strb	w2, [x1, x0]
  4019d8:	ldr	x1, [x29, #160]
  4019dc:	ldr	x0, [x29, #184]
  4019e0:	add	x0, x1, x0
  4019e4:	ldr	x2, [x29, #176]
  4019e8:	ldr	x1, [x29, #120]
  4019ec:	bl	4013b0 <memcpy@plt>
  4019f0:	ldr	x0, [x29, #160]
  4019f4:	ldr	w4, [x29, #100]
  4019f8:	ldr	x3, [x29, #104]
  4019fc:	ldr	x2, [x29, #112]
  401a00:	mov	x1, x0
  401a04:	ldr	x0, [x29, #136]
  401a08:	bl	401640 <dcngettext@plt>
  401a0c:	str	x0, [x29, #152]
  401a10:	ldr	x0, [x29, #160]
  401a14:	ldr	x1, [x29, #152]
  401a18:	cmp	x1, x0
  401a1c:	b.eq	401a38 <ferror@plt+0x328>  // b.none
  401a20:	ldr	x1, [x29, #152]
  401a24:	ldr	x0, [x29, #112]
  401a28:	cmp	x1, x0
  401a2c:	b.eq	401a38 <ferror@plt+0x328>  // b.none
  401a30:	mov	w0, #0x1                   	// #1
  401a34:	b	401a3c <ferror@plt+0x32c>
  401a38:	mov	w0, #0x0                   	// #0
  401a3c:	str	w0, [x29, #148]
  401a40:	ldr	w0, [x29, #148]
  401a44:	cmp	w0, #0x0
  401a48:	b.eq	401a54 <ferror@plt+0x344>  // b.none
  401a4c:	ldr	x0, [x29, #152]
  401a50:	b	401a6c <ferror@plt+0x35c>
  401a54:	ldr	x0, [x29, #104]
  401a58:	cmp	x0, #0x1
  401a5c:	b.ne	401a68 <ferror@plt+0x358>  // b.any
  401a60:	ldr	x0, [x29, #120]
  401a64:	b	401a6c <ferror@plt+0x35c>
  401a68:	ldr	x0, [x29, #112]
  401a6c:	mov	sp, x19
  401a70:	mov	sp, x29
  401a74:	ldp	x19, x20, [sp, #16]
  401a78:	ldp	x21, x22, [sp, #32]
  401a7c:	ldp	x23, x24, [sp, #48]
  401a80:	ldp	x25, x26, [sp, #64]
  401a84:	ldr	x27, [sp, #80]
  401a88:	ldp	x29, x30, [sp], #192
  401a8c:	ret
  401a90:	stp	x29, x30, [sp, #-144]!
  401a94:	mov	x29, sp
  401a98:	str	x19, [sp, #16]
  401a9c:	str	w0, [sp, #44]
  401aa0:	str	x1, [sp, #32]
  401aa4:	strb	wzr, [sp, #119]
  401aa8:	strb	wzr, [sp, #118]
  401aac:	adrp	x0, 406000 <ferror@plt+0x48f0>
  401ab0:	add	x0, x0, #0x98
  401ab4:	bl	4016c0 <getenv@plt>
  401ab8:	str	x0, [sp, #104]
  401abc:	adrp	x0, 406000 <ferror@plt+0x48f0>
  401ac0:	add	x0, x0, #0xa8
  401ac4:	bl	4016c0 <getenv@plt>
  401ac8:	str	x0, [sp, #88]
  401acc:	str	xzr, [sp, #96]
  401ad0:	adrp	x0, 418000 <ferror@plt+0x168f0>
  401ad4:	add	x0, x0, #0x20c
  401ad8:	str	wzr, [x0]
  401adc:	ldr	x0, [sp, #32]
  401ae0:	ldr	x0, [x0]
  401ae4:	bl	402800 <ferror@plt+0x10f0>
  401ae8:	adrp	x0, 406000 <ferror@plt+0x48f0>
  401aec:	add	x1, x0, #0xb8
  401af0:	mov	w0, #0x6                   	// #6
  401af4:	bl	401700 <setlocale@plt>
  401af8:	adrp	x0, 406000 <ferror@plt+0x48f0>
  401afc:	add	x1, x0, #0xc0
  401b00:	adrp	x0, 406000 <ferror@plt+0x48f0>
  401b04:	add	x0, x0, #0xd8
  401b08:	bl	4014e0 <bindtextdomain@plt>
  401b0c:	adrp	x0, 406000 <ferror@plt+0x48f0>
  401b10:	add	x0, x0, #0xd8
  401b14:	bl	4015a0 <textdomain@plt>
  401b18:	adrp	x0, 402000 <ferror@plt+0x8f0>
  401b1c:	add	x0, x0, #0x570
  401b20:	bl	405fa0 <ferror@plt+0x4890>
  401b24:	b	401c18 <ferror@plt+0x508>
  401b28:	ldr	w0, [sp, #84]
  401b2c:	cmp	w0, #0x68
  401b30:	b.eq	401bf8 <ferror@plt+0x4e8>  // b.none
  401b34:	ldr	w0, [sp, #84]
  401b38:	cmp	w0, #0x68
  401b3c:	b.gt	401c10 <ferror@plt+0x500>
  401b40:	ldr	w0, [sp, #84]
  401b44:	cmp	w0, #0x65
  401b48:	b.eq	401be4 <ferror@plt+0x4d4>  // b.none
  401b4c:	ldr	w0, [sp, #84]
  401b50:	cmp	w0, #0x65
  401b54:	b.gt	401c10 <ferror@plt+0x500>
  401b58:	ldr	w0, [sp, #84]
  401b5c:	cmp	w0, #0x64
  401b60:	b.eq	401bd0 <ferror@plt+0x4c0>  // b.none
  401b64:	ldr	w0, [sp, #84]
  401b68:	cmp	w0, #0x64
  401b6c:	b.gt	401c10 <ferror@plt+0x500>
  401b70:	ldr	w0, [sp, #84]
  401b74:	cmp	w0, #0x63
  401b78:	b.eq	401bbc <ferror@plt+0x4ac>  // b.none
  401b7c:	ldr	w0, [sp, #84]
  401b80:	cmp	w0, #0x63
  401b84:	b.gt	401c10 <ferror@plt+0x500>
  401b88:	ldr	w0, [sp, #84]
  401b8c:	cmp	w0, #0x56
  401b90:	b.eq	401c04 <ferror@plt+0x4f4>  // b.none
  401b94:	ldr	w0, [sp, #84]
  401b98:	cmp	w0, #0x56
  401b9c:	b.gt	401c10 <ferror@plt+0x500>
  401ba0:	ldr	w0, [sp, #84]
  401ba4:	cmp	w0, #0x0
  401ba8:	b.eq	401c18 <ferror@plt+0x508>  // b.none
  401bac:	ldr	w0, [sp, #84]
  401bb0:	cmp	w0, #0x45
  401bb4:	b.eq	401c18 <ferror@plt+0x508>  // b.none
  401bb8:	b	401c10 <ferror@plt+0x500>
  401bbc:	adrp	x0, 418000 <ferror@plt+0x168f0>
  401bc0:	add	x0, x0, #0x1e8
  401bc4:	ldr	x0, [x0]
  401bc8:	str	x0, [sp, #96]
  401bcc:	b	401c18 <ferror@plt+0x508>
  401bd0:	adrp	x0, 418000 <ferror@plt+0x168f0>
  401bd4:	add	x0, x0, #0x1e8
  401bd8:	ldr	x0, [x0]
  401bdc:	str	x0, [sp, #104]
  401be0:	b	401c18 <ferror@plt+0x508>
  401be4:	adrp	x0, 418000 <ferror@plt+0x168f0>
  401be8:	add	x0, x0, #0x20c
  401bec:	mov	w1, #0x1                   	// #1
  401bf0:	str	w1, [x0]
  401bf4:	b	401c18 <ferror@plt+0x508>
  401bf8:	mov	w0, #0x1                   	// #1
  401bfc:	strb	w0, [sp, #119]
  401c00:	b	401c18 <ferror@plt+0x508>
  401c04:	mov	w0, #0x1                   	// #1
  401c08:	strb	w0, [sp, #118]
  401c0c:	b	401c18 <ferror@plt+0x508>
  401c10:	mov	w0, #0x1                   	// #1
  401c14:	bl	401fb8 <ferror@plt+0x8a8>
  401c18:	mov	x4, #0x0                   	// #0
  401c1c:	adrp	x0, 405000 <ferror@plt+0x38f0>
  401c20:	add	x3, x0, #0xff8
  401c24:	adrp	x0, 406000 <ferror@plt+0x48f0>
  401c28:	add	x2, x0, #0xe8
  401c2c:	ldr	x1, [sp, #32]
  401c30:	ldr	w0, [sp, #44]
  401c34:	bl	4015b0 <getopt_long@plt>
  401c38:	str	w0, [sp, #84]
  401c3c:	ldr	w0, [sp, #84]
  401c40:	cmn	w0, #0x1
  401c44:	b.ne	401b28 <ferror@plt+0x418>  // b.any
  401c48:	ldrb	w0, [sp, #118]
  401c4c:	cmp	w0, #0x0
  401c50:	b.eq	401cdc <ferror@plt+0x5cc>  // b.none
  401c54:	adrp	x0, 418000 <ferror@plt+0x168f0>
  401c58:	add	x0, x0, #0x218
  401c5c:	ldr	x0, [x0]
  401c60:	bl	4015d0 <basename@plt>
  401c64:	mov	x1, x0
  401c68:	adrp	x0, 406000 <ferror@plt+0x48f0>
  401c6c:	add	x3, x0, #0xf8
  401c70:	adrp	x0, 406000 <ferror@plt+0x48f0>
  401c74:	add	x2, x0, #0xd8
  401c78:	adrp	x0, 406000 <ferror@plt+0x48f0>
  401c7c:	add	x0, x0, #0x100
  401c80:	bl	401690 <printf@plt>
  401c84:	adrp	x0, 406000 <ferror@plt+0x48f0>
  401c88:	add	x0, x0, #0x110
  401c8c:	bl	4016e0 <gettext@plt>
  401c90:	mov	x3, x0
  401c94:	adrp	x0, 406000 <ferror@plt+0x48f0>
  401c98:	add	x2, x0, #0x1f0
  401c9c:	adrp	x0, 406000 <ferror@plt+0x48f0>
  401ca0:	add	x1, x0, #0x218
  401ca4:	mov	x0, x3
  401ca8:	bl	401690 <printf@plt>
  401cac:	adrp	x0, 406000 <ferror@plt+0x48f0>
  401cb0:	add	x0, x0, #0x230
  401cb4:	bl	4016e0 <gettext@plt>
  401cb8:	mov	x19, x0
  401cbc:	adrp	x0, 406000 <ferror@plt+0x48f0>
  401cc0:	add	x0, x0, #0x240
  401cc4:	bl	402d78 <ferror@plt+0x1668>
  401cc8:	mov	x1, x0
  401ccc:	mov	x0, x19
  401cd0:	bl	401690 <printf@plt>
  401cd4:	mov	w0, #0x0                   	// #0
  401cd8:	bl	401400 <exit@plt>
  401cdc:	ldrb	w0, [sp, #119]
  401ce0:	cmp	w0, #0x0
  401ce4:	b.eq	401cf0 <ferror@plt+0x5e0>  // b.none
  401ce8:	mov	w0, #0x0                   	// #0
  401cec:	bl	401fb8 <ferror@plt+0x8a8>
  401cf0:	adrp	x0, 418000 <ferror@plt+0x168f0>
  401cf4:	add	x0, x0, #0x1f0
  401cf8:	ldr	w0, [x0]
  401cfc:	ldr	w1, [sp, #44]
  401d00:	sub	w0, w1, w0
  401d04:	cmp	w0, #0x4
  401d08:	b.eq	401d4c <ferror@plt+0x63c>  // b.none
  401d0c:	cmp	w0, #0x4
  401d10:	b.gt	401d30 <ferror@plt+0x620>
  401d14:	cmp	w0, #0x2
  401d18:	b.gt	401d28 <ferror@plt+0x618>
  401d1c:	cmp	w0, #0x0
  401d20:	b.ge	401d84 <ferror@plt+0x674>  // b.tcont
  401d24:	b	401d30 <ferror@plt+0x620>
  401d28:	cmp	w0, #0x3
  401d2c:	b.eq	401da4 <ferror@plt+0x694>  // b.none
  401d30:	adrp	x0, 406000 <ferror@plt+0x48f0>
  401d34:	add	x0, x0, #0x250
  401d38:	bl	4016e0 <gettext@plt>
  401d3c:	mov	x2, x0
  401d40:	mov	w1, #0x0                   	// #0
  401d44:	mov	w0, #0x1                   	// #1
  401d48:	bl	401410 <error@plt>
  401d4c:	adrp	x0, 418000 <ferror@plt+0x168f0>
  401d50:	add	x0, x0, #0x1f0
  401d54:	ldr	w0, [x0]
  401d58:	add	w2, w0, #0x1
  401d5c:	adrp	x1, 418000 <ferror@plt+0x168f0>
  401d60:	add	x1, x1, #0x1f0
  401d64:	str	w2, [x1]
  401d68:	sxtw	x0, w0
  401d6c:	lsl	x0, x0, #3
  401d70:	ldr	x1, [sp, #32]
  401d74:	add	x0, x1, x0
  401d78:	ldr	x0, [x0]
  401d7c:	str	x0, [sp, #104]
  401d80:	b	401da4 <ferror@plt+0x694>
  401d84:	adrp	x0, 406000 <ferror@plt+0x48f0>
  401d88:	add	x0, x0, #0x268
  401d8c:	bl	4016e0 <gettext@plt>
  401d90:	mov	x2, x0
  401d94:	mov	w1, #0x0                   	// #0
  401d98:	mov	w0, #0x1                   	// #1
  401d9c:	bl	401410 <error@plt>
  401da0:	b	401da8 <ferror@plt+0x698>
  401da4:	nop
  401da8:	adrp	x0, 418000 <ferror@plt+0x168f0>
  401dac:	add	x0, x0, #0x1f0
  401db0:	ldr	w0, [x0]
  401db4:	add	w2, w0, #0x1
  401db8:	adrp	x1, 418000 <ferror@plt+0x168f0>
  401dbc:	add	x1, x1, #0x1f0
  401dc0:	str	w2, [x1]
  401dc4:	sxtw	x0, w0
  401dc8:	lsl	x0, x0, #3
  401dcc:	ldr	x1, [sp, #32]
  401dd0:	add	x0, x1, x0
  401dd4:	ldr	x0, [x0]
  401dd8:	str	x0, [sp, #136]
  401ddc:	adrp	x0, 418000 <ferror@plt+0x168f0>
  401de0:	add	x0, x0, #0x1f0
  401de4:	ldr	w0, [x0]
  401de8:	add	w2, w0, #0x1
  401dec:	adrp	x1, 418000 <ferror@plt+0x168f0>
  401df0:	add	x1, x1, #0x1f0
  401df4:	str	w2, [x1]
  401df8:	sxtw	x0, w0
  401dfc:	lsl	x0, x0, #3
  401e00:	ldr	x1, [sp, #32]
  401e04:	add	x0, x1, x0
  401e08:	ldr	x0, [x0]
  401e0c:	str	x0, [sp, #128]
  401e10:	adrp	x0, 418000 <ferror@plt+0x168f0>
  401e14:	add	x0, x0, #0x1f0
  401e18:	ldr	w0, [x0]
  401e1c:	add	w2, w0, #0x1
  401e20:	adrp	x1, 418000 <ferror@plt+0x168f0>
  401e24:	add	x1, x1, #0x1f0
  401e28:	str	w2, [x1]
  401e2c:	sxtw	x0, w0
  401e30:	lsl	x0, x0, #3
  401e34:	ldr	x1, [sp, #32]
  401e38:	add	x0, x1, x0
  401e3c:	ldr	x0, [x0]
  401e40:	str	x0, [sp, #72]
  401e44:	adrp	x0, 418000 <ferror@plt+0x168f0>
  401e48:	add	x0, x0, #0x1f0
  401e4c:	ldr	w0, [x0]
  401e50:	ldr	w1, [sp, #44]
  401e54:	cmp	w1, w0
  401e58:	b.eq	401e60 <ferror@plt+0x750>  // b.none
  401e5c:	bl	401570 <abort@plt>
  401e60:	bl	4016b0 <__errno_location@plt>
  401e64:	str	wzr, [x0]
  401e68:	add	x0, sp, #0x38
  401e6c:	mov	w2, #0xa                   	// #10
  401e70:	mov	x1, x0
  401e74:	ldr	x0, [sp, #72]
  401e78:	bl	4013d0 <strtoul@plt>
  401e7c:	str	x0, [sp, #64]
  401e80:	bl	4016b0 <__errno_location@plt>
  401e84:	ldr	w0, [x0]
  401e88:	cmp	w0, #0x0
  401e8c:	b.ne	401ebc <ferror@plt+0x7ac>  // b.any
  401e90:	ldr	x0, [sp, #72]
  401e94:	ldrb	w0, [x0]
  401e98:	cmp	w0, #0x0
  401e9c:	b.eq	401ebc <ferror@plt+0x7ac>  // b.none
  401ea0:	ldr	x0, [sp, #56]
  401ea4:	ldrb	w0, [x0]
  401ea8:	cmp	w0, #0x0
  401eac:	b.ne	401ebc <ferror@plt+0x7ac>  // b.any
  401eb0:	ldr	x0, [sp, #64]
  401eb4:	str	x0, [sp, #120]
  401eb8:	b	401ec4 <ferror@plt+0x7b4>
  401ebc:	mov	x0, #0x63                  	// #99
  401ec0:	str	x0, [sp, #120]
  401ec4:	adrp	x0, 418000 <ferror@plt+0x168f0>
  401ec8:	add	x0, x0, #0x20c
  401ecc:	ldr	w0, [x0]
  401ed0:	cmp	w0, #0x0
  401ed4:	b.eq	401ef0 <ferror@plt+0x7e0>  // b.none
  401ed8:	ldr	x0, [sp, #136]
  401edc:	bl	402180 <ferror@plt+0xa70>
  401ee0:	str	x0, [sp, #136]
  401ee4:	ldr	x0, [sp, #128]
  401ee8:	bl	402180 <ferror@plt+0xa70>
  401eec:	str	x0, [sp, #128]
  401ef0:	ldr	x0, [sp, #104]
  401ef4:	cmp	x0, #0x0
  401ef8:	b.eq	401f0c <ferror@plt+0x7fc>  // b.none
  401efc:	ldr	x0, [sp, #104]
  401f00:	ldrb	w0, [x0]
  401f04:	cmp	w0, #0x0
  401f08:	b.ne	401f38 <ferror@plt+0x828>  // b.any
  401f0c:	ldr	x0, [sp, #120]
  401f10:	cmp	x0, #0x1
  401f14:	b.ne	401f20 <ferror@plt+0x810>  // b.any
  401f18:	ldr	x0, [sp, #136]
  401f1c:	b	401f24 <ferror@plt+0x814>
  401f20:	ldr	x0, [sp, #128]
  401f24:	adrp	x1, 418000 <ferror@plt+0x168f0>
  401f28:	add	x1, x1, #0x1f8
  401f2c:	ldr	x1, [x1]
  401f30:	bl	4013f0 <fputs@plt>
  401f34:	b	401fb0 <ferror@plt+0x8a0>
  401f38:	ldr	x0, [sp, #88]
  401f3c:	cmp	x0, #0x0
  401f40:	b.eq	401f60 <ferror@plt+0x850>  // b.none
  401f44:	ldr	x0, [sp, #88]
  401f48:	ldrb	w0, [x0]
  401f4c:	cmp	w0, #0x0
  401f50:	b.eq	401f60 <ferror@plt+0x850>  // b.none
  401f54:	ldr	x1, [sp, #88]
  401f58:	ldr	x0, [sp, #104]
  401f5c:	bl	4014e0 <bindtextdomain@plt>
  401f60:	ldr	x0, [sp, #96]
  401f64:	cmp	x0, #0x0
  401f68:	b.eq	401f8c <ferror@plt+0x87c>  // b.none
  401f6c:	mov	w5, #0x5                   	// #5
  401f70:	ldr	x4, [sp, #120]
  401f74:	ldr	x3, [sp, #128]
  401f78:	ldr	x2, [sp, #136]
  401f7c:	ldr	x1, [sp, #96]
  401f80:	ldr	x0, [sp, #104]
  401f84:	bl	4018e8 <ferror@plt+0x1d8>
  401f88:	b	401fa0 <ferror@plt+0x890>
  401f8c:	ldr	x3, [sp, #120]
  401f90:	ldr	x2, [sp, #128]
  401f94:	ldr	x1, [sp, #136]
  401f98:	ldr	x0, [sp, #104]
  401f9c:	bl	401550 <dngettext@plt>
  401fa0:	adrp	x1, 418000 <ferror@plt+0x168f0>
  401fa4:	add	x1, x1, #0x1f8
  401fa8:	ldr	x1, [x1]
  401fac:	bl	4013f0 <fputs@plt>
  401fb0:	mov	w0, #0x0                   	// #0
  401fb4:	bl	401400 <exit@plt>
  401fb8:	stp	x29, x30, [sp, #-48]!
  401fbc:	mov	x29, sp
  401fc0:	str	x19, [sp, #16]
  401fc4:	str	w0, [sp, #44]
  401fc8:	ldr	w0, [sp, #44]
  401fcc:	cmp	w0, #0x0
  401fd0:	b.eq	40200c <ferror@plt+0x8fc>  // b.none
  401fd4:	adrp	x0, 418000 <ferror@plt+0x168f0>
  401fd8:	add	x0, x0, #0x1e0
  401fdc:	ldr	x19, [x0]
  401fe0:	adrp	x0, 406000 <ferror@plt+0x48f0>
  401fe4:	add	x0, x0, #0x280
  401fe8:	bl	4016e0 <gettext@plt>
  401fec:	mov	x1, x0
  401ff0:	adrp	x0, 418000 <ferror@plt+0x168f0>
  401ff4:	add	x0, x0, #0x218
  401ff8:	ldr	x0, [x0]
  401ffc:	mov	x2, x0
  402000:	mov	x0, x19
  402004:	bl	4016f0 <fprintf@plt>
  402008:	b	402178 <ferror@plt+0xa68>
  40200c:	adrp	x0, 406000 <ferror@plt+0x48f0>
  402010:	add	x0, x0, #0x2a8
  402014:	bl	4016e0 <gettext@plt>
  402018:	mov	x2, x0
  40201c:	adrp	x0, 418000 <ferror@plt+0x168f0>
  402020:	add	x0, x0, #0x218
  402024:	ldr	x0, [x0]
  402028:	mov	x1, x0
  40202c:	mov	x0, x2
  402030:	bl	401690 <printf@plt>
  402034:	mov	w0, #0xa                   	// #10
  402038:	bl	4016d0 <putchar@plt>
  40203c:	adrp	x0, 406000 <ferror@plt+0x48f0>
  402040:	add	x0, x0, #0x2e8
  402044:	bl	4016e0 <gettext@plt>
  402048:	bl	401690 <printf@plt>
  40204c:	mov	w0, #0xa                   	// #10
  402050:	bl	4016d0 <putchar@plt>
  402054:	adrp	x0, 406000 <ferror@plt+0x48f0>
  402058:	add	x0, x0, #0x350
  40205c:	bl	4016e0 <gettext@plt>
  402060:	bl	401690 <printf@plt>
  402064:	adrp	x0, 406000 <ferror@plt+0x48f0>
  402068:	add	x0, x0, #0x3a0
  40206c:	bl	4016e0 <gettext@plt>
  402070:	bl	401690 <printf@plt>
  402074:	adrp	x0, 406000 <ferror@plt+0x48f0>
  402078:	add	x0, x0, #0x3d8
  40207c:	bl	4016e0 <gettext@plt>
  402080:	bl	401690 <printf@plt>
  402084:	adrp	x0, 406000 <ferror@plt+0x48f0>
  402088:	add	x0, x0, #0x420
  40208c:	bl	4016e0 <gettext@plt>
  402090:	bl	401690 <printf@plt>
  402094:	adrp	x0, 406000 <ferror@plt+0x48f0>
  402098:	add	x0, x0, #0x460
  40209c:	bl	4016e0 <gettext@plt>
  4020a0:	bl	401690 <printf@plt>
  4020a4:	adrp	x0, 406000 <ferror@plt+0x48f0>
  4020a8:	add	x0, x0, #0x4b0
  4020ac:	bl	4016e0 <gettext@plt>
  4020b0:	bl	401690 <printf@plt>
  4020b4:	adrp	x0, 406000 <ferror@plt+0x48f0>
  4020b8:	add	x0, x0, #0x500
  4020bc:	bl	4016e0 <gettext@plt>
  4020c0:	bl	401690 <printf@plt>
  4020c4:	mov	w0, #0xa                   	// #10
  4020c8:	bl	4016d0 <putchar@plt>
  4020cc:	adrp	x0, 406000 <ferror@plt+0x48f0>
  4020d0:	add	x0, x0, #0x550
  4020d4:	bl	4016e0 <gettext@plt>
  4020d8:	bl	401690 <printf@plt>
  4020dc:	adrp	x0, 406000 <ferror@plt+0x48f0>
  4020e0:	add	x0, x0, #0x568
  4020e4:	bl	4016e0 <gettext@plt>
  4020e8:	bl	401690 <printf@plt>
  4020ec:	adrp	x0, 406000 <ferror@plt+0x48f0>
  4020f0:	add	x0, x0, #0x5a0
  4020f4:	bl	4016e0 <gettext@plt>
  4020f8:	bl	401690 <printf@plt>
  4020fc:	mov	w0, #0xa                   	// #10
  402100:	bl	4016d0 <putchar@plt>
  402104:	adrp	x0, 406000 <ferror@plt+0x48f0>
  402108:	add	x0, x0, #0x5e8
  40210c:	bl	4016e0 <gettext@plt>
  402110:	mov	x19, x0
  402114:	adrp	x0, 406000 <ferror@plt+0x48f0>
  402118:	add	x0, x0, #0x708
  40211c:	bl	4016c0 <getenv@plt>
  402120:	cmp	x0, #0x0
  402124:	b.ne	402134 <ferror@plt+0xa24>  // b.any
  402128:	adrp	x0, 406000 <ferror@plt+0x48f0>
  40212c:	add	x0, x0, #0xc0
  402130:	b	40213c <ferror@plt+0xa2c>
  402134:	adrp	x0, 406000 <ferror@plt+0x48f0>
  402138:	add	x0, x0, #0x718
  40213c:	mov	x1, x0
  402140:	mov	x0, x19
  402144:	bl	401690 <printf@plt>
  402148:	mov	w0, #0xa                   	// #10
  40214c:	bl	4016d0 <putchar@plt>
  402150:	adrp	x0, 406000 <ferror@plt+0x48f0>
  402154:	add	x0, x0, #0x728
  402158:	bl	4016e0 <gettext@plt>
  40215c:	mov	x3, x0
  402160:	adrp	x0, 406000 <ferror@plt+0x48f0>
  402164:	add	x2, x0, #0x768
  402168:	adrp	x0, 406000 <ferror@plt+0x48f0>
  40216c:	add	x1, x0, #0x780
  402170:	mov	x0, x3
  402174:	bl	401690 <printf@plt>
  402178:	ldr	w0, [sp, #44]
  40217c:	bl	401400 <exit@plt>
  402180:	stp	x29, x30, [sp, #-64]!
  402184:	mov	x29, sp
  402188:	str	x0, [sp, #24]
  40218c:	ldr	x0, [sp, #24]
  402190:	str	x0, [sp, #48]
  402194:	b	4021a4 <ferror@plt+0xa94>
  402198:	ldr	x0, [sp, #48]
  40219c:	add	x0, x0, #0x1
  4021a0:	str	x0, [sp, #48]
  4021a4:	ldr	x0, [sp, #48]
  4021a8:	ldrb	w0, [x0]
  4021ac:	cmp	w0, #0x0
  4021b0:	b.eq	4021c4 <ferror@plt+0xab4>  // b.none
  4021b4:	ldr	x0, [sp, #48]
  4021b8:	ldrb	w0, [x0]
  4021bc:	cmp	w0, #0x5c
  4021c0:	b.ne	402198 <ferror@plt+0xa88>  // b.any
  4021c4:	ldr	x0, [sp, #48]
  4021c8:	ldrb	w0, [x0]
  4021cc:	cmp	w0, #0x0
  4021d0:	b.ne	4021dc <ferror@plt+0xacc>  // b.any
  4021d4:	ldr	x0, [sp, #24]
  4021d8:	b	402568 <ferror@plt+0xe58>
  4021dc:	ldr	x0, [sp, #48]
  4021e0:	add	x0, x0, #0x1
  4021e4:	ldrb	w0, [x0]
  4021e8:	cmp	w0, #0x0
  4021ec:	b.ne	4021f8 <ferror@plt+0xae8>  // b.any
  4021f0:	ldr	x0, [sp, #24]
  4021f4:	b	402568 <ferror@plt+0xe58>
  4021f8:	ldr	x0, [sp, #48]
  4021fc:	add	x0, x0, #0x1
  402200:	ldrb	w0, [x0]
  402204:	mov	w1, w0
  402208:	adrp	x0, 406000 <ferror@plt+0x48f0>
  40220c:	add	x0, x0, #0x7b0
  402210:	bl	401620 <strchr@plt>
  402214:	cmp	x0, #0x0
  402218:	b.ne	40222c <ferror@plt+0xb1c>  // b.any
  40221c:	ldr	x0, [sp, #48]
  402220:	add	x0, x0, #0x1
  402224:	str	x0, [sp, #48]
  402228:	b	4021a4 <ferror@plt+0xa94>
  40222c:	nop
  402230:	ldr	x0, [sp, #24]
  402234:	bl	4013e0 <strlen@plt>
  402238:	bl	4034f0 <ferror@plt+0x1de0>
  40223c:	str	x0, [sp, #32]
  402240:	ldr	x1, [sp, #48]
  402244:	ldr	x0, [sp, #24]
  402248:	sub	x0, x1, x0
  40224c:	mov	x1, x0
  402250:	ldr	x0, [sp, #32]
  402254:	add	x0, x0, x1
  402258:	str	x0, [sp, #56]
  40225c:	ldr	x1, [sp, #48]
  402260:	ldr	x0, [sp, #24]
  402264:	sub	x0, x1, x0
  402268:	mov	x2, x0
  40226c:	ldr	x1, [sp, #24]
  402270:	ldr	x0, [sp, #32]
  402274:	bl	4013b0 <memcpy@plt>
  402278:	ldr	x0, [sp, #48]
  40227c:	add	x0, x0, #0x1
  402280:	str	x0, [sp, #48]
  402284:	ldr	x0, [sp, #48]
  402288:	ldrb	w0, [x0]
  40228c:	cmp	w0, #0x76
  402290:	b.eq	4023f4 <ferror@plt+0xce4>  // b.none
  402294:	cmp	w0, #0x76
  402298:	b.gt	4024f8 <ferror@plt+0xde8>
  40229c:	cmp	w0, #0x74
  4022a0:	b.eq	4023d0 <ferror@plt+0xcc0>  // b.none
  4022a4:	cmp	w0, #0x74
  4022a8:	b.gt	4024f8 <ferror@plt+0xde8>
  4022ac:	cmp	w0, #0x72
  4022b0:	b.eq	4023ac <ferror@plt+0xc9c>  // b.none
  4022b4:	cmp	w0, #0x72
  4022b8:	b.gt	4024f8 <ferror@plt+0xde8>
  4022bc:	cmp	w0, #0x6e
  4022c0:	b.eq	402388 <ferror@plt+0xc78>  // b.none
  4022c4:	cmp	w0, #0x6e
  4022c8:	b.gt	4024f8 <ferror@plt+0xde8>
  4022cc:	cmp	w0, #0x66
  4022d0:	b.eq	402364 <ferror@plt+0xc54>  // b.none
  4022d4:	cmp	w0, #0x66
  4022d8:	b.gt	4024f8 <ferror@plt+0xde8>
  4022dc:	cmp	w0, #0x62
  4022e0:	b.eq	402340 <ferror@plt+0xc30>  // b.none
  4022e4:	cmp	w0, #0x62
  4022e8:	b.gt	4024f8 <ferror@plt+0xde8>
  4022ec:	cmp	w0, #0x61
  4022f0:	b.eq	40231c <ferror@plt+0xc0c>  // b.none
  4022f4:	cmp	w0, #0x61
  4022f8:	b.gt	4024f8 <ferror@plt+0xde8>
  4022fc:	cmp	w0, #0x37
  402300:	b.gt	402310 <ferror@plt+0xc00>
  402304:	cmp	w0, #0x30
  402308:	b.ge	402434 <ferror@plt+0xd24>  // b.tcont
  40230c:	b	4024f8 <ferror@plt+0xde8>
  402310:	cmp	w0, #0x5c
  402314:	b.eq	402418 <ferror@plt+0xd08>  // b.none
  402318:	b	4024f8 <ferror@plt+0xde8>
  40231c:	ldr	x0, [sp, #56]
  402320:	add	x1, x0, #0x1
  402324:	str	x1, [sp, #56]
  402328:	mov	w1, #0x7                   	// #7
  40232c:	strb	w1, [x0]
  402330:	ldr	x0, [sp, #48]
  402334:	add	x0, x0, #0x1
  402338:	str	x0, [sp, #48]
  40233c:	b	402508 <ferror@plt+0xdf8>
  402340:	ldr	x0, [sp, #56]
  402344:	add	x1, x0, #0x1
  402348:	str	x1, [sp, #56]
  40234c:	mov	w1, #0x8                   	// #8
  402350:	strb	w1, [x0]
  402354:	ldr	x0, [sp, #48]
  402358:	add	x0, x0, #0x1
  40235c:	str	x0, [sp, #48]
  402360:	b	402508 <ferror@plt+0xdf8>
  402364:	ldr	x0, [sp, #56]
  402368:	add	x1, x0, #0x1
  40236c:	str	x1, [sp, #56]
  402370:	mov	w1, #0xc                   	// #12
  402374:	strb	w1, [x0]
  402378:	ldr	x0, [sp, #48]
  40237c:	add	x0, x0, #0x1
  402380:	str	x0, [sp, #48]
  402384:	b	402508 <ferror@plt+0xdf8>
  402388:	ldr	x0, [sp, #56]
  40238c:	add	x1, x0, #0x1
  402390:	str	x1, [sp, #56]
  402394:	mov	w1, #0xa                   	// #10
  402398:	strb	w1, [x0]
  40239c:	ldr	x0, [sp, #48]
  4023a0:	add	x0, x0, #0x1
  4023a4:	str	x0, [sp, #48]
  4023a8:	b	402508 <ferror@plt+0xdf8>
  4023ac:	ldr	x0, [sp, #56]
  4023b0:	add	x1, x0, #0x1
  4023b4:	str	x1, [sp, #56]
  4023b8:	mov	w1, #0xd                   	// #13
  4023bc:	strb	w1, [x0]
  4023c0:	ldr	x0, [sp, #48]
  4023c4:	add	x0, x0, #0x1
  4023c8:	str	x0, [sp, #48]
  4023cc:	b	402508 <ferror@plt+0xdf8>
  4023d0:	ldr	x0, [sp, #56]
  4023d4:	add	x1, x0, #0x1
  4023d8:	str	x1, [sp, #56]
  4023dc:	mov	w1, #0x9                   	// #9
  4023e0:	strb	w1, [x0]
  4023e4:	ldr	x0, [sp, #48]
  4023e8:	add	x0, x0, #0x1
  4023ec:	str	x0, [sp, #48]
  4023f0:	b	402508 <ferror@plt+0xdf8>
  4023f4:	ldr	x0, [sp, #56]
  4023f8:	add	x1, x0, #0x1
  4023fc:	str	x1, [sp, #56]
  402400:	mov	w1, #0xb                   	// #11
  402404:	strb	w1, [x0]
  402408:	ldr	x0, [sp, #48]
  40240c:	add	x0, x0, #0x1
  402410:	str	x0, [sp, #48]
  402414:	b	402508 <ferror@plt+0xdf8>
  402418:	ldr	x0, [sp, #56]
  40241c:	mov	w1, #0x5c                  	// #92
  402420:	strb	w1, [x0]
  402424:	ldr	x0, [sp, #48]
  402428:	add	x0, x0, #0x1
  40242c:	str	x0, [sp, #48]
  402430:	b	402508 <ferror@plt+0xdf8>
  402434:	ldr	x0, [sp, #48]
  402438:	add	x1, x0, #0x1
  40243c:	str	x1, [sp, #48]
  402440:	ldrb	w0, [x0]
  402444:	sub	w0, w0, #0x30
  402448:	str	w0, [sp, #44]
  40244c:	ldr	x0, [sp, #48]
  402450:	ldrb	w0, [x0]
  402454:	cmp	w0, #0x2f
  402458:	b.ls	4024e4 <ferror@plt+0xdd4>  // b.plast
  40245c:	ldr	x0, [sp, #48]
  402460:	ldrb	w0, [x0]
  402464:	cmp	w0, #0x37
  402468:	b.hi	4024e4 <ferror@plt+0xdd4>  // b.pmore
  40246c:	ldr	w0, [sp, #44]
  402470:	lsl	w0, w0, #3
  402474:	str	w0, [sp, #44]
  402478:	ldr	x0, [sp, #48]
  40247c:	add	x1, x0, #0x1
  402480:	str	x1, [sp, #48]
  402484:	ldrb	w0, [x0]
  402488:	sub	w0, w0, #0x30
  40248c:	ldr	w1, [sp, #44]
  402490:	add	w0, w1, w0
  402494:	str	w0, [sp, #44]
  402498:	ldr	x0, [sp, #48]
  40249c:	ldrb	w0, [x0]
  4024a0:	cmp	w0, #0x2f
  4024a4:	b.ls	4024e4 <ferror@plt+0xdd4>  // b.plast
  4024a8:	ldr	x0, [sp, #48]
  4024ac:	ldrb	w0, [x0]
  4024b0:	cmp	w0, #0x37
  4024b4:	b.hi	4024e4 <ferror@plt+0xdd4>  // b.pmore
  4024b8:	ldr	w0, [sp, #44]
  4024bc:	lsl	w0, w0, #3
  4024c0:	str	w0, [sp, #44]
  4024c4:	ldr	x0, [sp, #48]
  4024c8:	add	x1, x0, #0x1
  4024cc:	str	x1, [sp, #48]
  4024d0:	ldrb	w0, [x0]
  4024d4:	sub	w0, w0, #0x30
  4024d8:	ldr	w1, [sp, #44]
  4024dc:	add	w0, w1, w0
  4024e0:	str	w0, [sp, #44]
  4024e4:	ldr	w0, [sp, #44]
  4024e8:	and	w1, w0, #0xff
  4024ec:	ldr	x0, [sp, #56]
  4024f0:	strb	w1, [x0]
  4024f4:	b	402508 <ferror@plt+0xdf8>
  4024f8:	ldr	x0, [sp, #56]
  4024fc:	mov	w1, #0x5c                  	// #92
  402500:	strb	w1, [x0]
  402504:	nop
  402508:	b	40252c <ferror@plt+0xe1c>
  40250c:	ldr	x1, [sp, #48]
  402510:	add	x0, x1, #0x1
  402514:	str	x0, [sp, #48]
  402518:	ldr	x0, [sp, #56]
  40251c:	add	x2, x0, #0x1
  402520:	str	x2, [sp, #56]
  402524:	ldrb	w1, [x1]
  402528:	strb	w1, [x0]
  40252c:	ldr	x0, [sp, #48]
  402530:	ldrb	w0, [x0]
  402534:	cmp	w0, #0x0
  402538:	b.eq	40254c <ferror@plt+0xe3c>  // b.none
  40253c:	ldr	x0, [sp, #48]
  402540:	ldrb	w0, [x0]
  402544:	cmp	w0, #0x5c
  402548:	b.ne	40250c <ferror@plt+0xdfc>  // b.any
  40254c:	ldr	x0, [sp, #48]
  402550:	ldrb	w0, [x0]
  402554:	cmp	w0, #0x0
  402558:	b.ne	402278 <ferror@plt+0xb68>  // b.any
  40255c:	ldr	x0, [sp, #56]
  402560:	strb	wzr, [x0]
  402564:	ldr	x0, [sp, #32]
  402568:	ldp	x29, x30, [sp], #64
  40256c:	ret
  402570:	stp	x29, x30, [sp, #-32]!
  402574:	mov	x29, sp
  402578:	str	x19, [sp, #16]
  40257c:	adrp	x0, 418000 <ferror@plt+0x168f0>
  402580:	add	x0, x0, #0x1f8
  402584:	ldr	x0, [x0]
  402588:	bl	4027e0 <ferror@plt+0x10d0>
  40258c:	cmp	w0, #0x0
  402590:	b.eq	4025c0 <ferror@plt+0xeb0>  // b.none
  402594:	bl	4016b0 <__errno_location@plt>
  402598:	ldr	w19, [x0]
  40259c:	adrp	x0, 406000 <ferror@plt+0x48f0>
  4025a0:	add	x0, x0, #0x7c8
  4025a4:	bl	4016e0 <gettext@plt>
  4025a8:	mov	x3, x0
  4025ac:	adrp	x0, 406000 <ferror@plt+0x48f0>
  4025b0:	add	x2, x0, #0x7d8
  4025b4:	mov	w1, w19
  4025b8:	mov	w0, #0x1                   	// #1
  4025bc:	bl	401410 <error@plt>
  4025c0:	bl	4016b0 <__errno_location@plt>
  4025c4:	str	wzr, [x0]
  4025c8:	adrp	x0, 418000 <ferror@plt+0x168f0>
  4025cc:	add	x0, x0, #0x1e0
  4025d0:	ldr	x0, [x0]
  4025d4:	bl	401710 <ferror@plt>
  4025d8:	cmp	w0, #0x0
  4025dc:	b.ne	4025f8 <ferror@plt+0xee8>  // b.any
  4025e0:	adrp	x0, 418000 <ferror@plt+0x168f0>
  4025e4:	add	x0, x0, #0x1e0
  4025e8:	ldr	x0, [x0]
  4025ec:	bl	401650 <fflush@plt>
  4025f0:	cmp	w0, #0x0
  4025f4:	b.eq	402610 <ferror@plt+0xf00>  // b.none
  4025f8:	adrp	x0, 418000 <ferror@plt+0x168f0>
  4025fc:	add	x0, x0, #0x1e0
  402600:	ldr	x0, [x0]
  402604:	bl	401480 <fclose@plt>
  402608:	mov	w0, #0x1                   	// #1
  40260c:	bl	401400 <exit@plt>
  402610:	adrp	x0, 418000 <ferror@plt+0x168f0>
  402614:	add	x0, x0, #0x1e0
  402618:	ldr	x0, [x0]
  40261c:	bl	401480 <fclose@plt>
  402620:	cmp	w0, #0x0
  402624:	b.eq	402640 <ferror@plt+0xf30>  // b.none
  402628:	bl	4016b0 <__errno_location@plt>
  40262c:	ldr	w0, [x0]
  402630:	cmp	w0, #0x9
  402634:	b.eq	402640 <ferror@plt+0xf30>  // b.none
  402638:	mov	w0, #0x1                   	// #1
  40263c:	bl	401400 <exit@plt>
  402640:	nop
  402644:	ldr	x19, [sp, #16]
  402648:	ldp	x29, x30, [sp], #32
  40264c:	ret
  402650:	stp	x29, x30, [sp, #-48]!
  402654:	mov	x29, sp
  402658:	str	x0, [sp, #24]
  40265c:	strb	w1, [sp, #23]
  402660:	adrp	x0, 418000 <ferror@plt+0x168f0>
  402664:	add	x0, x0, #0x1f8
  402668:	ldr	x0, [x0]
  40266c:	ldr	x1, [sp, #24]
  402670:	cmp	x1, x0
  402674:	b.ne	4026a4 <ferror@plt+0xf94>  // b.any
  402678:	adrp	x0, 418000 <ferror@plt+0x168f0>
  40267c:	add	x0, x0, #0x210
  402680:	ldrb	w0, [x0]
  402684:	cmp	w0, #0x0
  402688:	b.eq	402694 <ferror@plt+0xf84>  // b.none
  40268c:	mov	w0, #0x0                   	// #0
  402690:	b	4027b8 <ferror@plt+0x10a8>
  402694:	adrp	x0, 418000 <ferror@plt+0x168f0>
  402698:	add	x0, x0, #0x210
  40269c:	mov	w1, #0x1                   	// #1
  4026a0:	strb	w1, [x0]
  4026a4:	bl	4016b0 <__errno_location@plt>
  4026a8:	str	wzr, [x0]
  4026ac:	ldr	x0, [sp, #24]
  4026b0:	bl	401710 <ferror@plt>
  4026b4:	cmp	w0, #0x0
  4026b8:	b.eq	4026fc <ferror@plt+0xfec>  // b.none
  4026bc:	ldr	x0, [sp, #24]
  4026c0:	bl	401650 <fflush@plt>
  4026c4:	cmp	w0, #0x0
  4026c8:	b.ne	402754 <ferror@plt+0x1044>  // b.any
  4026cc:	ldr	x1, [sp, #24]
  4026d0:	mov	w0, #0x0                   	// #0
  4026d4:	bl	401460 <fputc@plt>
  4026d8:	cmn	w0, #0x1
  4026dc:	b.eq	40275c <ferror@plt+0x104c>  // b.none
  4026e0:	ldr	x0, [sp, #24]
  4026e4:	bl	401650 <fflush@plt>
  4026e8:	cmp	w0, #0x0
  4026ec:	b.ne	402764 <ferror@plt+0x1054>  // b.any
  4026f0:	bl	4016b0 <__errno_location@plt>
  4026f4:	str	wzr, [x0]
  4026f8:	b	402770 <ferror@plt+0x1060>
  4026fc:	ldrb	w0, [sp, #23]
  402700:	cmp	w0, #0x0
  402704:	b.eq	40273c <ferror@plt+0x102c>  // b.none
  402708:	ldr	x0, [sp, #24]
  40270c:	bl	401650 <fflush@plt>
  402710:	cmp	w0, #0x0
  402714:	b.ne	40276c <ferror@plt+0x105c>  // b.any
  402718:	ldr	x0, [sp, #24]
  40271c:	bl	401480 <fclose@plt>
  402720:	cmp	w0, #0x0
  402724:	b.eq	40274c <ferror@plt+0x103c>  // b.none
  402728:	bl	4016b0 <__errno_location@plt>
  40272c:	ldr	w0, [x0]
  402730:	cmp	w0, #0x9
  402734:	b.eq	40274c <ferror@plt+0x103c>  // b.none
  402738:	b	40279c <ferror@plt+0x108c>
  40273c:	ldr	x0, [sp, #24]
  402740:	bl	401480 <fclose@plt>
  402744:	cmp	w0, #0x0
  402748:	b.ne	402798 <ferror@plt+0x1088>  // b.any
  40274c:	mov	w0, #0x0                   	// #0
  402750:	b	4027b8 <ferror@plt+0x10a8>
  402754:	nop
  402758:	b	402770 <ferror@plt+0x1060>
  40275c:	nop
  402760:	b	402770 <ferror@plt+0x1060>
  402764:	nop
  402768:	b	402770 <ferror@plt+0x1060>
  40276c:	nop
  402770:	bl	4016b0 <__errno_location@plt>
  402774:	ldr	w0, [x0]
  402778:	str	w0, [sp, #44]
  40277c:	ldr	x0, [sp, #24]
  402780:	bl	401480 <fclose@plt>
  402784:	bl	4016b0 <__errno_location@plt>
  402788:	mov	x1, x0
  40278c:	ldr	w0, [sp, #44]
  402790:	str	w0, [x1]
  402794:	b	40279c <ferror@plt+0x108c>
  402798:	nop
  40279c:	bl	4016b0 <__errno_location@plt>
  4027a0:	ldr	w0, [x0]
  4027a4:	cmp	w0, #0x20
  4027a8:	b.ne	4027b4 <ferror@plt+0x10a4>  // b.any
  4027ac:	mov	w0, #0x0                   	// #0
  4027b0:	b	4027b8 <ferror@plt+0x10a8>
  4027b4:	mov	w0, #0xffffffff            	// #-1
  4027b8:	ldp	x29, x30, [sp], #48
  4027bc:	ret
  4027c0:	stp	x29, x30, [sp, #-32]!
  4027c4:	mov	x29, sp
  4027c8:	str	x0, [sp, #24]
  4027cc:	mov	w1, #0x0                   	// #0
  4027d0:	ldr	x0, [sp, #24]
  4027d4:	bl	402650 <ferror@plt+0xf40>
  4027d8:	ldp	x29, x30, [sp], #32
  4027dc:	ret
  4027e0:	stp	x29, x30, [sp, #-32]!
  4027e4:	mov	x29, sp
  4027e8:	str	x0, [sp, #24]
  4027ec:	mov	w1, #0x1                   	// #1
  4027f0:	ldr	x0, [sp, #24]
  4027f4:	bl	402650 <ferror@plt+0xf40>
  4027f8:	ldp	x29, x30, [sp], #32
  4027fc:	ret
  402800:	stp	x29, x30, [sp, #-48]!
  402804:	mov	x29, sp
  402808:	str	x0, [sp, #24]
  40280c:	ldr	x0, [sp, #24]
  402810:	cmp	x0, #0x0
  402814:	b.ne	402840 <ferror@plt+0x1130>  // b.any
  402818:	adrp	x0, 418000 <ferror@plt+0x168f0>
  40281c:	add	x0, x0, #0x1e0
  402820:	ldr	x0, [x0]
  402824:	mov	x3, x0
  402828:	mov	x2, #0x37                  	// #55
  40282c:	mov	x1, #0x1                   	// #1
  402830:	adrp	x0, 406000 <ferror@plt+0x48f0>
  402834:	add	x0, x0, #0x7e0
  402838:	bl	401630 <fwrite@plt>
  40283c:	bl	401570 <abort@plt>
  402840:	mov	w1, #0x2f                  	// #47
  402844:	ldr	x0, [sp, #24]
  402848:	bl	401540 <strrchr@plt>
  40284c:	str	x0, [sp, #40]
  402850:	ldr	x0, [sp, #40]
  402854:	cmp	x0, #0x0
  402858:	b.eq	402868 <ferror@plt+0x1158>  // b.none
  40285c:	ldr	x0, [sp, #40]
  402860:	add	x0, x0, #0x1
  402864:	b	40286c <ferror@plt+0x115c>
  402868:	ldr	x0, [sp, #24]
  40286c:	str	x0, [sp, #32]
  402870:	ldr	x1, [sp, #32]
  402874:	ldr	x0, [sp, #24]
  402878:	sub	x0, x1, x0
  40287c:	cmp	x0, #0x6
  402880:	b.le	4028e8 <ferror@plt+0x11d8>
  402884:	ldr	x0, [sp, #32]
  402888:	sub	x3, x0, #0x7
  40288c:	mov	x2, #0x7                   	// #7
  402890:	adrp	x0, 406000 <ferror@plt+0x48f0>
  402894:	add	x1, x0, #0x818
  402898:	mov	x0, x3
  40289c:	bl	4014d0 <strncmp@plt>
  4028a0:	cmp	w0, #0x0
  4028a4:	b.ne	4028e8 <ferror@plt+0x11d8>  // b.any
  4028a8:	ldr	x0, [sp, #32]
  4028ac:	str	x0, [sp, #24]
  4028b0:	mov	x2, #0x3                   	// #3
  4028b4:	adrp	x0, 406000 <ferror@plt+0x48f0>
  4028b8:	add	x1, x0, #0x820
  4028bc:	ldr	x0, [sp, #32]
  4028c0:	bl	4014d0 <strncmp@plt>
  4028c4:	cmp	w0, #0x0
  4028c8:	b.ne	4028e8 <ferror@plt+0x11d8>  // b.any
  4028cc:	ldr	x0, [sp, #32]
  4028d0:	add	x0, x0, #0x3
  4028d4:	str	x0, [sp, #24]
  4028d8:	adrp	x0, 418000 <ferror@plt+0x168f0>
  4028dc:	add	x0, x0, #0x200
  4028e0:	ldr	x1, [sp, #24]
  4028e4:	str	x1, [x0]
  4028e8:	adrp	x0, 418000 <ferror@plt+0x168f0>
  4028ec:	add	x0, x0, #0x218
  4028f0:	ldr	x1, [sp, #24]
  4028f4:	str	x1, [x0]
  4028f8:	adrp	x0, 418000 <ferror@plt+0x168f0>
  4028fc:	add	x0, x0, #0x1d8
  402900:	ldr	x1, [sp, #24]
  402904:	str	x1, [x0]
  402908:	nop
  40290c:	ldp	x29, x30, [sp], #48
  402910:	ret
  402914:	stp	x29, x30, [sp, #-192]!
  402918:	mov	x29, sp
  40291c:	str	x0, [sp, #24]
  402920:	str	x1, [sp, #16]
  402924:	mov	w1, #0x2                   	// #2
  402928:	ldr	x0, [sp, #16]
  40292c:	bl	4030dc <ferror@plt+0x19cc>
  402930:	str	x0, [sp, #176]
  402934:	strb	wzr, [sp, #191]
  402938:	b	402d3c <ferror@plt+0x162c>
  40293c:	ldr	x1, [sp, #176]
  402940:	ldr	x0, [sp, #24]
  402944:	bl	404564 <ferror@plt+0x2e54>
  402948:	str	x0, [sp, #168]
  40294c:	ldr	x0, [sp, #168]
  402950:	cmp	x0, #0x0
  402954:	b.eq	402d50 <ferror@plt+0x1640>  // b.none
  402958:	bl	401610 <__ctype_get_mb_cur_max@plt>
  40295c:	cmp	x0, #0x1
  402960:	b.ls	402c50 <ferror@plt+0x1540>  // b.plast
  402964:	ldr	x0, [sp, #24]
  402968:	str	x0, [sp, #48]
  40296c:	strb	wzr, [sp, #32]
  402970:	add	x0, sp, #0x20
  402974:	add	x0, x0, #0x4
  402978:	mov	x2, #0x8                   	// #8
  40297c:	mov	w1, #0x0                   	// #0
  402980:	bl	401500 <memset@plt>
  402984:	strb	wzr, [sp, #44]
  402988:	mov	w0, #0x1                   	// #1
  40298c:	strb	w0, [sp, #190]
  402990:	ldr	x0, [sp, #48]
  402994:	ldr	x1, [sp, #168]
  402998:	cmp	x1, x0
  40299c:	b.ls	402a44 <ferror@plt+0x1334>  // b.plast
  4029a0:	add	x0, sp, #0x20
  4029a4:	bl	404c48 <ferror@plt+0x3538>
  4029a8:	ldrb	w0, [sp, #64]
  4029ac:	eor	w0, w0, #0x1
  4029b0:	and	w0, w0, #0xff
  4029b4:	cmp	w0, #0x0
  4029b8:	b.ne	4029c8 <ferror@plt+0x12b8>  // b.any
  4029bc:	ldr	w0, [sp, #68]
  4029c0:	cmp	w0, #0x0
  4029c4:	b.eq	4029d0 <ferror@plt+0x12c0>  // b.none
  4029c8:	mov	w0, #0x1                   	// #1
  4029cc:	b	4029d4 <ferror@plt+0x12c4>
  4029d0:	mov	w0, #0x0                   	// #0
  4029d4:	cmp	w0, #0x0
  4029d8:	b.ne	4029e0 <ferror@plt+0x12d0>  // b.any
  4029dc:	bl	401570 <abort@plt>
  4029e0:	add	x0, sp, #0x60
  4029e4:	add	x1, sp, #0x30
  4029e8:	ldp	x2, x3, [x1]
  4029ec:	stp	x2, x3, [x0]
  4029f0:	ldp	x2, x3, [x1, #16]
  4029f4:	stp	x2, x3, [x0, #16]
  4029f8:	ldp	x2, x3, [x1, #32]
  4029fc:	stp	x2, x3, [x0, #32]
  402a00:	ldr	x1, [sp, #48]
  402a04:	ldr	x0, [sp, #56]
  402a08:	add	x0, x1, x0
  402a0c:	str	x0, [sp, #48]
  402a10:	strb	wzr, [sp, #44]
  402a14:	ldr	x0, [sp, #48]
  402a18:	ldr	x1, [sp, #168]
  402a1c:	cmp	x1, x0
  402a20:	b.hi	4029a0 <ferror@plt+0x1290>  // b.pmore
  402a24:	ldrb	w0, [sp, #112]
  402a28:	cmp	w0, #0x0
  402a2c:	b.eq	402a44 <ferror@plt+0x1334>  // b.none
  402a30:	ldr	w0, [sp, #116]
  402a34:	bl	401680 <iswalnum@plt>
  402a38:	cmp	w0, #0x0
  402a3c:	b.eq	402a44 <ferror@plt+0x1334>  // b.none
  402a40:	strb	wzr, [sp, #190]
  402a44:	ldr	x0, [sp, #168]
  402a48:	str	x0, [sp, #48]
  402a4c:	strb	wzr, [sp, #32]
  402a50:	add	x0, sp, #0x20
  402a54:	add	x0, x0, #0x4
  402a58:	mov	x2, #0x8                   	// #8
  402a5c:	mov	w1, #0x0                   	// #0
  402a60:	bl	401500 <memset@plt>
  402a64:	strb	wzr, [sp, #44]
  402a68:	ldr	x0, [sp, #176]
  402a6c:	str	x0, [sp, #112]
  402a70:	strb	wzr, [sp, #96]
  402a74:	add	x0, sp, #0x60
  402a78:	add	x0, x0, #0x4
  402a7c:	mov	x2, #0x8                   	// #8
  402a80:	mov	w1, #0x0                   	// #0
  402a84:	bl	401500 <memset@plt>
  402a88:	strb	wzr, [sp, #108]
  402a8c:	b	402af8 <ferror@plt+0x13e8>
  402a90:	add	x0, sp, #0x20
  402a94:	bl	404c48 <ferror@plt+0x3538>
  402a98:	ldrb	w0, [sp, #64]
  402a9c:	eor	w0, w0, #0x1
  402aa0:	and	w0, w0, #0xff
  402aa4:	cmp	w0, #0x0
  402aa8:	b.ne	402ab8 <ferror@plt+0x13a8>  // b.any
  402aac:	ldr	w0, [sp, #68]
  402ab0:	cmp	w0, #0x0
  402ab4:	b.eq	402ac0 <ferror@plt+0x13b0>  // b.none
  402ab8:	mov	w0, #0x1                   	// #1
  402abc:	b	402ac4 <ferror@plt+0x13b4>
  402ac0:	mov	w0, #0x0                   	// #0
  402ac4:	cmp	w0, #0x0
  402ac8:	b.ne	402ad0 <ferror@plt+0x13c0>  // b.any
  402acc:	bl	401570 <abort@plt>
  402ad0:	ldr	x1, [sp, #48]
  402ad4:	ldr	x0, [sp, #56]
  402ad8:	add	x0, x1, x0
  402adc:	str	x0, [sp, #48]
  402ae0:	strb	wzr, [sp, #44]
  402ae4:	ldr	x1, [sp, #112]
  402ae8:	ldr	x0, [sp, #120]
  402aec:	add	x0, x1, x0
  402af0:	str	x0, [sp, #112]
  402af4:	strb	wzr, [sp, #108]
  402af8:	add	x0, sp, #0x60
  402afc:	bl	404c48 <ferror@plt+0x3538>
  402b00:	ldrb	w0, [sp, #128]
  402b04:	eor	w0, w0, #0x1
  402b08:	and	w0, w0, #0xff
  402b0c:	cmp	w0, #0x0
  402b10:	b.ne	402b20 <ferror@plt+0x1410>  // b.any
  402b14:	ldr	w0, [sp, #132]
  402b18:	cmp	w0, #0x0
  402b1c:	b.eq	402b28 <ferror@plt+0x1418>  // b.none
  402b20:	mov	w0, #0x1                   	// #1
  402b24:	b	402b2c <ferror@plt+0x141c>
  402b28:	mov	w0, #0x0                   	// #0
  402b2c:	cmp	w0, #0x0
  402b30:	b.ne	402a90 <ferror@plt+0x1380>  // b.any
  402b34:	mov	w0, #0x1                   	// #1
  402b38:	strb	w0, [sp, #189]
  402b3c:	add	x0, sp, #0x20
  402b40:	bl	404c48 <ferror@plt+0x3538>
  402b44:	ldrb	w0, [sp, #64]
  402b48:	eor	w0, w0, #0x1
  402b4c:	and	w0, w0, #0xff
  402b50:	cmp	w0, #0x0
  402b54:	b.ne	402b64 <ferror@plt+0x1454>  // b.any
  402b58:	ldr	w0, [sp, #68]
  402b5c:	cmp	w0, #0x0
  402b60:	b.eq	402b6c <ferror@plt+0x145c>  // b.none
  402b64:	mov	w0, #0x1                   	// #1
  402b68:	b	402b70 <ferror@plt+0x1460>
  402b6c:	mov	w0, #0x0                   	// #0
  402b70:	cmp	w0, #0x0
  402b74:	b.eq	402bb8 <ferror@plt+0x14a8>  // b.none
  402b78:	add	x0, sp, #0x60
  402b7c:	add	x1, sp, #0x30
  402b80:	ldp	x2, x3, [x1]
  402b84:	stp	x2, x3, [x0]
  402b88:	ldp	x2, x3, [x1, #16]
  402b8c:	stp	x2, x3, [x0, #16]
  402b90:	ldp	x2, x3, [x1, #32]
  402b94:	stp	x2, x3, [x0, #32]
  402b98:	ldrb	w0, [sp, #112]
  402b9c:	cmp	w0, #0x0
  402ba0:	b.eq	402bb8 <ferror@plt+0x14a8>  // b.none
  402ba4:	ldr	w0, [sp, #116]
  402ba8:	bl	401680 <iswalnum@plt>
  402bac:	cmp	w0, #0x0
  402bb0:	b.eq	402bb8 <ferror@plt+0x14a8>  // b.none
  402bb4:	strb	wzr, [sp, #189]
  402bb8:	ldrb	w0, [sp, #190]
  402bbc:	cmp	w0, #0x0
  402bc0:	b.eq	402bdc <ferror@plt+0x14cc>  // b.none
  402bc4:	ldrb	w0, [sp, #189]
  402bc8:	cmp	w0, #0x0
  402bcc:	b.eq	402bdc <ferror@plt+0x14cc>  // b.none
  402bd0:	mov	w0, #0x1                   	// #1
  402bd4:	strb	w0, [sp, #191]
  402bd8:	b	402d64 <ferror@plt+0x1654>
  402bdc:	ldr	x0, [sp, #168]
  402be0:	str	x0, [sp, #48]
  402be4:	strb	wzr, [sp, #32]
  402be8:	add	x0, sp, #0x20
  402bec:	add	x0, x0, #0x4
  402bf0:	mov	x2, #0x8                   	// #8
  402bf4:	mov	w1, #0x0                   	// #0
  402bf8:	bl	401500 <memset@plt>
  402bfc:	strb	wzr, [sp, #44]
  402c00:	add	x0, sp, #0x20
  402c04:	bl	404c48 <ferror@plt+0x3538>
  402c08:	ldrb	w0, [sp, #64]
  402c0c:	eor	w0, w0, #0x1
  402c10:	and	w0, w0, #0xff
  402c14:	cmp	w0, #0x0
  402c18:	b.ne	402c28 <ferror@plt+0x1518>  // b.any
  402c1c:	ldr	w0, [sp, #68]
  402c20:	cmp	w0, #0x0
  402c24:	b.eq	402c30 <ferror@plt+0x1520>  // b.none
  402c28:	mov	w0, #0x1                   	// #1
  402c2c:	b	402c34 <ferror@plt+0x1524>
  402c30:	mov	w0, #0x0                   	// #0
  402c34:	cmp	w0, #0x0
  402c38:	b.eq	402d58 <ferror@plt+0x1648>  // b.none
  402c3c:	ldr	x0, [sp, #56]
  402c40:	ldr	x1, [sp, #168]
  402c44:	add	x0, x1, x0
  402c48:	str	x0, [sp, #24]
  402c4c:	b	402d3c <ferror@plt+0x162c>
  402c50:	mov	w0, #0x1                   	// #1
  402c54:	strb	w0, [sp, #188]
  402c58:	ldr	x1, [sp, #24]
  402c5c:	ldr	x0, [sp, #168]
  402c60:	cmp	x1, x0
  402c64:	b.cs	402c9c <ferror@plt+0x158c>  // b.hs, b.nlast
  402c68:	bl	4015f0 <__ctype_b_loc@plt>
  402c6c:	ldr	x1, [x0]
  402c70:	ldr	x0, [sp, #168]
  402c74:	sub	x0, x0, #0x1
  402c78:	ldrb	w0, [x0]
  402c7c:	and	x0, x0, #0xff
  402c80:	lsl	x0, x0, #1
  402c84:	add	x0, x1, x0
  402c88:	ldrh	w0, [x0]
  402c8c:	and	w0, w0, #0x8
  402c90:	cmp	w0, #0x0
  402c94:	b.eq	402c9c <ferror@plt+0x158c>  // b.none
  402c98:	strb	wzr, [sp, #188]
  402c9c:	ldr	x0, [sp, #176]
  402ca0:	bl	4013e0 <strlen@plt>
  402ca4:	mov	x1, x0
  402ca8:	ldr	x0, [sp, #168]
  402cac:	add	x0, x0, x1
  402cb0:	str	x0, [sp, #160]
  402cb4:	mov	w0, #0x1                   	// #1
  402cb8:	strb	w0, [sp, #187]
  402cbc:	ldr	x0, [sp, #160]
  402cc0:	ldrb	w0, [x0]
  402cc4:	cmp	w0, #0x0
  402cc8:	b.eq	402cfc <ferror@plt+0x15ec>  // b.none
  402ccc:	bl	4015f0 <__ctype_b_loc@plt>
  402cd0:	ldr	x1, [x0]
  402cd4:	ldr	x0, [sp, #160]
  402cd8:	ldrb	w0, [x0]
  402cdc:	and	x0, x0, #0xff
  402ce0:	lsl	x0, x0, #1
  402ce4:	add	x0, x1, x0
  402ce8:	ldrh	w0, [x0]
  402cec:	and	w0, w0, #0x8
  402cf0:	cmp	w0, #0x0
  402cf4:	b.eq	402cfc <ferror@plt+0x15ec>  // b.none
  402cf8:	strb	wzr, [sp, #187]
  402cfc:	ldrb	w0, [sp, #188]
  402d00:	cmp	w0, #0x0
  402d04:	b.eq	402d20 <ferror@plt+0x1610>  // b.none
  402d08:	ldrb	w0, [sp, #187]
  402d0c:	cmp	w0, #0x0
  402d10:	b.eq	402d20 <ferror@plt+0x1610>  // b.none
  402d14:	mov	w0, #0x1                   	// #1
  402d18:	strb	w0, [sp, #191]
  402d1c:	b	402d64 <ferror@plt+0x1654>
  402d20:	ldr	x0, [sp, #168]
  402d24:	ldrb	w0, [x0]
  402d28:	cmp	w0, #0x0
  402d2c:	b.eq	402d60 <ferror@plt+0x1650>  // b.none
  402d30:	ldr	x0, [sp, #168]
  402d34:	add	x0, x0, #0x1
  402d38:	str	x0, [sp, #24]
  402d3c:	ldr	x0, [sp, #24]
  402d40:	ldrb	w0, [x0]
  402d44:	cmp	w0, #0x0
  402d48:	b.ne	40293c <ferror@plt+0x122c>  // b.any
  402d4c:	b	402d64 <ferror@plt+0x1654>
  402d50:	nop
  402d54:	b	402d64 <ferror@plt+0x1654>
  402d58:	nop
  402d5c:	b	402d64 <ferror@plt+0x1654>
  402d60:	nop
  402d64:	ldr	x0, [sp, #176]
  402d68:	bl	401600 <free@plt>
  402d6c:	ldrb	w0, [sp, #191]
  402d70:	ldp	x29, x30, [sp], #192
  402d74:	ret
  402d78:	stp	x29, x30, [sp, #-64]!
  402d7c:	mov	x29, sp
  402d80:	str	x19, [sp, #16]
  402d84:	str	x0, [sp, #40]
  402d88:	ldr	x0, [sp, #40]
  402d8c:	bl	4016e0 <gettext@plt>
  402d90:	str	x0, [sp, #56]
  402d94:	ldr	x1, [sp, #56]
  402d98:	ldr	x0, [sp, #40]
  402d9c:	cmp	x1, x0
  402da0:	b.eq	402e08 <ferror@plt+0x16f8>  // b.none
  402da4:	ldr	x1, [sp, #40]
  402da8:	ldr	x0, [sp, #56]
  402dac:	bl	402914 <ferror@plt+0x1204>
  402db0:	and	w0, w0, #0xff
  402db4:	cmp	w0, #0x0
  402db8:	b.eq	402dc4 <ferror@plt+0x16b4>  // b.none
  402dbc:	ldr	x0, [sp, #56]
  402dc0:	b	402e0c <ferror@plt+0x16fc>
  402dc4:	ldr	x0, [sp, #56]
  402dc8:	bl	4013e0 <strlen@plt>
  402dcc:	mov	x19, x0
  402dd0:	ldr	x0, [sp, #40]
  402dd4:	bl	4013e0 <strlen@plt>
  402dd8:	add	x0, x19, x0
  402ddc:	add	x0, x0, #0x4
  402de0:	bl	4034f0 <ferror@plt+0x1de0>
  402de4:	str	x0, [sp, #48]
  402de8:	ldr	x3, [sp, #40]
  402dec:	ldr	x2, [sp, #56]
  402df0:	adrp	x0, 406000 <ferror@plt+0x48f0>
  402df4:	add	x1, x0, #0x828
  402df8:	ldr	x0, [sp, #48]
  402dfc:	bl	401440 <sprintf@plt>
  402e00:	ldr	x0, [sp, #48]
  402e04:	b	402e0c <ferror@plt+0x16fc>
  402e08:	ldr	x0, [sp, #40]
  402e0c:	ldr	x19, [sp, #16]
  402e10:	ldp	x29, x30, [sp], #64
  402e14:	ret
  402e18:	stp	x29, x30, [sp, #-144]!
  402e1c:	mov	x29, sp
  402e20:	str	x19, [sp, #16]
  402e24:	str	x0, [sp, #40]
  402e28:	str	x1, [sp, #32]
  402e2c:	ldr	x0, [sp, #40]
  402e30:	bl	4016e0 <gettext@plt>
  402e34:	str	x0, [sp, #104]
  402e38:	bl	403808 <ferror@plt+0x20f8>
  402e3c:	str	x0, [sp, #96]
  402e40:	str	xzr, [sp, #136]
  402e44:	str	xzr, [sp, #128]
  402e48:	str	xzr, [sp, #120]
  402e4c:	str	xzr, [sp, #112]
  402e50:	adrp	x0, 406000 <ferror@plt+0x48f0>
  402e54:	add	x1, x0, #0x830
  402e58:	ldr	x0, [sp, #96]
  402e5c:	bl	403780 <ferror@plt+0x2070>
  402e60:	cmp	w0, #0x0
  402e64:	b.eq	402f34 <ferror@plt+0x1824>  // b.none
  402e68:	ldr	x2, [sp, #96]
  402e6c:	adrp	x0, 406000 <ferror@plt+0x48f0>
  402e70:	add	x1, x0, #0x830
  402e74:	ldr	x0, [sp, #32]
  402e78:	bl	40372c <ferror@plt+0x201c>
  402e7c:	str	x0, [sp, #136]
  402e80:	ldr	x0, [sp, #136]
  402e84:	str	x0, [sp, #120]
  402e88:	ldr	x0, [sp, #96]
  402e8c:	bl	4013e0 <strlen@plt>
  402e90:	str	x0, [sp, #88]
  402e94:	ldr	x0, [sp, #88]
  402e98:	add	x0, x0, #0xb
  402e9c:	bl	4034f0 <ferror@plt+0x1de0>
  402ea0:	str	x0, [sp, #80]
  402ea4:	ldr	x2, [sp, #88]
  402ea8:	ldr	x1, [sp, #96]
  402eac:	ldr	x0, [sp, #80]
  402eb0:	bl	4013b0 <memcpy@plt>
  402eb4:	ldr	x1, [sp, #80]
  402eb8:	ldr	x0, [sp, #88]
  402ebc:	add	x3, x1, x0
  402ec0:	mov	x2, #0xb                   	// #11
  402ec4:	adrp	x0, 406000 <ferror@plt+0x48f0>
  402ec8:	add	x1, x0, #0x838
  402ecc:	mov	x0, x3
  402ed0:	bl	4013b0 <memcpy@plt>
  402ed4:	ldr	x2, [sp, #80]
  402ed8:	adrp	x0, 406000 <ferror@plt+0x48f0>
  402edc:	add	x1, x0, #0x830
  402ee0:	ldr	x0, [sp, #32]
  402ee4:	bl	40372c <ferror@plt+0x201c>
  402ee8:	str	x0, [sp, #72]
  402eec:	ldr	x0, [sp, #80]
  402ef0:	bl	401600 <free@plt>
  402ef4:	ldr	x0, [sp, #72]
  402ef8:	cmp	x0, #0x0
  402efc:	b.eq	402f44 <ferror@plt+0x1834>  // b.none
  402f00:	mov	w1, #0x3f                  	// #63
  402f04:	ldr	x0, [sp, #72]
  402f08:	bl	401620 <strchr@plt>
  402f0c:	cmp	x0, #0x0
  402f10:	b.eq	402f20 <ferror@plt+0x1810>  // b.none
  402f14:	ldr	x0, [sp, #72]
  402f18:	bl	401600 <free@plt>
  402f1c:	b	402f44 <ferror@plt+0x1834>
  402f20:	ldr	x0, [sp, #72]
  402f24:	str	x0, [sp, #128]
  402f28:	ldr	x0, [sp, #128]
  402f2c:	str	x0, [sp, #112]
  402f30:	b	402f44 <ferror@plt+0x1834>
  402f34:	ldr	x0, [sp, #32]
  402f38:	str	x0, [sp, #120]
  402f3c:	ldr	x0, [sp, #32]
  402f40:	str	x0, [sp, #112]
  402f44:	ldr	x0, [sp, #120]
  402f48:	cmp	x0, #0x0
  402f4c:	b.ne	402f6c <ferror@plt+0x185c>  // b.any
  402f50:	ldr	x0, [sp, #112]
  402f54:	cmp	x0, #0x0
  402f58:	b.eq	402f64 <ferror@plt+0x1854>  // b.none
  402f5c:	ldr	x0, [sp, #112]
  402f60:	b	402f70 <ferror@plt+0x1860>
  402f64:	ldr	x0, [sp, #40]
  402f68:	b	402f70 <ferror@plt+0x1860>
  402f6c:	ldr	x0, [sp, #120]
  402f70:	str	x0, [sp, #64]
  402f74:	ldr	x1, [sp, #40]
  402f78:	ldr	x0, [sp, #104]
  402f7c:	bl	4015c0 <strcmp@plt>
  402f80:	cmp	w0, #0x0
  402f84:	b.eq	403084 <ferror@plt+0x1974>  // b.none
  402f88:	ldr	x1, [sp, #40]
  402f8c:	ldr	x0, [sp, #104]
  402f90:	bl	402914 <ferror@plt+0x1204>
  402f94:	and	w0, w0, #0xff
  402f98:	cmp	w0, #0x0
  402f9c:	b.ne	402fe8 <ferror@plt+0x18d8>  // b.any
  402fa0:	ldr	x0, [sp, #120]
  402fa4:	cmp	x0, #0x0
  402fa8:	b.eq	402fc4 <ferror@plt+0x18b4>  // b.none
  402fac:	ldr	x1, [sp, #120]
  402fb0:	ldr	x0, [sp, #104]
  402fb4:	bl	402914 <ferror@plt+0x1204>
  402fb8:	and	w0, w0, #0xff
  402fbc:	cmp	w0, #0x0
  402fc0:	b.ne	402fe8 <ferror@plt+0x18d8>  // b.any
  402fc4:	ldr	x0, [sp, #112]
  402fc8:	cmp	x0, #0x0
  402fcc:	b.eq	403018 <ferror@plt+0x1908>  // b.none
  402fd0:	ldr	x1, [sp, #112]
  402fd4:	ldr	x0, [sp, #104]
  402fd8:	bl	402914 <ferror@plt+0x1204>
  402fdc:	and	w0, w0, #0xff
  402fe0:	cmp	w0, #0x0
  402fe4:	b.eq	403018 <ferror@plt+0x1908>  // b.none
  402fe8:	ldr	x0, [sp, #136]
  402fec:	cmp	x0, #0x0
  402ff0:	b.eq	402ffc <ferror@plt+0x18ec>  // b.none
  402ff4:	ldr	x0, [sp, #136]
  402ff8:	bl	401600 <free@plt>
  402ffc:	ldr	x0, [sp, #128]
  403000:	cmp	x0, #0x0
  403004:	b.eq	403010 <ferror@plt+0x1900>  // b.none
  403008:	ldr	x0, [sp, #128]
  40300c:	bl	401600 <free@plt>
  403010:	ldr	x0, [sp, #104]
  403014:	b	4030d0 <ferror@plt+0x19c0>
  403018:	ldr	x0, [sp, #104]
  40301c:	bl	4013e0 <strlen@plt>
  403020:	mov	x19, x0
  403024:	ldr	x0, [sp, #64]
  403028:	bl	4013e0 <strlen@plt>
  40302c:	add	x0, x19, x0
  403030:	add	x0, x0, #0x4
  403034:	bl	4034f0 <ferror@plt+0x1de0>
  403038:	str	x0, [sp, #56]
  40303c:	ldr	x3, [sp, #64]
  403040:	ldr	x2, [sp, #104]
  403044:	adrp	x0, 406000 <ferror@plt+0x48f0>
  403048:	add	x1, x0, #0x828
  40304c:	ldr	x0, [sp, #56]
  403050:	bl	401440 <sprintf@plt>
  403054:	ldr	x0, [sp, #136]
  403058:	cmp	x0, #0x0
  40305c:	b.eq	403068 <ferror@plt+0x1958>  // b.none
  403060:	ldr	x0, [sp, #136]
  403064:	bl	401600 <free@plt>
  403068:	ldr	x0, [sp, #128]
  40306c:	cmp	x0, #0x0
  403070:	b.eq	40307c <ferror@plt+0x196c>  // b.none
  403074:	ldr	x0, [sp, #128]
  403078:	bl	401600 <free@plt>
  40307c:	ldr	x0, [sp, #56]
  403080:	b	4030d0 <ferror@plt+0x19c0>
  403084:	ldr	x0, [sp, #136]
  403088:	cmp	x0, #0x0
  40308c:	b.eq	4030a8 <ferror@plt+0x1998>  // b.none
  403090:	ldr	x1, [sp, #136]
  403094:	ldr	x0, [sp, #64]
  403098:	cmp	x1, x0
  40309c:	b.eq	4030a8 <ferror@plt+0x1998>  // b.none
  4030a0:	ldr	x0, [sp, #136]
  4030a4:	bl	401600 <free@plt>
  4030a8:	ldr	x0, [sp, #128]
  4030ac:	cmp	x0, #0x0
  4030b0:	b.eq	4030cc <ferror@plt+0x19bc>  // b.none
  4030b4:	ldr	x1, [sp, #128]
  4030b8:	ldr	x0, [sp, #64]
  4030bc:	cmp	x1, x0
  4030c0:	b.eq	4030cc <ferror@plt+0x19bc>  // b.none
  4030c4:	ldr	x0, [sp, #128]
  4030c8:	bl	401600 <free@plt>
  4030cc:	ldr	x0, [sp, #64]
  4030d0:	ldr	x19, [sp, #16]
  4030d4:	ldp	x29, x30, [sp], #144
  4030d8:	ret
  4030dc:	stp	x29, x30, [sp, #-160]!
  4030e0:	mov	x29, sp
  4030e4:	str	x19, [sp, #16]
  4030e8:	str	x0, [sp, #40]
  4030ec:	str	w1, [sp, #36]
  4030f0:	ldr	x0, [sp, #40]
  4030f4:	bl	401530 <strdup@plt>
  4030f8:	str	x0, [sp, #128]
  4030fc:	ldr	x0, [sp, #128]
  403100:	cmp	x0, #0x0
  403104:	b.ne	40310c <ferror@plt+0x19fc>  // b.any
  403108:	bl	403470 <ferror@plt+0x1d60>
  40310c:	bl	401610 <__ctype_get_mb_cur_max@plt>
  403110:	cmp	x0, #0x1
  403114:	b.ls	40336c <ferror@plt+0x1c5c>  // b.plast
  403118:	ldr	w0, [sp, #36]
  40311c:	cmp	w0, #0x0
  403120:	b.eq	4031c8 <ferror@plt+0x1ab8>  // b.none
  403124:	ldr	x0, [sp, #128]
  403128:	str	x0, [sp, #80]
  40312c:	ldr	x19, [sp, #80]
  403130:	ldr	x0, [sp, #128]
  403134:	bl	4013e0 <strlen@plt>
  403138:	add	x0, x19, x0
  40313c:	str	x0, [sp, #56]
  403140:	strb	wzr, [sp, #64]
  403144:	add	x0, sp, #0x38
  403148:	add	x0, x0, #0xc
  40314c:	mov	x2, #0x8                   	// #8
  403150:	mov	w1, #0x0                   	// #0
  403154:	bl	401500 <memset@plt>
  403158:	strb	wzr, [sp, #76]
  40315c:	b	403174 <ferror@plt+0x1a64>
  403160:	ldr	x1, [sp, #80]
  403164:	ldr	x0, [sp, #88]
  403168:	add	x0, x1, x0
  40316c:	str	x0, [sp, #80]
  403170:	strb	wzr, [sp, #76]
  403174:	ldr	x1, [sp, #80]
  403178:	ldr	x0, [sp, #56]
  40317c:	cmp	x1, x0
  403180:	b.cs	4031a8 <ferror@plt+0x1a98>  // b.hs, b.nlast
  403184:	add	x0, sp, #0x38
  403188:	bl	40385c <ferror@plt+0x214c>
  40318c:	ldrb	w0, [sp, #96]
  403190:	cmp	w0, #0x0
  403194:	b.eq	4031a8 <ferror@plt+0x1a98>  // b.none
  403198:	ldr	w0, [sp, #100]
  40319c:	bl	401490 <iswspace@plt>
  4031a0:	cmp	w0, #0x0
  4031a4:	b.ne	403160 <ferror@plt+0x1a50>  // b.any
  4031a8:	ldr	x19, [sp, #80]
  4031ac:	ldr	x0, [sp, #80]
  4031b0:	bl	4013e0 <strlen@plt>
  4031b4:	add	x0, x0, #0x1
  4031b8:	mov	x2, x0
  4031bc:	mov	x1, x19
  4031c0:	ldr	x0, [sp, #128]
  4031c4:	bl	4013c0 <memmove@plt>
  4031c8:	ldr	w0, [sp, #36]
  4031cc:	cmp	w0, #0x1
  4031d0:	b.eq	403460 <ferror@plt+0x1d50>  // b.none
  4031d4:	str	wzr, [sp, #156]
  4031d8:	ldr	x0, [sp, #128]
  4031dc:	str	x0, [sp, #80]
  4031e0:	ldr	x19, [sp, #80]
  4031e4:	ldr	x0, [sp, #128]
  4031e8:	bl	4013e0 <strlen@plt>
  4031ec:	add	x0, x19, x0
  4031f0:	str	x0, [sp, #56]
  4031f4:	strb	wzr, [sp, #64]
  4031f8:	add	x0, sp, #0x38
  4031fc:	add	x0, x0, #0xc
  403200:	mov	x2, #0x8                   	// #8
  403204:	mov	w1, #0x0                   	// #0
  403208:	bl	401500 <memset@plt>
  40320c:	strb	wzr, [sp, #76]
  403210:	b	40332c <ferror@plt+0x1c1c>
  403214:	ldrb	w0, [sp, #96]
  403218:	cmp	w0, #0x0
  40321c:	b.eq	403230 <ferror@plt+0x1b20>  // b.none
  403220:	ldr	w0, [sp, #100]
  403224:	bl	401490 <iswspace@plt>
  403228:	cmp	w0, #0x0
  40322c:	b.ne	40330c <ferror@plt+0x1bfc>  // b.any
  403230:	ldr	w0, [sp, #156]
  403234:	cmp	w0, #0x0
  403238:	b.ne	40326c <ferror@plt+0x1b5c>  // b.any
  40323c:	ldrb	w0, [sp, #96]
  403240:	eor	w0, w0, #0x1
  403244:	and	w0, w0, #0xff
  403248:	cmp	w0, #0x0
  40324c:	b.ne	403260 <ferror@plt+0x1b50>  // b.any
  403250:	ldr	w0, [sp, #100]
  403254:	bl	401490 <iswspace@plt>
  403258:	cmp	w0, #0x0
  40325c:	b.ne	40326c <ferror@plt+0x1b5c>  // b.any
  403260:	mov	w0, #0x1                   	// #1
  403264:	str	w0, [sp, #156]
  403268:	b	403318 <ferror@plt+0x1c08>
  40326c:	ldr	w0, [sp, #156]
  403270:	cmp	w0, #0x1
  403274:	b.ne	40329c <ferror@plt+0x1b8c>  // b.any
  403278:	ldrb	w0, [sp, #96]
  40327c:	eor	w0, w0, #0x1
  403280:	and	w0, w0, #0xff
  403284:	cmp	w0, #0x0
  403288:	b.ne	403314 <ferror@plt+0x1c04>  // b.any
  40328c:	ldr	w0, [sp, #100]
  403290:	bl	401490 <iswspace@plt>
  403294:	cmp	w0, #0x0
  403298:	b.eq	403314 <ferror@plt+0x1c04>  // b.none
  40329c:	ldr	w0, [sp, #156]
  4032a0:	cmp	w0, #0x1
  4032a4:	b.ne	4032d8 <ferror@plt+0x1bc8>  // b.any
  4032a8:	ldrb	w0, [sp, #96]
  4032ac:	cmp	w0, #0x0
  4032b0:	b.eq	4032d8 <ferror@plt+0x1bc8>  // b.none
  4032b4:	ldr	w0, [sp, #100]
  4032b8:	bl	401490 <iswspace@plt>
  4032bc:	cmp	w0, #0x0
  4032c0:	b.eq	4032d8 <ferror@plt+0x1bc8>  // b.none
  4032c4:	mov	w0, #0x2                   	// #2
  4032c8:	str	w0, [sp, #156]
  4032cc:	ldr	x0, [sp, #80]
  4032d0:	str	x0, [sp, #144]
  4032d4:	b	403318 <ferror@plt+0x1c08>
  4032d8:	ldr	w0, [sp, #156]
  4032dc:	cmp	w0, #0x2
  4032e0:	b.ne	403300 <ferror@plt+0x1bf0>  // b.any
  4032e4:	ldrb	w0, [sp, #96]
  4032e8:	cmp	w0, #0x0
  4032ec:	b.eq	403300 <ferror@plt+0x1bf0>  // b.none
  4032f0:	ldr	w0, [sp, #100]
  4032f4:	bl	401490 <iswspace@plt>
  4032f8:	cmp	w0, #0x0
  4032fc:	b.ne	403318 <ferror@plt+0x1c08>  // b.any
  403300:	mov	w0, #0x1                   	// #1
  403304:	str	w0, [sp, #156]
  403308:	b	403318 <ferror@plt+0x1c08>
  40330c:	nop
  403310:	b	403318 <ferror@plt+0x1c08>
  403314:	nop
  403318:	ldr	x1, [sp, #80]
  40331c:	ldr	x0, [sp, #88]
  403320:	add	x0, x1, x0
  403324:	str	x0, [sp, #80]
  403328:	strb	wzr, [sp, #76]
  40332c:	ldr	x1, [sp, #80]
  403330:	ldr	x0, [sp, #56]
  403334:	cmp	x1, x0
  403338:	b.cs	403354 <ferror@plt+0x1c44>  // b.hs, b.nlast
  40333c:	add	x0, sp, #0x38
  403340:	bl	40385c <ferror@plt+0x214c>
  403344:	ldr	w0, [sp, #156]
  403348:	cmp	w0, #0x0
  40334c:	b.ne	403230 <ferror@plt+0x1b20>  // b.any
  403350:	b	403214 <ferror@plt+0x1b04>
  403354:	ldr	w0, [sp, #156]
  403358:	cmp	w0, #0x2
  40335c:	b.ne	403460 <ferror@plt+0x1d50>  // b.any
  403360:	ldr	x0, [sp, #144]
  403364:	strb	wzr, [x0]
  403368:	b	403460 <ferror@plt+0x1d50>
  40336c:	ldr	w0, [sp, #36]
  403370:	cmp	w0, #0x0
  403374:	b.eq	4033e8 <ferror@plt+0x1cd8>  // b.none
  403378:	ldr	x0, [sp, #128]
  40337c:	str	x0, [sp, #136]
  403380:	b	403390 <ferror@plt+0x1c80>
  403384:	ldr	x0, [sp, #136]
  403388:	add	x0, x0, #0x1
  40338c:	str	x0, [sp, #136]
  403390:	ldr	x0, [sp, #136]
  403394:	ldrb	w0, [x0]
  403398:	cmp	w0, #0x0
  40339c:	b.eq	4033cc <ferror@plt+0x1cbc>  // b.none
  4033a0:	bl	4015f0 <__ctype_b_loc@plt>
  4033a4:	ldr	x1, [x0]
  4033a8:	ldr	x0, [sp, #136]
  4033ac:	ldrb	w0, [x0]
  4033b0:	and	x0, x0, #0xff
  4033b4:	lsl	x0, x0, #1
  4033b8:	add	x0, x1, x0
  4033bc:	ldrh	w0, [x0]
  4033c0:	and	w0, w0, #0x2000
  4033c4:	cmp	w0, #0x0
  4033c8:	b.ne	403384 <ferror@plt+0x1c74>  // b.any
  4033cc:	ldr	x0, [sp, #136]
  4033d0:	bl	4013e0 <strlen@plt>
  4033d4:	add	x0, x0, #0x1
  4033d8:	mov	x2, x0
  4033dc:	ldr	x1, [sp, #136]
  4033e0:	ldr	x0, [sp, #128]
  4033e4:	bl	4013c0 <memmove@plt>
  4033e8:	ldr	w0, [sp, #36]
  4033ec:	cmp	w0, #0x1
  4033f0:	b.eq	403460 <ferror@plt+0x1d50>  // b.none
  4033f4:	ldr	x0, [sp, #128]
  4033f8:	bl	4013e0 <strlen@plt>
  4033fc:	sub	x0, x0, #0x1
  403400:	ldr	x1, [sp, #128]
  403404:	add	x0, x1, x0
  403408:	str	x0, [sp, #136]
  40340c:	b	403424 <ferror@plt+0x1d14>
  403410:	ldr	x0, [sp, #136]
  403414:	strb	wzr, [x0]
  403418:	ldr	x0, [sp, #136]
  40341c:	sub	x0, x0, #0x1
  403420:	str	x0, [sp, #136]
  403424:	ldr	x1, [sp, #136]
  403428:	ldr	x0, [sp, #128]
  40342c:	cmp	x1, x0
  403430:	b.cc	403460 <ferror@plt+0x1d50>  // b.lo, b.ul, b.last
  403434:	bl	4015f0 <__ctype_b_loc@plt>
  403438:	ldr	x1, [x0]
  40343c:	ldr	x0, [sp, #136]
  403440:	ldrb	w0, [x0]
  403444:	and	x0, x0, #0xff
  403448:	lsl	x0, x0, #1
  40344c:	add	x0, x1, x0
  403450:	ldrh	w0, [x0]
  403454:	and	w0, w0, #0x2000
  403458:	cmp	w0, #0x0
  40345c:	b.ne	403410 <ferror@plt+0x1d00>  // b.any
  403460:	ldr	x0, [sp, #128]
  403464:	ldr	x19, [sp, #16]
  403468:	ldp	x29, x30, [sp], #160
  40346c:	ret
  403470:	stp	x29, x30, [sp, #-32]!
  403474:	mov	x29, sp
  403478:	str	x19, [sp, #16]
  40347c:	adrp	x0, 418000 <ferror@plt+0x168f0>
  403480:	add	x0, x0, #0x1d0
  403484:	ldr	w19, [x0]
  403488:	adrp	x0, 406000 <ferror@plt+0x48f0>
  40348c:	add	x0, x0, #0x848
  403490:	bl	4016e0 <gettext@plt>
  403494:	mov	x2, x0
  403498:	mov	w1, #0x0                   	// #0
  40349c:	mov	w0, w19
  4034a0:	bl	401410 <error@plt>
  4034a4:	mov	w0, #0x1                   	// #1
  4034a8:	bl	401400 <exit@plt>
  4034ac:	stp	x29, x30, [sp, #-48]!
  4034b0:	mov	x29, sp
  4034b4:	str	x0, [sp, #24]
  4034b8:	str	xzr, [sp, #40]
  4034bc:	ldr	x0, [sp, #24]
  4034c0:	cmp	x0, #0x0
  4034c4:	b.ne	4034d4 <ferror@plt+0x1dc4>  // b.any
  4034c8:	mov	x0, #0x1                   	// #1
  4034cc:	bl	4014b0 <malloc@plt>
  4034d0:	str	x0, [sp, #40]
  4034d4:	ldr	x0, [sp, #40]
  4034d8:	cmp	x0, #0x0
  4034dc:	b.ne	4034e4 <ferror@plt+0x1dd4>  // b.any
  4034e0:	bl	403470 <ferror@plt+0x1d60>
  4034e4:	ldr	x0, [sp, #40]
  4034e8:	ldp	x29, x30, [sp], #48
  4034ec:	ret
  4034f0:	stp	x29, x30, [sp, #-48]!
  4034f4:	mov	x29, sp
  4034f8:	str	x0, [sp, #24]
  4034fc:	ldr	x0, [sp, #24]
  403500:	bl	4014b0 <malloc@plt>
  403504:	str	x0, [sp, #40]
  403508:	ldr	x0, [sp, #40]
  40350c:	cmp	x0, #0x0
  403510:	b.ne	403520 <ferror@plt+0x1e10>  // b.any
  403514:	ldr	x0, [sp, #24]
  403518:	bl	4034ac <ferror@plt+0x1d9c>
  40351c:	str	x0, [sp, #40]
  403520:	ldr	x0, [sp, #40]
  403524:	ldp	x29, x30, [sp], #48
  403528:	ret
  40352c:	stp	x29, x30, [sp, #-48]!
  403530:	mov	x29, sp
  403534:	str	x0, [sp, #24]
  403538:	str	x1, [sp, #16]
  40353c:	mov	x2, #0x0                   	// #0
  403540:	ldr	x1, [sp, #24]
  403544:	ldr	x0, [sp, #16]
  403548:	umulh	x0, x1, x0
  40354c:	cmp	x0, #0x0
  403550:	b.eq	403558 <ferror@plt+0x1e48>  // b.none
  403554:	mov	x2, #0x1                   	// #1
  403558:	mov	x0, x2
  40355c:	cmp	x0, #0x0
  403560:	b.eq	403568 <ferror@plt+0x1e58>  // b.none
  403564:	bl	403470 <ferror@plt+0x1d60>
  403568:	ldr	x1, [sp, #24]
  40356c:	ldr	x0, [sp, #16]
  403570:	mul	x0, x1, x0
  403574:	str	x0, [sp, #32]
  403578:	ldr	x0, [sp, #32]
  40357c:	bl	4014b0 <malloc@plt>
  403580:	str	x0, [sp, #40]
  403584:	ldr	x0, [sp, #40]
  403588:	cmp	x0, #0x0
  40358c:	b.ne	40359c <ferror@plt+0x1e8c>  // b.any
  403590:	ldr	x0, [sp, #32]
  403594:	bl	4034ac <ferror@plt+0x1d9c>
  403598:	str	x0, [sp, #40]
  40359c:	ldr	x0, [sp, #40]
  4035a0:	ldp	x29, x30, [sp], #48
  4035a4:	ret
  4035a8:	stp	x29, x30, [sp, #-48]!
  4035ac:	mov	x29, sp
  4035b0:	str	x0, [sp, #24]
  4035b4:	ldr	x0, [sp, #24]
  4035b8:	bl	4034f0 <ferror@plt+0x1de0>
  4035bc:	str	x0, [sp, #40]
  4035c0:	ldr	x2, [sp, #24]
  4035c4:	mov	w1, #0x0                   	// #0
  4035c8:	ldr	x0, [sp, #40]
  4035cc:	bl	401500 <memset@plt>
  4035d0:	ldr	x0, [sp, #40]
  4035d4:	ldp	x29, x30, [sp], #48
  4035d8:	ret
  4035dc:	stp	x29, x30, [sp, #-48]!
  4035e0:	mov	x29, sp
  4035e4:	str	x0, [sp, #24]
  4035e8:	str	x1, [sp, #16]
  4035ec:	ldr	x1, [sp, #16]
  4035f0:	ldr	x0, [sp, #24]
  4035f4:	bl	401510 <calloc@plt>
  4035f8:	str	x0, [sp, #40]
  4035fc:	ldr	x0, [sp, #40]
  403600:	cmp	x0, #0x0
  403604:	b.ne	403614 <ferror@plt+0x1f04>  // b.any
  403608:	ldr	x0, [sp, #24]
  40360c:	bl	4034ac <ferror@plt+0x1d9c>
  403610:	str	x0, [sp, #40]
  403614:	ldr	x0, [sp, #40]
  403618:	ldp	x29, x30, [sp], #48
  40361c:	ret
  403620:	stp	x29, x30, [sp, #-32]!
  403624:	mov	x29, sp
  403628:	str	x0, [sp, #24]
  40362c:	str	x1, [sp, #16]
  403630:	ldr	x0, [sp, #24]
  403634:	cmp	x0, #0x0
  403638:	b.ne	403648 <ferror@plt+0x1f38>  // b.any
  40363c:	ldr	x0, [sp, #16]
  403640:	bl	4034f0 <ferror@plt+0x1de0>
  403644:	b	403674 <ferror@plt+0x1f64>
  403648:	ldr	x1, [sp, #16]
  40364c:	ldr	x0, [sp, #24]
  403650:	bl	401520 <realloc@plt>
  403654:	str	x0, [sp, #24]
  403658:	ldr	x0, [sp, #24]
  40365c:	cmp	x0, #0x0
  403660:	b.ne	403670 <ferror@plt+0x1f60>  // b.any
  403664:	ldr	x0, [sp, #16]
  403668:	bl	4034ac <ferror@plt+0x1d9c>
  40366c:	str	x0, [sp, #24]
  403670:	ldr	x0, [sp, #24]
  403674:	ldp	x29, x30, [sp], #32
  403678:	ret
  40367c:	stp	x29, x30, [sp, #-80]!
  403680:	mov	x29, sp
  403684:	str	x0, [sp, #56]
  403688:	str	x1, [sp, #48]
  40368c:	str	x2, [sp, #40]
  403690:	str	x3, [sp, #32]
  403694:	str	x4, [sp, #24]
  403698:	ldr	x4, [sp, #24]
  40369c:	ldr	x3, [sp, #32]
  4036a0:	ldr	x2, [sp, #40]
  4036a4:	ldr	x1, [sp, #48]
  4036a8:	ldr	x0, [sp, #56]
  4036ac:	bl	404f58 <ferror@plt+0x3848>
  4036b0:	str	w0, [sp, #76]
  4036b4:	ldr	w0, [sp, #76]
  4036b8:	cmp	w0, #0x0
  4036bc:	b.ge	4036d4 <ferror@plt+0x1fc4>  // b.tcont
  4036c0:	bl	4016b0 <__errno_location@plt>
  4036c4:	ldr	w0, [x0]
  4036c8:	cmp	w0, #0xc
  4036cc:	b.ne	4036d4 <ferror@plt+0x1fc4>  // b.any
  4036d0:	bl	403470 <ferror@plt+0x1d60>
  4036d4:	ldr	w0, [sp, #76]
  4036d8:	ldp	x29, x30, [sp], #80
  4036dc:	ret
  4036e0:	stp	x29, x30, [sp, #-48]!
  4036e4:	mov	x29, sp
  4036e8:	str	x0, [sp, #24]
  4036ec:	str	x1, [sp, #16]
  4036f0:	ldr	x1, [sp, #16]
  4036f4:	ldr	x0, [sp, #24]
  4036f8:	bl	4052b4 <ferror@plt+0x3ba4>
  4036fc:	str	x0, [sp, #40]
  403700:	ldr	x0, [sp, #40]
  403704:	cmp	x0, #0x0
  403708:	b.ne	403720 <ferror@plt+0x2010>  // b.any
  40370c:	bl	4016b0 <__errno_location@plt>
  403710:	ldr	w0, [x0]
  403714:	cmp	w0, #0xc
  403718:	b.ne	403720 <ferror@plt+0x2010>  // b.any
  40371c:	bl	403470 <ferror@plt+0x1d60>
  403720:	ldr	x0, [sp, #40]
  403724:	ldp	x29, x30, [sp], #48
  403728:	ret
  40372c:	stp	x29, x30, [sp, #-64]!
  403730:	mov	x29, sp
  403734:	str	x0, [sp, #40]
  403738:	str	x1, [sp, #32]
  40373c:	str	x2, [sp, #24]
  403740:	ldr	x2, [sp, #24]
  403744:	ldr	x1, [sp, #32]
  403748:	ldr	x0, [sp, #40]
  40374c:	bl	405604 <ferror@plt+0x3ef4>
  403750:	str	x0, [sp, #56]
  403754:	ldr	x0, [sp, #56]
  403758:	cmp	x0, #0x0
  40375c:	b.ne	403774 <ferror@plt+0x2064>  // b.any
  403760:	bl	4016b0 <__errno_location@plt>
  403764:	ldr	w0, [x0]
  403768:	cmp	w0, #0xc
  40376c:	b.ne	403774 <ferror@plt+0x2064>  // b.any
  403770:	bl	403470 <ferror@plt+0x1d60>
  403774:	ldr	x0, [sp, #56]
  403778:	ldp	x29, x30, [sp], #64
  40377c:	ret
  403780:	stp	x29, x30, [sp, #-64]!
  403784:	mov	x29, sp
  403788:	stp	x19, x20, [sp, #16]
  40378c:	str	x0, [sp, #40]
  403790:	str	x1, [sp, #32]
  403794:	ldr	x20, [sp, #40]
  403798:	ldr	x19, [sp, #32]
  40379c:	cmp	x20, x19
  4037a0:	b.ne	4037ac <ferror@plt+0x209c>  // b.any
  4037a4:	mov	w0, #0x0                   	// #0
  4037a8:	b	4037fc <ferror@plt+0x20ec>
  4037ac:	ldrb	w0, [x20]
  4037b0:	bl	405b58 <ferror@plt+0x4448>
  4037b4:	strb	w0, [sp, #63]
  4037b8:	ldrb	w0, [x19]
  4037bc:	bl	405b58 <ferror@plt+0x4448>
  4037c0:	strb	w0, [sp, #62]
  4037c4:	ldrb	w0, [sp, #63]
  4037c8:	cmp	w0, #0x0
  4037cc:	b.eq	4037ec <ferror@plt+0x20dc>  // b.none
  4037d0:	add	x20, x20, #0x1
  4037d4:	add	x19, x19, #0x1
  4037d8:	ldrb	w1, [sp, #63]
  4037dc:	ldrb	w0, [sp, #62]
  4037e0:	cmp	w1, w0
  4037e4:	b.eq	4037ac <ferror@plt+0x209c>  // b.none
  4037e8:	b	4037f0 <ferror@plt+0x20e0>
  4037ec:	nop
  4037f0:	ldrb	w1, [sp, #63]
  4037f4:	ldrb	w0, [sp, #62]
  4037f8:	sub	w0, w1, w0
  4037fc:	ldp	x19, x20, [sp, #16]
  403800:	ldp	x29, x30, [sp], #64
  403804:	ret
  403808:	stp	x29, x30, [sp, #-32]!
  40380c:	mov	x29, sp
  403810:	mov	w0, #0xe                   	// #14
  403814:	bl	4014a0 <nl_langinfo@plt>
  403818:	str	x0, [sp, #24]
  40381c:	ldr	x0, [sp, #24]
  403820:	cmp	x0, #0x0
  403824:	b.ne	403834 <ferror@plt+0x2124>  // b.any
  403828:	adrp	x0, 406000 <ferror@plt+0x48f0>
  40382c:	add	x0, x0, #0x860
  403830:	str	x0, [sp, #24]
  403834:	ldr	x0, [sp, #24]
  403838:	ldrb	w0, [x0]
  40383c:	cmp	w0, #0x0
  403840:	b.ne	403850 <ferror@plt+0x2140>  // b.any
  403844:	adrp	x0, 406000 <ferror@plt+0x48f0>
  403848:	add	x0, x0, #0x868
  40384c:	str	x0, [sp, #24]
  403850:	ldr	x0, [sp, #24]
  403854:	ldp	x29, x30, [sp], #32
  403858:	ret
  40385c:	stp	x29, x30, [sp, #-32]!
  403860:	mov	x29, sp
  403864:	str	x0, [sp, #24]
  403868:	ldr	x0, [sp, #24]
  40386c:	ldrb	w0, [x0, #20]
  403870:	cmp	w0, #0x0
  403874:	b.ne	403a8c <ferror@plt+0x237c>  // b.any
  403878:	ldr	x0, [sp, #24]
  40387c:	ldrb	w0, [x0, #8]
  403880:	cmp	w0, #0x0
  403884:	b.ne	40391c <ferror@plt+0x220c>  // b.any
  403888:	ldr	x0, [sp, #24]
  40388c:	ldr	x0, [x0, #24]
  403890:	ldrb	w0, [x0]
  403894:	bl	405e14 <ferror@plt+0x4704>
  403898:	and	w0, w0, #0xff
  40389c:	cmp	w0, #0x0
  4038a0:	b.eq	4038d8 <ferror@plt+0x21c8>  // b.none
  4038a4:	ldr	x0, [sp, #24]
  4038a8:	mov	x1, #0x1                   	// #1
  4038ac:	str	x1, [x0, #32]
  4038b0:	ldr	x0, [sp, #24]
  4038b4:	ldr	x0, [x0, #24]
  4038b8:	ldrb	w0, [x0]
  4038bc:	mov	w1, w0
  4038c0:	ldr	x0, [sp, #24]
  4038c4:	str	w1, [x0, #44]
  4038c8:	ldr	x0, [sp, #24]
  4038cc:	mov	w1, #0x1                   	// #1
  4038d0:	strb	w1, [x0, #40]
  4038d4:	b	403a7c <ferror@plt+0x236c>
  4038d8:	ldr	x0, [sp, #24]
  4038dc:	add	x0, x0, #0xc
  4038e0:	bl	401580 <mbsinit@plt>
  4038e4:	cmp	w0, #0x0
  4038e8:	b.ne	40390c <ferror@plt+0x21fc>  // b.any
  4038ec:	adrp	x0, 406000 <ferror@plt+0x48f0>
  4038f0:	add	x3, x0, #0x8c8
  4038f4:	mov	w2, #0x8e                  	// #142
  4038f8:	adrp	x0, 406000 <ferror@plt+0x48f0>
  4038fc:	add	x1, x0, #0x870
  403900:	adrp	x0, 406000 <ferror@plt+0x48f0>
  403904:	add	x0, x0, #0x880
  403908:	bl	4016a0 <__assert_fail@plt>
  40390c:	ldr	x0, [sp, #24]
  403910:	mov	w1, #0x1                   	// #1
  403914:	strb	w1, [x0, #8]
  403918:	b	403920 <ferror@plt+0x2210>
  40391c:	nop
  403920:	ldr	x0, [sp, #24]
  403924:	add	x4, x0, #0x2c
  403928:	ldr	x0, [sp, #24]
  40392c:	ldr	x5, [x0, #24]
  403930:	ldr	x0, [sp, #24]
  403934:	ldr	x1, [x0]
  403938:	ldr	x0, [sp, #24]
  40393c:	ldr	x0, [x0, #24]
  403940:	sub	x0, x1, x0
  403944:	mov	x1, x0
  403948:	ldr	x0, [sp, #24]
  40394c:	add	x0, x0, #0xc
  403950:	mov	x3, x0
  403954:	mov	x2, x1
  403958:	mov	x1, x5
  40395c:	mov	x0, x4
  403960:	bl	40576c <ferror@plt+0x405c>
  403964:	mov	x1, x0
  403968:	ldr	x0, [sp, #24]
  40396c:	str	x1, [x0, #32]
  403970:	ldr	x0, [sp, #24]
  403974:	ldr	x0, [x0, #32]
  403978:	cmn	x0, #0x1
  40397c:	b.ne	403998 <ferror@plt+0x2288>  // b.any
  403980:	ldr	x0, [sp, #24]
  403984:	mov	x1, #0x1                   	// #1
  403988:	str	x1, [x0, #32]
  40398c:	ldr	x0, [sp, #24]
  403990:	strb	wzr, [x0, #40]
  403994:	b	403a7c <ferror@plt+0x236c>
  403998:	ldr	x0, [sp, #24]
  40399c:	ldr	x0, [x0, #32]
  4039a0:	cmn	x0, #0x2
  4039a4:	b.ne	4039d4 <ferror@plt+0x22c4>  // b.any
  4039a8:	ldr	x0, [sp, #24]
  4039ac:	ldr	x1, [x0]
  4039b0:	ldr	x0, [sp, #24]
  4039b4:	ldr	x0, [x0, #24]
  4039b8:	sub	x0, x1, x0
  4039bc:	mov	x1, x0
  4039c0:	ldr	x0, [sp, #24]
  4039c4:	str	x1, [x0, #32]
  4039c8:	ldr	x0, [sp, #24]
  4039cc:	strb	wzr, [x0, #40]
  4039d0:	b	403a7c <ferror@plt+0x236c>
  4039d4:	ldr	x0, [sp, #24]
  4039d8:	ldr	x0, [x0, #32]
  4039dc:	cmp	x0, #0x0
  4039e0:	b.ne	403a54 <ferror@plt+0x2344>  // b.any
  4039e4:	ldr	x0, [sp, #24]
  4039e8:	mov	x1, #0x1                   	// #1
  4039ec:	str	x1, [x0, #32]
  4039f0:	ldr	x0, [sp, #24]
  4039f4:	ldr	x0, [x0, #24]
  4039f8:	ldrb	w0, [x0]
  4039fc:	cmp	w0, #0x0
  403a00:	b.eq	403a24 <ferror@plt+0x2314>  // b.none
  403a04:	adrp	x0, 406000 <ferror@plt+0x48f0>
  403a08:	add	x3, x0, #0x8c8
  403a0c:	mov	w2, #0xa9                  	// #169
  403a10:	adrp	x0, 406000 <ferror@plt+0x48f0>
  403a14:	add	x1, x0, #0x870
  403a18:	adrp	x0, 406000 <ferror@plt+0x48f0>
  403a1c:	add	x0, x0, #0x898
  403a20:	bl	4016a0 <__assert_fail@plt>
  403a24:	ldr	x0, [sp, #24]
  403a28:	ldr	w0, [x0, #44]
  403a2c:	cmp	w0, #0x0
  403a30:	b.eq	403a54 <ferror@plt+0x2344>  // b.none
  403a34:	adrp	x0, 406000 <ferror@plt+0x48f0>
  403a38:	add	x3, x0, #0x8c8
  403a3c:	mov	w2, #0xaa                  	// #170
  403a40:	adrp	x0, 406000 <ferror@plt+0x48f0>
  403a44:	add	x1, x0, #0x870
  403a48:	adrp	x0, 406000 <ferror@plt+0x48f0>
  403a4c:	add	x0, x0, #0x8b0
  403a50:	bl	4016a0 <__assert_fail@plt>
  403a54:	ldr	x0, [sp, #24]
  403a58:	mov	w1, #0x1                   	// #1
  403a5c:	strb	w1, [x0, #40]
  403a60:	ldr	x0, [sp, #24]
  403a64:	add	x0, x0, #0xc
  403a68:	bl	401580 <mbsinit@plt>
  403a6c:	cmp	w0, #0x0
  403a70:	b.eq	403a7c <ferror@plt+0x236c>  // b.none
  403a74:	ldr	x0, [sp, #24]
  403a78:	strb	wzr, [x0, #8]
  403a7c:	ldr	x0, [sp, #24]
  403a80:	mov	w1, #0x1                   	// #1
  403a84:	strb	w1, [x0, #20]
  403a88:	b	403a90 <ferror@plt+0x2380>
  403a8c:	nop
  403a90:	ldp	x29, x30, [sp], #32
  403a94:	ret
  403a98:	sub	sp, sp, #0x10
  403a9c:	str	x0, [sp, #8]
  403aa0:	str	x1, [sp]
  403aa4:	ldr	x0, [sp, #8]
  403aa8:	ldr	x1, [x0, #24]
  403aac:	ldr	x0, [sp]
  403ab0:	add	x1, x1, x0
  403ab4:	ldr	x0, [sp, #8]
  403ab8:	str	x1, [x0, #24]
  403abc:	ldr	x0, [sp, #8]
  403ac0:	ldr	x1, [x0]
  403ac4:	ldr	x0, [sp]
  403ac8:	add	x1, x1, x0
  403acc:	ldr	x0, [sp, #8]
  403ad0:	str	x1, [x0]
  403ad4:	nop
  403ad8:	add	sp, sp, #0x10
  403adc:	ret
  403ae0:	stp	x29, x30, [sp, #-32]!
  403ae4:	mov	x29, sp
  403ae8:	str	x0, [sp, #24]
  403aec:	str	x1, [sp, #16]
  403af0:	ldr	x0, [sp, #16]
  403af4:	ldr	x1, [x0]
  403af8:	ldr	x0, [sp, #24]
  403afc:	str	x1, [x0]
  403b00:	ldr	x0, [sp, #16]
  403b04:	ldrb	w1, [x0, #8]
  403b08:	ldr	x0, [sp, #24]
  403b0c:	strb	w1, [x0, #8]
  403b10:	ldr	x0, [sp, #24]
  403b14:	ldrb	w0, [x0, #8]
  403b18:	cmp	w0, #0x0
  403b1c:	b.eq	403b3c <ferror@plt+0x242c>  // b.none
  403b20:	ldr	x0, [sp, #24]
  403b24:	add	x0, x0, #0xc
  403b28:	ldr	x1, [sp, #16]
  403b2c:	add	x1, x1, #0xc
  403b30:	ldr	x1, [x1]
  403b34:	str	x1, [x0]
  403b38:	b	403b50 <ferror@plt+0x2440>
  403b3c:	ldr	x0, [sp, #24]
  403b40:	add	x0, x0, #0xc
  403b44:	mov	x2, #0x8                   	// #8
  403b48:	mov	w1, #0x0                   	// #0
  403b4c:	bl	401500 <memset@plt>
  403b50:	ldr	x0, [sp, #16]
  403b54:	ldrb	w1, [x0, #20]
  403b58:	ldr	x0, [sp, #24]
  403b5c:	strb	w1, [x0, #20]
  403b60:	ldr	x0, [sp, #24]
  403b64:	add	x2, x0, #0x18
  403b68:	ldr	x0, [sp, #16]
  403b6c:	add	x0, x0, #0x18
  403b70:	mov	x1, x0
  403b74:	mov	x0, x2
  403b78:	bl	405d58 <ferror@plt+0x4648>
  403b7c:	nop
  403b80:	ldp	x29, x30, [sp], #32
  403b84:	ret
  403b88:	stp	x29, x30, [sp, #-112]!
  403b8c:	mov	x29, sp
  403b90:	str	x0, [x29, #40]
  403b94:	str	x1, [x29, #32]
  403b98:	str	x2, [x29, #24]
  403b9c:	str	x3, [x29, #16]
  403ba0:	ldr	x0, [x29, #24]
  403ba4:	str	x0, [x29, #64]
  403ba8:	mov	x0, #0x0                   	// #0
  403bac:	ldr	x1, [x29, #64]
  403bb0:	lsl	x1, x1, #3
  403bb4:	ldr	x2, [x29, #64]
  403bb8:	lsr	x2, x2, #61
  403bbc:	cmp	x2, #0x0
  403bc0:	b.eq	403bc8 <ferror@plt+0x24b8>  // b.none
  403bc4:	mov	x0, #0x1                   	// #1
  403bc8:	cmp	x1, #0x0
  403bcc:	b.ge	403bd4 <ferror@plt+0x24c4>  // b.tcont
  403bd0:	mov	x0, #0x1                   	// #1
  403bd4:	and	w0, w0, #0x1
  403bd8:	and	w0, w0, #0xff
  403bdc:	eor	w0, w0, #0x1
  403be0:	and	w0, w0, #0xff
  403be4:	cmp	w0, #0x0
  403be8:	b.eq	403c48 <ferror@plt+0x2538>  // b.none
  403bec:	ldr	x0, [x29, #64]
  403bf0:	lsl	x0, x0, #3
  403bf4:	cmp	x0, #0xfa0
  403bf8:	b.hi	403c38 <ferror@plt+0x2528>  // b.pmore
  403bfc:	ldr	x0, [x29, #64]
  403c00:	add	x0, x0, #0x4
  403c04:	lsl	x0, x0, #3
  403c08:	sub	x0, x0, #0x1
  403c0c:	add	x0, x0, #0xf
  403c10:	lsr	x0, x0, #4
  403c14:	lsl	x0, x0, #4
  403c18:	sub	sp, sp, x0
  403c1c:	mov	x0, sp
  403c20:	add	x0, x0, #0xf
  403c24:	lsr	x0, x0, #4
  403c28:	lsl	x0, x0, #4
  403c2c:	add	x0, x0, #0x1f
  403c30:	and	x0, x0, #0xffffffffffffffe0
  403c34:	b	403c4c <ferror@plt+0x253c>
  403c38:	ldr	x0, [x29, #64]
  403c3c:	lsl	x0, x0, #3
  403c40:	bl	405c28 <ferror@plt+0x4518>
  403c44:	b	403c4c <ferror@plt+0x253c>
  403c48:	mov	x0, #0x0                   	// #0
  403c4c:	str	x0, [x29, #56]
  403c50:	ldr	x0, [x29, #56]
  403c54:	cmp	x0, #0x0
  403c58:	b.ne	403c64 <ferror@plt+0x2554>  // b.any
  403c5c:	mov	w0, #0x0                   	// #0
  403c60:	b	403e4c <ferror@plt+0x273c>
  403c64:	ldr	x0, [x29, #56]
  403c68:	add	x0, x0, #0x8
  403c6c:	mov	x1, #0x1                   	// #1
  403c70:	str	x1, [x0]
  403c74:	str	xzr, [x29, #96]
  403c78:	mov	x0, #0x2                   	// #2
  403c7c:	str	x0, [x29, #104]
  403c80:	b	403d40 <ferror@plt+0x2630>
  403c84:	ldr	x0, [x29, #104]
  403c88:	sub	x0, x0, #0x1
  403c8c:	ldr	x1, [x29, #32]
  403c90:	add	x0, x1, x0
  403c94:	ldrb	w0, [x0]
  403c98:	strb	w0, [x29, #55]
  403c9c:	ldr	x1, [x29, #32]
  403ca0:	ldr	x0, [x29, #96]
  403ca4:	add	x0, x1, x0
  403ca8:	ldrb	w0, [x0]
  403cac:	ldrb	w1, [x29, #55]
  403cb0:	cmp	w1, w0
  403cb4:	b.ne	403ce8 <ferror@plt+0x25d8>  // b.any
  403cb8:	ldr	x0, [x29, #96]
  403cbc:	add	x0, x0, #0x1
  403cc0:	str	x0, [x29, #96]
  403cc4:	ldr	x0, [x29, #104]
  403cc8:	lsl	x0, x0, #3
  403ccc:	ldr	x1, [x29, #56]
  403cd0:	add	x0, x1, x0
  403cd4:	ldr	x2, [x29, #104]
  403cd8:	ldr	x1, [x29, #96]
  403cdc:	sub	x1, x2, x1
  403ce0:	str	x1, [x0]
  403ce4:	b	403d34 <ferror@plt+0x2624>
  403ce8:	ldr	x0, [x29, #96]
  403cec:	cmp	x0, #0x0
  403cf0:	b.ne	403d10 <ferror@plt+0x2600>  // b.any
  403cf4:	ldr	x0, [x29, #104]
  403cf8:	lsl	x0, x0, #3
  403cfc:	ldr	x1, [x29, #56]
  403d00:	add	x0, x1, x0
  403d04:	ldr	x1, [x29, #104]
  403d08:	str	x1, [x0]
  403d0c:	b	403d34 <ferror@plt+0x2624>
  403d10:	ldr	x0, [x29, #96]
  403d14:	lsl	x0, x0, #3
  403d18:	ldr	x1, [x29, #56]
  403d1c:	add	x0, x1, x0
  403d20:	ldr	x0, [x0]
  403d24:	ldr	x1, [x29, #96]
  403d28:	sub	x0, x1, x0
  403d2c:	str	x0, [x29, #96]
  403d30:	b	403c9c <ferror@plt+0x258c>
  403d34:	ldr	x0, [x29, #104]
  403d38:	add	x0, x0, #0x1
  403d3c:	str	x0, [x29, #104]
  403d40:	ldr	x1, [x29, #104]
  403d44:	ldr	x0, [x29, #64]
  403d48:	cmp	x1, x0
  403d4c:	b.cc	403c84 <ferror@plt+0x2574>  // b.lo, b.ul, b.last
  403d50:	ldr	x0, [x29, #16]
  403d54:	str	xzr, [x0]
  403d58:	str	xzr, [x29, #88]
  403d5c:	ldr	x0, [x29, #40]
  403d60:	str	x0, [x29, #80]
  403d64:	ldr	x0, [x29, #40]
  403d68:	str	x0, [x29, #72]
  403d6c:	b	403e30 <ferror@plt+0x2720>
  403d70:	ldr	x1, [x29, #32]
  403d74:	ldr	x0, [x29, #88]
  403d78:	add	x0, x1, x0
  403d7c:	ldrb	w1, [x0]
  403d80:	ldr	x0, [x29, #72]
  403d84:	ldrb	w0, [x0]
  403d88:	cmp	w1, w0
  403d8c:	b.ne	403dc8 <ferror@plt+0x26b8>  // b.any
  403d90:	ldr	x0, [x29, #88]
  403d94:	add	x0, x0, #0x1
  403d98:	str	x0, [x29, #88]
  403d9c:	ldr	x0, [x29, #72]
  403da0:	add	x0, x0, #0x1
  403da4:	str	x0, [x29, #72]
  403da8:	ldr	x1, [x29, #88]
  403dac:	ldr	x0, [x29, #64]
  403db0:	cmp	x1, x0
  403db4:	b.ne	403e30 <ferror@plt+0x2720>  // b.any
  403db8:	ldr	x0, [x29, #16]
  403dbc:	ldr	x1, [x29, #80]
  403dc0:	str	x1, [x0]
  403dc4:	b	403e40 <ferror@plt+0x2730>
  403dc8:	ldr	x0, [x29, #88]
  403dcc:	cmp	x0, #0x0
  403dd0:	b.eq	403e18 <ferror@plt+0x2708>  // b.none
  403dd4:	ldr	x0, [x29, #88]
  403dd8:	lsl	x0, x0, #3
  403ddc:	ldr	x1, [x29, #56]
  403de0:	add	x0, x1, x0
  403de4:	ldr	x0, [x0]
  403de8:	ldr	x1, [x29, #80]
  403dec:	add	x0, x1, x0
  403df0:	str	x0, [x29, #80]
  403df4:	ldr	x0, [x29, #88]
  403df8:	lsl	x0, x0, #3
  403dfc:	ldr	x1, [x29, #56]
  403e00:	add	x0, x1, x0
  403e04:	ldr	x0, [x0]
  403e08:	ldr	x1, [x29, #88]
  403e0c:	sub	x0, x1, x0
  403e10:	str	x0, [x29, #88]
  403e14:	b	403e30 <ferror@plt+0x2720>
  403e18:	ldr	x0, [x29, #80]
  403e1c:	add	x0, x0, #0x1
  403e20:	str	x0, [x29, #80]
  403e24:	ldr	x0, [x29, #72]
  403e28:	add	x0, x0, #0x1
  403e2c:	str	x0, [x29, #72]
  403e30:	ldr	x0, [x29, #72]
  403e34:	ldrb	w0, [x0]
  403e38:	cmp	w0, #0x0
  403e3c:	b.ne	403d70 <ferror@plt+0x2660>  // b.any
  403e40:	ldr	x0, [x29, #56]
  403e44:	bl	405cac <ferror@plt+0x459c>
  403e48:	mov	w0, #0x1                   	// #1
  403e4c:	mov	sp, x29
  403e50:	ldp	x29, x30, [sp], #112
  403e54:	ret
  403e58:	stp	x29, x30, [sp, #-304]!
  403e5c:	mov	x29, sp
  403e60:	stp	x20, x21, [sp, #16]
  403e64:	stp	x22, x23, [sp, #32]
  403e68:	str	x0, [x29, #72]
  403e6c:	str	x1, [x29, #64]
  403e70:	str	x2, [x29, #56]
  403e74:	ldr	x0, [x29, #64]
  403e78:	bl	405e60 <ferror@plt+0x4750>
  403e7c:	str	x0, [x29, #256]
  403e80:	mov	x0, #0x0                   	// #0
  403e84:	ldr	x2, [x29, #256]
  403e88:	mov	x1, #0x38                  	// #56
  403e8c:	mul	x3, x2, x1
  403e90:	umulh	x1, x2, x1
  403e94:	mov	x20, x3
  403e98:	mov	x21, x1
  403e9c:	mov	x22, x21
  403ea0:	mov	x23, #0x0                   	// #0
  403ea4:	cmp	x22, #0x0
  403ea8:	b.eq	403eb0 <ferror@plt+0x27a0>  // b.none
  403eac:	mov	x0, #0x1                   	// #1
  403eb0:	cmp	x20, #0x0
  403eb4:	b.ge	403ebc <ferror@plt+0x27ac>  // b.tcont
  403eb8:	mov	x0, #0x1                   	// #1
  403ebc:	and	w0, w0, #0x1
  403ec0:	and	w0, w0, #0xff
  403ec4:	cmp	w0, #0x0
  403ec8:	b.ne	403f48 <ferror@plt+0x2838>  // b.any
  403ecc:	ldr	x1, [x29, #256]
  403ed0:	mov	x0, x1
  403ed4:	lsl	x0, x0, #3
  403ed8:	sub	x0, x0, x1
  403edc:	lsl	x0, x0, #3
  403ee0:	cmp	x0, #0xfa0
  403ee4:	b.hi	403f2c <ferror@plt+0x281c>  // b.pmore
  403ee8:	ldr	x1, [x29, #256]
  403eec:	mov	x0, x1
  403ef0:	lsl	x0, x0, #3
  403ef4:	sub	x0, x0, x1
  403ef8:	lsl	x0, x0, #3
  403efc:	add	x0, x0, #0x1f
  403f00:	add	x0, x0, #0xf
  403f04:	lsr	x0, x0, #4
  403f08:	lsl	x0, x0, #4
  403f0c:	sub	sp, sp, x0
  403f10:	mov	x0, sp
  403f14:	add	x0, x0, #0xf
  403f18:	lsr	x0, x0, #4
  403f1c:	lsl	x0, x0, #4
  403f20:	add	x0, x0, #0x1f
  403f24:	and	x0, x0, #0xffffffffffffffe0
  403f28:	b	403f4c <ferror@plt+0x283c>
  403f2c:	ldr	x1, [x29, #256]
  403f30:	mov	x0, x1
  403f34:	lsl	x0, x0, #3
  403f38:	sub	x0, x0, x1
  403f3c:	lsl	x0, x0, #3
  403f40:	bl	405c28 <ferror@plt+0x4518>
  403f44:	b	403f4c <ferror@plt+0x283c>
  403f48:	mov	x0, #0x0                   	// #0
  403f4c:	str	x0, [x29, #248]
  403f50:	ldr	x0, [x29, #248]
  403f54:	cmp	x0, #0x0
  403f58:	b.ne	403f64 <ferror@plt+0x2854>  // b.any
  403f5c:	mov	w0, #0x0                   	// #0
  403f60:	b	404550 <ferror@plt+0x2e40>
  403f64:	ldr	x0, [x29, #248]
  403f68:	str	x0, [x29, #240]
  403f6c:	ldr	x1, [x29, #256]
  403f70:	mov	x0, x1
  403f74:	lsl	x0, x0, #1
  403f78:	add	x0, x0, x1
  403f7c:	lsl	x0, x0, #4
  403f80:	mov	x1, x0
  403f84:	ldr	x0, [x29, #240]
  403f88:	add	x0, x0, x1
  403f8c:	str	x0, [x29, #232]
  403f90:	ldr	x0, [x29, #232]
  403f94:	str	x0, [x29, #224]
  403f98:	str	xzr, [x29, #296]
  403f9c:	ldr	x0, [x29, #64]
  403fa0:	str	x0, [x29, #168]
  403fa4:	strb	wzr, [x29, #152]
  403fa8:	add	x0, x29, #0x98
  403fac:	add	x0, x0, #0x4
  403fb0:	mov	x2, #0x8                   	// #8
  403fb4:	mov	w1, #0x0                   	// #0
  403fb8:	bl	401500 <memset@plt>
  403fbc:	strb	wzr, [x29, #164]
  403fc0:	b	404018 <ferror@plt+0x2908>
  403fc4:	ldr	x1, [x29, #296]
  403fc8:	mov	x0, x1
  403fcc:	lsl	x0, x0, #1
  403fd0:	add	x0, x0, x1
  403fd4:	lsl	x0, x0, #4
  403fd8:	mov	x1, x0
  403fdc:	ldr	x0, [x29, #240]
  403fe0:	add	x2, x0, x1
  403fe4:	add	x0, x29, #0x98
  403fe8:	add	x0, x0, #0x10
  403fec:	mov	x1, x0
  403ff0:	mov	x0, x2
  403ff4:	bl	405d58 <ferror@plt+0x4648>
  403ff8:	ldr	x1, [x29, #168]
  403ffc:	ldr	x0, [x29, #176]
  404000:	add	x0, x1, x0
  404004:	str	x0, [x29, #168]
  404008:	strb	wzr, [x29, #164]
  40400c:	ldr	x0, [x29, #296]
  404010:	add	x0, x0, #0x1
  404014:	str	x0, [x29, #296]
  404018:	add	x0, x29, #0x98
  40401c:	bl	404c48 <ferror@plt+0x3538>
  404020:	ldrb	w0, [x29, #184]
  404024:	eor	w0, w0, #0x1
  404028:	and	w0, w0, #0xff
  40402c:	cmp	w0, #0x0
  404030:	b.ne	404040 <ferror@plt+0x2930>  // b.any
  404034:	ldr	w0, [x29, #188]
  404038:	cmp	w0, #0x0
  40403c:	b.eq	404048 <ferror@plt+0x2938>  // b.none
  404040:	mov	w0, #0x1                   	// #1
  404044:	b	40404c <ferror@plt+0x293c>
  404048:	mov	w0, #0x0                   	// #0
  40404c:	cmp	w0, #0x0
  404050:	b.ne	403fc4 <ferror@plt+0x28b4>  // b.any
  404054:	ldr	x0, [x29, #224]
  404058:	add	x0, x0, #0x8
  40405c:	mov	x1, #0x1                   	// #1
  404060:	str	x1, [x0]
  404064:	str	xzr, [x29, #280]
  404068:	mov	x0, #0x2                   	// #2
  40406c:	str	x0, [x29, #288]
  404070:	b	404230 <ferror@plt+0x2b20>
  404074:	ldr	x1, [x29, #288]
  404078:	mov	x0, x1
  40407c:	lsl	x0, x0, #1
  404080:	add	x0, x0, x1
  404084:	lsl	x0, x0, #4
  404088:	sub	x0, x0, #0x30
  40408c:	ldr	x1, [x29, #240]
  404090:	add	x0, x1, x0
  404094:	str	x0, [x29, #216]
  404098:	ldr	x0, [x29, #216]
  40409c:	ldrb	w0, [x0, #16]
  4040a0:	cmp	w0, #0x0
  4040a4:	b.eq	404110 <ferror@plt+0x2a00>  // b.none
  4040a8:	ldr	x1, [x29, #280]
  4040ac:	mov	x0, x1
  4040b0:	lsl	x0, x0, #1
  4040b4:	add	x0, x0, x1
  4040b8:	lsl	x0, x0, #4
  4040bc:	mov	x1, x0
  4040c0:	ldr	x0, [x29, #240]
  4040c4:	add	x0, x0, x1
  4040c8:	ldrb	w0, [x0, #16]
  4040cc:	cmp	w0, #0x0
  4040d0:	b.eq	404110 <ferror@plt+0x2a00>  // b.none
  4040d4:	ldr	x0, [x29, #216]
  4040d8:	ldr	w2, [x0, #20]
  4040dc:	ldr	x1, [x29, #280]
  4040e0:	mov	x0, x1
  4040e4:	lsl	x0, x0, #1
  4040e8:	add	x0, x0, x1
  4040ec:	lsl	x0, x0, #4
  4040f0:	mov	x1, x0
  4040f4:	ldr	x0, [x29, #240]
  4040f8:	add	x0, x0, x1
  4040fc:	ldr	w0, [x0, #20]
  404100:	cmp	w2, w0
  404104:	cset	w0, eq  // eq = none
  404108:	and	w0, w0, #0xff
  40410c:	b	4041a0 <ferror@plt+0x2a90>
  404110:	ldr	x0, [x29, #216]
  404114:	ldr	x2, [x0, #8]
  404118:	ldr	x1, [x29, #280]
  40411c:	mov	x0, x1
  404120:	lsl	x0, x0, #1
  404124:	add	x0, x0, x1
  404128:	lsl	x0, x0, #4
  40412c:	mov	x1, x0
  404130:	ldr	x0, [x29, #240]
  404134:	add	x0, x0, x1
  404138:	ldr	x0, [x0, #8]
  40413c:	cmp	x2, x0
  404140:	b.ne	404194 <ferror@plt+0x2a84>  // b.any
  404144:	ldr	x0, [x29, #216]
  404148:	ldr	x3, [x0]
  40414c:	ldr	x1, [x29, #280]
  404150:	mov	x0, x1
  404154:	lsl	x0, x0, #1
  404158:	add	x0, x0, x1
  40415c:	lsl	x0, x0, #4
  404160:	mov	x1, x0
  404164:	ldr	x0, [x29, #240]
  404168:	add	x0, x0, x1
  40416c:	ldr	x1, [x0]
  404170:	ldr	x0, [x29, #216]
  404174:	ldr	x0, [x0, #8]
  404178:	mov	x2, x0
  40417c:	mov	x0, x3
  404180:	bl	401590 <memcmp@plt>
  404184:	cmp	w0, #0x0
  404188:	b.ne	404194 <ferror@plt+0x2a84>  // b.any
  40418c:	mov	w0, #0x1                   	// #1
  404190:	b	404198 <ferror@plt+0x2a88>
  404194:	mov	w0, #0x0                   	// #0
  404198:	and	w0, w0, #0x1
  40419c:	and	w0, w0, #0xff
  4041a0:	cmp	w0, #0x0
  4041a4:	b.eq	4041d8 <ferror@plt+0x2ac8>  // b.none
  4041a8:	ldr	x0, [x29, #280]
  4041ac:	add	x0, x0, #0x1
  4041b0:	str	x0, [x29, #280]
  4041b4:	ldr	x0, [x29, #288]
  4041b8:	lsl	x0, x0, #3
  4041bc:	ldr	x1, [x29, #224]
  4041c0:	add	x0, x1, x0
  4041c4:	ldr	x2, [x29, #288]
  4041c8:	ldr	x1, [x29, #280]
  4041cc:	sub	x1, x2, x1
  4041d0:	str	x1, [x0]
  4041d4:	b	404224 <ferror@plt+0x2b14>
  4041d8:	ldr	x0, [x29, #280]
  4041dc:	cmp	x0, #0x0
  4041e0:	b.ne	404200 <ferror@plt+0x2af0>  // b.any
  4041e4:	ldr	x0, [x29, #288]
  4041e8:	lsl	x0, x0, #3
  4041ec:	ldr	x1, [x29, #224]
  4041f0:	add	x0, x1, x0
  4041f4:	ldr	x1, [x29, #288]
  4041f8:	str	x1, [x0]
  4041fc:	b	404224 <ferror@plt+0x2b14>
  404200:	ldr	x0, [x29, #280]
  404204:	lsl	x0, x0, #3
  404208:	ldr	x1, [x29, #224]
  40420c:	add	x0, x1, x0
  404210:	ldr	x0, [x0]
  404214:	ldr	x1, [x29, #280]
  404218:	sub	x0, x1, x0
  40421c:	str	x0, [x29, #280]
  404220:	b	404098 <ferror@plt+0x2988>
  404224:	ldr	x0, [x29, #288]
  404228:	add	x0, x0, #0x1
  40422c:	str	x0, [x29, #288]
  404230:	ldr	x1, [x29, #288]
  404234:	ldr	x0, [x29, #256]
  404238:	cmp	x1, x0
  40423c:	b.cc	404074 <ferror@plt+0x2964>  // b.lo, b.ul, b.last
  404240:	ldr	x0, [x29, #56]
  404244:	str	xzr, [x0]
  404248:	str	xzr, [x29, #272]
  40424c:	ldr	x0, [x29, #72]
  404250:	str	x0, [x29, #104]
  404254:	strb	wzr, [x29, #88]
  404258:	add	x0, x29, #0x58
  40425c:	add	x0, x0, #0x4
  404260:	mov	x2, #0x8                   	// #8
  404264:	mov	w1, #0x0                   	// #0
  404268:	bl	401500 <memset@plt>
  40426c:	strb	wzr, [x29, #100]
  404270:	ldr	x0, [x29, #72]
  404274:	str	x0, [x29, #168]
  404278:	strb	wzr, [x29, #152]
  40427c:	add	x0, x29, #0x98
  404280:	add	x0, x0, #0x4
  404284:	mov	x2, #0x8                   	// #8
  404288:	mov	w1, #0x0                   	// #0
  40428c:	bl	401500 <memset@plt>
  404290:	strb	wzr, [x29, #164]
  404294:	b	404508 <ferror@plt+0x2df8>
  404298:	ldr	x1, [x29, #272]
  40429c:	mov	x0, x1
  4042a0:	lsl	x0, x0, #1
  4042a4:	add	x0, x0, x1
  4042a8:	lsl	x0, x0, #4
  4042ac:	mov	x1, x0
  4042b0:	ldr	x0, [x29, #240]
  4042b4:	add	x0, x0, x1
  4042b8:	ldrb	w0, [x0, #16]
  4042bc:	cmp	w0, #0x0
  4042c0:	b.eq	404308 <ferror@plt+0x2bf8>  // b.none
  4042c4:	ldrb	w0, [x29, #184]
  4042c8:	cmp	w0, #0x0
  4042cc:	b.eq	404308 <ferror@plt+0x2bf8>  // b.none
  4042d0:	ldr	x1, [x29, #272]
  4042d4:	mov	x0, x1
  4042d8:	lsl	x0, x0, #1
  4042dc:	add	x0, x0, x1
  4042e0:	lsl	x0, x0, #4
  4042e4:	mov	x1, x0
  4042e8:	ldr	x0, [x29, #240]
  4042ec:	add	x0, x0, x1
  4042f0:	ldr	w1, [x0, #20]
  4042f4:	ldr	w0, [x29, #188]
  4042f8:	cmp	w1, w0
  4042fc:	cset	w0, eq  // eq = none
  404300:	and	w0, w0, #0xff
  404304:	b	4043b0 <ferror@plt+0x2ca0>
  404308:	ldr	x1, [x29, #272]
  40430c:	mov	x0, x1
  404310:	lsl	x0, x0, #1
  404314:	add	x0, x0, x1
  404318:	lsl	x0, x0, #4
  40431c:	mov	x1, x0
  404320:	ldr	x0, [x29, #240]
  404324:	add	x0, x0, x1
  404328:	ldr	x1, [x0, #8]
  40432c:	ldr	x0, [x29, #176]
  404330:	cmp	x1, x0
  404334:	b.ne	4043a4 <ferror@plt+0x2c94>  // b.any
  404338:	ldr	x1, [x29, #272]
  40433c:	mov	x0, x1
  404340:	lsl	x0, x0, #1
  404344:	add	x0, x0, x1
  404348:	lsl	x0, x0, #4
  40434c:	mov	x1, x0
  404350:	ldr	x0, [x29, #240]
  404354:	add	x0, x0, x1
  404358:	ldr	x3, [x0]
  40435c:	ldr	x4, [x29, #168]
  404360:	ldr	x1, [x29, #272]
  404364:	mov	x0, x1
  404368:	lsl	x0, x0, #1
  40436c:	add	x0, x0, x1
  404370:	lsl	x0, x0, #4
  404374:	mov	x1, x0
  404378:	ldr	x0, [x29, #240]
  40437c:	add	x0, x0, x1
  404380:	ldr	x0, [x0, #8]
  404384:	mov	x2, x0
  404388:	mov	x1, x4
  40438c:	mov	x0, x3
  404390:	bl	401590 <memcmp@plt>
  404394:	cmp	w0, #0x0
  404398:	b.ne	4043a4 <ferror@plt+0x2c94>  // b.any
  40439c:	mov	w0, #0x1                   	// #1
  4043a0:	b	4043a8 <ferror@plt+0x2c98>
  4043a4:	mov	w0, #0x0                   	// #0
  4043a8:	and	w0, w0, #0x1
  4043ac:	and	w0, w0, #0xff
  4043b0:	cmp	w0, #0x0
  4043b4:	b.eq	4043f8 <ferror@plt+0x2ce8>  // b.none
  4043b8:	ldr	x0, [x29, #272]
  4043bc:	add	x0, x0, #0x1
  4043c0:	str	x0, [x29, #272]
  4043c4:	ldr	x1, [x29, #168]
  4043c8:	ldr	x0, [x29, #176]
  4043cc:	add	x0, x1, x0
  4043d0:	str	x0, [x29, #168]
  4043d4:	strb	wzr, [x29, #164]
  4043d8:	ldr	x1, [x29, #272]
  4043dc:	ldr	x0, [x29, #256]
  4043e0:	cmp	x1, x0
  4043e4:	b.ne	404508 <ferror@plt+0x2df8>  // b.any
  4043e8:	ldr	x1, [x29, #104]
  4043ec:	ldr	x0, [x29, #56]
  4043f0:	str	x1, [x0]
  4043f4:	b	404544 <ferror@plt+0x2e34>
  4043f8:	ldr	x0, [x29, #272]
  4043fc:	cmp	x0, #0x0
  404400:	b.eq	4044a0 <ferror@plt+0x2d90>  // b.none
  404404:	ldr	x0, [x29, #272]
  404408:	lsl	x0, x0, #3
  40440c:	ldr	x1, [x29, #224]
  404410:	add	x0, x1, x0
  404414:	ldr	x0, [x0]
  404418:	str	x0, [x29, #264]
  40441c:	ldr	x1, [x29, #272]
  404420:	ldr	x0, [x29, #264]
  404424:	sub	x0, x1, x0
  404428:	str	x0, [x29, #272]
  40442c:	b	404490 <ferror@plt+0x2d80>
  404430:	add	x0, x29, #0x58
  404434:	bl	404c48 <ferror@plt+0x3538>
  404438:	ldrb	w0, [x29, #120]
  40443c:	eor	w0, w0, #0x1
  404440:	and	w0, w0, #0xff
  404444:	cmp	w0, #0x0
  404448:	b.ne	404458 <ferror@plt+0x2d48>  // b.any
  40444c:	ldr	w0, [x29, #124]
  404450:	cmp	w0, #0x0
  404454:	b.eq	404460 <ferror@plt+0x2d50>  // b.none
  404458:	mov	w0, #0x1                   	// #1
  40445c:	b	404464 <ferror@plt+0x2d54>
  404460:	mov	w0, #0x0                   	// #0
  404464:	cmp	w0, #0x0
  404468:	b.ne	404470 <ferror@plt+0x2d60>  // b.any
  40446c:	bl	401570 <abort@plt>
  404470:	ldr	x1, [x29, #104]
  404474:	ldr	x0, [x29, #112]
  404478:	add	x0, x1, x0
  40447c:	str	x0, [x29, #104]
  404480:	strb	wzr, [x29, #100]
  404484:	ldr	x0, [x29, #264]
  404488:	sub	x0, x0, #0x1
  40448c:	str	x0, [x29, #264]
  404490:	ldr	x0, [x29, #264]
  404494:	cmp	x0, #0x0
  404498:	b.ne	404430 <ferror@plt+0x2d20>  // b.any
  40449c:	b	404508 <ferror@plt+0x2df8>
  4044a0:	add	x0, x29, #0x58
  4044a4:	bl	404c48 <ferror@plt+0x3538>
  4044a8:	ldrb	w0, [x29, #120]
  4044ac:	eor	w0, w0, #0x1
  4044b0:	and	w0, w0, #0xff
  4044b4:	cmp	w0, #0x0
  4044b8:	b.ne	4044c8 <ferror@plt+0x2db8>  // b.any
  4044bc:	ldr	w0, [x29, #124]
  4044c0:	cmp	w0, #0x0
  4044c4:	b.eq	4044d0 <ferror@plt+0x2dc0>  // b.none
  4044c8:	mov	w0, #0x1                   	// #1
  4044cc:	b	4044d4 <ferror@plt+0x2dc4>
  4044d0:	mov	w0, #0x0                   	// #0
  4044d4:	cmp	w0, #0x0
  4044d8:	b.ne	4044e0 <ferror@plt+0x2dd0>  // b.any
  4044dc:	bl	401570 <abort@plt>
  4044e0:	ldr	x1, [x29, #104]
  4044e4:	ldr	x0, [x29, #112]
  4044e8:	add	x0, x1, x0
  4044ec:	str	x0, [x29, #104]
  4044f0:	strb	wzr, [x29, #100]
  4044f4:	ldr	x1, [x29, #168]
  4044f8:	ldr	x0, [x29, #176]
  4044fc:	add	x0, x1, x0
  404500:	str	x0, [x29, #168]
  404504:	strb	wzr, [x29, #164]
  404508:	add	x0, x29, #0x98
  40450c:	bl	404c48 <ferror@plt+0x3538>
  404510:	ldrb	w0, [x29, #184]
  404514:	eor	w0, w0, #0x1
  404518:	and	w0, w0, #0xff
  40451c:	cmp	w0, #0x0
  404520:	b.ne	404530 <ferror@plt+0x2e20>  // b.any
  404524:	ldr	w0, [x29, #188]
  404528:	cmp	w0, #0x0
  40452c:	b.eq	404538 <ferror@plt+0x2e28>  // b.none
  404530:	mov	w0, #0x1                   	// #1
  404534:	b	40453c <ferror@plt+0x2e2c>
  404538:	mov	w0, #0x0                   	// #0
  40453c:	cmp	w0, #0x0
  404540:	b.ne	404298 <ferror@plt+0x2b88>  // b.any
  404544:	ldr	x0, [x29, #248]
  404548:	bl	405cac <ferror@plt+0x459c>
  40454c:	mov	w0, #0x1                   	// #1
  404550:	mov	sp, x29
  404554:	ldp	x20, x21, [sp, #16]
  404558:	ldp	x22, x23, [sp, #32]
  40455c:	ldp	x29, x30, [sp], #304
  404560:	ret
  404564:	stp	x29, x30, [sp, #-496]!
  404568:	mov	x29, sp
  40456c:	str	x19, [sp, #16]
  404570:	str	x0, [sp, #40]
  404574:	str	x1, [sp, #32]
  404578:	bl	401610 <__ctype_get_mb_cur_max@plt>
  40457c:	cmp	x0, #0x1
  404580:	b.ls	404a40 <ferror@plt+0x3330>  // b.plast
  404584:	ldr	x0, [sp, #32]
  404588:	str	x0, [sp, #72]
  40458c:	strb	wzr, [sp, #56]
  404590:	add	x0, sp, #0x38
  404594:	add	x0, x0, #0x4
  404598:	mov	x2, #0x8                   	// #8
  40459c:	mov	w1, #0x0                   	// #0
  4045a0:	bl	401500 <memset@plt>
  4045a4:	strb	wzr, [sp, #68]
  4045a8:	add	x0, sp, #0x38
  4045ac:	bl	404c48 <ferror@plt+0x3538>
  4045b0:	ldrb	w0, [sp, #88]
  4045b4:	eor	w0, w0, #0x1
  4045b8:	and	w0, w0, #0xff
  4045bc:	cmp	w0, #0x0
  4045c0:	b.ne	4045d0 <ferror@plt+0x2ec0>  // b.any
  4045c4:	ldr	w0, [sp, #92]
  4045c8:	cmp	w0, #0x0
  4045cc:	b.eq	4045d8 <ferror@plt+0x2ec8>  // b.none
  4045d0:	mov	w0, #0x1                   	// #1
  4045d4:	b	4045dc <ferror@plt+0x2ecc>
  4045d8:	mov	w0, #0x0                   	// #0
  4045dc:	cmp	w0, #0x0
  4045e0:	b.eq	404a38 <ferror@plt+0x3328>  // b.none
  4045e4:	mov	w0, #0x1                   	// #1
  4045e8:	strb	w0, [sp, #495]
  4045ec:	str	xzr, [sp, #480]
  4045f0:	str	xzr, [sp, #472]
  4045f4:	str	xzr, [sp, #464]
  4045f8:	ldr	x0, [sp, #32]
  4045fc:	str	x0, [sp, #136]
  404600:	strb	wzr, [sp, #120]
  404604:	add	x0, sp, #0x78
  404608:	add	x0, x0, #0x4
  40460c:	mov	x2, #0x8                   	// #8
  404610:	mov	w1, #0x0                   	// #0
  404614:	bl	401500 <memset@plt>
  404618:	strb	wzr, [sp, #132]
  40461c:	ldr	x0, [sp, #40]
  404620:	str	x0, [sp, #200]
  404624:	strb	wzr, [sp, #184]
  404628:	add	x0, sp, #0xb8
  40462c:	add	x0, x0, #0x4
  404630:	mov	x2, #0x8                   	// #8
  404634:	mov	w1, #0x0                   	// #0
  404638:	bl	401500 <memset@plt>
  40463c:	strb	wzr, [sp, #196]
  404640:	add	x0, sp, #0xb8
  404644:	bl	404c48 <ferror@plt+0x3538>
  404648:	ldrb	w0, [sp, #216]
  40464c:	eor	w0, w0, #0x1
  404650:	and	w0, w0, #0xff
  404654:	cmp	w0, #0x0
  404658:	b.ne	404668 <ferror@plt+0x2f58>  // b.any
  40465c:	ldr	w0, [sp, #220]
  404660:	cmp	w0, #0x0
  404664:	b.eq	404670 <ferror@plt+0x2f60>  // b.none
  404668:	mov	w0, #0x1                   	// #1
  40466c:	b	404674 <ferror@plt+0x2f64>
  404670:	mov	w0, #0x0                   	// #0
  404674:	cmp	w0, #0x0
  404678:	b.ne	404684 <ferror@plt+0x2f74>  // b.any
  40467c:	mov	x0, #0x0                   	// #0
  404680:	b	404c3c <ferror@plt+0x352c>
  404684:	ldrb	w0, [sp, #495]
  404688:	cmp	w0, #0x0
  40468c:	b.eq	4047a8 <ferror@plt+0x3098>  // b.none
  404690:	ldr	x0, [sp, #480]
  404694:	cmp	x0, #0x9
  404698:	b.ls	4047a8 <ferror@plt+0x3098>  // b.plast
  40469c:	ldr	x1, [sp, #480]
  4046a0:	mov	x0, x1
  4046a4:	lsl	x0, x0, #2
  4046a8:	add	x0, x0, x1
  4046ac:	ldr	x1, [sp, #472]
  4046b0:	cmp	x1, x0
  4046b4:	b.cc	4047a8 <ferror@plt+0x3098>  // b.lo, b.ul, b.last
  4046b8:	ldr	x1, [sp, #472]
  4046bc:	ldr	x0, [sp, #464]
  4046c0:	sub	x0, x1, x0
  4046c4:	str	x0, [sp, #456]
  4046c8:	b	4046ec <ferror@plt+0x2fdc>
  4046cc:	ldr	x1, [sp, #136]
  4046d0:	ldr	x0, [sp, #144]
  4046d4:	add	x0, x1, x0
  4046d8:	str	x0, [sp, #136]
  4046dc:	strb	wzr, [sp, #132]
  4046e0:	ldr	x0, [sp, #456]
  4046e4:	sub	x0, x0, #0x1
  4046e8:	str	x0, [sp, #456]
  4046ec:	ldr	x0, [sp, #456]
  4046f0:	cmp	x0, #0x0
  4046f4:	b.eq	404734 <ferror@plt+0x3024>  // b.none
  4046f8:	add	x0, sp, #0x78
  4046fc:	bl	404c48 <ferror@plt+0x3538>
  404700:	ldrb	w0, [sp, #152]
  404704:	eor	w0, w0, #0x1
  404708:	and	w0, w0, #0xff
  40470c:	cmp	w0, #0x0
  404710:	b.ne	404720 <ferror@plt+0x3010>  // b.any
  404714:	ldr	w0, [sp, #156]
  404718:	cmp	w0, #0x0
  40471c:	b.eq	404728 <ferror@plt+0x3018>  // b.none
  404720:	mov	w0, #0x1                   	// #1
  404724:	b	40472c <ferror@plt+0x301c>
  404728:	mov	w0, #0x0                   	// #0
  40472c:	cmp	w0, #0x0
  404730:	b.ne	4046cc <ferror@plt+0x2fbc>  // b.any
  404734:	ldr	x0, [sp, #472]
  404738:	str	x0, [sp, #464]
  40473c:	add	x0, sp, #0x78
  404740:	bl	404c48 <ferror@plt+0x3538>
  404744:	ldrb	w0, [sp, #152]
  404748:	eor	w0, w0, #0x1
  40474c:	and	w0, w0, #0xff
  404750:	cmp	w0, #0x0
  404754:	b.ne	404764 <ferror@plt+0x3054>  // b.any
  404758:	ldr	w0, [sp, #156]
  40475c:	cmp	w0, #0x0
  404760:	b.eq	40476c <ferror@plt+0x305c>  // b.none
  404764:	mov	w0, #0x1                   	// #1
  404768:	b	404770 <ferror@plt+0x3060>
  40476c:	mov	w0, #0x0                   	// #0
  404770:	cmp	w0, #0x0
  404774:	b.ne	4047a8 <ferror@plt+0x3098>  // b.any
  404778:	add	x0, sp, #0x180
  40477c:	mov	x2, x0
  404780:	ldr	x1, [sp, #32]
  404784:	ldr	x0, [sp, #40]
  404788:	bl	403e58 <ferror@plt+0x2748>
  40478c:	strb	w0, [sp, #397]
  404790:	ldrb	w0, [sp, #397]
  404794:	cmp	w0, #0x0
  404798:	b.eq	4047a4 <ferror@plt+0x3094>  // b.none
  40479c:	ldr	x0, [sp, #384]
  4047a0:	b	404c3c <ferror@plt+0x352c>
  4047a4:	strb	wzr, [sp, #495]
  4047a8:	ldr	x0, [sp, #480]
  4047ac:	add	x0, x0, #0x1
  4047b0:	str	x0, [sp, #480]
  4047b4:	ldr	x0, [sp, #472]
  4047b8:	add	x0, x0, #0x1
  4047bc:	str	x0, [sp, #472]
  4047c0:	ldrb	w0, [sp, #216]
  4047c4:	cmp	w0, #0x0
  4047c8:	b.eq	4047f0 <ferror@plt+0x30e0>  // b.none
  4047cc:	ldrb	w0, [sp, #88]
  4047d0:	cmp	w0, #0x0
  4047d4:	b.eq	4047f0 <ferror@plt+0x30e0>  // b.none
  4047d8:	ldr	w1, [sp, #220]
  4047dc:	ldr	w0, [sp, #92]
  4047e0:	cmp	w1, w0
  4047e4:	cset	w0, eq  // eq = none
  4047e8:	and	w0, w0, #0xff
  4047ec:	b	40482c <ferror@plt+0x311c>
  4047f0:	ldr	x1, [sp, #208]
  4047f4:	ldr	x0, [sp, #80]
  4047f8:	cmp	x1, x0
  4047fc:	b.ne	404820 <ferror@plt+0x3110>  // b.any
  404800:	ldr	x0, [sp, #200]
  404804:	ldr	x1, [sp, #72]
  404808:	ldr	x2, [sp, #208]
  40480c:	bl	401590 <memcmp@plt>
  404810:	cmp	w0, #0x0
  404814:	b.ne	404820 <ferror@plt+0x3110>  // b.any
  404818:	mov	w0, #0x1                   	// #1
  40481c:	b	404824 <ferror@plt+0x3114>
  404820:	mov	w0, #0x0                   	// #0
  404824:	and	w0, w0, #0x1
  404828:	and	w0, w0, #0xff
  40482c:	cmp	w0, #0x0
  404830:	b.eq	404a20 <ferror@plt+0x3310>  // b.none
  404834:	add	x0, sp, #0xf8
  404838:	add	x1, sp, #0xb8
  40483c:	ldp	x2, x3, [x1]
  404840:	stp	x2, x3, [x0]
  404844:	ldp	x2, x3, [x1, #16]
  404848:	stp	x2, x3, [x0, #16]
  40484c:	ldp	x2, x3, [x1, #32]
  404850:	stp	x2, x3, [x0, #32]
  404854:	ldp	x2, x3, [x1, #48]
  404858:	stp	x2, x3, [x0, #48]
  40485c:	ldr	x1, [sp, #264]
  404860:	ldr	x0, [sp, #272]
  404864:	add	x0, x1, x0
  404868:	str	x0, [sp, #264]
  40486c:	strb	wzr, [sp, #260]
  404870:	ldr	x0, [sp, #32]
  404874:	str	x0, [sp, #328]
  404878:	strb	wzr, [sp, #312]
  40487c:	add	x0, sp, #0x138
  404880:	add	x0, x0, #0x4
  404884:	mov	x2, #0x8                   	// #8
  404888:	mov	w1, #0x0                   	// #0
  40488c:	bl	401500 <memset@plt>
  404890:	strb	wzr, [sp, #324]
  404894:	add	x0, sp, #0x138
  404898:	bl	404c48 <ferror@plt+0x3538>
  40489c:	ldrb	w0, [sp, #344]
  4048a0:	eor	w0, w0, #0x1
  4048a4:	and	w0, w0, #0xff
  4048a8:	cmp	w0, #0x0
  4048ac:	b.ne	4048bc <ferror@plt+0x31ac>  // b.any
  4048b0:	ldr	w0, [sp, #348]
  4048b4:	cmp	w0, #0x0
  4048b8:	b.eq	4048c4 <ferror@plt+0x31b4>  // b.none
  4048bc:	mov	w0, #0x1                   	// #1
  4048c0:	b	4048c8 <ferror@plt+0x31b8>
  4048c4:	mov	w0, #0x0                   	// #0
  4048c8:	cmp	w0, #0x0
  4048cc:	b.ne	4048d4 <ferror@plt+0x31c4>  // b.any
  4048d0:	bl	401570 <abort@plt>
  4048d4:	ldr	x1, [sp, #328]
  4048d8:	ldr	x0, [sp, #336]
  4048dc:	add	x0, x1, x0
  4048e0:	str	x0, [sp, #328]
  4048e4:	strb	wzr, [sp, #324]
  4048e8:	add	x0, sp, #0x138
  4048ec:	bl	404c48 <ferror@plt+0x3538>
  4048f0:	ldrb	w0, [sp, #344]
  4048f4:	eor	w0, w0, #0x1
  4048f8:	and	w0, w0, #0xff
  4048fc:	cmp	w0, #0x0
  404900:	b.ne	404910 <ferror@plt+0x3200>  // b.any
  404904:	ldr	w0, [sp, #348]
  404908:	cmp	w0, #0x0
  40490c:	b.eq	404918 <ferror@plt+0x3208>  // b.none
  404910:	mov	w0, #0x1                   	// #1
  404914:	b	40491c <ferror@plt+0x320c>
  404918:	mov	w0, #0x0                   	// #0
  40491c:	cmp	w0, #0x0
  404920:	b.ne	40492c <ferror@plt+0x321c>  // b.any
  404924:	ldr	x0, [sp, #200]
  404928:	b	404c3c <ferror@plt+0x352c>
  40492c:	add	x0, sp, #0xf8
  404930:	bl	404c48 <ferror@plt+0x3538>
  404934:	ldrb	w0, [sp, #280]
  404938:	eor	w0, w0, #0x1
  40493c:	and	w0, w0, #0xff
  404940:	cmp	w0, #0x0
  404944:	b.ne	404954 <ferror@plt+0x3244>  // b.any
  404948:	ldr	w0, [sp, #284]
  40494c:	cmp	w0, #0x0
  404950:	b.eq	40495c <ferror@plt+0x324c>  // b.none
  404954:	mov	w0, #0x1                   	// #1
  404958:	b	404960 <ferror@plt+0x3250>
  40495c:	mov	w0, #0x0                   	// #0
  404960:	cmp	w0, #0x0
  404964:	b.ne	404970 <ferror@plt+0x3260>  // b.any
  404968:	mov	x0, #0x0                   	// #0
  40496c:	b	404c3c <ferror@plt+0x352c>
  404970:	ldr	x0, [sp, #472]
  404974:	add	x0, x0, #0x1
  404978:	str	x0, [sp, #472]
  40497c:	ldrb	w0, [sp, #280]
  404980:	cmp	w0, #0x0
  404984:	b.eq	4049ac <ferror@plt+0x329c>  // b.none
  404988:	ldrb	w0, [sp, #344]
  40498c:	cmp	w0, #0x0
  404990:	b.eq	4049ac <ferror@plt+0x329c>  // b.none
  404994:	ldr	w1, [sp, #284]
  404998:	ldr	w0, [sp, #348]
  40499c:	cmp	w1, w0
  4049a0:	cset	w0, ne  // ne = any
  4049a4:	and	w0, w0, #0xff
  4049a8:	b	4049e8 <ferror@plt+0x32d8>
  4049ac:	ldr	x1, [sp, #272]
  4049b0:	ldr	x0, [sp, #336]
  4049b4:	cmp	x1, x0
  4049b8:	b.ne	4049d4 <ferror@plt+0x32c4>  // b.any
  4049bc:	ldr	x0, [sp, #264]
  4049c0:	ldr	x1, [sp, #328]
  4049c4:	ldr	x2, [sp, #272]
  4049c8:	bl	401590 <memcmp@plt>
  4049cc:	cmp	w0, #0x0
  4049d0:	b.eq	4049dc <ferror@plt+0x32cc>  // b.none
  4049d4:	mov	w0, #0x1                   	// #1
  4049d8:	b	4049e0 <ferror@plt+0x32d0>
  4049dc:	mov	w0, #0x0                   	// #0
  4049e0:	and	w0, w0, #0x1
  4049e4:	and	w0, w0, #0xff
  4049e8:	cmp	w0, #0x0
  4049ec:	b.ne	404a1c <ferror@plt+0x330c>  // b.any
  4049f0:	ldr	x1, [sp, #264]
  4049f4:	ldr	x0, [sp, #272]
  4049f8:	add	x0, x1, x0
  4049fc:	str	x0, [sp, #264]
  404a00:	strb	wzr, [sp, #260]
  404a04:	ldr	x1, [sp, #328]
  404a08:	ldr	x0, [sp, #336]
  404a0c:	add	x0, x1, x0
  404a10:	str	x0, [sp, #328]
  404a14:	strb	wzr, [sp, #324]
  404a18:	b	4048e8 <ferror@plt+0x31d8>
  404a1c:	nop
  404a20:	ldr	x1, [sp, #200]
  404a24:	ldr	x0, [sp, #208]
  404a28:	add	x0, x1, x0
  404a2c:	str	x0, [sp, #200]
  404a30:	strb	wzr, [sp, #196]
  404a34:	b	404640 <ferror@plt+0x2f30>
  404a38:	ldr	x0, [sp, #40]
  404a3c:	b	404c3c <ferror@plt+0x352c>
  404a40:	ldr	x0, [sp, #32]
  404a44:	ldrb	w0, [x0]
  404a48:	cmp	w0, #0x0
  404a4c:	b.eq	404c38 <ferror@plt+0x3528>  // b.none
  404a50:	mov	w0, #0x1                   	// #1
  404a54:	strb	w0, [sp, #455]
  404a58:	str	xzr, [sp, #440]
  404a5c:	str	xzr, [sp, #432]
  404a60:	str	xzr, [sp, #424]
  404a64:	ldr	x0, [sp, #32]
  404a68:	str	x0, [sp, #416]
  404a6c:	ldr	x0, [sp, #32]
  404a70:	add	x1, x0, #0x1
  404a74:	str	x1, [sp, #32]
  404a78:	ldrb	w0, [x0]
  404a7c:	strb	w0, [sp, #399]
  404a80:	ldr	x0, [sp, #40]
  404a84:	ldrb	w0, [x0]
  404a88:	cmp	w0, #0x0
  404a8c:	b.ne	404a98 <ferror@plt+0x3388>  // b.any
  404a90:	mov	x0, #0x0                   	// #0
  404a94:	b	404c3c <ferror@plt+0x352c>
  404a98:	ldrb	w0, [sp, #455]
  404a9c:	cmp	w0, #0x0
  404aa0:	b.eq	404b74 <ferror@plt+0x3464>  // b.none
  404aa4:	ldr	x0, [sp, #440]
  404aa8:	cmp	x0, #0x9
  404aac:	b.ls	404b74 <ferror@plt+0x3464>  // b.plast
  404ab0:	ldr	x1, [sp, #440]
  404ab4:	mov	x0, x1
  404ab8:	lsl	x0, x0, #2
  404abc:	add	x0, x0, x1
  404ac0:	ldr	x1, [sp, #432]
  404ac4:	cmp	x1, x0
  404ac8:	b.cc	404b74 <ferror@plt+0x3464>  // b.lo, b.ul, b.last
  404acc:	ldr	x0, [sp, #416]
  404ad0:	cmp	x0, #0x0
  404ad4:	b.eq	404b1c <ferror@plt+0x340c>  // b.none
  404ad8:	ldr	x1, [sp, #432]
  404adc:	ldr	x0, [sp, #424]
  404ae0:	sub	x0, x1, x0
  404ae4:	mov	x1, x0
  404ae8:	ldr	x0, [sp, #416]
  404aec:	bl	401420 <strnlen@plt>
  404af0:	mov	x1, x0
  404af4:	ldr	x0, [sp, #416]
  404af8:	add	x0, x0, x1
  404afc:	str	x0, [sp, #416]
  404b00:	ldr	x0, [sp, #416]
  404b04:	ldrb	w0, [x0]
  404b08:	cmp	w0, #0x0
  404b0c:	b.ne	404b14 <ferror@plt+0x3404>  // b.any
  404b10:	str	xzr, [sp, #416]
  404b14:	ldr	x0, [sp, #432]
  404b18:	str	x0, [sp, #424]
  404b1c:	ldr	x0, [sp, #416]
  404b20:	cmp	x0, #0x0
  404b24:	b.ne	404b74 <ferror@plt+0x3464>  // b.any
  404b28:	ldr	x0, [sp, #32]
  404b2c:	sub	x19, x0, #0x1
  404b30:	ldr	x0, [sp, #32]
  404b34:	sub	x0, x0, #0x1
  404b38:	bl	4013e0 <strlen@plt>
  404b3c:	mov	x1, x0
  404b40:	add	x0, sp, #0x178
  404b44:	mov	x3, x0
  404b48:	mov	x2, x1
  404b4c:	mov	x1, x19
  404b50:	ldr	x0, [sp, #40]
  404b54:	bl	403b88 <ferror@plt+0x2478>
  404b58:	strb	w0, [sp, #398]
  404b5c:	ldrb	w0, [sp, #398]
  404b60:	cmp	w0, #0x0
  404b64:	b.eq	404b70 <ferror@plt+0x3460>  // b.none
  404b68:	ldr	x0, [sp, #376]
  404b6c:	b	404c3c <ferror@plt+0x352c>
  404b70:	strb	wzr, [sp, #455]
  404b74:	ldr	x0, [sp, #440]
  404b78:	add	x0, x0, #0x1
  404b7c:	str	x0, [sp, #440]
  404b80:	ldr	x0, [sp, #432]
  404b84:	add	x0, x0, #0x1
  404b88:	str	x0, [sp, #432]
  404b8c:	ldr	x0, [sp, #40]
  404b90:	ldrb	w0, [x0]
  404b94:	ldrb	w1, [sp, #399]
  404b98:	cmp	w1, w0
  404b9c:	b.ne	404c28 <ferror@plt+0x3518>  // b.any
  404ba0:	ldr	x0, [sp, #40]
  404ba4:	add	x0, x0, #0x1
  404ba8:	str	x0, [sp, #408]
  404bac:	ldr	x0, [sp, #32]
  404bb0:	str	x0, [sp, #400]
  404bb4:	ldr	x0, [sp, #400]
  404bb8:	ldrb	w0, [x0]
  404bbc:	cmp	w0, #0x0
  404bc0:	b.ne	404bcc <ferror@plt+0x34bc>  // b.any
  404bc4:	ldr	x0, [sp, #40]
  404bc8:	b	404c3c <ferror@plt+0x352c>
  404bcc:	ldr	x0, [sp, #408]
  404bd0:	ldrb	w0, [x0]
  404bd4:	cmp	w0, #0x0
  404bd8:	b.ne	404be4 <ferror@plt+0x34d4>  // b.any
  404bdc:	mov	x0, #0x0                   	// #0
  404be0:	b	404c3c <ferror@plt+0x352c>
  404be4:	ldr	x0, [sp, #432]
  404be8:	add	x0, x0, #0x1
  404bec:	str	x0, [sp, #432]
  404bf0:	ldr	x0, [sp, #408]
  404bf4:	ldrb	w1, [x0]
  404bf8:	ldr	x0, [sp, #400]
  404bfc:	ldrb	w0, [x0]
  404c00:	cmp	w1, w0
  404c04:	b.ne	404c24 <ferror@plt+0x3514>  // b.any
  404c08:	ldr	x0, [sp, #408]
  404c0c:	add	x0, x0, #0x1
  404c10:	str	x0, [sp, #408]
  404c14:	ldr	x0, [sp, #400]
  404c18:	add	x0, x0, #0x1
  404c1c:	str	x0, [sp, #400]
  404c20:	b	404bb4 <ferror@plt+0x34a4>
  404c24:	nop
  404c28:	ldr	x0, [sp, #40]
  404c2c:	add	x0, x0, #0x1
  404c30:	str	x0, [sp, #40]
  404c34:	b	404a80 <ferror@plt+0x3370>
  404c38:	ldr	x0, [sp, #40]
  404c3c:	ldr	x19, [sp, #16]
  404c40:	ldp	x29, x30, [sp], #496
  404c44:	ret
  404c48:	stp	x29, x30, [sp, #-64]!
  404c4c:	mov	x29, sp
  404c50:	stp	x19, x20, [sp, #16]
  404c54:	str	x21, [sp, #32]
  404c58:	str	x0, [sp, #56]
  404c5c:	ldr	x0, [sp, #56]
  404c60:	ldrb	w0, [x0, #12]
  404c64:	cmp	w0, #0x0
  404c68:	b.ne	404e7c <ferror@plt+0x376c>  // b.any
  404c6c:	ldr	x0, [sp, #56]
  404c70:	ldrb	w0, [x0]
  404c74:	cmp	w0, #0x0
  404c78:	b.ne	404d10 <ferror@plt+0x3600>  // b.any
  404c7c:	ldr	x0, [sp, #56]
  404c80:	ldr	x0, [x0, #16]
  404c84:	ldrb	w0, [x0]
  404c88:	bl	405e14 <ferror@plt+0x4704>
  404c8c:	and	w0, w0, #0xff
  404c90:	cmp	w0, #0x0
  404c94:	b.eq	404ccc <ferror@plt+0x35bc>  // b.none
  404c98:	ldr	x0, [sp, #56]
  404c9c:	mov	x1, #0x1                   	// #1
  404ca0:	str	x1, [x0, #24]
  404ca4:	ldr	x0, [sp, #56]
  404ca8:	ldr	x0, [x0, #16]
  404cac:	ldrb	w0, [x0]
  404cb0:	mov	w1, w0
  404cb4:	ldr	x0, [sp, #56]
  404cb8:	str	w1, [x0, #36]
  404cbc:	ldr	x0, [sp, #56]
  404cc0:	mov	w1, #0x1                   	// #1
  404cc4:	strb	w1, [x0, #32]
  404cc8:	b	404e6c <ferror@plt+0x375c>
  404ccc:	ldr	x0, [sp, #56]
  404cd0:	add	x0, x0, #0x4
  404cd4:	bl	401580 <mbsinit@plt>
  404cd8:	cmp	w0, #0x0
  404cdc:	b.ne	404d00 <ferror@plt+0x35f0>  // b.any
  404ce0:	adrp	x0, 406000 <ferror@plt+0x48f0>
  404ce4:	add	x3, x0, #0x938
  404ce8:	mov	w2, #0x96                  	// #150
  404cec:	adrp	x0, 406000 <ferror@plt+0x48f0>
  404cf0:	add	x1, x0, #0x8e0
  404cf4:	adrp	x0, 406000 <ferror@plt+0x48f0>
  404cf8:	add	x0, x0, #0x8f0
  404cfc:	bl	4016a0 <__assert_fail@plt>
  404d00:	ldr	x0, [sp, #56]
  404d04:	mov	w1, #0x1                   	// #1
  404d08:	strb	w1, [x0]
  404d0c:	b	404d14 <ferror@plt+0x3604>
  404d10:	nop
  404d14:	ldr	x0, [sp, #56]
  404d18:	add	x19, x0, #0x24
  404d1c:	ldr	x0, [sp, #56]
  404d20:	ldr	x20, [x0, #16]
  404d24:	ldr	x0, [sp, #56]
  404d28:	ldr	x21, [x0, #16]
  404d2c:	bl	401610 <__ctype_get_mb_cur_max@plt>
  404d30:	mov	x1, x0
  404d34:	mov	x0, x21
  404d38:	bl	40571c <ferror@plt+0x400c>
  404d3c:	mov	x1, x0
  404d40:	ldr	x0, [sp, #56]
  404d44:	add	x0, x0, #0x4
  404d48:	mov	x3, x0
  404d4c:	mov	x2, x1
  404d50:	mov	x1, x20
  404d54:	mov	x0, x19
  404d58:	bl	40576c <ferror@plt+0x405c>
  404d5c:	mov	x1, x0
  404d60:	ldr	x0, [sp, #56]
  404d64:	str	x1, [x0, #24]
  404d68:	ldr	x0, [sp, #56]
  404d6c:	ldr	x0, [x0, #24]
  404d70:	cmn	x0, #0x1
  404d74:	b.ne	404d90 <ferror@plt+0x3680>  // b.any
  404d78:	ldr	x0, [sp, #56]
  404d7c:	mov	x1, #0x1                   	// #1
  404d80:	str	x1, [x0, #24]
  404d84:	ldr	x0, [sp, #56]
  404d88:	strb	wzr, [x0, #32]
  404d8c:	b	404e6c <ferror@plt+0x375c>
  404d90:	ldr	x0, [sp, #56]
  404d94:	ldr	x0, [x0, #24]
  404d98:	cmn	x0, #0x2
  404d9c:	b.ne	404dc4 <ferror@plt+0x36b4>  // b.any
  404da0:	ldr	x0, [sp, #56]
  404da4:	ldr	x0, [x0, #16]
  404da8:	bl	4013e0 <strlen@plt>
  404dac:	mov	x1, x0
  404db0:	ldr	x0, [sp, #56]
  404db4:	str	x1, [x0, #24]
  404db8:	ldr	x0, [sp, #56]
  404dbc:	strb	wzr, [x0, #32]
  404dc0:	b	404e6c <ferror@plt+0x375c>
  404dc4:	ldr	x0, [sp, #56]
  404dc8:	ldr	x0, [x0, #24]
  404dcc:	cmp	x0, #0x0
  404dd0:	b.ne	404e44 <ferror@plt+0x3734>  // b.any
  404dd4:	ldr	x0, [sp, #56]
  404dd8:	mov	x1, #0x1                   	// #1
  404ddc:	str	x1, [x0, #24]
  404de0:	ldr	x0, [sp, #56]
  404de4:	ldr	x0, [x0, #16]
  404de8:	ldrb	w0, [x0]
  404dec:	cmp	w0, #0x0
  404df0:	b.eq	404e14 <ferror@plt+0x3704>  // b.none
  404df4:	adrp	x0, 406000 <ferror@plt+0x48f0>
  404df8:	add	x3, x0, #0x938
  404dfc:	mov	w2, #0xb2                  	// #178
  404e00:	adrp	x0, 406000 <ferror@plt+0x48f0>
  404e04:	add	x1, x0, #0x8e0
  404e08:	adrp	x0, 406000 <ferror@plt+0x48f0>
  404e0c:	add	x0, x0, #0x908
  404e10:	bl	4016a0 <__assert_fail@plt>
  404e14:	ldr	x0, [sp, #56]
  404e18:	ldr	w0, [x0, #36]
  404e1c:	cmp	w0, #0x0
  404e20:	b.eq	404e44 <ferror@plt+0x3734>  // b.none
  404e24:	adrp	x0, 406000 <ferror@plt+0x48f0>
  404e28:	add	x3, x0, #0x938
  404e2c:	mov	w2, #0xb3                  	// #179
  404e30:	adrp	x0, 406000 <ferror@plt+0x48f0>
  404e34:	add	x1, x0, #0x8e0
  404e38:	adrp	x0, 406000 <ferror@plt+0x48f0>
  404e3c:	add	x0, x0, #0x920
  404e40:	bl	4016a0 <__assert_fail@plt>
  404e44:	ldr	x0, [sp, #56]
  404e48:	mov	w1, #0x1                   	// #1
  404e4c:	strb	w1, [x0, #32]
  404e50:	ldr	x0, [sp, #56]
  404e54:	add	x0, x0, #0x4
  404e58:	bl	401580 <mbsinit@plt>
  404e5c:	cmp	w0, #0x0
  404e60:	b.eq	404e6c <ferror@plt+0x375c>  // b.none
  404e64:	ldr	x0, [sp, #56]
  404e68:	strb	wzr, [x0]
  404e6c:	ldr	x0, [sp, #56]
  404e70:	mov	w1, #0x1                   	// #1
  404e74:	strb	w1, [x0, #12]
  404e78:	b	404e80 <ferror@plt+0x3770>
  404e7c:	nop
  404e80:	ldp	x19, x20, [sp, #16]
  404e84:	ldr	x21, [sp, #32]
  404e88:	ldp	x29, x30, [sp], #64
  404e8c:	ret
  404e90:	sub	sp, sp, #0x10
  404e94:	str	x0, [sp, #8]
  404e98:	str	x1, [sp]
  404e9c:	ldr	x0, [sp, #8]
  404ea0:	ldr	x1, [x0, #16]
  404ea4:	ldr	x0, [sp]
  404ea8:	add	x1, x1, x0
  404eac:	ldr	x0, [sp, #8]
  404eb0:	str	x1, [x0, #16]
  404eb4:	nop
  404eb8:	add	sp, sp, #0x10
  404ebc:	ret
  404ec0:	stp	x29, x30, [sp, #-32]!
  404ec4:	mov	x29, sp
  404ec8:	str	x0, [sp, #24]
  404ecc:	str	x1, [sp, #16]
  404ed0:	ldr	x0, [sp, #16]
  404ed4:	ldrb	w1, [x0]
  404ed8:	ldr	x0, [sp, #24]
  404edc:	strb	w1, [x0]
  404ee0:	ldr	x0, [sp, #24]
  404ee4:	ldrb	w0, [x0]
  404ee8:	cmp	w0, #0x0
  404eec:	b.eq	404f0c <ferror@plt+0x37fc>  // b.none
  404ef0:	ldr	x0, [sp, #24]
  404ef4:	add	x0, x0, #0x4
  404ef8:	ldr	x1, [sp, #16]
  404efc:	add	x1, x1, #0x4
  404f00:	ldr	x1, [x1]
  404f04:	str	x1, [x0]
  404f08:	b	404f20 <ferror@plt+0x3810>
  404f0c:	ldr	x0, [sp, #24]
  404f10:	add	x0, x0, #0x4
  404f14:	mov	x2, #0x8                   	// #8
  404f18:	mov	w1, #0x0                   	// #0
  404f1c:	bl	401500 <memset@plt>
  404f20:	ldr	x0, [sp, #16]
  404f24:	ldrb	w1, [x0, #12]
  404f28:	ldr	x0, [sp, #24]
  404f2c:	strb	w1, [x0, #12]
  404f30:	ldr	x0, [sp, #24]
  404f34:	add	x2, x0, #0x10
  404f38:	ldr	x0, [sp, #16]
  404f3c:	add	x0, x0, #0x10
  404f40:	mov	x1, x0
  404f44:	mov	x0, x2
  404f48:	bl	405d58 <ferror@plt+0x4648>
  404f4c:	nop
  404f50:	ldp	x29, x30, [sp], #32
  404f54:	ret
  404f58:	mov	x12, #0x10d0                	// #4304
  404f5c:	sub	sp, sp, x12
  404f60:	stp	x29, x30, [sp]
  404f64:	mov	x29, sp
  404f68:	str	x0, [sp, #56]
  404f6c:	str	x1, [sp, #48]
  404f70:	str	x2, [sp, #40]
  404f74:	str	x3, [sp, #32]
  404f78:	str	x4, [sp, #24]
  404f7c:	mov	x4, #0x0                   	// #0
  404f80:	mov	x3, #0x0                   	// #0
  404f84:	mov	x2, #0x0                   	// #0
  404f88:	mov	x1, #0x0                   	// #0
  404f8c:	ldr	x0, [sp, #40]
  404f90:	bl	4015e0 <iconv@plt>
  404f94:	str	xzr, [sp, #4288]
  404f98:	ldr	x0, [sp, #56]
  404f9c:	str	x0, [sp, #4232]
  404fa0:	ldr	x0, [sp, #48]
  404fa4:	str	x0, [sp, #4224]
  404fa8:	b	405048 <ferror@plt+0x3938>
  404fac:	add	x0, sp, #0x40
  404fb0:	str	x0, [sp, #4216]
  404fb4:	mov	x0, #0x1000                	// #4096
  404fb8:	str	x0, [sp, #4208]
  404fbc:	add	x3, sp, #0x1, lsl #12
  404fc0:	add	x3, x3, #0x70
  404fc4:	add	x2, sp, #0x1, lsl #12
  404fc8:	add	x2, x2, #0x78
  404fcc:	add	x1, sp, #0x1, lsl #12
  404fd0:	add	x1, x1, #0x80
  404fd4:	add	x0, sp, #0x1, lsl #12
  404fd8:	add	x0, x0, #0x88
  404fdc:	mov	x4, x3
  404fe0:	mov	x3, x2
  404fe4:	mov	x2, x1
  404fe8:	mov	x1, x0
  404fec:	ldr	x0, [sp, #40]
  404ff0:	bl	4015e0 <iconv@plt>
  404ff4:	str	x0, [sp, #4280]
  404ff8:	ldr	x0, [sp, #4280]
  404ffc:	cmn	x0, #0x1
  405000:	b.ne	40502c <ferror@plt+0x391c>  // b.any
  405004:	bl	4016b0 <__errno_location@plt>
  405008:	ldr	w0, [x0]
  40500c:	cmp	w0, #0x7
  405010:	b.eq	40502c <ferror@plt+0x391c>  // b.none
  405014:	bl	4016b0 <__errno_location@plt>
  405018:	ldr	w0, [x0]
  40501c:	cmp	w0, #0x16
  405020:	b.eq	405058 <ferror@plt+0x3948>  // b.none
  405024:	mov	w0, #0xffffffff            	// #-1
  405028:	b	4052a4 <ferror@plt+0x3b94>
  40502c:	ldr	x1, [sp, #4216]
  405030:	add	x0, sp, #0x40
  405034:	sub	x0, x1, x0
  405038:	mov	x1, x0
  40503c:	ldr	x0, [sp, #4288]
  405040:	add	x0, x0, x1
  405044:	str	x0, [sp, #4288]
  405048:	ldr	x0, [sp, #4224]
  40504c:	cmp	x0, #0x0
  405050:	b.ne	404fac <ferror@plt+0x389c>  // b.any
  405054:	b	40505c <ferror@plt+0x394c>
  405058:	nop
  40505c:	add	x0, sp, #0x40
  405060:	str	x0, [sp, #4200]
  405064:	mov	x0, #0x1000                	// #4096
  405068:	str	x0, [sp, #4192]
  40506c:	add	x1, sp, #0x1, lsl #12
  405070:	add	x1, x1, #0x60
  405074:	add	x0, sp, #0x1, lsl #12
  405078:	add	x0, x0, #0x68
  40507c:	mov	x4, x1
  405080:	mov	x3, x0
  405084:	mov	x2, #0x0                   	// #0
  405088:	mov	x1, #0x0                   	// #0
  40508c:	ldr	x0, [sp, #40]
  405090:	bl	4015e0 <iconv@plt>
  405094:	str	x0, [sp, #4272]
  405098:	ldr	x0, [sp, #4272]
  40509c:	cmn	x0, #0x1
  4050a0:	b.ne	4050ac <ferror@plt+0x399c>  // b.any
  4050a4:	mov	w0, #0xffffffff            	// #-1
  4050a8:	b	4052a4 <ferror@plt+0x3b94>
  4050ac:	ldr	x1, [sp, #4200]
  4050b0:	add	x0, sp, #0x40
  4050b4:	sub	x0, x1, x0
  4050b8:	mov	x1, x0
  4050bc:	ldr	x0, [sp, #4288]
  4050c0:	add	x0, x0, x1
  4050c4:	str	x0, [sp, #4288]
  4050c8:	ldr	x0, [sp, #4288]
  4050cc:	str	x0, [sp, #4264]
  4050d0:	ldr	x0, [sp, #4264]
  4050d4:	cmp	x0, #0x0
  4050d8:	b.ne	4050ec <ferror@plt+0x39dc>  // b.any
  4050dc:	ldr	x0, [sp, #24]
  4050e0:	str	xzr, [x0]
  4050e4:	mov	w0, #0x0                   	// #0
  4050e8:	b	4052a4 <ferror@plt+0x3b94>
  4050ec:	ldr	x0, [sp, #32]
  4050f0:	ldr	x0, [x0]
  4050f4:	cmp	x0, #0x0
  4050f8:	b.eq	405120 <ferror@plt+0x3a10>  // b.none
  4050fc:	ldr	x0, [sp, #24]
  405100:	ldr	x0, [x0]
  405104:	ldr	x1, [sp, #4264]
  405108:	cmp	x1, x0
  40510c:	b.hi	405120 <ferror@plt+0x3a10>  // b.pmore
  405110:	ldr	x0, [sp, #32]
  405114:	ldr	x0, [x0]
  405118:	str	x0, [sp, #4296]
  40511c:	b	405150 <ferror@plt+0x3a40>
  405120:	ldr	x0, [sp, #4264]
  405124:	bl	4014b0 <malloc@plt>
  405128:	str	x0, [sp, #4296]
  40512c:	ldr	x0, [sp, #4296]
  405130:	cmp	x0, #0x0
  405134:	b.ne	405150 <ferror@plt+0x3a40>  // b.any
  405138:	bl	4016b0 <__errno_location@plt>
  40513c:	mov	x1, x0
  405140:	mov	w0, #0xc                   	// #12
  405144:	str	w0, [x1]
  405148:	mov	w0, #0xffffffff            	// #-1
  40514c:	b	4052a4 <ferror@plt+0x3b94>
  405150:	mov	x4, #0x0                   	// #0
  405154:	mov	x3, #0x0                   	// #0
  405158:	mov	x2, #0x0                   	// #0
  40515c:	mov	x1, #0x0                   	// #0
  405160:	ldr	x0, [sp, #40]
  405164:	bl	4015e0 <iconv@plt>
  405168:	ldr	x0, [sp, #56]
  40516c:	str	x0, [sp, #4184]
  405170:	ldr	x0, [sp, #48]
  405174:	str	x0, [sp, #4176]
  405178:	ldr	x0, [sp, #4296]
  40517c:	str	x0, [sp, #4168]
  405180:	ldr	x0, [sp, #4264]
  405184:	str	x0, [sp, #4160]
  405188:	b	4051e8 <ferror@plt+0x3ad8>
  40518c:	add	x3, sp, #0x1, lsl #12
  405190:	add	x3, x3, #0x40
  405194:	add	x2, sp, #0x1, lsl #12
  405198:	add	x2, x2, #0x48
  40519c:	add	x1, sp, #0x1, lsl #12
  4051a0:	add	x1, x1, #0x50
  4051a4:	add	x0, sp, #0x1, lsl #12
  4051a8:	add	x0, x0, #0x58
  4051ac:	mov	x4, x3
  4051b0:	mov	x3, x2
  4051b4:	mov	x2, x1
  4051b8:	mov	x1, x0
  4051bc:	ldr	x0, [sp, #40]
  4051c0:	bl	4015e0 <iconv@plt>
  4051c4:	str	x0, [sp, #4256]
  4051c8:	ldr	x0, [sp, #4256]
  4051cc:	cmn	x0, #0x1
  4051d0:	b.ne	4051e8 <ferror@plt+0x3ad8>  // b.any
  4051d4:	bl	4016b0 <__errno_location@plt>
  4051d8:	ldr	w0, [x0]
  4051dc:	cmp	w0, #0x16
  4051e0:	b.ne	40525c <ferror@plt+0x3b4c>  // b.any
  4051e4:	b	4051f4 <ferror@plt+0x3ae4>
  4051e8:	ldr	x0, [sp, #4176]
  4051ec:	cmp	x0, #0x0
  4051f0:	b.ne	40518c <ferror@plt+0x3a7c>  // b.any
  4051f4:	add	x1, sp, #0x1, lsl #12
  4051f8:	add	x1, x1, #0x40
  4051fc:	add	x0, sp, #0x1, lsl #12
  405200:	add	x0, x0, #0x48
  405204:	mov	x4, x1
  405208:	mov	x3, x0
  40520c:	mov	x2, #0x0                   	// #0
  405210:	mov	x1, #0x0                   	// #0
  405214:	ldr	x0, [sp, #40]
  405218:	bl	4015e0 <iconv@plt>
  40521c:	str	x0, [sp, #4248]
  405220:	ldr	x0, [sp, #4248]
  405224:	cmn	x0, #0x1
  405228:	b.eq	405264 <ferror@plt+0x3b54>  // b.none
  40522c:	ldr	x0, [sp, #4160]
  405230:	cmp	x0, #0x0
  405234:	b.eq	40523c <ferror@plt+0x3b2c>  // b.none
  405238:	bl	401570 <abort@plt>
  40523c:	ldr	x0, [sp, #32]
  405240:	ldr	x1, [sp, #4296]
  405244:	str	x1, [x0]
  405248:	ldr	x0, [sp, #24]
  40524c:	ldr	x1, [sp, #4264]
  405250:	str	x1, [x0]
  405254:	mov	w0, #0x0                   	// #0
  405258:	b	4052a4 <ferror@plt+0x3b94>
  40525c:	nop
  405260:	b	405268 <ferror@plt+0x3b58>
  405264:	nop
  405268:	ldr	x0, [sp, #32]
  40526c:	ldr	x0, [x0]
  405270:	ldr	x1, [sp, #4296]
  405274:	cmp	x1, x0
  405278:	b.eq	4052a0 <ferror@plt+0x3b90>  // b.none
  40527c:	bl	4016b0 <__errno_location@plt>
  405280:	ldr	w0, [x0]
  405284:	str	w0, [sp, #4244]
  405288:	ldr	x0, [sp, #4296]
  40528c:	bl	401600 <free@plt>
  405290:	bl	4016b0 <__errno_location@plt>
  405294:	mov	x1, x0
  405298:	ldr	w0, [sp, #4244]
  40529c:	str	w0, [x1]
  4052a0:	mov	w0, #0xffffffff            	// #-1
  4052a4:	ldp	x29, x30, [sp]
  4052a8:	mov	x12, #0x10d0                	// #4304
  4052ac:	add	sp, sp, x12
  4052b0:	ret
  4052b4:	stp	x29, x30, [sp, #-176]!
  4052b8:	mov	x29, sp
  4052bc:	str	x0, [sp, #24]
  4052c0:	str	x1, [sp, #16]
  4052c4:	ldr	x0, [sp, #24]
  4052c8:	str	x0, [sp, #56]
  4052cc:	ldr	x0, [sp, #24]
  4052d0:	bl	4013e0 <strlen@plt>
  4052d4:	str	x0, [sp, #48]
  4052d8:	ldr	x0, [sp, #48]
  4052dc:	str	x0, [sp, #160]
  4052e0:	mov	x0, #0xffffffff            	// #4294967295
  4052e4:	str	x0, [sp, #152]
  4052e8:	ldr	x0, [sp, #152]
  4052ec:	lsr	x0, x0, #4
  4052f0:	ldr	x1, [sp, #160]
  4052f4:	cmp	x1, x0
  4052f8:	b.hi	405308 <ferror@plt+0x3bf8>  // b.pmore
  4052fc:	ldr	x0, [sp, #160]
  405300:	lsl	x0, x0, #4
  405304:	str	x0, [sp, #160]
  405308:	ldr	x0, [sp, #160]
  40530c:	add	x0, x0, #0x1
  405310:	str	x0, [sp, #160]
  405314:	ldr	x0, [sp, #160]
  405318:	bl	4014b0 <malloc@plt>
  40531c:	str	x0, [sp, #168]
  405320:	ldr	x0, [sp, #168]
  405324:	cmp	x0, #0x0
  405328:	b.ne	405344 <ferror@plt+0x3c34>  // b.any
  40532c:	bl	4016b0 <__errno_location@plt>
  405330:	mov	x1, x0
  405334:	mov	w0, #0xc                   	// #12
  405338:	str	w0, [x1]
  40533c:	mov	x0, #0x0                   	// #0
  405340:	b	4055fc <ferror@plt+0x3eec>
  405344:	mov	x4, #0x0                   	// #0
  405348:	mov	x3, #0x0                   	// #0
  40534c:	mov	x2, #0x0                   	// #0
  405350:	mov	x1, #0x0                   	// #0
  405354:	ldr	x0, [sp, #16]
  405358:	bl	4015e0 <iconv@plt>
  40535c:	ldr	x0, [sp, #168]
  405360:	str	x0, [sp, #40]
  405364:	ldr	x0, [sp, #160]
  405368:	sub	x0, x0, #0x1
  40536c:	str	x0, [sp, #32]
  405370:	add	x3, sp, #0x20
  405374:	add	x2, sp, #0x28
  405378:	add	x1, sp, #0x30
  40537c:	add	x0, sp, #0x38
  405380:	mov	x4, x3
  405384:	mov	x3, x2
  405388:	mov	x2, x1
  40538c:	mov	x1, x0
  405390:	ldr	x0, [sp, #16]
  405394:	bl	4015e0 <iconv@plt>
  405398:	str	x0, [sp, #144]
  40539c:	ldr	x0, [sp, #144]
  4053a0:	cmn	x0, #0x1
  4053a4:	b.ne	405470 <ferror@plt+0x3d60>  // b.any
  4053a8:	bl	4016b0 <__errno_location@plt>
  4053ac:	ldr	w0, [x0]
  4053b0:	cmp	w0, #0x16
  4053b4:	b.eq	405478 <ferror@plt+0x3d68>  // b.none
  4053b8:	bl	4016b0 <__errno_location@plt>
  4053bc:	ldr	w0, [x0]
  4053c0:	cmp	w0, #0x7
  4053c4:	b.ne	40559c <ferror@plt+0x3e8c>  // b.any
  4053c8:	ldr	x1, [sp, #40]
  4053cc:	ldr	x0, [sp, #168]
  4053d0:	sub	x0, x1, x0
  4053d4:	str	x0, [sp, #136]
  4053d8:	ldr	x0, [sp, #160]
  4053dc:	lsl	x0, x0, #1
  4053e0:	str	x0, [sp, #128]
  4053e4:	ldr	x1, [sp, #128]
  4053e8:	ldr	x0, [sp, #160]
  4053ec:	cmp	x1, x0
  4053f0:	b.hi	405408 <ferror@plt+0x3cf8>  // b.pmore
  4053f4:	bl	4016b0 <__errno_location@plt>
  4053f8:	mov	x1, x0
  4053fc:	mov	w0, #0xc                   	// #12
  405400:	str	w0, [x1]
  405404:	b	4055a8 <ferror@plt+0x3e98>
  405408:	ldr	x1, [sp, #128]
  40540c:	ldr	x0, [sp, #168]
  405410:	bl	401520 <realloc@plt>
  405414:	str	x0, [sp, #120]
  405418:	ldr	x0, [sp, #120]
  40541c:	cmp	x0, #0x0
  405420:	b.ne	405438 <ferror@plt+0x3d28>  // b.any
  405424:	bl	4016b0 <__errno_location@plt>
  405428:	mov	x1, x0
  40542c:	mov	w0, #0xc                   	// #12
  405430:	str	w0, [x1]
  405434:	b	4055a8 <ferror@plt+0x3e98>
  405438:	ldr	x0, [sp, #120]
  40543c:	str	x0, [sp, #168]
  405440:	ldr	x0, [sp, #128]
  405444:	str	x0, [sp, #160]
  405448:	ldr	x1, [sp, #168]
  40544c:	ldr	x0, [sp, #136]
  405450:	add	x0, x1, x0
  405454:	str	x0, [sp, #40]
  405458:	ldr	x1, [sp, #160]
  40545c:	ldr	x0, [sp, #136]
  405460:	sub	x0, x1, x0
  405464:	sub	x0, x0, #0x1
  405468:	str	x0, [sp, #32]
  40546c:	b	405370 <ferror@plt+0x3c60>
  405470:	nop
  405474:	b	40547c <ferror@plt+0x3d6c>
  405478:	nop
  40547c:	add	x1, sp, #0x20
  405480:	add	x0, sp, #0x28
  405484:	mov	x4, x1
  405488:	mov	x3, x0
  40548c:	mov	x2, #0x0                   	// #0
  405490:	mov	x1, #0x0                   	// #0
  405494:	ldr	x0, [sp, #16]
  405498:	bl	4015e0 <iconv@plt>
  40549c:	str	x0, [sp, #112]
  4054a0:	ldr	x0, [sp, #112]
  4054a4:	cmn	x0, #0x1
  4054a8:	b.ne	405564 <ferror@plt+0x3e54>  // b.any
  4054ac:	bl	4016b0 <__errno_location@plt>
  4054b0:	ldr	w0, [x0]
  4054b4:	cmp	w0, #0x7
  4054b8:	b.ne	4055a4 <ferror@plt+0x3e94>  // b.any
  4054bc:	ldr	x1, [sp, #40]
  4054c0:	ldr	x0, [sp, #168]
  4054c4:	sub	x0, x1, x0
  4054c8:	str	x0, [sp, #88]
  4054cc:	ldr	x0, [sp, #160]
  4054d0:	lsl	x0, x0, #1
  4054d4:	str	x0, [sp, #80]
  4054d8:	ldr	x1, [sp, #80]
  4054dc:	ldr	x0, [sp, #160]
  4054e0:	cmp	x1, x0
  4054e4:	b.hi	4054fc <ferror@plt+0x3dec>  // b.pmore
  4054e8:	bl	4016b0 <__errno_location@plt>
  4054ec:	mov	x1, x0
  4054f0:	mov	w0, #0xc                   	// #12
  4054f4:	str	w0, [x1]
  4054f8:	b	4055a8 <ferror@plt+0x3e98>
  4054fc:	ldr	x1, [sp, #80]
  405500:	ldr	x0, [sp, #168]
  405504:	bl	401520 <realloc@plt>
  405508:	str	x0, [sp, #72]
  40550c:	ldr	x0, [sp, #72]
  405510:	cmp	x0, #0x0
  405514:	b.ne	40552c <ferror@plt+0x3e1c>  // b.any
  405518:	bl	4016b0 <__errno_location@plt>
  40551c:	mov	x1, x0
  405520:	mov	w0, #0xc                   	// #12
  405524:	str	w0, [x1]
  405528:	b	4055a8 <ferror@plt+0x3e98>
  40552c:	ldr	x0, [sp, #72]
  405530:	str	x0, [sp, #168]
  405534:	ldr	x0, [sp, #80]
  405538:	str	x0, [sp, #160]
  40553c:	ldr	x1, [sp, #168]
  405540:	ldr	x0, [sp, #88]
  405544:	add	x0, x1, x0
  405548:	str	x0, [sp, #40]
  40554c:	ldr	x1, [sp, #160]
  405550:	ldr	x0, [sp, #88]
  405554:	sub	x0, x1, x0
  405558:	sub	x0, x0, #0x1
  40555c:	str	x0, [sp, #32]
  405560:	b	40547c <ferror@plt+0x3d6c>
  405564:	nop
  405568:	ldr	x0, [sp, #40]
  40556c:	add	x1, x0, #0x1
  405570:	str	x1, [sp, #40]
  405574:	strb	wzr, [x0]
  405578:	ldr	x1, [sp, #40]
  40557c:	ldr	x0, [sp, #168]
  405580:	sub	x0, x1, x0
  405584:	str	x0, [sp, #104]
  405588:	ldr	x1, [sp, #104]
  40558c:	ldr	x0, [sp, #160]
  405590:	cmp	x1, x0
  405594:	b.cc	4055d4 <ferror@plt+0x3ec4>  // b.lo, b.ul, b.last
  405598:	b	4055f8 <ferror@plt+0x3ee8>
  40559c:	nop
  4055a0:	b	4055a8 <ferror@plt+0x3e98>
  4055a4:	nop
  4055a8:	bl	4016b0 <__errno_location@plt>
  4055ac:	ldr	w0, [x0]
  4055b0:	str	w0, [sp, #68]
  4055b4:	ldr	x0, [sp, #168]
  4055b8:	bl	401600 <free@plt>
  4055bc:	bl	4016b0 <__errno_location@plt>
  4055c0:	mov	x1, x0
  4055c4:	ldr	w0, [sp, #68]
  4055c8:	str	w0, [x1]
  4055cc:	mov	x0, #0x0                   	// #0
  4055d0:	b	4055fc <ferror@plt+0x3eec>
  4055d4:	ldr	x1, [sp, #104]
  4055d8:	ldr	x0, [sp, #168]
  4055dc:	bl	401520 <realloc@plt>
  4055e0:	str	x0, [sp, #96]
  4055e4:	ldr	x0, [sp, #96]
  4055e8:	cmp	x0, #0x0
  4055ec:	b.eq	4055f8 <ferror@plt+0x3ee8>  // b.none
  4055f0:	ldr	x0, [sp, #96]
  4055f4:	str	x0, [sp, #168]
  4055f8:	ldr	x0, [sp, #168]
  4055fc:	ldp	x29, x30, [sp], #176
  405600:	ret
  405604:	stp	x29, x30, [sp, #-80]!
  405608:	mov	x29, sp
  40560c:	str	x0, [sp, #40]
  405610:	str	x1, [sp, #32]
  405614:	str	x2, [sp, #24]
  405618:	ldr	x0, [sp, #40]
  40561c:	ldrb	w0, [x0]
  405620:	cmp	w0, #0x0
  405624:	b.eq	40563c <ferror@plt+0x3f2c>  // b.none
  405628:	ldr	x1, [sp, #24]
  40562c:	ldr	x0, [sp, #32]
  405630:	bl	403780 <ferror@plt+0x2070>
  405634:	cmp	w0, #0x0
  405638:	b.ne	40566c <ferror@plt+0x3f5c>  // b.any
  40563c:	ldr	x0, [sp, #40]
  405640:	bl	401530 <strdup@plt>
  405644:	str	x0, [sp, #48]
  405648:	ldr	x0, [sp, #48]
  40564c:	cmp	x0, #0x0
  405650:	b.ne	405664 <ferror@plt+0x3f54>  // b.any
  405654:	bl	4016b0 <__errno_location@plt>
  405658:	mov	x1, x0
  40565c:	mov	w0, #0xc                   	// #12
  405660:	str	w0, [x1]
  405664:	ldr	x0, [sp, #48]
  405668:	b	405714 <ferror@plt+0x4004>
  40566c:	ldr	x1, [sp, #32]
  405670:	ldr	x0, [sp, #24]
  405674:	bl	401660 <iconv_open@plt>
  405678:	str	x0, [sp, #72]
  40567c:	ldr	x0, [sp, #72]
  405680:	cmn	x0, #0x1
  405684:	b.ne	405690 <ferror@plt+0x3f80>  // b.any
  405688:	mov	x0, #0x0                   	// #0
  40568c:	b	405714 <ferror@plt+0x4004>
  405690:	ldr	x1, [sp, #72]
  405694:	ldr	x0, [sp, #40]
  405698:	bl	4052b4 <ferror@plt+0x3ba4>
  40569c:	str	x0, [sp, #64]
  4056a0:	ldr	x0, [sp, #64]
  4056a4:	cmp	x0, #0x0
  4056a8:	b.ne	4056d4 <ferror@plt+0x3fc4>  // b.any
  4056ac:	bl	4016b0 <__errno_location@plt>
  4056b0:	ldr	w0, [x0]
  4056b4:	str	w0, [sp, #56]
  4056b8:	ldr	x0, [sp, #72]
  4056bc:	bl	401430 <iconv_close@plt>
  4056c0:	bl	4016b0 <__errno_location@plt>
  4056c4:	mov	x1, x0
  4056c8:	ldr	w0, [sp, #56]
  4056cc:	str	w0, [x1]
  4056d0:	b	405710 <ferror@plt+0x4000>
  4056d4:	ldr	x0, [sp, #72]
  4056d8:	bl	401430 <iconv_close@plt>
  4056dc:	cmp	w0, #0x0
  4056e0:	b.ge	405710 <ferror@plt+0x4000>  // b.tcont
  4056e4:	bl	4016b0 <__errno_location@plt>
  4056e8:	ldr	w0, [x0]
  4056ec:	str	w0, [sp, #60]
  4056f0:	ldr	x0, [sp, #64]
  4056f4:	bl	401600 <free@plt>
  4056f8:	bl	4016b0 <__errno_location@plt>
  4056fc:	mov	x1, x0
  405700:	ldr	w0, [sp, #60]
  405704:	str	w0, [x1]
  405708:	mov	x0, #0x0                   	// #0
  40570c:	b	405714 <ferror@plt+0x4004>
  405710:	ldr	x0, [sp, #64]
  405714:	ldp	x29, x30, [sp], #80
  405718:	ret
  40571c:	stp	x29, x30, [sp, #-48]!
  405720:	mov	x29, sp
  405724:	str	x0, [sp, #24]
  405728:	str	x1, [sp, #16]
  40572c:	ldr	x2, [sp, #16]
  405730:	mov	w1, #0x0                   	// #0
  405734:	ldr	x0, [sp, #24]
  405738:	bl	401670 <memchr@plt>
  40573c:	str	x0, [sp, #40]
  405740:	ldr	x0, [sp, #40]
  405744:	cmp	x0, #0x0
  405748:	b.eq	405760 <ferror@plt+0x4050>  // b.none
  40574c:	ldr	x1, [sp, #40]
  405750:	ldr	x0, [sp, #24]
  405754:	sub	x0, x1, x0
  405758:	add	x0, x0, #0x1
  40575c:	b	405764 <ferror@plt+0x4054>
  405760:	ldr	x0, [sp, #16]
  405764:	ldp	x29, x30, [sp], #48
  405768:	ret
  40576c:	stp	x29, x30, [sp, #-64]!
  405770:	mov	x29, sp
  405774:	str	x0, [sp, #40]
  405778:	str	x1, [sp, #32]
  40577c:	str	x2, [sp, #24]
  405780:	str	x3, [sp, #16]
  405784:	ldr	x0, [sp, #40]
  405788:	cmp	x0, #0x0
  40578c:	b.ne	405798 <ferror@plt+0x4088>  // b.any
  405790:	add	x0, sp, #0x30
  405794:	str	x0, [sp, #40]
  405798:	ldr	x3, [sp, #16]
  40579c:	ldr	x2, [sp, #24]
  4057a0:	ldr	x1, [sp, #32]
  4057a4:	ldr	x0, [sp, #40]
  4057a8:	bl	4013a0 <mbrtowc@plt>
  4057ac:	str	x0, [sp, #56]
  4057b0:	ldr	x0, [sp, #56]
  4057b4:	cmn	x0, #0x3
  4057b8:	b.ls	405804 <ferror@plt+0x40f4>  // b.plast
  4057bc:	ldr	x0, [sp, #24]
  4057c0:	cmp	x0, #0x0
  4057c4:	b.eq	405804 <ferror@plt+0x40f4>  // b.none
  4057c8:	mov	w0, #0x0                   	// #0
  4057cc:	bl	405bb8 <ferror@plt+0x44a8>
  4057d0:	and	w0, w0, #0xff
  4057d4:	eor	w0, w0, #0x1
  4057d8:	and	w0, w0, #0xff
  4057dc:	cmp	w0, #0x0
  4057e0:	b.eq	405804 <ferror@plt+0x40f4>  // b.none
  4057e4:	ldr	x0, [sp, #32]
  4057e8:	ldrb	w0, [x0]
  4057ec:	strb	w0, [sp, #55]
  4057f0:	ldrb	w1, [sp, #55]
  4057f4:	ldr	x0, [sp, #40]
  4057f8:	str	w1, [x0]
  4057fc:	mov	x0, #0x1                   	// #1
  405800:	b	405808 <ferror@plt+0x40f8>
  405804:	ldr	x0, [sp, #56]
  405808:	ldp	x29, x30, [sp], #64
  40580c:	ret
  405810:	sub	sp, sp, #0x10
  405814:	str	w0, [sp, #12]
  405818:	ldr	w0, [sp, #12]
  40581c:	cmp	w0, #0x7a
  405820:	b.gt	405864 <ferror@plt+0x4154>
  405824:	ldr	w0, [sp, #12]
  405828:	cmp	w0, #0x61
  40582c:	b.ge	40585c <ferror@plt+0x414c>  // b.tcont
  405830:	ldr	w0, [sp, #12]
  405834:	cmp	w0, #0x39
  405838:	b.gt	40584c <ferror@plt+0x413c>
  40583c:	ldr	w0, [sp, #12]
  405840:	cmp	w0, #0x30
  405844:	b.ge	40585c <ferror@plt+0x414c>  // b.tcont
  405848:	b	405864 <ferror@plt+0x4154>
  40584c:	ldr	w0, [sp, #12]
  405850:	sub	w0, w0, #0x41
  405854:	cmp	w0, #0x19
  405858:	b.hi	405864 <ferror@plt+0x4154>  // b.pmore
  40585c:	mov	w0, #0x1                   	// #1
  405860:	b	405868 <ferror@plt+0x4158>
  405864:	mov	w0, #0x0                   	// #0
  405868:	add	sp, sp, #0x10
  40586c:	ret
  405870:	sub	sp, sp, #0x10
  405874:	str	w0, [sp, #12]
  405878:	ldr	w0, [sp, #12]
  40587c:	cmp	w0, #0x5a
  405880:	b.gt	405894 <ferror@plt+0x4184>
  405884:	ldr	w0, [sp, #12]
  405888:	cmp	w0, #0x41
  40588c:	b.ge	4058a4 <ferror@plt+0x4194>  // b.tcont
  405890:	b	4058ac <ferror@plt+0x419c>
  405894:	ldr	w0, [sp, #12]
  405898:	sub	w0, w0, #0x61
  40589c:	cmp	w0, #0x19
  4058a0:	b.hi	4058ac <ferror@plt+0x419c>  // b.pmore
  4058a4:	mov	w0, #0x1                   	// #1
  4058a8:	b	4058b0 <ferror@plt+0x41a0>
  4058ac:	mov	w0, #0x0                   	// #0
  4058b0:	add	sp, sp, #0x10
  4058b4:	ret
  4058b8:	sub	sp, sp, #0x10
  4058bc:	str	w0, [sp, #12]
  4058c0:	ldr	w0, [sp, #12]
  4058c4:	cmp	w0, #0x7f
  4058c8:	b.hi	4058d4 <ferror@plt+0x41c4>  // b.pmore
  4058cc:	mov	w0, #0x1                   	// #1
  4058d0:	b	4058d8 <ferror@plt+0x41c8>
  4058d4:	mov	w0, #0x0                   	// #0
  4058d8:	add	sp, sp, #0x10
  4058dc:	ret
  4058e0:	sub	sp, sp, #0x10
  4058e4:	str	w0, [sp, #12]
  4058e8:	ldr	w0, [sp, #12]
  4058ec:	cmp	w0, #0x20
  4058f0:	b.eq	405900 <ferror@plt+0x41f0>  // b.none
  4058f4:	ldr	w0, [sp, #12]
  4058f8:	cmp	w0, #0x9
  4058fc:	b.ne	405908 <ferror@plt+0x41f8>  // b.any
  405900:	mov	w0, #0x1                   	// #1
  405904:	b	40590c <ferror@plt+0x41fc>
  405908:	mov	w0, #0x0                   	// #0
  40590c:	and	w0, w0, #0x1
  405910:	and	w0, w0, #0xff
  405914:	add	sp, sp, #0x10
  405918:	ret
  40591c:	sub	sp, sp, #0x10
  405920:	str	w0, [sp, #12]
  405924:	ldr	w0, [sp, #12]
  405928:	cmp	w0, #0x1f
  40592c:	b.gt	405940 <ferror@plt+0x4230>
  405930:	ldr	w0, [sp, #12]
  405934:	cmp	w0, #0x0
  405938:	b.ge	40594c <ferror@plt+0x423c>  // b.tcont
  40593c:	b	405954 <ferror@plt+0x4244>
  405940:	ldr	w0, [sp, #12]
  405944:	cmp	w0, #0x7f
  405948:	b.ne	405954 <ferror@plt+0x4244>  // b.any
  40594c:	mov	w0, #0x1                   	// #1
  405950:	b	405958 <ferror@plt+0x4248>
  405954:	mov	w0, #0x0                   	// #0
  405958:	add	sp, sp, #0x10
  40595c:	ret
  405960:	sub	sp, sp, #0x10
  405964:	str	w0, [sp, #12]
  405968:	ldr	w0, [sp, #12]
  40596c:	sub	w0, w0, #0x30
  405970:	cmp	w0, #0x9
  405974:	b.hi	405980 <ferror@plt+0x4270>  // b.pmore
  405978:	mov	w0, #0x1                   	// #1
  40597c:	b	405984 <ferror@plt+0x4274>
  405980:	mov	w0, #0x0                   	// #0
  405984:	add	sp, sp, #0x10
  405988:	ret
  40598c:	sub	sp, sp, #0x10
  405990:	str	w0, [sp, #12]
  405994:	ldr	w0, [sp, #12]
  405998:	sub	w0, w0, #0x21
  40599c:	cmp	w0, #0x5d
  4059a0:	b.hi	4059ac <ferror@plt+0x429c>  // b.pmore
  4059a4:	mov	w0, #0x1                   	// #1
  4059a8:	b	4059b0 <ferror@plt+0x42a0>
  4059ac:	mov	w0, #0x0                   	// #0
  4059b0:	add	sp, sp, #0x10
  4059b4:	ret
  4059b8:	sub	sp, sp, #0x10
  4059bc:	str	w0, [sp, #12]
  4059c0:	ldr	w0, [sp, #12]
  4059c4:	sub	w0, w0, #0x61
  4059c8:	cmp	w0, #0x19
  4059cc:	b.hi	4059d8 <ferror@plt+0x42c8>  // b.pmore
  4059d0:	mov	w0, #0x1                   	// #1
  4059d4:	b	4059dc <ferror@plt+0x42cc>
  4059d8:	mov	w0, #0x0                   	// #0
  4059dc:	add	sp, sp, #0x10
  4059e0:	ret
  4059e4:	sub	sp, sp, #0x10
  4059e8:	str	w0, [sp, #12]
  4059ec:	ldr	w0, [sp, #12]
  4059f0:	sub	w0, w0, #0x20
  4059f4:	cmp	w0, #0x5e
  4059f8:	b.hi	405a04 <ferror@plt+0x42f4>  // b.pmore
  4059fc:	mov	w0, #0x1                   	// #1
  405a00:	b	405a08 <ferror@plt+0x42f8>
  405a04:	mov	w0, #0x0                   	// #0
  405a08:	add	sp, sp, #0x10
  405a0c:	ret
  405a10:	sub	sp, sp, #0x10
  405a14:	str	w0, [sp, #12]
  405a18:	ldr	w0, [sp, #12]
  405a1c:	cmp	w0, #0x7e
  405a20:	b.gt	405a7c <ferror@plt+0x436c>
  405a24:	ldr	w0, [sp, #12]
  405a28:	cmp	w0, #0x7b
  405a2c:	b.ge	405a74 <ferror@plt+0x4364>  // b.tcont
  405a30:	ldr	w0, [sp, #12]
  405a34:	cmp	w0, #0x60
  405a38:	b.gt	405a7c <ferror@plt+0x436c>
  405a3c:	ldr	w0, [sp, #12]
  405a40:	cmp	w0, #0x5b
  405a44:	b.ge	405a74 <ferror@plt+0x4364>  // b.tcont
  405a48:	ldr	w0, [sp, #12]
  405a4c:	cmp	w0, #0x2f
  405a50:	b.gt	405a64 <ferror@plt+0x4354>
  405a54:	ldr	w0, [sp, #12]
  405a58:	cmp	w0, #0x21
  405a5c:	b.ge	405a74 <ferror@plt+0x4364>  // b.tcont
  405a60:	b	405a7c <ferror@plt+0x436c>
  405a64:	ldr	w0, [sp, #12]
  405a68:	sub	w0, w0, #0x3a
  405a6c:	cmp	w0, #0x6
  405a70:	b.hi	405a7c <ferror@plt+0x436c>  // b.pmore
  405a74:	mov	w0, #0x1                   	// #1
  405a78:	b	405a80 <ferror@plt+0x4370>
  405a7c:	mov	w0, #0x0                   	// #0
  405a80:	add	sp, sp, #0x10
  405a84:	ret
  405a88:	sub	sp, sp, #0x10
  405a8c:	str	w0, [sp, #12]
  405a90:	ldr	w0, [sp, #12]
  405a94:	cmp	w0, #0xd
  405a98:	b.gt	405aac <ferror@plt+0x439c>
  405a9c:	ldr	w0, [sp, #12]
  405aa0:	cmp	w0, #0x9
  405aa4:	b.ge	405ab8 <ferror@plt+0x43a8>  // b.tcont
  405aa8:	b	405ac0 <ferror@plt+0x43b0>
  405aac:	ldr	w0, [sp, #12]
  405ab0:	cmp	w0, #0x20
  405ab4:	b.ne	405ac0 <ferror@plt+0x43b0>  // b.any
  405ab8:	mov	w0, #0x1                   	// #1
  405abc:	b	405ac4 <ferror@plt+0x43b4>
  405ac0:	mov	w0, #0x0                   	// #0
  405ac4:	add	sp, sp, #0x10
  405ac8:	ret
  405acc:	sub	sp, sp, #0x10
  405ad0:	str	w0, [sp, #12]
  405ad4:	ldr	w0, [sp, #12]
  405ad8:	sub	w0, w0, #0x41
  405adc:	cmp	w0, #0x19
  405ae0:	b.hi	405aec <ferror@plt+0x43dc>  // b.pmore
  405ae4:	mov	w0, #0x1                   	// #1
  405ae8:	b	405af0 <ferror@plt+0x43e0>
  405aec:	mov	w0, #0x0                   	// #0
  405af0:	add	sp, sp, #0x10
  405af4:	ret
  405af8:	sub	sp, sp, #0x10
  405afc:	str	w0, [sp, #12]
  405b00:	ldr	w0, [sp, #12]
  405b04:	sub	w0, w0, #0x30
  405b08:	cmp	w0, #0x36
  405b0c:	cset	w1, hi  // hi = pmore
  405b10:	and	w1, w1, #0xff
  405b14:	cmp	w1, #0x0
  405b18:	b.ne	405b4c <ferror@plt+0x443c>  // b.any
  405b1c:	mov	x1, #0x1                   	// #1
  405b20:	lsl	x1, x1, x0
  405b24:	mov	x0, #0x7e0000007e0000      	// #35465847073800192
  405b28:	movk	x0, #0x3ff
  405b2c:	and	x0, x1, x0
  405b30:	cmp	x0, #0x0
  405b34:	cset	w0, ne  // ne = any
  405b38:	and	w0, w0, #0xff
  405b3c:	cmp	w0, #0x0
  405b40:	b.eq	405b4c <ferror@plt+0x443c>  // b.none
  405b44:	mov	w0, #0x1                   	// #1
  405b48:	b	405b50 <ferror@plt+0x4440>
  405b4c:	mov	w0, #0x0                   	// #0
  405b50:	add	sp, sp, #0x10
  405b54:	ret
  405b58:	sub	sp, sp, #0x10
  405b5c:	str	w0, [sp, #12]
  405b60:	ldr	w0, [sp, #12]
  405b64:	sub	w0, w0, #0x41
  405b68:	cmp	w0, #0x19
  405b6c:	b.hi	405b7c <ferror@plt+0x446c>  // b.pmore
  405b70:	ldr	w0, [sp, #12]
  405b74:	add	w0, w0, #0x20
  405b78:	b	405b80 <ferror@plt+0x4470>
  405b7c:	ldr	w0, [sp, #12]
  405b80:	add	sp, sp, #0x10
  405b84:	ret
  405b88:	sub	sp, sp, #0x10
  405b8c:	str	w0, [sp, #12]
  405b90:	ldr	w0, [sp, #12]
  405b94:	sub	w0, w0, #0x61
  405b98:	cmp	w0, #0x19
  405b9c:	b.hi	405bac <ferror@plt+0x449c>  // b.pmore
  405ba0:	ldr	w0, [sp, #12]
  405ba4:	sub	w0, w0, #0x20
  405ba8:	b	405bb0 <ferror@plt+0x44a0>
  405bac:	ldr	w0, [sp, #12]
  405bb0:	add	sp, sp, #0x10
  405bb4:	ret
  405bb8:	stp	x29, x30, [sp, #-48]!
  405bbc:	mov	x29, sp
  405bc0:	str	w0, [sp, #28]
  405bc4:	mov	w0, #0x1                   	// #1
  405bc8:	strb	w0, [sp, #47]
  405bcc:	mov	x1, #0x0                   	// #0
  405bd0:	ldr	w0, [sp, #28]
  405bd4:	bl	401700 <setlocale@plt>
  405bd8:	str	x0, [sp, #32]
  405bdc:	ldr	x0, [sp, #32]
  405be0:	cmp	x0, #0x0
  405be4:	b.eq	405c1c <ferror@plt+0x450c>  // b.none
  405be8:	adrp	x0, 406000 <ferror@plt+0x48f0>
  405bec:	add	x1, x0, #0x950
  405bf0:	ldr	x0, [sp, #32]
  405bf4:	bl	4015c0 <strcmp@plt>
  405bf8:	cmp	w0, #0x0
  405bfc:	b.eq	405c18 <ferror@plt+0x4508>  // b.none
  405c00:	adrp	x0, 406000 <ferror@plt+0x48f0>
  405c04:	add	x1, x0, #0x958
  405c08:	ldr	x0, [sp, #32]
  405c0c:	bl	4015c0 <strcmp@plt>
  405c10:	cmp	w0, #0x0
  405c14:	b.ne	405c1c <ferror@plt+0x450c>  // b.any
  405c18:	strb	wzr, [sp, #47]
  405c1c:	ldrb	w0, [sp, #47]
  405c20:	ldp	x29, x30, [sp], #48
  405c24:	ret
  405c28:	stp	x29, x30, [sp, #-64]!
  405c2c:	mov	x29, sp
  405c30:	str	x0, [sp, #24]
  405c34:	ldr	x0, [sp, #24]
  405c38:	add	x0, x0, #0x20
  405c3c:	str	x0, [sp, #56]
  405c40:	ldr	x1, [sp, #56]
  405c44:	ldr	x0, [sp, #24]
  405c48:	cmp	x1, x0
  405c4c:	b.cc	405ca0 <ferror@plt+0x4590>  // b.lo, b.ul, b.last
  405c50:	ldr	x0, [sp, #56]
  405c54:	bl	4014b0 <malloc@plt>
  405c58:	str	x0, [sp, #48]
  405c5c:	ldr	x0, [sp, #48]
  405c60:	cmp	x0, #0x0
  405c64:	b.eq	405ca0 <ferror@plt+0x4590>  // b.none
  405c68:	ldr	x0, [sp, #48]
  405c6c:	add	x0, x0, #0x10
  405c70:	and	x0, x0, #0xffffffffffffffe0
  405c74:	add	x0, x0, #0x10
  405c78:	str	x0, [sp, #40]
  405c7c:	ldr	x1, [sp, #40]
  405c80:	ldr	x0, [sp, #48]
  405c84:	sub	x1, x1, x0
  405c88:	ldr	x0, [sp, #40]
  405c8c:	sub	x0, x0, #0x1
  405c90:	and	w1, w1, #0xff
  405c94:	strb	w1, [x0]
  405c98:	ldr	x0, [sp, #40]
  405c9c:	b	405ca4 <ferror@plt+0x4594>
  405ca0:	mov	x0, #0x0                   	// #0
  405ca4:	ldp	x29, x30, [sp], #64
  405ca8:	ret
  405cac:	stp	x29, x30, [sp, #-48]!
  405cb0:	mov	x29, sp
  405cb4:	str	x0, [sp, #24]
  405cb8:	ldr	x0, [sp, #24]
  405cbc:	and	x0, x0, #0xf
  405cc0:	cmp	x0, #0x0
  405cc4:	b.eq	405ccc <ferror@plt+0x45bc>  // b.none
  405cc8:	bl	401570 <abort@plt>
  405ccc:	ldr	x0, [sp, #24]
  405cd0:	and	x0, x0, #0x10
  405cd4:	cmp	x0, #0x0
  405cd8:	b.eq	405d04 <ferror@plt+0x45f4>  // b.none
  405cdc:	ldr	x0, [sp, #24]
  405ce0:	sub	x0, x0, #0x1
  405ce4:	ldrb	w0, [x0]
  405ce8:	and	x0, x0, #0xff
  405cec:	neg	x0, x0
  405cf0:	ldr	x1, [sp, #24]
  405cf4:	add	x0, x1, x0
  405cf8:	str	x0, [sp, #40]
  405cfc:	ldr	x0, [sp, #40]
  405d00:	bl	401600 <free@plt>
  405d04:	nop
  405d08:	ldp	x29, x30, [sp], #48
  405d0c:	ret
  405d10:	stp	x29, x30, [sp, #-48]!
  405d14:	mov	x29, sp
  405d18:	str	w0, [sp, #28]
  405d1c:	ldr	w0, [sp, #28]
  405d20:	bl	4014c0 <wcwidth@plt>
  405d24:	str	w0, [sp, #44]
  405d28:	ldr	w0, [sp, #44]
  405d2c:	cmp	w0, #0x0
  405d30:	b.ge	405d4c <ferror@plt+0x463c>  // b.tcont
  405d34:	ldr	w0, [sp, #28]
  405d38:	bl	401470 <iswcntrl@plt>
  405d3c:	cmp	w0, #0x0
  405d40:	cset	w0, eq  // eq = none
  405d44:	and	w0, w0, #0xff
  405d48:	b	405d50 <ferror@plt+0x4640>
  405d4c:	ldr	w0, [sp, #44]
  405d50:	ldp	x29, x30, [sp], #48
  405d54:	ret
  405d58:	stp	x29, x30, [sp, #-32]!
  405d5c:	mov	x29, sp
  405d60:	str	x0, [sp, #24]
  405d64:	str	x1, [sp, #16]
  405d68:	ldr	x0, [sp, #16]
  405d6c:	ldr	x1, [x0]
  405d70:	ldr	x0, [sp, #16]
  405d74:	add	x0, x0, #0x18
  405d78:	cmp	x1, x0
  405d7c:	b.ne	405db8 <ferror@plt+0x46a8>  // b.any
  405d80:	ldr	x0, [sp, #24]
  405d84:	add	x3, x0, #0x18
  405d88:	ldr	x0, [sp, #16]
  405d8c:	add	x1, x0, #0x18
  405d90:	ldr	x0, [sp, #16]
  405d94:	ldr	x0, [x0, #8]
  405d98:	mov	x2, x0
  405d9c:	mov	x0, x3
  405da0:	bl	4013b0 <memcpy@plt>
  405da4:	ldr	x0, [sp, #24]
  405da8:	add	x1, x0, #0x18
  405dac:	ldr	x0, [sp, #24]
  405db0:	str	x1, [x0]
  405db4:	b	405dc8 <ferror@plt+0x46b8>
  405db8:	ldr	x0, [sp, #16]
  405dbc:	ldr	x1, [x0]
  405dc0:	ldr	x0, [sp, #24]
  405dc4:	str	x1, [x0]
  405dc8:	ldr	x0, [sp, #16]
  405dcc:	ldr	x1, [x0, #8]
  405dd0:	ldr	x0, [sp, #24]
  405dd4:	str	x1, [x0, #8]
  405dd8:	ldr	x0, [sp, #16]
  405ddc:	ldrb	w1, [x0, #16]
  405de0:	ldr	x0, [sp, #24]
  405de4:	strb	w1, [x0, #16]
  405de8:	ldr	x0, [sp, #24]
  405dec:	ldrb	w0, [x0, #16]
  405df0:	cmp	w0, #0x0
  405df4:	b.eq	405e08 <ferror@plt+0x46f8>  // b.none
  405df8:	ldr	x0, [sp, #16]
  405dfc:	ldr	w1, [x0, #20]
  405e00:	ldr	x0, [sp, #24]
  405e04:	str	w1, [x0, #20]
  405e08:	nop
  405e0c:	ldp	x29, x30, [sp], #32
  405e10:	ret
  405e14:	sub	sp, sp, #0x10
  405e18:	strb	w0, [sp, #15]
  405e1c:	ldrb	w0, [sp, #15]
  405e20:	lsr	w0, w0, #5
  405e24:	and	w0, w0, #0xff
  405e28:	mov	w1, w0
  405e2c:	adrp	x0, 406000 <ferror@plt+0x48f0>
  405e30:	add	x0, x0, #0x960
  405e34:	sxtw	x1, w1
  405e38:	ldr	w1, [x0, x1, lsl #2]
  405e3c:	ldrb	w0, [sp, #15]
  405e40:	and	w0, w0, #0x1f
  405e44:	lsr	w0, w1, w0
  405e48:	and	w0, w0, #0x1
  405e4c:	cmp	w0, #0x0
  405e50:	cset	w0, ne  // ne = any
  405e54:	and	w0, w0, #0xff
  405e58:	add	sp, sp, #0x10
  405e5c:	ret
  405e60:	stp	x29, x30, [sp, #-112]!
  405e64:	mov	x29, sp
  405e68:	str	x0, [sp, #24]
  405e6c:	bl	401610 <__ctype_get_mb_cur_max@plt>
  405e70:	cmp	x0, #0x1
  405e74:	b.ls	405f08 <ferror@plt+0x47f8>  // b.plast
  405e78:	str	xzr, [sp, #104]
  405e7c:	ldr	x0, [sp, #24]
  405e80:	str	x0, [sp, #56]
  405e84:	strb	wzr, [sp, #40]
  405e88:	add	x0, sp, #0x28
  405e8c:	add	x0, x0, #0x4
  405e90:	mov	x2, #0x8                   	// #8
  405e94:	mov	w1, #0x0                   	// #0
  405e98:	bl	401500 <memset@plt>
  405e9c:	strb	wzr, [sp, #52]
  405ea0:	b	405ec4 <ferror@plt+0x47b4>
  405ea4:	ldr	x0, [sp, #104]
  405ea8:	add	x0, x0, #0x1
  405eac:	str	x0, [sp, #104]
  405eb0:	ldr	x1, [sp, #56]
  405eb4:	ldr	x0, [sp, #64]
  405eb8:	add	x0, x1, x0
  405ebc:	str	x0, [sp, #56]
  405ec0:	strb	wzr, [sp, #52]
  405ec4:	add	x0, sp, #0x28
  405ec8:	bl	404c48 <ferror@plt+0x3538>
  405ecc:	ldrb	w0, [sp, #72]
  405ed0:	eor	w0, w0, #0x1
  405ed4:	and	w0, w0, #0xff
  405ed8:	cmp	w0, #0x0
  405edc:	b.ne	405eec <ferror@plt+0x47dc>  // b.any
  405ee0:	ldr	w0, [sp, #76]
  405ee4:	cmp	w0, #0x0
  405ee8:	b.eq	405ef4 <ferror@plt+0x47e4>  // b.none
  405eec:	mov	w0, #0x1                   	// #1
  405ef0:	b	405ef8 <ferror@plt+0x47e8>
  405ef4:	mov	w0, #0x0                   	// #0
  405ef8:	cmp	w0, #0x0
  405efc:	b.ne	405ea4 <ferror@plt+0x4794>  // b.any
  405f00:	ldr	x0, [sp, #104]
  405f04:	b	405f10 <ferror@plt+0x4800>
  405f08:	ldr	x0, [sp, #24]
  405f0c:	bl	4013e0 <strlen@plt>
  405f10:	ldp	x29, x30, [sp], #112
  405f14:	ret
  405f18:	stp	x29, x30, [sp, #-64]!
  405f1c:	mov	x29, sp
  405f20:	stp	x19, x20, [sp, #16]
  405f24:	adrp	x20, 417000 <ferror@plt+0x158f0>
  405f28:	add	x20, x20, #0xdf0
  405f2c:	stp	x21, x22, [sp, #32]
  405f30:	adrp	x21, 417000 <ferror@plt+0x158f0>
  405f34:	add	x21, x21, #0xde8
  405f38:	sub	x20, x20, x21
  405f3c:	mov	w22, w0
  405f40:	stp	x23, x24, [sp, #48]
  405f44:	mov	x23, x1
  405f48:	mov	x24, x2
  405f4c:	bl	401360 <mbrtowc@plt-0x40>
  405f50:	cmp	xzr, x20, asr #3
  405f54:	b.eq	405f80 <ferror@plt+0x4870>  // b.none
  405f58:	asr	x20, x20, #3
  405f5c:	mov	x19, #0x0                   	// #0
  405f60:	ldr	x3, [x21, x19, lsl #3]
  405f64:	mov	x2, x24
  405f68:	add	x19, x19, #0x1
  405f6c:	mov	x1, x23
  405f70:	mov	w0, w22
  405f74:	blr	x3
  405f78:	cmp	x20, x19
  405f7c:	b.ne	405f60 <ferror@plt+0x4850>  // b.any
  405f80:	ldp	x19, x20, [sp, #16]
  405f84:	ldp	x21, x22, [sp, #32]
  405f88:	ldp	x23, x24, [sp, #48]
  405f8c:	ldp	x29, x30, [sp], #64
  405f90:	ret
  405f94:	nop
  405f98:	ret
  405f9c:	nop
  405fa0:	adrp	x2, 418000 <ferror@plt+0x168f0>
  405fa4:	mov	x1, #0x0                   	// #0
  405fa8:	ldr	x2, [x2, #456]
  405fac:	b	401450 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405fb0 <.fini>:
  405fb0:	stp	x29, x30, [sp, #-16]!
  405fb4:	mov	x29, sp
  405fb8:	ldp	x29, x30, [sp], #16
  405fbc:	ret
