{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": -0.995603,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.21093,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 2.0956,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 1.8021,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.07097,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 1.8021,
	"finish__timing__setup__tns": -46.2168,
	"finish__timing__setup__ws": -0.228634,
	"finish__clock__skew__setup": 0.0255517,
	"finish__clock__skew__hold": 0.0255517,
	"finish__timing__drv__max_slew_limit": 0.324042,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.0213824,
	"finish__timing__drv__max_cap": 1,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 505,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.326217,
	"finish__power__switching__total": 0.23352,
	"finish__power__leakage__total": 0.00217313,
	"finish__power__total": 0.561909,
	"finish__design__io": 47,
	"finish__design__die__area": 219820,
	"finish__design__core__area": 217548,
	"finish__design__instance__count": 56367,
	"finish__design__instance__area": 100855,
	"finish__design__instance__count__stdcell": 56367,
	"finish__design__instance__area__stdcell": 100855,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.4636,
	"finish__design__instance__utilization__stdcell": 0.4636
}