// Seed: 1531202527
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  assign module_1.id_2 = 0;
  output wire id_1;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input supply1 id_2,
    input wand id_3,
    output supply1 id_4,
    input supply0 id_5,
    inout logic id_6,
    input wire id_7,
    output wand id_8,
    input tri id_9,
    input uwire id_10,
    output uwire id_11,
    input wor id_12,
    input wor id_13
);
  assign id_8 = 1;
  initial begin : LABEL_0
    if (1) id_6 <= #1 -1;
    else begin : LABEL_1
      disable id_15;
    end
  end
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16
  );
endmodule
