
UPB_Atmega8.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001d34  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000011e  00800060  00001d34  00001dc8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000095  0080017e  0080017e  00001ee6  2**0
                  ALLOC
  3 .debug_aranges 00000200  00000000  00000000  00001ee6  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000874  00000000  00000000  000020e6  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000213b  00000000  00000000  0000295a  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000de0  00000000  00000000  00004a95  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001e6c  00000000  00000000  00005875  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000003b0  00000000  00000000  000076e4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000a01  00000000  00000000  00007a94  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000005a4  00000000  00000000  00008495  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000098  00000000  00000000  00008a39  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
       2:	0e cb       	rjmp	.-2532   	; 0xfffff620 <__eeprom_end+0xff7ef620>
       4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
       6:	d9 c7       	rjmp	.+4018   	; 0xfba <__vector_3>
       8:	29 c0       	rjmp	.+82     	; 0x5c <__bad_interrupt>
       a:	28 c0       	rjmp	.+80     	; 0x5c <__bad_interrupt>
       c:	e0 c7       	rjmp	.+4032   	; 0xfce <__vector_6>
       e:	c1 c7       	rjmp	.+3970   	; 0xf92 <__vector_7>
      10:	25 c0       	rjmp	.+74     	; 0x5c <__bad_interrupt>
      12:	24 c0       	rjmp	.+72     	; 0x5c <__bad_interrupt>
      14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
      16:	b3 ca       	rjmp	.-2714   	; 0xfffff57e <__eeprom_end+0xff7ef57e>
      18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
      1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
      1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
      1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
      20:	ef c6       	rjmp	.+3550   	; 0xe00 <__vector_16>
      22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
      24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>

00000026 <__ctors_end>:
      26:	11 24       	eor	r1, r1
      28:	1f be       	out	0x3f, r1	; 63
      2a:	cf e5       	ldi	r28, 0x5F	; 95
      2c:	d4 e0       	ldi	r29, 0x04	; 4
      2e:	de bf       	out	0x3e, r29	; 62
      30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
      32:	11 e0       	ldi	r17, 0x01	; 1
      34:	a0 e6       	ldi	r26, 0x60	; 96
      36:	b0 e0       	ldi	r27, 0x00	; 0
      38:	e4 e3       	ldi	r30, 0x34	; 52
      3a:	fd e1       	ldi	r31, 0x1D	; 29
      3c:	02 c0       	rjmp	.+4      	; 0x42 <.do_copy_data_start>

0000003e <.do_copy_data_loop>:
      3e:	05 90       	lpm	r0, Z+
      40:	0d 92       	st	X+, r0

00000042 <.do_copy_data_start>:
      42:	ae 37       	cpi	r26, 0x7E	; 126
      44:	b1 07       	cpc	r27, r17
      46:	d9 f7       	brne	.-10     	; 0x3e <.do_copy_data_loop>

00000048 <__do_clear_bss>:
      48:	12 e0       	ldi	r17, 0x02	; 2
      4a:	ae e7       	ldi	r26, 0x7E	; 126
      4c:	b1 e0       	ldi	r27, 0x01	; 1
      4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
      50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
      52:	a3 31       	cpi	r26, 0x13	; 19
      54:	b1 07       	cpc	r27, r17
      56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
      58:	46 d0       	rcall	.+140    	; 0xe6 <main>
      5a:	6a ce       	rjmp	.-812    	; 0xfffffd30 <__eeprom_end+0xff7efd30>

0000005c <__bad_interrupt>:
      5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <TX_Multi_Packet>:


///

void TX_Multi_Packet(unsigned char command)	//only called once!
{
      5e:	98 2f       	mov	r25, r24
	TXmode = 1;	//TX
      60:	81 e0       	ldi	r24, 0x01	; 1
      62:	80 93 e1 01 	sts	0x01E1, r24
	
	Header_Byte[0] = 0;
      66:	10 92 a6 01 	sts	0x01A6, r1
	Header_Byte[1] = 0;
      6a:	10 92 a7 01 	sts	0x01A7, r1
	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
	//Link Packet Enabled/Disabled
	if (Link_UART)
      6e:	80 91 f3 01 	lds	r24, 0x01F3
      72:	87 ff       	sbrs	r24, 7
      74:	04 c0       	rjmp	.+8      	; 0x7e <TX_Multi_Packet+0x20>
		bit_set( Header_Byte[0], BIT(7) );
      76:	80 e8       	ldi	r24, 0x80	; 128
      78:	80 93 a6 01 	sts	0x01A6, r24
      7c:	02 c0       	rjmp	.+4      	; 0x82 <TX_Multi_Packet+0x24>
	else
		bit_clear( Header_Byte[0], BIT(7) );
      7e:	10 92 a6 01 	sts	0x01A6, r1
	//if (DID == 0x00) LINK BIT IS CLEARED IN TX() !!!	

	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
	//Acknowledge Message Request
	if (ACK_Message_UART)
      82:	80 91 f3 01 	lds	r24, 0x01F3
      86:	82 95       	swap	r24
      88:	8f 70       	andi	r24, 0x0F	; 15
      8a:	82 ff       	sbrs	r24, 2
      8c:	04 c0       	rjmp	.+8      	; 0x96 <TX_Multi_Packet+0x38>
		bit_set( Header_Byte[1], BIT(6) );
      8e:	80 91 a7 01 	lds	r24, 0x01A7
      92:	80 64       	ori	r24, 0x40	; 64
      94:	03 c0       	rjmp	.+6      	; 0x9c <TX_Multi_Packet+0x3e>
	else
		bit_clear( Header_Byte[1], BIT(6) );	
      96:	80 91 a7 01 	lds	r24, 0x01A7
      9a:	8f 7b       	andi	r24, 0xBF	; 191
      9c:	80 93 a7 01 	sts	0x01A7, r24
		
	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
	//ID Pulse Request
	if (ID_Pulse_UART)
      a0:	80 91 f3 01 	lds	r24, 0x01F3
      a4:	82 95       	swap	r24
      a6:	8f 70       	andi	r24, 0x0F	; 15
      a8:	81 ff       	sbrs	r24, 1
      aa:	04 c0       	rjmp	.+8      	; 0xb4 <TX_Multi_Packet+0x56>
		bit_set( Header_Byte[1], BIT(5) );
      ac:	80 91 a7 01 	lds	r24, 0x01A7
      b0:	80 62       	ori	r24, 0x20	; 32
      b2:	03 c0       	rjmp	.+6      	; 0xba <TX_Multi_Packet+0x5c>
	else
		bit_clear( Header_Byte[1], BIT(5) );
      b4:	80 91 a7 01 	lds	r24, 0x01A7
      b8:	8f 7d       	andi	r24, 0xDF	; 223
      ba:	80 93 a7 01 	sts	0x01A7, r24
		
	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@	
	//ACK Pulse Request
	if (ACK_Pulse_UART)
      be:	80 91 f3 01 	lds	r24, 0x01F3
      c2:	82 95       	swap	r24
      c4:	8f 70       	andi	r24, 0x0F	; 15
      c6:	80 ff       	sbrs	r24, 0
      c8:	04 c0       	rjmp	.+8      	; 0xd2 <TX_Multi_Packet+0x74>
		bit_set( Header_Byte[1], BIT(4) );
      ca:	80 91 a7 01 	lds	r24, 0x01A7
      ce:	80 61       	ori	r24, 0x10	; 16
      d0:	03 c0       	rjmp	.+6      	; 0xd8 <TX_Multi_Packet+0x7a>
	else
		bit_clear( Header_Byte[1], BIT(4) );	
      d2:	80 91 a7 01 	lds	r24, 0x01A7
      d6:	8f 7e       	andi	r24, 0xEF	; 239
      d8:	80 93 a7 01 	sts	0x01A7, r24

		//For Repeater this MUST be known exactly!
		
	}	//for
*/		
	TX(command);	//This will also Recalc Checksum	
      dc:	89 2f       	mov	r24, r25
      de:	0f d8       	rcall	.-4066   	; 0xfffff0fe <__eeprom_end+0xff7ef0fe>
	TXmode = 0;	//TX
      e0:	10 92 e1 01 	sts	0x01E1, r1
}	//TX_Multi_Packet
      e4:	08 95       	ret

000000e6 <main>:
 * -- 
******************************************************************************/
int main(void)
{	
	//init somethings
	Pins_Init();
      e6:	f3 d1       	rcall	.+998    	; 0x4ce <Pins_Init>
	Init_Timers();//Only init, dont start them!
      e8:	4b d7       	rcall	.+3734   	; 0xf80 <Init_Timers>
	Zero_Cross_Init();//only init
      ea:	93 da       	rcall	.-2778   	; 0xfffff612 <__eeprom_end+0xff7ef612>
	Init_Comparator();//Only init, dont enable it yet
      ec:	ed d1       	rcall	.+986    	; 0x4c8 <Init_Comparator>
	Init_Vref();
      ee:	8a da       	rcall	.-2796   	; 0xfffff604 <__eeprom_end+0xff7ef604>
	Sensor_Init();
      f0:	44 d6       	rcall	.+3208   	; 0xd7a <Sensor_Init>
	uart_Init();
      f2:	36 da       	rcall	.-2964   	; 0xfffff560 <__eeprom_end+0xff7ef560>
	set_sleep_mode(SLEEP_MODE_IDLE);	//all peripheral clocks are still running	
      f4:	85 b7       	in	r24, 0x35	; 53
      f6:	8f 78       	andi	r24, 0x8F	; 143
      f8:	85 bf       	out	0x35, r24	; 53

	init_Variable_buffers();//in RX.c
      fa:	8f d2       	rcall	.+1310   	; 0x61a <init_Variable_buffers>
	
	Enable_Zerocross_Interrupt;
      fc:	8b b7       	in	r24, 0x3b	; 59
      fe:	80 64       	ori	r24, 0x40	; 64
     100:	8b bf       	out	0x3b, r24	; 59

	wdt_enable(WDTO_30MS);	
     102:	29 e0       	ldi	r18, 0x09	; 9
     104:	88 e1       	ldi	r24, 0x18	; 24
     106:	90 e0       	ldi	r25, 0x00	; 0
     108:	0f b6       	in	r0, 0x3f	; 63
     10a:	f8 94       	cli
     10c:	a8 95       	wdr
     10e:	81 bd       	out	0x21, r24	; 33
     110:	0f be       	out	0x3f, r0	; 63
     112:	21 bd       	out	0x21, r18	; 33
	//ZeroCross'll always reset this, NEED TO CUT PW after change&programming!!!
	Enable_UART;
     114:	57 9a       	sbi	0x0a, 7	; 10
	Green_LED_On;
     116:	c1 98       	cbi	0x18, 1	; 24
	sei();	//Enable global interrupts	
     118:	78 94       	sei

	//internal loop
	while(1)
	{	
	
		RX();	//RX always	
     11a:	9f d2       	rcall	.+1342   	; 0x65a <RX>
		if (RX_overtime_flag == 1)
     11c:	80 91 e0 01 	lds	r24, 0x01E0
     120:	81 30       	cpi	r24, 0x01	; 1
     122:	11 f4       	brne	.+4      	; 0x128 <main+0x42>
			RX_overtime_flag = 0;
     124:	10 92 e0 01 	sts	0x01E0, r1
		//ONE CYCLE EVERY HALF WAVE!	
		
		if (Need_To_TX_UART == 1 && !SETUP_mode)
     128:	80 91 f0 01 	lds	r24, 0x01F0
     12c:	81 30       	cpi	r24, 0x01	; 1
     12e:	49 f4       	brne	.+18     	; 0x142 <main+0x5c>
     130:	80 91 df 01 	lds	r24, 0x01DF
     134:	88 23       	and	r24, r24
     136:	29 f4       	brne	.+10     	; 0x142 <main+0x5c>
		{
			Need_To_TX_UART = 0;
     138:	10 92 f0 01 	sts	0x01F0, r1
			TX_Multi_Packet(UARTCommand);//Load NID,DID,SID,MDID,Args	
     13c:	80 91 f4 01 	lds	r24, 0x01F4
     140:	8e df       	rcall	.-228    	; 0x5e <TX_Multi_Packet>
		}	
		
		
		if (Need_To_TX_Button_Action == 1 && !SETUP_mode)
     142:	80 91 81 01 	lds	r24, 0x0181
     146:	81 30       	cpi	r24, 0x01	; 1
     148:	41 f7       	brne	.-48     	; 0x11a <main+0x34>
     14a:	80 91 df 01 	lds	r24, 0x01DF
     14e:	88 23       	and	r24, r24
     150:	21 f7       	brne	.-56     	; 0x11a <main+0x34>
		{
			Need_To_TX_Button_Action = 0;
     152:	10 92 81 01 	sts	0x0181, r1
			TX_Multi_Packet(Button_Command[Button_Command_Index]);//Load NID,DID,SID,MDID,Args			
     156:	e0 91 82 01 	lds	r30, 0x0182
     15a:	f0 e0       	ldi	r31, 0x00	; 0
     15c:	e0 5a       	subi	r30, 0xA0	; 160
     15e:	ff 4f       	sbci	r31, 0xFF	; 255
     160:	80 81       	ld	r24, Z
     162:	7d df       	rcall	.-262    	; 0x5e <TX_Multi_Packet>
     164:	da cf       	rjmp	.-76     	; 0x11a <main+0x34>

00000166 <Button_Triggered>:
static void Button_Triggered (unsigned char Trigger_Type, unsigned char Button_number)
//static void Button_Triggered (unsigned char Trigger_Type, unsigned char Button_number)
{
	//Trigger_Type is index:
	//Trigger_1Tap 1, Trigger_Hold 3, Trigger_Release 4, 
	if(Trigger_Type == Trigger_1Tap)
     166:	81 30       	cpi	r24, 0x01	; 1
     168:	a1 f4       	brne	.+40     	; 0x192 <Button_Triggered+0x2c>
	{
		switch (Button_number)	//0,1
     16a:	66 23       	and	r22, r22
     16c:	19 f0       	breq	.+6      	; 0x174 <Button_Triggered+0xe>
     16e:	61 30       	cpi	r22, 0x01	; 1
     170:	99 f5       	brne	.+102    	; 0x1d8 <Button_Triggered+0x72>
     172:	0a c0       	rjmp	.+20     	; 0x188 <Button_Triggered+0x22>
		{		
			case 0:
				if(Button_Command_Index==0)
     174:	80 91 82 01 	lds	r24, 0x0182
     178:	88 23       	and	r24, r24
     17a:	11 f4       	brne	.+4      	; 0x180 <Button_Triggered+0x1a>
					Button_Command_Index = Number_of_Command-1;
     17c:	88 e0       	ldi	r24, 0x08	; 8
     17e:	01 c0       	rjmp	.+2      	; 0x182 <Button_Triggered+0x1c>
				else
					Button_Command_Index--;
     180:	81 50       	subi	r24, 0x01	; 1
     182:	80 93 82 01 	sts	0x0182, r24
     186:	08 95       	ret
				break;
			case 1:
				Need_To_TX_Button_Action = 1;
     188:	60 93 81 01 	sts	0x0181, r22
				Button_TX = 1;//TX from button
     18c:	60 93 7e 01 	sts	0x017E, r22
     190:	08 95       	ret
				break;
			default:
				return;	
		}		
	}
	if(Trigger_Type == Trigger_2Tap)
     192:	82 30       	cpi	r24, 0x02	; 2
     194:	51 f4       	brne	.+20     	; 0x1aa <Button_Triggered+0x44>
	{
		switch (Button_number)	//0,1
     196:	66 23       	and	r22, r22
     198:	19 f0       	breq	.+6      	; 0x1a0 <Button_Triggered+0x3a>
     19a:	61 30       	cpi	r22, 0x01	; 1
     19c:	e9 f4       	brne	.+58     	; 0x1d8 <Button_Triggered+0x72>
     19e:	02 c0       	rjmp	.+4      	; 0x1a4 <Button_Triggered+0x3e>
		{		
			case 0:
				Local_Light_Level_Set(0,0);//(level,fade)
     1a0:	80 e0       	ldi	r24, 0x00	; 0
     1a2:	01 c0       	rjmp	.+2      	; 0x1a6 <Button_Triggered+0x40>
				break;
			case 1:
				Local_Light_Level_Set(100,0);//(level,fade)
     1a4:	84 e6       	ldi	r24, 0x64	; 100
     1a6:	60 e0       	ldi	r22, 0x00	; 0
     1a8:	0b c0       	rjmp	.+22     	; 0x1c0 <Button_Triggered+0x5a>
				break;
			default:
				return;	
		}		
	}
	else if(Trigger_Type == Trigger_Hold)
     1aa:	83 30       	cpi	r24, 0x03	; 3
     1ac:	59 f4       	brne	.+22     	; 0x1c4 <Button_Triggered+0x5e>
	{
		switch (Button_number)	//0,1
     1ae:	66 23       	and	r22, r22
     1b0:	19 f0       	breq	.+6      	; 0x1b8 <Button_Triggered+0x52>
     1b2:	61 30       	cpi	r22, 0x01	; 1
     1b4:	89 f4       	brne	.+34     	; 0x1d8 <Button_Triggered+0x72>
     1b6:	02 c0       	rjmp	.+4      	; 0x1bc <Button_Triggered+0x56>
		{		
			case 0:// level down
				Local_Light_Level_Set(0,2);//(level,fade)				
     1b8:	80 e0       	ldi	r24, 0x00	; 0
     1ba:	01 c0       	rjmp	.+2      	; 0x1be <Button_Triggered+0x58>
				break;
			case 1://level up
				Local_Light_Level_Set(100,2);//(level,fade)				
     1bc:	84 e6       	ldi	r24, 0x64	; 100
     1be:	62 e0       	ldi	r22, 0x02	; 2
     1c0:	51 d1       	rcall	.+674    	; 0x464 <Local_Light_Level_Set>
     1c2:	08 95       	ret
				break;
			default:
				return;
		}
	}
	else if(Trigger_Type == Trigger_Release)
     1c4:	84 30       	cpi	r24, 0x04	; 4
     1c6:	41 f4       	brne	.+16     	; 0x1d8 <Button_Triggered+0x72>
	{
		switch (Button_number)	//0,1
     1c8:	66 23       	and	r22, r22
     1ca:	19 f0       	breq	.+6      	; 0x1d2 <Button_Triggered+0x6c>
     1cc:	61 30       	cpi	r22, 0x01	; 1
     1ce:	21 f4       	brne	.+8      	; 0x1d8 <Button_Triggered+0x72>
     1d0:	02 c0       	rjmp	.+4      	; 0x1d6 <Button_Triggered+0x70>
		{		
			case 0:
				Local_Light_Level_Set_Stop_Fading();				
     1d2:	62 d1       	rcall	.+708    	; 0x498 <Local_Light_Level_Set_Stop_Fading>
     1d4:	08 95       	ret
				break;
			case 1:
				Local_Light_Level_Set_Stop_Fading();				
     1d6:	60 d1       	rcall	.+704    	; 0x498 <Local_Light_Level_Set_Stop_Fading>
     1d8:	08 95       	ret

000001da <Button_Analyse>:

//--------------------------------------------------------------------------
// Analysing buttons
//--------------------------------------------------------------------------
static void Button_Analyse (unsigned char Button_State,unsigned char Button_Number)
{
     1da:	1f 93       	push	r17
     1dc:	cf 93       	push	r28
     1de:	df 93       	push	r29
     1e0:	16 2f       	mov	r17, r22
     1e2:	c6 2f       	mov	r28, r22
     1e4:	d0 e0       	ldi	r29, 0x00	; 0
	if (Button_State)
     1e6:	88 23       	and	r24, r24
     1e8:	09 f4       	brne	.+2      	; 0x1ec <Button_Analyse+0x12>
     1ea:	42 c0       	rjmp	.+132    	; 0x270 <Button_Analyse+0x96>
	{
		//Dont let it overflow
		if (Button_State_Count[Button_Number]<255 && !_2Trigger_Hold)
     1ec:	fe 01       	movw	r30, r28
     1ee:	ed 57       	subi	r30, 0x7D	; 125
     1f0:	fe 4f       	sbci	r31, 0xFE	; 254
     1f2:	90 81       	ld	r25, Z
     1f4:	9f 3f       	cpi	r25, 0xFF	; 255
     1f6:	31 f0       	breq	.+12     	; 0x204 <Button_Analyse+0x2a>
     1f8:	80 91 80 01 	lds	r24, 0x0180
     1fc:	88 23       	and	r24, r24
     1fe:	11 f4       	brne	.+4      	; 0x204 <Button_Analyse+0x2a>
			Button_State_Count[Button_Number]++;
     200:	9f 5f       	subi	r25, 0xFF	; 255
     202:	90 83       	st	Z, r25
		//if both buttons are pressed for ~Hold time enter setup mode
		if (Button_State_Count[0] >= Hold_Threshold - 15
     204:	80 91 83 01 	lds	r24, 0x0183
     208:	81 34       	cpi	r24, 0x41	; 65
     20a:	90 f0       	brcs	.+36     	; 0x230 <Button_Analyse+0x56>
     20c:	80 91 84 01 	lds	r24, 0x0184
     210:	81 34       	cpi	r24, 0x41	; 65
     212:	70 f0       	brcs	.+28     	; 0x230 <Button_Analyse+0x56>
		&& Button_State_Count[1] >= Hold_Threshold - 15)
		{
			Button_State_Count[0] = 0;	//Reset count
     214:	10 92 83 01 	sts	0x0183, r1
			Button_State_Count[1] = 0;
     218:	10 92 84 01 	sts	0x0184, r1
			_2Trigger_Hold = true;
     21c:	81 e0       	ldi	r24, 0x01	; 1
     21e:	80 93 80 01 	sts	0x0180, r24
			if (SETUP_mode)
     222:	80 91 df 01 	lds	r24, 0x01DF
     226:	88 23       	and	r24, r24
     228:	11 f0       	breq	.+4      	; 0x22e <Button_Analyse+0x54>
				Disable_SETUP_mode();
     22a:	68 d1       	rcall	.+720    	; 0x4fc <Disable_SETUP_mode>
     22c:	01 c0       	rjmp	.+2      	; 0x230 <Button_Analyse+0x56>
			else
				Enable_SETUP_mode();
     22e:	5b d1       	rcall	.+694    	; 0x4e6 <Enable_SETUP_mode>
		}
		//double tap
		if(Single_Tap_Active[Button_Number]&&//button already press before
     230:	fe 01       	movw	r30, r28
     232:	eb 57       	subi	r30, 0x7B	; 123
     234:	fe 4f       	sbci	r31, 0xFE	; 254
     236:	80 81       	ld	r24, Z
     238:	88 23       	and	r24, r24
     23a:	59 f0       	breq	.+22     	; 0x252 <Button_Analyse+0x78>
     23c:	fe 01       	movw	r30, r28
     23e:	e9 57       	subi	r30, 0x79	; 121
     240:	fe 4f       	sbci	r31, 0xFE	; 254
     242:	80 81       	ld	r24, Z
     244:	85 31       	cpi	r24, 0x15	; 21
     246:	28 f4       	brcc	.+10     	; 0x252 <Button_Analyse+0x78>
		Button_Release_Delay_Count[Button_Number]<=Double_Tap_Delay)
			Double_Tap_Active[Button_Number]=true;
     248:	fe 01       	movw	r30, r28
     24a:	e7 57       	subi	r30, 0x77	; 119
     24c:	fe 4f       	sbci	r31, 0xFE	; 254
     24e:	81 e0       	ldi	r24, 0x01	; 1
     250:	80 83       	st	Z, r24

		if (Button_State_Count[Button_Number] == Hold_Threshold) //if bigger constant sending
     252:	fe 01       	movw	r30, r28
     254:	ed 57       	subi	r30, 0x7D	; 125
     256:	fe 4f       	sbci	r31, 0xFE	; 254
     258:	80 81       	ld	r24, Z
     25a:	80 35       	cpi	r24, 0x50	; 80
     25c:	09 f0       	breq	.+2      	; 0x260 <Button_Analyse+0x86>
     25e:	57 c0       	rjmp	.+174    	; 0x30e <Button_Analyse+0x134>
		{
				Hold_Active[Button_Number] = 1;
     260:	c5 57       	subi	r28, 0x75	; 117
     262:	de 4f       	sbci	r29, 0xFE	; 254
     264:	81 e0       	ldi	r24, 0x01	; 1
     266:	88 83       	st	Y, r24
				Button_Triggered(Trigger_Hold, Button_Number);
     268:	83 e0       	ldi	r24, 0x03	; 3
     26a:	61 2f       	mov	r22, r17
     26c:	7c df       	rcall	.-264    	; 0x166 <Button_Triggered>
     26e:	4f c0       	rjmp	.+158    	; 0x30e <Button_Analyse+0x134>
		}			
	}
	else
	{
		if (Single_Tap_Active[Button_Number] && Button_Release_Delay_Count[Button_Number]<255)
     270:	fe 01       	movw	r30, r28
     272:	eb 57       	subi	r30, 0x7B	; 123
     274:	fe 4f       	sbci	r31, 0xFE	; 254
     276:	80 81       	ld	r24, Z
     278:	88 23       	and	r24, r24
     27a:	41 f0       	breq	.+16     	; 0x28c <Button_Analyse+0xb2>
     27c:	fe 01       	movw	r30, r28
     27e:	e9 57       	subi	r30, 0x79	; 121
     280:	fe 4f       	sbci	r31, 0xFE	; 254
     282:	80 81       	ld	r24, Z
     284:	8f 3f       	cpi	r24, 0xFF	; 255
     286:	11 f0       	breq	.+4      	; 0x28c <Button_Analyse+0xb2>
			Button_Release_Delay_Count[Button_Number]++;
     288:	8f 5f       	subi	r24, 0xFF	; 255
     28a:	80 83       	st	Z, r24
		//
		if (Button_State_Count[Button_Number] > Single_Tap_Threshold &&
     28c:	fe 01       	movw	r30, r28
     28e:	ed 57       	subi	r30, 0x7D	; 125
     290:	fe 4f       	sbci	r31, 0xFE	; 254
     292:	80 81       	ld	r24, Z
     294:	86 50       	subi	r24, 0x06	; 6
     296:	8a 34       	cpi	r24, 0x4A	; 74
     298:	b8 f4       	brcc	.+46     	; 0x2c8 <Button_Analyse+0xee>
		Button_State_Count[Button_Number] < Hold_Threshold)
		{
			if(Double_Tap_Active[Button_Number])
     29a:	9e 01       	movw	r18, r28
     29c:	27 57       	subi	r18, 0x77	; 119
     29e:	3e 4f       	sbci	r19, 0xFE	; 254
     2a0:	f9 01       	movw	r30, r18
     2a2:	80 81       	ld	r24, Z
     2a4:	de 01       	movw	r26, r28
     2a6:	ab 57       	subi	r26, 0x7B	; 123
     2a8:	be 4f       	sbci	r27, 0xFE	; 254
     2aa:	88 23       	and	r24, r24
     2ac:	59 f0       	breq	.+22     	; 0x2c4 <Button_Analyse+0xea>
			{	
				Button_Release_Delay_Count[Button_Number]=0;		
     2ae:	fe 01       	movw	r30, r28
     2b0:	e9 57       	subi	r30, 0x79	; 121
     2b2:	fe 4f       	sbci	r31, 0xFE	; 254
     2b4:	10 82       	st	Z, r1
				Single_Tap_Active[Button_Number]=false;
     2b6:	1c 92       	st	X, r1
				Double_Tap_Active[Button_Number]=false;
     2b8:	f9 01       	movw	r30, r18
     2ba:	10 82       	st	Z, r1
				Button_Triggered(Trigger_2Tap, Button_Number);
     2bc:	82 e0       	ldi	r24, 0x02	; 2
     2be:	61 2f       	mov	r22, r17
     2c0:	52 df       	rcall	.-348    	; 0x166 <Button_Triggered>
     2c2:	02 c0       	rjmp	.+4      	; 0x2c8 <Button_Analyse+0xee>
			}	
			else
				Single_Tap_Active[Button_Number] = true;
     2c4:	81 e0       	ldi	r24, 0x01	; 1
     2c6:	8c 93       	st	X, r24
		}
		//
		if(Single_Tap_Active[Button_Number]	&&
     2c8:	de 01       	movw	r26, r28
     2ca:	ab 57       	subi	r26, 0x7B	; 123
     2cc:	be 4f       	sbci	r27, 0xFE	; 254
     2ce:	8c 91       	ld	r24, X
     2d0:	88 23       	and	r24, r24
     2d2:	59 f0       	breq	.+22     	; 0x2ea <Button_Analyse+0x110>
     2d4:	fe 01       	movw	r30, r28
     2d6:	e9 57       	subi	r30, 0x79	; 121
     2d8:	fe 4f       	sbci	r31, 0xFE	; 254
     2da:	80 81       	ld	r24, Z
     2dc:	85 31       	cpi	r24, 0x15	; 21
     2de:	28 f0       	brcs	.+10     	; 0x2ea <Button_Analyse+0x110>
			Button_Release_Delay_Count[Button_Number]>Double_Tap_Delay)	
		{	
			Single_Tap_Active[Button_Number]=false;
     2e0:	1c 92       	st	X, r1
			Button_Release_Delay_Count[Button_Number]=0;	
     2e2:	10 82       	st	Z, r1
			Button_Triggered(Trigger_1Tap, Button_Number);
     2e4:	81 e0       	ldi	r24, 0x01	; 1
     2e6:	61 2f       	mov	r22, r17
     2e8:	3e df       	rcall	.-388    	; 0x166 <Button_Triggered>
		}
		//
		Button_State_Count[Button_Number] = 0;				//Reset count
     2ea:	fe 01       	movw	r30, r28
     2ec:	ed 57       	subi	r30, 0x7D	; 125
     2ee:	fe 4f       	sbci	r31, 0xFE	; 254
     2f0:	10 82       	st	Z, r1
		_2Trigger_Hold = false;
     2f2:	10 92 80 01 	sts	0x0180, r1
		//
		if (Hold_Active[Button_Number]) Button_Triggered(Trigger_Release, Button_Number);	//Release
     2f6:	fe 01       	movw	r30, r28
     2f8:	e5 57       	subi	r30, 0x75	; 117
     2fa:	fe 4f       	sbci	r31, 0xFE	; 254
     2fc:	80 81       	ld	r24, Z
     2fe:	88 23       	and	r24, r24
     300:	19 f0       	breq	.+6      	; 0x308 <Button_Analyse+0x12e>
     302:	84 e0       	ldi	r24, 0x04	; 4
     304:	61 2f       	mov	r22, r17
     306:	2f df       	rcall	.-418    	; 0x166 <Button_Triggered>
		Hold_Active[Button_Number] = 0;
     308:	c5 57       	subi	r28, 0x75	; 117
     30a:	de 4f       	sbci	r29, 0xFE	; 254
     30c:	18 82       	st	Y, r1
	}

}//Button_Analyse
     30e:	df 91       	pop	r29
     310:	cf 91       	pop	r28
     312:	1f 91       	pop	r17
     314:	08 95       	ret

00000316 <Step_Button_counters>:

//--------------------------------------------------------------------------

void Step_Button_counters (void)	//Called from ZeroCross_counter
{
     316:	0f 93       	push	r16
     318:	1f 93       	push	r17
	if (TXmode == 1) return;	//For safety wait until not TXing
     31a:	80 91 e1 01 	lds	r24, 0x01E1
     31e:	81 30       	cpi	r24, 0x01	; 1
     320:	d1 f0       	breq	.+52     	; 0x356 <Step_Button_counters+0x40>
	Button_Analyse(Button0_Pressed,0);
     322:	83 b3       	in	r24, 0x13	; 19
     324:	90 e0       	ldi	r25, 0x00	; 0
     326:	33 e0       	ldi	r19, 0x03	; 3
     328:	96 95       	lsr	r25
     32a:	87 95       	ror	r24
     32c:	3a 95       	dec	r19
     32e:	e1 f7       	brne	.-8      	; 0x328 <Step_Button_counters+0x12>
     330:	01 e0       	ldi	r16, 0x01	; 1
     332:	10 e0       	ldi	r17, 0x00	; 0
     334:	80 27       	eor	r24, r16
     336:	91 27       	eor	r25, r17
     338:	81 70       	andi	r24, 0x01	; 1
     33a:	60 e0       	ldi	r22, 0x00	; 0
     33c:	4e df       	rcall	.-356    	; 0x1da <Button_Analyse>
	Button_Analyse(Button1_Pressed,1);
     33e:	83 b3       	in	r24, 0x13	; 19
     340:	90 e0       	ldi	r25, 0x00	; 0
     342:	24 e0       	ldi	r18, 0x04	; 4
     344:	96 95       	lsr	r25
     346:	87 95       	ror	r24
     348:	2a 95       	dec	r18
     34a:	e1 f7       	brne	.-8      	; 0x344 <Step_Button_counters+0x2e>
     34c:	80 27       	eor	r24, r16
     34e:	91 27       	eor	r25, r17
     350:	81 70       	andi	r24, 0x01	; 1
     352:	61 e0       	ldi	r22, 0x01	; 1
     354:	42 df       	rcall	.-380    	; 0x1da <Button_Analyse>
}
     356:	1f 91       	pop	r17
     358:	0f 91       	pop	r16
     35a:	08 95       	ret

0000035c <Step_Current_Output>:
//------------------------------------------------------------------------

void Step_Current_Output(void)
{

	if (current_output_lev == desired_output_lev) return;	
     35c:	20 91 8f 01 	lds	r18, 0x018F
     360:	30 91 90 01 	lds	r19, 0x0190
     364:	23 17       	cp	r18, r19
     366:	e9 f1       	breq	.+122    	; 0x3e2 <Step_Current_Output+0x86>
	//nothing to do with the output

	if (Divider > 0)	//need to be 0 for next step
     368:	80 91 8d 01 	lds	r24, 0x018D
     36c:	90 91 8e 01 	lds	r25, 0x018E
     370:	00 97       	sbiw	r24, 0x00	; 0
     372:	31 f0       	breq	.+12     	; 0x380 <Step_Current_Output+0x24>
	{
		Divider--;
     374:	01 97       	sbiw	r24, 0x01	; 1
     376:	90 93 8e 01 	sts	0x018E, r25
     37a:	80 93 8d 01 	sts	0x018D, r24
     37e:	08 95       	ret
		return;
	}
	else		//time for a step, up or down?
	{
		if ( desired_output_lev > current_output_lev )	
     380:	23 17       	cp	r18, r19
     382:	10 f4       	brcc	.+4      	; 0x388 <Step_Current_Output+0x2c>
			current_output_lev++; 
     384:	2f 5f       	subi	r18, 0xFF	; 255
     386:	01 c0       	rjmp	.+2      	; 0x38a <Step_Current_Output+0x2e>
		else		
			current_output_lev--;
     388:	21 50       	subi	r18, 0x01	; 1
     38a:	20 93 8f 01 	sts	0x018F, r18
		,3280,3256,3236,3221,3211,3204,3202,	//will triac trigger on minimum?
	}; 

	//current_output_lev:0-100 [0]:Disable, [1-1]-[100-1]: ~1-100%

	if ( current_output_lev > 100 )		//For safety!
     38e:	e0 91 8f 01 	lds	r30, 0x018F
     392:	e5 36       	cpi	r30, 0x65	; 101
     394:	88 f4       	brcc	.+34     	; 0x3b8 <Step_Current_Output+0x5c>
		return;

	if ( current_output_lev == 0)		//0%
     396:	ee 23       	and	r30, r30
     398:	19 f4       	brne	.+6      	; 0x3a0 <Step_Current_Output+0x44>
		Disable_TMR1_compare_Light_int;
     39a:	89 b7       	in	r24, 0x39	; 57
     39c:	87 7f       	andi	r24, 0xF7	; 247
     39e:	0b c0       	rjmp	.+22     	; 0x3b6 <Step_Current_Output+0x5a>

	else	//~1%-100% -> [0]-[99]
	{
		OCR1B = Percent_To_SinPW_To_TMR_Delay[current_output_lev-1];
     3a0:	f0 e0       	ldi	r31, 0x00	; 0
     3a2:	ee 0f       	add	r30, r30
     3a4:	ff 1f       	adc	r31, r31
     3a6:	e8 59       	subi	r30, 0x98	; 152
     3a8:	ff 4f       	sbci	r31, 0xFF	; 255
     3aa:	80 81       	ld	r24, Z
     3ac:	91 81       	ldd	r25, Z+1	; 0x01
     3ae:	99 bd       	out	0x29, r25	; 41
     3b0:	88 bd       	out	0x28, r24	; 40
		//First load compare value then enable interrupt!
		Enable_TMR1_compare_Light_int;	//Macro
     3b2:	89 b7       	in	r24, 0x39	; 57
     3b4:	88 60       	ori	r24, 0x08	; 8
     3b6:	89 bf       	out	0x39, r24	; 57
	
	//How many half should be left out when counting, Start from 0!
	const unsigned int FrameRate_To_Divider_Table[15] =
	{0, 1, 2, 4, 6, 9, 19, 29, 59, 119, 299, 599, 899, 1799, 3599};
	
	if (FadeRate > 15) 
     3b8:	80 91 91 01 	lds	r24, 0x0191
     3bc:	80 31       	cpi	r24, 0x10	; 16
     3be:	20 f0       	brcs	.+8      	; 0x3c8 <Step_Current_Output+0x6c>
		FadeRate = Default_FadeRate;	//For safety
     3c0:	80 91 92 01 	lds	r24, 0x0192
     3c4:	80 93 91 01 	sts	0x0191, r24

	//1-15 shifted to 0-14, compensate
	Divider = FrameRate_To_Divider_Table[ FadeRate - 1 ];
     3c8:	e0 91 91 01 	lds	r30, 0x0191
     3cc:	f0 e0       	ldi	r31, 0x00	; 0
     3ce:	ee 0f       	add	r30, r30
     3d0:	ff 1f       	adc	r31, r31
     3d2:	e0 5d       	subi	r30, 0xD0	; 208
     3d4:	fe 4f       	sbci	r31, 0xFE	; 254
     3d6:	80 81       	ld	r24, Z
     3d8:	91 81       	ldd	r25, Z+1	; 0x01
     3da:	90 93 8e 01 	sts	0x018E, r25
     3de:	80 93 8d 01 	sts	0x018D, r24
     3e2:	08 95       	ret

000003e4 <Set_Output_level>:
	//------------------------------------------------------------------------

	//if NOT Dimmer mode ouput 
	//only can be 0/100 off/on with no delay

	if (Dimmer_Mode != 1)
     3e4:	80 91 69 00 	lds	r24, 0x0069
     3e8:	81 30       	cpi	r24, 0x01	; 1
     3ea:	61 f0       	breq	.+24     	; 0x404 <Set_Output_level+0x20>
	{
		FadeRate = 0;	//Snap: no delay
     3ec:	10 92 91 01 	sts	0x0191, r1
	
		//Round output to 100% or 0%
		if (desired_output_lev > 50)
     3f0:	80 91 90 01 	lds	r24, 0x0190
     3f4:	83 33       	cpi	r24, 0x33	; 51
     3f6:	20 f0       	brcs	.+8      	; 0x400 <Set_Output_level+0x1c>
			desired_output_lev = 100;
     3f8:	84 e6       	ldi	r24, 0x64	; 100
     3fa:	80 93 90 01 	sts	0x0190, r24
     3fe:	02 c0       	rjmp	.+4      	; 0x404 <Set_Output_level+0x20>
		else
			desired_output_lev = 0;
     400:	10 92 90 01 	sts	0x0190, r1
	}

	//------------------------------------------------------------------------

	if (FadeRate == 0)	//Snap
     404:	80 91 91 01 	lds	r24, 0x0191
     408:	88 23       	and	r24, r24
     40a:	c1 f4       	brne	.+48     	; 0x43c <Set_Output_level+0x58>
	{
		current_output_lev = desired_output_lev;
     40c:	e0 91 90 01 	lds	r30, 0x0190
     410:	e0 93 8f 01 	sts	0x018F, r30
		,3280,3256,3236,3221,3211,3204,3202,	//will triac trigger on minimum?
	}; 

	//current_output_lev:0-100 [0]:Disable, [1-1]-[100-1]: ~1-100%

	if ( current_output_lev > 100 )		//For safety!
     414:	e5 36       	cpi	r30, 0x65	; 101
     416:	28 f5       	brcc	.+74     	; 0x462 <__stack+0x3>
		return;

	if ( current_output_lev == 0)		//0%
     418:	ee 23       	and	r30, r30
     41a:	19 f4       	brne	.+6      	; 0x422 <Set_Output_level+0x3e>
		Disable_TMR1_compare_Light_int;
     41c:	89 b7       	in	r24, 0x39	; 57
     41e:	87 7f       	andi	r24, 0xF7	; 247
     420:	0b c0       	rjmp	.+22     	; 0x438 <Set_Output_level+0x54>

	else	//~1%-100% -> [0]-[99]
	{
		OCR1B = Percent_To_SinPW_To_TMR_Delay[current_output_lev-1];
     422:	f0 e0       	ldi	r31, 0x00	; 0
     424:	ee 0f       	add	r30, r30
     426:	ff 1f       	adc	r31, r31
     428:	e8 59       	subi	r30, 0x98	; 152
     42a:	ff 4f       	sbci	r31, 0xFF	; 255
     42c:	80 81       	ld	r24, Z
     42e:	91 81       	ldd	r25, Z+1	; 0x01
     430:	99 bd       	out	0x29, r25	; 41
     432:	88 bd       	out	0x28, r24	; 40
		//First load compare value then enable interrupt!
		Enable_TMR1_compare_Light_int;	//Macro
     434:	89 b7       	in	r24, 0x39	; 57
     436:	88 60       	ori	r24, 0x08	; 8
     438:	89 bf       	out	0x39, r24	; 57
     43a:	08 95       	ret
	
	//How many half should be left out when counting, Start from 0!
	const unsigned int FrameRate_To_Divider_Table[15] =
	{0, 1, 2, 4, 6, 9, 19, 29, 59, 119, 299, 599, 899, 1799, 3599};
	
	if (FadeRate > 15) 
     43c:	80 31       	cpi	r24, 0x10	; 16
     43e:	20 f0       	brcs	.+8      	; 0x448 <Set_Output_level+0x64>
		FadeRate = Default_FadeRate;	//For safety
     440:	80 91 92 01 	lds	r24, 0x0192
     444:	80 93 91 01 	sts	0x0191, r24

	//1-15 shifted to 0-14, compensate
	Divider = FrameRate_To_Divider_Table[ FadeRate - 1 ];
     448:	e0 91 91 01 	lds	r30, 0x0191
     44c:	f0 e0       	ldi	r31, 0x00	; 0
     44e:	ee 0f       	add	r30, r30
     450:	ff 1f       	adc	r31, r31
     452:	e0 5d       	subi	r30, 0xD0	; 208
     454:	fe 4f       	sbci	r31, 0xFE	; 254
     456:	80 81       	ld	r24, Z
     458:	91 81       	ldd	r25, Z+1	; 0x01
     45a:	90 93 8e 01 	sts	0x018E, r25
     45e:	80 93 8d 01 	sts	0x018D, r24
     462:	08 95       	ret

00000464 <Local_Light_Level_Set>:

}	//Set_Output_level


void Local_Light_Level_Set(unsigned char Level, unsigned char FadeRate_new)
{
     464:	98 2f       	mov	r25, r24
     466:	85 36       	cpi	r24, 0x65	; 101
     468:	08 f0       	brcs	.+2      	; 0x46c <Local_Light_Level_Set+0x8>
     46a:	94 e6       	ldi	r25, 0x64	; 100

	if (Level > 100) Level = 100;	//Safety
	if (FadeRate > 15) 
     46c:	80 91 91 01 	lds	r24, 0x0191
     470:	80 31       	cpi	r24, 0x10	; 16
     472:	20 f0       	brcs	.+8      	; 0x47c <Local_Light_Level_Set+0x18>
		FadeRate = Default_FadeRate;	//For safety
     474:	80 91 92 01 	lds	r24, 0x0192
     478:	80 93 91 01 	sts	0x0191, r24

	//Make it faster
	if (desired_output_lev == Level && FadeRate == FadeRate_new)
     47c:	80 91 90 01 	lds	r24, 0x0190
     480:	89 17       	cp	r24, r25
     482:	21 f4       	brne	.+8      	; 0x48c <Local_Light_Level_Set+0x28>
     484:	80 91 91 01 	lds	r24, 0x0191
     488:	86 17       	cp	r24, r22
     48a:	29 f0       	breq	.+10     	; 0x496 <Local_Light_Level_Set+0x32>
		return;

	desired_output_lev = Level;
     48c:	90 93 90 01 	sts	0x0190, r25
	
	FadeRate = FadeRate_new;	//>15 is handled!					
     490:	60 93 91 01 	sts	0x0191, r22
				
	Set_Output_level();
     494:	a7 df       	rcall	.-178    	; 0x3e4 <Set_Output_level>
     496:	08 95       	ret

00000498 <Local_Light_Level_Set_Stop_Fading>:

}

void Local_Light_Level_Set_Stop_Fading(void)
{
	desired_output_lev = current_output_lev;
     498:	80 91 8f 01 	lds	r24, 0x018F
     49c:	80 93 90 01 	sts	0x0190, r24
}
     4a0:	08 95       	ret

000004a2 <Read_EEPROM>:

//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

unsigned char Read_EEPROM(unsigned char address)
{
	eeprom_busy_wait();		//included in eeprom_read_byte
     4a2:	e1 99       	sbic	0x1c, 1	; 28
     4a4:	fe cf       	rjmp	.-4      	; 0x4a2 <Read_EEPROM>
	return eeprom_read_byte( (unsigned char *) (unsigned int) address );
     4a6:	90 e0       	ldi	r25, 0x00	; 0
     4a8:	57 db       	rcall	.-2386   	; 0xfffffb58 <__eeprom_end+0xff7efb58>

}	//Read_EEPROM
     4aa:	08 95       	ret

000004ac <Write_EEPROM>:
//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

void Write_EEPROM(unsigned char address, unsigned char value)
{
	//EEPROM has limited lifespan of 100,000 writes - reads are unlimited
	eeprom_busy_wait();		//included in eeprom_write_byte
     4ac:	e1 99       	sbic	0x1c, 1	; 28
     4ae:	fe cf       	rjmp	.-4      	; 0x4ac <Write_EEPROM>
	eeprom_write_byte( (unsigned char *) (unsigned int) address, value );
     4b0:	90 e0       	ldi	r25, 0x00	; 0
     4b2:	5a db       	rcall	.-2380   	; 0xfffffb68 <__eeprom_end+0xff7efb68>

}	//Write_EEPROM
     4b4:	08 95       	ret

000004b6 <Fire_Triacs>:
 * -- 
******************************************************************************/

void Fire_Triacs (void)
{	
	Triac_Trigger_On;
     4b6:	8b 9a       	sbi	0x11, 3	; 17
     4b8:	93 9a       	sbi	0x12, 3	; 18
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     4ba:	80 e9       	ldi	r24, 0x90	; 144
     4bc:	91 e0       	ldi	r25, 0x01	; 1
     4be:	01 97       	sbiw	r24, 0x01	; 1
     4c0:	f1 f7       	brne	.-4      	; 0x4be <Fire_Triacs+0x8>
	_delay_us(Triac_On_Response_Time);
	Triac_Trigger_Off;
     4c2:	8b 98       	cbi	0x11, 3	; 17
     4c4:	93 98       	cbi	0x12, 3	; 18
	
	//After this: Triac(s) will auto 
	//stop charging when current < Ihold

}	//Fire_Triacs
     4c6:	08 95       	ret

000004c8 <Init_Comparator>:
	// - input: AIN1 : signal
	
	//Comparator Enable/Disable by define

	//ADCSRB - don set this
	ACSR = (1<<ACD)|(1<<ACIE)|(1<<ACIS1);//0b10001010
     4c8:	8a e8       	ldi	r24, 0x8A	; 138
     4ca:	88 b9       	out	0x08, r24	; 8
	Vref on -> need time to stabilise
	*/

	//DIDR1=0b00000011;	//Disable Digital input for AN1/0 pin -> save power
	//just has in ATmega88 -> Atmega16 doesn't has!
}
     4cc:	08 95       	ret

000004ce <Pins_Init>:
{
	//bit_set(SFIOR,BIT(PUD));	//Disable Pull ups
	//bit_clear(SFIOR,BIT(PUD));	//Enable  Pull ups	
	
	//output:1 input:0	
	DDRB = 0b00001111;
     4ce:	8f e0       	ldi	r24, 0x0F	; 15
     4d0:	87 bb       	out	0x17, r24	; 23
	DDRC = 0b00000000;
     4d2:	14 ba       	out	0x14, r1	; 20
	DDRD = 0b00010010;
     4d4:	82 e1       	ldi	r24, 0x12	; 18
     4d6:	81 bb       	out	0x11, r24	; 17
	//DDRD = 0b00011010;
	//To pull ups for Buttons
	PORTB = 0b11111111;
     4d8:	8f ef       	ldi	r24, 0xFF	; 255
     4da:	88 bb       	out	0x18, r24	; 24
	PORTC = 0b01111000;//pull up for 3 buttons!
     4dc:	88 e7       	ldi	r24, 0x78	; 120
     4de:	85 bb       	out	0x15, r24	; 21
	PORTD = 0b00000011;
     4e0:	83 e0       	ldi	r24, 0x03	; 3
     4e2:	82 bb       	out	0x12, r24	; 18
}
     4e4:	08 95       	ret

000004e6 <Enable_SETUP_mode>:
	
	//5min = 118 (slow) x 10mS x 256 (fast)
	//10mS x 256 = 2.56sec
	//5min=300sec/10e-3=30000 count
	
	Setup_5min_Divider_16bit = 30000;
     4e6:	80 e3       	ldi	r24, 0x30	; 48
     4e8:	95 e7       	ldi	r25, 0x75	; 117
     4ea:	90 93 de 01 	sts	0x01DE, r25
     4ee:	80 93 dd 01 	sts	0x01DD, r24
Red_LED_On;	
     4f2:	c0 98       	cbi	0x18, 0	; 24
	SETUP_mode = 1;
     4f4:	81 e0       	ldi	r24, 0x01	; 1
     4f6:	80 93 df 01 	sts	0x01DF, r24
//	increase_SETUP_entered_cnt();

}	//Enable_SETUP_mode
     4fa:	08 95       	ret

000004fc <Disable_SETUP_mode>:

void Disable_SETUP_mode(void)	//also called from ZeroCross count
{
	//Stop 5min countdown
//	Setup_5min_Divider_16bit = 0;
Red_LED_Off;
     4fc:	c0 9a       	sbi	0x18, 0	; 24
	SETUP_mode = 0;
     4fe:	10 92 df 01 	sts	0x01DF, r1

}	//Disable_SETUP_mode
     502:	08 95       	ret

00000504 <Random_Byte>:
	//Oscillator calibration value
	//Status Register
	//NID
	unsigned char Temp_Random = 0;	//Dont set start value
	
	Temp_Random =
     504:	41 b7       	in	r20, 0x31	; 49
     506:	3f b7       	in	r19, 0x3f	; 63
     508:	20 91 0c 02 	lds	r18, 0x020C
     50c:	8c b5       	in	r24, 0x2c	; 44
     50e:	9d b5       	in	r25, 0x2d	; 45
     510:	90 91 ab 01 	lds	r25, 0x01AB
     514:	98 23       	and	r25, r24
     516:	80 91 a8 01 	lds	r24, 0x01A8
     51a:	98 2b       	or	r25, r24
     51c:	80 91 0a 02 	lds	r24, 0x020A
     520:	28 23       	and	r18, r24
     522:	34 27       	eor	r19, r20
     524:	23 23       	and	r18, r19
     526:	92 27       	eor	r25, r18
	(Current_Half & Unit_ID_fast)) ^ 
	((Checksum_Byte & TMR1) |	
	//(Signal_Strength | Noise_Level))) ^ 
	Header_Byte[2] ));
	
	if (Temp_Random == 0)	//Set min:1
     528:	11 f4       	brne	.+4      	; 0x52e <Random_Byte+0x2a>
     52a:	91 e0       	ldi	r25, 0x01	; 1
     52c:	03 c0       	rjmp	.+6      	; 0x534 <Random_Byte+0x30>
		Temp_Random = 1;

	if (Temp_Random > 250)	//Set max:250
     52e:	9b 3f       	cpi	r25, 0xFB	; 251
     530:	08 f0       	brcs	.+2      	; 0x534 <Random_Byte+0x30>
     532:	9a ef       	ldi	r25, 0xFA	; 250
		Temp_Random = 250;
	
	return Temp_Random;

}	//Random_Byte()
     534:	89 2f       	mov	r24, r25
     536:	08 95       	ret

00000538 <Calced_checksum>:
{
	//Sum all of the bytes of the Packet Header and UPB Message 
	//fields together. Then take the 2’s complement of the sum 
	//and truncate the result to 8-bits

	unsigned char sum = 0,TMP = Payload_Length;		//1Byte enough
     538:	80 91 a6 01 	lds	r24, 0x01A6
     53c:	98 2f       	mov	r25, r24
     53e:	9f 71       	andi	r25, 0x1F	; 31
     540:	96 50       	subi	r25, 0x06	; 6
	
	for (unsigned char i=0;i<5;i++)
		sum += Header_Byte[i];			//Sum up 5 Header Bytes
     542:	40 91 a7 01 	lds	r20, 0x01A7
     546:	48 0f       	add	r20, r24
     548:	80 91 a8 01 	lds	r24, 0x01A8
     54c:	48 0f       	add	r20, r24
     54e:	80 91 a9 01 	lds	r24, 0x01A9
     552:	48 0f       	add	r20, r24
     554:	80 91 aa 01 	lds	r24, 0x01AA
     558:	48 0f       	add	r20, r24
     55a:	e4 e9       	ldi	r30, 0x94	; 148
     55c:	f1 e0       	ldi	r31, 0x01	; 1
	
	for (unsigned char i=0;i<TMP;i++)	//calc only once length, with define
     55e:	29 2f       	mov	r18, r25
     560:	30 e0       	ldi	r19, 0x00	; 0
     562:	2e 0f       	add	r18, r30
     564:	3f 1f       	adc	r19, r31
     566:	02 c0       	rjmp	.+4      	; 0x56c <Calced_checksum+0x34>
		sum += Payload_Byte[i];
     568:	81 91       	ld	r24, Z+
     56a:	48 0f       	add	r20, r24
	unsigned char sum = 0,TMP = Payload_Length;		//1Byte enough
	
	for (unsigned char i=0;i<5;i++)
		sum += Header_Byte[i];			//Sum up 5 Header Bytes
	
	for (unsigned char i=0;i<TMP;i++)	//calc only once length, with define
     56c:	e2 17       	cp	r30, r18
     56e:	f3 07       	cpc	r31, r19
     570:	d9 f7       	brne	.-10     	; 0x568 <Calced_checksum+0x30>
	sum++;				//Must add 1
	//sum&= 0xFF;		//only if int!
	
	return sum;
			
}	//Calced_checksum
     572:	84 2f       	mov	r24, r20
     574:	81 95       	neg	r24
     576:	08 95       	ret

00000578 <Wait_New_Halfwave>:

//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

void Wait_New_Halfwave (void)
{
	unsigned char TMP = Current_Half;
     578:	90 91 0c 02 	lds	r25, 0x020C
     57c:	07 c0       	rjmp	.+14     	; 0x58c <Wait_New_Halfwave+0x14>

	//Exit loop after ZeroCross interrupt set new Current_Half
	//Wakes up on ZeroCross int.
	while (TMP == Current_Half)
		sleep_mode();
     57e:	85 b7       	in	r24, 0x35	; 53
     580:	80 68       	ori	r24, 0x80	; 128
     582:	85 bf       	out	0x35, r24	; 53
     584:	88 95       	sleep
     586:	85 b7       	in	r24, 0x35	; 53
     588:	8f 77       	andi	r24, 0x7F	; 127
     58a:	85 bf       	out	0x35, r24	; 53
{
	unsigned char TMP = Current_Half;

	//Exit loop after ZeroCross interrupt set new Current_Half
	//Wakes up on ZeroCross int.
	while (TMP == Current_Half)
     58c:	80 91 0c 02 	lds	r24, 0x020C
     590:	98 17       	cp	r25, r24
     592:	a9 f3       	breq	.-22     	; 0x57e <Wait_New_Halfwave+0x6>
		sleep_mode();
		
}	//Wait_New_Halfwave
     594:	08 95       	ret

00000596 <Collect_Double_Bit>:

//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

unsigned char Collect_Double_Bit (void)	//Returns 255 if overtime, 0-3 normally
{
	Wait_New_Halfwave();	//sleeps whole halfwave through
     596:	f0 df       	rcall	.-32     	; 0x578 <Wait_New_Halfwave>
	//read inputs at zerocross
		
	//Current_Half is the opposite, because we are in the new half!!!!!!

	if (Double_Bit_buffer > 3)	//error
     598:	80 91 e2 01 	lds	r24, 0x01E2
     59c:	84 30       	cpi	r24, 0x04	; 4
     59e:	48 f4       	brcc	.+18     	; 0x5b2 <Collect_Double_Bit+0x1c>
		return 255;		//invalid

	if (Double_Bit_in_flag != 1)
     5a0:	80 91 e3 01 	lds	r24, 0x01E3
     5a4:	81 30       	cpi	r24, 0x01	; 1
     5a6:	29 f4       	brne	.+10     	; 0x5b2 <Collect_Double_Bit+0x1c>
		return 255;		//invalid

	//From here valid
	Double_Bit_in_flag = 0;	
     5a8:	10 92 e3 01 	sts	0x01E3, r1

	return 	Double_Bit_buffer;		//invalid (?? Luan-> why invalid??)
     5ac:	80 91 e2 01 	lds	r24, 0x01E2
     5b0:	08 95       	ret
     5b2:	8f ef       	ldi	r24, 0xFF	; 255
	
}
     5b4:	08 95       	ret

000005b6 <Collect_Byte>:

//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

unsigned char Collect_Byte(void)	//Needed for TX ack_rx!
{
     5b6:	1f 93       	push	r17
     5b8:	cf 93       	push	r28
     5ba:	df 93       	push	r29
	unsigned char input_Byte_buffer = 0;
	unsigned char Double_Bit_TMP = 255;

	RX_overtime_flag = 0;	//Reset
     5bc:	10 92 e0 01 	sts	0x01E0, r1
     5c0:	10 e0       	ldi	r17, 0x00	; 0
     5c2:	c6 e0       	ldi	r28, 0x06	; 6
     5c4:	d0 e0       	ldi	r29, 0x00	; 0
the an UPB signal RXed or not -> Used for RX time out!!!*/
		
	for (unsigned char i=0;i<4;i++)	//4x Double bit = 1Byte
	{
		//Waits new half, collects result, decodes using correct delay!, clears flag
		Double_Bit_TMP = Collect_Double_Bit();
     5c6:	e7 df       	rcall	.-50     	; 0x596 <Collect_Double_Bit>
	
		if ( Double_Bit_TMP > 3 )	//255 if overtime, 0-3 normally
     5c8:	84 30       	cpi	r24, 0x04	; 4
     5ca:	28 f0       	brcs	.+10     	; 0x5d6 <Collect_Byte+0x20>
		{
			RX_overtime_flag = 1; 
     5cc:	81 e0       	ldi	r24, 0x01	; 1
     5ce:	80 93 e0 01 	sts	0x01E0, r24
     5d2:	10 e0       	ldi	r17, 0x00	; 0
     5d4:	0d c0       	rjmp	.+26     	; 0x5f0 <Collect_Byte+0x3a>
			return 0;			//werent any signal RXed in prev. half
		}

		input_Byte_buffer |= Double_Bit_TMP << ((3-i)*2);	
     5d6:	90 e0       	ldi	r25, 0x00	; 0
     5d8:	0c 2e       	mov	r0, r28
     5da:	02 c0       	rjmp	.+4      	; 0x5e0 <Collect_Byte+0x2a>
     5dc:	88 0f       	add	r24, r24
     5de:	99 1f       	adc	r25, r25
     5e0:	0a 94       	dec	r0
     5e2:	e2 f7       	brpl	.-8      	; 0x5dc <Collect_Byte+0x26>
     5e4:	18 2b       	or	r17, r24
     5e6:	22 97       	sbiw	r28, 0x02	; 2
/*
WE CAN ONLY READ (then Reset) INCOMING PULSE buffer
at the new halfwaves (next zerocross) -> so we can determinate was 
the an UPB signal RXed or not -> Used for RX time out!!!*/
		
	for (unsigned char i=0;i<4;i++)	//4x Double bit = 1Byte
     5e8:	8f ef       	ldi	r24, 0xFF	; 255
     5ea:	ce 3f       	cpi	r28, 0xFE	; 254
     5ec:	d8 07       	cpc	r29, r24
     5ee:	59 f7       	brne	.-42     	; 0x5c6 <Collect_Byte+0x10>

	}	//for
	
	return input_Byte_buffer;	//Return Complette RXed byte:

}	//Collect_Byte()
     5f0:	81 2f       	mov	r24, r17
     5f2:	df 91       	pop	r29
     5f4:	cf 91       	pop	r28
     5f6:	1f 91       	pop	r17
     5f8:	08 95       	ret

000005fa <Wait_1_empty_halfwaves>:

//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@


void Wait_1_empty_halfwaves (void)		//Also for Tx!
{
     5fa:	1f 93       	push	r17
	unsigned char count = 0, TMP = TXmode;
     5fc:	10 91 e1 01 	lds	r17, 0x01E1
	
	TXmode = 0;		//for checking empty halfes, need to set back for TX
     600:	10 92 e1 01 	sts	0x01E1, r1
	
	//Start from a known point, jump to the closest ZeroCross
//	Wait_New_Halfwave();	//debug too much
	Double_Bit_in_flag = 0;	//Need to be reset (Luan - Don't need to be reset)
     604:	10 92 e3 01 	sts	0x01E3, r1
	
	//State machine
	while (count < 1)
		{
			Wait_New_Halfwave();
     608:	b7 df       	rcall	.-146    	; 0x578 <Wait_New_Halfwave>
			
			if (Double_Bit_in_flag == 0)	//it was an empty half
     60a:	80 91 e3 01 	lds	r24, 0x01E3
     60e:	88 23       	and	r24, r24
     610:	c9 f7       	brne	.-14     	; 0x604 <Wait_1_empty_halfwaves+0xa>
					Double_Bit_in_flag = 0;	//Reset buffer
				}
				
		}	//while
		
	TXmode = TMP;	//restore
     612:	10 93 e1 01 	sts	0x01E1, r17
	
}
     616:	1f 91       	pop	r17
     618:	08 95       	ret

0000061a <init_Variable_buffers>:
}	//increase_SETUP_entered_cnt

//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

void init_Variable_buffers(void)	//Read before RX() because it take time to read
{	
     61a:	1f 93       	push	r17
     61c:	cf 93       	push	r28
     61e:	df 93       	push	r29
	//EEPROM could be remotely modified, check & correct here critical data!
	//DONT DELETE THIS!

	//___Read Unit_ID into fast SRAM___
	// if not 1-250 set to 1 
	Unit_Network_ID_fast = Read_EEPROM(Network_ID);	//1-255
     620:	80 e0       	ldi	r24, 0x00	; 0
     622:	3f df       	rcall	.-386    	; 0x4a2 <Read_EEPROM>
     624:	80 93 69 01 	sts	0x0169, r24
	Unit_Network_ID_fast = Read_EEPROM(Network_ID);	//1-255
     628:	80 e0       	ldi	r24, 0x00	; 0
     62a:	3b df       	rcall	.-394    	; 0x4a2 <Read_EEPROM>
     62c:	80 93 69 01 	sts	0x0169, r24
		Unit_Network_ID_fast = Random_Byte();
		Write_EEPROM(Network_ID , Unit_Network_ID_fast);	//returns 1-250
	}
*/

	Unit_ID_fast = Read_EEPROM(Unit_ID);
     630:	81 e0       	ldi	r24, 0x01	; 1
     632:	37 df       	rcall	.-402    	; 0x4a2 <Read_EEPROM>
     634:	80 93 0a 02 	sts	0x020A, r24
	Unit_ID_fast = Read_EEPROM(Unit_ID);	//reads crap!!!
     638:	81 e0       	ldi	r24, 0x01	; 1
     63a:	33 df       	rcall	.-410    	; 0x4a2 <Read_EEPROM>
     63c:	80 93 0a 02 	sts	0x020A, r24
     640:	cc ea       	ldi	r28, 0xAC	; 172
     642:	d1 e0       	ldi	r29, 0x01	; 1
     644:	10 e4       	ldi	r17, 0x40	; 64
	}
*/
	//_________________________________

	for (unsigned char i=0;i<16;i++)
		Link_ID_fast[i] = Read_EEPROM(LinkID_1 + i*3);
     646:	81 2f       	mov	r24, r17
     648:	2c df       	rcall	.-424    	; 0x4a2 <Read_EEPROM>
     64a:	89 93       	st	Y+, r24
     64c:	1d 5f       	subi	r17, 0xFD	; 253
		Write_EEPROM(Unit_ID , Unit_ID_fast );	
	}
*/
	//_________________________________

	for (unsigned char i=0;i<16;i++)
     64e:	10 37       	cpi	r17, 0x70	; 112
     650:	d1 f7       	brne	.-12     	; 0x646 <init_Variable_buffers+0x2c>
	//Default_FadeRate = 	Read_EEPROM(Dimmer_Options) & 0b00001111;		//0-15
	//Dimmer_Mode = 	(Read_EEPROM(Dimmer_Options) >> 7) & 0b00000001;	//1 or 0	
	//Auto_Report_State_Enabled = 	(Read_EEPROM(Dimmer_Options) >> 4) & 0b00000001;	//1 or 0	
	//LED_Options_Fast = Read_EEPROM(LED_Options);

}	//init_Variable_buffers
     652:	df 91       	pop	r29
     654:	cf 91       	pop	r28
     656:	1f 91       	pop	r17
     658:	08 95       	ret

0000065a <RX>:


//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

void RX(void)
{
     65a:	ef 92       	push	r14
     65c:	ff 92       	push	r15
     65e:	0f 93       	push	r16
     660:	1f 93       	push	r17
     662:	cf 93       	push	r28
     664:	df 93       	push	r29
	TXmode = 0;	//RX mode
     666:	10 92 e1 01 	sts	0x01E1, r1
	RX_overtime_flag = 0;	//For safety
     66a:	10 92 e0 01 	sts	0x01E0, r1

	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
	
	for (unsigned char i=0;i<5;i++)
		Header_Byte[i] = 0;	
     66e:	10 92 a6 01 	sts	0x01A6, r1
     672:	10 92 a7 01 	sts	0x01A7, r1
     676:	10 92 a8 01 	sts	0x01A8, r1
     67a:	10 92 a9 01 	sts	0x01A9, r1
     67e:	10 92 aa 01 	sts	0x01AA, r1
     682:	54 e9       	ldi	r21, 0x94	; 148
     684:	e5 2e       	mov	r14, r21
     686:	51 e0       	ldi	r21, 0x01	; 1
     688:	f5 2e       	mov	r15, r21
     68a:	f7 01       	movw	r30, r14
	
	//Clear payload because it has variable length
	for (unsigned char i=0;i<18;i++)
		Payload_Byte[i] = 0x00;
     68c:	11 92       	st	Z+, r1
	
	for (unsigned char i=0;i<5;i++)
		Header_Byte[i] = 0;	
	
	//Clear payload because it has variable length
	for (unsigned char i=0;i<18;i++)
     68e:	81 e0       	ldi	r24, 0x01	; 1
     690:	e6 3a       	cpi	r30, 0xA6	; 166
     692:	f8 07       	cpc	r31, r24
     694:	d9 f7       	brne	.-10     	; 0x68c <RX+0x32>
		Payload_Byte[i] = 0x00;
	
	Checksum_Byte = 0x12;	//dummy
     696:	82 e1       	ldi	r24, 0x12	; 18
     698:	80 93 ab 01 	sts	0x01AB, r24
			
	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
	
	//Wait for sync
	if( Get_Sync_And_Ref_Delays() != 1)	//MANUALLY CAPTURES!
     69c:	2a d4       	rcall	.+2132   	; 0xef2 <Get_Sync_And_Ref_Delays>
     69e:	81 30       	cpi	r24, 0x01	; 1
     6a0:	09 f0       	breq	.+2      	; 0x6a4 <RX+0x4a>
     6a2:	64 c3       	rjmp	.+1736   	; 0xd6c <RX+0x712>
		return;
     6a4:	c6 ea       	ldi	r28, 0xA6	; 166
     6a6:	d1 e0       	ldi	r29, 0x01	; 1

	//Receive Header Bytes
	for (unsigned char i=0;i<5;i++)
	{
		//if overtime-> returns junk, sets RX_overtime_flag
		Header_Byte[i] = Collect_Byte();	
     6a8:	86 df       	rcall	.-244    	; 0x5b6 <Collect_Byte>
     6aa:	88 83       	st	Y, r24
		if (RX_overtime_flag == 1) return;	//From RX
     6ac:	80 91 e0 01 	lds	r24, 0x01E0
     6b0:	81 30       	cpi	r24, 0x01	; 1
     6b2:	09 f4       	brne	.+2      	; 0x6b6 <RX+0x5c>
     6b4:	5b c3       	rjmp	.+1718   	; 0xd6c <RX+0x712>
     6b6:	21 96       	adiw	r28, 0x01	; 1

	//Got sync
	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	//Receive Header Bytes
	for (unsigned char i=0;i<5;i++)
     6b8:	91 e0       	ldi	r25, 0x01	; 1
     6ba:	cb 3a       	cpi	r28, 0xAB	; 171
     6bc:	d9 07       	cpc	r29, r25
     6be:	a1 f7       	brne	.-24     	; 0x6a8 <RX+0x4e>
	}
	
	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	//Quick validate header (basic protocol rules + address )
	if (Repeater_Req != 0x00)	return;	
     6c0:	20 91 a6 01 	lds	r18, 0x01A6
     6c4:	82 2f       	mov	r24, r18
     6c6:	82 95       	swap	r24
     6c8:	86 95       	lsr	r24
     6ca:	87 70       	andi	r24, 0x07	; 7
     6cc:	90 e0       	ldi	r25, 0x00	; 0
     6ce:	83 70       	andi	r24, 0x03	; 3
     6d0:	90 70       	andi	r25, 0x00	; 0
     6d2:	89 2b       	or	r24, r25
     6d4:	09 f0       	breq	.+2      	; 0x6d8 <RX+0x7e>
     6d6:	4a c3       	rjmp	.+1684   	; 0xd6c <RX+0x712>
	//The packet was ment to be for repeater	


	//NID: 0x00 Global!
	if (NID != 0 && NID != Unit_Network_ID_fast) return;//it's ment to other network
     6d8:	90 91 a8 01 	lds	r25, 0x01A8
     6dc:	99 23       	and	r25, r25
     6de:	29 f0       	breq	.+10     	; 0x6ea <RX+0x90>
     6e0:	80 91 69 01 	lds	r24, 0x0169
     6e4:	98 17       	cp	r25, r24
     6e6:	09 f0       	breq	.+2      	; 0x6ea <RX+0x90>
     6e8:	41 c3       	rjmp	.+1666   	; 0xd6c <RX+0x712>
{
	#define Accept_DID 1
	#define Reject_DID 0

	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
	if (LINK_bit == 1)		//Link Packet (DID will be Link_ID)
     6ea:	27 ff       	sbrs	r18, 7
     6ec:	13 c0       	rjmp	.+38     	; 0x714 <RX+0xba>
	{
		if (DID == 0) return Reject_DID;	//No LinkID=0
     6ee:	90 91 a9 01 	lds	r25, 0x01A9
     6f2:	99 23       	and	r25, r25
     6f4:	09 f4       	brne	.+2      	; 0x6f8 <RX+0x9e>
     6f6:	3a c3       	rjmp	.+1652   	; 0xd6c <RX+0x712>
     6f8:	ec ea       	ldi	r30, 0xAC	; 172
     6fa:	f1 e0       	ldi	r31, 0x01	; 1

		for (unsigned char i=0;i<16;i++)	//Any match from 16 LinkID?
		{
			if (( DID == Link_ID_fast[i] ) && 
     6fc:	80 81       	ld	r24, Z
     6fe:	98 17       	cp	r25, r24
     700:	19 f4       	brne	.+6      	; 0x708 <RX+0xae>
     702:	9b 3f       	cpi	r25, 0xFB	; 251
     704:	08 f4       	brcc	.+2      	; 0x708 <RX+0xae>
     706:	2a c3       	rjmp	.+1620   	; 0xd5c <RX+0x702>
     708:	31 96       	adiw	r30, 0x01	; 1
	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
	if (LINK_bit == 1)		//Link Packet (DID will be Link_ID)
	{
		if (DID == 0) return Reject_DID;	//No LinkID=0

		for (unsigned char i=0;i<16;i++)	//Any match from 16 LinkID?
     70a:	a1 e0       	ldi	r26, 0x01	; 1
     70c:	ec 3b       	cpi	r30, 0xBC	; 188
     70e:	fa 07       	cpc	r31, r26
     710:	a9 f7       	brne	.-22     	; 0x6fc <RX+0xa2>
     712:	2c c3       	rjmp	.+1624   	; 0xd6c <RX+0x712>
	}

	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
	else	//Direct Packet (DID Field interpreted as a Unit ID)
	{
		if (DID == 0) return Accept_DID;	//Broadcast DID, Accepted by all UPB devices
     714:	90 91 a9 01 	lds	r25, 0x01A9
     718:	99 23       	and	r25, r25
     71a:	09 f4       	brne	.+2      	; 0x71e <RX+0xc4>
     71c:	1f c3       	rjmp	.+1598   	; 0xd5c <RX+0x702>

		//Accepted by all UPB devices that have been manually put into Setup Mode
		if (SETUP_mode == 1 && DID == 0xFE)	
     71e:	80 91 df 01 	lds	r24, 0x01DF
     722:	81 30       	cpi	r24, 0x01	; 1
     724:	19 f4       	brne	.+6      	; 0x72c <RX+0xd2>
     726:	9e 3f       	cpi	r25, 0xFE	; 254
     728:	09 f4       	brne	.+2      	; 0x72c <RX+0xd2>
     72a:	18 c3       	rjmp	.+1584   	; 0xd5c <RX+0x702>
			return Accept_DID;

		//Accepted by all UPB devices who’s Setup Registers are write enabled
		if (SETUP_mode == 1 && DID == 0xFD)
     72c:	80 91 df 01 	lds	r24, 0x01DF
     730:	81 30       	cpi	r24, 0x01	; 1
     732:	19 f4       	brne	.+6      	; 0x73a <RX+0xe0>
     734:	9d 3f       	cpi	r25, 0xFD	; 253
     736:	09 f4       	brne	.+2      	; 0x73a <RX+0xe0>
     738:	11 c3       	rjmp	.+1570   	; 0xd5c <RX+0x702>
			return Accept_DID;

		//Traditional Destination matches unitID
		if (DID == Unit_ID_fast)
     73a:	80 91 0a 02 	lds	r24, 0x020A
     73e:	98 17       	cp	r25, r24
     740:	09 f0       	breq	.+2      	; 0x744 <RX+0xea>
     742:	14 c3       	rjmp	.+1576   	; 0xd6c <RX+0x712>
     744:	0b c3       	rjmp	.+1558   	; 0xd5c <RX+0x702>
	//Not protocol size packet

	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	{//independent block	
		unsigned char TMP = Payload_Length;	//calc only once length, with define
     746:	02 2f       	mov	r16, r18
     748:	0f 71       	andi	r16, 0x1F	; 31
     74a:	06 50       	subi	r16, 0x06	; 6
     74c:	10 e0       	ldi	r17, 0x00	; 0
     74e:	0a c0       	rjmp	.+20     	; 0x764 <RX+0x10a>
			
		//RX payload 0-18 Bytes (pcs!)
		for (unsigned char i=0;i<TMP;i++)
		{
			//if overtime-> returns junk, sets RX_overtime_flag
			Payload_Byte[i] = Collect_Byte();
     750:	32 df       	rcall	.-412    	; 0x5b6 <Collect_Byte>
     752:	f7 01       	movw	r30, r14
     754:	81 93       	st	Z+, r24
     756:	7f 01       	movw	r14, r30
			if (RX_overtime_flag == 1) return;	//From RX
     758:	80 91 e0 01 	lds	r24, 0x01E0
     75c:	81 30       	cpi	r24, 0x01	; 1
     75e:	09 f4       	brne	.+2      	; 0x762 <RX+0x108>
     760:	05 c3       	rjmp	.+1546   	; 0xd6c <RX+0x712>

	{//independent block	
		unsigned char TMP = Payload_Length;	//calc only once length, with define
			
		//RX payload 0-18 Bytes (pcs!)
		for (unsigned char i=0;i<TMP;i++)
     762:	1f 5f       	subi	r17, 0xFF	; 255
     764:	10 17       	cp	r17, r16
     766:	a0 f3       	brcs	.-24     	; 0x750 <RX+0xf6>

	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	//Receive checksum
	//if overtime-> returns junk, sets RX_overtime_flag
	Checksum_Byte = Collect_Byte();
     768:	26 df       	rcall	.-436    	; 0x5b6 <Collect_Byte>
     76a:	80 93 ab 01 	sts	0x01AB, r24

	if (RX_overtime_flag == 1) return;	//From RX
     76e:	80 91 e0 01 	lds	r24, 0x01E0
     772:	81 30       	cpi	r24, 0x01	; 1
     774:	09 f4       	brne	.+2      	; 0x778 <RX+0x11e>
     776:	fa c2       	rjmp	.+1524   	; 0xd6c <RX+0x712>
	//Reset RX_overtime_flag from main


	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	if (Calced_checksum() != Checksum_Byte)	return;	//if checksum fails return
     778:	df de       	rcall	.-578    	; 0x538 <Calced_checksum>
     77a:	90 91 ab 01 	lds	r25, 0x01AB
     77e:	89 17       	cp	r24, r25
     780:	09 f0       	breq	.+2      	; 0x784 <RX+0x12a>
     782:	f4 c2       	rjmp	.+1512   	; 0xd6c <RX+0x712>

	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	//Only send ACK-es after the last packet of Multipackets
	if (LINK_bit == 0 && Transmit_Cnt == Transmit_Seq )	//Last packet, only direct
     784:	80 91 a6 01 	lds	r24, 0x01A6
     788:	87 fd       	sbrc	r24, 7
     78a:	60 c0       	rjmp	.+192    	; 0x84c <RX+0x1f2>
     78c:	40 91 a7 01 	lds	r20, 0x01A7
     790:	84 2f       	mov	r24, r20
     792:	86 95       	lsr	r24
     794:	86 95       	lsr	r24
     796:	90 e0       	ldi	r25, 0x00	; 0
     798:	24 2f       	mov	r18, r20
     79a:	30 e0       	ldi	r19, 0x00	; 0
     79c:	82 27       	eor	r24, r18
     79e:	93 27       	eor	r25, r19
     7a0:	83 70       	andi	r24, 0x03	; 3
     7a2:	90 70       	andi	r25, 0x00	; 0
     7a4:	89 2b       	or	r24, r25
     7a6:	09 f0       	breq	.+2      	; 0x7aa <RX+0x150>
     7a8:	51 c0       	rjmp	.+162    	; 0x84c <RX+0x1f2>
	WE ARE NOW IN THE SAME HALF WHERE WE COULD NEED
	TO FIRE THE ACK PULSE!!!!
	WE CANT USE THE ZEROCROSS TO CHARGE OUR CAP!!
	NEED TO DO THIS MANUALLY!!
	*/
	TXmode = 1;
     7aa:	11 e0       	ldi	r17, 0x01	; 1
     7ac:	10 93 e1 01 	sts	0x01E1, r17
	//Only called after last packet of Multipacket
	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	//CANT MAKE COMMON BASE, because it is sequential!

	if ( ACK_Pulse_Req )
     7b0:	84 2f       	mov	r24, r20
     7b2:	82 95       	swap	r24
     7b4:	8f 70       	andi	r24, 0x0F	; 15
     7b6:	80 ff       	sbrs	r24, 0
     7b8:	18 c0       	rjmp	.+48     	; 0x7ea <RX+0x190>
     7ba:	80 ed       	ldi	r24, 0xD0	; 208
     7bc:	97 e0       	ldi	r25, 0x07	; 7
     7be:	01 97       	sbiw	r24, 0x01	; 1
     7c0:	f1 f7       	brne	.-4      	; 0x7be <RX+0x164>
	{
		//Compromise modularity!
		//We cant use zerocross because we are over it (double bit is collected after zerocross)
		_delay_us(500);	//wait some time after zerocross
		Fire_Triacs();	//Charge CAP!
     7c2:	79 de       	rcall	.-782    	; 0x4b6 <Fire_Triacs>
		CAP_Active = 1;
     7c4:	10 93 0b 02 	sts	0x020B, r17
			
		Double_Bit_buffer = ACK_pulse_position;
     7c8:	83 e0       	ldi	r24, 0x03	; 3
     7ca:	80 93 e2 01 	sts	0x01E2, r24
		Double_Bit_out_flag = 1;
     7ce:	10 93 ed 01 	sts	0x01ED, r17
     7d2:	07 c0       	rjmp	.+14     	; 0x7e2 <RX+0x188>

		while(Double_Bit_out_flag == 1)
			sleep_mode(); 
     7d4:	85 b7       	in	r24, 0x35	; 53
     7d6:	80 68       	ori	r24, 0x80	; 128
     7d8:	85 bf       	out	0x35, r24	; 53
     7da:	88 95       	sleep
     7dc:	85 b7       	in	r24, 0x35	; 53
     7de:	8f 77       	andi	r24, 0x7F	; 127
     7e0:	85 bf       	out	0x35, r24	; 53
		CAP_Active = 1;
			
		Double_Bit_buffer = ACK_pulse_position;
		Double_Bit_out_flag = 1;

		while(Double_Bit_out_flag == 1)
     7e2:	80 91 ed 01 	lds	r24, 0x01ED
     7e6:	81 30       	cpi	r24, 0x01	; 1
     7e8:	a9 f3       	breq	.-22     	; 0x7d4 <RX+0x17a>
			//but 'll go back to sleep
	}

	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
 
	if ( ID_Pulse_Req )
     7ea:	80 91 a7 01 	lds	r24, 0x01A7
     7ee:	82 95       	swap	r24
     7f0:	8f 70       	andi	r24, 0x0F	; 15
     7f2:	81 ff       	sbrs	r24, 1
     7f4:	21 c0       	rjmp	.+66     	; 0x838 <RX+0x1de>
     7f6:	10 e0       	ldi	r17, 0x00	; 0
     7f8:	02 c0       	rjmp	.+4      	; 0x7fe <RX+0x1a4>
	{
		//Unit_ID: possible:256half !
		//Right after RXed packet! 256 halfes

		for (unsigned char i=0;i<Unit_ID_fast;i++)
			Wait_New_Halfwave();
     7fa:	be de       	rcall	.-644    	; 0x578 <Wait_New_Halfwave>
	if ( ID_Pulse_Req )
	{
		//Unit_ID: possible:256half !
		//Right after RXed packet! 256 halfes

		for (unsigned char i=0;i<Unit_ID_fast;i++)
     7fc:	1f 5f       	subi	r17, 0xFF	; 255
     7fe:	80 91 0a 02 	lds	r24, 0x020A
     802:	18 17       	cp	r17, r24
     804:	d0 f3       	brcs	.-12     	; 0x7fa <RX+0x1a0>
     806:	80 ed       	ldi	r24, 0xD0	; 208
     808:	97 e0       	ldi	r25, 0x07	; 7
     80a:	01 97       	sbiw	r24, 0x01	; 1
     80c:	f1 f7       	brne	.-4      	; 0x80a <RX+0x1b0>

		//Compromise modularity!
		//We cant use zerocross because we are over it
	
		_delay_us(500);	//wait some time after zerocross
		Fire_Triacs();	//Charge CAP!
     80e:	53 de       	rcall	.-858    	; 0x4b6 <Fire_Triacs>
		CAP_Active = 1;
     810:	91 e0       	ldi	r25, 0x01	; 1
     812:	90 93 0b 02 	sts	0x020B, r25

		Double_Bit_buffer = ACK_ID_pulse_position;
     816:	83 e0       	ldi	r24, 0x03	; 3
     818:	80 93 e2 01 	sts	0x01E2, r24
		Double_Bit_out_flag = 1;
     81c:	90 93 ed 01 	sts	0x01ED, r25
     820:	07 c0       	rjmp	.+14     	; 0x830 <RX+0x1d6>
	
		while(Double_Bit_out_flag == 1)
			sleep_mode(); 
     822:	85 b7       	in	r24, 0x35	; 53
     824:	80 68       	ori	r24, 0x80	; 128
     826:	85 bf       	out	0x35, r24	; 53
     828:	88 95       	sleep
     82a:	85 b7       	in	r24, 0x35	; 53
     82c:	8f 77       	andi	r24, 0x7F	; 127
     82e:	85 bf       	out	0x35, r24	; 53
		CAP_Active = 1;

		Double_Bit_buffer = ACK_ID_pulse_position;
		Double_Bit_out_flag = 1;
	
		while(Double_Bit_out_flag == 1)
     830:	80 91 ed 01 	lds	r24, 0x01ED
     834:	81 30       	cpi	r24, 0x01	; 1
     836:	a9 f3       	breq	.-22     	; 0x822 <RX+0x1c8>
	
	//is ACK message needed?, how much delay allowed??
	//is this follows ID pulse
	//"is this follows ID pulse" !!!!!!!!!!!!!
	
	if (ACK_Message_Req) 
     838:	80 91 a7 01 	lds	r24, 0x01A7
     83c:	82 95       	swap	r24
     83e:	8f 70       	andi	r24, 0x0F	; 15
     840:	82 ff       	sbrs	r24, 2
     842:	02 c0       	rjmp	.+4      	; 0x848 <RX+0x1ee>
		TX(ACK_Response);	//Generate the message
     844:	80 e8       	ldi	r24, 0x80	; 128
     846:	5b d4       	rcall	.+2230   	; 0x10fe <TX>

	TXmode = 0;		//Resume
     848:	10 92 e1 01 	sts	0x01E1, r1

//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
	
	switch (MDID)
     84c:	80 91 94 01 	lds	r24, 0x0194
     850:	8f 30       	cpi	r24, 0x0F	; 15
     852:	09 f4       	brne	.+2      	; 0x856 <RX+0x1fc>
     854:	9a c1       	rjmp	.+820    	; 0xb8a <RX+0x530>
     856:	80 31       	cpi	r24, 0x10	; 16
     858:	58 f5       	brcc	.+86     	; 0x8b0 <RX+0x256>
     85a:	86 30       	cpi	r24, 0x06	; 6
     85c:	09 f4       	brne	.+2      	; 0x860 <RX+0x206>
     85e:	dd c0       	rjmp	.+442    	; 0xa1a <RX+0x3c0>
     860:	87 30       	cpi	r24, 0x07	; 7
     862:	98 f4       	brcc	.+38     	; 0x88a <RX+0x230>
     864:	83 30       	cpi	r24, 0x03	; 3
     866:	09 f4       	brne	.+2      	; 0x86a <RX+0x210>
     868:	98 c0       	rjmp	.+304    	; 0x99a <RX+0x340>
     86a:	84 30       	cpi	r24, 0x04	; 4
     86c:	38 f4       	brcc	.+14     	; 0x87c <RX+0x222>
     86e:	81 30       	cpi	r24, 0x01	; 1
     870:	09 f4       	brne	.+2      	; 0x874 <RX+0x21a>
     872:	93 c0       	rjmp	.+294    	; 0x99a <RX+0x340>
     874:	82 30       	cpi	r24, 0x02	; 2
     876:	09 f0       	breq	.+2      	; 0x87a <RX+0x220>
     878:	79 c2       	rjmp	.+1266   	; 0xd6c <RX+0x712>
     87a:	ae c0       	rjmp	.+348    	; 0x9d8 <RX+0x37e>
     87c:	84 30       	cpi	r24, 0x04	; 4
     87e:	09 f4       	brne	.+2      	; 0x882 <RX+0x228>
     880:	ab c0       	rjmp	.+342    	; 0x9d8 <RX+0x37e>
     882:	85 30       	cpi	r24, 0x05	; 5
     884:	09 f0       	breq	.+2      	; 0x888 <RX+0x22e>
     886:	72 c2       	rjmp	.+1252   	; 0xd6c <RX+0x712>
     888:	b1 c0       	rjmp	.+354    	; 0x9ec <RX+0x392>
     88a:	8c 30       	cpi	r24, 0x0C	; 12
     88c:	09 f4       	brne	.+2      	; 0x890 <RX+0x236>
     88e:	18 c1       	rjmp	.+560    	; 0xac0 <RX+0x466>
     890:	8d 30       	cpi	r24, 0x0D	; 13
     892:	38 f4       	brcc	.+14     	; 0x8a2 <RX+0x248>
     894:	87 30       	cpi	r24, 0x07	; 7
     896:	09 f4       	brne	.+2      	; 0x89a <RX+0x240>
     898:	cf c0       	rjmp	.+414    	; 0xa38 <RX+0x3de>
     89a:	8b 30       	cpi	r24, 0x0B	; 11
     89c:	09 f0       	breq	.+2      	; 0x8a0 <RX+0x246>
     89e:	66 c2       	rjmp	.+1228   	; 0xd6c <RX+0x712>
     8a0:	e1 c0       	rjmp	.+450    	; 0xa64 <RX+0x40a>
     8a2:	8d 30       	cpi	r24, 0x0D	; 13
     8a4:	09 f4       	brne	.+2      	; 0x8a8 <RX+0x24e>
     8a6:	31 c1       	rjmp	.+610    	; 0xb0a <RX+0x4b0>
     8a8:	8e 30       	cpi	r24, 0x0E	; 14
     8aa:	09 f0       	breq	.+2      	; 0x8ae <RX+0x254>
     8ac:	5f c2       	rjmp	.+1214   	; 0xd6c <RX+0x712>
     8ae:	57 c1       	rjmp	.+686    	; 0xb5e <RX+0x504>
     8b0:	87 32       	cpi	r24, 0x27	; 39
     8b2:	09 f4       	brne	.+2      	; 0x8b6 <RX+0x25c>
     8b4:	fa c1       	rjmp	.+1012   	; 0xcaa <RX+0x650>
     8b6:	88 32       	cpi	r24, 0x28	; 40
     8b8:	98 f4       	brcc	.+38     	; 0x8e0 <RX+0x286>
     8ba:	80 32       	cpi	r24, 0x20	; 32
     8bc:	09 f4       	brne	.+2      	; 0x8c0 <RX+0x266>
     8be:	ae c1       	rjmp	.+860    	; 0xc1c <RX+0x5c2>
     8c0:	81 32       	cpi	r24, 0x21	; 33
     8c2:	38 f4       	brcc	.+14     	; 0x8d2 <RX+0x278>
     8c4:	80 31       	cpi	r24, 0x10	; 16
     8c6:	09 f4       	brne	.+2      	; 0x8ca <RX+0x270>
     8c8:	71 c1       	rjmp	.+738    	; 0xbac <RX+0x552>
     8ca:	81 31       	cpi	r24, 0x11	; 17
     8cc:	09 f0       	breq	.+2      	; 0x8d0 <RX+0x276>
     8ce:	4e c2       	rjmp	.+1180   	; 0xd6c <RX+0x712>
     8d0:	89 c1       	rjmp	.+786    	; 0xbe4 <RX+0x58a>
     8d2:	83 32       	cpi	r24, 0x23	; 35
     8d4:	09 f4       	brne	.+2      	; 0x8d8 <RX+0x27e>
     8d6:	d2 c1       	rjmp	.+932    	; 0xc7c <RX+0x622>
     8d8:	85 32       	cpi	r24, 0x25	; 37
     8da:	09 f0       	breq	.+2      	; 0x8de <RX+0x284>
     8dc:	47 c2       	rjmp	.+1166   	; 0xd6c <RX+0x712>
     8de:	e3 c1       	rjmp	.+966    	; 0xca6 <RX+0x64c>
     8e0:	8f 33       	cpi	r24, 0x3F	; 63
     8e2:	99 f0       	breq	.+38     	; 0x90a <RX+0x2b0>
     8e4:	80 34       	cpi	r24, 0x40	; 64
     8e6:	38 f4       	brcc	.+14     	; 0x8f6 <RX+0x29c>
     8e8:	80 33       	cpi	r24, 0x30	; 48
     8ea:	09 f4       	brne	.+2      	; 0x8ee <RX+0x294>
     8ec:	e0 c1       	rjmp	.+960    	; 0xcae <RX+0x654>
     8ee:	81 33       	cpi	r24, 0x31	; 49
     8f0:	09 f0       	breq	.+2      	; 0x8f4 <RX+0x29a>
     8f2:	3c c2       	rjmp	.+1144   	; 0xd6c <RX+0x712>
     8f4:	f5 c1       	rjmp	.+1002   	; 0xce0 <RX+0x686>
     8f6:	80 39       	cpi	r24, 0x90	; 144
     8f8:	21 f0       	breq	.+8      	; 0x902 <RX+0x2a8>
     8fa:	8f 39       	cpi	r24, 0x9F	; 159
     8fc:	09 f0       	breq	.+2      	; 0x900 <RX+0x2a6>
     8fe:	36 c2       	rjmp	.+1132   	; 0xd6c <RX+0x712>
     900:	0c c0       	rjmp	.+24     	; 0x91a <RX+0x2c0>
     902:	10 e0       	ldi	r17, 0x00	; 0
			
////			//At now (untouched payload):
////			//Arg[1] = Start register address	0-255
////			//Arg[2] = number of registers to be retrieved	1-16
			for(unsigned char i=0;i<Number_of_Register;i++)
				printf("%i,",Arg[2+i]);
     904:	c5 e6       	ldi	r28, 0x65	; 101
     906:	d1 e0       	ldi	r29, 0x01	; 1
     908:	16 c2       	rjmp	.+1068   	; 0xd36 <RX+0x6dc>
	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
//my comand
		case Report_Sensor_cmd:
			//Payload_Length = 1;		//MDID
			
			if ( Payload_Length != 1 ) return;	//For safety
     90a:	80 91 a6 01 	lds	r24, 0x01A6
     90e:	8f 71       	andi	r24, 0x1F	; 31
     910:	87 30       	cpi	r24, 0x07	; 7
     912:	09 f0       	breq	.+2      	; 0x916 <RX+0x2bc>
     914:	2b c2       	rjmp	.+1110   	; 0xd6c <RX+0x712>
			TX_Multi_Packet( Device_Sensor_Report );
     916:	8f e9       	ldi	r24, 0x9F	; 159
     918:	7e c0       	rjmp	.+252    	; 0xa16 <RX+0x3bc>
			break;
//my report
		case Device_Sensor_Report:
			if ( Payload_Length != 5 ) return;	//For safety
     91a:	80 91 a6 01 	lds	r24, 0x01A6
     91e:	8f 71       	andi	r24, 0x1F	; 31
     920:	8b 30       	cpi	r24, 0x0B	; 11
     922:	09 f0       	breq	.+2      	; 0x926 <RX+0x2cc>
     924:	23 c2       	rjmp	.+1094   	; 0xd6c <RX+0x712>
			Light_Value = (Arg[1]<<8) + Arg[2];
     926:	90 91 95 01 	lds	r25, 0x0195
     92a:	80 e0       	ldi	r24, 0x00	; 0
     92c:	20 91 96 01 	lds	r18, 0x0196
     930:	82 0f       	add	r24, r18
     932:	91 1d       	adc	r25, r1
     934:	90 93 e8 01 	sts	0x01E8, r25
     938:	80 93 e7 01 	sts	0x01E7, r24
			Temp_Value = (Arg[3]<<8) + Arg[4];
     93c:	90 91 97 01 	lds	r25, 0x0197
     940:	80 e0       	ldi	r24, 0x00	; 0
     942:	20 91 98 01 	lds	r18, 0x0198
     946:	82 0f       	add	r24, r18
     948:	91 1d       	adc	r25, r1
     94a:	90 93 ea 01 	sts	0x01EA, r25
     94e:	80 93 e9 01 	sts	0x01E9, r24
			printf("Light = %i\nTemp = %i",Light_Value,Temp_Value);
     952:	20 91 e7 01 	lds	r18, 0x01E7
     956:	30 91 e8 01 	lds	r19, 0x01E8
     95a:	40 91 e9 01 	lds	r20, 0x01E9
     95e:	50 91 ea 01 	lds	r21, 0x01EA
     962:	00 d0       	rcall	.+0      	; 0x964 <RX+0x30a>
     964:	00 d0       	rcall	.+0      	; 0x966 <RX+0x30c>
     966:	00 d0       	rcall	.+0      	; 0x968 <RX+0x30e>
     968:	ed b7       	in	r30, 0x3d	; 61
     96a:	fe b7       	in	r31, 0x3e	; 62
     96c:	31 96       	adiw	r30, 0x01	; 1
     96e:	80 e5       	ldi	r24, 0x50	; 80
     970:	91 e0       	ldi	r25, 0x01	; 1
     972:	ad b7       	in	r26, 0x3d	; 61
     974:	be b7       	in	r27, 0x3e	; 62
     976:	12 96       	adiw	r26, 0x02	; 2
     978:	9c 93       	st	X, r25
     97a:	8e 93       	st	-X, r24
     97c:	11 97       	sbiw	r26, 0x01	; 1
     97e:	33 83       	std	Z+3, r19	; 0x03
     980:	22 83       	std	Z+2, r18	; 0x02
     982:	55 83       	std	Z+5, r21	; 0x05
     984:	44 83       	std	Z+4, r20	; 0x04
     986:	02 d7       	rcall	.+3588   	; 0x178c <printf>
     988:	ed b7       	in	r30, 0x3d	; 61
     98a:	fe b7       	in	r31, 0x3e	; 62
     98c:	36 96       	adiw	r30, 0x06	; 6
     98e:	0f b6       	in	r0, 0x3f	; 63
     990:	f8 94       	cli
     992:	fe bf       	out	0x3e, r31	; 62
     994:	0f be       	out	0x3f, r0	; 63
     996:	ed bf       	out	0x3d, r30	; 61
     998:	e9 c1       	rjmp	.+978    	; 0xd6c <RX+0x712>
			//Payload_Length = 3;		//MDID, Arg[1-2]
			
			//Arg[1] = Password MSB 0-255
			//Arg[2] = Password LSB 0-255
		
			if ( Payload_Length != 3 ) return;	//For safety
     99a:	80 91 a6 01 	lds	r24, 0x01A6
     99e:	8f 71       	andi	r24, 0x1F	; 31
     9a0:	89 30       	cpi	r24, 0x09	; 9
     9a2:	09 f0       	breq	.+2      	; 0x9a6 <RX+0x34c>
     9a4:	e3 c1       	rjmp	.+966    	; 0xd6c <RX+0x712>
			
			if (Network_password_match != 1) return;
     9a6:	10 91 95 01 	lds	r17, 0x0195
     9aa:	82 e0       	ldi	r24, 0x02	; 2
     9ac:	7a dd       	rcall	.-1292   	; 0x4a2 <Read_EEPROM>
     9ae:	18 17       	cp	r17, r24
     9b0:	09 f0       	breq	.+2      	; 0x9b4 <RX+0x35a>
     9b2:	dc c1       	rjmp	.+952    	; 0xd6c <RX+0x712>
     9b4:	10 91 96 01 	lds	r17, 0x0196
     9b8:	83 e0       	ldi	r24, 0x03	; 3
     9ba:	73 dd       	rcall	.-1306   	; 0x4a2 <Read_EEPROM>
     9bc:	18 17       	cp	r17, r24
     9be:	09 f0       	breq	.+2      	; 0x9c2 <RX+0x368>
     9c0:	d5 c1       	rjmp	.+938    	; 0xd6c <RX+0x712>
	
	//5min = 118 (slow) x 10mS x 256 (fast)
	//10mS x 256 = 2.56sec
	//5min=300sec/10e-3=30000 count
	
	Setup_5min_Divider_16bit = 30000;
     9c2:	80 e3       	ldi	r24, 0x30	; 48
     9c4:	95 e7       	ldi	r25, 0x75	; 117
     9c6:	90 93 de 01 	sts	0x01DE, r25
     9ca:	80 93 dd 01 	sts	0x01DD, r24
Red_LED_On;	
     9ce:	c0 98       	cbi	0x18, 0	; 24
	SETUP_mode = 1;
     9d0:	81 e0       	ldi	r24, 0x01	; 1
     9d2:	80 93 df 01 	sts	0x01DF, r24
     9d6:	ca c1       	rjmp	.+916    	; 0xd6c <RX+0x712>
		case Stop_Setup_Mode_cmd:		//Disable Setup mode
			//Payload_Length = 1;		//MDID
			
			//No Password required
			
			if ( Payload_Length != 1 ) return;	//For safety
     9d8:	80 91 a6 01 	lds	r24, 0x01A6
     9dc:	8f 71       	andi	r24, 0x1F	; 31
     9de:	87 30       	cpi	r24, 0x07	; 7
     9e0:	09 f0       	breq	.+2      	; 0x9e4 <RX+0x38a>
     9e2:	c4 c1       	rjmp	.+904    	; 0xd6c <RX+0x712>

void Disable_SETUP_mode(void)	//also called from ZeroCross count
{
	//Stop 5min countdown
//	Setup_5min_Divider_16bit = 0;
Red_LED_Off;
     9e4:	c0 9a       	sbi	0x18, 0	; 24
	SETUP_mode = 0;
     9e6:	10 92 df 01 	sts	0x01DF, r1
     9ea:	c0 c1       	rjmp	.+896    	; 0xd6c <RX+0x712>
	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

		case Get_Setup_Time_cmd:		//
			//Payload_Length = 1;		//MDID
			
			if ( Payload_Length != 1 ) return;	//For safety
     9ec:	80 91 a6 01 	lds	r24, 0x01A6
     9f0:	8f 71       	andi	r24, 0x1F	; 31
     9f2:	87 30       	cpi	r24, 0x07	; 7
     9f4:	09 f0       	breq	.+2      	; 0x9f8 <RX+0x39e>
     9f6:	ba c1       	rjmp	.+884    	; 0xd6c <RX+0x712>
			
			if ( Transmit_Cnt == Transmit_Seq )	//TX after Last packet!
     9f8:	20 91 a7 01 	lds	r18, 0x01A7
     9fc:	82 2f       	mov	r24, r18
     9fe:	86 95       	lsr	r24
     a00:	86 95       	lsr	r24
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	30 e0       	ldi	r19, 0x00	; 0
     a06:	82 27       	eor	r24, r18
     a08:	93 27       	eor	r25, r19
     a0a:	83 70       	andi	r24, 0x03	; 3
     a0c:	90 70       	andi	r25, 0x00	; 0
     a0e:	89 2b       	or	r24, r25
     a10:	09 f0       	breq	.+2      	; 0xa14 <RX+0x3ba>
     a12:	ac c1       	rjmp	.+856    	; 0xd6c <RX+0x712>
				TX_Multi_Packet( Setup_Time_Report );	//Report time clicks left of 5mins
     a14:	85 e8       	ldi	r24, 0x85	; 133
     a16:	23 db       	rcall	.-2490   	; 0x5e <TX_Multi_Packet>
     a18:	a9 c1       	rjmp	.+850    	; 0xd6c <RX+0x712>
	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

		case Auto_Address_cmd:			//new random Unit_ID 1-250 
			//Payload_Length = 1;		//MDID
			
			if ( Payload_Length != 1 ) return;	//For safety
     a1a:	80 91 a6 01 	lds	r24, 0x01A6
     a1e:	8f 71       	andi	r24, 0x1F	; 31
     a20:	87 30       	cpi	r24, 0x07	; 7
     a22:	09 f0       	breq	.+2      	; 0xa26 <RX+0x3cc>
     a24:	a3 c1       	rjmp	.+838    	; 0xd6c <RX+0x712>
			
			if (SETUP_mode != 1)	return;
     a26:	80 91 df 01 	lds	r24, 0x01DF
     a2a:	81 30       	cpi	r24, 0x01	; 1
     a2c:	09 f0       	breq	.+2      	; 0xa30 <RX+0x3d6>
     a2e:	9e c1       	rjmp	.+828    	; 0xd6c <RX+0x712>
			
			//Generate new Unit_ID -> Store in EEPROM & SRAM
			
			Unit_ID_fast = Random_Byte();	//returns 1-250! NOT 0-255
     a30:	69 dd       	rcall	.-1326   	; 0x504 <Random_Byte>
     a32:	80 93 0a 02 	sts	0x020A, r24
     a36:	9a c1       	rjmp	.+820    	; 0xd6c <RX+0x712>
	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

		case Get_Device_Status_cmd:		//
			//Payload_Length = 1;		//MDID
						
			if ( Payload_Length != 1 ) return;	//For safety
     a38:	80 91 a6 01 	lds	r24, 0x01A6
     a3c:	8f 71       	andi	r24, 0x1F	; 31
     a3e:	87 30       	cpi	r24, 0x07	; 7
     a40:	09 f0       	breq	.+2      	; 0xa44 <RX+0x3ea>
     a42:	94 c1       	rjmp	.+808    	; 0xd6c <RX+0x712>
			
			if ( Transmit_Cnt == Transmit_Seq )	//TX after Last packet!
     a44:	20 91 a7 01 	lds	r18, 0x01A7
     a48:	82 2f       	mov	r24, r18
     a4a:	86 95       	lsr	r24
     a4c:	86 95       	lsr	r24
     a4e:	90 e0       	ldi	r25, 0x00	; 0
     a50:	30 e0       	ldi	r19, 0x00	; 0
     a52:	82 27       	eor	r24, r18
     a54:	93 27       	eor	r25, r19
     a56:	83 70       	andi	r24, 0x03	; 3
     a58:	90 70       	andi	r25, 0x00	; 0
     a5a:	89 2b       	or	r24, r25
     a5c:	09 f0       	breq	.+2      	; 0xa60 <RX+0x406>
     a5e:	86 c1       	rjmp	.+780    	; 0xd6c <RX+0x712>
				TX_Multi_Packet( Device_Status_Report );		//respond with a Device Status Report 0x87
     a60:	87 e8       	ldi	r24, 0x87	; 135
     a62:	d9 cf       	rjmp	.-78     	; 0xa16 <RX+0x3bc>
			
			//Receiver must be in Setup mode for this
			//Packet Must be Direct Packet!
			//Arg[1] = Link_ID 1-250
			
			if ( Payload_Length != 2 ) return;	//For safety
     a64:	90 91 a6 01 	lds	r25, 0x01A6
     a68:	89 2f       	mov	r24, r25
     a6a:	8f 71       	andi	r24, 0x1F	; 31
     a6c:	88 30       	cpi	r24, 0x08	; 8
     a6e:	09 f0       	breq	.+2      	; 0xa72 <RX+0x418>
     a70:	7d c1       	rjmp	.+762    	; 0xd6c <RX+0x712>
			
			if (SETUP_mode != 1) return;		//Need to be in Setup mode
     a72:	80 91 df 01 	lds	r24, 0x01DF
     a76:	81 30       	cpi	r24, 0x01	; 1
     a78:	09 f0       	breq	.+2      	; 0xa7c <RX+0x422>
     a7a:	78 c1       	rjmp	.+752    	; 0xd6c <RX+0x712>
			
			if (LINK_bit != 1) return;			//Only when Direct packet
     a7c:	97 ff       	sbrs	r25, 7
     a7e:	76 c1       	rjmp	.+748    	; 0xd6c <RX+0x712>
			
			if (Arg[1] == 0 || Arg[1] > 250) return;	//For safety
     a80:	10 91 95 01 	lds	r17, 0x0195
     a84:	81 2f       	mov	r24, r17
     a86:	81 50       	subi	r24, 0x01	; 1
     a88:	8a 3f       	cpi	r24, 0xFA	; 250
     a8a:	08 f0       	brcs	.+2      	; 0xa8e <RX+0x434>
     a8c:	6f c1       	rjmp	.+734    	; 0xd6c <RX+0x712>
     a8e:	20 e0       	ldi	r18, 0x00	; 0
     a90:	30 e0       	ldi	r19, 0x00	; 0
	//Add link, INPUT: 1-250
	
	for (unsigned char i=0;i<16;i++)
	{
		//when empty: LinkID = 255 or 0
		if (Link_ID_fast[i] == 0x00 || Link_ID_fast[i] == 0xFF)	//is it an empty spot?
     a92:	e9 01       	movw	r28, r18
     a94:	c4 55       	subi	r28, 0x54	; 84
     a96:	de 4f       	sbci	r29, 0xFE	; 254
     a98:	88 81       	ld	r24, Y
     a9a:	81 50       	subi	r24, 0x01	; 1
     a9c:	8e 3f       	cpi	r24, 0xFE	; 254
     a9e:	50 f0       	brcs	.+20     	; 0xab4 <RX+0x45a>
			{
				Write_EEPROM( (LinkID_start + i*3), new_ID);	//Start adr + new value
     aa0:	c9 01       	movw	r24, r18
     aa2:	88 0f       	add	r24, r24
     aa4:	99 1f       	adc	r25, r25
     aa6:	82 0f       	add	r24, r18
     aa8:	93 1f       	adc	r25, r19
     aaa:	80 5c       	subi	r24, 0xC0	; 192
     aac:	61 2f       	mov	r22, r17
     aae:	fe dc       	rcall	.-1540   	; 0x4ac <Write_EEPROM>
				Link_ID_fast[i] = new_ID;				//Assign fast list to
     ab0:	18 83       	st	Y, r17
     ab2:	5c c1       	rjmp	.+696    	; 0xd6c <RX+0x712>
     ab4:	2f 5f       	subi	r18, 0xFF	; 255
     ab6:	3f 4f       	sbci	r19, 0xFF	; 255

static inline void Add_LinkID(unsigned char new_ID)
{
	//Add link, INPUT: 1-250
	
	for (unsigned char i=0;i<16;i++)
     ab8:	20 31       	cpi	r18, 0x10	; 16
     aba:	31 05       	cpc	r19, r1
     abc:	51 f7       	brne	.-44     	; 0xa92 <RX+0x438>
     abe:	56 c1       	rjmp	.+684    	; 0xd6c <RX+0x712>
			
			//Receiver must be in Setup mode for this
			//Packet Must be Direct Packet!
			//Arg[1] = Link_ID 1-250
			
			if ( Payload_Length != 2 ) return;	//For safety
     ac0:	90 91 a6 01 	lds	r25, 0x01A6
     ac4:	89 2f       	mov	r24, r25
     ac6:	8f 71       	andi	r24, 0x1F	; 31
     ac8:	88 30       	cpi	r24, 0x08	; 8
     aca:	09 f0       	breq	.+2      	; 0xace <RX+0x474>
     acc:	4f c1       	rjmp	.+670    	; 0xd6c <RX+0x712>
			
			if (SETUP_mode != 1) return;		//Need to be in Setup mode
     ace:	80 91 df 01 	lds	r24, 0x01DF
     ad2:	81 30       	cpi	r24, 0x01	; 1
     ad4:	09 f0       	breq	.+2      	; 0xad8 <RX+0x47e>
     ad6:	4a c1       	rjmp	.+660    	; 0xd6c <RX+0x712>
			
			if (LINK_bit != 1) return;			//Only when Direct packet
     ad8:	97 ff       	sbrs	r25, 7
     ada:	48 c1       	rjmp	.+656    	; 0xd6c <RX+0x712>
			
			if (Arg[1] == 0 || Arg[1] > 250) return;	//For safety
     adc:	00 91 95 01 	lds	r16, 0x0195
     ae0:	80 2f       	mov	r24, r16
     ae2:	81 50       	subi	r24, 0x01	; 1
     ae4:	8a 3f       	cpi	r24, 0xFA	; 250
     ae6:	08 f0       	brcs	.+2      	; 0xaea <RX+0x490>
     ae8:	41 c1       	rjmp	.+642    	; 0xd6c <RX+0x712>
     aea:	cc ea       	ldi	r28, 0xAC	; 172
     aec:	d1 e0       	ldi	r29, 0x01	; 1
     aee:	10 e4       	ldi	r17, 0x40	; 64
{
	//Delete link, INPUT: 1-250
	
	for (unsigned char i=0;i<16;i++)
	{
		if (Link_ID_fast[i] == del_ID)
     af0:	88 81       	ld	r24, Y
     af2:	80 17       	cp	r24, r16
     af4:	29 f4       	brne	.+10     	; 0xb00 <RX+0x4a6>
			{
				Write_EEPROM( (LinkID_start + i*3), 0xFF);	//0xFF makes it empty
     af6:	81 2f       	mov	r24, r17
     af8:	6f ef       	ldi	r22, 0xFF	; 255
     afa:	d8 dc       	rcall	.-1616   	; 0x4ac <Write_EEPROM>
				Link_ID_fast[i] = 0xFF;	
     afc:	8f ef       	ldi	r24, 0xFF	; 255
     afe:	88 83       	st	Y, r24
     b00:	21 96       	adiw	r28, 0x01	; 1
     b02:	1d 5f       	subi	r17, 0xFD	; 253

static inline void Del_LinkID(unsigned char del_ID)
{
	//Delete link, INPUT: 1-250
	
	for (unsigned char i=0;i<16;i++)
     b04:	10 37       	cpi	r17, 0x70	; 112
     b06:	a1 f7       	brne	.-24     	; 0xaf0 <RX+0x496>
     b08:	31 c1       	rjmp	.+610    	; 0xd6c <RX+0x712>
			
			//Header:	Arg[1]-Arg[5]
			//1VV: 		Arg[6]
			//optional:	Arg[7]-Arg[17]

			if ( Payload_Length < 7	) return;	//For safety
     b0a:	80 91 a6 01 	lds	r24, 0x01A6
     b0e:	90 e0       	ldi	r25, 0x00	; 0
     b10:	8f 71       	andi	r24, 0x1F	; 31
     b12:	90 70       	andi	r25, 0x00	; 0
     b14:	0d 97       	sbiw	r24, 0x0d	; 13
     b16:	0c f4       	brge	.+2      	; 0xb1a <RX+0x4c0>
     b18:	29 c1       	rjmp	.+594    	; 0xd6c <RX+0x712>
			
			//DID and SID must be stored swapped because TX will swap them
			CTL0 =	Arg[1];
     b1a:	80 91 95 01 	lds	r24, 0x0195
     b1e:	80 93 a6 01 	sts	0x01A6, r24
			CTL1 =	Arg[2];
     b22:	20 91 96 01 	lds	r18, 0x0196
     b26:	20 93 a7 01 	sts	0x01A7, r18
			NID =	Arg[3];
     b2a:	80 91 97 01 	lds	r24, 0x0197
     b2e:	80 93 a8 01 	sts	0x01A8, r24
			DID =	Arg[5];
     b32:	80 91 99 01 	lds	r24, 0x0199
     b36:	80 93 a9 01 	sts	0x01A9, r24
			SID =	Arg[4];
     b3a:	80 91 98 01 	lds	r24, 0x0198
     b3e:	80 93 aa 01 	sts	0x01AA, r24
			
			//MDID Transmit_This_Message_cmd
			if ( Transmit_Cnt == Transmit_Seq )	//TX after Last packet!
     b42:	82 2f       	mov	r24, r18
     b44:	86 95       	lsr	r24
     b46:	86 95       	lsr	r24
     b48:	90 e0       	ldi	r25, 0x00	; 0
     b4a:	30 e0       	ldi	r19, 0x00	; 0
     b4c:	82 27       	eor	r24, r18
     b4e:	93 27       	eor	r25, r19
     b50:	83 70       	andi	r24, 0x03	; 3
     b52:	90 70       	andi	r25, 0x00	; 0
     b54:	89 2b       	or	r24, r25
     b56:	09 f0       	breq	.+2      	; 0xb5a <RX+0x500>
     b58:	09 c1       	rjmp	.+530    	; 0xd6c <RX+0x712>
				TX_Multi_Packet( Transmit_This_Message_cmd );
     b5a:	8d e0       	ldi	r24, 0x0D	; 13
     b5c:	5c cf       	rjmp	.-328    	; 0xa16 <RX+0x3bc>
			//Payload_Length = 3;		//MDID, Arg[1-2]
			
			//Arg[1] = Password MSB 0-255
			//Arg[2] = Password LSB 0-255
			
			if ( Payload_Length != 3 ) return;	//For safety
     b5e:	80 91 a6 01 	lds	r24, 0x01A6
     b62:	8f 71       	andi	r24, 0x1F	; 31
     b64:	89 30       	cpi	r24, 0x09	; 9
     b66:	09 f0       	breq	.+2      	; 0xb6a <RX+0x510>
     b68:	01 c1       	rjmp	.+514    	; 0xd6c <RX+0x712>
			
			if (Network_password_match != 1) return;
     b6a:	10 91 95 01 	lds	r17, 0x0195
     b6e:	82 e0       	ldi	r24, 0x02	; 2
     b70:	98 dc       	rcall	.-1744   	; 0x4a2 <Read_EEPROM>
     b72:	18 17       	cp	r17, r24
     b74:	09 f0       	breq	.+2      	; 0xb78 <RX+0x51e>
     b76:	fa c0       	rjmp	.+500    	; 0xd6c <RX+0x712>
     b78:	10 91 96 01 	lds	r17, 0x0196
     b7c:	83 e0       	ldi	r24, 0x03	; 3
     b7e:	91 dc       	rcall	.-1758   	; 0x4a2 <Read_EEPROM>
     b80:	18 17       	cp	r17, r24
     b82:	09 f0       	breq	.+2      	; 0xb86 <RX+0x52c>
     b84:	f3 c0       	rjmp	.+486    	; 0xd6c <RX+0x712>

static inline void Reset_device(void)
{

	//Disable All interrupts -> No WDT Reset
	cli();
     b86:	f8 94       	cli
     b88:	ff cf       	rjmp	.-2      	; 0xb88 <RX+0x52e>
			//Payload_Length = 1;		//MDID
			
			//Can be custom payload: 24 or normal: 1			
			//if ( Payload_Length != 1 && Payload_Length != 24 ) return;	//For safety
			
			if ( Transmit_Cnt == Transmit_Seq )	//TX after Last packet!
     b8a:	20 91 a7 01 	lds	r18, 0x01A7
     b8e:	82 2f       	mov	r24, r18
     b90:	86 95       	lsr	r24
     b92:	86 95       	lsr	r24
     b94:	90 e0       	ldi	r25, 0x00	; 0
     b96:	30 e0       	ldi	r19, 0x00	; 0
     b98:	82 27       	eor	r24, r18
     b9a:	93 27       	eor	r25, r19
     b9c:	83 70       	andi	r24, 0x03	; 3
     b9e:	90 70       	andi	r25, 0x00	; 0
     ba0:	89 2b       	or	r24, r25
     ba2:	09 f0       	breq	.+2      	; 0xba6 <RX+0x54c>
     ba4:	e3 c0       	rjmp	.+454    	; 0xd6c <RX+0x712>
				TX( Device_Signature_Report );
     ba6:	8f e8       	ldi	r24, 0x8F	; 143
     ba8:	aa d2       	rcall	.+1364   	; 0x10fe <TX>
     baa:	e0 c0       	rjmp	.+448    	; 0xd6c <RX+0x712>
			//Payload_Length = 3;		//MDID, Arg[1-2]
			
			//Arg[1] = Start register address	0-255
			//Arg[2] = number of registers to be retrieved	1-16			
			
			if ( Payload_Length != 3 ) return;	//For safety
     bac:	80 91 a6 01 	lds	r24, 0x01A6
     bb0:	8f 71       	andi	r24, 0x1F	; 31
     bb2:	89 30       	cpi	r24, 0x09	; 9
     bb4:	09 f0       	breq	.+2      	; 0xbb8 <RX+0x55e>
     bb6:	da c0       	rjmp	.+436    	; 0xd6c <RX+0x712>

			if( Arg[2] == 0 || Arg[2] > 16 ) return;	//For safety
     bb8:	80 91 96 01 	lds	r24, 0x0196
     bbc:	81 50       	subi	r24, 0x01	; 1
     bbe:	80 31       	cpi	r24, 0x10	; 16
     bc0:	08 f0       	brcs	.+2      	; 0xbc4 <RX+0x56a>
     bc2:	d4 c0       	rjmp	.+424    	; 0xd6c <RX+0x712>

			if ( Transmit_Cnt == Transmit_Seq )	//TX after Last packet!			
     bc4:	20 91 a7 01 	lds	r18, 0x01A7
     bc8:	82 2f       	mov	r24, r18
     bca:	86 95       	lsr	r24
     bcc:	86 95       	lsr	r24
     bce:	90 e0       	ldi	r25, 0x00	; 0
     bd0:	30 e0       	ldi	r19, 0x00	; 0
     bd2:	82 27       	eor	r24, r18
     bd4:	93 27       	eor	r25, r19
     bd6:	83 70       	andi	r24, 0x03	; 3
     bd8:	90 70       	andi	r25, 0x00	; 0
     bda:	89 2b       	or	r24, r25
     bdc:	09 f0       	breq	.+2      	; 0xbe0 <RX+0x586>
     bde:	c6 c0       	rjmp	.+396    	; 0xd6c <RX+0x712>
				TX_Multi_Packet( Register_Values_Report );
     be0:	80 e9       	ldi	r24, 0x90	; 144
     be2:	19 cf       	rjmp	.-462    	; 0xa16 <RX+0x3bc>
			
			//Arg[1] = Start register address	0-255
			//Arg[2] = 1vv	value to be set
			//Arg[3-17]
						
			if (SETUP_mode != 1) return;
     be4:	80 91 df 01 	lds	r24, 0x01DF
     be8:	81 30       	cpi	r24, 0x01	; 1
     bea:	09 f0       	breq	.+2      	; 0xbee <RX+0x594>
     bec:	bf c0       	rjmp	.+382    	; 0xd6c <RX+0x712>
     bee:	10 e0       	ldi	r17, 0x00	; 0
     bf0:	08 c0       	rjmp	.+16     	; 0xc02 <RX+0x5a8>

			//Payload_Length: 0-18 Bytes
			//max 16 bytes to Write -> Payl will be 18
			
			for (unsigned char i=0;i<Payload_Length-2;i++)//Payload_Length-2: MDID and Arg[1]-> Start Address
				Write_EEPROM( Arg[1]+i, Arg[i+2] );
     bf2:	80 91 95 01 	lds	r24, 0x0195
     bf6:	ec 56       	subi	r30, 0x6C	; 108
     bf8:	fe 4f       	sbci	r31, 0xFE	; 254
     bfa:	81 0f       	add	r24, r17
     bfc:	62 81       	ldd	r22, Z+2	; 0x02
     bfe:	56 dc       	rcall	.-1876   	; 0x4ac <Write_EEPROM>
			if (SETUP_mode != 1) return;

			//Payload_Length: 0-18 Bytes
			//max 16 bytes to Write -> Payl will be 18
			
			for (unsigned char i=0;i<Payload_Length-2;i++)//Payload_Length-2: MDID and Arg[1]-> Start Address
     c00:	1f 5f       	subi	r17, 0xFF	; 255
     c02:	e1 2f       	mov	r30, r17
     c04:	f0 e0       	ldi	r31, 0x00	; 0
     c06:	80 91 a6 01 	lds	r24, 0x01A6
     c0a:	90 e0       	ldi	r25, 0x00	; 0
     c0c:	8f 71       	andi	r24, 0x1F	; 31
     c0e:	90 70       	andi	r25, 0x00	; 0
     c10:	08 97       	sbiw	r24, 0x08	; 8
     c12:	e8 17       	cp	r30, r24
     c14:	f9 07       	cpc	r31, r25
     c16:	6c f3       	brlt	.-38     	; 0xbf2 <RX+0x598>
				Write_EEPROM( Arg[1]+i, Arg[i+2] );

			init_Variable_buffers();	//Update fast access vars (SID,NID..)
     c18:	00 dd       	rcall	.-1536   	; 0x61a <init_Variable_buffers>
     c1a:	a8 c0       	rjmp	.+336    	; 0xd6c <RX+0x712>
	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

		case Activate_Link_cmd:			//
			//Payload_Length = 1;		//MDID, +2 Byte Undocumented Dummy!!!!
						
			if ( Payload_Length > 3 ) return;	//For safety
     c1c:	20 91 a6 01 	lds	r18, 0x01A6
     c20:	82 2f       	mov	r24, r18
     c22:	90 e0       	ldi	r25, 0x00	; 0
     c24:	8f 71       	andi	r24, 0x1F	; 31
     c26:	90 70       	andi	r25, 0x00	; 0
     c28:	0a 97       	sbiw	r24, 0x0a	; 10
     c2a:	0c f0       	brlt	.+2      	; 0xc2e <RX+0x5d4>
     c2c:	9f c0       	rjmp	.+318    	; 0xd6c <RX+0x712>
			//MDID + 2 Byte Undocumented Dummy!!!!

			//Must be in Link packet!		
			if (LINK_bit != 1)	return;		 	//Only when Link packet
     c2e:	27 ff       	sbrs	r18, 7
     c30:	9d c0       	rjmp	.+314    	; 0xd6c <RX+0x712>
static unsigned char Get_LinkID_Rel_Address(void)
{
	//Received LinkID will be DID

	for (unsigned char i=0; i<16 ;i++)
		if ( Link_ID_fast[i] == DID ) return i;		//! return 0-15 !
     c32:	20 91 a9 01 	lds	r18, 0x01A9
     c36:	cc ea       	ldi	r28, 0xAC	; 172
     c38:	d1 e0       	ldi	r29, 0x01	; 1
     c3a:	fe 01       	movw	r30, r28
     c3c:	90 e0       	ldi	r25, 0x00	; 0
     c3e:	80 81       	ld	r24, Z
     c40:	82 17       	cp	r24, r18
     c42:	29 f0       	breq	.+10     	; 0xc4e <RX+0x5f4>

static unsigned char Get_LinkID_Rel_Address(void)
{
	//Received LinkID will be DID

	for (unsigned char i=0; i<16 ;i++)
     c44:	9f 5f       	subi	r25, 0xFF	; 255
     c46:	31 96       	adiw	r30, 0x01	; 1
     c48:	90 31       	cpi	r25, 0x10	; 16
     c4a:	c9 f7       	brne	.-14     	; 0xc3e <RX+0x5e4>
     c4c:	9f ef       	ldi	r25, 0xFF	; 255
	
	//Link:			LinkID + 0
	//Ligth level:	LinkID + 1
	//Faderate:		LinkID + 2
	
	tmp_Level 		= Read_EEPROM( LinkID_start + Get_LinkID_Rel_Address() * 3 + 1 );
     c4e:	83 e0       	ldi	r24, 0x03	; 3
     c50:	98 9f       	mul	r25, r24
     c52:	c0 01       	movw	r24, r0
     c54:	11 24       	eor	r1, r1
     c56:	8f 5b       	subi	r24, 0xBF	; 191
     c58:	24 dc       	rcall	.-1976   	; 0x4a2 <Read_EEPROM>
static unsigned char Get_LinkID_Rel_Address(void)
{
	//Received LinkID will be DID

	for (unsigned char i=0; i<16 ;i++)
		if ( Link_ID_fast[i] == DID ) return i;		//! return 0-15 !
     c5a:	20 91 a9 01 	lds	r18, 0x01A9
     c5e:	90 e0       	ldi	r25, 0x00	; 0
     c60:	88 81       	ld	r24, Y
     c62:	82 17       	cp	r24, r18
     c64:	29 f0       	breq	.+10     	; 0xc70 <RX+0x616>

static unsigned char Get_LinkID_Rel_Address(void)
{
	//Received LinkID will be DID

	for (unsigned char i=0; i<16 ;i++)
     c66:	9f 5f       	subi	r25, 0xFF	; 255
     c68:	21 96       	adiw	r28, 0x01	; 1
     c6a:	90 31       	cpi	r25, 0x10	; 16
     c6c:	c9 f7       	brne	.-14     	; 0xc60 <RX+0x606>
     c6e:	9f ef       	ldi	r25, 0xFF	; 255
	//Link:			LinkID + 0
	//Ligth level:	LinkID + 1
	//Faderate:		LinkID + 2
	
	tmp_Level 		= Read_EEPROM( LinkID_start + Get_LinkID_Rel_Address() * 3 + 1 );
	tmp_FadeRate 	= Read_EEPROM( LinkID_start + Get_LinkID_Rel_Address() * 3 + 2 );
     c70:	83 e0       	ldi	r24, 0x03	; 3
     c72:	98 9f       	mul	r25, r24
     c74:	c0 01       	movw	r24, r0
     c76:	11 24       	eor	r1, r1
     c78:	8e 5b       	subi	r24, 0xBE	; 190
     c7a:	42 c0       	rjmp	.+132    	; 0xd00 <RX+0x6a6>
			//Payload min:2 max:3
			
			//Arg[1] = Level 0-100
			//Arg[2] = FadeRate 0-15, optional, RX can handle if >15
			
			if ( Payload_Length == 1 || Payload_Length > 3) return;	//For safety
     c7c:	80 91 a6 01 	lds	r24, 0x01A6
     c80:	90 e0       	ldi	r25, 0x00	; 0
     c82:	8f 71       	andi	r24, 0x1F	; 31
     c84:	90 70       	andi	r25, 0x00	; 0
     c86:	87 30       	cpi	r24, 0x07	; 7
     c88:	91 05       	cpc	r25, r1
     c8a:	09 f4       	brne	.+2      	; 0xc8e <RX+0x634>
     c8c:	6f c0       	rjmp	.+222    	; 0xd6c <RX+0x712>
     c8e:	0a 97       	sbiw	r24, 0x0a	; 10
     c90:	0c f0       	brlt	.+2      	; 0xc94 <RX+0x63a>
     c92:	6c c0       	rjmp	.+216    	; 0xd6c <RX+0x712>

			if( Arg[1] > 100 ) return;			//For safety
     c94:	80 91 95 01 	lds	r24, 0x0195
     c98:	85 36       	cpi	r24, 0x65	; 101
     c9a:	08 f0       	brcs	.+2      	; 0xc9e <RX+0x644>
     c9c:	67 c0       	rjmp	.+206    	; 0xd6c <RX+0x712>
	Local_Light_Level_Set(Arg[1],Arg[2]);
     c9e:	60 91 96 01 	lds	r22, 0x0196
     ca2:	e0 db       	rcall	.-2112   	; 0x464 <Local_Light_Level_Set>
     ca4:	63 c0       	rjmp	.+198    	; 0xd6c <RX+0x712>
			
			//NOT USED
		//	
//		move_LCD(2,1);
//		print_LCD("Blink on!");
		Light_On;
     ca6:	94 9a       	sbi	0x12, 4	; 18
     ca8:	61 c0       	rjmp	.+194    	; 0xd6c <RX+0x712>
			//if ( Payload_Length != 1 ) return;	//For safety
			//if ( Transmit_Cnt != Transmit_Seq ) return;//Set after Last packet!		

			//NOT USED IN WS1D
		//	
		Light_Off;
     caa:	94 98       	cbi	0x12, 4	; 18
     cac:	5f c0       	rjmp	.+190    	; 0xd6c <RX+0x712>
		case Report_State_cmd:			//
			//Payload_Length = 1;		//MDID
			
			//Must be in Direct packet!
			
			if ( Payload_Length != 1 ) return;		//For safety
     cae:	90 91 a6 01 	lds	r25, 0x01A6
     cb2:	89 2f       	mov	r24, r25
     cb4:	8f 71       	andi	r24, 0x1F	; 31
     cb6:	87 30       	cpi	r24, 0x07	; 7
     cb8:	09 f0       	breq	.+2      	; 0xcbc <RX+0x662>
     cba:	58 c0       	rjmp	.+176    	; 0xd6c <RX+0x712>
			
			if ( LINK_bit != 0 ) return;			//Must be in Direct packet
     cbc:	97 fd       	sbrc	r25, 7
     cbe:	56 c0       	rjmp	.+172    	; 0xd6c <RX+0x712>

			if ( Transmit_Cnt == Transmit_Seq )	//TX after Last packet!		
     cc0:	20 91 a7 01 	lds	r18, 0x01A7
     cc4:	82 2f       	mov	r24, r18
     cc6:	86 95       	lsr	r24
     cc8:	86 95       	lsr	r24
     cca:	90 e0       	ldi	r25, 0x00	; 0
     ccc:	30 e0       	ldi	r19, 0x00	; 0
     cce:	82 27       	eor	r24, r18
     cd0:	93 27       	eor	r25, r19
     cd2:	83 70       	andi	r24, 0x03	; 3
     cd4:	90 70       	andi	r25, 0x00	; 0
     cd6:	89 2b       	or	r24, r25
     cd8:	09 f0       	breq	.+2      	; 0xcdc <RX+0x682>
     cda:	48 c0       	rjmp	.+144    	; 0xd6c <RX+0x712>
				TX_Multi_Packet( Device_State_Report );
     cdc:	86 e8       	ldi	r24, 0x86	; 134
     cde:	9b ce       	rjmp	.-714    	; 0xa16 <RX+0x3bc>
			//Must be in link packet!
			
			//Arg[1] = Password MSB 0-255
			//Arg[2] = Password LSB 0-255
			
			if ( Payload_Length != 3 ) return;		//For safety
     ce0:	90 91 a6 01 	lds	r25, 0x01A6
     ce4:	89 2f       	mov	r24, r25
     ce6:	8f 71       	andi	r24, 0x1F	; 31
     ce8:	89 30       	cpi	r24, 0x09	; 9
     cea:	09 f0       	breq	.+2      	; 0xcee <RX+0x694>
     cec:	3f c0       	rjmp	.+126    	; 0xd6c <RX+0x712>
			
			if ( LINK_bit != 1 ) return;			//Must be in Link packet
     cee:	97 ff       	sbrs	r25, 7
     cf0:	3d c0       	rjmp	.+122    	; 0xd6c <RX+0x712>
			
			if ( Network_password_match != 1) return;
     cf2:	10 91 95 01 	lds	r17, 0x0195
     cf6:	82 e0       	ldi	r24, 0x02	; 2
     cf8:	d4 db       	rcall	.-2136   	; 0x4a2 <Read_EEPROM>
     cfa:	18 17       	cp	r17, r24
     cfc:	b9 f5       	brne	.+110    	; 0xd6c <RX+0x712>
     cfe:	83 e0       	ldi	r24, 0x03	; 3
     d00:	d0 db       	rcall	.-2144   	; 0x4a2 <Read_EEPROM>
     d02:	34 c0       	rjmp	.+104    	; 0xd6c <RX+0x712>
			
////			//At now (untouched payload):
////			//Arg[1] = Start register address	0-255
////			//Arg[2] = number of registers to be retrieved	1-16
			for(unsigned char i=0;i<Number_of_Register;i++)
				printf("%i,",Arg[2+i]);
     d04:	00 d0       	rcall	.+0      	; 0xd06 <RX+0x6ac>
     d06:	00 d0       	rcall	.+0      	; 0xd08 <RX+0x6ae>
     d08:	ed b7       	in	r30, 0x3d	; 61
     d0a:	fe b7       	in	r31, 0x3e	; 62
     d0c:	31 96       	adiw	r30, 0x01	; 1
     d0e:	ad b7       	in	r26, 0x3d	; 61
     d10:	be b7       	in	r27, 0x3e	; 62
     d12:	12 96       	adiw	r26, 0x02	; 2
     d14:	dc 93       	st	X, r29
     d16:	ce 93       	st	-X, r28
     d18:	11 97       	sbiw	r26, 0x01	; 1
     d1a:	a1 2f       	mov	r26, r17
     d1c:	b0 e0       	ldi	r27, 0x00	; 0
     d1e:	ac 56       	subi	r26, 0x6C	; 108
     d20:	be 4f       	sbci	r27, 0xFE	; 254
     d22:	12 96       	adiw	r26, 0x02	; 2
     d24:	8c 91       	ld	r24, X
     d26:	82 83       	std	Z+2, r24	; 0x02
     d28:	13 82       	std	Z+3, r1	; 0x03
     d2a:	30 d5       	rcall	.+2656   	; 0x178c <printf>
			//Read Rx-ed payload, rewrite it with data from EEPROM
			
////			//At now (untouched payload):
////			//Arg[1] = Start register address	0-255
////			//Arg[2] = number of registers to be retrieved	1-16
			for(unsigned char i=0;i<Number_of_Register;i++)
     d2c:	1f 5f       	subi	r17, 0xFF	; 255
     d2e:	0f 90       	pop	r0
     d30:	0f 90       	pop	r0
     d32:	0f 90       	pop	r0
     d34:	0f 90       	pop	r0
     d36:	80 91 ee 01 	lds	r24, 0x01EE
     d3a:	18 17       	cp	r17, r24
     d3c:	18 f3       	brcs	.-58     	; 0xd04 <RX+0x6aa>
     d3e:	10 e0       	ldi	r17, 0x00	; 0
     d40:	08 c0       	rjmp	.+16     	; 0xd52 <RX+0x6f8>
				printf("%i,",Arg[2+i]);
			for(unsigned char i=0;i<Number_of_Register;i++)
				printf("%c",Arg[2+i]);
     d42:	e1 2f       	mov	r30, r17
     d44:	f0 e0       	ldi	r31, 0x00	; 0
     d46:	ec 56       	subi	r30, 0x6C	; 108
     d48:	fe 4f       	sbci	r31, 0xFE	; 254
     d4a:	82 81       	ldd	r24, Z+2	; 0x02
     d4c:	90 e0       	ldi	r25, 0x00	; 0
     d4e:	30 d5       	rcall	.+2656   	; 0x17b0 <putchar>
////			//At now (untouched payload):
////			//Arg[1] = Start register address	0-255
////			//Arg[2] = number of registers to be retrieved	1-16
			for(unsigned char i=0;i<Number_of_Register;i++)
				printf("%i,",Arg[2+i]);
			for(unsigned char i=0;i<Number_of_Register;i++)
     d50:	1f 5f       	subi	r17, 0xFF	; 255
     d52:	80 91 ee 01 	lds	r24, 0x01EE
     d56:	18 17       	cp	r17, r24
     d58:	a0 f3       	brcs	.-24     	; 0xd42 <RX+0x6e8>
     d5a:	08 c0       	rjmp	.+16     	; 0xd6c <RX+0x712>
	if (NID != 0 && NID != Unit_Network_ID_fast) return;//it's ment to other network

	if (Valid_DID() != 1)	return;		//Address doesn't match
	//SID can be 0-255!!

	if (ABS_Packet_Length < 6 || ABS_Packet_Length > 24) return;	
     d5c:	82 2f       	mov	r24, r18
     d5e:	90 e0       	ldi	r25, 0x00	; 0
     d60:	8f 71       	andi	r24, 0x1F	; 31
     d62:	90 70       	andi	r25, 0x00	; 0
     d64:	06 97       	sbiw	r24, 0x06	; 6
     d66:	43 97       	sbiw	r24, 0x13	; 19
     d68:	08 f4       	brcc	.+2      	; 0xd6c <RX+0x712>
     d6a:	ed cc       	rjmp	.-1574   	; 0x746 <RX+0xec>
	//Process every packet of multipackets, but only answer after the last one
	Process_packet();

	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

}	//RX()
     d6c:	df 91       	pop	r29
     d6e:	cf 91       	pop	r28
     d70:	1f 91       	pop	r17
     d72:	0f 91       	pop	r16
     d74:	ff 90       	pop	r15
     d76:	ef 90       	pop	r14
     d78:	08 95       	ret

00000d7a <Sensor_Init>:
//sensor init
////////////
//Thiet lap cho ADC prescaler = 8
void Sensor_Init(void)
{
	ADCSRA |= (1<<ADEN)|(1<<ADPS2)/*|(1<<ADPS1)|(1<<ADPS0)*/;//prescale = 8
     d7a:	86 b1       	in	r24, 0x06	; 6
     d7c:	84 68       	ori	r24, 0x84	; 132
     d7e:	86 b9       	out	0x06, r24	; 6
	ADMUX |= (1<<REFS0);
     d80:	3e 9a       	sbi	0x07, 6	; 7
}
     d82:	08 95       	ret

00000d84 <ADC_Convert>:
///////////////////////////////////////////////////////////////////////////////////////////////
//Read ADC chanel
///////////////////////////////////////////////////////////////////////////////////////////////
uint16_t ADC_Convert(unsigned char adc_chanel)
{
	ADMUX = adc_chanel|(1<<REFS0);
     d84:	80 64       	ori	r24, 0x40	; 64
     d86:	87 b9       	out	0x07, r24	; 7
	ADCSRA |= (1<<ADSC);	//start convert
     d88:	36 9a       	sbi	0x06, 6	; 6
	loop_until_bit_is_clear(ADCSRA,ADSC);
     d8a:	36 99       	sbic	0x06, 6	; 6
     d8c:	fe cf       	rjmp	.-4      	; 0xd8a <ADC_Convert+0x6>
	return ADCW;
     d8e:	24 b1       	in	r18, 0x04	; 4
     d90:	35 b1       	in	r19, 0x05	; 5
}
     d92:	c9 01       	movw	r24, r18
     d94:	08 95       	ret

00000d96 <Read_Sensor>:

////////////////////////
//update ADC value
////////////////////////
void Read_Sensor(void)
{
     d96:	ff 92       	push	r15
     d98:	0f 93       	push	r16
     d9a:	1f 93       	push	r17
	Light_Value = ADC_Convert(Light_Sensor_Pin);//*0.488;
     d9c:	80 e0       	ldi	r24, 0x00	; 0
     d9e:	f2 df       	rcall	.-28     	; 0xd84 <ADC_Convert>
     da0:	90 93 e8 01 	sts	0x01E8, r25
     da4:	80 93 e7 01 	sts	0x01E7, r24
	Temp_Value = 0;
     da8:	10 92 ea 01 	sts	0x01EA, r1
     dac:	10 92 e9 01 	sts	0x01E9, r1
     db0:	ff 24       	eor	r15, r15
	for(unsigned char i=0;i<Num_of_Sample;i++)
		Temp_Value += ADC_Convert(Temp_Sensor_Pin);
     db2:	00 91 e9 01 	lds	r16, 0x01E9
     db6:	10 91 ea 01 	lds	r17, 0x01EA
     dba:	81 e0       	ldi	r24, 0x01	; 1
     dbc:	e3 df       	rcall	.-58     	; 0xd84 <ADC_Convert>
     dbe:	08 0f       	add	r16, r24
     dc0:	19 1f       	adc	r17, r25
     dc2:	10 93 ea 01 	sts	0x01EA, r17
     dc6:	00 93 e9 01 	sts	0x01E9, r16
////////////////////////
void Read_Sensor(void)
{
	Light_Value = ADC_Convert(Light_Sensor_Pin);//*0.488;
	Temp_Value = 0;
	for(unsigned char i=0;i<Num_of_Sample;i++)
     dca:	f3 94       	inc	r15
     dcc:	84 e1       	ldi	r24, 0x14	; 20
     dce:	f8 16       	cp	r15, r24
     dd0:	81 f7       	brne	.-32     	; 0xdb2 <Read_Sensor+0x1c>
		Temp_Value += ADC_Convert(Temp_Sensor_Pin);
	Temp_Value /= Num_of_Sample;
     dd2:	80 91 e9 01 	lds	r24, 0x01E9
     dd6:	90 91 ea 01 	lds	r25, 0x01EA
     dda:	64 e1       	ldi	r22, 0x14	; 20
     ddc:	70 e0       	ldi	r23, 0x00	; 0
     dde:	c2 d4       	rcall	.+2436   	; 0x1764 <__udivmodhi4>
     de0:	70 93 ea 01 	sts	0x01EA, r23
     de4:	60 93 e9 01 	sts	0x01E9, r22
	Temp_Value *= 500/1024;//500/1024;
     de8:	80 91 e9 01 	lds	r24, 0x01E9
     dec:	90 91 ea 01 	lds	r25, 0x01EA
     df0:	10 92 ea 01 	sts	0x01EA, r1
     df4:	10 92 e9 01 	sts	0x01E9, r1
}
     df8:	1f 91       	pop	r17
     dfa:	0f 91       	pop	r16
     dfc:	ff 90       	pop	r15
     dfe:	08 95       	ret

00000e00 <__vector_16>:
static inline unsigned char Analyze_Pulse_Position (unsigned int );	//first pulse's time received

//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

ISR(ANA_COMP_vect)	//Data input interrupt, Analog Comparator Handler
{
     e00:	1f 92       	push	r1
     e02:	0f 92       	push	r0
     e04:	0f b6       	in	r0, 0x3f	; 63
     e06:	0f 92       	push	r0
     e08:	11 24       	eor	r1, r1
     e0a:	2f 93       	push	r18
     e0c:	3f 93       	push	r19
     e0e:	8f 93       	push	r24
     e10:	9f 93       	push	r25
	//No Cli()!!! Auto-disabled!! 
	
	//Signal went High!
	
	unsigned int Saved_Time = TMR1;	
     e12:	2c b5       	in	r18, 0x2c	; 44
     e14:	3d b5       	in	r19, 0x2d	; 45
	//Save the 16bit time to Saved_Time for further analyzes	
	
	if (TXmode == 1)	//safety
     e16:	80 91 e1 01 	lds	r24, 0x01E1
     e1a:	81 30       	cpi	r24, 0x01	; 1
     e1c:	09 f4       	brne	.+2      	; 0xe20 <__vector_16+0x20>
     e1e:	47 c0       	rjmp	.+142    	; 0xeae <__vector_16+0xae>
		return;

	//We are here after Offset after AGC, but make sure!	
	if (Saved_Time < Offset_Nominal || Saved_Time > Offset_Nominal + Pos3_U + Max_Delay_For_Both)
     e20:	28 55       	subi	r18, 0x58	; 88
     e22:	3e 43       	sbci	r19, 0x3E	; 62
     e24:	85 e0       	ldi	r24, 0x05	; 5
     e26:	20 36       	cpi	r18, 0x60	; 96
     e28:	38 07       	cpc	r19, r24
     e2a:	08 f0       	brcs	.+2      	; 0xe2e <__vector_16+0x2e>
     e2c:	40 c0       	rjmp	.+128    	; 0xeae <__vector_16+0xae>
		return;		//it was invalid trigger
     e2e:	90 e0       	ldi	r25, 0x00	; 0
     e30:	80 e0       	ldi	r24, 0x00	; 0
	
	//Time window matched, now Over-sample input
	//filterint doesnt affect result!
	for(unsigned char i=0;i<Pulse_Samples;i++)
	{
		if(Signal_Input) 
     e32:	45 9b       	sbis	0x08, 5	; 8
			Valid_cnt++;
     e34:	9f 5f       	subi	r25, 0xFF	; 255

	unsigned char Valid_cnt = 0;
	
	//Time window matched, now Over-sample input
	//filterint doesnt affect result!
	for(unsigned char i=0;i<Pulse_Samples;i++)
     e36:	8f 5f       	subi	r24, 0xFF	; 255
     e38:	85 30       	cpi	r24, 0x05	; 5
     e3a:	d9 f7       	brne	.-10     	; 0xe32 <__vector_16+0x32>
	{
		if(Signal_Input) 
			Valid_cnt++;
	}
	
	if (Valid_cnt < Min_Pulse_Lenght)
     e3c:	93 30       	cpi	r25, 0x03	; 3
     e3e:	b8 f1       	brcs	.+110    	; 0xeae <__vector_16+0xae>
		return;		//return from interrupt, input pulse was to short

	//Pulse long enough!
	
	Bit_in_Rel_Time = Saved_Time - Offset_Nominal;	//Includes delay!!
     e40:	30 93 e5 01 	sts	0x01E5, r19
     e44:	20 93 e4 01 	sts	0x01E4, r18

	Double_Bit_buffer = Analyze_Pulse_Position( Bit_in_Rel_Time );
     e48:	20 91 e4 01 	lds	r18, 0x01E4
     e4c:	30 91 e5 01 	lds	r19, 0x01E5
	//Windows defined in globaldefs
	//Dont need to set Double_Bit_in_flag here!
	
	//Rel_Pulse_Pos = 0 + delay

	if (Current_Half)   	//Positive half wave delay
     e50:	80 91 0c 02 	lds	r24, 0x020C
     e54:	88 23       	and	r24, r24
     e56:	19 f0       	breq	.+6      	; 0xe5e <__vector_16+0x5e>
		Rel_Pulse_Pos -= Positive_Delay;
     e58:	80 91 eb 01 	lds	r24, 0x01EB
     e5c:	02 c0       	rjmp	.+4      	; 0xe62 <__vector_16+0x62>
	else					//Negative half wave delay
		Rel_Pulse_Pos -= Negative_Delay;
     e5e:	80 91 ec 01 	lds	r24, 0x01EC
     e62:	28 1b       	sub	r18, r24
     e64:	31 09       	sbc	r19, r1

	//Now 'Rel_Pulse_Pos' is Relative!!! 0-...
	
	//4 windows Upper+Lower Limits
		 if (Pos0_L<= Rel_Pulse_Pos && Rel_Pulse_Pos <= Pos0_U) return 0;
     e66:	21 3a       	cpi	r18, 0xA1	; 161
     e68:	31 05       	cpc	r19, r1
     e6a:	10 f4       	brcc	.+4      	; 0xe70 <__vector_16+0x70>
     e6c:	80 e0       	ldi	r24, 0x00	; 0
     e6e:	18 c0       	rjmp	.+48     	; 0xea0 <__vector_16+0xa0>
	else if (Pos1_L < Rel_Pulse_Pos && Rel_Pulse_Pos <= Pos1_U) return 1;
     e70:	c9 01       	movw	r24, r18
     e72:	81 54       	subi	r24, 0x41	; 65
     e74:	91 40       	sbci	r25, 0x01	; 1
     e76:	80 3a       	cpi	r24, 0xA0	; 160
     e78:	91 05       	cpc	r25, r1
     e7a:	10 f4       	brcc	.+4      	; 0xe80 <__vector_16+0x80>
     e7c:	81 e0       	ldi	r24, 0x01	; 1
     e7e:	10 c0       	rjmp	.+32     	; 0xea0 <__vector_16+0xa0>
	else if (Pos2_L < Rel_Pulse_Pos && Rel_Pulse_Pos <= Pos2_U) return 2;
     e80:	c9 01       	movw	r24, r18
     e82:	81 58       	subi	r24, 0x81	; 129
     e84:	92 40       	sbci	r25, 0x02	; 2
     e86:	80 3a       	cpi	r24, 0xA0	; 160
     e88:	91 05       	cpc	r25, r1
     e8a:	10 f4       	brcc	.+4      	; 0xe90 <__vector_16+0x90>
     e8c:	82 e0       	ldi	r24, 0x02	; 2
     e8e:	08 c0       	rjmp	.+16     	; 0xea0 <__vector_16+0xa0>
	else if (Pos3_L < Rel_Pulse_Pos && Rel_Pulse_Pos <= Pos3_U) return 3;
     e90:	21 5c       	subi	r18, 0xC1	; 193
     e92:	33 40       	sbci	r19, 0x03	; 3
     e94:	20 3a       	cpi	r18, 0xA0	; 160
     e96:	31 05       	cpc	r19, r1
     e98:	10 f0       	brcs	.+4      	; 0xe9e <__vector_16+0x9e>
     e9a:	8f ef       	ldi	r24, 0xFF	; 255
     e9c:	01 c0       	rjmp	.+2      	; 0xea0 <__vector_16+0xa0>
     e9e:	83 e0       	ldi	r24, 0x03	; 3

	//Pulse long enough!
	
	Bit_in_Rel_Time = Saved_Time - Offset_Nominal;	//Includes delay!!

	Double_Bit_buffer = Analyze_Pulse_Position( Bit_in_Rel_Time );
     ea0:	80 93 e2 01 	sts	0x01E2, r24

	Double_Bit_in_flag = 1;		//this is a valid pulse
     ea4:	81 e0       	ldi	r24, 0x01	; 1
     ea6:	80 93 e3 01 	sts	0x01E3, r24
	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	//Disable comparator totally, also in ZeroCross int!!
	//if no input this interrupt wont be called!

	Disable_Comp_Int;		//Dont change order
     eaa:	43 98       	cbi	0x08, 3	; 8
	Disable_Comparator;		//Now we dont need it
     eac:	47 9a       	sbi	0x08, 7	; 8
	
	//sei() NEVER ADD THIS!!!!!!!!!

}	//ISR(ANALOG_COMP_vect)
     eae:	9f 91       	pop	r25
     eb0:	8f 91       	pop	r24
     eb2:	3f 91       	pop	r19
     eb4:	2f 91       	pop	r18
     eb6:	0f 90       	pop	r0
     eb8:	0f be       	out	0x3f, r0	; 63
     eba:	0f 90       	pop	r0
     ebc:	1f 90       	pop	r1
     ebe:	18 95       	reti

00000ec0 <Validate_Pos_Set_One_Delay>:
	return 1; //default, Sync completed!!

}

unsigned char Validate_Pos_Set_One_Delay (unsigned int Rel_Position,unsigned int Nominal_Mid_Pos)
{
     ec0:	9c 01       	movw	r18, r24
	//Sync pulses fired at optimal (0--fire(40uS)--80us) time	
	//+-40uS (Low/High) is the window
	
	//SIGNAL ONLY CAN LAG!!!!! fired in the middle
	if ( Rel_Position < Nominal_Mid_Pos )
     ec2:	86 17       	cp	r24, r22
     ec4:	97 07       	cpc	r25, r23
     ec6:	98 f0       	brcs	.+38     	; 0xeee <Validate_Pos_Set_One_Delay+0x2e>
	{

		return 0;  //Pulses only can LAG!!!
	}

	if ( Rel_Position - Nominal_Mid_Pos > Max_Delay_For_Both) return 0;
     ec8:	86 1b       	sub	r24, r22
     eca:	97 0b       	sbc	r25, r23
     ecc:	8f 3f       	cpi	r24, 0xFF	; 255
     ece:	91 05       	cpc	r25, r1
     ed0:	09 f0       	breq	.+2      	; 0xed4 <Validate_Pos_Set_One_Delay+0x14>
     ed2:	68 f4       	brcc	.+26     	; 0xeee <Validate_Pos_Set_One_Delay+0x2e>

	//invert because pulse was RXed in previous half!!!!!
	//only need to invert here!
	if (!Current_Half)   //Positive half wave
     ed4:	80 91 0c 02 	lds	r24, 0x020C
     ed8:	92 2f       	mov	r25, r18
     eda:	96 1b       	sub	r25, r22
     edc:	88 23       	and	r24, r24
     ede:	19 f4       	brne	.+6      	; 0xee6 <Validate_Pos_Set_One_Delay+0x26>
		Positive_Delay = (char) (Rel_Position - Nominal_Mid_Pos);
     ee0:	90 93 eb 01 	sts	0x01EB, r25
     ee4:	02 c0       	rjmp	.+4      	; 0xeea <Validate_Pos_Set_One_Delay+0x2a>
	else				//Negative half wave
		Negative_Delay = (char) (Rel_Position - Nominal_Mid_Pos);
     ee6:	90 93 ec 01 	sts	0x01EC, r25
     eea:	81 e0       	ldi	r24, 0x01	; 1
     eec:	08 95       	ret
     eee:	80 e0       	ldi	r24, 0x00	; 0
	
	return 1;	//Default: return success
}
     ef0:	08 95       	ret

00000ef2 <Get_Sync_And_Ref_Delays>:
unsigned char Get_Sync_And_Ref_Delays(void)
{
	//Valid if Sync: 2,1,1,2
	
	//From 2,1 we extract the delay caused by half wave polarity & LC filter
	Positive_Delay = 0;	 //Must reset Delays to RX new ones!!
     ef2:	10 92 eb 01 	sts	0x01EB, r1
	Negative_Delay = 0;
     ef6:	10 92 ec 01 	sts	0x01EC, r1

	Double_Bit_in_flag = 0;		//For safety
     efa:	10 92 e3 01 	sts	0x01E3, r1

	Wait_1_empty_halfwaves();	//sleeps whole halfwave through
     efe:	7d db       	rcall	.-2310   	; 0x5fa <Wait_1_empty_halfwaves>
     f00:	07 c0       	rjmp	.+14     	; 0xf10 <Get_Sync_And_Ref_Delays+0x1e>
	//----------------------------------
	//Wait_New_Halfwave();

	//updated by interrupt, this is where the most of the time stays
	while (Double_Bit_in_flag != 1 && !Need_To_TX_Button_Action && !Need_To_TX_UART)	
		sleep_mode();
     f02:	85 b7       	in	r24, 0x35	; 53
     f04:	80 68       	ori	r24, 0x80	; 128
     f06:	85 bf       	out	0x35, r24	; 53
     f08:	88 95       	sleep
     f0a:	85 b7       	in	r24, 0x35	; 53
     f0c:	8f 77       	andi	r24, 0x7F	; 127
     f0e:	85 bf       	out	0x35, r24	; 53

	//----------------------------------
	//Wait_New_Halfwave();

	//updated by interrupt, this is where the most of the time stays
	while (Double_Bit_in_flag != 1 && !Need_To_TX_Button_Action && !Need_To_TX_UART)	
     f10:	80 91 e3 01 	lds	r24, 0x01E3
     f14:	81 30       	cpi	r24, 0x01	; 1
     f16:	41 f0       	breq	.+16     	; 0xf28 <Get_Sync_And_Ref_Delays+0x36>
     f18:	80 91 81 01 	lds	r24, 0x0181
     f1c:	88 23       	and	r24, r24
     f1e:	21 f4       	brne	.+8      	; 0xf28 <Get_Sync_And_Ref_Delays+0x36>
     f20:	80 91 f0 01 	lds	r24, 0x01F0
     f24:	88 23       	and	r24, r24
     f26:	69 f3       	breq	.-38     	; 0xf02 <Get_Sync_And_Ref_Delays+0x10>
		sleep_mode();
	
	
	if (Need_To_TX_Button_Action)
     f28:	80 91 81 01 	lds	r24, 0x0181
     f2c:	88 23       	and	r24, r24
     f2e:	29 f5       	brne	.+74     	; 0xf7a <Get_Sync_And_Ref_Delays+0x88>
		return 0;	//Sync failed need to TX now!

	//we are still in the current half wave!!!! @comparator interrupt
	Wait_New_Halfwave();	//jump to the neerest ZeroCross!
     f30:	23 db       	rcall	.-2490   	; 0x578 <Wait_New_Halfwave>
	if (Double_Bit_in_flag != 1)
		return 0;	//failed to sync
	*/

	//Here we got pulse #2 possibly
	if ( Validate_Pos_Set_One_Delay(Bit_in_Rel_Time, Pos2_L + Pos_Steps / 2) != 1)	//nominal used!!!
     f32:	80 91 e4 01 	lds	r24, 0x01E4
     f36:	90 91 e5 01 	lds	r25, 0x01E5
     f3a:	60 ed       	ldi	r22, 0xD0	; 208
     f3c:	72 e0       	ldi	r23, 0x02	; 2
     f3e:	c0 df       	rcall	.-128    	; 0xec0 <Validate_Pos_Set_One_Delay>
     f40:	81 30       	cpi	r24, 0x01	; 1
     f42:	d9 f4       	brne	.+54     	; 0xf7a <Get_Sync_And_Ref_Delays+0x88>
		return 0;	//Sync failed

	//Double_Bit_in_flag == 1	
	Double_Bit_in_flag = 0;		//Reset input buffer for next halfwave
     f44:	10 92 e3 01 	sts	0x01E3, r1

	//----------------------------------

	//Now need to RX pulse #1
	Wait_New_Halfwave();
     f48:	17 db       	rcall	.-2514   	; 0x578 <Wait_New_Halfwave>
//here ok!

	//if nothing received in this half wave return to RX(),to main
	//and recall Sync
	if (Double_Bit_in_flag != 1)
     f4a:	80 91 e3 01 	lds	r24, 0x01E3
     f4e:	81 30       	cpi	r24, 0x01	; 1
     f50:	a1 f4       	brne	.+40     	; 0xf7a <Get_Sync_And_Ref_Delays+0x88>
		return 0;	//failed to sync

	//Here we got pulse #1 possibly
	if ( Validate_Pos_Set_One_Delay(Bit_in_Rel_Time, Pos1_L + Pos_Steps / 2) != 1)
     f52:	80 91 e4 01 	lds	r24, 0x01E4
     f56:	90 91 e5 01 	lds	r25, 0x01E5
     f5a:	60 e9       	ldi	r22, 0x90	; 144
     f5c:	71 e0       	ldi	r23, 0x01	; 1
     f5e:	b0 df       	rcall	.-160    	; 0xec0 <Validate_Pos_Set_One_Delay>
     f60:	81 30       	cpi	r24, 0x01	; 1
     f62:	59 f4       	brne	.+22     	; 0xf7a <Get_Sync_And_Ref_Delays+0x88>
		return 0;	//Sync failed

	//Double_Bit_in_flag == 1	
	Double_Bit_in_flag = 0;		//Reset input buffer for next halfwave
     f64:	10 92 e3 01 	sts	0x01E3, r1
	//----------------------------------
	//2,1,1,2
	//Got 2 reference delays, now we can receive pulses easily
	
	//Waits new half, collects result, decodes using correct delay!, clears flag
	if ( Collect_Double_Bit() != 1 )	//255 if overtime
     f68:	16 db       	rcall	.-2516   	; 0x596 <Collect_Double_Bit>
     f6a:	81 30       	cpi	r24, 0x01	; 1
     f6c:	31 f4       	brne	.+12     	; 0xf7a <Get_Sync_And_Ref_Delays+0x88>
		return 0;
	
	//Waits new half, collects result, decodes using correct delay!, clears flag
	if ( Collect_Double_Bit() != 2 )	//255 if overtime
     f6e:	13 db       	rcall	.-2522   	; 0x596 <Collect_Double_Bit>
     f70:	90 e0       	ldi	r25, 0x00	; 0
     f72:	82 30       	cpi	r24, 0x02	; 2
     f74:	19 f4       	brne	.+6      	; 0xf7c <Get_Sync_And_Ref_Delays+0x8a>
     f76:	91 e0       	ldi	r25, 0x01	; 1
     f78:	01 c0       	rjmp	.+2      	; 0xf7c <Get_Sync_And_Ref_Delays+0x8a>
     f7a:	90 e0       	ldi	r25, 0x00	; 0
		return 0;

	return 1; //default, Sync completed!!

}
     f7c:	89 2f       	mov	r24, r25
     f7e:	08 95       	ret

00000f80 <Init_Timers>:
//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

void Init_Timers(void)
{
	//Enable Timer1 compareA int
	TCCR1A = 0;		//Normal mode, not CTC, need to manually clear
     f80:	1f bc       	out	0x2f, r1	; 47
					//Wont automatically clear on compare -> good for Phase split
	OCR1A = AGC_start;	//Always start ISR there!!
     f82:	88 e8       	ldi	r24, 0x88	; 136
     f84:	9b e3       	ldi	r25, 0x3B	; 59
     f86:	9b bd       	out	0x2b, r25	; 43
     f88:	8a bd       	out	0x2a, r24	; 42
	Enable_CompA_Int;	//Enable interrupt on compare 1A
     f8a:	89 b7       	in	r24, 0x39	; 57
     f8c:	80 61       	ori	r24, 0x10	; 16
     f8e:	89 bf       	out	0x39, r24	; 57
	
	//Start of timer + Prescaler setting in MACRO
}	//init_Timers
     f90:	08 95       	ret

00000f92 <__vector_7>:

//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

//Dimmer triac fire, if Off: this interrupt disabled
ISR(TIMER1_COMPB_vect)	//RX timeout, Timer2 Compare A Handler
{
     f92:	1f 92       	push	r1
     f94:	0f 92       	push	r0
     f96:	0f b6       	in	r0, 0x3f	; 63
     f98:	0f 92       	push	r0
     f9a:	11 24       	eor	r1, r1
     f9c:	8f 93       	push	r24
     f9e:	9f 93       	push	r25
	//if (isOverHeated)
	//	return;
	
	Activate_Load_Triac;	//Macro
     fa0:	94 9a       	sbi	0x12, 4	; 18
     fa2:	80 e9       	ldi	r24, 0x90	; 144
     fa4:	91 e0       	ldi	r25, 0x01	; 1
     fa6:	01 97       	sbiw	r24, 0x01	; 1
     fa8:	f1 f7       	brne	.-4      	; 0xfa6 <__vector_7+0x14>
	//This is only for triggering!, ZeroCross will switch of triac!
	_delay_us(Triac_On_Response_Time);
	Deactivate_Load_Triac;	//at the end of previous half
     faa:	94 98       	cbi	0x12, 4	; 18
	

}	//ISR(TIMER1_COMPB_vect)
     fac:	9f 91       	pop	r25
     fae:	8f 91       	pop	r24
     fb0:	0f 90       	pop	r0
     fb2:	0f be       	out	0x3f, r0	; 63
     fb4:	0f 90       	pop	r0
     fb6:	1f 90       	pop	r1
     fb8:	18 95       	reti

00000fba <__vector_3>:
//_________________Timer2_8bit_______________

//Debug
//For debug generate 50Hz square
ISR(TIMER2_COMP_vect)	//RX timeout, Timer2 Compare A Handler
{
     fba:	1f 92       	push	r1
     fbc:	0f 92       	push	r0
     fbe:	0f b6       	in	r0, 0x3f	; 63
     fc0:	0f 92       	push	r0
     fc2:	11 24       	eor	r1, r1
	if (bit_get(PORTD,BIT(3)) )
		bit_clear(PORTD,BIT(3));
	else
		bit_set(PORTD,BIT(3));
*/
}	//ISR(TIMER2_COMPA_vect)
     fc4:	0f 90       	pop	r0
     fc6:	0f be       	out	0x3f, r0	; 63
     fc8:	0f 90       	pop	r0
     fca:	1f 90       	pop	r1
     fcc:	18 95       	reti

00000fce <__vector_6>:


//_________________Timer1____________________

ISR(TIMER1_COMPA_vect)	//Timer1 Compare A Handler
{
     fce:	1f 92       	push	r1
     fd0:	0f 92       	push	r0
     fd2:	0f b6       	in	r0, 0x3f	; 63
     fd4:	0f 92       	push	r0
     fd6:	11 24       	eor	r1, r1
     fd8:	0f 93       	push	r16
     fda:	1f 93       	push	r17
     fdc:	2f 93       	push	r18
     fde:	3f 93       	push	r19
     fe0:	4f 93       	push	r20
     fe2:	5f 93       	push	r21
     fe4:	6f 93       	push	r22
     fe6:	7f 93       	push	r23
     fe8:	8f 93       	push	r24
     fea:	9f 93       	push	r25
     fec:	af 93       	push	r26
     fee:	bf 93       	push	r27
     ff0:	cf 93       	push	r28
     ff2:	df 93       	push	r29
     ff4:	ef 93       	push	r30
     ff6:	ff 93       	push	r31
	//AGC_start < Offset < UPB window

	//RX mode: Start AutoGainControl
	//TX mode: Wait for Offset -> short time -> no sleep
//Disable_UART;
	if (TXmode != 1)	//RXmode -> Enable pulse sensing
     ff8:	80 91 e1 01 	lds	r24, 0x01E1
     ffc:	81 30       	cpi	r24, 0x01	; 1
     ffe:	09 f1       	breq	.+66     	; 0x1042 <__vector_6+0x74>
	{
		Enable_Comparator;	//Dont change order!
    1000:	47 98       	cbi	0x08, 7	; 8
		Disable_Comp_Int;
    1002:	43 98       	cbi	0x08, 3	; 8
		{
		//Increase_noise_threshold
		//Slew rate: ?V/uS based on RC & PWM frequency

		//Check for overflow
		if (255 - Current_Noise_Threshold < Noise_Threshold_Step)
    1004:	cf ef       	ldi	r28, 0xFF	; 255
    1006:	d0 e0       	ldi	r29, 0x00	; 0
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1008:	00 e5       	ldi	r16, 0x50	; 80
			Current_Noise_Threshold = 255;	
    100a:	1f ef       	ldi	r17, 0xFF	; 255
    100c:	13 c0       	rjmp	.+38     	; 0x1034 <__vector_6+0x66>
	//AGC_start < t < Offset
	while ( TMR1 < Offset_Nominal )
	{
		//Accurate threshols level cannot be shown on soundcard scope!!!

		if (Signal_Input)	//Signal (now noise) is higher than Vref
    100e:	45 99       	sbic	0x08, 5	; 8
    1010:	11 c0       	rjmp	.+34     	; 0x1034 <__vector_6+0x66>
		{
		//Increase_noise_threshold
		//Slew rate: ?V/uS based on RC & PWM frequency

		//Check for overflow
		if (255 - Current_Noise_Threshold < Noise_Threshold_Step)
    1012:	20 91 6a 01 	lds	r18, 0x016A
    1016:	ce 01       	movw	r24, r28
    1018:	82 1b       	sub	r24, r18
    101a:	91 09       	sbc	r25, r1
    101c:	40 97       	sbiw	r24, 0x10	; 16
    101e:	1c f4       	brge	.+6      	; 0x1026 <__vector_6+0x58>
			Current_Noise_Threshold = 255;	
    1020:	10 93 6a 01 	sts	0x016A, r17
    1024:	03 c0       	rjmp	.+6      	; 0x102c <__vector_6+0x5e>
		else
			Current_Noise_Threshold += Noise_Threshold_Step;
    1026:	20 5f       	subi	r18, 0xF0	; 240
    1028:	20 93 6a 01 	sts	0x016A, r18

		//Set noise threshold, Vref set time: ?? !!
		Set_Ext_Vref_To_Current_Level(); //
    102c:	ee d2       	rcall	.+1500   	; 0x160a <Set_Ext_Vref_To_Current_Level>
    102e:	80 2f       	mov	r24, r16
    1030:	8a 95       	dec	r24
    1032:	f1 f7       	brne	.-4      	; 0x1030 <__vector_6+0x62>

static inline void Do_Automatic_Noise_Level (void)
{
	//Do AGC here
	//AGC_start < t < Offset
	while ( TMR1 < Offset_Nominal )
    1034:	8c b5       	in	r24, 0x2c	; 44
    1036:	9d b5       	in	r25, 0x2d	; 45
    1038:	88 55       	subi	r24, 0x58	; 88
    103a:	9e 43       	sbci	r25, 0x3E	; 62
    103c:	40 f3       	brcs	.-48     	; 0x100e <__vector_6+0x40>
	if (TXmode != 1)	//RXmode -> Enable pulse sensing
	{
		Enable_Comparator;	//Dont change order!
		Disable_Comp_Int;
		Do_Automatic_Noise_Level();
		Enable_Comp_Int;
    103e:	43 9a       	sbi	0x08, 3	; 8
    1040:	22 c0       	rjmp	.+68     	; 0x1086 <__vector_6+0xb8>
	}
	else	//TXmode -> If pulse needed, discharge CAP(s) in correct time
	{		
		if (CAP_Active == 1 && Double_Bit_out_flag == 1 && Double_Bit_buffer < 4)
    1042:	80 91 0b 02 	lds	r24, 0x020B
    1046:	81 30       	cpi	r24, 0x01	; 1
    1048:	f1 f4       	brne	.+60     	; 0x1086 <__vector_6+0xb8>
    104a:	80 91 ed 01 	lds	r24, 0x01ED
    104e:	81 30       	cpi	r24, 0x01	; 1
    1050:	d1 f4       	brne	.+52     	; 0x1086 <__vector_6+0xb8>
    1052:	80 91 e2 01 	lds	r24, 0x01E2
    1056:	84 30       	cpi	r24, 0x04	; 4
    1058:	b0 f4       	brcc	.+44     	; 0x1086 <__vector_6+0xb8>
		{
			//Make sure comparator is Disabled in ZeroCross ISR!
			//Offset for TX!  offset+40uS
			while(TMR1 < Offset_Nominal + Half_Pulse_Width);	//Wait for the correct time
    105a:	8c b5       	in	r24, 0x2c	; 44
    105c:	9d b5       	in	r25, 0x2d	; 45
    105e:	88 5a       	subi	r24, 0xA8	; 168
    1060:	9e 43       	sbci	r25, 0x3E	; 62
    1062:	d8 f3       	brcs	.-10     	; 0x105a <__vector_6+0x8c>
    1064:	20 e0       	ldi	r18, 0x00	; 0
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1066:	40 e8       	ldi	r20, 0x80	; 128
    1068:	52 e0       	ldi	r21, 0x02	; 2
    106a:	04 c0       	rjmp	.+8      	; 0x1074 <__vector_6+0xa6>
    106c:	ca 01       	movw	r24, r20
    106e:	01 97       	sbiw	r24, 0x01	; 1
    1070:	f1 f7       	brne	.-4      	; 0x106e <__vector_6+0xa0>
			for (unsigned char i=0; i<Double_Bit_buffer ;i++)	//0-3 x 160uS
    1072:	2f 5f       	subi	r18, 0xFF	; 255
    1074:	80 91 e2 01 	lds	r24, 0x01E2
    1078:	28 17       	cp	r18, r24
    107a:	c0 f3       	brcs	.-16     	; 0x106c <__vector_6+0x9e>
			{
				_delay_us(160);	//max 48uS precise @16Mhz
			}
			Fire_Triacs();		//This will discharge cap(s)
    107c:	1c da       	rcall	.-3016   	; 0x4b6 <Fire_Triacs>
			Double_Bit_out_flag = 0;
    107e:	10 92 ed 01 	sts	0x01ED, r1
			CAP_Active = 0;		//CAP depleted
    1082:	10 92 0b 02 	sts	0x020B, r1
		}
	}
	Enable_Zerocross_Interrupt;	//Cant enable it sooner/later	
    1086:	8b b7       	in	r24, 0x3b	; 59
    1088:	80 64       	ori	r24, 0x40	; 64
    108a:	8b bf       	out	0x3b, r24	; 59
	//sei() NEVER ADD THIS!!!!!!!!!
}	//ISR(TIMER1_COMPA_vect)
    108c:	ff 91       	pop	r31
    108e:	ef 91       	pop	r30
    1090:	df 91       	pop	r29
    1092:	cf 91       	pop	r28
    1094:	bf 91       	pop	r27
    1096:	af 91       	pop	r26
    1098:	9f 91       	pop	r25
    109a:	8f 91       	pop	r24
    109c:	7f 91       	pop	r23
    109e:	6f 91       	pop	r22
    10a0:	5f 91       	pop	r21
    10a2:	4f 91       	pop	r20
    10a4:	3f 91       	pop	r19
    10a6:	2f 91       	pop	r18
    10a8:	1f 91       	pop	r17
    10aa:	0f 91       	pop	r16
    10ac:	0f 90       	pop	r0
    10ae:	0f be       	out	0x3f, r0	; 63
    10b0:	0f 90       	pop	r0
    10b2:	1f 90       	pop	r1
    10b4:	18 95       	reti

000010b6 <Send_Byte>:
}	//Swap_Bytes
*/
//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

static void Send_Byte( unsigned char output_Byte_buffer)
{
    10b6:	26 e0       	ldi	r18, 0x06	; 6
    10b8:	30 e0       	ldi	r19, 0x00	; 0
*/ 

	for (unsigned char i=0;i<4;i++)
		{
			//MSB first
			Double_Bit_buffer = output_Byte_buffer >> ( (3-i)*2 ) & 0b00000011;
    10ba:	48 2f       	mov	r20, r24
    10bc:	50 e0       	ldi	r21, 0x00	; 0
					
			Double_Bit_out_flag = 1;
    10be:	61 e0       	ldi	r22, 0x01	; 1
*/ 

	for (unsigned char i=0;i<4;i++)
		{
			//MSB first
			Double_Bit_buffer = output_Byte_buffer >> ( (3-i)*2 ) & 0b00000011;
    10c0:	ca 01       	movw	r24, r20
    10c2:	02 2e       	mov	r0, r18
    10c4:	02 c0       	rjmp	.+4      	; 0x10ca <Send_Byte+0x14>
    10c6:	95 95       	asr	r25
    10c8:	87 95       	ror	r24
    10ca:	0a 94       	dec	r0
    10cc:	e2 f7       	brpl	.-8      	; 0x10c6 <Send_Byte+0x10>
    10ce:	83 70       	andi	r24, 0x03	; 3
    10d0:	80 93 e2 01 	sts	0x01E2, r24
					
			Double_Bit_out_flag = 1;
    10d4:	60 93 ed 01 	sts	0x01ED, r22
    10d8:	07 c0       	rjmp	.+14     	; 0x10e8 <Send_Byte+0x32>
			
			while(Double_Bit_out_flag == 1)	//Will be cleared by pulse out
				sleep_mode();	
    10da:	85 b7       	in	r24, 0x35	; 53
    10dc:	80 68       	ori	r24, 0x80	; 128
    10de:	85 bf       	out	0x35, r24	; 53
    10e0:	88 95       	sleep
    10e2:	85 b7       	in	r24, 0x35	; 53
    10e4:	8f 77       	andi	r24, 0x7F	; 127
    10e6:	85 bf       	out	0x35, r24	; 53
			//MSB first
			Double_Bit_buffer = output_Byte_buffer >> ( (3-i)*2 ) & 0b00000011;
					
			Double_Bit_out_flag = 1;
			
			while(Double_Bit_out_flag == 1)	//Will be cleared by pulse out
    10e8:	80 91 ed 01 	lds	r24, 0x01ED
    10ec:	81 30       	cpi	r24, 0x01	; 1
    10ee:	a9 f3       	breq	.-22     	; 0x10da <Send_Byte+0x24>
    10f0:	22 50       	subi	r18, 0x02	; 2
    10f2:	30 40       	sbci	r19, 0x00	; 0

CANT CHARGE AFTER Wait_New_Halfwave(); in the new halfwave
because we left zero cross!!!
*/ 

	for (unsigned char i=0;i<4;i++)
    10f4:	8f ef       	ldi	r24, 0xFF	; 255
    10f6:	2e 3f       	cpi	r18, 0xFE	; 254
    10f8:	38 07       	cpc	r19, r24
    10fa:	11 f7       	brne	.-60     	; 0x10c0 <Send_Byte+0xa>
			//BEFORE zerocross-> so it can charge the cap
			//and we dont miss out a halfwave!
					
		}	//for

}	//Send_Byte()
    10fc:	08 95       	ret

000010fe <TX>:
}	//ACK_Receive()

//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

void TX (unsigned char TX_Argument)
{
    10fe:	ff 92       	push	r15
    1100:	0f 93       	push	r16
    1102:	1f 93       	push	r17
    1104:	cf 93       	push	r28
    1106:	df 93       	push	r29
    1108:	98 2f       	mov	r25, r24
	//At the end give the new MDID values
	//Set Arg[x]-s before calling TX()

	unsigned char TX_Payload_length = 1;	//Only MDID in Payload (Default)
										
	TXmode = 1;	//TX
    110a:	81 e0       	ldi	r24, 0x01	; 1
    110c:	80 93 e1 01 	sts	0x01E1, r24
	if(Button_TX)//TX by button
    1110:	80 91 7e 01 	lds	r24, 0x017E
    1114:	88 23       	and	r24, r24
    1116:	49 f0       	breq	.+18     	; 0x112a <TX+0x2c>
	{
		Button_TX = 0;
    1118:	10 92 7e 01 	sts	0x017E, r1
		NID = Unit_Network_ID_fast;	//Default
    111c:	80 91 69 01 	lds	r24, 0x0169
    1120:	80 93 a8 01 	sts	0x01A8, r24
		DID = DID_Button;
    1124:	80 91 7f 01 	lds	r24, 0x017F
    1128:	0c c0       	rjmp	.+24     	; 0x1142 <TX+0x44>
	//Can be changed below
	}	
	else if(UART_TX)
    112a:	80 91 ef 01 	lds	r24, 0x01EF
    112e:	88 23       	and	r24, r24
    1130:	59 f0       	breq	.+22     	; 0x1148 <TX+0x4a>
	{
		UART_TX = 0;
    1132:	10 92 ef 01 	sts	0x01EF, r1
		NID = NID_UART;
    1136:	80 91 f1 01 	lds	r24, 0x01F1
    113a:	80 93 a8 01 	sts	0x01A8, r24
		DID = DID_UART;
    113e:	80 91 f2 01 	lds	r24, 0x01F2
    1142:	80 93 a9 01 	sts	0x01A9, r24
    1146:	0d c0       	rjmp	.+26     	; 0x1162 <TX+0x64>
		//for(unsigned char i=1;i<=16;i++)
		//	Arg[i] = Arg_UART(i);
	}
	else//Auto_TX
	{
		NID = Unit_Network_ID_fast;	//Default
    1148:	80 91 69 01 	lds	r24, 0x0169
    114c:	80 93 a8 01 	sts	0x01A8, r24
		DID = SID;//respone for device TX
    1150:	80 91 aa 01 	lds	r24, 0x01AA
    1154:	80 93 a9 01 	sts	0x01A9, r24
		//clear ACK
		bit_clear( Header_Byte[1], BIT(6) );
		bit_clear( Header_Byte[1], BIT(5) );
    1158:	80 91 a7 01 	lds	r24, 0x01A7
		bit_clear( Header_Byte[1], BIT(4) );
    115c:	8f 78       	andi	r24, 0x8F	; 143
    115e:	80 93 a7 01 	sts	0x01A7, r24
	}

	MDID = TX_Argument; 
    1162:	90 93 94 01 	sts	0x0194, r25
	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@


	switch (TX_Argument) 
    1166:	92 32       	cpi	r25, 0x22	; 34
    1168:	09 f4       	brne	.+2      	; 0x116c <TX+0x6e>
    116a:	b9 c0       	rjmp	.+370    	; 0x12de <TX+0x1e0>
    116c:	93 32       	cpi	r25, 0x23	; 35
    116e:	58 f5       	brcc	.+86     	; 0x11c6 <TX+0xc8>
    1170:	9b 30       	cpi	r25, 0x0B	; 11
    1172:	09 f4       	brne	.+2      	; 0x1176 <TX+0x78>
    1174:	89 c0       	rjmp	.+274    	; 0x1288 <TX+0x18a>
    1176:	9c 30       	cpi	r25, 0x0C	; 12
    1178:	80 f4       	brcc	.+32     	; 0x119a <TX+0x9c>
    117a:	93 30       	cpi	r25, 0x03	; 3
    117c:	09 f4       	brne	.+2      	; 0x1180 <TX+0x82>
    117e:	7b c0       	rjmp	.+246    	; 0x1276 <TX+0x178>
    1180:	94 30       	cpi	r25, 0x04	; 4
    1182:	20 f4       	brcc	.+8      	; 0x118c <TX+0x8e>
    1184:	91 30       	cpi	r25, 0x01	; 1
    1186:	09 f0       	breq	.+2      	; 0x118a <TX+0x8c>
    1188:	22 c1       	rjmp	.+580    	; 0x13ce <TX+0x2d0>
    118a:	24 c1       	rjmp	.+584    	; 0x13d4 <TX+0x2d6>
    118c:	98 30       	cpi	r25, 0x08	; 8
    118e:	08 f4       	brcc	.+2      	; 0x1192 <TX+0x94>
    1190:	1e c1       	rjmp	.+572    	; 0x13ce <TX+0x2d0>
    1192:	98 30       	cpi	r25, 0x08	; 8
    1194:	09 f0       	breq	.+2      	; 0x1198 <TX+0x9a>
    1196:	d3 c1       	rjmp	.+934    	; 0x153e <TX+0x440>
    1198:	20 c1       	rjmp	.+576    	; 0x13da <TX+0x2dc>
    119a:	9f 30       	cpi	r25, 0x0F	; 15
    119c:	09 f4       	brne	.+2      	; 0x11a0 <TX+0xa2>
    119e:	17 c1       	rjmp	.+558    	; 0x13ce <TX+0x2d0>
    11a0:	90 31       	cpi	r25, 0x10	; 16
    11a2:	38 f4       	brcc	.+14     	; 0x11b2 <TX+0xb4>
    11a4:	9d 30       	cpi	r25, 0x0D	; 13
    11a6:	09 f4       	brne	.+2      	; 0x11aa <TX+0xac>
    11a8:	12 c1       	rjmp	.+548    	; 0x13ce <TX+0x2d0>
    11aa:	9e 30       	cpi	r25, 0x0E	; 14
    11ac:	08 f0       	brcs	.+2      	; 0x11b0 <TX+0xb2>
    11ae:	12 c1       	rjmp	.+548    	; 0x13d4 <TX+0x2d6>
    11b0:	6b c0       	rjmp	.+214    	; 0x1288 <TX+0x18a>
    11b2:	91 31       	cpi	r25, 0x11	; 17
    11b4:	09 f4       	brne	.+2      	; 0x11b8 <TX+0xba>
    11b6:	7b c0       	rjmp	.+246    	; 0x12ae <TX+0x1b0>
    11b8:	91 31       	cpi	r25, 0x11	; 17
    11ba:	08 f4       	brcc	.+2      	; 0x11be <TX+0xc0>
    11bc:	6c c0       	rjmp	.+216    	; 0x1296 <TX+0x198>
    11be:	90 32       	cpi	r25, 0x20	; 32
    11c0:	08 f4       	brcc	.+2      	; 0x11c4 <TX+0xc6>
    11c2:	bd c1       	rjmp	.+890    	; 0x153e <TX+0x440>
    11c4:	04 c1       	rjmp	.+520    	; 0x13ce <TX+0x2d0>
    11c6:	90 38       	cpi	r25, 0x80	; 128
    11c8:	09 f4       	brne	.+2      	; 0x11cc <TX+0xce>
    11ca:	a9 c0       	rjmp	.+338    	; 0x131e <TX+0x220>
    11cc:	91 38       	cpi	r25, 0x81	; 129
    11ce:	e0 f4       	brcc	.+56     	; 0x1208 <TX+0x10a>
    11d0:	96 32       	cpi	r25, 0x26	; 38
    11d2:	09 f4       	brne	.+2      	; 0x11d6 <TX+0xd8>
    11d4:	9e c0       	rjmp	.+316    	; 0x1312 <TX+0x214>
    11d6:	97 32       	cpi	r25, 0x27	; 39
    11d8:	38 f4       	brcc	.+14     	; 0x11e8 <TX+0xea>
    11da:	94 32       	cpi	r25, 0x24	; 36
    11dc:	09 f4       	brne	.+2      	; 0x11e0 <TX+0xe2>
    11de:	f7 c0       	rjmp	.+494    	; 0x13ce <TX+0x2d0>
    11e0:	95 32       	cpi	r25, 0x25	; 37
    11e2:	08 f0       	brcs	.+2      	; 0x11e6 <TX+0xe8>
    11e4:	fa c0       	rjmp	.+500    	; 0x13da <TX+0x2dc>
    11e6:	86 c0       	rjmp	.+268    	; 0x12f4 <TX+0x1f6>
    11e8:	90 33       	cpi	r25, 0x30	; 48
    11ea:	09 f4       	brne	.+2      	; 0x11ee <TX+0xf0>
    11ec:	f0 c0       	rjmp	.+480    	; 0x13ce <TX+0x2d0>
    11ee:	91 33       	cpi	r25, 0x31	; 49
    11f0:	20 f4       	brcc	.+8      	; 0x11fa <TX+0xfc>
    11f2:	97 32       	cpi	r25, 0x27	; 39
    11f4:	09 f0       	breq	.+2      	; 0x11f8 <TX+0xfa>
    11f6:	a3 c1       	rjmp	.+838    	; 0x153e <TX+0x440>
    11f8:	ea c0       	rjmp	.+468    	; 0x13ce <TX+0x2d0>
    11fa:	91 33       	cpi	r25, 0x31	; 49
    11fc:	09 f4       	brne	.+2      	; 0x1200 <TX+0x102>
    11fe:	ea c0       	rjmp	.+468    	; 0x13d4 <TX+0x2d6>
    1200:	9f 33       	cpi	r25, 0x3F	; 63
    1202:	09 f0       	breq	.+2      	; 0x1206 <TX+0x108>
    1204:	9c c1       	rjmp	.+824    	; 0x153e <TX+0x440>
    1206:	e3 c0       	rjmp	.+454    	; 0x13ce <TX+0x2d0>
    1208:	90 39       	cpi	r25, 0x90	; 144
    120a:	09 f4       	brne	.+2      	; 0x120e <TX+0x110>
    120c:	9a c0       	rjmp	.+308    	; 0x1342 <TX+0x244>
    120e:	91 39       	cpi	r25, 0x91	; 145
    1210:	50 f4       	brcc	.+20     	; 0x1226 <TX+0x128>
    1212:	96 38       	cpi	r25, 0x86	; 134
    1214:	09 f4       	brne	.+2      	; 0x1218 <TX+0x11a>
    1216:	92 c0       	rjmp	.+292    	; 0x133c <TX+0x23e>
    1218:	9f 38       	cpi	r25, 0x8F	; 143
    121a:	09 f4       	brne	.+2      	; 0x121e <TX+0x120>
    121c:	d8 c0       	rjmp	.+432    	; 0x13ce <TX+0x2d0>
    121e:	95 38       	cpi	r25, 0x85	; 133
    1220:	09 f0       	breq	.+2      	; 0x1224 <TX+0x126>
    1222:	8d c1       	rjmp	.+794    	; 0x153e <TX+0x440>
    1224:	7f c0       	rjmp	.+254    	; 0x1324 <TX+0x226>
    1226:	92 39       	cpi	r25, 0x92	; 146
    1228:	09 f4       	brne	.+2      	; 0x122c <TX+0x12e>
    122a:	d1 c0       	rjmp	.+418    	; 0x13ce <TX+0x2d0>
    122c:	92 39       	cpi	r25, 0x92	; 146
    122e:	08 f4       	brcc	.+2      	; 0x1232 <TX+0x134>
    1230:	b3 c0       	rjmp	.+358    	; 0x1398 <TX+0x29a>
    1232:	93 39       	cpi	r25, 0x93	; 147
    1234:	09 f4       	brne	.+2      	; 0x1238 <TX+0x13a>
    1236:	c9 c0       	rjmp	.+402    	; 0x13ca <TX+0x2cc>
    1238:	9f 39       	cpi	r25, 0x9F	; 159
    123a:	09 f0       	breq	.+2      	; 0x123e <TX+0x140>
    123c:	80 c1       	rjmp	.+768    	; 0x153e <TX+0x440>
			//TX_Payload_length = 1;	//MDID: Default
			break;
//my report
		case Device_Sensor_Report:
			TX_Payload_length = 5;//MDID + Light_SS + Temp_SS			
			Read_Sensor();
    123e:	ab dd       	rcall	.-1194   	; 0xd96 <Read_Sensor>
			Arg[1] = Light_Value>>8;
    1240:	80 91 e7 01 	lds	r24, 0x01E7
    1244:	90 91 e8 01 	lds	r25, 0x01E8
    1248:	90 93 95 01 	sts	0x0195, r25
			Arg[2] = Light_Value;
    124c:	80 91 e7 01 	lds	r24, 0x01E7
    1250:	90 91 e8 01 	lds	r25, 0x01E8
    1254:	80 93 96 01 	sts	0x0196, r24
			Arg[3] = Temp_Value>>8;
    1258:	80 91 e9 01 	lds	r24, 0x01E9
    125c:	90 91 ea 01 	lds	r25, 0x01EA
    1260:	90 93 97 01 	sts	0x0197, r25
			Arg[4] = Temp_Value;
    1264:	80 91 e9 01 	lds	r24, 0x01E9
    1268:	90 91 ea 01 	lds	r25, 0x01EA
    126c:	80 93 98 01 	sts	0x0198, r24
    1270:	55 e0       	ldi	r21, 0x05	; 5
    1272:	f5 2e       	mov	r15, r21
    1274:	b4 c0       	rjmp	.+360    	; 0x13de <TX+0x2e0>

	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

		case Start_Setup_Mode_cmd:		//Enable Setup mode
			TX_Payload_length = 3;		//MDID, Arg[1-2]
			Arg[1] = Arg_UART(1);//Arg[1] = Password MSB 0-255
    1276:	80 91 f5 01 	lds	r24, 0x01F5
    127a:	80 93 95 01 	sts	0x0195, r24
			Arg[2] = Arg_UART(1);//Arg[2] = Password LSB 0-255
    127e:	80 91 f5 01 	lds	r24, 0x01F5
    1282:	80 93 96 01 	sts	0x0196, r24
    1286:	a6 c0       	rjmp	.+332    	; 0x13d4 <TX+0x2d6>
			
			//Receiver must be in Setup mode for this
			//Packet Must be Direct Packet!
			//Arg[1] = Link_ID 1-250
			
			if (Arg[1] == 0 || Arg[1] > 250) return;	//For safety
    1288:	80 91 95 01 	lds	r24, 0x0195
    128c:	81 50       	subi	r24, 0x01	; 1
    128e:	8a 3f       	cpi	r24, 0xFA	; 250
    1290:	08 f4       	brcc	.+2      	; 0x1294 <TX+0x196>
    1292:	a3 c0       	rjmp	.+326    	; 0x13da <TX+0x2dc>
    1294:	54 c1       	rjmp	.+680    	; 0x153e <TX+0x440>
	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

		case Get_Register_Value_cmd:	//Answer: Register Values Report
			TX_Payload_length = 3;		//MDID, Arg[1-2]
			
Arg[1] = Arg_UART(1);//Start register address	0-255
    1296:	80 91 f5 01 	lds	r24, 0x01F5
    129a:	80 93 95 01 	sts	0x0195, r24
Arg[2] = Arg_UART(2);//number of registers to be retrieved	1-16
    129e:	80 91 f6 01 	lds	r24, 0x01F6
    12a2:	80 93 96 01 	sts	0x0196, r24
	
Number_of_Register = Arg[2];		
    12a6:	80 93 ee 01 	sts	0x01EE, r24
			if( Arg[2] == 0 || Arg[2] > 16 ) return;	//For safety
    12aa:	81 50       	subi	r24, 0x01	; 1
    12ac:	1f c0       	rjmp	.+62     	; 0x12ec <TX+0x1ee>
//edited By Ryu!
///////////
		case Set_Register_Value_cmd:	//
			TX_Payload_length = 3;		//MDID, Arg[1-2], opt: Arg[3-17]
			
			TX_Payload_length = 1 + Reserve_UART;//MDID + Arg
    12ae:	40 91 f3 01 	lds	r20, 0x01F3
    12b2:	21 e0       	ldi	r18, 0x01	; 1
    12b4:	30 e0       	ldi	r19, 0x00	; 0
    12b6:	0a c0       	rjmp	.+20     	; 0x12cc <TX+0x1ce>
			for(int i=1;i<=Reserve_UART;i++)
				Arg[i] = Arg_UART(i);
    12b8:	f9 01       	movw	r30, r18
    12ba:	ec 50       	subi	r30, 0x0C	; 12
    12bc:	fe 4f       	sbci	r31, 0xFE	; 254
    12be:	80 81       	ld	r24, Z
    12c0:	f9 01       	movw	r30, r18
    12c2:	ec 56       	subi	r30, 0x6C	; 108
    12c4:	fe 4f       	sbci	r31, 0xFE	; 254
    12c6:	80 83       	st	Z, r24
///////////
		case Set_Register_Value_cmd:	//
			TX_Payload_length = 3;		//MDID, Arg[1-2], opt: Arg[3-17]
			
			TX_Payload_length = 1 + Reserve_UART;//MDID + Arg
			for(int i=1;i<=Reserve_UART;i++)
    12c8:	2f 5f       	subi	r18, 0xFF	; 255
    12ca:	3f 4f       	sbci	r19, 0xFF	; 255
    12cc:	80 91 f3 01 	lds	r24, 0x01F3
    12d0:	90 e0       	ldi	r25, 0x00	; 0
    12d2:	82 17       	cp	r24, r18
    12d4:	93 07       	cpc	r25, r19
    12d6:	84 f7       	brge	.-32     	; 0x12b8 <TX+0x1ba>
//edited By Ryu!
///////////
		case Set_Register_Value_cmd:	//
			TX_Payload_length = 3;		//MDID, Arg[1-2], opt: Arg[3-17]
			
			TX_Payload_length = 1 + Reserve_UART;//MDID + Arg
    12d8:	f4 2e       	mov	r15, r20
    12da:	f3 94       	inc	r15
    12dc:	80 c0       	rjmp	.+256    	; 0x13de <TX+0x2e0>

			//Arg[1] = Level 0-100
			//Arg[2] = FadeRate 0-15, optional, RX can handle if >15

			
			if( Arg[1] > 100 ) return;	//For safety
    12de:	80 91 95 01 	lds	r24, 0x0195
    12e2:	85 36       	cpi	r24, 0x65	; 101
    12e4:	08 f0       	brcs	.+2      	; 0x12e8 <TX+0x1ea>
    12e6:	2b c1       	rjmp	.+598    	; 0x153e <TX+0x440>
			if( Arg[2] > 15 ) return;	//For safety, why send bigger if not used?!
    12e8:	80 91 96 01 	lds	r24, 0x0196
    12ec:	80 31       	cpi	r24, 0x10	; 16
    12ee:	08 f4       	brcc	.+2      	; 0x12f2 <TX+0x1f4>
    12f0:	71 c0       	rjmp	.+226    	; 0x13d4 <TX+0x2d6>
    12f2:	25 c1       	rjmp	.+586    	; 0x153e <TX+0x440>
			TX_Payload_length = 3;		//MDID, Arg[1], opt:Arg[2]
			//Payload min:2 max:3
			
			//Arg[1] = Level 0-100
			//Arg[2] = FadeRate 0-15, optional, RX can handle if >15
Arg[1] = Arg_UART(1);//level
    12f4:	80 91 f5 01 	lds	r24, 0x01F5
    12f8:	80 93 95 01 	sts	0x0195, r24
Arg[2] = Arg_UART(2);//fade	
    12fc:	90 91 f6 01 	lds	r25, 0x01F6
    1300:	90 93 96 01 	sts	0x0196, r25
			if( Arg[1] > 100 ) return;	//For safety
    1304:	85 36       	cpi	r24, 0x65	; 101
    1306:	08 f0       	brcs	.+2      	; 0x130a <TX+0x20c>
    1308:	1a c1       	rjmp	.+564    	; 0x153e <TX+0x440>
			if( Arg[2] > 15 ) return;	//For safety, why send bigger if not used?!
    130a:	90 31       	cpi	r25, 0x10	; 16
    130c:	08 f4       	brcc	.+2      	; 0x1310 <TX+0x212>
    130e:	62 c0       	rjmp	.+196    	; 0x13d4 <TX+0x2d6>
    1310:	16 c1       	rjmp	.+556    	; 0x153e <TX+0x440>
			//Payload min:2 max:3
			
			//Arg[1] = Level or state 0-100
			//Arg[2] = Faderate NOT used!	0-255
			
			if( Arg[1] > 100 ) return;	//For safety
    1312:	80 91 95 01 	lds	r24, 0x0195
    1316:	85 36       	cpi	r24, 0x65	; 101
    1318:	08 f4       	brcc	.+2      	; 0x131c <TX+0x21e>
    131a:	5f c0       	rjmp	.+190    	; 0x13da <TX+0x2dc>
    131c:	10 c1       	rjmp	.+544    	; 0x153e <TX+0x440>
			TX_Payload_length = 2;		//MDID, Arg[1]
			
			//Arg[1]: old MDID	0–255
			//order important!
			
			Arg[1] = MDID;	//Message Data ID of the received Packet
    131e:	90 93 95 01 	sts	0x0195, r25
    1322:	0c c0       	rjmp	.+24     	; 0x133c <TX+0x23e>
			//into an 8 bit variable !!!!!!!!!!!!!!!!!!
			
			//random
			//NO WAY TO REPORT ANY ADDRESS BECAUSE ALL ADRR-S ARE 16BITS!!!!!
			//maybe just on PIC!
			Arg[1] = 0b10101101;	//CRAP!! CANT send the int var's 16bit address in 1Byte!!!
    1324:	8d ea       	ldi	r24, 0xAD	; 173
    1326:	80 93 95 01 	sts	0x0195, r24

			Arg[2] = High_Byte( Setup_5min_Divider_16bit );	//Slow
    132a:	80 91 dd 01 	lds	r24, 0x01DD
    132e:	90 91 de 01 	lds	r25, 0x01DE
    1332:	90 93 96 01 	sts	0x0196, r25
			
			DID = 0;	//Report to everyone
    1336:	10 92 a9 01 	sts	0x01A9, r1
    133a:	4c c0       	rjmp	.+152    	; 0x13d4 <TX+0x2d6>
			
			//Arg[1]: output percent 0-100, based on WS1D
			
			//Arg[1] = desired_output_lev;
			
			DID = 0;	//Report to everyone
    133c:	10 92 a9 01 	sts	0x01A9, r1
    1340:	4c c0       	rjmp	.+152    	; 0x13da <TX+0x2dc>
			
			//At now (untouched payload):
			//Arg[1] = Start register address	0-255
			//Arg[2] = number of registers to be retrieved	1-16
			{
				unsigned char Length = Arg[2];	//1-16, Arg[2] will be rewritten
    1342:	f0 90 96 01 	lds	r15, 0x0196

				if (Length == 0 || Length > 16) return;		//For safety
    1346:	8f 2d       	mov	r24, r15
    1348:	81 50       	subi	r24, 0x01	; 1
    134a:	80 31       	cpi	r24, 0x10	; 16
    134c:	08 f0       	brcs	.+2      	; 0x1350 <TX+0x252>
    134e:	f7 c0       	rjmp	.+494    	; 0x153e <TX+0x440>
    1350:	c6 e9       	ldi	r28, 0x96	; 150
    1352:	d1 e0       	ldi	r29, 0x01	; 1
    1354:	00 e0       	ldi	r16, 0x00	; 0
    1356:	10 e0       	ldi	r17, 0x00	; 0
    1358:	19 c0       	rjmp	.+50     	; 0x138c <TX+0x28e>
				//Protect Password if not in Setup mode
				//Check for every byte

				for (unsigned char i=0;i<Length;i++)
				{
					if (SETUP_mode == 1)	//No need to protect password
    135a:	80 91 df 01 	lds	r24, 0x01DF
    135e:	81 30       	cpi	r24, 0x01	; 1
    1360:	21 f4       	brne	.+8      	; 0x136a <TX+0x26c>
						Arg[i+2] = Read_EEPROM(Arg[1] + i);	//Arg[2] - Arg[17]
    1362:	80 91 95 01 	lds	r24, 0x0195
    1366:	82 0f       	add	r24, r18
    1368:	0c c0       	rjmp	.+24     	; 0x1382 <TX+0x284>
								
					else	//Protect Password
						
						if ( 	(Arg[1] + i) == Netw_PWD_Addr_L || 
    136a:	30 91 95 01 	lds	r19, 0x0195
    136e:	c8 01       	movw	r24, r16
    1370:	83 0f       	add	r24, r19
    1372:	91 1d       	adc	r25, r1
    1374:	02 97       	sbiw	r24, 0x02	; 2
    1376:	02 97       	sbiw	r24, 0x02	; 2
    1378:	10 f4       	brcc	.+4      	; 0x137e <TX+0x280>
								(Arg[1] + i) == Netw_PWD_Addr_H	)					
									Arg[i+2] = 0x00;	//No need to read EEPROM
    137a:	18 82       	st	Y, r1
    137c:	04 c0       	rjmp	.+8      	; 0x1386 <TX+0x288>
						else
							Arg[i+2] = Read_EEPROM(Arg[1] + i);	//Arg[2] - Arg[17]
    137e:	82 2f       	mov	r24, r18
    1380:	83 0f       	add	r24, r19
    1382:	8f d8       	rcall	.-3810   	; 0x4a2 <Read_EEPROM>
    1384:	88 83       	st	Y, r24
    1386:	0f 5f       	subi	r16, 0xFF	; 255
    1388:	1f 4f       	sbci	r17, 0xFF	; 255
    138a:	21 96       	adiw	r28, 0x01	; 1
    138c:	20 2f       	mov	r18, r16
				
				//Arg[1] STAYS
				//Protect Password if not in Setup mode
				//Check for every byte

				for (unsigned char i=0;i<Length;i++)
    138e:	0f 15       	cp	r16, r15
    1390:	20 f3       	brcs	.-56     	; 0x135a <TX+0x25c>
			{
				unsigned char Length = Arg[2];	//1-16, Arg[2] will be rewritten

				if (Length == 0 || Length > 16) return;		//For safety
				
				TX_Payload_length = 2 + Arg[2];	//MDID, Start Address, length
    1392:	82 e0       	ldi	r24, 0x02	; 2
    1394:	f8 0e       	add	r15, r24
    1396:	16 c0       	rjmp	.+44     	; 0x13c4 <TX+0x2c6>
			
			//At now (untouched payload):
			//Arg[1] = Start register address	0-255
			//Arg[2] = number of registers to be retrieved	1-16
			{
				unsigned char Length = Arg[2];	//1-16, Arg[2] will be rewritten
    1398:	00 91 96 01 	lds	r16, 0x0196

				if (Length == 0 || Length > 16) return;		//For safety
    139c:	80 2f       	mov	r24, r16
    139e:	81 50       	subi	r24, 0x01	; 1
    13a0:	80 31       	cpi	r24, 0x10	; 16
    13a2:	08 f0       	brcs	.+2      	; 0x13a6 <TX+0x2a8>
    13a4:	cc c0       	rjmp	.+408    	; 0x153e <TX+0x440>
    13a6:	c6 e9       	ldi	r28, 0x96	; 150
    13a8:	d1 e0       	ldi	r29, 0x01	; 1
    13aa:	10 e0       	ldi	r17, 0x00	; 0
    13ac:	06 c0       	rjmp	.+12     	; 0x13ba <TX+0x2bc>
				//Arg[1] STAYS
				//No need to protect password

				for (unsigned char i=0;i<Length;i++)
				{
					Arg[i+2] = Read_EEPROM(Arg[1] + i);	//Arg[2] - Arg[17]
    13ae:	80 91 95 01 	lds	r24, 0x0195
    13b2:	81 0f       	add	r24, r17
    13b4:	76 d8       	rcall	.-3860   	; 0x4a2 <Read_EEPROM>
    13b6:	89 93       	st	Y+, r24
				TX_Payload_length = 2 + Arg[2];	//MDID, Start Address, length
				
				//Arg[1] STAYS
				//No need to protect password

				for (unsigned char i=0;i<Length;i++)
    13b8:	1f 5f       	subi	r17, 0xFF	; 255
    13ba:	10 17       	cp	r17, r16
    13bc:	c0 f3       	brcs	.-16     	; 0x13ae <TX+0x2b0>
			{
				unsigned char Length = Arg[2];	//1-16, Arg[2] will be rewritten

				if (Length == 0 || Length > 16) return;		//For safety
				
				TX_Payload_length = 2 + Arg[2];	//MDID, Start Address, length
    13be:	42 e0       	ldi	r20, 0x02	; 2
    13c0:	f4 2e       	mov	r15, r20
    13c2:	f0 0e       	add	r15, r16
					Arg[i+2] = Read_EEPROM(Arg[1] + i);	//Arg[2] - Arg[17]
				}
				
			}	//Block
			
			DID = 0;	//Report to everyone
    13c4:	10 92 a9 01 	sts	0x01A9, r1
    13c8:	0a c0       	rjmp	.+20     	; 0x13de <TX+0x2e0>
	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

		case Heartbeat_Report:			//
			//TX_Payload_length = 1;	//MDID: Default
			
			DID = 0;	//Report to everyone
    13ca:	10 92 a9 01 	sts	0x01A9, r1
    13ce:	ff 24       	eor	r15, r15
    13d0:	f3 94       	inc	r15
    13d2:	05 c0       	rjmp	.+10     	; 0x13de <TX+0x2e0>
			//SID is set later
			
			break;
    13d4:	33 e0       	ldi	r19, 0x03	; 3
    13d6:	f3 2e       	mov	r15, r19
    13d8:	02 c0       	rjmp	.+4      	; 0x13de <TX+0x2e0>
    13da:	22 e0       	ldi	r18, 0x02	; 2
    13dc:	f2 2e       	mov	r15, r18
	//TX count

	//NID ALWAYS loaded with this device's at the top
	//but can be overwrited when needed by commands	
	
	SID = Unit_ID_fast;				 	//This device's address, only Destionation 
    13de:	80 91 0a 02 	lds	r24, 0x020A
    13e2:	80 93 aa 01 	sts	0x01AA, r24
	//#define CTL1	Header_Byte[1]
	//CTL0/1 also set in TX_Multi_Packet() (Header_Byte[0/1] )!!!!!!
	//Only set payload here!!!!!
	
	//if DID is 0x00 (broadcast) must be Direct packet!
	if (DID == 0x00)
    13e6:	80 91 a9 01 	lds	r24, 0x01A9
    13ea:	88 23       	and	r24, r24
    13ec:	29 f4       	brne	.+10     	; 0x13f8 <TX+0x2fa>
		CTL0 &= 0b01111111;
    13ee:	80 91 a6 01 	lds	r24, 0x01A6
    13f2:	8f 77       	andi	r24, 0x7F	; 127
    13f4:	80 93 a6 01 	sts	0x01A6, r24
	
	CTL0 &= 0b11100000;				//Linkbit,Rep could be set!!!!
	CTL0 |= TX_Payload_length + 6;	//length min:6 (CTL0/1,NID,DID,SID,CHK) + 0-18
    13f8:	9f 2d       	mov	r25, r15
    13fa:	9a 5f       	subi	r25, 0xFA	; 250
    13fc:	80 91 a6 01 	lds	r24, 0x01A6
    1400:	80 7e       	andi	r24, 0xE0	; 224
    1402:	98 2b       	or	r25, r24
    1404:	90 93 a6 01 	sts	0x01A6, r25
	//CTL1 is fully set in TX_Multi_Packet!!!!!!!!!!!!


	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	Checksum_Byte = Calced_checksum();	//Calc new checksum
    1408:	97 d8       	rcall	.-3794   	; 0x538 <Calced_checksum>
    140a:	80 93 ab 01 	sts	0x01AB, r24
	//Send out Bytes -> Double bits!!
	//CANT USE COMMON BASE WITH RX -> DIFFERENT LENGTH!!!

	//wait 2 + RANDOM EMPTY halfwaves !!!!!!!!!!

	Wait_1_empty_halfwaves ();	//RX will be auto switched on then off
    140e:	f5 d8       	rcall	.-3606   	; 0x5fa <Wait_1_empty_halfwaves>

	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
	
	Send_Byte( Sync_Byte );	//Transmit Sync Byte
    1410:	86 e9       	ldi	r24, 0x96	; 150
    1412:	51 de       	rcall	.-862    	; 0x10b6 <Send_Byte>
    1414:	c6 ea       	ldi	r28, 0xA6	; 166
    1416:	d1 e0       	ldi	r29, 0x01	; 1
	
	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	for (unsigned char i=0;i<5;i++)	//Transmit Header Bytes: 5
		Send_Byte( Header_Byte[i] );			
    1418:	89 91       	ld	r24, Y+
    141a:	4d de       	rcall	.-870    	; 0x10b6 <Send_Byte>
	
	Send_Byte( Sync_Byte );	//Transmit Sync Byte
	
	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	for (unsigned char i=0;i<5;i++)	//Transmit Header Bytes: 5
    141c:	a1 e0       	ldi	r26, 0x01	; 1
    141e:	cb 3a       	cpi	r28, 0xAB	; 171
    1420:	da 07       	cpc	r29, r26
    1422:	d1 f7       	brne	.-12     	; 0x1418 <TX+0x31a>
    1424:	04 e9       	ldi	r16, 0x94	; 148
    1426:	11 e0       	ldi	r17, 0x01	; 1
	
	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
		
	//Transmit Payload Bytes: 0-18 

	for (unsigned char i=0; i<TX_Payload_length ;i++)	//0-18 default:1 (MDID)
    1428:	cf 2d       	mov	r28, r15
    142a:	d0 e0       	ldi	r29, 0x00	; 0
    142c:	c0 0f       	add	r28, r16
    142e:	d1 1f       	adc	r29, r17
    1430:	04 c0       	rjmp	.+8      	; 0x143a <TX+0x33c>
		Send_Byte( Payload_Byte[i] );
    1432:	f8 01       	movw	r30, r16
    1434:	81 91       	ld	r24, Z+
    1436:	8f 01       	movw	r16, r30
    1438:	3e de       	rcall	.-900    	; 0x10b6 <Send_Byte>
	
	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
		
	//Transmit Payload Bytes: 0-18 

	for (unsigned char i=0; i<TX_Payload_length ;i++)	//0-18 default:1 (MDID)
    143a:	0c 17       	cp	r16, r28
    143c:	1d 07       	cpc	r17, r29
    143e:	c9 f7       	brne	.-14     	; 0x1432 <TX+0x334>
		Send_Byte( Payload_Byte[i] );
	
	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	//Transmit checksum Byte: 1 Byte
	Send_Byte( Checksum_Byte );	
    1440:	80 91 ab 01 	lds	r24, 0x01AB
    1444:	38 de       	rcall	.-912    	; 0x10b6 <Send_Byte>
	//
	
	//check ACK pulse
	//Only receive ACK-es after the last packet of Multipackets
	if (LINK_bit == 0 && Transmit_Cnt == Transmit_Seq )	//Last packet, only direct
    1446:	80 91 a6 01 	lds	r24, 0x01A6
    144a:	87 fd       	sbrc	r24, 7
    144c:	78 c0       	rjmp	.+240    	; 0x153e <TX+0x440>
    144e:	20 91 a7 01 	lds	r18, 0x01A7
    1452:	82 2f       	mov	r24, r18
    1454:	86 95       	lsr	r24
    1456:	86 95       	lsr	r24
    1458:	90 e0       	ldi	r25, 0x00	; 0
    145a:	30 e0       	ldi	r19, 0x00	; 0
    145c:	82 27       	eor	r24, r18
    145e:	93 27       	eor	r25, r19
    1460:	83 70       	andi	r24, 0x03	; 3
    1462:	90 70       	andi	r25, 0x00	; 0
    1464:	89 2b       	or	r24, r25
    1466:	09 f0       	breq	.+2      	; 0x146a <TX+0x36c>
    1468:	6a c0       	rjmp	.+212    	; 0x153e <TX+0x440>
	WE ARE NOW IN AFTER PULSE OUT AND BEFORE ZEROCROSS
	SO NEED TO DISABLE TXMODE AND WAIT TO NEXT HALF
	TO GET ACK_PULSE
	*/
	unsigned char Double_Bit_TMP = 255;	
	TXmode = 0;
    146a:	10 92 e1 01 	sts	0x01E1, r1
	Wait_New_Halfwave();
    146e:	84 d8       	rcall	.-3832   	; 0x578 <Wait_New_Halfwave>

	if ( ACK_Pulse_Req )
    1470:	80 91 a7 01 	lds	r24, 0x01A7
    1474:	82 95       	swap	r24
    1476:	8f 70       	andi	r24, 0x0F	; 15
    1478:	80 ff       	sbrs	r24, 0
    147a:	10 c0       	rjmp	.+32     	; 0x149c <TX+0x39e>
	{
		Collect_Double_Bit();
    147c:	8c d8       	rcall	.-3816   	; 0x596 <Collect_Double_Bit>
		if(Double_Bit_buffer == ACK_pulse_position)	
    147e:	80 91 e2 01 	lds	r24, 0x01E2
    1482:	83 30       	cpi	r24, 0x03	; 3
    1484:	31 f4       	brne	.+12     	; 0x1492 <TX+0x394>
		{
			ACK_Pulse_Flag = 1;
    1486:	81 e0       	ldi	r24, 0x01	; 1
    1488:	80 93 dc 01 	sts	0x01DC, r24
			printf("y");
    148c:	89 e7       	ldi	r24, 0x79	; 121
    148e:	90 e0       	ldi	r25, 0x00	; 0
    1490:	04 c0       	rjmp	.+8      	; 0x149a <TX+0x39c>
		}
		else
		{
			ACK_Pulse_Flag = 0;		
    1492:	10 92 dc 01 	sts	0x01DC, r1
			printf("n");
    1496:	8e e6       	ldi	r24, 0x6E	; 110
    1498:	90 e0       	ldi	r25, 0x00	; 0
    149a:	8a d1       	rcall	.+788    	; 0x17b0 <putchar>
		}
	}

	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
 
	if ( ID_Pulse_Req )
    149c:	80 91 a7 01 	lds	r24, 0x01A7
    14a0:	82 95       	swap	r24
    14a2:	8f 70       	andi	r24, 0x0F	; 15
    14a4:	81 ff       	sbrs	r24, 1
    14a6:	4b c0       	rjmp	.+150    	; 0x153e <TX+0x440>
    14a8:	c0 e0       	ldi	r28, 0x00	; 0
    14aa:	d0 e0       	ldi	r29, 0x00	; 0
		{
			Double_Bit_TMP = Collect_Double_Bit();
			if(Double_Bit_TMP == ACK_ID_pulse_position)				
				bit_set(ID_Exist[i/8],BIT(i%8));
			else
				bit_clear(ID_Exist[i/8],BIT(i%8));
    14ac:	01 e0       	ldi	r16, 0x01	; 1
    14ae:	10 e0       	ldi	r17, 0x00	; 0
	if ( ID_Pulse_Req )
	{
		//Unit_ID: possible:256half !
		for (unsigned int i=0;i<256;i++)
		{
			Double_Bit_TMP = Collect_Double_Bit();
    14b0:	72 d8       	rcall	.-3868   	; 0x596 <Collect_Double_Bit>
    14b2:	fe 01       	movw	r30, r28
    14b4:	93 e0       	ldi	r25, 0x03	; 3
    14b6:	f6 95       	lsr	r31
    14b8:	e7 95       	ror	r30
    14ba:	9a 95       	dec	r25
    14bc:	e1 f7       	brne	.-8      	; 0x14b6 <TX+0x3b8>
    14be:	ae 01       	movw	r20, r28
    14c0:	47 70       	andi	r20, 0x07	; 7
    14c2:	50 70       	andi	r21, 0x00	; 0
			if(Double_Bit_TMP == ACK_ID_pulse_position)				
    14c4:	83 30       	cpi	r24, 0x03	; 3
    14c6:	61 f4       	brne	.+24     	; 0x14e0 <TX+0x3e2>
				bit_set(ID_Exist[i/8],BIT(i%8));
    14c8:	e4 54       	subi	r30, 0x44	; 68
    14ca:	fe 4f       	sbci	r31, 0xFE	; 254
    14cc:	20 81       	ld	r18, Z
    14ce:	c8 01       	movw	r24, r16
    14d0:	02 c0       	rjmp	.+4      	; 0x14d6 <TX+0x3d8>
    14d2:	88 0f       	add	r24, r24
    14d4:	99 1f       	adc	r25, r25
    14d6:	4a 95       	dec	r20
    14d8:	e2 f7       	brpl	.-8      	; 0x14d2 <TX+0x3d4>
    14da:	28 2b       	or	r18, r24
    14dc:	20 83       	st	Z, r18
    14de:	0c c0       	rjmp	.+24     	; 0x14f8 <TX+0x3fa>
			else
				bit_clear(ID_Exist[i/8],BIT(i%8));
    14e0:	e4 54       	subi	r30, 0x44	; 68
    14e2:	fe 4f       	sbci	r31, 0xFE	; 254
    14e4:	20 81       	ld	r18, Z
    14e6:	c8 01       	movw	r24, r16
    14e8:	02 c0       	rjmp	.+4      	; 0x14ee <TX+0x3f0>
    14ea:	88 0f       	add	r24, r24
    14ec:	99 1f       	adc	r25, r25
    14ee:	4a 95       	dec	r20
    14f0:	e2 f7       	brpl	.-8      	; 0x14ea <TX+0x3ec>
    14f2:	80 95       	com	r24
    14f4:	82 23       	and	r24, r18
    14f6:	80 83       	st	Z, r24
	//@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
 
	if ( ID_Pulse_Req )
	{
		//Unit_ID: possible:256half !
		for (unsigned int i=0;i<256;i++)
    14f8:	21 96       	adiw	r28, 0x01	; 1
    14fa:	f1 e0       	ldi	r31, 0x01	; 1
    14fc:	c0 30       	cpi	r28, 0x00	; 0
    14fe:	df 07       	cpc	r29, r31
    1500:	b9 f6       	brne	.-82     	; 0x14b0 <TX+0x3b2>
    1502:	c0 e0       	ldi	r28, 0x00	; 0
    1504:	d0 e0       	ldi	r29, 0x00	; 0
			else
				bit_clear(ID_Exist[i/8],BIT(i%8));
		}
		//send to UART
		for (unsigned char i=0;i<32;i++)	
			printf("%i ",ID_Exist[i]);
    1506:	0b e6       	ldi	r16, 0x6B	; 107
    1508:	11 e0       	ldi	r17, 0x01	; 1
    150a:	fe 01       	movw	r30, r28
    150c:	e4 54       	subi	r30, 0x44	; 68
    150e:	fe 4f       	sbci	r31, 0xFE	; 254
    1510:	80 81       	ld	r24, Z
    1512:	00 d0       	rcall	.+0      	; 0x1514 <TX+0x416>
    1514:	00 d0       	rcall	.+0      	; 0x1516 <TX+0x418>
    1516:	ed b7       	in	r30, 0x3d	; 61
    1518:	fe b7       	in	r31, 0x3e	; 62
    151a:	31 96       	adiw	r30, 0x01	; 1
    151c:	ad b7       	in	r26, 0x3d	; 61
    151e:	be b7       	in	r27, 0x3e	; 62
    1520:	12 96       	adiw	r26, 0x02	; 2
    1522:	1c 93       	st	X, r17
    1524:	0e 93       	st	-X, r16
    1526:	11 97       	sbiw	r26, 0x01	; 1
    1528:	82 83       	std	Z+2, r24	; 0x02
    152a:	13 82       	std	Z+3, r1	; 0x03
    152c:	2f d1       	rcall	.+606    	; 0x178c <printf>
    152e:	21 96       	adiw	r28, 0x01	; 1
				bit_set(ID_Exist[i/8],BIT(i%8));
			else
				bit_clear(ID_Exist[i/8],BIT(i%8));
		}
		//send to UART
		for (unsigned char i=0;i<32;i++)	
    1530:	0f 90       	pop	r0
    1532:	0f 90       	pop	r0
    1534:	0f 90       	pop	r0
    1536:	0f 90       	pop	r0
    1538:	c0 32       	cpi	r28, 0x20	; 32
    153a:	d1 05       	cpc	r29, r1
    153c:	31 f7       	brne	.-52     	; 0x150a <TX+0x40c>
	
/////////////////////////////
/////////////
//////////////////////////	

}	//TX()
    153e:	df 91       	pop	r29
    1540:	cf 91       	pop	r28
    1542:	1f 91       	pop	r17
    1544:	0f 91       	pop	r16
    1546:	ff 90       	pop	r15
    1548:	08 95       	ret

0000154a <uart_char_tx>:
void uart_Init(void);
void uart_char_tx(unsigned char);

//

void uart_char_tx(unsigned char chr){
    154a:	1f 93       	push	r17
    154c:	18 2f       	mov	r17, r24
	if (chr == '\n')
    154e:	8a 30       	cpi	r24, 0x0A	; 10
    1550:	11 f4       	brne	.+4      	; 0x1556 <uart_char_tx+0xc>
		uart_char_tx('\r');
    1552:	8d e0       	ldi	r24, 0x0D	; 13
    1554:	fa df       	rcall	.-12     	; 0x154a <uart_char_tx>
    while (bit_is_clear(UCSRA,UDRE)) {}; //cho den khi bit UDRE=1 
    1556:	5d 9b       	sbis	0x0b, 5	; 11
    1558:	fe cf       	rjmp	.-4      	; 0x1556 <uart_char_tx+0xc>
    UDR=chr;
    155a:	1c b9       	out	0x0c, r17	; 12
}
    155c:	1f 91       	pop	r17
    155e:	08 95       	ret

00001560 <uart_Init>:
//
//
void uart_Init(void)
{
	//set baud,38.4k ung voi f=16Mhz(25), 8mhz(12)
	UBRRH=0;  
    1560:	10 bc       	out	0x20, r1	; 32
	UBRRL=25;
    1562:	89 e1       	ldi	r24, 0x19	; 25
    1564:	89 b9       	out	0x09, r24	; 9
	//set khung truyen va kich hoat bo nhan du lieu
	UCSRA=0x00;
    1566:	1b b8       	out	0x0b, r1	; 11
	UCSRC=(1<<URSEL)|(1<<UCSZ1)|(1<<UCSZ0);// truyen 8 bit	
    1568:	86 e8       	ldi	r24, 0x86	; 134
    156a:	80 bd       	out	0x20, r24	; 32
	UCSRB=(1<<RXEN)|(1<<TXEN);//|(1<<RXCIE); //Chi khoi dong bo thu phat ,ngat RX se duoc set sau
    156c:	88 e1       	ldi	r24, 0x18	; 24
    156e:	8a b9       	out	0x0a, r24	; 10
	stdout=&uartstd;
    1570:	8f e6       	ldi	r24, 0x6F	; 111
    1572:	91 e0       	ldi	r25, 0x01	; 1
    1574:	90 93 10 02 	sts	0x0210, r25
    1578:	80 93 0f 02 	sts	0x020F, r24
}
    157c:	08 95       	ret

0000157e <__vector_11>:
//
//
//
ISR(SIG_UART_RECV){ //trinh phuc vu ngat USART 
    157e:	1f 92       	push	r1
    1580:	0f 92       	push	r0
    1582:	0f b6       	in	r0, 0x3f	; 63
    1584:	0f 92       	push	r0
    1586:	11 24       	eor	r1, r1
    1588:	8f 93       	push	r24
    158a:	9f 93       	push	r25
    158c:	ef 93       	push	r30
    158e:	ff 93       	push	r31
	//In ma ASCII cua phim duoc nhan
	uint8_t UDATA = UDR;
    1590:	9c b1       	in	r25, 0x0c	; 12
	if(UART_Sync_Flag)
    1592:	80 91 08 02 	lds	r24, 0x0208
    1596:	88 23       	and	r24, r24
    1598:	19 f1       	breq	.+70     	; 0x15e0 <__vector_11+0x62>
	{
		if(UART_Payload_Length==0)
    159a:	80 91 06 02 	lds	r24, 0x0206
    159e:	88 23       	and	r24, r24
    15a0:	29 f4       	brne	.+10     	; 0x15ac <__vector_11+0x2e>
		{
			UART_Payload_Length = UDATA;
    15a2:	90 93 06 02 	sts	0x0206, r25
			UART_Payload_Index = 0;
    15a6:	10 92 07 02 	sts	0x0207, r1
    15aa:	1a c0       	rjmp	.+52     	; 0x15e0 <__vector_11+0x62>
		}
		else
		{
			UART_Buffer[UART_Payload_Index++] = UDATA;
    15ac:	80 91 07 02 	lds	r24, 0x0207
    15b0:	e8 2f       	mov	r30, r24
    15b2:	f0 e0       	ldi	r31, 0x00	; 0
    15b4:	ef 50       	subi	r30, 0x0F	; 15
    15b6:	fe 4f       	sbci	r31, 0xFE	; 254
    15b8:	90 83       	st	Z, r25
    15ba:	8f 5f       	subi	r24, 0xFF	; 255
    15bc:	80 93 07 02 	sts	0x0207, r24
			if(--UART_Payload_Length==0)
    15c0:	80 91 06 02 	lds	r24, 0x0206
    15c4:	81 50       	subi	r24, 0x01	; 1
    15c6:	80 93 06 02 	sts	0x0206, r24
    15ca:	80 91 06 02 	lds	r24, 0x0206
    15ce:	88 23       	and	r24, r24
    15d0:	39 f4       	brne	.+14     	; 0x15e0 <__vector_11+0x62>
			{
				Need_To_TX_UART = 1;
    15d2:	81 e0       	ldi	r24, 0x01	; 1
    15d4:	80 93 f0 01 	sts	0x01F0, r24
				UART_TX = 1;//uart TX not button
    15d8:	80 93 ef 01 	sts	0x01EF, r24
				UART_Sync_Flag = false;			
    15dc:	10 92 08 02 	sts	0x0208, r1
			}
		}
	}
	//don't change the order
	if((UDATA==UART_Sync_Byte) && (!UART_Sync_Flag))
    15e0:	97 33       	cpi	r25, 0x37	; 55
    15e2:	39 f4       	brne	.+14     	; 0x15f2 <__vector_11+0x74>
    15e4:	80 91 08 02 	lds	r24, 0x0208
    15e8:	88 23       	and	r24, r24
    15ea:	19 f4       	brne	.+6      	; 0x15f2 <__vector_11+0x74>
		UART_Sync_Flag = true;
    15ec:	81 e0       	ldi	r24, 0x01	; 1
    15ee:	80 93 08 02 	sts	0x0208, r24
}
    15f2:	ff 91       	pop	r31
    15f4:	ef 91       	pop	r30
    15f6:	9f 91       	pop	r25
    15f8:	8f 91       	pop	r24
    15fa:	0f 90       	pop	r0
    15fc:	0f be       	out	0x3f, r0	; 63
    15fe:	0f 90       	pop	r0
    1600:	1f 90       	pop	r1
    1602:	18 95       	reti

00001604 <Init_Vref>:


void Init_Vref(void)
{
	//TMR2 PWM, Filtered For VREF!!
	TCCR2 = (1<<WGM21)|(1<<WGM20)|(1<<COM21)|(1<<CS20);	//Fast Pwm Clear OC2 on Compare Match, set OC2 at BOTTOM,			
    1604:	89 e6       	ldi	r24, 0x69	; 105
    1606:	85 bd       	out	0x25, r24	; 37
	/*TCCR2 = (1<<CS22)|(1<<CS21)|(1<<CS20);
	TCNT2 = 100;
	bit_set(TIMSK,BIT(TOIE2));*/
}
    1608:	08 95       	ret

0000160a <Set_Ext_Vref_To_Current_Level>:

void Set_Ext_Vref_To_Current_Level (void)
{
	OCR2 = Current_Noise_Threshold;
    160a:	80 91 6a 01 	lds	r24, 0x016A
    160e:	83 bd       	out	0x23, r24	; 35
}
    1610:	08 95       	ret

00001612 <Zero_Cross_Init>:
******************************************************************************/

void Zero_Cross_Init(void)
{	
	
	Current_Half = LOW;
    1612:	10 92 0c 02 	sts	0x020C, r1
	CAP_Active = 0;
    1616:	10 92 0b 02 	sts	0x020B, r1
	//INT0 For ZeroCross!
	//INT0 sense control, Interrupt enabled by macro NOT here!
	MCUCR=(1<<ISC00);//Any logical change on INT0 will generate an interrupt
    161a:	81 e0       	ldi	r24, 0x01	; 1
    161c:	85 bf       	out	0x35, r24	; 53
}
    161e:	08 95       	ret

00001620 <__vector_1>:
 * Modifications:	16.Sep.12 - Tran Hoang Luan 
 *								+ Function first created
 * -- 
******************************************************************************/
ISR(INT0_vect)	//Zero crossing interrupt
{
    1620:	1f 92       	push	r1
    1622:	0f 92       	push	r0
    1624:	0f b6       	in	r0, 0x3f	; 63
    1626:	0f 92       	push	r0
    1628:	11 24       	eor	r1, r1
    162a:	1f 93       	push	r17
    162c:	2f 93       	push	r18
    162e:	3f 93       	push	r19
    1630:	4f 93       	push	r20
    1632:	5f 93       	push	r21
    1634:	6f 93       	push	r22
    1636:	7f 93       	push	r23
    1638:	8f 93       	push	r24
    163a:	9f 93       	push	r25
    163c:	af 93       	push	r26
    163e:	bf 93       	push	r27
    1640:	ef 93       	push	r30
    1642:	ff 93       	push	r31
	//ONLY TRIGGERED IF LEVEL CHANGE ON INPUT!!!! -> 
	//Trully triggered only at zerocrosses!

	//Filter Zero Cross =================================================
	if(TMR1_on && (TMR1<Sine_Wave_Min_Period)) return;
    1644:	8e b5       	in	r24, 0x2e	; 46
    1646:	90 e0       	ldi	r25, 0x00	; 0
    1648:	87 70       	andi	r24, 0x07	; 7
    164a:	90 70       	andi	r25, 0x00	; 0
    164c:	89 2b       	or	r24, r25
    164e:	31 f0       	breq	.+12     	; 0x165c <__vector_1+0x3c>
    1650:	8c b5       	in	r24, 0x2c	; 44
    1652:	9d b5       	in	r25, 0x2d	; 45
    1654:	88 53       	subi	r24, 0x38	; 56
    1656:	9a 44       	sbci	r25, 0x4A	; 74
    1658:	08 f4       	brcc	.+2      	; 0x165c <__vector_1+0x3c>
    165a:	72 c0       	rjmp	.+228    	; 0x1740 <__vector_1+0x120>
	if(TMR1_on && (TMR1>Sine_Wave_Max_Period)) return;
    165c:	8e b5       	in	r24, 0x2e	; 46
    165e:	90 e0       	ldi	r25, 0x00	; 0
    1660:	87 70       	andi	r24, 0x07	; 7
    1662:	90 70       	andi	r25, 0x00	; 0
    1664:	89 2b       	or	r24, r25
    1666:	31 f0       	breq	.+12     	; 0x1674 <__vector_1+0x54>
    1668:	8c b5       	in	r24, 0x2c	; 44
    166a:	9d b5       	in	r25, 0x2d	; 45
    166c:	89 50       	subi	r24, 0x09	; 9
    166e:	92 45       	sbci	r25, 0x52	; 82
    1670:	08 f0       	brcs	.+2      	; 0x1674 <__vector_1+0x54>
    1672:	66 c0       	rjmp	.+204    	; 0x1740 <__vector_1+0x120>
    1674:	40 e0       	ldi	r20, 0x00	; 0
	
	//oversample to make sure zero cross is >15us
	for (unsigned char i=0;i<ZeroCross_Sample_Number;i++) 
	{
		if (Zero_Cross_Signal == Current_Half)
    1676:	80 b3       	in	r24, 0x10	; 16
    1678:	20 91 0c 02 	lds	r18, 0x020C
    167c:	90 e0       	ldi	r25, 0x00	; 0
    167e:	84 70       	andi	r24, 0x04	; 4
    1680:	90 70       	andi	r25, 0x00	; 0
    1682:	30 e0       	ldi	r19, 0x00	; 0
    1684:	82 17       	cp	r24, r18
    1686:	93 07       	cpc	r25, r19
    1688:	09 f4       	brne	.+2      	; 0x168c <__vector_1+0x6c>
    168a:	5a c0       	rjmp	.+180    	; 0x1740 <__vector_1+0x120>
	//Filter Zero Cross =================================================
	if(TMR1_on && (TMR1<Sine_Wave_Min_Period)) return;
	if(TMR1_on && (TMR1>Sine_Wave_Max_Period)) return;
	
	//oversample to make sure zero cross is >15us
	for (unsigned char i=0;i<ZeroCross_Sample_Number;i++) 
    168c:	4f 5f       	subi	r20, 0xFF	; 255
    168e:	45 30       	cpi	r20, 0x05	; 5
    1690:	91 f7       	brne	.-28     	; 0x1676 <__vector_1+0x56>
	}
	
	//at here, we sure this is real zero cross!!!

	//restart timer 1 before charging cap (maybe charging cap will cause some faulse))
	Reset_Timer1;
    1692:	1d bc       	out	0x2d, r1	; 45
    1694:	1c bc       	out	0x2c, r1	; 44
	Start_Timer1;
    1696:	82 e0       	ldi	r24, 0x02	; 2
    1698:	8e bd       	out	0x2e, r24	; 46
	
	//reset watchdog!
	wdt_reset();
    169a:	a8 95       	wdr
	
	//change state of current half wave -> NEED for RX!!
	if (Zero_Cross_Signal)//High
    169c:	82 9b       	sbis	0x10, 2	; 16
    169e:	04 c0       	rjmp	.+8      	; 0x16a8 <__vector_1+0x88>
		Current_Half = HIGH;
    16a0:	81 e0       	ldi	r24, 0x01	; 1
    16a2:	80 93 0c 02 	sts	0x020C, r24
    16a6:	02 c0       	rjmp	.+4      	; 0x16ac <__vector_1+0x8c>
	else
		Current_Half = LOW;
    16a8:	10 92 0c 02 	sts	0x020C, r1
		
	//after real zero cross, we dont want to re interrupt
	Disable_Zerocross_Interrupt;//it will be enabled after timer1 comp A
    16ac:	8b b7       	in	r24, 0x3b	; 59
    16ae:	8f 7b       	andi	r24, 0xBF	; 191
    16b0:	8b bf       	out	0x3b, r24	; 59
	
	//Disable comparator totally, also in Comp change ISR!!
	Disable_Comp_Int;		//Dont change order! (@@ I need to ask Arped Toth why :|)
    16b2:	43 98       	cbi	0x08, 3	; 8
	Disable_Comparator;
    16b4:	47 9a       	sbi	0x08, 7	; 8
	
	/////////////////////////////////////
	////////////////*********************
	//do what you want here
	UART_Data_Clear;
    16b6:	10 92 08 02 	sts	0x0208, r1
    16ba:	10 92 06 02 	sts	0x0206, r1
	Step_Button_counters();
    16be:	2b d6       	rcall	.+3158   	; 0x2316 <__data_load_end+0x4c4>
	Step_Current_Output();
    16c0:	4d d6       	rcall	.+3226   	; 0x235c <__data_load_end+0x50a>
 *								+ Function first created
 * -- 
******************************************************************************/
static inline void Step_5min_SetupMode(void)
{
	if (SETUP_mode != 1) return;	//Not in setup mode, dont step
    16c2:	20 91 df 01 	lds	r18, 0x01DF
    16c6:	21 30       	cpi	r18, 0x01	; 1
    16c8:	21 f5       	brne	.+72     	; 0x1712 <__vector_1+0xf2>

	//5min = 300sec/10e-3= 30000
	//10mS x 256 = 2.56sec

	if (Setup_5min_Divider_16bit != 0)
    16ca:	80 91 dd 01 	lds	r24, 0x01DD
    16ce:	90 91 de 01 	lds	r25, 0x01DE
    16d2:	89 2b       	or	r24, r25
    16d4:	e9 f0       	breq	.+58     	; 0x1710 <__vector_1+0xf0>
	{
		Setup_5min_Divider_16bit--;
    16d6:	80 91 dd 01 	lds	r24, 0x01DD
    16da:	90 91 de 01 	lds	r25, 0x01DE
    16de:	01 97       	sbiw	r24, 0x01	; 1
    16e0:	90 93 de 01 	sts	0x01DE, r25
    16e4:	80 93 dd 01 	sts	0x01DD, r24
		if(Setup_5min_Divider_16bit <= 3000)//30 seconds left
    16e8:	80 91 dd 01 	lds	r24, 0x01DD
    16ec:	90 91 de 01 	lds	r25, 0x01DE
    16f0:	89 5b       	subi	r24, 0xB9	; 185
    16f2:	9b 40       	sbci	r25, 0x0B	; 11
    16f4:	70 f4       	brcc	.+28     	; 0x1712 <__vector_1+0xf2>
		{
			if((Setup_5min_Divider_16bit % 50) == 0)//blinking setup led every 0.5 second
    16f6:	80 91 dd 01 	lds	r24, 0x01DD
    16fa:	90 91 de 01 	lds	r25, 0x01DE
    16fe:	62 e3       	ldi	r22, 0x32	; 50
    1700:	70 e0       	ldi	r23, 0x00	; 0
    1702:	30 d0       	rcall	.+96     	; 0x1764 <__udivmodhi4>
    1704:	89 2b       	or	r24, r25
    1706:	29 f4       	brne	.+10     	; 0x1712 <__vector_1+0xf2>
				Red_LED_Toggle;
    1708:	88 b3       	in	r24, 0x18	; 24
    170a:	82 27       	eor	r24, r18
    170c:	88 bb       	out	0x18, r24	; 24
    170e:	01 c0       	rjmp	.+2      	; 0x1712 <__vector_1+0xf2>
		}
	}
	else
		Disable_SETUP_mode();	//Reset counters, clear SETUP_mode
    1710:	f5 d6       	rcall	.+3562   	; 0x24fc <__data_load_end+0x6aa>
	////////////////*********************
	/////////////////////////////////////
	
	// *****************vref file*******************
	//reset noise threshold!
	Current_Noise_Threshold = Min_Noise_Threshold;
    1712:	88 e2       	ldi	r24, 0x28	; 40
    1714:	80 93 6a 01 	sts	0x016A, r24
	//send out new noise threshold
	Set_Ext_Vref_To_Current_Level();
    1718:	78 df       	rcall	.-272    	; 0x160a <Set_Ext_Vref_To_Current_Level>
	
	//if Txmode -> we need to charge capacitor!
	if (TXmode == 1 && Double_Bit_out_flag == 1 && Double_Bit_buffer < 4)
    171a:	80 91 e1 01 	lds	r24, 0x01E1
    171e:	81 30       	cpi	r24, 0x01	; 1
    1720:	79 f4       	brne	.+30     	; 0x1740 <__vector_1+0x120>
    1722:	10 91 ed 01 	lds	r17, 0x01ED
    1726:	11 30       	cpi	r17, 0x01	; 1
    1728:	59 f4       	brne	.+22     	; 0x1740 <__vector_1+0x120>
    172a:	80 91 e2 01 	lds	r24, 0x01E2
    172e:	84 30       	cpi	r24, 0x04	; 4
    1730:	38 f4       	brcc	.+14     	; 0x1740 <__vector_1+0x120>
    1732:	80 ed       	ldi	r24, 0xD0	; 208
    1734:	97 e0       	ldi	r25, 0x07	; 7
    1736:	01 97       	sbiw	r24, 0x01	; 1
    1738:	f1 f7       	brne	.-4      	; 0x1736 <__vector_1+0x116>
	{
		_delay_us(500);
		Fire_Triacs();	//Charge CAP
    173a:	bd d6       	rcall	.+3450   	; 0x24b6 <__data_load_end+0x664>
		CAP_Active = 1;	
    173c:	10 93 0b 02 	sts	0x020B, r17
	}
}
    1740:	ff 91       	pop	r31
    1742:	ef 91       	pop	r30
    1744:	bf 91       	pop	r27
    1746:	af 91       	pop	r26
    1748:	9f 91       	pop	r25
    174a:	8f 91       	pop	r24
    174c:	7f 91       	pop	r23
    174e:	6f 91       	pop	r22
    1750:	5f 91       	pop	r21
    1752:	4f 91       	pop	r20
    1754:	3f 91       	pop	r19
    1756:	2f 91       	pop	r18
    1758:	1f 91       	pop	r17
    175a:	0f 90       	pop	r0
    175c:	0f be       	out	0x3f, r0	; 63
    175e:	0f 90       	pop	r0
    1760:	1f 90       	pop	r1
    1762:	18 95       	reti

00001764 <__udivmodhi4>:
    1764:	aa 1b       	sub	r26, r26
    1766:	bb 1b       	sub	r27, r27
    1768:	51 e1       	ldi	r21, 0x11	; 17
    176a:	07 c0       	rjmp	.+14     	; 0x177a <__udivmodhi4_ep>

0000176c <__udivmodhi4_loop>:
    176c:	aa 1f       	adc	r26, r26
    176e:	bb 1f       	adc	r27, r27
    1770:	a6 17       	cp	r26, r22
    1772:	b7 07       	cpc	r27, r23
    1774:	10 f0       	brcs	.+4      	; 0x177a <__udivmodhi4_ep>
    1776:	a6 1b       	sub	r26, r22
    1778:	b7 0b       	sbc	r27, r23

0000177a <__udivmodhi4_ep>:
    177a:	88 1f       	adc	r24, r24
    177c:	99 1f       	adc	r25, r25
    177e:	5a 95       	dec	r21
    1780:	a9 f7       	brne	.-22     	; 0x176c <__udivmodhi4_loop>
    1782:	80 95       	com	r24
    1784:	90 95       	com	r25
    1786:	bc 01       	movw	r22, r24
    1788:	cd 01       	movw	r24, r26
    178a:	08 95       	ret

0000178c <printf>:
    178c:	a0 e0       	ldi	r26, 0x00	; 0
    178e:	b0 e0       	ldi	r27, 0x00	; 0
    1790:	eb ec       	ldi	r30, 0xCB	; 203
    1792:	fb e0       	ldi	r31, 0x0B	; 11
    1794:	a6 c2       	rjmp	.+1356   	; 0x1ce2 <__prologue_saves__+0x20>
    1796:	fe 01       	movw	r30, r28
    1798:	35 96       	adiw	r30, 0x05	; 5
    179a:	61 91       	ld	r22, Z+
    179c:	71 91       	ld	r23, Z+
    179e:	80 91 0f 02 	lds	r24, 0x020F
    17a2:	90 91 10 02 	lds	r25, 0x0210
    17a6:	af 01       	movw	r20, r30
    17a8:	09 d0       	rcall	.+18     	; 0x17bc <vfprintf>
    17aa:	20 96       	adiw	r28, 0x00	; 0
    17ac:	e2 e0       	ldi	r30, 0x02	; 2
    17ae:	b5 c2       	rjmp	.+1386   	; 0x1d1a <__epilogue_restores__+0x20>

000017b0 <putchar>:
    17b0:	60 91 0f 02 	lds	r22, 0x020F
    17b4:	70 91 10 02 	lds	r23, 0x0210
    17b8:	fa d1       	rcall	.+1012   	; 0x1bae <fputc>
    17ba:	08 95       	ret

000017bc <vfprintf>:
    17bc:	ab e0       	ldi	r26, 0x0B	; 11
    17be:	b0 e0       	ldi	r27, 0x00	; 0
    17c0:	e3 ee       	ldi	r30, 0xE3	; 227
    17c2:	fb e0       	ldi	r31, 0x0B	; 11
    17c4:	7e c2       	rjmp	.+1276   	; 0x1cc2 <__prologue_saves__>
    17c6:	3c 01       	movw	r6, r24
    17c8:	2b 01       	movw	r4, r22
    17ca:	5a 01       	movw	r10, r20
    17cc:	fc 01       	movw	r30, r24
    17ce:	17 82       	std	Z+7, r1	; 0x07
    17d0:	16 82       	std	Z+6, r1	; 0x06
    17d2:	83 81       	ldd	r24, Z+3	; 0x03
    17d4:	81 fd       	sbrc	r24, 1
    17d6:	03 c0       	rjmp	.+6      	; 0x17de <vfprintf+0x22>
    17d8:	6f ef       	ldi	r22, 0xFF	; 255
    17da:	7f ef       	ldi	r23, 0xFF	; 255
    17dc:	b9 c1       	rjmp	.+882    	; 0x1b50 <vfprintf+0x394>
    17de:	9a e0       	ldi	r25, 0x0A	; 10
    17e0:	89 2e       	mov	r8, r25
    17e2:	1e 01       	movw	r2, r28
    17e4:	08 94       	sec
    17e6:	21 1c       	adc	r2, r1
    17e8:	31 1c       	adc	r3, r1
    17ea:	f3 01       	movw	r30, r6
    17ec:	23 81       	ldd	r18, Z+3	; 0x03
    17ee:	f2 01       	movw	r30, r4
    17f0:	23 fd       	sbrc	r18, 3
    17f2:	85 91       	lpm	r24, Z+
    17f4:	23 ff       	sbrs	r18, 3
    17f6:	81 91       	ld	r24, Z+
    17f8:	2f 01       	movw	r4, r30
    17fa:	88 23       	and	r24, r24
    17fc:	09 f4       	brne	.+2      	; 0x1800 <vfprintf+0x44>
    17fe:	a5 c1       	rjmp	.+842    	; 0x1b4a <vfprintf+0x38e>
    1800:	85 32       	cpi	r24, 0x25	; 37
    1802:	39 f4       	brne	.+14     	; 0x1812 <vfprintf+0x56>
    1804:	23 fd       	sbrc	r18, 3
    1806:	85 91       	lpm	r24, Z+
    1808:	23 ff       	sbrs	r18, 3
    180a:	81 91       	ld	r24, Z+
    180c:	2f 01       	movw	r4, r30
    180e:	85 32       	cpi	r24, 0x25	; 37
    1810:	21 f4       	brne	.+8      	; 0x181a <vfprintf+0x5e>
    1812:	90 e0       	ldi	r25, 0x00	; 0
    1814:	b3 01       	movw	r22, r6
    1816:	cb d1       	rcall	.+918    	; 0x1bae <fputc>
    1818:	e8 cf       	rjmp	.-48     	; 0x17ea <vfprintf+0x2e>
    181a:	98 2f       	mov	r25, r24
    181c:	ff 24       	eor	r15, r15
    181e:	ee 24       	eor	r14, r14
    1820:	99 24       	eor	r9, r9
    1822:	ff e1       	ldi	r31, 0x1F	; 31
    1824:	ff 15       	cp	r31, r15
    1826:	d0 f0       	brcs	.+52     	; 0x185c <vfprintf+0xa0>
    1828:	9b 32       	cpi	r25, 0x2B	; 43
    182a:	69 f0       	breq	.+26     	; 0x1846 <vfprintf+0x8a>
    182c:	9c 32       	cpi	r25, 0x2C	; 44
    182e:	28 f4       	brcc	.+10     	; 0x183a <vfprintf+0x7e>
    1830:	90 32       	cpi	r25, 0x20	; 32
    1832:	59 f0       	breq	.+22     	; 0x184a <vfprintf+0x8e>
    1834:	93 32       	cpi	r25, 0x23	; 35
    1836:	91 f4       	brne	.+36     	; 0x185c <vfprintf+0xa0>
    1838:	0e c0       	rjmp	.+28     	; 0x1856 <vfprintf+0x9a>
    183a:	9d 32       	cpi	r25, 0x2D	; 45
    183c:	49 f0       	breq	.+18     	; 0x1850 <vfprintf+0x94>
    183e:	90 33       	cpi	r25, 0x30	; 48
    1840:	69 f4       	brne	.+26     	; 0x185c <vfprintf+0xa0>
    1842:	41 e0       	ldi	r20, 0x01	; 1
    1844:	24 c0       	rjmp	.+72     	; 0x188e <vfprintf+0xd2>
    1846:	52 e0       	ldi	r21, 0x02	; 2
    1848:	f5 2a       	or	r15, r21
    184a:	84 e0       	ldi	r24, 0x04	; 4
    184c:	f8 2a       	or	r15, r24
    184e:	28 c0       	rjmp	.+80     	; 0x18a0 <vfprintf+0xe4>
    1850:	98 e0       	ldi	r25, 0x08	; 8
    1852:	f9 2a       	or	r15, r25
    1854:	25 c0       	rjmp	.+74     	; 0x18a0 <vfprintf+0xe4>
    1856:	e0 e1       	ldi	r30, 0x10	; 16
    1858:	fe 2a       	or	r15, r30
    185a:	22 c0       	rjmp	.+68     	; 0x18a0 <vfprintf+0xe4>
    185c:	f7 fc       	sbrc	r15, 7
    185e:	29 c0       	rjmp	.+82     	; 0x18b2 <vfprintf+0xf6>
    1860:	89 2f       	mov	r24, r25
    1862:	80 53       	subi	r24, 0x30	; 48
    1864:	8a 30       	cpi	r24, 0x0A	; 10
    1866:	70 f4       	brcc	.+28     	; 0x1884 <vfprintf+0xc8>
    1868:	f6 fe       	sbrs	r15, 6
    186a:	05 c0       	rjmp	.+10     	; 0x1876 <vfprintf+0xba>
    186c:	98 9c       	mul	r9, r8
    186e:	90 2c       	mov	r9, r0
    1870:	11 24       	eor	r1, r1
    1872:	98 0e       	add	r9, r24
    1874:	15 c0       	rjmp	.+42     	; 0x18a0 <vfprintf+0xe4>
    1876:	e8 9c       	mul	r14, r8
    1878:	e0 2c       	mov	r14, r0
    187a:	11 24       	eor	r1, r1
    187c:	e8 0e       	add	r14, r24
    187e:	f0 e2       	ldi	r31, 0x20	; 32
    1880:	ff 2a       	or	r15, r31
    1882:	0e c0       	rjmp	.+28     	; 0x18a0 <vfprintf+0xe4>
    1884:	9e 32       	cpi	r25, 0x2E	; 46
    1886:	29 f4       	brne	.+10     	; 0x1892 <vfprintf+0xd6>
    1888:	f6 fc       	sbrc	r15, 6
    188a:	5f c1       	rjmp	.+702    	; 0x1b4a <vfprintf+0x38e>
    188c:	40 e4       	ldi	r20, 0x40	; 64
    188e:	f4 2a       	or	r15, r20
    1890:	07 c0       	rjmp	.+14     	; 0x18a0 <vfprintf+0xe4>
    1892:	9c 36       	cpi	r25, 0x6C	; 108
    1894:	19 f4       	brne	.+6      	; 0x189c <vfprintf+0xe0>
    1896:	50 e8       	ldi	r21, 0x80	; 128
    1898:	f5 2a       	or	r15, r21
    189a:	02 c0       	rjmp	.+4      	; 0x18a0 <vfprintf+0xe4>
    189c:	98 36       	cpi	r25, 0x68	; 104
    189e:	49 f4       	brne	.+18     	; 0x18b2 <vfprintf+0xf6>
    18a0:	f2 01       	movw	r30, r4
    18a2:	23 fd       	sbrc	r18, 3
    18a4:	95 91       	lpm	r25, Z+
    18a6:	23 ff       	sbrs	r18, 3
    18a8:	91 91       	ld	r25, Z+
    18aa:	2f 01       	movw	r4, r30
    18ac:	99 23       	and	r25, r25
    18ae:	09 f0       	breq	.+2      	; 0x18b2 <vfprintf+0xf6>
    18b0:	b8 cf       	rjmp	.-144    	; 0x1822 <vfprintf+0x66>
    18b2:	89 2f       	mov	r24, r25
    18b4:	85 54       	subi	r24, 0x45	; 69
    18b6:	83 30       	cpi	r24, 0x03	; 3
    18b8:	18 f0       	brcs	.+6      	; 0x18c0 <vfprintf+0x104>
    18ba:	80 52       	subi	r24, 0x20	; 32
    18bc:	83 30       	cpi	r24, 0x03	; 3
    18be:	38 f4       	brcc	.+14     	; 0x18ce <vfprintf+0x112>
    18c0:	44 e0       	ldi	r20, 0x04	; 4
    18c2:	50 e0       	ldi	r21, 0x00	; 0
    18c4:	a4 0e       	add	r10, r20
    18c6:	b5 1e       	adc	r11, r21
    18c8:	5f e3       	ldi	r21, 0x3F	; 63
    18ca:	59 83       	std	Y+1, r21	; 0x01
    18cc:	0f c0       	rjmp	.+30     	; 0x18ec <vfprintf+0x130>
    18ce:	93 36       	cpi	r25, 0x63	; 99
    18d0:	31 f0       	breq	.+12     	; 0x18de <vfprintf+0x122>
    18d2:	93 37       	cpi	r25, 0x73	; 115
    18d4:	79 f0       	breq	.+30     	; 0x18f4 <vfprintf+0x138>
    18d6:	93 35       	cpi	r25, 0x53	; 83
    18d8:	09 f0       	breq	.+2      	; 0x18dc <vfprintf+0x120>
    18da:	52 c0       	rjmp	.+164    	; 0x1980 <vfprintf+0x1c4>
    18dc:	1f c0       	rjmp	.+62     	; 0x191c <vfprintf+0x160>
    18de:	f5 01       	movw	r30, r10
    18e0:	80 81       	ld	r24, Z
    18e2:	89 83       	std	Y+1, r24	; 0x01
    18e4:	42 e0       	ldi	r20, 0x02	; 2
    18e6:	50 e0       	ldi	r21, 0x00	; 0
    18e8:	a4 0e       	add	r10, r20
    18ea:	b5 1e       	adc	r11, r21
    18ec:	61 01       	movw	r12, r2
    18ee:	01 e0       	ldi	r16, 0x01	; 1
    18f0:	10 e0       	ldi	r17, 0x00	; 0
    18f2:	11 c0       	rjmp	.+34     	; 0x1916 <vfprintf+0x15a>
    18f4:	f5 01       	movw	r30, r10
    18f6:	c0 80       	ld	r12, Z
    18f8:	d1 80       	ldd	r13, Z+1	; 0x01
    18fa:	f6 fc       	sbrc	r15, 6
    18fc:	03 c0       	rjmp	.+6      	; 0x1904 <vfprintf+0x148>
    18fe:	6f ef       	ldi	r22, 0xFF	; 255
    1900:	7f ef       	ldi	r23, 0xFF	; 255
    1902:	02 c0       	rjmp	.+4      	; 0x1908 <vfprintf+0x14c>
    1904:	69 2d       	mov	r22, r9
    1906:	70 e0       	ldi	r23, 0x00	; 0
    1908:	42 e0       	ldi	r20, 0x02	; 2
    190a:	50 e0       	ldi	r21, 0x00	; 0
    190c:	a4 0e       	add	r10, r20
    190e:	b5 1e       	adc	r11, r21
    1910:	c6 01       	movw	r24, r12
    1912:	42 d1       	rcall	.+644    	; 0x1b98 <strnlen>
    1914:	8c 01       	movw	r16, r24
    1916:	5f e7       	ldi	r21, 0x7F	; 127
    1918:	f5 22       	and	r15, r21
    191a:	13 c0       	rjmp	.+38     	; 0x1942 <vfprintf+0x186>
    191c:	f5 01       	movw	r30, r10
    191e:	c0 80       	ld	r12, Z
    1920:	d1 80       	ldd	r13, Z+1	; 0x01
    1922:	f6 fc       	sbrc	r15, 6
    1924:	03 c0       	rjmp	.+6      	; 0x192c <vfprintf+0x170>
    1926:	6f ef       	ldi	r22, 0xFF	; 255
    1928:	7f ef       	ldi	r23, 0xFF	; 255
    192a:	02 c0       	rjmp	.+4      	; 0x1930 <vfprintf+0x174>
    192c:	69 2d       	mov	r22, r9
    192e:	70 e0       	ldi	r23, 0x00	; 0
    1930:	42 e0       	ldi	r20, 0x02	; 2
    1932:	50 e0       	ldi	r21, 0x00	; 0
    1934:	a4 0e       	add	r10, r20
    1936:	b5 1e       	adc	r11, r21
    1938:	c6 01       	movw	r24, r12
    193a:	23 d1       	rcall	.+582    	; 0x1b82 <strnlen_P>
    193c:	8c 01       	movw	r16, r24
    193e:	50 e8       	ldi	r21, 0x80	; 128
    1940:	f5 2a       	or	r15, r21
    1942:	f3 fe       	sbrs	r15, 3
    1944:	06 c0       	rjmp	.+12     	; 0x1952 <vfprintf+0x196>
    1946:	18 c0       	rjmp	.+48     	; 0x1978 <vfprintf+0x1bc>
    1948:	80 e2       	ldi	r24, 0x20	; 32
    194a:	90 e0       	ldi	r25, 0x00	; 0
    194c:	b3 01       	movw	r22, r6
    194e:	2f d1       	rcall	.+606    	; 0x1bae <fputc>
    1950:	ea 94       	dec	r14
    1952:	8e 2d       	mov	r24, r14
    1954:	90 e0       	ldi	r25, 0x00	; 0
    1956:	08 17       	cp	r16, r24
    1958:	19 07       	cpc	r17, r25
    195a:	b0 f3       	brcs	.-20     	; 0x1948 <vfprintf+0x18c>
    195c:	0d c0       	rjmp	.+26     	; 0x1978 <vfprintf+0x1bc>
    195e:	f6 01       	movw	r30, r12
    1960:	f7 fc       	sbrc	r15, 7
    1962:	85 91       	lpm	r24, Z+
    1964:	f7 fe       	sbrs	r15, 7
    1966:	81 91       	ld	r24, Z+
    1968:	6f 01       	movw	r12, r30
    196a:	90 e0       	ldi	r25, 0x00	; 0
    196c:	b3 01       	movw	r22, r6
    196e:	1f d1       	rcall	.+574    	; 0x1bae <fputc>
    1970:	e1 10       	cpse	r14, r1
    1972:	ea 94       	dec	r14
    1974:	01 50       	subi	r16, 0x01	; 1
    1976:	10 40       	sbci	r17, 0x00	; 0
    1978:	01 15       	cp	r16, r1
    197a:	11 05       	cpc	r17, r1
    197c:	81 f7       	brne	.-32     	; 0x195e <vfprintf+0x1a2>
    197e:	e2 c0       	rjmp	.+452    	; 0x1b44 <vfprintf+0x388>
    1980:	94 36       	cpi	r25, 0x64	; 100
    1982:	11 f0       	breq	.+4      	; 0x1988 <vfprintf+0x1cc>
    1984:	99 36       	cpi	r25, 0x69	; 105
    1986:	61 f5       	brne	.+88     	; 0x19e0 <vfprintf+0x224>
    1988:	f7 fe       	sbrs	r15, 7
    198a:	08 c0       	rjmp	.+16     	; 0x199c <vfprintf+0x1e0>
    198c:	f5 01       	movw	r30, r10
    198e:	20 81       	ld	r18, Z
    1990:	31 81       	ldd	r19, Z+1	; 0x01
    1992:	42 81       	ldd	r20, Z+2	; 0x02
    1994:	53 81       	ldd	r21, Z+3	; 0x03
    1996:	84 e0       	ldi	r24, 0x04	; 4
    1998:	90 e0       	ldi	r25, 0x00	; 0
    199a:	0a c0       	rjmp	.+20     	; 0x19b0 <vfprintf+0x1f4>
    199c:	f5 01       	movw	r30, r10
    199e:	80 81       	ld	r24, Z
    19a0:	91 81       	ldd	r25, Z+1	; 0x01
    19a2:	9c 01       	movw	r18, r24
    19a4:	44 27       	eor	r20, r20
    19a6:	37 fd       	sbrc	r19, 7
    19a8:	40 95       	com	r20
    19aa:	54 2f       	mov	r21, r20
    19ac:	82 e0       	ldi	r24, 0x02	; 2
    19ae:	90 e0       	ldi	r25, 0x00	; 0
    19b0:	a8 0e       	add	r10, r24
    19b2:	b9 1e       	adc	r11, r25
    19b4:	9f e6       	ldi	r25, 0x6F	; 111
    19b6:	f9 22       	and	r15, r25
    19b8:	57 ff       	sbrs	r21, 7
    19ba:	09 c0       	rjmp	.+18     	; 0x19ce <vfprintf+0x212>
    19bc:	50 95       	com	r21
    19be:	40 95       	com	r20
    19c0:	30 95       	com	r19
    19c2:	21 95       	neg	r18
    19c4:	3f 4f       	sbci	r19, 0xFF	; 255
    19c6:	4f 4f       	sbci	r20, 0xFF	; 255
    19c8:	5f 4f       	sbci	r21, 0xFF	; 255
    19ca:	e0 e8       	ldi	r30, 0x80	; 128
    19cc:	fe 2a       	or	r15, r30
    19ce:	ca 01       	movw	r24, r20
    19d0:	b9 01       	movw	r22, r18
    19d2:	a1 01       	movw	r20, r2
    19d4:	2a e0       	ldi	r18, 0x0A	; 10
    19d6:	30 e0       	ldi	r19, 0x00	; 0
    19d8:	16 d1       	rcall	.+556    	; 0x1c06 <__ultoa_invert>
    19da:	d8 2e       	mov	r13, r24
    19dc:	d2 18       	sub	r13, r2
    19de:	3f c0       	rjmp	.+126    	; 0x1a5e <vfprintf+0x2a2>
    19e0:	95 37       	cpi	r25, 0x75	; 117
    19e2:	29 f4       	brne	.+10     	; 0x19ee <vfprintf+0x232>
    19e4:	1f 2d       	mov	r17, r15
    19e6:	1f 7e       	andi	r17, 0xEF	; 239
    19e8:	2a e0       	ldi	r18, 0x0A	; 10
    19ea:	30 e0       	ldi	r19, 0x00	; 0
    19ec:	1d c0       	rjmp	.+58     	; 0x1a28 <vfprintf+0x26c>
    19ee:	1f 2d       	mov	r17, r15
    19f0:	19 7f       	andi	r17, 0xF9	; 249
    19f2:	9f 36       	cpi	r25, 0x6F	; 111
    19f4:	61 f0       	breq	.+24     	; 0x1a0e <vfprintf+0x252>
    19f6:	90 37       	cpi	r25, 0x70	; 112
    19f8:	20 f4       	brcc	.+8      	; 0x1a02 <vfprintf+0x246>
    19fa:	98 35       	cpi	r25, 0x58	; 88
    19fc:	09 f0       	breq	.+2      	; 0x1a00 <vfprintf+0x244>
    19fe:	a5 c0       	rjmp	.+330    	; 0x1b4a <vfprintf+0x38e>
    1a00:	0f c0       	rjmp	.+30     	; 0x1a20 <vfprintf+0x264>
    1a02:	90 37       	cpi	r25, 0x70	; 112
    1a04:	39 f0       	breq	.+14     	; 0x1a14 <vfprintf+0x258>
    1a06:	98 37       	cpi	r25, 0x78	; 120
    1a08:	09 f0       	breq	.+2      	; 0x1a0c <vfprintf+0x250>
    1a0a:	9f c0       	rjmp	.+318    	; 0x1b4a <vfprintf+0x38e>
    1a0c:	04 c0       	rjmp	.+8      	; 0x1a16 <vfprintf+0x25a>
    1a0e:	28 e0       	ldi	r18, 0x08	; 8
    1a10:	30 e0       	ldi	r19, 0x00	; 0
    1a12:	0a c0       	rjmp	.+20     	; 0x1a28 <vfprintf+0x26c>
    1a14:	10 61       	ori	r17, 0x10	; 16
    1a16:	14 fd       	sbrc	r17, 4
    1a18:	14 60       	ori	r17, 0x04	; 4
    1a1a:	20 e1       	ldi	r18, 0x10	; 16
    1a1c:	30 e0       	ldi	r19, 0x00	; 0
    1a1e:	04 c0       	rjmp	.+8      	; 0x1a28 <vfprintf+0x26c>
    1a20:	14 fd       	sbrc	r17, 4
    1a22:	16 60       	ori	r17, 0x06	; 6
    1a24:	20 e1       	ldi	r18, 0x10	; 16
    1a26:	32 e0       	ldi	r19, 0x02	; 2
    1a28:	17 ff       	sbrs	r17, 7
    1a2a:	08 c0       	rjmp	.+16     	; 0x1a3c <vfprintf+0x280>
    1a2c:	f5 01       	movw	r30, r10
    1a2e:	60 81       	ld	r22, Z
    1a30:	71 81       	ldd	r23, Z+1	; 0x01
    1a32:	82 81       	ldd	r24, Z+2	; 0x02
    1a34:	93 81       	ldd	r25, Z+3	; 0x03
    1a36:	44 e0       	ldi	r20, 0x04	; 4
    1a38:	50 e0       	ldi	r21, 0x00	; 0
    1a3a:	08 c0       	rjmp	.+16     	; 0x1a4c <vfprintf+0x290>
    1a3c:	f5 01       	movw	r30, r10
    1a3e:	80 81       	ld	r24, Z
    1a40:	91 81       	ldd	r25, Z+1	; 0x01
    1a42:	bc 01       	movw	r22, r24
    1a44:	80 e0       	ldi	r24, 0x00	; 0
    1a46:	90 e0       	ldi	r25, 0x00	; 0
    1a48:	42 e0       	ldi	r20, 0x02	; 2
    1a4a:	50 e0       	ldi	r21, 0x00	; 0
    1a4c:	a4 0e       	add	r10, r20
    1a4e:	b5 1e       	adc	r11, r21
    1a50:	a1 01       	movw	r20, r2
    1a52:	d9 d0       	rcall	.+434    	; 0x1c06 <__ultoa_invert>
    1a54:	d8 2e       	mov	r13, r24
    1a56:	d2 18       	sub	r13, r2
    1a58:	8f e7       	ldi	r24, 0x7F	; 127
    1a5a:	f8 2e       	mov	r15, r24
    1a5c:	f1 22       	and	r15, r17
    1a5e:	f6 fe       	sbrs	r15, 6
    1a60:	0b c0       	rjmp	.+22     	; 0x1a78 <vfprintf+0x2bc>
    1a62:	5e ef       	ldi	r21, 0xFE	; 254
    1a64:	f5 22       	and	r15, r21
    1a66:	d9 14       	cp	r13, r9
    1a68:	38 f4       	brcc	.+14     	; 0x1a78 <vfprintf+0x2bc>
    1a6a:	f4 fe       	sbrs	r15, 4
    1a6c:	07 c0       	rjmp	.+14     	; 0x1a7c <vfprintf+0x2c0>
    1a6e:	f2 fc       	sbrc	r15, 2
    1a70:	05 c0       	rjmp	.+10     	; 0x1a7c <vfprintf+0x2c0>
    1a72:	8f ee       	ldi	r24, 0xEF	; 239
    1a74:	f8 22       	and	r15, r24
    1a76:	02 c0       	rjmp	.+4      	; 0x1a7c <vfprintf+0x2c0>
    1a78:	1d 2d       	mov	r17, r13
    1a7a:	01 c0       	rjmp	.+2      	; 0x1a7e <vfprintf+0x2c2>
    1a7c:	19 2d       	mov	r17, r9
    1a7e:	f4 fe       	sbrs	r15, 4
    1a80:	0d c0       	rjmp	.+26     	; 0x1a9c <vfprintf+0x2e0>
    1a82:	fe 01       	movw	r30, r28
    1a84:	ed 0d       	add	r30, r13
    1a86:	f1 1d       	adc	r31, r1
    1a88:	80 81       	ld	r24, Z
    1a8a:	80 33       	cpi	r24, 0x30	; 48
    1a8c:	19 f4       	brne	.+6      	; 0x1a94 <vfprintf+0x2d8>
    1a8e:	99 ee       	ldi	r25, 0xE9	; 233
    1a90:	f9 22       	and	r15, r25
    1a92:	08 c0       	rjmp	.+16     	; 0x1aa4 <vfprintf+0x2e8>
    1a94:	1f 5f       	subi	r17, 0xFF	; 255
    1a96:	f2 fe       	sbrs	r15, 2
    1a98:	05 c0       	rjmp	.+10     	; 0x1aa4 <vfprintf+0x2e8>
    1a9a:	03 c0       	rjmp	.+6      	; 0x1aa2 <vfprintf+0x2e6>
    1a9c:	8f 2d       	mov	r24, r15
    1a9e:	86 78       	andi	r24, 0x86	; 134
    1aa0:	09 f0       	breq	.+2      	; 0x1aa4 <vfprintf+0x2e8>
    1aa2:	1f 5f       	subi	r17, 0xFF	; 255
    1aa4:	0f 2d       	mov	r16, r15
    1aa6:	f3 fc       	sbrc	r15, 3
    1aa8:	13 c0       	rjmp	.+38     	; 0x1ad0 <vfprintf+0x314>
    1aaa:	f0 fe       	sbrs	r15, 0
    1aac:	0e c0       	rjmp	.+28     	; 0x1aca <vfprintf+0x30e>
    1aae:	1e 15       	cp	r17, r14
    1ab0:	10 f0       	brcs	.+4      	; 0x1ab6 <vfprintf+0x2fa>
    1ab2:	9d 2c       	mov	r9, r13
    1ab4:	0a c0       	rjmp	.+20     	; 0x1aca <vfprintf+0x30e>
    1ab6:	9d 2c       	mov	r9, r13
    1ab8:	9e 0c       	add	r9, r14
    1aba:	91 1a       	sub	r9, r17
    1abc:	1e 2d       	mov	r17, r14
    1abe:	05 c0       	rjmp	.+10     	; 0x1aca <vfprintf+0x30e>
    1ac0:	80 e2       	ldi	r24, 0x20	; 32
    1ac2:	90 e0       	ldi	r25, 0x00	; 0
    1ac4:	b3 01       	movw	r22, r6
    1ac6:	73 d0       	rcall	.+230    	; 0x1bae <fputc>
    1ac8:	1f 5f       	subi	r17, 0xFF	; 255
    1aca:	1e 15       	cp	r17, r14
    1acc:	c8 f3       	brcs	.-14     	; 0x1ac0 <vfprintf+0x304>
    1ace:	04 c0       	rjmp	.+8      	; 0x1ad8 <vfprintf+0x31c>
    1ad0:	1e 15       	cp	r17, r14
    1ad2:	10 f4       	brcc	.+4      	; 0x1ad8 <vfprintf+0x31c>
    1ad4:	e1 1a       	sub	r14, r17
    1ad6:	01 c0       	rjmp	.+2      	; 0x1ada <vfprintf+0x31e>
    1ad8:	ee 24       	eor	r14, r14
    1ada:	04 ff       	sbrs	r16, 4
    1adc:	0e c0       	rjmp	.+28     	; 0x1afa <vfprintf+0x33e>
    1ade:	80 e3       	ldi	r24, 0x30	; 48
    1ae0:	90 e0       	ldi	r25, 0x00	; 0
    1ae2:	b3 01       	movw	r22, r6
    1ae4:	64 d0       	rcall	.+200    	; 0x1bae <fputc>
    1ae6:	02 ff       	sbrs	r16, 2
    1ae8:	1b c0       	rjmp	.+54     	; 0x1b20 <vfprintf+0x364>
    1aea:	01 fd       	sbrc	r16, 1
    1aec:	03 c0       	rjmp	.+6      	; 0x1af4 <vfprintf+0x338>
    1aee:	88 e7       	ldi	r24, 0x78	; 120
    1af0:	90 e0       	ldi	r25, 0x00	; 0
    1af2:	0e c0       	rjmp	.+28     	; 0x1b10 <vfprintf+0x354>
    1af4:	88 e5       	ldi	r24, 0x58	; 88
    1af6:	90 e0       	ldi	r25, 0x00	; 0
    1af8:	0b c0       	rjmp	.+22     	; 0x1b10 <vfprintf+0x354>
    1afa:	80 2f       	mov	r24, r16
    1afc:	86 78       	andi	r24, 0x86	; 134
    1afe:	81 f0       	breq	.+32     	; 0x1b20 <vfprintf+0x364>
    1b00:	01 ff       	sbrs	r16, 1
    1b02:	02 c0       	rjmp	.+4      	; 0x1b08 <vfprintf+0x34c>
    1b04:	8b e2       	ldi	r24, 0x2B	; 43
    1b06:	01 c0       	rjmp	.+2      	; 0x1b0a <vfprintf+0x34e>
    1b08:	80 e2       	ldi	r24, 0x20	; 32
    1b0a:	f7 fc       	sbrc	r15, 7
    1b0c:	8d e2       	ldi	r24, 0x2D	; 45
    1b0e:	90 e0       	ldi	r25, 0x00	; 0
    1b10:	b3 01       	movw	r22, r6
    1b12:	4d d0       	rcall	.+154    	; 0x1bae <fputc>
    1b14:	05 c0       	rjmp	.+10     	; 0x1b20 <vfprintf+0x364>
    1b16:	80 e3       	ldi	r24, 0x30	; 48
    1b18:	90 e0       	ldi	r25, 0x00	; 0
    1b1a:	b3 01       	movw	r22, r6
    1b1c:	48 d0       	rcall	.+144    	; 0x1bae <fputc>
    1b1e:	9a 94       	dec	r9
    1b20:	d9 14       	cp	r13, r9
    1b22:	c8 f3       	brcs	.-14     	; 0x1b16 <vfprintf+0x35a>
    1b24:	da 94       	dec	r13
    1b26:	f1 01       	movw	r30, r2
    1b28:	ed 0d       	add	r30, r13
    1b2a:	f1 1d       	adc	r31, r1
    1b2c:	80 81       	ld	r24, Z
    1b2e:	90 e0       	ldi	r25, 0x00	; 0
    1b30:	b3 01       	movw	r22, r6
    1b32:	3d d0       	rcall	.+122    	; 0x1bae <fputc>
    1b34:	dd 20       	and	r13, r13
    1b36:	b1 f7       	brne	.-20     	; 0x1b24 <vfprintf+0x368>
    1b38:	05 c0       	rjmp	.+10     	; 0x1b44 <vfprintf+0x388>
    1b3a:	80 e2       	ldi	r24, 0x20	; 32
    1b3c:	90 e0       	ldi	r25, 0x00	; 0
    1b3e:	b3 01       	movw	r22, r6
    1b40:	36 d0       	rcall	.+108    	; 0x1bae <fputc>
    1b42:	ea 94       	dec	r14
    1b44:	ee 20       	and	r14, r14
    1b46:	c9 f7       	brne	.-14     	; 0x1b3a <vfprintf+0x37e>
    1b48:	50 ce       	rjmp	.-864    	; 0x17ea <vfprintf+0x2e>
    1b4a:	f3 01       	movw	r30, r6
    1b4c:	66 81       	ldd	r22, Z+6	; 0x06
    1b4e:	77 81       	ldd	r23, Z+7	; 0x07
    1b50:	cb 01       	movw	r24, r22
    1b52:	2b 96       	adiw	r28, 0x0b	; 11
    1b54:	e2 e1       	ldi	r30, 0x12	; 18
    1b56:	d1 c0       	rjmp	.+418    	; 0x1cfa <__epilogue_restores__>

00001b58 <__eerd_byte_m8>:
    1b58:	e1 99       	sbic	0x1c, 1	; 28
    1b5a:	fe cf       	rjmp	.-4      	; 0x1b58 <__eerd_byte_m8>
    1b5c:	9f bb       	out	0x1f, r25	; 31
    1b5e:	8e bb       	out	0x1e, r24	; 30
    1b60:	e0 9a       	sbi	0x1c, 0	; 28
    1b62:	99 27       	eor	r25, r25
    1b64:	8d b3       	in	r24, 0x1d	; 29
    1b66:	08 95       	ret

00001b68 <__eewr_byte_m8>:
    1b68:	26 2f       	mov	r18, r22

00001b6a <__eewr_r18_m8>:
    1b6a:	e1 99       	sbic	0x1c, 1	; 28
    1b6c:	fe cf       	rjmp	.-4      	; 0x1b6a <__eewr_r18_m8>
    1b6e:	9f bb       	out	0x1f, r25	; 31
    1b70:	8e bb       	out	0x1e, r24	; 30
    1b72:	2d bb       	out	0x1d, r18	; 29
    1b74:	0f b6       	in	r0, 0x3f	; 63
    1b76:	f8 94       	cli
    1b78:	e2 9a       	sbi	0x1c, 2	; 28
    1b7a:	e1 9a       	sbi	0x1c, 1	; 28
    1b7c:	0f be       	out	0x3f, r0	; 63
    1b7e:	01 96       	adiw	r24, 0x01	; 1
    1b80:	08 95       	ret

00001b82 <strnlen_P>:
    1b82:	fc 01       	movw	r30, r24
    1b84:	05 90       	lpm	r0, Z+
    1b86:	61 50       	subi	r22, 0x01	; 1
    1b88:	70 40       	sbci	r23, 0x00	; 0
    1b8a:	01 10       	cpse	r0, r1
    1b8c:	d8 f7       	brcc	.-10     	; 0x1b84 <strnlen_P+0x2>
    1b8e:	80 95       	com	r24
    1b90:	90 95       	com	r25
    1b92:	8e 0f       	add	r24, r30
    1b94:	9f 1f       	adc	r25, r31
    1b96:	08 95       	ret

00001b98 <strnlen>:
    1b98:	fc 01       	movw	r30, r24
    1b9a:	61 50       	subi	r22, 0x01	; 1
    1b9c:	70 40       	sbci	r23, 0x00	; 0
    1b9e:	01 90       	ld	r0, Z+
    1ba0:	01 10       	cpse	r0, r1
    1ba2:	d8 f7       	brcc	.-10     	; 0x1b9a <strnlen+0x2>
    1ba4:	80 95       	com	r24
    1ba6:	90 95       	com	r25
    1ba8:	8e 0f       	add	r24, r30
    1baa:	9f 1f       	adc	r25, r31
    1bac:	08 95       	ret

00001bae <fputc>:
    1bae:	0f 93       	push	r16
    1bb0:	1f 93       	push	r17
    1bb2:	cf 93       	push	r28
    1bb4:	df 93       	push	r29
    1bb6:	8c 01       	movw	r16, r24
    1bb8:	eb 01       	movw	r28, r22
    1bba:	8b 81       	ldd	r24, Y+3	; 0x03
    1bbc:	81 ff       	sbrs	r24, 1
    1bbe:	1b c0       	rjmp	.+54     	; 0x1bf6 <fputc+0x48>
    1bc0:	82 ff       	sbrs	r24, 2
    1bc2:	0d c0       	rjmp	.+26     	; 0x1bde <fputc+0x30>
    1bc4:	2e 81       	ldd	r18, Y+6	; 0x06
    1bc6:	3f 81       	ldd	r19, Y+7	; 0x07
    1bc8:	8c 81       	ldd	r24, Y+4	; 0x04
    1bca:	9d 81       	ldd	r25, Y+5	; 0x05
    1bcc:	28 17       	cp	r18, r24
    1bce:	39 07       	cpc	r19, r25
    1bd0:	64 f4       	brge	.+24     	; 0x1bea <fputc+0x3c>
    1bd2:	e8 81       	ld	r30, Y
    1bd4:	f9 81       	ldd	r31, Y+1	; 0x01
    1bd6:	01 93       	st	Z+, r16
    1bd8:	f9 83       	std	Y+1, r31	; 0x01
    1bda:	e8 83       	st	Y, r30
    1bdc:	06 c0       	rjmp	.+12     	; 0x1bea <fputc+0x3c>
    1bde:	e8 85       	ldd	r30, Y+8	; 0x08
    1be0:	f9 85       	ldd	r31, Y+9	; 0x09
    1be2:	80 2f       	mov	r24, r16
    1be4:	09 95       	icall
    1be6:	89 2b       	or	r24, r25
    1be8:	31 f4       	brne	.+12     	; 0x1bf6 <fputc+0x48>
    1bea:	8e 81       	ldd	r24, Y+6	; 0x06
    1bec:	9f 81       	ldd	r25, Y+7	; 0x07
    1bee:	01 96       	adiw	r24, 0x01	; 1
    1bf0:	9f 83       	std	Y+7, r25	; 0x07
    1bf2:	8e 83       	std	Y+6, r24	; 0x06
    1bf4:	02 c0       	rjmp	.+4      	; 0x1bfa <fputc+0x4c>
    1bf6:	0f ef       	ldi	r16, 0xFF	; 255
    1bf8:	1f ef       	ldi	r17, 0xFF	; 255
    1bfa:	c8 01       	movw	r24, r16
    1bfc:	df 91       	pop	r29
    1bfe:	cf 91       	pop	r28
    1c00:	1f 91       	pop	r17
    1c02:	0f 91       	pop	r16
    1c04:	08 95       	ret

00001c06 <__ultoa_invert>:
    1c06:	fa 01       	movw	r30, r20
    1c08:	aa 27       	eor	r26, r26
    1c0a:	28 30       	cpi	r18, 0x08	; 8
    1c0c:	51 f1       	breq	.+84     	; 0x1c62 <__ultoa_invert+0x5c>
    1c0e:	20 31       	cpi	r18, 0x10	; 16
    1c10:	81 f1       	breq	.+96     	; 0x1c72 <__ultoa_invert+0x6c>
    1c12:	e8 94       	clt
    1c14:	6f 93       	push	r22
    1c16:	6e 7f       	andi	r22, 0xFE	; 254
    1c18:	6e 5f       	subi	r22, 0xFE	; 254
    1c1a:	7f 4f       	sbci	r23, 0xFF	; 255
    1c1c:	8f 4f       	sbci	r24, 0xFF	; 255
    1c1e:	9f 4f       	sbci	r25, 0xFF	; 255
    1c20:	af 4f       	sbci	r26, 0xFF	; 255
    1c22:	b1 e0       	ldi	r27, 0x01	; 1
    1c24:	3e d0       	rcall	.+124    	; 0x1ca2 <__ultoa_invert+0x9c>
    1c26:	b4 e0       	ldi	r27, 0x04	; 4
    1c28:	3c d0       	rcall	.+120    	; 0x1ca2 <__ultoa_invert+0x9c>
    1c2a:	67 0f       	add	r22, r23
    1c2c:	78 1f       	adc	r23, r24
    1c2e:	89 1f       	adc	r24, r25
    1c30:	9a 1f       	adc	r25, r26
    1c32:	a1 1d       	adc	r26, r1
    1c34:	68 0f       	add	r22, r24
    1c36:	79 1f       	adc	r23, r25
    1c38:	8a 1f       	adc	r24, r26
    1c3a:	91 1d       	adc	r25, r1
    1c3c:	a1 1d       	adc	r26, r1
    1c3e:	6a 0f       	add	r22, r26
    1c40:	71 1d       	adc	r23, r1
    1c42:	81 1d       	adc	r24, r1
    1c44:	91 1d       	adc	r25, r1
    1c46:	a1 1d       	adc	r26, r1
    1c48:	20 d0       	rcall	.+64     	; 0x1c8a <__ultoa_invert+0x84>
    1c4a:	09 f4       	brne	.+2      	; 0x1c4e <__ultoa_invert+0x48>
    1c4c:	68 94       	set
    1c4e:	3f 91       	pop	r19
    1c50:	2a e0       	ldi	r18, 0x0A	; 10
    1c52:	26 9f       	mul	r18, r22
    1c54:	11 24       	eor	r1, r1
    1c56:	30 19       	sub	r19, r0
    1c58:	30 5d       	subi	r19, 0xD0	; 208
    1c5a:	31 93       	st	Z+, r19
    1c5c:	de f6       	brtc	.-74     	; 0x1c14 <__ultoa_invert+0xe>
    1c5e:	cf 01       	movw	r24, r30
    1c60:	08 95       	ret
    1c62:	46 2f       	mov	r20, r22
    1c64:	47 70       	andi	r20, 0x07	; 7
    1c66:	40 5d       	subi	r20, 0xD0	; 208
    1c68:	41 93       	st	Z+, r20
    1c6a:	b3 e0       	ldi	r27, 0x03	; 3
    1c6c:	0f d0       	rcall	.+30     	; 0x1c8c <__ultoa_invert+0x86>
    1c6e:	c9 f7       	brne	.-14     	; 0x1c62 <__ultoa_invert+0x5c>
    1c70:	f6 cf       	rjmp	.-20     	; 0x1c5e <__ultoa_invert+0x58>
    1c72:	46 2f       	mov	r20, r22
    1c74:	4f 70       	andi	r20, 0x0F	; 15
    1c76:	40 5d       	subi	r20, 0xD0	; 208
    1c78:	4a 33       	cpi	r20, 0x3A	; 58
    1c7a:	18 f0       	brcs	.+6      	; 0x1c82 <__ultoa_invert+0x7c>
    1c7c:	49 5d       	subi	r20, 0xD9	; 217
    1c7e:	31 fd       	sbrc	r19, 1
    1c80:	40 52       	subi	r20, 0x20	; 32
    1c82:	41 93       	st	Z+, r20
    1c84:	02 d0       	rcall	.+4      	; 0x1c8a <__ultoa_invert+0x84>
    1c86:	a9 f7       	brne	.-22     	; 0x1c72 <__ultoa_invert+0x6c>
    1c88:	ea cf       	rjmp	.-44     	; 0x1c5e <__ultoa_invert+0x58>
    1c8a:	b4 e0       	ldi	r27, 0x04	; 4
    1c8c:	a6 95       	lsr	r26
    1c8e:	97 95       	ror	r25
    1c90:	87 95       	ror	r24
    1c92:	77 95       	ror	r23
    1c94:	67 95       	ror	r22
    1c96:	ba 95       	dec	r27
    1c98:	c9 f7       	brne	.-14     	; 0x1c8c <__ultoa_invert+0x86>
    1c9a:	00 97       	sbiw	r24, 0x00	; 0
    1c9c:	61 05       	cpc	r22, r1
    1c9e:	71 05       	cpc	r23, r1
    1ca0:	08 95       	ret
    1ca2:	9b 01       	movw	r18, r22
    1ca4:	ac 01       	movw	r20, r24
    1ca6:	0a 2e       	mov	r0, r26
    1ca8:	06 94       	lsr	r0
    1caa:	57 95       	ror	r21
    1cac:	47 95       	ror	r20
    1cae:	37 95       	ror	r19
    1cb0:	27 95       	ror	r18
    1cb2:	ba 95       	dec	r27
    1cb4:	c9 f7       	brne	.-14     	; 0x1ca8 <__ultoa_invert+0xa2>
    1cb6:	62 0f       	add	r22, r18
    1cb8:	73 1f       	adc	r23, r19
    1cba:	84 1f       	adc	r24, r20
    1cbc:	95 1f       	adc	r25, r21
    1cbe:	a0 1d       	adc	r26, r0
    1cc0:	08 95       	ret

00001cc2 <__prologue_saves__>:
    1cc2:	2f 92       	push	r2
    1cc4:	3f 92       	push	r3
    1cc6:	4f 92       	push	r4
    1cc8:	5f 92       	push	r5
    1cca:	6f 92       	push	r6
    1ccc:	7f 92       	push	r7
    1cce:	8f 92       	push	r8
    1cd0:	9f 92       	push	r9
    1cd2:	af 92       	push	r10
    1cd4:	bf 92       	push	r11
    1cd6:	cf 92       	push	r12
    1cd8:	df 92       	push	r13
    1cda:	ef 92       	push	r14
    1cdc:	ff 92       	push	r15
    1cde:	0f 93       	push	r16
    1ce0:	1f 93       	push	r17
    1ce2:	cf 93       	push	r28
    1ce4:	df 93       	push	r29
    1ce6:	cd b7       	in	r28, 0x3d	; 61
    1ce8:	de b7       	in	r29, 0x3e	; 62
    1cea:	ca 1b       	sub	r28, r26
    1cec:	db 0b       	sbc	r29, r27
    1cee:	0f b6       	in	r0, 0x3f	; 63
    1cf0:	f8 94       	cli
    1cf2:	de bf       	out	0x3e, r29	; 62
    1cf4:	0f be       	out	0x3f, r0	; 63
    1cf6:	cd bf       	out	0x3d, r28	; 61
    1cf8:	09 94       	ijmp

00001cfa <__epilogue_restores__>:
    1cfa:	2a 88       	ldd	r2, Y+18	; 0x12
    1cfc:	39 88       	ldd	r3, Y+17	; 0x11
    1cfe:	48 88       	ldd	r4, Y+16	; 0x10
    1d00:	5f 84       	ldd	r5, Y+15	; 0x0f
    1d02:	6e 84       	ldd	r6, Y+14	; 0x0e
    1d04:	7d 84       	ldd	r7, Y+13	; 0x0d
    1d06:	8c 84       	ldd	r8, Y+12	; 0x0c
    1d08:	9b 84       	ldd	r9, Y+11	; 0x0b
    1d0a:	aa 84       	ldd	r10, Y+10	; 0x0a
    1d0c:	b9 84       	ldd	r11, Y+9	; 0x09
    1d0e:	c8 84       	ldd	r12, Y+8	; 0x08
    1d10:	df 80       	ldd	r13, Y+7	; 0x07
    1d12:	ee 80       	ldd	r14, Y+6	; 0x06
    1d14:	fd 80       	ldd	r15, Y+5	; 0x05
    1d16:	0c 81       	ldd	r16, Y+4	; 0x04
    1d18:	1b 81       	ldd	r17, Y+3	; 0x03
    1d1a:	aa 81       	ldd	r26, Y+2	; 0x02
    1d1c:	b9 81       	ldd	r27, Y+1	; 0x01
    1d1e:	ce 0f       	add	r28, r30
    1d20:	d1 1d       	adc	r29, r1
    1d22:	0f b6       	in	r0, 0x3f	; 63
    1d24:	f8 94       	cli
    1d26:	de bf       	out	0x3e, r29	; 62
    1d28:	0f be       	out	0x3f, r0	; 63
    1d2a:	cd bf       	out	0x3d, r28	; 61
    1d2c:	ed 01       	movw	r28, r26
    1d2e:	08 95       	ret

00001d30 <_exit>:
    1d30:	f8 94       	cli

00001d32 <__stop_program>:
    1d32:	ff cf       	rjmp	.-2      	; 0x1d32 <__stop_program>
