Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Oct  3 17:29:40 2018
| Host         : te7aegdev08.te.rl.ac.uk running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_control_sets -verbose -file c2c_top_wrapper_control_sets_placed.rpt
| Design       : c2c_top_wrapper
| Device       : xc7vx690t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   809 |
| Minimum Number of register sites lost to control set restrictions |  2059 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5883 |         1832 |
| No           | No                    | Yes                    |             970 |          262 |
| No           | Yes                   | No                     |            2808 |         1232 |
| Yes          | No                    | No                     |            5013 |         1492 |
| Yes          | No                    | Yes                    |             370 |           75 |
| Yes          | Yes                   | No                     |            3961 |         1459 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                      Clock Signal                                                                     |                                                                                                                          Enable Signal                                                                                                                         |                                                                                                           Set/Reset Signal                                                                                                          | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset[0][11]_i_1_n_0                             | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ck_po_stg2_f_indec_reg[1]                                                                                                                               |                1 |              1 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                             |                1 |              1 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                              |                1 |              1 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                          |                1 |              1 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                              |                1 |              1 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                              |                1 |              1 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                              |                1 |              1 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                              |                1 |              1 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                                              |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                     |                1 |              1 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/maintenance_request.maint_srx_r_lcl_reg                                                                                                                 |                1 |              1 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                              |                1 |              1 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                             |                1 |              1 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and[7]_i_1_n_0                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mcGo_r_reg_r                                                                                                                                            |                1 |              1 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/wr_level_done_r_reg[0]                                                                                                                                  |                1 |              1 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][2][1]                                                                                                                                   |                1 |              1 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                             |                1 |              1 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                             |                1 |              1 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                    | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][2][0]                                                                                                                                   |                1 |              1 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/wr_level_done_r_reg[0]                                                                                                                                  |                1 |              2 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0    |                1 |              2 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/reset_TxFIFO_ptr_int                                                                                                                             |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/wr_level_done_r_reg[0]                                                                                                                                  |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/wr_level_done_r_reg[0]                                                                                                                                  |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                               |                                                                                                                                                                                                                                     |                1 |              2 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[6]_1                               |                                                                                                                                                                                                                                     |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/wr_level_done_r_reg[0]                                                                                                                                  |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/wr_level_done_r_reg[0]                                                                                                                                  |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2_n_0          |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/wr_level_done_r_reg[0]                                                                                                                                  |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_0          |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/wr_level_done_r_reg[0]                                                                                                                                  |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                   |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/wr_level_done_r_reg[0]                                                                                                                                  |                2 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                               |                                                                                                                                                                                                                                     |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_any_bank_reg[0]                                                                                                    | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ck_po_stg2_f_indec_reg[1]                                                                                                                               |                2 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                   |                1 |              2 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_2                               |                                                                                                                                                                                                                                     |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                               |                                                                                                                                                                                                                                     |                1 |              2 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[6]_0                               |                                                                                                                                                                                                                                     |                1 |              2 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[6]                                 |                                                                                                                                                                                                                                     |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][2][0]                                                                                                                                   |                1 |              2 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[6]_2                               |                                                                                                                                                                                                                                     |                1 |              2 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]                                 |                                                                                                                                                                                                                                     |                1 |              2 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_0                               |                                                                                                                                                                                                                                     |                1 |              2 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_1                               |                                                                                                                                                                                                                                     |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                 | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                |                2 |              2 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0         |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_any_bank_reg[0]                                                                                                    | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/maintenance_request.maint_srx_r_lcl_reg                                                                                                                 |                2 |              2 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0            |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][2][0]                                                                                                                                   |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][2][0]                                                                                                                                   |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[6]_1                               |                                                                                                                                                                                                                                     |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][2][0]                                                                                                                                   |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[6]                                 |                                                                                                                                                                                                                                     |                1 |              2 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_0          |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][2][0]                                                                                                                                   |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[6]_0                               |                                                                                                                                                                                                                                     |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][2][0]                                                                                                                                   |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[6]_2                               |                                                                                                                                                                                                                                     |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][2][0]                                                                                                                                   |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][2][0]                                                                                                                                   |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                          |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]                                 |                                                                                                                                                                                                                                     |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                               |                                                                                                                                                                                                                                     |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_2                               |                                                                                                                                                                                                                                     |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                          |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_0                               |                                                                                                                                                                                                                                     |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_1                               |                                                                                                                                                                                                                                     |                1 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][2][2]_i_1_n_0                                                                                    | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/wr_level_done_r_reg[1]                                                                                                                                  |                2 |              2 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0         |                1 |              3 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 |                1 |              3 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                         | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                         |                1 |              3 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                  |                1 |              3 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                  |                1 |              3 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0          |                1 |              3 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[2].final_val_reg[2][3][0]                                                                                                                 |                1 |              3 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0          |                2 |              3 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0          |                1 |              3 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0            |                1 |              3 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                   |                1 |              3 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][0][2]_i_1_n_0                                                                                    | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/wr_level_done_r_reg[1]                                                                                                                                  |                1 |              3 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[2].final_val_reg[2][3][0]                                                                                                                 |                3 |              3 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1_n_0                                                                                                       | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                  |                1 |              3 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0    |                2 |              3 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__7_n_0   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                       |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1_n_0                                                  |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                            |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                             |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1_n_0      | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                       |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[3]_2                               |                                                                                                                                                                                                                                     |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__8_n_0   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                       |                2 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/stg3_init_val_reg[0]_0                                                                                                                                  |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__9_n_0   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                       |                2 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__4_n_0   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                       |                2 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                 |                                                                                                                                                                                                                                     |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__0_n_0   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                       |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__0_n_0   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                       |                2 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[3]_i_1_n_0                                                                                                     | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/cal2_state_r_reg[0]                                                                                                                                     |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                 |                                                                                                                                                                                                                                     |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                 |                                                                                                                                                                                                                                     |                2 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__6_n_0   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                       |                2 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/page_reg/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                      |                2 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/rst_mig_7series_0_200M/U0/EXT_LPF/lpf_int                                                                                                                                                                                 |                2 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/status_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r_reg[3]_i_1_n_0                                                                                                    | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/cal2_state_r_reg[0]                                                                                                                                     |                3 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__3_n_0   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                       |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/version_reg/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                   |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__5_n_0   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                       |                2 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[21]                                                                       |                                                                                                                                                                                                                                     |                2 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[36]                                                                       |                                                                                                                                                                                                                                     |                2 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                            | c2c_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                          |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                         |                                                                                                                                                                                                                                     |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                              | c2c_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                         |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs[3]_i_1_n_0                                                                                                                                                 | c2c_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                         |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/regl_dqs_cnt[3]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                     |                2 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                           |                                                                                                                                                                                                                                     |                2 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                               |                                                                                                                                                                                                                                     |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                         |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1_n_0      | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                       |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                         |                2 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/maint_prescaler_r1                                                                                                  |                3 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mcGo_r_reg_r                                                                                                                                            |                2 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                     |                2 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                 |                                                                                                                                                                                                                                     |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                          |                2 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                 |                                                                                                                                                                                                                                     |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                 |                                                                                                                                                                                                                                     |                2 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                    | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/wait_cnt_r[3]_i_1_n_0                                                                               |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__2_n_0   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                       |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__2_n_0   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                       |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                 |                                                                                                                                                                                                                                     |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__1_n_0   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                       |                2 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__1_n_0   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                       |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                 |                                                                                                                                                                                                                                     |                2 |              4 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_2                               |                                                                                                                                                                                                                                     |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][2][1]                                                                                                                                   |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][2][1]                                                                                                                                   |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][2][1]                                                                                                                                   |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][3]                                                                                                                                      |                2 |              4 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_decoder_inst/mux_by_4.data_count_reg[0]_0[0]                                                                                                                              | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.delay_load_reg[2]                                                                                     |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][3]                                                                                                                                      |                2 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                       | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                           |                1 |              4 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_decoder_inst/mux_by_4.data_count_reg[0][0]                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.delay_load_reg[2]                                                                                     |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][3]                                                                                                                                      |                3 |              4 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]                                 |                                                                                                                                                                                                                                     |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0_0                                                                                                      | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/wait_cnt_reg[0][0]                                                                                                                                      |                1 |              4 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_decoder_inst/E[0]                                                                                                                                                         | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.delay_load_reg[2]                                                                                     |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                          |                2 |              4 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_0                               |                                                                                                                                                                                                                                     |                1 |              4 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_1                               |                                                                                                                                                                                                                                     |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                               |                1 |              4 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[3]                                 |                                                                                                                                                                                                                                     |                1 |              4 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[3]_0                               |                                                                                                                                                                                                                                     |                1 |              4 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[3]_1                               |                                                                                                                                                                                                                                     |                1 |              4 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[3]_2                               |                                                                                                                                                                                                                                     |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][3]                                                                                                                                      |                3 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][3]                                                                                                                                      |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][3]                                                                                                                                      |                3 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][3]                                                                                                                                      |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][3]                                                                                                                                      |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                   |                2 |              4 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_tdm_inst/E[0]                                                                                                                                                             | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.delay_load_reg[2]                                                                                     |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                    | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                               |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                               |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][2][1]                                                                                                                                   |                1 |              4 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/pat_count[3]_i_1_n_0                                                                                                                                    | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.delay_load_reg[2]                                                                                     |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                       | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                            |                2 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[3]_0                               |                                                                                                                                                                                                                                     |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[3]                                 |                                                                                                                                                                                                                                     |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_2                               |                                                                                                                                                                                                                                     |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_1                               |                                                                                                                                                                                                                                     |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_0                               |                                                                                                                                                                                                                                     |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__10_n_0  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                       |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]                                 |                                                                                                                                                                                                                                     |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                         |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[3]_1                               |                                                                                                                                                                                                                                     |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_cnt_r[3]_i_1_n_0                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg                                                                                                             |                2 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_r[3]_i_1_n_0                                                                              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mcGo_r_reg_r                                                                                                                                            |                4 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_shift_r[3]_i_2_n_0                                                                                                         | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_shift_r0                                                                                        |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                         | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                              |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][2][1]                                                                                                                                   |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0_1                                                                                        | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1__0_n_0                                                  |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][2][1]                                                                                                                                   |                1 |              4 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/calib_intr_gen.cal_nibble_reg[0][0]                                                                                          |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][2][1]                                                                                                                                   |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                         | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/maintenance_request.maint_srx_r_lcl_reg                                                                                                                 |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0_0                                                                                   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                                |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                    | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                               |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][2][1]                                                                                                                                   |                2 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/E[0]                                                                                                                         | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/SR[0]                                                                   |                2 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]                                                                                                          |                2 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_byte_cnt[3]_i_2_n_0                                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_108_in                                                                                             |                1 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                     |                3 |              4 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__4_n_0   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                       |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0     | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                       |                1 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__3_n_0   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                       |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[10]_i_1_n_0                                                                    | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                                          |                3 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r_reg[4]_i_1_n_0                                                                                        | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][2][1]                                                                                                                                   |                4 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_2_n_0                                                                               | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/samps_ns[0]                                                                                                                                             |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                     |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                      | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mcGo_r_reg_r_7                                                                                                                                          |                1 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                         | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                              |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                   |                3 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                         | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                              |                1 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2_n_0                                                                         | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                              |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][7][4]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                     |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][6][4]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                     |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                     | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset[0][11]_i_1_n_0                             | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ck_po_stg2_f_indec_reg[0]                                                                                                                               |                1 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][5][4]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                     |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][4][4]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                     |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                         |                4 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][2][4]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                     |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_2_n_0                                                                               | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                                                    |                1 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                     |                3 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                     |                1 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                        | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                         |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                         | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                              |                1 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                         | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                              |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                         | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                              |                1 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                         | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                              |                1 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                         | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                              |                1 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__4_n_0  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                       |                1 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc1.count_reg[0][2]                             |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                |                                                                                                                                                                                                                                     |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg                                                                                                             |                1 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__6_n_0  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                       |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__10_n_0  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                       |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                   |                5 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__5_n_0  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                       |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__9_n_0   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                       |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_cntr_r_reg[0]                                                                                                                                      |                4 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                |                                                                                                                                                                                                                                     |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__8_n_0   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                       |                1 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__3_n_0  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                       |                1 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__7_n_0   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                       |                1 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                          |                1 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                       |                1 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                               | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/complex_row0_rd_done1                                                                                                                                   |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                     |                3 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_controller.maint_wip_r_lcl_reg                                                                                 |                4 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                       |                2 |              5 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.max_value_0[4]_i_1_n_0                                                                                                 | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.delay_load_reg[2]                                                                                     |                2 |              5 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1_reg[7][2]                                   |                2 |              5 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                     |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                               |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                             |                1 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                             |                1 |              5 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_tap[4]_i_1_n_0                                                                                                   | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.delay_load_reg[2]                                                                                     |                3 |              5 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.min_value_1[4]_i_1_n_0                                                                                                 | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.delay_load_reg[2]                                                                                     |                1 |              5 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.min_value_0[4]_i_1_n_0                                                                                                 | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.delay_load_reg[2]                                                                                     |                1 |              5 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.max_value_1[4]_i_1_n_0                                                                                                 | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.delay_load_reg[2]                                                                                     |                1 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                       |                1 |              5 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count[4]_i_1_n_0                                                                                                   | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.delay_load_reg[2]                                                                                     |                2 |              5 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc1.count_d1_reg[1][2]                          |                2 |              5 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/E[0]                                                                                                                     | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_3_out                                                                                                           |                1 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                    |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                    |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                     |                3 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                |                                                                                                                                                                                                                                     |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                                           |                4 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                |                                                                                                                                                                                                                                     |                2 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__5_n_0   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                       |                1 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                       |                1 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__6_n_0   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                       |                1 |              5 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_trail_r_reg[5]_1[0]                                                               |                                                                                                                                                                                                                                     |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b_pipe/m_payload_i[7]_i_1__5_n_0                                                                                                                                |                                                                                                                                                                                                                                     |                1 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[5]                                                                        |                                                                                                                                                                                                                                     |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[47]_0                                                                     |                                                                                                                                                                                                                                     |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                     |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rdlvl_cpt_tap_cnt_reg[5]_0                                                                         | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                   |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[3]_i_1_n_0                                                                       |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_1_in                                                            |                1 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_dec_val[5]_i_1_n_0                                                |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_trail_r_reg[5]_0[0]                                                               |                                                                                                                                                                                                                                     |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[0]                                                                                            |                                                                                                                                                                                                                                     |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt[5]_i_1_n_0                                                                        | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/cal2_if_reset_reg                                                                                                                                       |                4 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[35]                                                                       |                                                                                                                                                                                                                                     |                4 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                             |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/reset_TxFIFO_ptr_int                                                                                                                             |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                        | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                   |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                        |                1 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[29]_0                                                                     |                                                                                                                                                                                                                                     |                5 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].MUXCY_L_I_i_2_n_0                                                                                                                              |                                                                                                                                                                                                                                     |                1 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                             | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__10_n_0                                                                                                      |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                          |                                                                                                                                                                                                                                     |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                                      |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                      | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ck_po_stg2_f_indec_reg[1]                                                                                                                               |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[5]_i_1_n_0                                                                                                                                | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                 |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[5]_i_1_n_0                                                                                                                                | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                 |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_2_n_0                                                                 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_1_n_0                                      |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                     |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_2_n_0                                                                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                       |                1 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                      | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                   |                5 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ck_po_stg2_f_indec_reg[1]                                                                                                                               |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ck_po_stg2_f_indec_reg[1]                                                                                                                               |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt[5]_i_1_n_0                                                                                 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                         |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/m_payload_i[7]_i_1__2_n_0                                                                                                                                |                                                                                                                                                                                                                                     |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0_0                                                                                                                              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                             |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                     |                4 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                             | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[5]_i_1_n_0                                                                         |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge[5]_i_1_n_0                                                                     | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                   |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_2_n_0                                                               | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_1_n_0                                    |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_2_n_0                                                               | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_1_n_0                                    |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_2_n_0                                                               | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_1_n_0                                    |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_2_n_0                                                               | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_1_n_0                                    |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_2_n_0                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_1_n_0                                     |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_edge_pb[11]_i_1_n_0                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                      |                4 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_2_n_0                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_1_n_0                                     |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_2_n_0                                                               | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_1_n_0                                    |                4 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_2_n_0                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_1_n_0                                     |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_edge_pb[23]_i_1_n_0                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                      |                4 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_2_n_0                                                                 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                      |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_2_n_0                                                               | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_1_n_0                                    |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_2_n_0                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_1_n_0                                     |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_edge_pb[17]_i_1_n_0                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                      |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_edge_pb[35]_i_1_n_0                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                      |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_2_n_0                                                               | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_1_n_0                                    |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_2_n_0                                                               | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_1_n_0                                    |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_2_n_0                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_1_n_0                                     |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_edge_pb[29]_i_1_n_0                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                      |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_edge_pb[41]_i_1_n_0                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                      |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_edge_pb[47]_i_1_n_0                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                      |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_2_n_0                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_1_n_0                                     |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_2_n_0                                                               | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_1_n_0                                    |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_2_n_0                                                               | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_1_n_0                                    |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                       | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                   |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_2_n_0                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_1_n_0                                     |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_2_n_0                                                               | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_1_n_0                                    |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_2_n_0                                                               | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_1_n_0                                    |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt[5]_i_1_n_0                                                                         | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                         |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[11]                                                                       |                                                                                                                                                                                                                                     |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[12]                                                                       |                                                                                                                                                                                                                                     |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_2_n_0                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_1_n_0                                     |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_2_n_0                                                               | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_1_n_0                                    |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_2_n_0                                                               | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_1_n_0                                    |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt[5]_i_1_n_0                                                                         | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/cal2_if_reset_reg                                                                                                                                       |                4 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_2_n_0                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_1_n_0                                     |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_2_n_0                                                                 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_1_n_0                                      |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                          |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                        | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][2][0]                                                                                                                                   |                3 |              6 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                          |                1 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_lead_r_reg[5]_1[0]                                                                |                                                                                                                                                                                                                                     |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt[5]_i_1_n_0                                                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                         |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                         |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                         |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][3]                                                                                                                                      |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                         |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                        | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                         |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                         | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                   |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axid_reg[5]                                                                                                                                  |                                                                                                                                                                                                                                     |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/tap_cnt_cpt_r[5]_i_2_n_0                                                                                                       | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/tap_cnt_cpt_r[5]_i_1_n_0                                                                            |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/wr_level_done_r_reg[1]                                                                                                                                  |                1 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                   |                                                                                                                                                                                                                                     |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][0][2]_i_1_n_0                                                                                    | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/wr_level_done_r_reg[0]                                                                                                                                  |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                         |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/rst_mig_7series_0_200M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                             | c2c_top_i/rst_mig_7series_0_200M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                           |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[5]_i_2_n_0                                                                                                                                       | c2c_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[5]_i_1_n_0                                                                                                            |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt[5]_i_1_n_0                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mcGo_r_reg_r                                                                                                                                            |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail[5]_i_1_n_0                                                                        | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/sm_r_reg[0]                                                                                                                                             |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead[5]_i_1_n_0                                                                         | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/sm_r_reg[0]                                                                                                                                             |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt[5]_i_1_n_0                                                                           |                                                                                                                                                                                                                                     |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                                              |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                    | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                                               |                1 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[10]_i_1_n_0                                                                    |                                                                                                                                                                                                                                     |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                            |                                                                                                                                                                                                                                     |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/E[0]                                                                                         |                                                                                                                                                                                                                                     |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/oneeighty2fuzz_r_reg[5]_0[0]                                                                     |                                                                                                                                                                                                                                     |                4 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/fuzz2zero_r_reg[5][0]                                                                            |                                                                                                                                                                                                                                     |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/fuzz2oneeighty_r_reg[5][0]                                                                       |                                                                                                                                                                                                                                     |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                            | c2c_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                         |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_lead_r_reg[5]_2[0]                                                                |                                                                                                                                                                                                                                     |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0_0                                                                                    | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                 |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/b_push                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                       |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                         |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][7][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                         |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                         |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][5][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                         |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__10_n_0                                                                                                      |                3 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                         |                                                                                                                                                                                                                                     |                4 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][4][5]_i_1_n_0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                         |                2 |              6 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/psen                                                                                   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                         |                3 |              7 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][2][2]_i_1_n_0                                                                                    | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/wr_level_done_r_reg[0]                                                                                                                                  |                3 |              7 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot[6]_i_1__0_n_0                                                                                     | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                 |                1 |              7 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                          |                2 |              7 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                            |                                                                                                                                                                                                                                     |                2 |              7 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                             |                                                                                                                                                                                                                                     |                1 |              7 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1_n_0                                                                                         | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                3 |              7 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                |                3 |              7 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                            |                                                                                                                                                                                                                                     |                2 |              7 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                              | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                 |                1 |              7 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                            |                                                                                                                                                                                                                                     |                3 |              7 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/E[0]                                                                                                                                            |                                                                                                                                                                                                                                     |                3 |              7 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                            |                                                                                                                                                                                                                                     |                2 |              7 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                 |                2 |              7 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r_pipe/skid_buffer_reg[34]_0                                                                                                                                    |                                                                                                                                                                                                                                     |                2 |              7 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and[7]_i_1_n_0                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/cal2_if_reset_reg                                                                                                                                       |                4 |              7 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                             |                3 |              7 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/mc_aux_out_r_reg[0]                                                                                |                3 |              7 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot[6]_i_1_n_0                                                                                       | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                 |                2 |              7 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                             | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                 |                2 |              7 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                                   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                               |                5 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/data_cnt_r_reg[7][0]                                                                            |                                                                                                                                                                                                                                     |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                    |                                                                                                                                                                                                                                     |                4 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[7]_i_1_n_0                                                     |                4 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                    |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                      | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__11_n_0                                                                                                      |                8 |              8 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1_n_0                                                                                         | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                4 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[26]_3[0]                                                                                                                      | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                |                4 |              8 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg[0]_i_1_n_0                                                               | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                4 |              8 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/CE                                                                                                                                           | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/R                                                                                                                                  |                1 |              8 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/E[0]                                                                                                                                         | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc1.count_d1_reg[1][0]                          |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                    |                                                                                                                                                                                                                                     |                3 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                              |                                                                                                                                                                                                                                     |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                       |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                       |                3 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit[7]_i_1_n_0                                                                         | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                      |                3 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                       |                1 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_addr_reg[0]                                                          |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and[7]_i_1_n_0                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                   |                3 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                         | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                          |                3 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_67_out                                                                |                4 |              8 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/calib_intr_gen.tx_ch0_data_reg[4]                                                                                                                       | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.delay_load_reg[2]                                                                                     |                2 |              8 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                              |                3 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[7]_i_2_n_0                                                                                 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                |                3 |              8 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/state[7]_i_1_n_0                                                                                                                                        | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.delay_load_reg[2]                                                                                     |                2 |              8 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                           | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc1.count_d1_reg[1][0]                          |                4 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/trans_buf_out_r_reg[0]_0[0]                                                                                                             |                                                                                                                                                                                                                                     |                5 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                     |                5 |              8 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                    | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1_reg[7][0]                                   |                3 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/int_addr_reg[0][0]                                                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                          |                3 |              8 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[7][0]                                   | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1_reg[7][0]                                   |                3 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we_r1                                                                                                                                                      |                                                                                                                                                                                                                                     |                1 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                     |                5 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                        | c2c_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                    |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                   |                                                                                                                                                                                                                                     |                3 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                 |                                                                                                                                                                                                                                     |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                     |                5 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                    |                                                                                                                                                                                                                                     |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                 |                                                                                                                                                                                                                                     |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                     |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                |                6 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                                                                                                 |                                                                                                                                                                                                                                     |                4 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_cntr_r_reg[0]                                                                                                                                      |                3 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                 |                                                                                                                                                                                                                                     |                3 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                     |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                     |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                        | c2c_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                    |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal[7]_i_2_n_0                                                                                                 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                |                3 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                           |                                                                                                                                                                                                                                     |                3 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                   | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                 |                3 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i[7]_i_1__0_n_0                                                                                                                                |                                                                                                                                                                                                                                     |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                |                6 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                 |                                                                                                                                                                                                                                     |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/m_payload_i[7]_i_1__1_n_0                                                                                                                                |                                                                                                                                                                                                                                     |                1 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[23][0]                                                                                                                        | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                |                3 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                 |                                                                                                                                                                                                                                     |                1 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[26]_4[0]                                                                                                                      | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                |                5 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                                                                                                 |                                                                                                                                                                                                                                     |                3 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[26]_2[0]                                                                                                                      | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                |                3 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                        | c2c_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                    |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[26]_5[0]                                                                                                                      | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                |                6 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                       |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                   |                                                                                                                                                                                                                                     |                3 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[29]_1[0]                                                                                                                      | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                |                4 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[29]_2[0]                                                                                                                      | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                |                3 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[29]_3[0]                                                                                                                      | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                |                3 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                      |                4 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                     |                1 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                       |                4 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                                                                                                 |                                                                                                                                                                                                                                     |                3 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                       |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                        | c2c_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                    |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                   |                                                                                                                                                                                                                                     |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                       |                1 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                 |                                                                                                                                                                                                                                     |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                     |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                                                                                                 |                                                                                                                                                                                                                                     |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b_pipe/m_payload_i[7]_i_1__4_n_0                                                                                                                                |                                                                                                                                                                                                                                     |                4 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                       |                1 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                   |                                                                                                                                                                                                                                     |                3 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/icount_out_reg[7]                                                                                                   |                                                                                                                                                                                                                                     |                1 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CONTROL_REG_5_9_GENERATE[9].SPICR_data_int_reg[9]_0                                                                                                                | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                |                3 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                       |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_0_out                                                                 |                5 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                       |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                       |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[7][0]                          | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc1.count_reg[0][0]                             |                3 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                        |                6 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                       |                2 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                           | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc1.count_reg[0][0]                             |                3 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b_pipe/m_payload_i[7]_i_1__3_n_0                                                                                                                                |                                                                                                                                                                                                                                     |                1 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/icount_out_reg[7]                              |                                                                                                                                                                                                                                     |                1 |              8 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][5][2]_i_1_n_0                                                                                    | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[2].final_val_reg[2][3][0]                                                                                                                 |                5 |              9 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][7][2]_i_1_n_0                                                                                    | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[2].final_val_reg[2][3][0]                                                                                                                 |                3 |              9 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][4][2]_i_1_n_0                                                                                    | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/wr_level_done_r_reg[0]                                                                                                                                  |                4 |              9 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][3][2]_i_1_n_0                                                                                    | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[2].final_val_reg[2][3][0]                                                                                                                 |                4 |              9 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/compare_err087_out                                                                                                                                      |                4 |              9 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][6][2]_i_1_n_0                                                                                    | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/wr_level_done_r_reg[0]                                                                                                                                  |                3 |              9 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                      | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                         |                2 |              9 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                   |                5 |              9 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                |                2 |              9 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                      | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                         |                2 |              9 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/p_16_out                                                                                                                                        | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                 |                2 |              9 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/p_8_out                                                                                                                                         | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                 |                2 |              9 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_16_out                                                                                                                                         | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                 |                4 |              9 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_8_out                                                                                                                                          | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                 |                2 |              9 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/sync_reset_flop_reg[7]                                                             |                2 |              9 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                   |                                                                                                                                                                                                                                     |                2 |              9 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                         |                3 |              9 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                     |                5 |              9 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                      | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mcGo_r_reg_r                                                                                                                                            |                3 |              9 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[5]                                                                 |                6 |              9 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                            |                                                                                                                                                                                                                                     |                3 |              9 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][3]                                                                                                                                      |                6 |             10 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/E[0]                                                                                             | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/samps_ns[0]                                                                                                                                             |                2 |             10 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/zero_r_reg[9][0]                                                                                 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/samps_ns[0]                                                                                                                                             |                3 |             10 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int_reg[11]                                                                                                           |                3 |             10 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                    | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][2][1]                                                                                                                                   |                5 |             10 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/cal2_state_r_reg[0]                                                                                                                                     |                5 |             10 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sample_timer_en                                                                                                                                                               | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sample_timer0                                                                                                                                      |                2 |             11 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                          |                6 |             11 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1_n_0    | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                       |                4 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_0                                        |                                                                                                                                                                                                                                     |                3 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1_n_0                           |                                                                                                                                                                                                                                     |                3 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                    | c2c_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                         |                4 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1__0_n_0 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                       |                2 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                       |                2 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                    |                                                                                                                                                                                                                                     |                3 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_r[0]_i_1_n_0                                                                         |                3 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                       |                3 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                    |                                                                                                                                                                                                                                     |                3 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                     |                5 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                 |                                                                                                                                                                                                                                     |                5 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gpr1.dout_i_reg[7]_0                                    |                                                                                                                                                                                                                                     |                3 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/one_inc_min_limit_reg[0][0]                                                                                                                             |                4 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                       |                4 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                     |               12 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/tap_ns                                                                                 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg                                                                                                             |                4 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                     |                4 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                       |                5 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                 |                                                                                                                                                                                                                                     |                4 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature[11]_i_1_n_0                                                                                                                             | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                             |                5 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                     |                3 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]                                          |                                                                                                                                                                                                                                     |                3 |             12 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.state[11]_i_1_n_0                                                                                                      | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.delay_load_reg[2]                                                                                     |                5 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gpr1.dout_i_reg[7]                                      |                                                                                                                                                                                                                                     |                3 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                     |                5 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                    |                                                                                                                                                                                                                                     |                3 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                       |                3 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                     |                5 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                 |                                                                                                                                                                                                                                     |                5 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                       |                4 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                 |                                                                                                                                                                                                                                     |                4 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1__2_n_0 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                       |                3 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                     |                7 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                     |                3 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_2_reg[0]                                                              |                4 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                       |                3 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                       |                3 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                       |                4 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                     |                2 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/samples_cnt_r_reg[11][0]                                                                                                        | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/cal2_if_reset_reg                                                                                                                                       |                2 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                 |                                                                                                                                                                                                                                     |                4 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1__1_n_0 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                       |                2 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                 |                                                                                                                                                                                                                                     |                5 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_r[0]_i_1_n_0                                                                         |                3 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                     |                3 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_24_out                                                                                           | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ck_po_stg2_f_indec_reg[1]                                                                                                                               |                2 |             12 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                    | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                      |                3 |             13 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                                              |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rst_sync_r1_reg                                                 |                8 |             13 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_10_in                                                                                                                        | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                      |                4 |             13 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                |                                                                                                                                                                                                                                     |                3 |             14 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_state[13]_i_1_n_0                                                                             | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/sm_r_reg[0]                                                                                                                                             |                7 |             14 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt_reg[0]_0                                                                                                      | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                                         |                4 |             14 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                     | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                      |                5 |             14 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                               | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                |                3 |             14 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                |                                                                                                                                                                                                                                     |                3 |             14 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                |                                                                                                                                                                                                                                     |                3 |             14 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                |                                                                                                                                                                                                                                     |                3 |             14 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                       |                4 |             14 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                       |                6 |             14 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                       |                5 |             14 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                       |                4 |             14 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                       |                4 |             14 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                       |                4 |             14 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                       |                5 |             14 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                       |                6 |             14 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0                           |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                     |                5 |             15 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ck_po_stg2_f_indec_reg[1]                                                                                                                               |                5 |             15 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                             |                6 |             15 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                         | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[2].final_val_reg[2][3][0]                                                                                                                 |                6 |             15 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[317]                                                     | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[321]                       |                6 |             16 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                    | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                |                2 |             16 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                   | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                    |                3 |             16 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                         |                6 |             16 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_reg[7][0]                                     | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1_reg[7][2]                                   |                3 |             16 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[317]                                                     | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[64]                        |                9 |             16 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[317]                                                     | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[450]                       |               11 |             16 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                   | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                    |                3 |             16 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                               |                4 |             16 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                               |                6 |             16 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[317]                                                     | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[317]                                                      |                5 |             16 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                    |                                                                                                                                                                                                                                     |                2 |             16 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_we                                                                                                                                                              |                                                                                                                                                                                                                                     |                2 |             16 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/cal2_if_reset_reg                                                                                                                                       |               13 |             17 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel1[17]_i_1_n_0                                                                                            | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.delay_load_reg[2]                                                                                     |                9 |             18 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/br_fifo_reset                                                                                                                                                |                7 |             18 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                    | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                     |                4 |             18 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[8][0]                                  | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                     |                4 |             18 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel0[17]_i_1_n_0                                                                                            | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.delay_load_reg[2]                                                                                     |               11 |             18 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                         | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_timer_r0                                                                                                          |                5 |             20 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                    | c2c_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                         |                6 |             20 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/br_fifo_reset                                                                                                                                                |                7 |             22 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/sm_r_reg[0]                                                                                                                                             |               15 |             22 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[33]_i_1_n_0                                                                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                         |                9 |             23 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/maintenance_request.maint_srx_r_lcl_reg                                                                                                                 |               16 |             23 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                               |               13 |             23 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                   |                8 |             24 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc1.count_reg[7][0]                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc1.count_reg[0][2]                             |                4 |             24 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                    | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                     |                4 |             24 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mcGo_r_reg_r                                                                                                                                            |                7 |             24 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                   | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                             |                3 |             24 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                   | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                |                5 |             24 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc1.count_reg[7][0]                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc1.count_d1_reg[1][2]                          |                4 |             24 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                         | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                   |                9 |             24 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                |                9 |             25 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][2][0]                                                                                                                                   |                7 |             25 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                  | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                               |               13 |             25 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                         |                                                                                                                                                                                                                                     |               11 |             26 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                                |                                                                                                                                                                                                                                     |               10 |             26 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                 |                                                                                                                                                                                                                                     |                9 |             26 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                                |                                                                                                                                                                                                                                     |                5 |             26 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                 |                                                                                                                                                                                                                                     |                5 |             26 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/cnt_read_reg[0]_0                                                                                                                                                 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                          |               13 |             26 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                         |                                                                                                                                                                                                                                     |               11 |             26 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                         |                                                                                                                                                                                                                                     |                8 |             26 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                         |                                                                                                                                                                                                                                     |               14 |             26 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                    | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                              |                6 |             27 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg                                                                                                             |               19 |             27 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                    | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                              |                4 |             27 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/victim_sel_rotate.sel_reg[43]                                                                                                                           |                7 |             29 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                   |               11 |             29 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                 |                                                                                                                                                                                                                                     |                8 |             30 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                                |                                                                                                                                                                                                                                     |                8 |             30 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                                |                                                                                                                                                                                                                                     |                9 |             30 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                 |                                                                                                                                                                                                                                     |                7 |             30 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                 |                                                                                                                                                                                                                                     |                9 |             30 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                 |                                                                                                                                                                                                                                     |                8 |             30 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                                |                                                                                                                                                                                                                                     |                6 |             30 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/cal2_state_r_reg[0]                                                                                                                                     |               26 |             30 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                                |                                                                                                                                                                                                                                     |                9 |             30 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                 |                                                                                                                                                                                                                                     |                7 |             30 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                 |                                                                                                                                                                                                                                     |                7 |             30 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_decoder_inst/mux_by_4.data_count_reg[0]_0[0]                                                                                                                              |                                                                                                                                                                                                                                     |                6 |             30 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                                |                                                                                                                                                                                                                                     |                7 |             30 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                                |                                                                                                                                                                                                                                     |               10 |             30 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                           | c2c_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                         |               10 |             32 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[317]                                                     | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[383]                                                      |               13 |             32 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                             | c2c_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                      |               11 |             32 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/status_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                       | c2c_top_i/status_control/U0/bus2ip_reset                                                                                                                                                                                            |               12 |             32 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                            |                                                                                                                                                                                                                                     |               10 |             32 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[317]                                                     | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[322]                       |               19 |             32 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[317]                                                     | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[2]                         |               20 |             32 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/status_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                                                                                                                         | c2c_top_i/status_control/U0/bus2ip_reset                                                                                                                                                                                            |               20 |             32 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[317]                                                     | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[192]                       |               17 |             32 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/status_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                                                                                | c2c_top_i/status_control/U0/bus2ip_reset                                                                                                                                                                                            |               12 |             32 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/status_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                  | c2c_top_i/status_control/U0/bus2ip_reset                                                                                                                                                                                            |               10 |             32 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[317]                                                     | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[130]                       |               21 |             32 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                7 |             32 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc1.count_d1_reg[1][1]                          |                8 |             32 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_3_out                                        | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                5 |             32 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                       | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                               |               10 |             32 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc1.count_reg[0][1]                             |                7 |             32 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/version_reg/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                     |               17 |             32 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                6 |             32 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                          |               11 |             32 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/version_reg/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                     |               15 |             32 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                          |                8 |             32 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/version_reg/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                     |               12 |             32 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/gic0.gc1.count_d1_reg[7][0]                                                                                                                  | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                5 |             32 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                      | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                      |               18 |             34 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                               |                                                                                                                                                                                                                                     |                9 |             34 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                               |                                                                                                                                                                                                                                     |               10 |             34 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                               |                                                                                                                                                                                                                                     |               10 |             34 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                               |                                                                                                                                                                                                                                     |                9 |             34 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_cntr_r[16]_i_1_n_0                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_cntr_r_reg[0]                                                                                                                                      |               10 |             35 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                      |               20 |             36 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/one_inc_min_limit_reg[0][0]                                                                                                                             |               10 |             36 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/wr_level_done_r_reg[1]                                                                                                                                  |               11 |             37 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |               20 |             37 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[37][0]                              | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                     |                7 |             37 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/USE_REGISTER.M_AXI_AQOS_q_reg[0][0]                                                                                                          |                                                                                                                                                                                                                                     |               16 |             38 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/USE_REGISTER.M_AXI_AQOS_q_reg[0][0]                                                                                                          |                                                                                                                                                                                                                                     |               17 |             38 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_decoder_inst/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                     |                6 |             39 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                     |                                                                                                                                                                                                                                     |               15 |             39 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                   |                                                                                                                                                                                                                                     |               15 |             39 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_decoder_inst/mux_by_4.data_count_reg[0][0]                                                                                                                                |                                                                                                                                                                                                                                     |                6 |             39 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                   |                                                                                                                                                                                                                                     |               15 |             40 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                     |                                                                                                                                                                                                                                     |               16 |             40 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                     |               10 |             41 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                     |                                                                                                                                                                                                                                     |               13 |             41 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                   |                                                                                                                                                                                                                                     |               11 |             41 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                     |                                                                                                                                                                                                                                     |               10 |             41 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                 |                                                                                                                                                                                                                                     |               13 |             41 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                     |               13 |             41 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                 |                                                                                                                                                                                                                                     |                7 |             41 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                     |                7 |             41 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                   |                                                                                                                                                                                                                                     |               13 |             41 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                 |                                                                                                                                                                                                                                     |               10 |             41 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                     |               10 |             41 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                 |                                                                                                                                                                                                                                     |                9 |             41 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                     |                                                                                                                                                                                                                                     |               12 |             41 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                   |                                                                                                                                                                                                                                     |               10 |             41 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                     |                                                                                                                                                                                                                                     |                9 |             41 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                   |                                                                                                                                                                                                                                     |                9 |             41 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_3                                                           |                                                                                                                                                                                                                                     |               12 |             42 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                         |               26 |             42 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mcGo_r_reg_r_7                                                                                                                                          |               10 |             43 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_3                                                         |                                                                                                                                                                                                                                     |               13 |             43 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/ck_po_stg2_f_indec_reg[0]                                                                                                                               |               18 |             43 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                    | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                     |               12 |             44 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rst_sync_r1_reg                                                 |               25 |             44 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/status_control/U0/bus2ip_reset                                                                                                                                                                                            |               22 |             44 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[64]_i_1__0_n_0                                                                                            |                                                                                                                                                                                                                                     |               26 |             47 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[64]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                     |               15 |             47 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                                                                       | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                 |               16 |             47 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                                                                       | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                 |               17 |             47 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[317]                                                     | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[128]                       |               17 |             48 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                    |                                                                                                                                                                                                                                     |                6 |             48 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/three_dec_min_limit_reg[0][0]                                                                                                                           |               15 |             48 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/three_inc_max_limit_reg[11][0]                                                                                                                          |               12 |             48 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/init_state_r_reg[6]                                                                                                                                     |               28 |             48 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[49][0]                             | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                    |               10 |             50 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[49][0]                             | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                    |               13 |             50 |
|  c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                     |               19 |             51 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                         |               21 |             51 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                 |               20 |             52 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                    |                8 |             56 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                |               11 |             56 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                             |               11 |             56 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                     |               11 |             56 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                    |               11 |             56 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1_reg[7][1]                                   |                9 |             56 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                              |               13 |             63 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                     |               13 |             63 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                              |               12 |             63 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                     |               11 |             63 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/version_reg/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                  |               31 |             64 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/status_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                               |               26 |             64 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                     |               14 |             64 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                     |                                                                                                                                                                                                                                     |               21 |             64 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/mux_rd_valid_r_reg_n_0                                                                                                         |                                                                                                                                                                                                                                     |               29 |             64 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r1                                                                                                                    |                                                                                                                                                                                                                                     |               22 |             64 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r0                                                                                                                    |                                                                                                                                                                                                                                     |               21 |             64 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_mask_r1_reg[0]_0                                                                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                          |               37 |             64 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                    |                                                                                                                                                                                                                                     |                9 |             72 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                |               19 |             72 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__10_n_0                                                                                                      |               39 |             84 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__11_n_0                                                                                                      |               31 |             88 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en        |                                                                                                                                                                                                                                     |               11 |             88 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en        |                                                                                                                                                                                                                                     |               11 |             88 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en        |                                                                                                                                                                                                                                     |               11 |             88 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en        |                                                                                                                                                                                                                                     |               11 |             88 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                      | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__16_n_0                                                                                                      |               27 |             93 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__8_n_0                                                                                                       |               45 |             96 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en        |                                                                                                                                                                                                                                     |               12 |             96 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en        |                                                                                                                                                                                                                                     |               12 |             96 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__6_n_0                                                                                                       |               48 |             96 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__5_n_0                                                                                                       |               42 |             96 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__7_n_0                                                                                                       |               45 |             96 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__9_n_0                                                                                                       |               44 |             96 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep_n_0                                                                                                          |               41 |             96 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__4_n_0                                                                                                       |               50 |             96 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en        |                                                                                                                                                                                                                                     |               12 |             96 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__3_n_0                                                                                                       |               42 |             96 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__2_n_0                                                                                                       |               41 |             96 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__1_n_0                                                                                                       |               41 |             96 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                      | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__15_n_0                                                                                                      |               25 |             96 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                      | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__14_n_0                                                                                                      |               34 |             96 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                      | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__13_n_0                                                                                                      |               31 |             96 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                      | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__12_n_0                                                                                                      |               29 |             96 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__0_n_0                                                                                                       |               44 |             96 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en        |                                                                                                                                                                                                                                     |               12 |             96 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                    |                                                                                                                                                                                                                                     |               13 |            104 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                    |                                                                                                                                                                                                                                     |               13 |            104 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                    |                                                                                                                                                                                                                                     |               14 |            112 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                    |                                                                                                                                                                                                                                     |               14 |            112 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                    |                                                                                                                                                                                                                                     |               14 |            112 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                    |                                                                                                                                                                                                                                     |               14 |            112 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                    |                                                                                                                                                                                                                                     |               14 |            112 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                    |                                                                                                                                                                                                                                     |               14 |            112 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                    |                                                                                                                                                                                                                                     |               14 |            112 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                     |               59 |            129 |
|  c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.delay_load_reg[2]                                                                                     |               63 |            131 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[317]                                                     | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[0]                         |              105 |            240 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/cnt_read_reg[0]                                                                                                                                                   |                                                                                                                                                                                                                                     |              130 |            513 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                  |                                                                                                                                                                                                                                     |              171 |            520 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s2                                                                                                                  |                                                                                                                                                                                                                                     |              101 |            520 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_buf_we                                                                                                                       |                                                                                                                                                                                                                                     |               86 |            688 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                        |                                                                                                                                                                                                                                     |               96 |            768 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_mask_r1_reg[0]_0                                                                                                                                          |                                                                                                                                                                                                                                     |              277 |           1088 |
|  c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                     |             1769 |           5733 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


