;redcode
;assert 1
	SPL 0, @-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV 500, 107
	CMP #120, 120
	SUB @121, 106
	SUB @121, 106
	SUB -1, -1
	SUB @-127, @106
	MOV -17, <-120
	JMN <500, 300
	JMN @12, #200
	SUB -200, -80
	CMP -200, -80
	SUB -200, -80
	SPL 0, <20
	SUB @121, 103
	MOV -17, <-120
	SUB @30, 609
	DAT #121, #106
	MOV -17, <-120
	DAT #121, #106
	SLT 901, 100
	DJN <0, -50
	SPL 200, 90
	ADD 0, <-2
	SPL 0, @-2
	SUB @121, 103
	CMP #120, 120
	JMN @12, #200
	CMP #120, 120
	SPL 0, <20
	ADD 270, 1
	ADD 270, 1
	ADD 270, 1
	ADD 120, 9
	JMP 0, <20
	SPL 0, <20
	JMP 0, <20
	ADD 2, @20
	JMP 0, <20
	JMP 0, <20
	ADD 700, 17
	CMP -7, <-420
	SUB @121, 103
	SUB @121, 103
	MOV -7, <-20
	CMP -7, <-420
	SLT 200, 201
