Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Jan  5 16:57:06 2021
| Host         : DESKTOP-CU9DUSH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.756        0.000                      0                12997        0.035        0.000                      0                12997        3.750        0.000                       0                  1830  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.756        0.000                      0                12997        0.035        0.000                      0                12997        3.750        0.000                       0                  1830  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 s_sea/RAM_reg_0_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.128ns  (logic 3.573ns (50.124%)  route 3.555ns (49.876%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        1.594     5.146    s_sea/clk_IBUF_BUFG
    RAMB36_X2Y12         RAMB36E1                                     r  s_sea/RAM_reg_0_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.018 r  s_sea/RAM_reg_0_9/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.083    s_sea/RAM_reg_0_9_n_0
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.508 r  s_sea/RAM_reg_1_9/DOADO[0]
                         net (fo=1, routed)           2.500    11.008    s_sea/RAM_reg_1_9_n_35
    SLICE_X28Y39         LUT5 (Prop_lut5_I1_O)        0.124    11.132 r  s_sea/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           0.990    12.122    s_fish1/rgb_reg_reg[9]
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.152    12.274 r  s_fish1/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    12.274    s_fish1_n_2
    SLICE_X28Y29         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        1.439    14.811    clk_IBUF_BUFG
    SLICE_X28Y29         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.180    14.991    
                         clock uncertainty           -0.035    14.955    
    SLICE_X28Y29         FDRE (Setup_fdre_C_D)        0.075    15.030    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -12.274    
  -------------------------------------------------------------------
                         slack                                  2.756    

Slack (MET) :             3.231ns  (required time - arrival time)
  Source:                 loc_reg[1][0]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_fish1/data_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 2.306ns (34.640%)  route 4.351ns (65.360%))
  Logic Levels:           6  (LUT5=1 LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        1.556     5.108    clk_IBUF_BUFG
    SLICE_X36Y18         FDRE                                         r  loc_reg[1][0]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  loc_reg[1][0]_rep__9/Q
                         net (fo=120, routed)         2.565     8.129    s_fish1/RAM_reg_6656_6911_11_11/A0
    SLICE_X34Y12         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.718     8.847 r  s_fish1/RAM_reg_6656_6911_11_11/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.847    s_fish1/RAM_reg_6656_6911_11_11/OA
    SLICE_X34Y12         MUXF7 (Prop_muxf7_I1_O)      0.214     9.061 r  s_fish1/RAM_reg_6656_6911_11_11/F7.A/O
                         net (fo=1, routed)           0.000     9.061    s_fish1/RAM_reg_6656_6911_11_11/O1
    SLICE_X34Y12         MUXF8 (Prop_muxf8_I1_O)      0.088     9.149 r  s_fish1/RAM_reg_6656_6911_11_11/F8/O
                         net (fo=1, routed)           0.694     9.843    s_fish1/RAM_reg_6656_6911_11_11_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I1_O)        0.319    10.162 r  s_fish1/data_o[11]_i_6/O
                         net (fo=1, routed)           0.000    10.162    s_fish1/data_o[11]_i_6_n_0
    SLICE_X35Y10         MUXF7 (Prop_muxf7_I0_O)      0.212    10.374 r  s_fish1/data_o_reg[11]_i_2/O
                         net (fo=1, routed)           1.091    11.466    s_fish1/data_o_reg[11]_i_2_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I0_O)        0.299    11.765 r  s_fish1/data_o[11]_i_1/O
                         net (fo=1, routed)           0.000    11.765    s_fish1/data_o0[11]
    SLICE_X32Y13         FDRE                                         r  s_fish1/data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        1.443    14.815    s_fish1/clk_IBUF_BUFG
    SLICE_X32Y13         FDRE                                         r  s_fish1/data_o_reg[11]/C
                         clock pessimism              0.187    15.002    
                         clock uncertainty           -0.035    14.966    
    SLICE_X32Y13         FDRE (Setup_fdre_C_D)        0.029    14.995    s_fish1/data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                  3.231    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 s_sea/RAM_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 3.545ns (53.916%)  route 3.030ns (46.084%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        1.615     5.166    s_sea/clk_IBUF_BUFG
    RAMB36_X1Y0          RAMB36E1                                     r  s_sea/RAM_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.038 r  s_sea/RAM_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.104    s_sea/RAM_reg_0_4_n_0
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.529 r  s_sea/RAM_reg_1_4/DOADO[0]
                         net (fo=1, routed)           1.804    10.333    s_sea/RAM_reg_1_4_n_35
    SLICE_X32Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.457 r  s_sea/rgb_reg[4]_i_2/O
                         net (fo=1, routed)           1.160    11.617    s_fish1/rgb_reg_reg[4]
    SLICE_X32Y27         LUT3 (Prop_lut3_I2_O)        0.124    11.741 r  s_fish1/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    11.741    s_fish1_n_7
    SLICE_X32Y27         FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        1.434    14.806    clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.187    14.993    
                         clock uncertainty           -0.035    14.957    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.031    14.988    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -11.741    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.258ns  (required time - arrival time)
  Source:                 s_sea/RAM_reg_0_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.568ns  (logic 3.545ns (53.976%)  route 3.023ns (46.024%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        1.616     5.167    s_sea/clk_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  s_sea/RAM_reg_0_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.039 r  s_sea/RAM_reg_0_8/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.105    s_sea/RAM_reg_0_8_n_0
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.530 r  s_sea/RAM_reg_1_8/DOADO[0]
                         net (fo=1, routed)           1.415     9.944    s_sea/RAM_reg_1_8_n_35
    SLICE_X48Y39         LUT5 (Prop_lut5_I1_O)        0.124    10.068 r  s_sea/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           1.543    11.611    s_fish1/rgb_reg_reg[8]
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.124    11.735 r  s_fish1/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    11.735    s_fish1_n_3
    SLICE_X28Y29         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        1.439    14.811    clk_IBUF_BUFG
    SLICE_X28Y29         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.187    14.998    
                         clock uncertainty           -0.035    14.962    
    SLICE_X28Y29         FDRE (Setup_fdre_C_D)        0.031    14.993    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                  3.258    

Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 s_sea/RAM_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 3.545ns (54.485%)  route 2.961ns (45.515%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        1.616     5.167    s_sea/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  s_sea/RAM_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.039 r  s_sea/RAM_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.105    s_sea/RAM_reg_0_6_n_0
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.530 r  s_sea/RAM_reg_1_6/DOADO[0]
                         net (fo=1, routed)           1.356     9.886    s_sea/RAM_reg_1_6_n_35
    SLICE_X48Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.010 r  s_sea/rgb_reg[6]_i_2/O
                         net (fo=1, routed)           1.540    11.550    s_fish1/rgb_reg_reg[6]
    SLICE_X35Y25         LUT3 (Prop_lut3_I2_O)        0.124    11.674 r  s_fish1/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    11.674    s_fish1_n_5
    SLICE_X35Y25         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        1.430    14.802    clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.187    14.989    
                         clock uncertainty           -0.035    14.953    
    SLICE_X35Y25         FDRE (Setup_fdre_C_D)        0.031    14.984    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -11.674    
  -------------------------------------------------------------------
                         slack                                  3.311    

Slack (MET) :             3.320ns  (required time - arrival time)
  Source:                 loc_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_sea/RAM_reg_1_9/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.001ns  (logic 0.456ns (7.599%)  route 5.545ns (92.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        1.549     5.101    clk_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  loc_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.456     5.557 r  loc_reg[0][0]/Q
                         net (fo=24, routed)          5.545    11.102    s_sea/Q[0]
    RAMB36_X2Y13         RAMB36E1                                     r  s_sea/RAM_reg_1_9/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        1.472    14.843    s_sea/clk_IBUF_BUFG
    RAMB36_X2Y13         RAMB36E1                                     r  s_sea/RAM_reg_1_9/CLKARDCLK
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.988    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.422    s_sea/RAM_reg_1_9
  -------------------------------------------------------------------
                         required time                         14.422    
                         arrival time                         -11.102    
  -------------------------------------------------------------------
                         slack                                  3.320    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 loc_reg[1][1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_fish1/data_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 1.749ns (26.691%)  route 4.804ns (73.309%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        1.549     5.101    clk_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  loc_reg[1][1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     5.557 r  loc_reg[1][1]_rep/Q
                         net (fo=128, routed)         3.100     8.657    s_fish1/RAM_reg_768_1023_1_1/A1
    SLICE_X30Y46         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     8.781 r  s_fish1/RAM_reg_768_1023_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.781    s_fish1/RAM_reg_768_1023_1_1/OD
    SLICE_X30Y46         MUXF7 (Prop_muxf7_I0_O)      0.241     9.022 r  s_fish1/RAM_reg_768_1023_1_1/F7.B/O
                         net (fo=1, routed)           0.000     9.022    s_fish1/RAM_reg_768_1023_1_1/O0
    SLICE_X30Y46         MUXF8 (Prop_muxf8_I0_O)      0.098     9.120 r  s_fish1/RAM_reg_768_1023_1_1/F8/O
                         net (fo=1, routed)           1.119    10.239    s_fish1/RAM_reg_768_1023_1_1_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.319    10.558 r  s_fish1/data_o[1]_i_12/O
                         net (fo=1, routed)           0.000    10.558    s_fish1/data_o[1]_i_12_n_0
    SLICE_X31Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    10.770 r  s_fish1/data_o_reg[1]_i_5/O
                         net (fo=1, routed)           0.584    11.355    s_fish1/data_o_reg[1]_i_5_n_0
    SLICE_X35Y33         LUT6 (Prop_lut6_I5_O)        0.299    11.654 r  s_fish1/data_o[1]_i_1/O
                         net (fo=1, routed)           0.000    11.654    s_fish1/data_o0[1]
    SLICE_X35Y33         FDRE                                         r  s_fish1/data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        1.440    14.812    s_fish1/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  s_fish1/data_o_reg[1]/C
                         clock pessimism              0.187    14.999    
                         clock uncertainty           -0.035    14.963    
    SLICE_X35Y33         FDRE (Setup_fdre_C_D)        0.029    14.992    s_fish1/data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 loc_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_sea/RAM_reg_1_10__0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 0.456ns (7.615%)  route 5.532ns (92.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        1.549     5.101    clk_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  loc_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.456     5.557 r  loc_reg[0][0]/Q
                         net (fo=24, routed)          5.532    11.089    s_sea/Q[0]
    RAMB36_X1Y11         RAMB36E1                                     r  s_sea/RAM_reg_1_10__0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        1.479    14.850    s_sea/clk_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  s_sea/RAM_reg_1_10__0/CLKARDCLK
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.429    s_sea/RAM_reg_1_10__0
  -------------------------------------------------------------------
                         required time                         14.429    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 loc_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_fish1/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.523ns  (logic 1.749ns (26.812%)  route 4.774ns (73.188%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        1.563     5.115    clk_IBUF_BUFG
    SLICE_X39Y12         FDRE                                         r  loc_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  loc_reg[1][0]/Q
                         net (fo=128, routed)         3.072     8.643    s_fish1/RAM_reg_6912_7167_0_0/A0
    SLICE_X34Y5          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     8.767 r  s_fish1/RAM_reg_6912_7167_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.767    s_fish1/RAM_reg_6912_7167_0_0/OD
    SLICE_X34Y5          MUXF7 (Prop_muxf7_I0_O)      0.241     9.008 r  s_fish1/RAM_reg_6912_7167_0_0/F7.B/O
                         net (fo=1, routed)           0.000     9.008    s_fish1/RAM_reg_6912_7167_0_0/O0
    SLICE_X34Y5          MUXF8 (Prop_muxf8_I0_O)      0.098     9.106 r  s_fish1/RAM_reg_6912_7167_0_0/F8/O
                         net (fo=1, routed)           0.984    10.091    s_fish1/RAM_reg_6912_7167_0_0_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.319    10.410 r  s_fish1/data_o[0]_i_6/O
                         net (fo=1, routed)           0.000    10.410    s_fish1/data_o[0]_i_6_n_0
    SLICE_X31Y5          MUXF7 (Prop_muxf7_I0_O)      0.212    10.622 r  s_fish1/data_o_reg[0]_i_2/O
                         net (fo=1, routed)           0.717    11.339    s_fish1/data_o_reg[0]_i_2_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I0_O)        0.299    11.638 r  s_fish1/data_o[0]_i_1/O
                         net (fo=1, routed)           0.000    11.638    s_fish1/data_o0[0]
    SLICE_X35Y6          FDRE                                         r  s_fish1/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        1.447    14.819    s_fish1/clk_IBUF_BUFG
    SLICE_X35Y6          FDRE                                         r  s_fish1/data_o_reg[0]/C
                         clock pessimism              0.187    15.006    
                         clock uncertainty           -0.035    14.970    
    SLICE_X35Y6          FDRE (Setup_fdre_C_D)        0.029    14.999    s_fish1/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -11.638    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.365ns  (required time - arrival time)
  Source:                 s_sea/RAM_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.463ns  (logic 3.545ns (54.853%)  route 2.918ns (45.147%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        1.612     5.163    s_sea/clk_IBUF_BUFG
    RAMB36_X1Y7          RAMB36E1                                     r  s_sea/RAM_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.035 r  s_sea/RAM_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.101    s_sea/RAM_reg_0_2_n_0
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.526 r  s_sea/RAM_reg_1_2/DOADO[0]
                         net (fo=1, routed)           1.689    10.215    s_sea/RAM_reg_1_2_n_35
    SLICE_X28Y35         LUT5 (Prop_lut5_I1_O)        0.124    10.339 r  s_sea/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           1.163    11.502    s_fish1/rgb_reg_reg[2]
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.124    11.626 r  s_fish1/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.626    s_fish1_n_9
    SLICE_X28Y29         FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        1.439    14.811    clk_IBUF_BUFG
    SLICE_X28Y29         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.187    14.998    
                         clock uncertainty           -0.035    14.962    
    SLICE_X28Y29         FDRE (Setup_fdre_C_D)        0.029    14.991    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                         -11.626    
  -------------------------------------------------------------------
                         slack                                  3.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 loc_reg[1][0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_fish1/RAM_reg_3584_3839_8_8/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X15Y15         FDRE                                         r  loc_reg[1][0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  loc_reg[1][0]_rep__6/Q
                         net (fo=128, routed)         0.217     1.836    s_fish1/RAM_reg_3584_3839_8_8/A0
    SLICE_X14Y15         RAMS64E                                      r  s_fish1/RAM_reg_3584_3839_8_8/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        0.832     1.990    s_fish1/RAM_reg_3584_3839_8_8/WCLK
    SLICE_X14Y15         RAMS64E                                      r  s_fish1/RAM_reg_3584_3839_8_8/RAMS64E_A/CLK
                         clock pessimism             -0.500     1.490    
    SLICE_X14Y15         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.800    s_fish1/RAM_reg_3584_3839_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 loc_reg[1][0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_fish1/RAM_reg_3584_3839_8_8/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X15Y15         FDRE                                         r  loc_reg[1][0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  loc_reg[1][0]_rep__6/Q
                         net (fo=128, routed)         0.217     1.836    s_fish1/RAM_reg_3584_3839_8_8/A0
    SLICE_X14Y15         RAMS64E                                      r  s_fish1/RAM_reg_3584_3839_8_8/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        0.832     1.990    s_fish1/RAM_reg_3584_3839_8_8/WCLK
    SLICE_X14Y15         RAMS64E                                      r  s_fish1/RAM_reg_3584_3839_8_8/RAMS64E_B/CLK
                         clock pessimism             -0.500     1.490    
    SLICE_X14Y15         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.800    s_fish1/RAM_reg_3584_3839_8_8/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 loc_reg[1][0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_fish1/RAM_reg_3584_3839_8_8/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X15Y15         FDRE                                         r  loc_reg[1][0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  loc_reg[1][0]_rep__6/Q
                         net (fo=128, routed)         0.217     1.836    s_fish1/RAM_reg_3584_3839_8_8/A0
    SLICE_X14Y15         RAMS64E                                      r  s_fish1/RAM_reg_3584_3839_8_8/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        0.832     1.990    s_fish1/RAM_reg_3584_3839_8_8/WCLK
    SLICE_X14Y15         RAMS64E                                      r  s_fish1/RAM_reg_3584_3839_8_8/RAMS64E_C/CLK
                         clock pessimism             -0.500     1.490    
    SLICE_X14Y15         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.800    s_fish1/RAM_reg_3584_3839_8_8/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 loc_reg[1][0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_fish1/RAM_reg_3584_3839_8_8/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X15Y15         FDRE                                         r  loc_reg[1][0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  loc_reg[1][0]_rep__6/Q
                         net (fo=128, routed)         0.217     1.836    s_fish1/RAM_reg_3584_3839_8_8/A0
    SLICE_X14Y15         RAMS64E                                      r  s_fish1/RAM_reg_3584_3839_8_8/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        0.832     1.990    s_fish1/RAM_reg_3584_3839_8_8/WCLK
    SLICE_X14Y15         RAMS64E                                      r  s_fish1/RAM_reg_3584_3839_8_8/RAMS64E_D/CLK
                         clock pessimism             -0.500     1.490    
    SLICE_X14Y15         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.800    s_fish1/RAM_reg_3584_3839_8_8/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 loc_reg[1][5]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_fish1/RAM_reg_2048_2303_8_8/RAMS64E_C/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.632%)  route 0.127ns (47.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X13Y14         FDRE                                         r  loc_reg[1][5]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  loc_reg[1][5]_rep__6/Q
                         net (fo=128, routed)         0.127     1.745    s_fish1/RAM_reg_2048_2303_8_8/A5
    SLICE_X14Y13         RAMS64E                                      r  s_fish1/RAM_reg_2048_2303_8_8/RAMS64E_C/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        0.833     1.991    s_fish1/RAM_reg_2048_2303_8_8/WCLK
    SLICE_X14Y13         RAMS64E                                      r  s_fish1/RAM_reg_2048_2303_8_8/RAMS64E_C/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X14Y13         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.662    s_fish1/RAM_reg_2048_2303_8_8/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 loc_reg[1][5]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_fish1/RAM_reg_2048_2303_8_8/RAMS64E_D/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.632%)  route 0.127ns (47.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X13Y14         FDRE                                         r  loc_reg[1][5]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  loc_reg[1][5]_rep__6/Q
                         net (fo=128, routed)         0.127     1.745    s_fish1/RAM_reg_2048_2303_8_8/A5
    SLICE_X14Y13         RAMS64E                                      r  s_fish1/RAM_reg_2048_2303_8_8/RAMS64E_D/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        0.833     1.991    s_fish1/RAM_reg_2048_2303_8_8/WCLK
    SLICE_X14Y13         RAMS64E                                      r  s_fish1/RAM_reg_2048_2303_8_8/RAMS64E_D/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X14Y13         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.662    s_fish1/RAM_reg_2048_2303_8_8/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 loc_reg[1][5]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_fish1/RAM_reg_2048_2303_8_8/RAMS64E_A/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.632%)  route 0.127ns (47.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X13Y14         FDRE                                         r  loc_reg[1][5]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  loc_reg[1][5]_rep__6/Q
                         net (fo=128, routed)         0.127     1.745    s_fish1/RAM_reg_2048_2303_8_8/A5
    SLICE_X14Y13         RAMS64E                                      r  s_fish1/RAM_reg_2048_2303_8_8/RAMS64E_A/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        0.833     1.991    s_fish1/RAM_reg_2048_2303_8_8/WCLK
    SLICE_X14Y13         RAMS64E                                      r  s_fish1/RAM_reg_2048_2303_8_8/RAMS64E_A/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X14Y13         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.662    s_fish1/RAM_reg_2048_2303_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 loc_reg[1][5]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_fish1/RAM_reg_2048_2303_8_8/RAMS64E_B/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.632%)  route 0.127ns (47.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X13Y14         FDRE                                         r  loc_reg[1][5]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  loc_reg[1][5]_rep__6/Q
                         net (fo=128, routed)         0.127     1.745    s_fish1/RAM_reg_2048_2303_8_8/A5
    SLICE_X14Y13         RAMS64E                                      r  s_fish1/RAM_reg_2048_2303_8_8/RAMS64E_B/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        0.833     1.991    s_fish1/RAM_reg_2048_2303_8_8/WCLK
    SLICE_X14Y13         RAMS64E                                      r  s_fish1/RAM_reg_2048_2303_8_8/RAMS64E_B/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X14Y13         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.662    s_fish1/RAM_reg_2048_2303_8_8/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 loc_reg[1][0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_fish1/RAM_reg_7680_7935_6_6/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.643%)  route 0.266ns (65.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        0.555     1.468    clk_IBUF_BUFG
    SLICE_X15Y25         FDRE                                         r  loc_reg[1][0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  loc_reg[1][0]_rep__4/Q
                         net (fo=128, routed)         0.266     1.875    s_fish1/RAM_reg_7680_7935_6_6/A0
    SLICE_X14Y25         RAMS64E                                      r  s_fish1/RAM_reg_7680_7935_6_6/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        0.822     1.980    s_fish1/RAM_reg_7680_7935_6_6/WCLK
    SLICE_X14Y25         RAMS64E                                      r  s_fish1/RAM_reg_7680_7935_6_6/RAMS64E_A/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X14Y25         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.791    s_fish1/RAM_reg_7680_7935_6_6/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 loc_reg[1][0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_fish1/RAM_reg_7680_7935_6_6/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.643%)  route 0.266ns (65.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        0.555     1.468    clk_IBUF_BUFG
    SLICE_X15Y25         FDRE                                         r  loc_reg[1][0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  loc_reg[1][0]_rep__4/Q
                         net (fo=128, routed)         0.266     1.875    s_fish1/RAM_reg_7680_7935_6_6/A0
    SLICE_X14Y25         RAMS64E                                      r  s_fish1/RAM_reg_7680_7935_6_6/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1829, routed)        0.822     1.980    s_fish1/RAM_reg_7680_7935_6_6/WCLK
    SLICE_X14Y25         RAMS64E                                      r  s_fish1/RAM_reg_7680_7935_6_6/RAMS64E_B/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X14Y25         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.791    s_fish1/RAM_reg_7680_7935_6_6/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7   s_sea/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   s_sea/RAM_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   s_sea/RAM_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   s_sea/RAM_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   s_sea/RAM_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1   s_sea/RAM_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   s_sea/RAM_reg_1_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   s_sea/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   s_sea/RAM_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   s_sea/RAM_reg_0_7/CLKARDCLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y22   s_fish1/RAM_reg_3328_3583_9_9/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y22   s_fish1/RAM_reg_3328_3583_9_9/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y22   s_fish1/RAM_reg_3328_3583_9_9/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y22   s_fish1/RAM_reg_3328_3583_9_9/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y31  s_fish1/RAM_reg_2048_2303_4_4/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y31  s_fish1/RAM_reg_2048_2303_4_4/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y31  s_fish1/RAM_reg_2048_2303_4_4/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y31  s_fish1/RAM_reg_2048_2303_4_4/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y18  s_fish1/RAM_reg_6912_7167_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y18  s_fish1/RAM_reg_6912_7167_10_10/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y5   s_fish1/RAM_reg_2048_2303_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y5   s_fish1/RAM_reg_2048_2303_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y5   s_fish1/RAM_reg_2048_2303_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y12  s_fish1/RAM_reg_5120_5375_8_8/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y12  s_fish1/RAM_reg_5120_5375_8_8/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y12  s_fish1/RAM_reg_5120_5375_8_8/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y12  s_fish1/RAM_reg_5120_5375_8_8/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y24  s_fish1/RAM_reg_3584_3839_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y24  s_fish1/RAM_reg_3584_3839_10_10/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y24  s_fish1/RAM_reg_3584_3839_10_10/RAMS64E_C/CLK



