============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/English/TD5.0/bin/td.exe
   Run by =     luowei
   Run Date =   Thu Feb 24 20:54:40 2022

   Run on =     LAPTOP-90DN52SL
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db wave_vga_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.0.30786.
RUN-1001 : Database version number 46126.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
GUI-1001 : User opens ChipWatcher ...
KIT-8425 ERROR: Node clk_1000HZ does not exist or is invalid, please specify a valid one.
GUI-1001 : User closes ChipWatcher ...
GUI-5004 WARNING: clk_1000HZ has not been assigned location ...
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file clk1000HZ.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk1000HZ in clk1000HZ.v(1)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_1000HZ   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk1000HZ"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk1000HZ
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 5 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1084/558 useful/useless nets, 606/267 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     clk1000/clk_div_reg
SYN-1015 : Optimize round 1, 780 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 61 better
SYN-1014 : Optimize round 2
SYN-1032 : 487/12 useful/useless nets, 264/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 247/120 useful/useless nets, 132/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

Gate Statistics
#Basic gates              220
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    105
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                142

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |115    |105    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |2      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 51 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2595 : bram inst: u_wave_ram/inst is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 42 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 320/58 useful/useless nets, 255/0 useful/useless insts
SYN-1032 : 1333/2 useful/useless nets, 1014/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 55 (3.05), #lev = 4 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 55 (3.05), #lev = 3 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 96 instances into 56 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 335.20 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 335.27 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.48), #lev = 3 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.50), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 335.33 sec
SYN-3001 : Mapper mapped 117 instances into 50 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

LUT Statistics
#Total_luts               652
  #lut4                   178
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      652   out of  19600    3.33%
#reg                      105   out of  19600    0.54%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       51   out of    188   27.13%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |228    |424    |105    |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |50     |134    |2      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.131783s wall, 1.125000s user + 0.078125s system = 1.203125s CPU (106.3%)

RUN-1004 : used memory is 207 MB, reserved memory is 154 MB, peak memory is 212 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 561 instances
RUN-1001 : 214 luts, 96 seqs, 153 mslices, 34 lslices, 51 pads, 5 brams, 0 dsps
RUN-1001 : There are total 731 nets
RUN-1001 : 548 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 559 instances, 214 luts, 96 seqs, 187 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 186894
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 559.
PHY-3001 : End clustering;  0.000040s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 122161, overlap = 11.25
PHY-3002 : Step(2): len = 108213, overlap = 11.25
PHY-3002 : Step(3): len = 74562.2, overlap = 4.5
PHY-3002 : Step(4): len = 65018.9, overlap = 4.5
PHY-3002 : Step(5): len = 52638.4, overlap = 4.5
PHY-3002 : Step(6): len = 44331.3, overlap = 6.75
PHY-3002 : Step(7): len = 38714.3, overlap = 11.25
PHY-3002 : Step(8): len = 31576.2, overlap = 11.25
PHY-3002 : Step(9): len = 30316.3, overlap = 9
PHY-3002 : Step(10): len = 27690.5, overlap = 11.25
PHY-3002 : Step(11): len = 26472.4, overlap = 12
PHY-3002 : Step(12): len = 24452.5, overlap = 11.75
PHY-3002 : Step(13): len = 23831.4, overlap = 9.5
PHY-3002 : Step(14): len = 22401.1, overlap = 11.25
PHY-3002 : Step(15): len = 21076.2, overlap = 15
PHY-3002 : Step(16): len = 20435.3, overlap = 16.5625
PHY-3002 : Step(17): len = 19974.7, overlap = 18.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.39704e-05
PHY-3002 : Step(18): len = 19834.6, overlap = 16.4375
PHY-3002 : Step(19): len = 19877.9, overlap = 17.25
PHY-3002 : Step(20): len = 19694.3, overlap = 17.3125
PHY-3002 : Step(21): len = 19593.9, overlap = 15.0625
PHY-3002 : Step(22): len = 19338.7, overlap = 15.4375
PHY-3002 : Step(23): len = 19183.1, overlap = 18.0625
PHY-3002 : Step(24): len = 18687.1, overlap = 20.375
PHY-3002 : Step(25): len = 18400.5, overlap = 20
PHY-3002 : Step(26): len = 18447, overlap = 20.8125
PHY-3002 : Step(27): len = 18502.2, overlap = 21
PHY-3002 : Step(28): len = 18166.5, overlap = 17.0625
PHY-3002 : Step(29): len = 18127.9, overlap = 18.625
PHY-3002 : Step(30): len = 18190.2, overlap = 17.8125
PHY-3002 : Step(31): len = 17686.2, overlap = 19.8125
PHY-3002 : Step(32): len = 17697.8, overlap = 19.5625
PHY-3002 : Step(33): len = 17887.6, overlap = 14.6875
PHY-3002 : Step(34): len = 17792.5, overlap = 13.1875
PHY-3002 : Step(35): len = 16908.4, overlap = 14.125
PHY-3002 : Step(36): len = 16853.8, overlap = 15.6875
PHY-3002 : Step(37): len = 16603.3, overlap = 15.9375
PHY-3002 : Step(38): len = 16595.9, overlap = 15.9375
PHY-3002 : Step(39): len = 16403.6, overlap = 15.5625
PHY-3002 : Step(40): len = 16383.9, overlap = 15.4375
PHY-3002 : Step(41): len = 15987.1, overlap = 15.125
PHY-3002 : Step(42): len = 15987.1, overlap = 15.125
PHY-3002 : Step(43): len = 15971.3, overlap = 15.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.79407e-05
PHY-3002 : Step(44): len = 16032.7, overlap = 15.125
PHY-3002 : Step(45): len = 16032.7, overlap = 15.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.58814e-05
PHY-3002 : Step(46): len = 16088.6, overlap = 15.125
PHY-3002 : Step(47): len = 16088.6, overlap = 15.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007313s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.35059e-06
PHY-3002 : Step(48): len = 16725.3, overlap = 26.125
PHY-3002 : Step(49): len = 16776.9, overlap = 26.0313
PHY-3002 : Step(50): len = 16988.2, overlap = 23.75
PHY-3002 : Step(51): len = 17048.1, overlap = 21.125
PHY-3002 : Step(52): len = 16515.8, overlap = 19.25
PHY-3002 : Step(53): len = 16563.4, overlap = 18.5625
PHY-3002 : Step(54): len = 16271.4, overlap = 21.7188
PHY-3002 : Step(55): len = 16401.3, overlap = 21.1875
PHY-3002 : Step(56): len = 16212.9, overlap = 28.2188
PHY-3002 : Step(57): len = 16245, overlap = 24.5625
PHY-3002 : Step(58): len = 15875, overlap = 17.5938
PHY-3002 : Step(59): len = 15773.5, overlap = 17.3125
PHY-3002 : Step(60): len = 15689.6, overlap = 21.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.70119e-06
PHY-3002 : Step(61): len = 15226, overlap = 21.4375
PHY-3002 : Step(62): len = 15257.2, overlap = 21.9688
PHY-3002 : Step(63): len = 15269.6, overlap = 21.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.74024e-05
PHY-3002 : Step(64): len = 15044.3, overlap = 21.3125
PHY-3002 : Step(65): len = 15095.3, overlap = 21.25
PHY-3002 : Step(66): len = 15095.3, overlap = 21.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.50803e-05
PHY-3002 : Step(67): len = 15962.7, overlap = 42.6875
PHY-3002 : Step(68): len = 16070.2, overlap = 42.25
PHY-3002 : Step(69): len = 16322.3, overlap = 36.5313
PHY-3002 : Step(70): len = 16514.6, overlap = 31.9375
PHY-3002 : Step(71): len = 16509.7, overlap = 29.2188
PHY-3002 : Step(72): len = 16340.9, overlap = 23.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.01605e-05
PHY-3002 : Step(73): len = 16016.8, overlap = 23.4688
PHY-3002 : Step(74): len = 16016.8, overlap = 23.4688
PHY-3002 : Step(75): len = 15971.9, overlap = 23.5
PHY-3002 : Step(76): len = 15971.9, overlap = 23.5
PHY-3002 : Step(77): len = 15882.1, overlap = 24.1563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000100321
PHY-3002 : Step(78): len = 15983.1, overlap = 23.5313
PHY-3002 : Step(79): len = 15983.1, overlap = 23.5313
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 59.88 peak overflow 3.63
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 23208, over cnt = 28(0%), over = 45, worst = 2
PHY-1002 : len = 23576, over cnt = 13(0%), over = 20, worst = 2
PHY-1002 : len = 23784, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 23720, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 23688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033598s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (418.6%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.75, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.091851s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (204.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 2468, tnet num: 729, tinst num: 559, tnode num: 2813, tedge num: 3888.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.247413s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (101.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.373059s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (125.7%)

OPT-1001 : End physical optimization;  0.379678s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (123.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 214 LUT to BLE ...
SYN-4008 : Packed 214 LUT and 96 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 118 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 214/465 primitive instances ...
PHY-3001 : End packing;  0.027504s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 364 instances
RUN-1001 : 153 mslices, 147 lslices, 51 pads, 5 brams, 0 dsps
RUN-1001 : There are total 635 nets
RUN-1001 : 452 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 362 instances, 300 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 15935.4, Over = 25.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.12637e-05
PHY-3002 : Step(80): len = 15548.5, overlap = 25
PHY-3002 : Step(81): len = 15548.5, overlap = 25
PHY-3002 : Step(82): len = 15357.5, overlap = 25.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.25273e-05
PHY-3002 : Step(83): len = 15661.7, overlap = 25
PHY-3002 : Step(84): len = 15661.7, overlap = 25
PHY-3002 : Step(85): len = 15547.2, overlap = 25.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.50547e-05
PHY-3002 : Step(86): len = 16019.8, overlap = 24.5
PHY-3002 : Step(87): len = 16019.8, overlap = 24.5
PHY-3002 : Step(88): len = 16011.4, overlap = 25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030582s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (204.4%)

PHY-3001 : Trial Legalized: Len = 21362.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(89): len = 17496.5, overlap = 9.75
PHY-3002 : Step(90): len = 17060.8, overlap = 9.25
PHY-3002 : Step(91): len = 16533.3, overlap = 9.75
PHY-3002 : Step(92): len = 16411.5, overlap = 10.5
PHY-3002 : Step(93): len = 16411.5, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.04413e-05
PHY-3002 : Step(94): len = 16315.8, overlap = 9.75
PHY-3002 : Step(95): len = 16315.8, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.08827e-05
PHY-3002 : Step(96): len = 16505.4, overlap = 9.5
PHY-3002 : Step(97): len = 16569.3, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005931s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (263.5%)

PHY-3001 : Legalized: Len = 19343.3, Over = 0
PHY-3001 : End spreading;  0.002773s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 19343.3, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35240, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 35328, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 35328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028682s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (272.4%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 5.00, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.103556s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (150.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 2185, tnet num: 633, tinst num: 362, tnode num: 2439, tedge num: 3557.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.256220s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.398423s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (113.7%)

OPT-1001 : End physical optimization;  0.404126s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (112.1%)

RUN-1003 : finish command "place" in  2.587492s wall, 4.156250s user + 1.500000s system = 5.656250s CPU (218.6%)

RUN-1004 : used memory is 234 MB, reserved memory is 182 MB, peak memory is 248 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       51   out of    188   27.13%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   clk_1000HZ      OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 364 instances
RUN-1001 : 153 mslices, 147 lslices, 51 pads, 5 brams, 0 dsps
RUN-1001 : There are total 635 nets
RUN-1001 : 452 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35240, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 35328, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 35328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026853s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (290.9%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 5.00, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.112318s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (139.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.196825s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (95.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000021s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 66% nets.
PHY-1002 : len = 54280, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.448740s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (170.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 54280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 54280
PHY-1001 : End DR Iter 1; 0.005739s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.262207s wall, 5.296875s user + 0.281250s system = 5.578125s CPU (106.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.483271s wall, 5.562500s user + 0.281250s system = 5.843750s CPU (106.6%)

RUN-1004 : used memory is 328 MB, reserved memory is 280 MB, peak memory is 747 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       51   out of    188   27.13%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   clk_1000HZ      OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       401   
    #2         2        34   
    #3         3        45   
    #4         4        32   
    #5        5-10      52   
    #6       11-50      12   
    #7       51-100     1    
  Average     2.47           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 364
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 635, pip num: 4388
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 743 valid insts, and 15713 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000" in  1.857891s wall, 10.718750s user + 0.062500s system = 10.781250s CPU (580.3%)

RUN-1004 : used memory is 337 MB, reserved memory is 290 MB, peak memory is 747 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.354199s wall, 1.296875s user + 0.062500s system = 1.359375s CPU (100.4%)

RUN-1004 : used memory is 503 MB, reserved memory is 498 MB, peak memory is 747 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.134352s wall, 0.515625s user + 0.250000s system = 0.765625s CPU (10.7%)

RUN-1004 : used memory is 530 MB, reserved memory is 526 MB, peak memory is 747 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.863605s wall, 1.937500s user + 0.343750s system = 2.281250s CPU (25.7%)

RUN-1004 : used memory is 387 MB, reserved memory is 377 MB, peak memory is 747 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db wave_vga_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.0.30786.
RUN-1001 : Database version number 46126.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
GUI-1001 : User opens ChipWatcher ...
KIT-8425 ERROR: Node clk_1000HZ does not exist or is invalid, please specify a valid one.
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file clk1000HZ.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file clk1000HZ.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk1000HZ in clk1000HZ.v(1)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_1000HZ   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk1000HZ"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk1000HZ
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 5 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1084/558 useful/useless nets, 606/267 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     clk1000/clk_div1000_reg
SYN-1015 : Optimize round 1, 780 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 61 better
SYN-1014 : Optimize round 2
SYN-1032 : 487/12 useful/useless nets, 264/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 247/120 useful/useless nets, 132/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

Gate Statistics
#Basic gates              220
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    105
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                142

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |115    |105    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |2      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 51 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2595 : bram inst: u_wave_ram/inst is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 42 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 320/58 useful/useless nets, 255/0 useful/useless insts
SYN-1032 : 1333/2 useful/useless nets, 1014/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 55 (3.05), #lev = 4 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 55 (3.05), #lev = 3 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 96 instances into 56 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 522.10 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 522.16 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.48), #lev = 3 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.50), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 522.22 sec
SYN-3001 : Mapper mapped 117 instances into 50 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

LUT Statistics
#Total_luts               652
  #lut4                   178
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      652   out of  19600    3.33%
#reg                      105   out of  19600    0.54%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       51   out of    188   27.13%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |228    |424    |105    |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |50     |134    |2      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.074827s wall, 1.093750s user + 0.046875s system = 1.140625s CPU (106.1%)

RUN-1004 : used memory is 381 MB, reserved memory is 375 MB, peak memory is 747 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 561 instances
RUN-1001 : 214 luts, 96 seqs, 153 mslices, 34 lslices, 51 pads, 5 brams, 0 dsps
RUN-1001 : There are total 731 nets
RUN-1001 : 548 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 559 instances, 214 luts, 96 seqs, 187 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 186894
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 559.
PHY-3001 : End clustering;  0.000043s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(98): len = 122161, overlap = 11.25
PHY-3002 : Step(99): len = 108213, overlap = 11.25
PHY-3002 : Step(100): len = 74562.2, overlap = 4.5
PHY-3002 : Step(101): len = 65018.9, overlap = 4.5
PHY-3002 : Step(102): len = 52638.4, overlap = 4.5
PHY-3002 : Step(103): len = 44331.3, overlap = 6.75
PHY-3002 : Step(104): len = 38714.3, overlap = 11.25
PHY-3002 : Step(105): len = 31576.2, overlap = 11.25
PHY-3002 : Step(106): len = 30316.3, overlap = 9
PHY-3002 : Step(107): len = 27690.5, overlap = 11.25
PHY-3002 : Step(108): len = 26472.4, overlap = 12
PHY-3002 : Step(109): len = 24452.5, overlap = 11.75
PHY-3002 : Step(110): len = 23831.4, overlap = 9.5
PHY-3002 : Step(111): len = 22401.1, overlap = 11.25
PHY-3002 : Step(112): len = 21076.2, overlap = 15
PHY-3002 : Step(113): len = 20435.3, overlap = 16.5625
PHY-3002 : Step(114): len = 19974.7, overlap = 18.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.39704e-05
PHY-3002 : Step(115): len = 19834.6, overlap = 16.4375
PHY-3002 : Step(116): len = 19877.9, overlap = 17.25
PHY-3002 : Step(117): len = 19694.3, overlap = 17.3125
PHY-3002 : Step(118): len = 19593.9, overlap = 15.0625
PHY-3002 : Step(119): len = 19338.7, overlap = 15.4375
PHY-3002 : Step(120): len = 19183.1, overlap = 18.0625
PHY-3002 : Step(121): len = 18687.1, overlap = 20.375
PHY-3002 : Step(122): len = 18400.5, overlap = 20
PHY-3002 : Step(123): len = 18447, overlap = 20.8125
PHY-3002 : Step(124): len = 18502.2, overlap = 21
PHY-3002 : Step(125): len = 18166.5, overlap = 17.0625
PHY-3002 : Step(126): len = 18127.9, overlap = 18.625
PHY-3002 : Step(127): len = 18190.2, overlap = 17.8125
PHY-3002 : Step(128): len = 17686.2, overlap = 19.8125
PHY-3002 : Step(129): len = 17697.8, overlap = 19.5625
PHY-3002 : Step(130): len = 17887.6, overlap = 14.6875
PHY-3002 : Step(131): len = 17792.5, overlap = 13.1875
PHY-3002 : Step(132): len = 16908.4, overlap = 14.125
PHY-3002 : Step(133): len = 16853.8, overlap = 15.6875
PHY-3002 : Step(134): len = 16603.3, overlap = 15.9375
PHY-3002 : Step(135): len = 16595.9, overlap = 15.9375
PHY-3002 : Step(136): len = 16403.6, overlap = 15.5625
PHY-3002 : Step(137): len = 16383.9, overlap = 15.4375
PHY-3002 : Step(138): len = 15987.1, overlap = 15.125
PHY-3002 : Step(139): len = 15987.1, overlap = 15.125
PHY-3002 : Step(140): len = 15971.3, overlap = 15.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.79407e-05
PHY-3002 : Step(141): len = 16032.7, overlap = 15.125
PHY-3002 : Step(142): len = 16032.7, overlap = 15.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.58814e-05
PHY-3002 : Step(143): len = 16088.6, overlap = 15.125
PHY-3002 : Step(144): len = 16088.6, overlap = 15.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008837s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (176.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.35059e-06
PHY-3002 : Step(145): len = 16725.3, overlap = 26.125
PHY-3002 : Step(146): len = 16776.9, overlap = 26.0313
PHY-3002 : Step(147): len = 16988.2, overlap = 23.75
PHY-3002 : Step(148): len = 17048.1, overlap = 21.125
PHY-3002 : Step(149): len = 16515.8, overlap = 19.25
PHY-3002 : Step(150): len = 16563.4, overlap = 18.5625
PHY-3002 : Step(151): len = 16271.4, overlap = 21.7188
PHY-3002 : Step(152): len = 16401.3, overlap = 21.1875
PHY-3002 : Step(153): len = 16212.9, overlap = 28.2188
PHY-3002 : Step(154): len = 16245, overlap = 24.5625
PHY-3002 : Step(155): len = 15875, overlap = 17.5938
PHY-3002 : Step(156): len = 15773.5, overlap = 17.3125
PHY-3002 : Step(157): len = 15689.6, overlap = 21.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.70119e-06
PHY-3002 : Step(158): len = 15226, overlap = 21.4375
PHY-3002 : Step(159): len = 15257.2, overlap = 21.9688
PHY-3002 : Step(160): len = 15269.6, overlap = 21.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.74024e-05
PHY-3002 : Step(161): len = 15044.3, overlap = 21.3125
PHY-3002 : Step(162): len = 15095.3, overlap = 21.25
PHY-3002 : Step(163): len = 15095.3, overlap = 21.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.50803e-05
PHY-3002 : Step(164): len = 15962.7, overlap = 42.6875
PHY-3002 : Step(165): len = 16070.2, overlap = 42.25
PHY-3002 : Step(166): len = 16322.3, overlap = 36.5313
PHY-3002 : Step(167): len = 16514.6, overlap = 31.9375
PHY-3002 : Step(168): len = 16509.7, overlap = 29.2188
PHY-3002 : Step(169): len = 16340.9, overlap = 23.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.01605e-05
PHY-3002 : Step(170): len = 16016.8, overlap = 23.4688
PHY-3002 : Step(171): len = 16016.8, overlap = 23.4688
PHY-3002 : Step(172): len = 15971.9, overlap = 23.5
PHY-3002 : Step(173): len = 15971.9, overlap = 23.5
PHY-3002 : Step(174): len = 15882.1, overlap = 24.1563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000100321
PHY-3002 : Step(175): len = 15983.1, overlap = 23.5313
PHY-3002 : Step(176): len = 15983.1, overlap = 23.5313
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 59.88 peak overflow 3.63
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 23208, over cnt = 28(0%), over = 45, worst = 2
PHY-1002 : len = 23576, over cnt = 13(0%), over = 20, worst = 2
PHY-1002 : len = 23784, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 23720, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 23688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.034223s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.3%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.75, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.100954s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (92.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 2468, tnet num: 729, tinst num: 559, tnode num: 2813, tedge num: 3888.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.246520s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (107.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.380869s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (102.6%)

OPT-1001 : End physical optimization;  0.388401s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (104.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 214 LUT to BLE ...
SYN-4008 : Packed 214 LUT and 96 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 118 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 214/465 primitive instances ...
PHY-3001 : End packing;  0.028455s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 364 instances
RUN-1001 : 153 mslices, 147 lslices, 51 pads, 5 brams, 0 dsps
RUN-1001 : There are total 635 nets
RUN-1001 : 452 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 362 instances, 300 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 15935.4, Over = 25.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.12637e-05
PHY-3002 : Step(177): len = 15548.5, overlap = 25
PHY-3002 : Step(178): len = 15548.5, overlap = 25
PHY-3002 : Step(179): len = 15357.5, overlap = 25.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.25273e-05
PHY-3002 : Step(180): len = 15661.7, overlap = 25
PHY-3002 : Step(181): len = 15661.7, overlap = 25
PHY-3002 : Step(182): len = 15547.2, overlap = 25.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.50547e-05
PHY-3002 : Step(183): len = 16019.8, overlap = 24.5
PHY-3002 : Step(184): len = 16019.8, overlap = 24.5
PHY-3002 : Step(185): len = 16011.4, overlap = 25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040250s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (155.3%)

PHY-3001 : Trial Legalized: Len = 21362.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(186): len = 17496.5, overlap = 9.75
PHY-3002 : Step(187): len = 17060.8, overlap = 9.25
PHY-3002 : Step(188): len = 16533.3, overlap = 9.75
PHY-3002 : Step(189): len = 16411.5, overlap = 10.5
PHY-3002 : Step(190): len = 16411.5, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.04413e-05
PHY-3002 : Step(191): len = 16315.8, overlap = 9.75
PHY-3002 : Step(192): len = 16315.8, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.08827e-05
PHY-3002 : Step(193): len = 16505.4, overlap = 9.5
PHY-3002 : Step(194): len = 16569.3, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005874s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 19343.3, Over = 0
PHY-3001 : End spreading;  0.002975s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 19343.3, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35240, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 35328, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 35328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028054s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (222.8%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 5.00, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.103839s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (135.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 2185, tnet num: 633, tinst num: 362, tnode num: 2439, tedge num: 3557.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.258491s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (108.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.401638s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (112.8%)

OPT-1001 : End physical optimization;  0.409824s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (110.6%)

RUN-1003 : finish command "place" in  3.069907s wall, 4.937500s user + 1.531250s system = 6.468750s CPU (210.7%)

RUN-1004 : used memory is 397 MB, reserved memory is 386 MB, peak memory is 747 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       51   out of    188   27.13%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   clk_1000HZ      OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 364 instances
RUN-1001 : 153 mslices, 147 lslices, 51 pads, 5 brams, 0 dsps
RUN-1001 : There are total 635 nets
RUN-1001 : 452 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35240, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 35328, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 35328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030039s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (156.0%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 5.00, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.118780s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (131.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.208999s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (104.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 66% nets.
PHY-1002 : len = 54280, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.470788s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (172.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 54280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 54280
PHY-1001 : End DR Iter 1; 0.006742s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.904128s wall, 2.171875s user + 0.109375s system = 2.281250s CPU (119.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.140179s wall, 2.500000s user + 0.125000s system = 2.625000s CPU (122.7%)

RUN-1004 : used memory is 409 MB, reserved memory is 404 MB, peak memory is 811 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       51   out of    188   27.13%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   clk_1000HZ      OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       401   
    #2         2        34   
    #3         3        45   
    #4         4        32   
    #5        5-10      52   
    #6       11-50      12   
    #7       51-100     1    
  Average     2.47           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 364
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 635, pip num: 4388
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 743 valid insts, and 15713 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000" in  1.830629s wall, 10.640625s user + 0.078125s system = 10.718750s CPU (585.5%)

RUN-1004 : used memory is 417 MB, reserved memory is 408 MB, peak memory is 811 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.331603s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (99.7%)

RUN-1004 : used memory is 534 MB, reserved memory is 525 MB, peak memory is 811 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.469234s wall, 0.812500s user + 0.203125s system = 1.015625s CPU (13.6%)

RUN-1004 : used memory is 564 MB, reserved memory is 556 MB, peak memory is 811 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.180304s wall, 2.296875s user + 0.218750s system = 2.515625s CPU (27.4%)

RUN-1004 : used memory is 439 MB, reserved memory is 431 MB, peak memory is 811 MB
GUI-1001 : Download success!
GUI-1001 : User closes ChipWatcher ...
RUN-1002 : start command "import_db wave_vga_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.0.30786.
RUN-1001 : Database version number 46126.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
GUI-1001 : User opens ChipWatcher ...
GUI-1001 : User closes ChipWatcher ...
RUN-1002 : start command "config_chipwatcher -sync DAC_data.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 1 view nodes, 10 trigger nets, 10 data nets.
GUI-1001 : Import DAC_data.cwc success!
GUI-1001 : User opens ChipWatcher ...
GUI-1001 : User closes ChipWatcher ...
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file clk1000HZ.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file clk1000HZ.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk1000HZ in clk1000HZ.v(1)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_1000HZ   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk1000HZ"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk1000HZ
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 5 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1084/558 useful/useless nets, 606/267 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     clk1000/clk_div1000_reg
SYN-1015 : Optimize round 1, 780 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 61 better
SYN-1014 : Optimize round 2
SYN-1032 : 487/12 useful/useless nets, 264/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 247/120 useful/useless nets, 132/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

Gate Statistics
#Basic gates              220
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    105
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                142

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |115    |105    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |2      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 51 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2595 : bram inst: u_wave_ram/inst is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 42 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 320/58 useful/useless nets, 255/0 useful/useless insts
SYN-1032 : 1333/2 useful/useless nets, 1014/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 55 (3.05), #lev = 4 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 55 (3.05), #lev = 3 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 96 instances into 56 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 1125.98 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 1126.04 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.48), #lev = 3 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.50), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 1126.09 sec
SYN-3001 : Mapper mapped 117 instances into 50 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

LUT Statistics
#Total_luts               652
  #lut4                   178
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      652   out of  19600    3.33%
#reg                      105   out of  19600    0.54%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       51   out of    188   27.13%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |228    |424    |105    |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |50     |134    |2      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.079621s wall, 1.156250s user + 0.093750s system = 1.250000s CPU (115.8%)

RUN-1004 : used memory is 416 MB, reserved memory is 416 MB, peak memory is 811 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DAC_data.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 1 view nodes, 10 trigger nets, 10 data nets.
KIT-1004 : Chipwatcher code = 1000100100110010
GUI-1001 : Import DAC_data.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/English/TD5.0/cw/ -file ./wave_vga_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./wave_vga_watcherInst.v
HDL-1007 : analyze verilog file D:/English/TD5.0/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/English/TD5.0/cw\cwc_top.v
HDL-1007 : analyze verilog file D:/English/TD5.0/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/English/TD5.0/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/English/TD5.0/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/English/TD5.0/cw\register.v
HDL-1007 : analyze verilog file D:/English/TD5.0/cw\tap.v
HDL-1007 : analyze verilog file D:/English/TD5.0/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./wave_vga_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=5461,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=10,BUS1_WIDTH=10) in D:/English/TD5.0/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in D:/English/TD5.0/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in D:/English/TD5.0/cw\register.v(7)
HDL-1007 : elaborate module tap in D:/English/TD5.0/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=10,BUS1_WIDTH=10,STOP_LEN=5461) in D:/English/TD5.0/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=10) in D:/English/TD5.0/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=5461) in D:/English/TD5.0/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=5461,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=10,BUS1_WIDTH=10)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=10,BUS1_WIDTH=10,STOP_LEN=5461)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=10)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=5461)"
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=5461,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=10,BUS1_WIDTH=10)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=10,BUS1_WIDTH=10,STOP_LEN=5461)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=10)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=5461)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1404/144 useful/useless nets, 1071/124 useful/useless insts
SYN-1015 : Optimize round 1, 260 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 231 better
SYN-1014 : Optimize round 2
SYN-1032 : 467/3 useful/useless nets, 359/3 useful/useless insts
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1032 : 1257/1 useful/useless nets, 924/1 useful/useless insts
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1269/79 useful/useless nets, 944/16 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 102 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 1257/3 useful/useless nets, 932/3 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 503/1 useful/useless nets, 361/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 503/1 useful/useless nets, 361/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 10 instances.
SYN-2501 : Optimize round 1, 10 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1016 : Merged 6 instances.
SYN-1032 : 1486/9 useful/useless nets, 1161/9 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 1128.13 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 105 (4.10), #lev = 4 (2.55)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 105 (4.10), #lev = 4 (2.53)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 1128.16 sec
SYN-3001 : Mapper mapped 202 instances into 105 LUTs, name keeping = 70%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "CW_TOP_WRAPPER" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=5461,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=10,BUS1_WIDTH=10)" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 223 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=5461,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=10,BUS1_WIDTH=10)
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 2 instances.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.665946s wall, 1.437500s user + 0.156250s system = 1.593750s CPU (95.7%)

RUN-1004 : used memory is 428 MB, reserved memory is 426 MB, peak memory is 811 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net jtck driven by BUFG (141 clock/control pins, 0 other pins).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 962 instances
RUN-1001 : 319 luts, 319 seqs, 191 mslices, 59 lslices, 51 pads, 14 brams, 0 dsps
RUN-1001 : There are total 1219 nets
RUN-1001 : 853 nets have 2 pins
RUN-1001 : 254 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 960 instances, 319 luts, 319 seqs, 250 slices, 40 macros(250 instances: 191 mslices 59 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 347309
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 960.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(195): len = 220882, overlap = 31.5
PHY-3002 : Step(196): len = 185247, overlap = 31.5
PHY-3002 : Step(197): len = 113343, overlap = 29.25
PHY-3002 : Step(198): len = 99791.9, overlap = 31.5
PHY-3002 : Step(199): len = 76107.9, overlap = 24.75
PHY-3002 : Step(200): len = 71054.5, overlap = 29.25
PHY-3002 : Step(201): len = 58795.9, overlap = 31.5
PHY-3002 : Step(202): len = 52967.4, overlap = 29.25
PHY-3002 : Step(203): len = 49735.9, overlap = 32
PHY-3002 : Step(204): len = 43753, overlap = 32.25
PHY-3002 : Step(205): len = 42836.9, overlap = 27
PHY-3002 : Step(206): len = 40395.8, overlap = 33.1875
PHY-3002 : Step(207): len = 39474.4, overlap = 32.9375
PHY-3002 : Step(208): len = 38216.7, overlap = 35.1875
PHY-3002 : Step(209): len = 36191.4, overlap = 33.5
PHY-3002 : Step(210): len = 36187, overlap = 31.75
PHY-3002 : Step(211): len = 34858.1, overlap = 30
PHY-3002 : Step(212): len = 33810.7, overlap = 31.5
PHY-3002 : Step(213): len = 32799.8, overlap = 33.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.91296e-06
PHY-3002 : Step(214): len = 33932.9, overlap = 31.8125
PHY-3002 : Step(215): len = 34274, overlap = 34.0625
PHY-3002 : Step(216): len = 32579.6, overlap = 34.25
PHY-3002 : Step(217): len = 32528.4, overlap = 32
PHY-3002 : Step(218): len = 31368.5, overlap = 31.5
PHY-3002 : Step(219): len = 31337, overlap = 31.875
PHY-3002 : Step(220): len = 30802.3, overlap = 33.125
PHY-3002 : Step(221): len = 30583.9, overlap = 33.1875
PHY-3002 : Step(222): len = 29737.3, overlap = 34.375
PHY-3002 : Step(223): len = 29514.3, overlap = 32
PHY-3002 : Step(224): len = 28911.6, overlap = 32.1875
PHY-3002 : Step(225): len = 28766.2, overlap = 31.9375
PHY-3002 : Step(226): len = 28318.3, overlap = 34.3125
PHY-3002 : Step(227): len = 28080.2, overlap = 35.125
PHY-3002 : Step(228): len = 27915.2, overlap = 35.5625
PHY-3002 : Step(229): len = 27786, overlap = 34.0625
PHY-3002 : Step(230): len = 27360, overlap = 36.6563
PHY-3002 : Step(231): len = 27140, overlap = 38.25
PHY-3002 : Step(232): len = 26906.8, overlap = 40.4063
PHY-3002 : Step(233): len = 27028.8, overlap = 41.4375
PHY-3002 : Step(234): len = 26421.1, overlap = 45.125
PHY-3002 : Step(235): len = 26081.8, overlap = 43.8438
PHY-3002 : Step(236): len = 25835.1, overlap = 46.4688
PHY-3002 : Step(237): len = 25518.2, overlap = 46.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.58259e-05
PHY-3002 : Step(238): len = 25498.4, overlap = 46.7813
PHY-3002 : Step(239): len = 25455.5, overlap = 46.75
PHY-3002 : Step(240): len = 25408, overlap = 46.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.16518e-05
PHY-3002 : Step(241): len = 25325.9, overlap = 46.8125
PHY-3002 : Step(242): len = 25304.7, overlap = 47.0313
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009446s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (330.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.45697e-06
PHY-3002 : Step(243): len = 29328.2, overlap = 33.6875
PHY-3002 : Step(244): len = 29328.2, overlap = 33.6875
PHY-3002 : Step(245): len = 28462.5, overlap = 33.2813
PHY-3002 : Step(246): len = 28462.5, overlap = 33.2813
PHY-3002 : Step(247): len = 28547.8, overlap = 33.875
PHY-3002 : Step(248): len = 28672.1, overlap = 33.6875
PHY-3002 : Step(249): len = 29221.9, overlap = 34.7813
PHY-3002 : Step(250): len = 29471.6, overlap = 34.5938
PHY-3002 : Step(251): len = 28231.5, overlap = 28.8438
PHY-3002 : Step(252): len = 28217, overlap = 27.7813
PHY-3002 : Step(253): len = 28261, overlap = 28.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.89139e-05
PHY-3002 : Step(254): len = 27482.9, overlap = 30.2813
PHY-3002 : Step(255): len = 27567.3, overlap = 31.25
PHY-3002 : Step(256): len = 27567.3, overlap = 31.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.78279e-05
PHY-3002 : Step(257): len = 27433.2, overlap = 31.9375
PHY-3002 : Step(258): len = 27433.2, overlap = 31.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.46406e-05
PHY-3002 : Step(259): len = 28504.5, overlap = 45
PHY-3002 : Step(260): len = 28504.5, overlap = 45
PHY-3002 : Step(261): len = 28064.3, overlap = 48.7188
PHY-3002 : Step(262): len = 28064.3, overlap = 48.7188
PHY-3002 : Step(263): len = 28126.1, overlap = 48.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.92813e-05
PHY-3002 : Step(264): len = 28643.8, overlap = 42.7188
PHY-3002 : Step(265): len = 28643.8, overlap = 42.7188
PHY-3002 : Step(266): len = 28526.8, overlap = 38.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.85626e-05
PHY-3002 : Step(267): len = 28910.4, overlap = 36.0625
PHY-3002 : Step(268): len = 29052, overlap = 34.875
PHY-3002 : Step(269): len = 29330.2, overlap = 28.5625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 77.63 peak overflow 3.22
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 62552, over cnt = 76(0%), over = 118, worst = 3
PHY-1002 : len = 63840, over cnt = 25(0%), over = 35, worst = 3
PHY-1002 : len = 63880, over cnt = 20(0%), over = 29, worst = 3
PHY-1002 : len = 63960, over cnt = 16(0%), over = 23, worst = 3
PHY-1002 : len = 63192, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.057025s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (246.6%)

PHY-1001 : Congestion index: top1 = 23.13, top5 = 8.13, top10 = 3.95, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.126724s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (160.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 4662, tnet num: 1217, tinst num: 960, tnode num: 5862, tedge num: 7579.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.271134s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (98.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.461324s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (115.2%)

OPT-1001 : End physical optimization;  0.473448s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (118.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 319 LUT to BLE ...
SYN-4008 : Packed 319 LUT and 158 SEQ to BLE.
SYN-4003 : Packing 161 remaining SEQ's ...
SYN-4005 : Packed 54 SEQ with LUT/SLICE
SYN-4006 : 123 single LUT's are left
SYN-4006 : 107 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 426/750 primitive instances ...
PHY-3001 : End packing;  0.063838s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (97.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 555 instances
RUN-1001 : 241 mslices, 240 lslices, 51 pads, 14 brams, 0 dsps
RUN-1001 : There are total 1072 nets
RUN-1001 : 706 nets have 2 pins
RUN-1001 : 254 nets have [3 - 5] pins
RUN-1001 : 62 nets have [6 - 10] pins
RUN-1001 : 31 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 553 instances, 481 slices, 40 macros(250 instances: 191 mslices 59 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 32010.6, Over = 40.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.19868e-05
PHY-3002 : Step(270): len = 31730.3, overlap = 38.25
PHY-3002 : Step(271): len = 31916.9, overlap = 37.25
PHY-3002 : Step(272): len = 31659.3, overlap = 37
PHY-3002 : Step(273): len = 31556.1, overlap = 43.75
PHY-3002 : Step(274): len = 31429.3, overlap = 42.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.39736e-05
PHY-3002 : Step(275): len = 31386.8, overlap = 39.5
PHY-3002 : Step(276): len = 31386.8, overlap = 39.5
PHY-3002 : Step(277): len = 31231, overlap = 39.75
PHY-3002 : Step(278): len = 31231, overlap = 39.75
PHY-3002 : Step(279): len = 31355.9, overlap = 39
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.79472e-05
PHY-3002 : Step(280): len = 32146.5, overlap = 36
PHY-3002 : Step(281): len = 32146.5, overlap = 36
PHY-3002 : Step(282): len = 32133, overlap = 33
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.087382s wall, 0.093750s user + 0.062500s system = 0.156250s CPU (178.8%)

PHY-3001 : Trial Legalized: Len = 40464.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000659235
PHY-3002 : Step(283): len = 37470.8, overlap = 3.5
PHY-3002 : Step(284): len = 36920.3, overlap = 5.75
PHY-3002 : Step(285): len = 35949.5, overlap = 5.5
PHY-3002 : Step(286): len = 35791.6, overlap = 5.75
PHY-3002 : Step(287): len = 34714.7, overlap = 7
PHY-3002 : Step(288): len = 34387.7, overlap = 8.75
PHY-3002 : Step(289): len = 34155.8, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006955s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 37624.5, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004080s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (766.0%)

PHY-3001 : 6 instances has been re-located, deltaX = 2, deltaY = 6, maxDist = 2.
PHY-3001 : Final: Len = 37730.5, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 90024, over cnt = 22(0%), over = 34, worst = 2
PHY-1002 : len = 90312, over cnt = 6(0%), over = 10, worst = 2
PHY-1002 : len = 90328, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 90368, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 90176, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.054398s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (316.0%)

PHY-1001 : Congestion index: top1 = 23.13, top5 = 13.75, top10 = 6.88, top15 = 2.50.
PHY-1001 : End incremental global routing;  0.136354s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (183.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 4017, tnet num: 1070, tinst num: 553, tnode num: 4877, tedge num: 6753.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.289624s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (97.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.501609s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (121.5%)

OPT-1001 : End physical optimization;  0.512627s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (121.9%)

RUN-1003 : finish command "place" in  3.428278s wall, 5.187500s user + 1.390625s system = 6.578125s CPU (191.9%)

RUN-1004 : used memory is 447 MB, reserved memory is 442 MB, peak memory is 811 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

Utilization Statistics
#lut                      819   out of  19600    4.18%
#reg                      328   out of  19600    1.67%
#le                       926
  #lut only               598   out of    926   64.58%
  #reg only               107   out of    926   11.56%
  #lut&reg                221   out of    926   23.87%
#dsp                        0   out of     29    0.00%
#bram                      14   out of     64   21.88%
  #bram9k                  13
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       51   out of    188   27.13%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   clk_1000HZ      OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |926   |569    |250    |328    |14     |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 555 instances
RUN-1001 : 241 mslices, 240 lslices, 51 pads, 14 brams, 0 dsps
RUN-1001 : There are total 1072 nets
RUN-1001 : 706 nets have 2 pins
RUN-1001 : 254 nets have [3 - 5] pins
RUN-1001 : 62 nets have [6 - 10] pins
RUN-1001 : 31 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 90024, over cnt = 22(0%), over = 34, worst = 2
PHY-1002 : len = 90312, over cnt = 6(0%), over = 10, worst = 2
PHY-1002 : len = 90288, over cnt = 3(0%), over = 5, worst = 2
PHY-1002 : len = 90136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.053365s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (322.1%)

PHY-1001 : Congestion index: top1 = 23.13, top5 = 13.75, top10 = 6.88, top15 = 2.50.
PHY-1001 : End global routing;  0.180038s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (156.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 21288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.264217s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (106.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 21288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 128856, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End Routed; 1.305599s wall, 1.718750s user + 0.031250s system = 1.750000s CPU (134.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 128864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 1; 0.018242s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (171.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 128920, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.010525s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (296.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 128936, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 128936
PHY-1001 : End DR Iter 3; 0.009030s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (346.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.916595s wall, 3.250000s user + 0.203125s system = 3.453125s CPU (118.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.222842s wall, 3.671875s user + 0.218750s system = 3.890625s CPU (120.7%)

RUN-1004 : used memory is 443 MB, reserved memory is 431 MB, peak memory is 852 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

Utilization Statistics
#lut                      819   out of  19600    4.18%
#reg                      328   out of  19600    1.67%
#le                       926
  #lut only               598   out of    926   64.58%
  #reg only               107   out of    926   11.56%
  #lut&reg                221   out of    926   23.87%
#dsp                        0   out of     29    0.00%
#bram                      14   out of     64   21.88%
  #bram9k                  13
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       51   out of    188   27.13%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       6   out of     16   37.50%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   clk_1000HZ      OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |926   |569    |250    |328    |14     |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       655   
    #2         2       133   
    #3         3        88   
    #4         4        32   
    #5        5-10      65   
    #6       11-50      38   
    #7       51-100     2    
  Average     2.65           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:011000111000100100110010"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 555
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1072, pip num: 9074
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1207 valid insts, and 27510 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:011000111000100100110010" in  3.287390s wall, 17.625000s user + 0.062500s system = 17.687500s CPU (538.0%)

RUN-1004 : used memory is 455 MB, reserved memory is 444 MB, peak memory is 852 MB
KIT-1001 : EgGetBRAMList: start....BRAM Vec size = 198248.
RUN-1002 : start command "program -spd 1 -cable 0"
GUI-1001 : User opens BRAM Editor ...
GUI-1001 : User closes BRAM Editor ...
