#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jul  4 19:36:19 2024
# Process ID: 121706
# Current directory: /nas/ei/home/ge93zow/lab/skeleton
# Command line: vivado
# Log file: /nas/ei/home/ge93zow/lab/skeleton/vivado.log
# Journal file: /nas/ei/home/ge93zow/lab/skeleton/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/nfs/tools/xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 6630.469 ; gain = 195.715 ; free physical = 25816 ; free virtual = 30184
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248571781
set_property PROGRAM.FILE {/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/hardware.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/hardware.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hardware' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj hardware_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sources_1/new/bcd_ascii_conv.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'bcd_ascii_conv'
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/clock_gen.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'clock_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/clock_module.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'clock_module'
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/dcf_decode.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'dcf_decode'
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/dcf_gen.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'dcf_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/debounce.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'debounce'
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/key_control.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'key_control'
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/top.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sources_1/new/lcd_controller.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'lcd_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sources_1/new/ram.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/hardware.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'hardware'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L MFclock -L secureip --snapshot hardware_behav MFclock.hardware -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /nfs/tools/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L MFclock -L secureip --snapshot hardware_behav MFclock.hardware -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity mfclock.clock_gen [clock_gen_default]
Compiling architecture behavioral of entity mfclock.dcf_gen [dcf_gen_default]
Compiling architecture behavioral of entity mfclock.debounce [debounce_default]
Compiling architecture behavioral of entity mfclock.key_control [key_control_default]
Compiling architecture behavioral of entity mfclock.dcf_decode [dcf_decode_default]
Compiling architecture behavioral of entity mfclock.bcd_ascii_conv [bcd_ascii_conv_default]
Compiling architecture behavioral of entity mfclock.ram [ram_default]
Compiling architecture behavioral of entity mfclock.lcd_controller [lcd_controller_default]
Compiling architecture behavioral of entity mfclock.clock_module [clock_module_default]
Compiling architecture behavioral of entity mfclock.top [top_default]
Compiling architecture behavioral of entity mfclock.hardware
Built simulation snapshot hardware_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim/xsim.dir/hardware_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jul  4 19:37:46 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hardware_behav -key {Behavioral:sim_1:Functional:hardware} -tclbatch {hardware.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
source hardware.tcl
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7657.043 ; gain = 55.031 ; free physical = 24622 ; free virtual = 29170
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hardware' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
xvhdl --incr --relax -prj hardware_vhdl.prj
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_hw
set_property top lcd_controller [get_filesets sim_1]
set_property top_lib MFclock [get_filesets sim_1]
file mkdir /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd w ]
add_files -fileset sim_1 /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd
update_compile_order -fileset sim_1
set_property top lcd_controller_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lcd_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj lcd_controller_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lcd_controller_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L MFclock -L xil_defaultlib -L secureip --snapshot lcd_controller_tb_behav xil_defaultlib.lcd_controller_tb -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /nfs/tools/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L MFclock -L xil_defaultlib -L secureip --snapshot lcd_controller_tb_behav xil_defaultlib.lcd_controller_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity mfclock.bcd_ascii_conv [bcd_ascii_conv_default]
Compiling architecture behavioral of entity mfclock.ram [ram_default]
Compiling architecture behavioral of entity mfclock.lcd_controller [lcd_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.lcd_controller_tb
Built simulation snapshot lcd_controller_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim/xsim.dir/lcd_controller_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jul  4 19:42:19 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lcd_controller_tb_behav -key {Behavioral:sim_1:Functional:lcd_controller_tb} -tclbatch {lcd_controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source lcd_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lcd_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 7846.652 ; gain = 187.566 ; free physical = 24565 ; free virtual = 29116
run 1 ms
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/lcd_controller_tb/lcd_controller_inst/read_addr}} {{/lcd_controller_tb/lcd_controller_inst/enable_enable}} {{/lcd_controller_tb/lcd_controller_inst/state}} {{/lcd_controller_tb/lcd_controller_inst/lcd_en_pulse}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lcd_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj lcd_controller_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L MFclock -L xil_defaultlib -L secureip --snapshot lcd_controller_tb_behav xil_defaultlib.lcd_controller_tb -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /nfs/tools/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L MFclock -L xil_defaultlib -L secureip --snapshot lcd_controller_tb_behav xil_defaultlib.lcd_controller_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7867.293 ; gain = 0.000 ; free physical = 24611 ; free virtual = 29163
run 1 ms
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248571781
set_property PROGRAM.FILE {/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/hardware.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lcd_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj lcd_controller_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L MFclock -L xil_defaultlib -L secureip --snapshot lcd_controller_tb_behav xil_defaultlib.lcd_controller_tb -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /nfs/tools/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L MFclock -L xil_defaultlib -L secureip --snapshot lcd_controller_tb_behav xil_defaultlib.lcd_controller_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lcd_controller_tb_behav -key {Behavioral:sim_1:Functional:lcd_controller_tb} -tclbatch {lcd_controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source lcd_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lcd_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/lcd_controller_tb/lcd_controller_inst/read_addr}} {{/lcd_controller_tb/lcd_controller_inst/enable_enable}} {{/lcd_controller_tb/lcd_controller_inst/state}} {{/lcd_controller_tb/lcd_controller_inst/lcd_en_pulse}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lcd_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj lcd_controller_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L MFclock -L xil_defaultlib -L secureip --snapshot lcd_controller_tb_behav xil_defaultlib.lcd_controller_tb -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /nfs/tools/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L MFclock -L xil_defaultlib -L secureip --snapshot lcd_controller_tb_behav xil_defaultlib.lcd_controller_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run 1 ms
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Jul  4 20:21:43 2024] Launched synth_1...
Run output will be captured here: /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Jul  4 20:22:19 2024] Launched impl_1...
Run output will be captured here: /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/runme.log
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-3
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc]
Finished Parsing XDC File [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8153.133 ; gain = 0.000 ; free physical = 23772 ; free virtual = 28429
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 8369.031 ; gain = 467.723 ; free physical = 23499 ; free virtual = 28157
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim/lcd_controller_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim/lcd_controller_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'lcd_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim'
xvhdl --incr --relax -prj lcd_controller_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim/lcd_controller_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_gen'
INFO: [VRFC 10-3107] analyzing entity 'dcf_gen'
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-3107] analyzing entity 'lcd_controller'
INFO: [VRFC 10-3107] analyzing entity 'clock_module'
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-3107] analyzing entity 'hardware'
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sources_1/new/bcd_ascii_conv.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'bcd_ascii_conv'
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sources_1/new/lcd_controller.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'lcd_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sources_1/new/ram.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lcd_controller_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim'
xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L MFclock -L secureip --snapshot lcd_controller_tb_func_synth xil_defaultlib.lcd_controller_tb -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /nfs/tools/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L MFclock -L secureip --snapshot lcd_controller_tb_func_synth xil_defaultlib.lcd_controller_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <dcf_str_print> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:36]
ERROR: [VRFC 10-718] formal port <mode> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:37]
ERROR: [VRFC 10-718] formal port <date_time_i> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:38]
ERROR: [VRFC 10-718] formal port <lcd_en> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:39]
ERROR: [VRFC 10-718] formal port <lcd_rw> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:40]
ERROR: [VRFC 10-718] formal port <lcd_rs> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:41]
ERROR: [VRFC 10-718] formal port <lcd_data> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit lcd_controller_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 8369.031 ; gain = 467.723 ; free physical = 23323 ; free virtual = 28009
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul  4 20:23:09 2024] Launched impl_1...
Run output will be captured here: /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/hardware.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8851.691 ; gain = 0.000 ; free physical = 23450 ; free virtual = 28149
Restored from archive | CPU: 0.020000 secs | Memory: 0.221771 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8851.691 ; gain = 0.000 ; free physical = 23450 ; free virtual = 28149
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8851.691 ; gain = 0.000 ; free physical = 23449 ; free virtual = 28148
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-33] write_vhdl -mode funcsim -nolib -force -file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/impl/func/xsim/lcd_controller_tb_func_impl.vhd"
INFO: [SIM-utils-36] Netlist generated:/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/impl/func/xsim/lcd_controller_tb_func_impl.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'lcd_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/impl/func/xsim'
xvhdl --incr --relax -prj lcd_controller_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/impl/func/xsim/lcd_controller_tb_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_gen'
INFO: [VRFC 10-3107] analyzing entity 'dcf_gen'
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-3107] analyzing entity 'lcd_controller'
INFO: [VRFC 10-3107] analyzing entity 'clock_module'
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-3107] analyzing entity 'hardware'
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sources_1/new/bcd_ascii_conv.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'bcd_ascii_conv'
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sources_1/new/lcd_controller.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'lcd_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sources_1/new/ram.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lcd_controller_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/impl/func/xsim'
xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L MFclock -L secureip --snapshot lcd_controller_tb_func_impl xil_defaultlib.lcd_controller_tb -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /nfs/tools/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L MFclock -L secureip --snapshot lcd_controller_tb_func_impl xil_defaultlib.lcd_controller_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <dcf_str_print> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:36]
ERROR: [VRFC 10-718] formal port <mode> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:37]
ERROR: [VRFC 10-718] formal port <date_time_i> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:38]
ERROR: [VRFC 10-718] formal port <lcd_en> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:39]
ERROR: [VRFC 10-718] formal port <lcd_rw> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:40]
ERROR: [VRFC 10-718] formal port <lcd_rs> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:41]
ERROR: [VRFC 10-718] formal port <lcd_data> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit lcd_controller_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/impl/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/impl/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8965.930 ; gain = 326.156 ; free physical = 23353 ; free virtual = 28053
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lcd_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj lcd_controller_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sources_1/new/lcd_controller.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'lcd_controller'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L MFclock -L xil_defaultlib -L secureip --snapshot lcd_controller_tb_behav xil_defaultlib.lcd_controller_tb -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /nfs/tools/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L MFclock -L xil_defaultlib -L secureip --snapshot lcd_controller_tb_behav xil_defaultlib.lcd_controller_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity mfclock.bcd_ascii_conv [bcd_ascii_conv_default]
Compiling architecture behavioral of entity mfclock.ram [ram_default]
Compiling architecture behavioral of entity mfclock.lcd_controller [lcd_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.lcd_controller_tb
Built simulation snapshot lcd_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lcd_controller_tb_behav -key {Behavioral:sim_1:Functional:lcd_controller_tb} -tclbatch {lcd_controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source lcd_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lcd_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9036.922 ; gain = 70.992 ; free physical = 23212 ; free virtual = 27912
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lcd_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj lcd_controller_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sources_1/new/lcd_controller.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'lcd_controller'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L MFclock -L xil_defaultlib -L secureip --snapshot lcd_controller_tb_behav xil_defaultlib.lcd_controller_tb -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /nfs/tools/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L MFclock -L xil_defaultlib -L secureip --snapshot lcd_controller_tb_behav xil_defaultlib.lcd_controller_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity mfclock.bcd_ascii_conv [bcd_ascii_conv_default]
Compiling architecture behavioral of entity mfclock.ram [ram_default]
Compiling architecture behavioral of entity mfclock.lcd_controller [lcd_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.lcd_controller_tb
Built simulation snapshot lcd_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lcd_controller_tb_behav -key {Behavioral:sim_1:Functional:lcd_controller_tb} -tclbatch {lcd_controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source lcd_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lcd_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9052.930 ; gain = 16.008 ; free physical = 23201 ; free virtual = 27902
run 1 ms
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/lcd_controller_tb/lcd_controller_inst/read_addr}} {{/lcd_controller_tb/lcd_controller_inst/enable_enable}} {{/lcd_controller_tb/lcd_controller_inst/state}} {{/lcd_controller_tb/lcd_controller_inst/lcd_en_pulse}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lcd_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj lcd_controller_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L MFclock -L xil_defaultlib -L secureip --snapshot lcd_controller_tb_behav xil_defaultlib.lcd_controller_tb -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /nfs/tools/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L MFclock -L xil_defaultlib -L secureip --snapshot lcd_controller_tb_behav xil_defaultlib.lcd_controller_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run 1 ms
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Jul  4 20:31:22 2024] Launched synth_1...
Run output will be captured here: /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/synth_1/runme.log
current_design synth_1
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-3
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc]
Finished Parsing XDC File [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9052.930 ; gain = 0.000 ; free physical = 22998 ; free virtual = 27705
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
launch_runs impl_1 -jobs 8
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9052.930 ; gain = 0.000 ; free physical = 23073 ; free virtual = 27789
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 9052.930 ; gain = 0.000 ; free physical = 23072 ; free virtual = 27789
[Thu Jul  4 20:32:35 2024] Launched impl_1...
Run output will be captured here: /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/runme.log
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim/lcd_controller_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim/lcd_controller_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'lcd_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim'
xvhdl --incr --relax -prj lcd_controller_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim/lcd_controller_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_gen'
INFO: [VRFC 10-3107] analyzing entity 'dcf_gen'
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-3107] analyzing entity 'lcd_controller'
INFO: [VRFC 10-3107] analyzing entity 'clock_module'
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-3107] analyzing entity 'hardware'
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sources_1/new/lcd_controller.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'lcd_controller'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim'
xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L MFclock -L secureip --snapshot lcd_controller_tb_func_synth xil_defaultlib.lcd_controller_tb -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /nfs/tools/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L MFclock -L secureip --snapshot lcd_controller_tb_func_synth xil_defaultlib.lcd_controller_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <dcf_str_print> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:36]
ERROR: [VRFC 10-718] formal port <mode> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:37]
ERROR: [VRFC 10-718] formal port <date_time_i> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:38]
ERROR: [VRFC 10-718] formal port <lcd_en> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:39]
ERROR: [VRFC 10-718] formal port <lcd_rw> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:40]
ERROR: [VRFC 10-718] formal port <lcd_rs> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:41]
ERROR: [VRFC 10-718] formal port <lcd_data> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit lcd_controller_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim/lcd_controller_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim/lcd_controller_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'lcd_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim'
xvhdl --incr --relax -prj lcd_controller_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim/lcd_controller_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_gen'
INFO: [VRFC 10-3107] analyzing entity 'dcf_gen'
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-3107] analyzing entity 'lcd_controller'
INFO: [VRFC 10-3107] analyzing entity 'clock_module'
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-3107] analyzing entity 'hardware'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim'
xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L MFclock -L secureip --snapshot lcd_controller_tb_func_synth xil_defaultlib.lcd_controller_tb -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /nfs/tools/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L MFclock -L secureip --snapshot lcd_controller_tb_func_synth xil_defaultlib.lcd_controller_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <dcf_str_print> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:36]
ERROR: [VRFC 10-718] formal port <mode> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:37]
ERROR: [VRFC 10-718] formal port <date_time_i> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:38]
ERROR: [VRFC 10-718] formal port <lcd_en> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:39]
ERROR: [VRFC 10-718] formal port <lcd_rw> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:40]
ERROR: [VRFC 10-718] formal port <lcd_rs> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:41]
ERROR: [VRFC 10-718] formal port <lcd_data> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit lcd_controller_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lcd_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj lcd_controller_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sources_1/new/lcd_controller.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'lcd_controller'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L MFclock -L xil_defaultlib -L secureip --snapshot lcd_controller_tb_behav xil_defaultlib.lcd_controller_tb -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /nfs/tools/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L MFclock -L xil_defaultlib -L secureip --snapshot lcd_controller_tb_behav xil_defaultlib.lcd_controller_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity mfclock.bcd_ascii_conv [bcd_ascii_conv_default]
Compiling architecture behavioral of entity mfclock.ram [ram_default]
Compiling architecture behavioral of entity mfclock.lcd_controller [lcd_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.lcd_controller_tb
Built simulation snapshot lcd_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lcd_controller_tb_behav -key {Behavioral:sim_1:Functional:lcd_controller_tb} -tclbatch {lcd_controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source lcd_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lcd_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9079.844 ; gain = 26.914 ; free physical = 23094 ; free virtual = 27819
run 1 ms
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Jul  4 20:41:38 2024] Launched synth_1...
Run output will be captured here: /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-3
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc]
Finished Parsing XDC File [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9079.844 ; gain = 0.000 ; free physical = 23018 ; free virtual = 27748
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim/lcd_controller_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim/lcd_controller_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'lcd_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim'
xvhdl --incr --relax -prj lcd_controller_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim/lcd_controller_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_gen'
INFO: [VRFC 10-3107] analyzing entity 'dcf_gen'
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-3107] analyzing entity 'lcd_controller'
INFO: [VRFC 10-3107] analyzing entity 'clock_module'
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-3107] analyzing entity 'hardware'
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sources_1/new/lcd_controller.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'lcd_controller'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim'
xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L MFclock -L secureip --snapshot lcd_controller_tb_func_synth xil_defaultlib.lcd_controller_tb -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /nfs/tools/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L MFclock -L secureip --snapshot lcd_controller_tb_func_synth xil_defaultlib.lcd_controller_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <dcf_str_print> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:36]
ERROR: [VRFC 10-718] formal port <mode> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:37]
ERROR: [VRFC 10-718] formal port <date_time_i> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:38]
ERROR: [VRFC 10-718] formal port <lcd_en> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:39]
ERROR: [VRFC 10-718] formal port <lcd_rw> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:40]
ERROR: [VRFC 10-718] formal port <lcd_rs> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:41]
ERROR: [VRFC 10-718] formal port <lcd_data> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit lcd_controller_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs impl_1 -jobs 8
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9079.844 ; gain = 0.000 ; free physical = 22874 ; free virtual = 27605
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.15 . Memory (MB): peak = 9079.844 ; gain = 0.000 ; free physical = 22877 ; free virtual = 27609
[Thu Jul  4 20:43:38 2024] Launched impl_1...
Run output will be captured here: /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/runme.log
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/timing/xsim/lcd_controller_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/timing/xsim/lcd_controller_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/timing/xsim/lcd_controller_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/timing/xsim/lcd_controller_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'lcd_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/timing/xsim'
xvlog --incr --relax -prj lcd_controller_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/timing/xsim/lcd_controller_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_gen
INFO: [VRFC 10-311] analyzing module clock_module
INFO: [VRFC 10-311] analyzing module dcf_gen
INFO: [VRFC 10-311] analyzing module hardware
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj lcd_controller_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sources_1/new/bcd_ascii_conv.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'bcd_ascii_conv'
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sources_1/new/lcd_controller.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'lcd_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sources_1/new/ram.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lcd_controller_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/timing/xsim'
xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L MFclock -L simprims_ver -L secureip --snapshot lcd_controller_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.lcd_controller_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /nfs/tools/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L MFclock -L simprims_ver -L secureip --snapshot lcd_controller_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.lcd_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <dcf_str_print> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:36]
ERROR: [VRFC 10-718] formal port <mode> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:37]
ERROR: [VRFC 10-718] formal port <date_time_i> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:38]
ERROR: [VRFC 10-718] formal port <lcd_en> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:39]
ERROR: [VRFC 10-718] formal port <lcd_rw> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:40]
ERROR: [VRFC 10-718] formal port <lcd_rs> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:41]
ERROR: [VRFC 10-718] formal port <lcd_data> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:42]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul  4 20:44:30 2024] Launched impl_1...
Run output will be captured here: /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/runme.log
current_design impl_1
close_design
launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9079.844 ; gain = 0.000 ; free physical = 22700 ; free virtual = 27461
Restored from archive | CPU: 0.020000 secs | Memory: 0.228539 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9079.844 ; gain = 0.000 ; free physical = 22700 ; free virtual = 27461
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9079.844 ; gain = 0.000 ; free physical = 22702 ; free virtual = 27462
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-33] write_vhdl -mode funcsim -nolib -force -file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/impl/func/xsim/lcd_controller_tb_func_impl.vhd"
INFO: [SIM-utils-36] Netlist generated:/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/impl/func/xsim/lcd_controller_tb_func_impl.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'lcd_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/impl/func/xsim'
xvhdl --incr --relax -prj lcd_controller_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/impl/func/xsim/lcd_controller_tb_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_gen'
INFO: [VRFC 10-3107] analyzing entity 'dcf_gen'
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-3107] analyzing entity 'lcd_controller'
INFO: [VRFC 10-3107] analyzing entity 'clock_module'
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-3107] analyzing entity 'hardware'
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sources_1/new/lcd_controller.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'lcd_controller'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/impl/func/xsim'
xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L MFclock -L secureip --snapshot lcd_controller_tb_func_impl xil_defaultlib.lcd_controller_tb -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /nfs/tools/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L MFclock -L secureip --snapshot lcd_controller_tb_func_impl xil_defaultlib.lcd_controller_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <dcf_str_print> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:36]
ERROR: [VRFC 10-718] formal port <mode> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:37]
ERROR: [VRFC 10-718] formal port <date_time_i> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:38]
ERROR: [VRFC 10-718] formal port <lcd_en> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:39]
ERROR: [VRFC 10-718] formal port <lcd_rw> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:40]
ERROR: [VRFC 10-718] formal port <lcd_rs> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:41]
ERROR: [VRFC 10-718] formal port <lcd_data> does not exist in entity <lcd_controller>.  Please compare the definition of block <lcd_controller> to its component declaration and its instantion to detect the mismatch. [/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit lcd_controller_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/impl/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/impl/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/hardware.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
close_design
set_property top lcd_controller [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Jul  4 20:46:47 2024] Launched synth_1...
Run output will be captured here: /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/synth_1/runme.log
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-3
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc]
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:82]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports GCLK]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:82]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_E'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_RW'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_RS'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[1]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[3]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[5]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[7]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[0]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[2]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[4]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[6]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_*'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED*'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:208]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:208]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:210]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:210]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:211]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:211]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:212]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN*'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:245]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:245]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:246]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:246]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:247]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:247]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:248]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:248]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW*'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:250]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:250]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:383]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-source [get_ports GCLK]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:383]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9079.844 ; gain = 0.000 ; free physical = 23080 ; free virtual = 27860
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim/lcd_controller_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim/lcd_controller_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'lcd_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim'
xvhdl --incr --relax -prj lcd_controller_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim/lcd_controller_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-3107] analyzing entity 'lcd_controller'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim'
xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lcd_controller_tb_func_synth xil_defaultlib.lcd_controller_tb -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /nfs/tools/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lcd_controller_tb_func_synth xil_defaultlib.lcd_controller_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110000000001111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101001...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111010101110111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01011110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1',is_c_inverted='1'...]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011101110111011101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000101010000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111010111110101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000101000001011100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010011111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111110000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010111111")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110111001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101010001010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000011111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101110101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111111111111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111111011011010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000111000001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101010101010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000000010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111111011101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111101010101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101010001010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111111111111101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000010000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011111101110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001011")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.ram [ram_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001010111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100000101001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010101110101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01011111000011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100011001011110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001010101010100010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000011110000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.lcd_controller [lcd_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.lcd_controller_tb
Built simulation snapshot lcd_controller_tb_func_synth

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim/xsim.dir/lcd_controller_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jul  4 20:47:43 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lcd_controller_tb_func_synth -key {Post-Synthesis:sim_1:Functional:lcd_controller_tb} -tclbatch {lcd_controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source lcd_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lcd_controller_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 9101.527 ; gain = 21.684 ; free physical = 23204 ; free virtual = 27995
run 1 ms
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Jul  4 20:49:42 2024] Launched synth_1...
Run output will be captured here: /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jul  4 20:50:48 2024] Launched impl_1...
Run output will be captured here: /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-3
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc]
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:82]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports GCLK]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:82]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_E'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_RW'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_RS'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[1]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[3]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[5]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[7]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[0]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[2]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[4]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_DATA[6]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_*'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED*'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:208]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:208]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:210]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:210]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:211]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:211]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:212]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN*'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:245]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:245]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:246]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:246]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:247]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:247]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:248]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:248]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW*'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:250]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:250]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:383]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-source [get_ports GCLK]'. [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc:383]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/nas/ei/home/ge93zow/lab/skeleton/zedboard_master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9101.527 ; gain = 0.000 ; free physical = 22990 ; free virtual = 27771
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim/lcd_controller_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim/lcd_controller_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'lcd_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim'
xvhdl --incr --relax -prj lcd_controller_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim/lcd_controller_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-3107] analyzing entity 'lcd_controller'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim'
xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lcd_controller_tb_func_synth xil_defaultlib.lcd_controller_tb -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /nfs/tools/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lcd_controller_tb_func_synth xil_defaultlib.lcd_controller_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110000000001111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000111100001110...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111001100111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1',is_c_inverted='1'...]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011101110111011101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000101010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111010111110101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111110000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010101111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000011111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110111001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00110001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101110111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000001...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000111000001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101010101010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100010000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111101010101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001011000010110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111111011101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011101110001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000010000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011011111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001011")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.ram [ram_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001010111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100000101001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010101110101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01011111000011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010001000100011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001010101010100010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.lcd_controller [lcd_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.lcd_controller_tb
Built simulation snapshot lcd_controller_tb_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lcd_controller_tb_func_synth -key {Post-Synthesis:sim_1:Functional:lcd_controller_tb} -tclbatch {lcd_controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source lcd_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lcd_controller_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 9124.539 ; gain = 23.012 ; free physical = 22615 ; free virtual = 27397
run 1 ms
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul  4 20:51:41 2024] Launched impl_1...
Run output will be captured here: /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248571781
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
set_property top hardware [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Jul  4 20:53:31 2024] Launched synth_1...
Run output will be captured here: /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jul  4 20:54:07 2024] Launched impl_1...
Run output will be captured here: /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul  4 20:54:56 2024] Launched impl_1...
Run output will be captured here: /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9124.539 ; gain = 0.000 ; free physical = 23062 ; free virtual = 27863
Restored from archive | CPU: 0.040000 secs | Memory: 0.220345 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9124.539 ; gain = 0.000 ; free physical = 23062 ; free virtual = 27863
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9124.539 ; gain = 0.000 ; free physical = 23062 ; free virtual = 27864
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 7 (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 7 (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 7 (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 7 (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 7 (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 7 (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Common 17-39] 'open_run' failed due to earlier errors.
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /nas/ei/home/ge93zow/lab/skeleton/vivado_pid121706.debug)
INFO: [Common 17-14] Message 'Vivado 12-106' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248571781
set_property PROGRAM.FILE {/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/hardware.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/hardware.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248571781
