<<<<<<< HEAD
/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* ADC_0 */
#define ADC_0__0__DR CYREG_GPIO_PRT2_DR
#define ADC_0__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC_0__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC_0__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC_0__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ADC_0__0__HSIOM_MASK 0x0000000Fu
#define ADC_0__0__HSIOM_SHIFT 0u
#define ADC_0__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_0__0__INTR CYREG_GPIO_PRT2_INTR
#define ADC_0__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_0__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC_0__0__MASK 0x01u
#define ADC_0__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_0__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_0__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_0__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_0__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_0__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_0__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_0__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_0__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_0__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_0__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_0__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_0__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_0__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_0__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_0__0__PC CYREG_GPIO_PRT2_PC
#define ADC_0__0__PC2 CYREG_GPIO_PRT2_PC2
#define ADC_0__0__PORT 2u
#define ADC_0__0__PS CYREG_GPIO_PRT2_PS
#define ADC_0__0__SHIFT 0u
#define ADC_0__DR CYREG_GPIO_PRT2_DR
#define ADC_0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC_0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC_0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC_0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_0__INTR CYREG_GPIO_PRT2_INTR
#define ADC_0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_0__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC_0__MASK 0x01u
#define ADC_0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_0__PC CYREG_GPIO_PRT2_PC
#define ADC_0__PC2 CYREG_GPIO_PRT2_PC2
#define ADC_0__PORT 2u
#define ADC_0__PS CYREG_GPIO_PRT2_PS
#define ADC_0__SHIFT 0u

/* ADC_1M */
#define ADC_1M__0__DR CYREG_GPIO_PRT2_DR
#define ADC_1M__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC_1M__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC_1M__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC_1M__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ADC_1M__0__HSIOM_MASK 0xF0000000u
#define ADC_1M__0__HSIOM_SHIFT 28u
#define ADC_1M__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1M__0__INTR CYREG_GPIO_PRT2_INTR
#define ADC_1M__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1M__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC_1M__0__MASK 0x80u
#define ADC_1M__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_1M__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_1M__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_1M__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_1M__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_1M__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_1M__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_1M__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_1M__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_1M__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_1M__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_1M__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_1M__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_1M__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_1M__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_1M__0__PC CYREG_GPIO_PRT2_PC
#define ADC_1M__0__PC2 CYREG_GPIO_PRT2_PC2
#define ADC_1M__0__PORT 2u
#define ADC_1M__0__PS CYREG_GPIO_PRT2_PS
#define ADC_1M__0__SHIFT 7u
#define ADC_1M__DR CYREG_GPIO_PRT2_DR
#define ADC_1M__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC_1M__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC_1M__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC_1M__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1M__INTR CYREG_GPIO_PRT2_INTR
#define ADC_1M__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1M__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC_1M__MASK 0x80u
#define ADC_1M__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_1M__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_1M__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_1M__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_1M__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_1M__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_1M__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_1M__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_1M__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_1M__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_1M__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_1M__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_1M__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_1M__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_1M__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_1M__PC CYREG_GPIO_PRT2_PC
#define ADC_1M__PC2 CYREG_GPIO_PRT2_PC2
#define ADC_1M__PORT 2u
#define ADC_1M__PS CYREG_GPIO_PRT2_PS
#define ADC_1M__SHIFT 7u

/* ADC_1P */
#define ADC_1P__0__DR CYREG_GPIO_PRT2_DR
#define ADC_1P__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC_1P__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC_1P__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC_1P__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ADC_1P__0__HSIOM_MASK 0x0F000000u
#define ADC_1P__0__HSIOM_SHIFT 24u
#define ADC_1P__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1P__0__INTR CYREG_GPIO_PRT2_INTR
#define ADC_1P__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1P__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC_1P__0__MASK 0x40u
#define ADC_1P__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_1P__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_1P__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_1P__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_1P__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_1P__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_1P__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_1P__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_1P__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_1P__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_1P__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_1P__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_1P__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_1P__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_1P__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_1P__0__PC CYREG_GPIO_PRT2_PC
#define ADC_1P__0__PC2 CYREG_GPIO_PRT2_PC2
#define ADC_1P__0__PORT 2u
#define ADC_1P__0__PS CYREG_GPIO_PRT2_PS
#define ADC_1P__0__SHIFT 6u
#define ADC_1P__DR CYREG_GPIO_PRT2_DR
#define ADC_1P__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC_1P__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC_1P__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC_1P__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1P__INTR CYREG_GPIO_PRT2_INTR
#define ADC_1P__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1P__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC_1P__MASK 0x40u
#define ADC_1P__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_1P__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_1P__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_1P__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_1P__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_1P__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_1P__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_1P__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_1P__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_1P__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_1P__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_1P__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_1P__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_1P__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_1P__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_1P__PC CYREG_GPIO_PRT2_PC
#define ADC_1P__PC2 CYREG_GPIO_PRT2_PC2
#define ADC_1P__PORT 2u
#define ADC_1P__PS CYREG_GPIO_PRT2_PS
#define ADC_1P__SHIFT 6u

/* ADC_2 */
#define ADC_2__0__DR CYREG_GPIO_PRT1_DR
#define ADC_2__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define ADC_2__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define ADC_2__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define ADC_2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define ADC_2__0__HSIOM_MASK 0x00F00000u
#define ADC_2__0__HSIOM_SHIFT 20u
#define ADC_2__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_2__0__INTR CYREG_GPIO_PRT1_INTR
#define ADC_2__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_2__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define ADC_2__0__MASK 0x20u
#define ADC_2__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_2__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_2__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_2__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_2__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_2__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_2__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_2__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_2__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_2__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_2__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_2__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_2__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_2__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_2__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_2__0__PC CYREG_GPIO_PRT1_PC
#define ADC_2__0__PC2 CYREG_GPIO_PRT1_PC2
#define ADC_2__0__PORT 1u
#define ADC_2__0__PS CYREG_GPIO_PRT1_PS
#define ADC_2__0__SHIFT 5u
#define ADC_2__DR CYREG_GPIO_PRT1_DR
#define ADC_2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define ADC_2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define ADC_2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define ADC_2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_2__INTR CYREG_GPIO_PRT1_INTR
#define ADC_2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_2__INTSTAT CYREG_GPIO_PRT1_INTR
#define ADC_2__MASK 0x20u
#define ADC_2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_2__PC CYREG_GPIO_PRT1_PC
#define ADC_2__PC2 CYREG_GPIO_PRT1_PC2
#define ADC_2__PORT 1u
#define ADC_2__PS CYREG_GPIO_PRT1_PS
#define ADC_2__SHIFT 5u
#define ADC_2_Buffer_cy_psoc4_abuf__COMP_STAT CYREG_CTBM0_COMP_STAT
#define ADC_2_Buffer_cy_psoc4_abuf__COMP_STAT_SHIFT 16u
#define ADC_2_Buffer_cy_psoc4_abuf__CTBM_CTB_CTRL CYREG_CTBM0_CTB_CTRL
#define ADC_2_Buffer_cy_psoc4_abuf__INTR CYREG_CTBM0_INTR
#define ADC_2_Buffer_cy_psoc4_abuf__INTR_MASK CYREG_CTBM0_INTR_MASK
#define ADC_2_Buffer_cy_psoc4_abuf__INTR_MASK_SHIFT 1u
#define ADC_2_Buffer_cy_psoc4_abuf__INTR_MASKED CYREG_CTBM0_INTR_MASKED
#define ADC_2_Buffer_cy_psoc4_abuf__INTR_MASKED_SHIFT 1u
#define ADC_2_Buffer_cy_psoc4_abuf__INTR_SET CYREG_CTBM0_INTR_SET
#define ADC_2_Buffer_cy_psoc4_abuf__INTR_SET_SHIFT 1u
#define ADC_2_Buffer_cy_psoc4_abuf__INTR_SHIFT 1u
#define ADC_2_Buffer_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTBM0_OA1_COMP_TRIM
#define ADC_2_Buffer_cy_psoc4_abuf__OA_NUMBER 1u
#define ADC_2_Buffer_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTBM0_OA1_OFFSET_TRIM
#define ADC_2_Buffer_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTBM0_OA_RES1_CTRL
#define ADC_2_Buffer_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTBM0_OA1_SLOPE_OFFSET_TRIM
#define ADC_2_Buffer_cy_psoc4_abuf__OA_SW CYREG_CTBM0_OA1_SW
#define ADC_2_Buffer_cy_psoc4_abuf__OA_SW_CLEAR CYREG_CTBM0_OA1_SW_CLEAR

/* ADC_3 */
#define ADC_3__0__DR CYREG_GPIO_PRT1_DR
#define ADC_3__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define ADC_3__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define ADC_3__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define ADC_3__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define ADC_3__0__HSIOM_MASK 0x0000000Fu
#define ADC_3__0__HSIOM_SHIFT 0u
#define ADC_3__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_3__0__INTR CYREG_GPIO_PRT1_INTR
#define ADC_3__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_3__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define ADC_3__0__MASK 0x01u
#define ADC_3__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_3__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_3__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_3__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_3__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_3__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_3__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_3__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_3__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_3__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_3__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_3__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_3__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_3__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_3__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_3__0__PC CYREG_GPIO_PRT1_PC
#define ADC_3__0__PC2 CYREG_GPIO_PRT1_PC2
#define ADC_3__0__PORT 1u
#define ADC_3__0__PS CYREG_GPIO_PRT1_PS
#define ADC_3__0__SHIFT 0u
#define ADC_3__DR CYREG_GPIO_PRT1_DR
#define ADC_3__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define ADC_3__DR_INV CYREG_GPIO_PRT1_DR_INV
#define ADC_3__DR_SET CYREG_GPIO_PRT1_DR_SET
#define ADC_3__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_3__INTR CYREG_GPIO_PRT1_INTR
#define ADC_3__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_3__INTSTAT CYREG_GPIO_PRT1_INTR
#define ADC_3__MASK 0x01u
#define ADC_3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_3__PC CYREG_GPIO_PRT1_PC
#define ADC_3__PC2 CYREG_GPIO_PRT1_PC2
#define ADC_3__PORT 1u
#define ADC_3__PS CYREG_GPIO_PRT1_PS
#define ADC_3__SHIFT 0u
#define ADC_3_Buffer_cy_psoc4_abuf__COMP_STAT CYREG_CTBM0_COMP_STAT
#define ADC_3_Buffer_cy_psoc4_abuf__COMP_STAT_SHIFT 0u
#define ADC_3_Buffer_cy_psoc4_abuf__CTBM_CTB_CTRL CYREG_CTBM0_CTB_CTRL
#define ADC_3_Buffer_cy_psoc4_abuf__INTR CYREG_CTBM0_INTR
#define ADC_3_Buffer_cy_psoc4_abuf__INTR_MASK CYREG_CTBM0_INTR_MASK
#define ADC_3_Buffer_cy_psoc4_abuf__INTR_MASK_SHIFT 0u
#define ADC_3_Buffer_cy_psoc4_abuf__INTR_MASKED CYREG_CTBM0_INTR_MASKED
#define ADC_3_Buffer_cy_psoc4_abuf__INTR_MASKED_SHIFT 0u
#define ADC_3_Buffer_cy_psoc4_abuf__INTR_SET CYREG_CTBM0_INTR_SET
#define ADC_3_Buffer_cy_psoc4_abuf__INTR_SET_SHIFT 0u
#define ADC_3_Buffer_cy_psoc4_abuf__INTR_SHIFT 0u
#define ADC_3_Buffer_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTBM0_OA0_COMP_TRIM
#define ADC_3_Buffer_cy_psoc4_abuf__OA_NUMBER 0u
#define ADC_3_Buffer_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTBM0_OA0_OFFSET_TRIM
#define ADC_3_Buffer_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTBM0_OA_RES0_CTRL
#define ADC_3_Buffer_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM
#define ADC_3_Buffer_cy_psoc4_abuf__OA_SW CYREG_CTBM0_OA0_SW
#define ADC_3_Buffer_cy_psoc4_abuf__OA_SW_CLEAR CYREG_CTBM0_OA0_SW_CLEAR

/* ADC_cy_psoc4_sar */
#define ADC_cy_psoc4_sar__CLOCK_DIV_ID 0x00000045u
#define ADC_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING
#define ADC_cy_psoc4_sarmux_8__CH_0_PIN 0
#define ADC_cy_psoc4_sarmux_8__CH_0_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_1_PIN 6
#define ADC_cy_psoc4_sarmux_8__CH_1_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_2_PIN 3
#define ADC_cy_psoc4_sarmux_8__CH_2_PORT 1
#define ADC_cy_psoc4_sarmux_8__CH_3_PIN 2
#define ADC_cy_psoc4_sarmux_8__CH_3_PORT 1
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_cy_psoc4_sarmux_8__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_cy_psoc4_sarmux_8__VNEG0 0

/* Miscellaneous */
#define ADC_EOC_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_EOC_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_EOC_Int__INTC_MASK 0x01u
#define ADC_EOC_Int__INTC_NUMBER 0u
#define ADC_EOC_Int__INTC_PRIOR_MASK 0xC0u
#define ADC_EOC_Int__INTC_PRIOR_NUM 3u
#define ADC_EOC_Int__INTC_PRIOR_REG CYREG_CM0_IPR0
#define ADC_EOC_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_EOC_Int__INTC_SET_PD_REG CYREG_CM0_ISPR
#define ADC_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL10
#define ADC_intClock__DIV_ID 0x00000045u
#define ADC_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL5
#define ADC_intClock__PA_DIV_ID 0x000000FFu
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_IRQ__INTC_MASK 0x10000u
#define ADC_IRQ__INTC_NUMBER 16u
#define ADC_IRQ__INTC_PRIOR_MASK 0xC0u
#define ADC_IRQ__INTC_PRIOR_NUM 3u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR4
#define ADC_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR
#define CapSense_Cmod__0__DR CYREG_GPIO_PRT4_DR
#define CapSense_Cmod__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Cmod__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Cmod__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Cmod__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_Cmod__0__HSIOM_MASK 0x00000F00u
#define CapSense_Cmod__0__HSIOM_SHIFT 8u
#define CapSense_Cmod__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__0__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__0__MASK 0x04u
#define CapSense_Cmod__0__PC CYREG_GPIO_PRT4_PC
#define CapSense_Cmod__0__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Cmod__0__PORT 4u
#define CapSense_Cmod__0__PS CYREG_GPIO_PRT4_PS
#define CapSense_Cmod__0__SHIFT 2u
#define CapSense_Cmod__Cmod__DR CYREG_GPIO_PRT4_DR
#define CapSense_Cmod__Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Cmod__Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Cmod__Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Cmod__Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__Cmod__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__Cmod__MASK 0x04u
#define CapSense_Cmod__Cmod__PC CYREG_GPIO_PRT4_PC
#define CapSense_Cmod__Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Cmod__Cmod__PORT 4u
#define CapSense_Cmod__Cmod__PS CYREG_GPIO_PRT4_PS
#define CapSense_Cmod__Cmod__SHIFT 2u
#define CapSense_Cmod__DR CYREG_GPIO_PRT4_DR
#define CapSense_Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__MASK 0x04u
#define CapSense_Cmod__PC CYREG_GPIO_PRT4_PC
#define CapSense_Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Cmod__PORT 4u
#define CapSense_Cmod__PS CYREG_GPIO_PRT4_PS
#define CapSense_Cmod__SHIFT 2u
#define CapSense_CSD_FFB__CSD_CONFIG CYREG_CSD0_CONFIG
#define CapSense_CSD_FFB__CSD_COUNTER CYREG_CSD0_COUNTER
#define CapSense_CSD_FFB__CSD_ID CYREG_CSD0_ID
#define CapSense_CSD_FFB__CSD_INTR CYREG_CSD0_INTR
#define CapSense_CSD_FFB__CSD_INTR_SET CYREG_CSD0_INTR_SET
#define CapSense_CSD_FFB__CSD_NUMBER 0u
#define CapSense_CSD_FFB__CSD_PWM CYREG_CSD0_PWM
#define CapSense_CSD_FFB__CSD_STATUS CYREG_CSD0_STATUS
#define CapSense_IDAC1_cy_psoc4_idac__CONTROL CYREG_CSD0_CONFIG
#define CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC CYREG_CSD0_IDAC
#define CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT 0u
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD0_TRIM1
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT 0u
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD0_TRIM2
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT 0u
#define CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER 1u
#define CapSense_IDAC1_cy_psoc4_idac__POLARITY CYREG_CSD0_CONFIG
#define CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT 16u
#define CapSense_IDAC2_cy_psoc4_idac__CONTROL CYREG_CSD0_CONFIG
#define CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC CYREG_CSD0_IDAC
#define CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT 16u
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD0_TRIM1
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT 4u
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD0_TRIM2
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT 4u
#define CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER 2u
#define CapSense_IDAC2_cy_psoc4_idac__POLARITY CYREG_CSD0_CONFIG
#define CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT 17u
#define CapSense_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define CapSense_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define CapSense_ISR__INTC_MASK 0x20000u
#define CapSense_ISR__INTC_NUMBER 17u
#define CapSense_ISR__INTC_PRIOR_MASK 0xC000u
#define CapSense_ISR__INTC_PRIOR_NUM 3u
#define CapSense_ISR__INTC_PRIOR_REG CYREG_CM0_IPR4
#define CapSense_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define CapSense_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR
#define CapSense_SampleClk__CTRL_REGISTER CYREG_PERI_PCLK_CTL7
#define CapSense_SampleClk__DIV_ID 0x00000040u
#define CapSense_SampleClk__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define CapSense_SampleClk__PA_DIV_ID 0x000000FFu
#define CapSense_SenseClk__CTRL_REGISTER CYREG_PERI_PCLK_CTL6
#define CapSense_SenseClk__DIV_ID 0x00000041u
#define CapSense_SenseClk__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define CapSense_SenseClk__PA_DIV_ID 0x000000FFu
#define CapSense_Sns__0__DR CYREG_GPIO_PRT6_DR
#define CapSense_Sns__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define CapSense_Sns__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define CapSense_Sns__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define CapSense_Sns__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define CapSense_Sns__0__HSIOM_MASK 0x0000000Fu
#define CapSense_Sns__0__HSIOM_SHIFT 0u
#define CapSense_Sns__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__0__INTR CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__0__MASK 0x01u
#define CapSense_Sns__0__PC CYREG_GPIO_PRT6_PC
#define CapSense_Sns__0__PC2 CYREG_GPIO_PRT6_PC2
#define CapSense_Sns__0__PORT 6u
#define CapSense_Sns__0__PS CYREG_GPIO_PRT6_PS
#define CapSense_Sns__0__SHIFT 0u
#define CapSense_Sns__1__DR CYREG_GPIO_PRT4_DR
#define CapSense_Sns__1__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Sns__1__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Sns__1__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Sns__1__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_Sns__1__HSIOM_MASK 0x0F000000u
#define CapSense_Sns__1__HSIOM_SHIFT 24u
#define CapSense_Sns__1__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__1__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__1__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__1__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__1__MASK 0x40u
#define CapSense_Sns__1__PC CYREG_GPIO_PRT4_PC
#define CapSense_Sns__1__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Sns__1__PORT 4u
#define CapSense_Sns__1__PS CYREG_GPIO_PRT4_PS
#define CapSense_Sns__1__SHIFT 6u
#define CapSense_Sns__Button0__BTN__DR CYREG_GPIO_PRT6_DR
#define CapSense_Sns__Button0__BTN__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define CapSense_Sns__Button0__BTN__DR_INV CYREG_GPIO_PRT6_DR_INV
#define CapSense_Sns__Button0__BTN__DR_SET CYREG_GPIO_PRT6_DR_SET
#define CapSense_Sns__Button0__BTN__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__Button0__BTN__INTR CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__Button0__BTN__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__Button0__BTN__INTSTAT CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__Button0__BTN__MASK 0x01u
#define CapSense_Sns__Button0__BTN__PC CYREG_GPIO_PRT6_PC
#define CapSense_Sns__Button0__BTN__PC2 CYREG_GPIO_PRT6_PC2
#define CapSense_Sns__Button0__BTN__PORT 6u
#define CapSense_Sns__Button0__BTN__PS CYREG_GPIO_PRT6_PS
#define CapSense_Sns__Button0__BTN__SHIFT 0u
#define CapSense_Sns__Button1__BTN__DR CYREG_GPIO_PRT4_DR
#define CapSense_Sns__Button1__BTN__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Sns__Button1__BTN__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Sns__Button1__BTN__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Sns__Button1__BTN__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__Button1__BTN__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__Button1__BTN__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__Button1__BTN__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__Button1__BTN__MASK 0x40u
#define CapSense_Sns__Button1__BTN__PC CYREG_GPIO_PRT4_PC
#define CapSense_Sns__Button1__BTN__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Sns__Button1__BTN__PORT 4u
#define CapSense_Sns__Button1__BTN__PS CYREG_GPIO_PRT4_PS
#define CapSense_Sns__Button1__BTN__SHIFT 6u
#define Clock_1MHz__CTRL_REGISTER CYREG_PERI_PCLK_CTL18
#define Clock_1MHz__DIV_ID 0x00000044u
#define Clock_1MHz__DIV_REGISTER CYREG_PERI_DIV_16_CTL4
#define Clock_1MHz__PA_DIV_ID 0x000000FFu
#define CompM_0__0__DR CYREG_GPIO_PRT0_DR
#define CompM_0__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CompM_0__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CompM_0__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CompM_0__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define CompM_0__0__HSIOM_MASK 0x000000F0u
#define CompM_0__0__HSIOM_SHIFT 4u
#define CompM_0__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CompM_0__0__INTR CYREG_GPIO_PRT0_INTR
#define CompM_0__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CompM_0__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CompM_0__0__MASK 0x02u
#define CompM_0__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CompM_0__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CompM_0__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CompM_0__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CompM_0__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CompM_0__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CompM_0__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CompM_0__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CompM_0__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CompM_0__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CompM_0__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CompM_0__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CompM_0__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CompM_0__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CompM_0__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CompM_0__0__PC CYREG_GPIO_PRT0_PC
#define CompM_0__0__PC2 CYREG_GPIO_PRT0_PC2
#define CompM_0__0__PORT 0u
#define CompM_0__0__PS CYREG_GPIO_PRT0_PS
#define CompM_0__0__SHIFT 1u
#define CompM_0__DR CYREG_GPIO_PRT0_DR
#define CompM_0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CompM_0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CompM_0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CompM_0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CompM_0__INTR CYREG_GPIO_PRT0_INTR
#define CompM_0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CompM_0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CompM_0__MASK 0x02u
#define CompM_0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CompM_0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CompM_0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CompM_0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CompM_0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CompM_0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CompM_0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CompM_0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CompM_0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CompM_0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CompM_0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CompM_0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CompM_0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CompM_0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CompM_0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CompM_0__PC CYREG_GPIO_PRT0_PC
#define CompM_0__PC2 CYREG_GPIO_PRT0_PC2
#define CompM_0__PORT 0u
#define CompM_0__PS CYREG_GPIO_PRT0_PS
#define CompM_0__SHIFT 1u
#define CompM_1__0__DR CYREG_GPIO_PRT0_DR
#define CompM_1__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CompM_1__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CompM_1__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CompM_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define CompM_1__0__HSIOM_MASK 0x0000F000u
#define CompM_1__0__HSIOM_SHIFT 12u
#define CompM_1__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CompM_1__0__INTR CYREG_GPIO_PRT0_INTR
#define CompM_1__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CompM_1__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CompM_1__0__MASK 0x08u
#define CompM_1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CompM_1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CompM_1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CompM_1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CompM_1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CompM_1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CompM_1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CompM_1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CompM_1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CompM_1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CompM_1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CompM_1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CompM_1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CompM_1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CompM_1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CompM_1__0__PC CYREG_GPIO_PRT0_PC
#define CompM_1__0__PC2 CYREG_GPIO_PRT0_PC2
#define CompM_1__0__PORT 0u
#define CompM_1__0__PS CYREG_GPIO_PRT0_PS
#define CompM_1__0__SHIFT 3u
#define CompM_1__DR CYREG_GPIO_PRT0_DR
#define CompM_1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CompM_1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CompM_1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CompM_1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CompM_1__INTR CYREG_GPIO_PRT0_INTR
#define CompM_1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CompM_1__INTSTAT CYREG_GPIO_PRT0_INTR
#define CompM_1__MASK 0x08u
#define CompM_1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CompM_1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CompM_1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CompM_1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CompM_1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CompM_1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CompM_1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CompM_1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CompM_1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CompM_1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CompM_1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CompM_1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CompM_1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CompM_1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CompM_1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CompM_1__PC CYREG_GPIO_PRT0_PC
#define CompM_1__PC2 CYREG_GPIO_PRT0_PC2
#define CompM_1__PORT 0u
#define CompM_1__PS CYREG_GPIO_PRT0_PS
#define CompM_1__SHIFT 3u
#define CompP_0__0__DR CYREG_GPIO_PRT0_DR
#define CompP_0__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CompP_0__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CompP_0__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CompP_0__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define CompP_0__0__HSIOM_MASK 0x0000000Fu
#define CompP_0__0__HSIOM_SHIFT 0u
#define CompP_0__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CompP_0__0__INTR CYREG_GPIO_PRT0_INTR
#define CompP_0__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CompP_0__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CompP_0__0__MASK 0x01u
#define CompP_0__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CompP_0__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CompP_0__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CompP_0__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CompP_0__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CompP_0__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CompP_0__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CompP_0__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CompP_0__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CompP_0__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CompP_0__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CompP_0__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CompP_0__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CompP_0__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CompP_0__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CompP_0__0__PC CYREG_GPIO_PRT0_PC
#define CompP_0__0__PC2 CYREG_GPIO_PRT0_PC2
#define CompP_0__0__PORT 0u
#define CompP_0__0__PS CYREG_GPIO_PRT0_PS
#define CompP_0__0__SHIFT 0u
#define CompP_0__DR CYREG_GPIO_PRT0_DR
#define CompP_0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CompP_0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CompP_0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CompP_0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CompP_0__INTR CYREG_GPIO_PRT0_INTR
#define CompP_0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CompP_0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CompP_0__MASK 0x01u
#define CompP_0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CompP_0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CompP_0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CompP_0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CompP_0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CompP_0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CompP_0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CompP_0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CompP_0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CompP_0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CompP_0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CompP_0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CompP_0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CompP_0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CompP_0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CompP_0__PC CYREG_GPIO_PRT0_PC
#define CompP_0__PC2 CYREG_GPIO_PRT0_PC2
#define CompP_0__PORT 0u
#define CompP_0__PS CYREG_GPIO_PRT0_PS
#define CompP_0__SHIFT 0u
#define CompP_1__0__DR CYREG_GPIO_PRT0_DR
#define CompP_1__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CompP_1__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CompP_1__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CompP_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define CompP_1__0__HSIOM_MASK 0x00000F00u
#define CompP_1__0__HSIOM_SHIFT 8u
#define CompP_1__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CompP_1__0__INTR CYREG_GPIO_PRT0_INTR
#define CompP_1__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CompP_1__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CompP_1__0__MASK 0x04u
#define CompP_1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CompP_1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CompP_1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CompP_1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CompP_1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CompP_1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CompP_1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CompP_1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CompP_1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CompP_1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CompP_1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CompP_1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CompP_1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CompP_1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CompP_1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CompP_1__0__PC CYREG_GPIO_PRT0_PC
#define CompP_1__0__PC2 CYREG_GPIO_PRT0_PC2
#define CompP_1__0__PORT 0u
#define CompP_1__0__PS CYREG_GPIO_PRT0_PS
#define CompP_1__0__SHIFT 2u
#define CompP_1__DR CYREG_GPIO_PRT0_DR
#define CompP_1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CompP_1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CompP_1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CompP_1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CompP_1__INTR CYREG_GPIO_PRT0_INTR
#define CompP_1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CompP_1__INTSTAT CYREG_GPIO_PRT0_INTR
#define CompP_1__MASK 0x04u
#define CompP_1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CompP_1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CompP_1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CompP_1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CompP_1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CompP_1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CompP_1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CompP_1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CompP_1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CompP_1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CompP_1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CompP_1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CompP_1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CompP_1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CompP_1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CompP_1__PC CYREG_GPIO_PRT0_PC
#define CompP_1__PC2 CYREG_GPIO_PRT0_PC2
#define CompP_1__PORT 0u
#define CompP_1__PS CYREG_GPIO_PRT0_PS
#define CompP_1__SHIFT 2u
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_CONFIG CYREG_LPCOMP_CONFIG
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_CONFIG_SHIFT 0u
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_ID CYREG_LPCOMP_ID
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR CYREG_LPCOMP_INTR
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR_MASK CYREG_LPCOMP_INTR_MASK
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR_MASK_SHIFT 0u
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR_MASKED CYREG_LPCOMP_INTR_MASKED
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR_MASKED_SHIFT 0u
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET CYREG_LPCOMP_INTR_SET
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET_SHIFT 0u
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR_SHIFT 0u
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_NUMBER 1u
#define Comp_0_cy_psoc4_lpcomp_1__TRIM_A CYREG_LPCOMP_TRIM1
#define Comp_0_cy_psoc4_lpcomp_1__TRIM_B CYREG_LPCOMP_TRIM2
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_CONFIG CYREG_LPCOMP_CONFIG
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_CONFIG_SHIFT 8u
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_ID CYREG_LPCOMP_ID
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR CYREG_LPCOMP_INTR
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR_MASK CYREG_LPCOMP_INTR_MASK
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR_MASK_SHIFT 1u
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR_MASKED CYREG_LPCOMP_INTR_MASKED
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR_MASKED_SHIFT 1u
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET CYREG_LPCOMP_INTR_SET
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET_SHIFT 1u
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR_SHIFT 1u
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_NUMBER 2u
#define Comp_1_cy_psoc4_lpcomp_1__TRIM_A CYREG_LPCOMP_TRIM3
#define Comp_1_cy_psoc4_lpcomp_1__TRIM_B CYREG_LPCOMP_TRIM4
#define I2C_SCB__CTRL CYREG_SCB0_CTRL
#define I2C_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define I2C_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define I2C_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define I2C_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define I2C_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define I2C_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define I2C_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define I2C_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define I2C_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define I2C_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define I2C_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define I2C_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define I2C_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define I2C_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define I2C_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define I2C_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define I2C_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define I2C_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define I2C_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define I2C_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define I2C_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define I2C_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define I2C_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define I2C_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define I2C_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define I2C_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define I2C_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define I2C_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define I2C_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define I2C_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define I2C_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define I2C_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define I2C_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define I2C_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define I2C_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define I2C_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define I2C_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define I2C_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define I2C_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define I2C_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define I2C_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define I2C_SCB__INTR_M CYREG_SCB0_INTR_M
#define I2C_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define I2C_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define I2C_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define I2C_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define I2C_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define I2C_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define I2C_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define I2C_SCB__INTR_S CYREG_SCB0_INTR_S
#define I2C_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define I2C_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define I2C_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define I2C_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define I2C_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define I2C_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define I2C_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define I2C_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define I2C_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define I2C_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define I2C_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define I2C_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define I2C_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define I2C_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define I2C_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define I2C_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define I2C_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define I2C_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define I2C_SCB__SS0_POSISTION 0u
#define I2C_SCB__SS1_POSISTION 1u
#define I2C_SCB__SS2_POSISTION 2u
#define I2C_SCB__SS3_POSISTION 3u
#define I2C_SCB__STATUS CYREG_SCB0_STATUS
#define I2C_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define I2C_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define I2C_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define I2C_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define I2C_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define I2C_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define I2C_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define I2C_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define I2C_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL
#define I2C_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define I2C_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define I2C_SCB_IRQ__INTC_MASK 0x100u
#define I2C_SCB_IRQ__INTC_NUMBER 8u
#define I2C_SCB_IRQ__INTC_PRIOR_MASK 0xC0u
#define I2C_SCB_IRQ__INTC_PRIOR_NUM 3u
#define I2C_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define I2C_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define I2C_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR
#define I2C_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define I2C_SCBCLK__DIV_ID 0x00000043u
#define I2C_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define I2C_SCBCLK__PA_DIV_ID 0x000000FFu
#define I2C_scl__0__DR CYREG_GPIO_PRT4_DR
#define I2C_scl__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define I2C_scl__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define I2C_scl__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define I2C_scl__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2C_scl__0__HSIOM_GPIO 0u
#define I2C_scl__0__HSIOM_I2C 14u
#define I2C_scl__0__HSIOM_I2C_SCL 14u
#define I2C_scl__0__HSIOM_MASK 0x0000000Fu
#define I2C_scl__0__HSIOM_SHIFT 0u
#define I2C_scl__0__HSIOM_SPI 15u
#define I2C_scl__0__HSIOM_SPI_MOSI 15u
#define I2C_scl__0__HSIOM_UART 9u
#define I2C_scl__0__HSIOM_UART_RX 9u
#define I2C_scl__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_scl__0__INTR CYREG_GPIO_PRT4_INTR
#define I2C_scl__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_scl__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define I2C_scl__0__MASK 0x01u
#define I2C_scl__0__PC CYREG_GPIO_PRT4_PC
#define I2C_scl__0__PC2 CYREG_GPIO_PRT4_PC2
#define I2C_scl__0__PORT 4u
#define I2C_scl__0__PS CYREG_GPIO_PRT4_PS
#define I2C_scl__0__SHIFT 0u
#define I2C_scl__DR CYREG_GPIO_PRT4_DR
#define I2C_scl__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define I2C_scl__DR_INV CYREG_GPIO_PRT4_DR_INV
#define I2C_scl__DR_SET CYREG_GPIO_PRT4_DR_SET
#define I2C_scl__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_scl__INTR CYREG_GPIO_PRT4_INTR
#define I2C_scl__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_scl__INTSTAT CYREG_GPIO_PRT4_INTR
#define I2C_scl__MASK 0x01u
#define I2C_scl__PC CYREG_GPIO_PRT4_PC
#define I2C_scl__PC2 CYREG_GPIO_PRT4_PC2
#define I2C_scl__PORT 4u
#define I2C_scl__PS CYREG_GPIO_PRT4_PS
#define I2C_scl__SHIFT 0u
#define I2C_sda__0__DR CYREG_GPIO_PRT1_DR
#define I2C_sda__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define I2C_sda__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define I2C_sda__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define I2C_sda__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define I2C_sda__0__HSIOM_GPIO 0u
#define I2C_sda__0__HSIOM_I2C 14u
#define I2C_sda__0__HSIOM_I2C_SDA 14u
#define I2C_sda__0__HSIOM_MASK 0x000000F0u
#define I2C_sda__0__HSIOM_SHIFT 4u
#define I2C_sda__0__HSIOM_SPI 15u
#define I2C_sda__0__HSIOM_SPI_MISO 15u
#define I2C_sda__0__HSIOM_UART 9u
#define I2C_sda__0__HSIOM_UART_TX 9u
#define I2C_sda__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define I2C_sda__0__INTR CYREG_GPIO_PRT1_INTR
#define I2C_sda__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define I2C_sda__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define I2C_sda__0__MASK 0x02u
#define I2C_sda__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define I2C_sda__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define I2C_sda__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define I2C_sda__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define I2C_sda__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define I2C_sda__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define I2C_sda__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define I2C_sda__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define I2C_sda__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define I2C_sda__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define I2C_sda__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define I2C_sda__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define I2C_sda__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define I2C_sda__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define I2C_sda__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define I2C_sda__0__PC CYREG_GPIO_PRT1_PC
#define I2C_sda__0__PC2 CYREG_GPIO_PRT1_PC2
#define I2C_sda__0__PORT 1u
#define I2C_sda__0__PS CYREG_GPIO_PRT1_PS
#define I2C_sda__0__SHIFT 1u
#define I2C_sda__DR CYREG_GPIO_PRT1_DR
#define I2C_sda__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define I2C_sda__DR_INV CYREG_GPIO_PRT1_DR_INV
#define I2C_sda__DR_SET CYREG_GPIO_PRT1_DR_SET
#define I2C_sda__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define I2C_sda__INTR CYREG_GPIO_PRT1_INTR
#define I2C_sda__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define I2C_sda__INTSTAT CYREG_GPIO_PRT1_INTR
#define I2C_sda__MASK 0x02u
#define I2C_sda__PA__CFG0 CYREG_UDB_PA1_CFG0
#define I2C_sda__PA__CFG1 CYREG_UDB_PA1_CFG1
#define I2C_sda__PA__CFG10 CYREG_UDB_PA1_CFG10
#define I2C_sda__PA__CFG11 CYREG_UDB_PA1_CFG11
#define I2C_sda__PA__CFG12 CYREG_UDB_PA1_CFG12
#define I2C_sda__PA__CFG13 CYREG_UDB_PA1_CFG13
#define I2C_sda__PA__CFG14 CYREG_UDB_PA1_CFG14
#define I2C_sda__PA__CFG2 CYREG_UDB_PA1_CFG2
#define I2C_sda__PA__CFG3 CYREG_UDB_PA1_CFG3
#define I2C_sda__PA__CFG4 CYREG_UDB_PA1_CFG4
#define I2C_sda__PA__CFG5 CYREG_UDB_PA1_CFG5
#define I2C_sda__PA__CFG6 CYREG_UDB_PA1_CFG6
#define I2C_sda__PA__CFG7 CYREG_UDB_PA1_CFG7
#define I2C_sda__PA__CFG8 CYREG_UDB_PA1_CFG8
#define I2C_sda__PA__CFG9 CYREG_UDB_PA1_CFG9
#define I2C_sda__PC CYREG_GPIO_PRT1_PC
#define I2C_sda__PC2 CYREG_GPIO_PRT1_PC2
#define I2C_sda__PORT 1u
#define I2C_sda__PS CYREG_GPIO_PRT1_PS
#define I2C_sda__SHIFT 1u
#define Input_0_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Input_0_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Input_0_Int__INTC_MASK 0x04u
#define Input_0_Int__INTC_NUMBER 2u
#define Input_0_Int__INTC_PRIOR_MASK 0xC00000u
#define Input_0_Int__INTC_PRIOR_NUM 3u
#define Input_0_Int__INTC_PRIOR_REG CYREG_CM0_IPR0
#define Input_0_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define Input_0_Int__INTC_SET_PD_REG CYREG_CM0_ISPR
#define Input_1_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Input_1_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Input_1_Int__INTC_MASK 0x02u
#define Input_1_Int__INTC_NUMBER 1u
#define Input_1_Int__INTC_PRIOR_MASK 0xC000u
#define Input_1_Int__INTC_PRIOR_NUM 3u
#define Input_1_Int__INTC_PRIOR_REG CYREG_CM0_IPR0
#define Input_1_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define Input_1_Int__INTC_SET_PD_REG CYREG_CM0_ISPR
#define Input_Pin_0__0__DR CYREG_GPIO_PRT2_DR
#define Input_Pin_0__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Input_Pin_0__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Input_Pin_0__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Input_Pin_0__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Input_Pin_0__0__HSIOM_MASK 0x000000F0u
#define Input_Pin_0__0__HSIOM_SHIFT 4u
#define Input_Pin_0__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Pin_0__0__INTR CYREG_GPIO_PRT2_INTR
#define Input_Pin_0__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Pin_0__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Input_Pin_0__0__MASK 0x02u
#define Input_Pin_0__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Input_Pin_0__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Input_Pin_0__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Input_Pin_0__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Input_Pin_0__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Input_Pin_0__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Input_Pin_0__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Input_Pin_0__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Input_Pin_0__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Input_Pin_0__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Input_Pin_0__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Input_Pin_0__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Input_Pin_0__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Input_Pin_0__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Input_Pin_0__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Input_Pin_0__0__PC CYREG_GPIO_PRT2_PC
#define Input_Pin_0__0__PC2 CYREG_GPIO_PRT2_PC2
#define Input_Pin_0__0__PORT 2u
#define Input_Pin_0__0__PS CYREG_GPIO_PRT2_PS
#define Input_Pin_0__0__SHIFT 1u
#define Input_Pin_0__DR CYREG_GPIO_PRT2_DR
#define Input_Pin_0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Input_Pin_0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Input_Pin_0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Input_Pin_0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Pin_0__INTR CYREG_GPIO_PRT2_INTR
#define Input_Pin_0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Pin_0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Input_Pin_0__MASK 0x02u
#define Input_Pin_0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Input_Pin_0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Input_Pin_0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Input_Pin_0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Input_Pin_0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Input_Pin_0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Input_Pin_0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Input_Pin_0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Input_Pin_0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Input_Pin_0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Input_Pin_0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Input_Pin_0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Input_Pin_0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Input_Pin_0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Input_Pin_0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Input_Pin_0__PC CYREG_GPIO_PRT2_PC
#define Input_Pin_0__PC2 CYREG_GPIO_PRT2_PC2
#define Input_Pin_0__PORT 2u
#define Input_Pin_0__PS CYREG_GPIO_PRT2_PS
#define Input_Pin_0__SHIFT 1u
#define Input_Pin_0__SNAP CYREG_GPIO_PRT2_INTR
#define Input_Pin_1__0__DR CYREG_GPIO_PRT1_DR
#define Input_Pin_1__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Input_Pin_1__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Input_Pin_1__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Input_Pin_1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Input_Pin_1__0__HSIOM_MASK 0x00000F00u
#define Input_Pin_1__0__HSIOM_SHIFT 8u
#define Input_Pin_1__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Input_Pin_1__0__INTR CYREG_GPIO_PRT1_INTR
#define Input_Pin_1__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Input_Pin_1__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Input_Pin_1__0__MASK 0x04u
#define Input_Pin_1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Input_Pin_1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Input_Pin_1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Input_Pin_1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Input_Pin_1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Input_Pin_1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Input_Pin_1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Input_Pin_1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Input_Pin_1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Input_Pin_1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Input_Pin_1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Input_Pin_1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Input_Pin_1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Input_Pin_1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Input_Pin_1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Input_Pin_1__0__PC CYREG_GPIO_PRT1_PC
#define Input_Pin_1__0__PC2 CYREG_GPIO_PRT1_PC2
#define Input_Pin_1__0__PORT 1u
#define Input_Pin_1__0__PS CYREG_GPIO_PRT1_PS
#define Input_Pin_1__0__SHIFT 2u
#define Input_Pin_1__DR CYREG_GPIO_PRT1_DR
#define Input_Pin_1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Input_Pin_1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Input_Pin_1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Input_Pin_1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Input_Pin_1__INTR CYREG_GPIO_PRT1_INTR
#define Input_Pin_1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Input_Pin_1__INTSTAT CYREG_GPIO_PRT1_INTR
#define Input_Pin_1__MASK 0x04u
#define Input_Pin_1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Input_Pin_1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Input_Pin_1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Input_Pin_1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Input_Pin_1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Input_Pin_1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Input_Pin_1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Input_Pin_1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Input_Pin_1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Input_Pin_1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Input_Pin_1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Input_Pin_1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Input_Pin_1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Input_Pin_1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Input_Pin_1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Input_Pin_1__PC CYREG_GPIO_PRT1_PC
#define Input_Pin_1__PC2 CYREG_GPIO_PRT1_PC2
#define Input_Pin_1__PORT 1u
#define Input_Pin_1__PS CYREG_GPIO_PRT1_PS
#define Input_Pin_1__SHIFT 2u
#define Input_Pin_1__SNAP CYREG_GPIO_PRT1_INTR
#define LPComp_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define LPComp_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define LPComp_Int__INTC_MASK 0x40u
#define LPComp_Int__INTC_NUMBER 6u
#define LPComp_Int__INTC_PRIOR_MASK 0xC00000u
#define LPComp_Int__INTC_PRIOR_NUM 3u
#define LPComp_Int__INTC_PRIOR_REG CYREG_CM0_IPR1
#define LPComp_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define LPComp_Int__INTC_SET_PD_REG CYREG_CM0_ISPR
#define Output_Pin_0__0__DR CYREG_GPIO_PRT1_DR
#define Output_Pin_0__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Output_Pin_0__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Output_Pin_0__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Output_Pin_0__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Output_Pin_0__0__HSIOM_MASK 0x0000F000u
#define Output_Pin_0__0__HSIOM_SHIFT 12u
#define Output_Pin_0__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Output_Pin_0__0__INTR CYREG_GPIO_PRT1_INTR
#define Output_Pin_0__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Output_Pin_0__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Output_Pin_0__0__MASK 0x08u
#define Output_Pin_0__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Output_Pin_0__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Output_Pin_0__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Output_Pin_0__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Output_Pin_0__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Output_Pin_0__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Output_Pin_0__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Output_Pin_0__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Output_Pin_0__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Output_Pin_0__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Output_Pin_0__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Output_Pin_0__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Output_Pin_0__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Output_Pin_0__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Output_Pin_0__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Output_Pin_0__0__PC CYREG_GPIO_PRT1_PC
#define Output_Pin_0__0__PC2 CYREG_GPIO_PRT1_PC2
#define Output_Pin_0__0__PORT 1u
#define Output_Pin_0__0__PS CYREG_GPIO_PRT1_PS
#define Output_Pin_0__0__SHIFT 3u
#define Output_Pin_0__DR CYREG_GPIO_PRT1_DR
#define Output_Pin_0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Output_Pin_0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Output_Pin_0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Output_Pin_0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Output_Pin_0__INTR CYREG_GPIO_PRT1_INTR
#define Output_Pin_0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Output_Pin_0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Output_Pin_0__MASK 0x08u
#define Output_Pin_0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Output_Pin_0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Output_Pin_0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Output_Pin_0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Output_Pin_0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Output_Pin_0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Output_Pin_0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Output_Pin_0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Output_Pin_0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Output_Pin_0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Output_Pin_0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Output_Pin_0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Output_Pin_0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Output_Pin_0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Output_Pin_0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Output_Pin_0__PC CYREG_GPIO_PRT1_PC
#define Output_Pin_0__PC2 CYREG_GPIO_PRT1_PC2
#define Output_Pin_0__PORT 1u
#define Output_Pin_0__PS CYREG_GPIO_PRT1_PS
#define Output_Pin_0__SHIFT 3u
#define Output_Pin_1__0__DR CYREG_GPIO_PRT1_DR
#define Output_Pin_1__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Output_Pin_1__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Output_Pin_1__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Output_Pin_1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Output_Pin_1__0__HSIOM_MASK 0xF0000000u
#define Output_Pin_1__0__HSIOM_SHIFT 28u
#define Output_Pin_1__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Output_Pin_1__0__INTR CYREG_GPIO_PRT1_INTR
#define Output_Pin_1__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Output_Pin_1__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Output_Pin_1__0__MASK 0x80u
#define Output_Pin_1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Output_Pin_1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Output_Pin_1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Output_Pin_1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Output_Pin_1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Output_Pin_1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Output_Pin_1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Output_Pin_1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Output_Pin_1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Output_Pin_1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Output_Pin_1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Output_Pin_1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Output_Pin_1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Output_Pin_1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Output_Pin_1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Output_Pin_1__0__PC CYREG_GPIO_PRT1_PC
#define Output_Pin_1__0__PC2 CYREG_GPIO_PRT1_PC2
#define Output_Pin_1__0__PORT 1u
#define Output_Pin_1__0__PS CYREG_GPIO_PRT1_PS
#define Output_Pin_1__0__SHIFT 7u
#define Output_Pin_1__DR CYREG_GPIO_PRT1_DR
#define Output_Pin_1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Output_Pin_1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Output_Pin_1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Output_Pin_1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Output_Pin_1__INTR CYREG_GPIO_PRT1_INTR
#define Output_Pin_1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Output_Pin_1__INTSTAT CYREG_GPIO_PRT1_INTR
#define Output_Pin_1__MASK 0x80u
#define Output_Pin_1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Output_Pin_1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Output_Pin_1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Output_Pin_1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Output_Pin_1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Output_Pin_1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Output_Pin_1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Output_Pin_1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Output_Pin_1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Output_Pin_1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Output_Pin_1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Output_Pin_1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Output_Pin_1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Output_Pin_1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Output_Pin_1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Output_Pin_1__PC CYREG_GPIO_PRT1_PC
#define Output_Pin_1__PC2 CYREG_GPIO_PRT1_PC2
#define Output_Pin_1__PORT 1u
#define Output_Pin_1__PS CYREG_GPIO_PRT1_PS
#define Output_Pin_1__SHIFT 7u
#define PWM_0_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define PWM_0_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define PWM_0_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define PWM_0_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define PWM_0_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define PWM_0_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define PWM_0_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define PWM_0_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define PWM_0_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define PWM_0_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define PWM_0_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define PWM_0_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define PWM_0_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define PWM_0_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2
#define PWM_0_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define PWM_0_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define PWM_0_Int__INTC_MASK 0x80000u
#define PWM_0_Int__INTC_NUMBER 19u
#define PWM_0_Int__INTC_PRIOR_MASK 0xC0000000u
#define PWM_0_Int__INTC_PRIOR_NUM 3u
#define PWM_0_Int__INTC_PRIOR_REG CYREG_CM0_IPR4
#define PWM_0_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define PWM_0_Int__INTC_SET_PD_REG CYREG_CM0_ISPR
#define PWM_0_Out__0__DR CYREG_GPIO_PRT2_DR
#define PWM_0_Out__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define PWM_0_Out__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define PWM_0_Out__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define PWM_0_Out__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define PWM_0_Out__0__HSIOM_MASK 0x000F0000u
#define PWM_0_Out__0__HSIOM_SHIFT 16u
#define PWM_0_Out__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define PWM_0_Out__0__INTR CYREG_GPIO_PRT2_INTR
#define PWM_0_Out__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define PWM_0_Out__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define PWM_0_Out__0__MASK 0x10u
#define PWM_0_Out__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define PWM_0_Out__0__OUT_SEL_SHIFT 8u
#define PWM_0_Out__0__OUT_SEL_VAL -1u
#define PWM_0_Out__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PWM_0_Out__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PWM_0_Out__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PWM_0_Out__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PWM_0_Out__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PWM_0_Out__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PWM_0_Out__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PWM_0_Out__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PWM_0_Out__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PWM_0_Out__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PWM_0_Out__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PWM_0_Out__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PWM_0_Out__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PWM_0_Out__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PWM_0_Out__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PWM_0_Out__0__PC CYREG_GPIO_PRT2_PC
#define PWM_0_Out__0__PC2 CYREG_GPIO_PRT2_PC2
#define PWM_0_Out__0__PORT 2u
#define PWM_0_Out__0__PS CYREG_GPIO_PRT2_PS
#define PWM_0_Out__0__SHIFT 4u
#define PWM_0_Out__DR CYREG_GPIO_PRT2_DR
#define PWM_0_Out__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define PWM_0_Out__DR_INV CYREG_GPIO_PRT2_DR_INV
#define PWM_0_Out__DR_SET CYREG_GPIO_PRT2_DR_SET
#define PWM_0_Out__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define PWM_0_Out__INTR CYREG_GPIO_PRT2_INTR
#define PWM_0_Out__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define PWM_0_Out__INTSTAT CYREG_GPIO_PRT2_INTR
#define PWM_0_Out__MASK 0x10u
#define PWM_0_Out__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PWM_0_Out__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PWM_0_Out__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PWM_0_Out__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PWM_0_Out__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PWM_0_Out__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PWM_0_Out__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PWM_0_Out__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PWM_0_Out__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PWM_0_Out__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PWM_0_Out__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PWM_0_Out__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PWM_0_Out__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PWM_0_Out__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PWM_0_Out__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PWM_0_Out__PC CYREG_GPIO_PRT2_PC
#define PWM_0_Out__PC2 CYREG_GPIO_PRT2_PC2
#define PWM_0_Out__PORT 2u
#define PWM_0_Out__PS CYREG_GPIO_PRT2_PS
#define PWM_0_Out__SHIFT 4u
#define PWM_1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define PWM_1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define PWM_1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define PWM_1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define PWM_1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define PWM_1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define PWM_1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define PWM_1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define PWM_1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2
#define PWM_1_Out__0__DR CYREG_GPIO_PRT3_DR
#define PWM_1_Out__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define PWM_1_Out__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define PWM_1_Out__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define PWM_1_Out__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define PWM_1_Out__0__HSIOM_MASK 0x000F0000u
#define PWM_1_Out__0__HSIOM_SHIFT 16u
#define PWM_1_Out__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define PWM_1_Out__0__INTR CYREG_GPIO_PRT3_INTR
#define PWM_1_Out__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define PWM_1_Out__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define PWM_1_Out__0__MASK 0x10u
#define PWM_1_Out__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define PWM_1_Out__0__OUT_SEL_SHIFT 8u
#define PWM_1_Out__0__OUT_SEL_VAL -1u
#define PWM_1_Out__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define PWM_1_Out__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define PWM_1_Out__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define PWM_1_Out__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define PWM_1_Out__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define PWM_1_Out__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define PWM_1_Out__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define PWM_1_Out__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define PWM_1_Out__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define PWM_1_Out__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define PWM_1_Out__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define PWM_1_Out__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define PWM_1_Out__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define PWM_1_Out__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define PWM_1_Out__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define PWM_1_Out__0__PC CYREG_GPIO_PRT3_PC
#define PWM_1_Out__0__PC2 CYREG_GPIO_PRT3_PC2
#define PWM_1_Out__0__PORT 3u
#define PWM_1_Out__0__PS CYREG_GPIO_PRT3_PS
#define PWM_1_Out__0__SHIFT 4u
#define PWM_1_Out__DR CYREG_GPIO_PRT3_DR
#define PWM_1_Out__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define PWM_1_Out__DR_INV CYREG_GPIO_PRT3_DR_INV
#define PWM_1_Out__DR_SET CYREG_GPIO_PRT3_DR_SET
#define PWM_1_Out__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define PWM_1_Out__INTR CYREG_GPIO_PRT3_INTR
#define PWM_1_Out__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define PWM_1_Out__INTSTAT CYREG_GPIO_PRT3_INTR
#define PWM_1_Out__MASK 0x10u
#define PWM_1_Out__PA__CFG0 CYREG_UDB_PA3_CFG0
#define PWM_1_Out__PA__CFG1 CYREG_UDB_PA3_CFG1
#define PWM_1_Out__PA__CFG10 CYREG_UDB_PA3_CFG10
#define PWM_1_Out__PA__CFG11 CYREG_UDB_PA3_CFG11
#define PWM_1_Out__PA__CFG12 CYREG_UDB_PA3_CFG12
#define PWM_1_Out__PA__CFG13 CYREG_UDB_PA3_CFG13
#define PWM_1_Out__PA__CFG14 CYREG_UDB_PA3_CFG14
#define PWM_1_Out__PA__CFG2 CYREG_UDB_PA3_CFG2
#define PWM_1_Out__PA__CFG3 CYREG_UDB_PA3_CFG3
#define PWM_1_Out__PA__CFG4 CYREG_UDB_PA3_CFG4
#define PWM_1_Out__PA__CFG5 CYREG_UDB_PA3_CFG5
#define PWM_1_Out__PA__CFG6 CYREG_UDB_PA3_CFG6
#define PWM_1_Out__PA__CFG7 CYREG_UDB_PA3_CFG7
#define PWM_1_Out__PA__CFG8 CYREG_UDB_PA3_CFG8
#define PWM_1_Out__PA__CFG9 CYREG_UDB_PA3_CFG9
#define PWM_1_Out__PC CYREG_GPIO_PRT3_PC
#define PWM_1_Out__PC2 CYREG_GPIO_PRT3_PC2
#define PWM_1_Out__PORT 3u
#define PWM_1_Out__PS CYREG_GPIO_PRT3_PS
#define PWM_1_Out__SHIFT 4u
#define PWM_2_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT7_CC
#define PWM_2_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT7_CC_BUFF
#define PWM_2_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT7_COUNTER
#define PWM_2_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT7_CTRL
#define PWM_2_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT7_INTR
#define PWM_2_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT7_INTR_MASK
#define PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT7_INTR_MASKED
#define PWM_2_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT7_INTR_SET
#define PWM_2_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT7_PERIOD
#define PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT7_PERIOD_BUFF
#define PWM_2_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT7_STATUS
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x80u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 7u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x8000u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 15u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x80000000u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 31u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x800000u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 23u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x80u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 7u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x80u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 7u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER 7u
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT7_TR_CTRL0
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT7_TR_CTRL1
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT7_TR_CTRL2
#define PWM_2_Out__0__DR CYREG_GPIO_PRT1_DR
#define PWM_2_Out__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define PWM_2_Out__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define PWM_2_Out__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define PWM_2_Out__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define PWM_2_Out__0__HSIOM_MASK 0x0F000000u
#define PWM_2_Out__0__HSIOM_SHIFT 24u
#define PWM_2_Out__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define PWM_2_Out__0__INTR CYREG_GPIO_PRT1_INTR
#define PWM_2_Out__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define PWM_2_Out__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define PWM_2_Out__0__MASK 0x40u
#define PWM_2_Out__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define PWM_2_Out__0__OUT_SEL_SHIFT 12u
#define PWM_2_Out__0__OUT_SEL_VAL -1u
#define PWM_2_Out__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PWM_2_Out__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PWM_2_Out__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PWM_2_Out__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PWM_2_Out__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PWM_2_Out__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PWM_2_Out__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PWM_2_Out__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PWM_2_Out__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PWM_2_Out__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PWM_2_Out__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PWM_2_Out__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PWM_2_Out__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PWM_2_Out__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PWM_2_Out__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PWM_2_Out__0__PC CYREG_GPIO_PRT1_PC
#define PWM_2_Out__0__PC2 CYREG_GPIO_PRT1_PC2
#define PWM_2_Out__0__PORT 1u
#define PWM_2_Out__0__PS CYREG_GPIO_PRT1_PS
#define PWM_2_Out__0__SHIFT 6u
#define PWM_2_Out__DR CYREG_GPIO_PRT1_DR
#define PWM_2_Out__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define PWM_2_Out__DR_INV CYREG_GPIO_PRT1_DR_INV
#define PWM_2_Out__DR_SET CYREG_GPIO_PRT1_DR_SET
#define PWM_2_Out__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define PWM_2_Out__INTR CYREG_GPIO_PRT1_INTR
#define PWM_2_Out__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define PWM_2_Out__INTSTAT CYREG_GPIO_PRT1_INTR
#define PWM_2_Out__MASK 0x40u
#define PWM_2_Out__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PWM_2_Out__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PWM_2_Out__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PWM_2_Out__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PWM_2_Out__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PWM_2_Out__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PWM_2_Out__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PWM_2_Out__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PWM_2_Out__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PWM_2_Out__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PWM_2_Out__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PWM_2_Out__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PWM_2_Out__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PWM_2_Out__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PWM_2_Out__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PWM_2_Out__PC CYREG_GPIO_PRT1_PC
#define PWM_2_Out__PC2 CYREG_GPIO_PRT1_PC2
#define PWM_2_Out__PORT 1u
#define PWM_2_Out__PS CYREG_GPIO_PRT1_PS
#define PWM_2_Out__SHIFT 6u
#define SPI_miso_s__0__DR CYREG_GPIO_PRT0_DR
#define SPI_miso_s__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_miso_s__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_miso_s__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_miso_s__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SPI_miso_s__0__HSIOM_GPIO 0u
#define SPI_miso_s__0__HSIOM_I2C 14u
#define SPI_miso_s__0__HSIOM_I2C_SDA 14u
#define SPI_miso_s__0__HSIOM_MASK 0x00F00000u
#define SPI_miso_s__0__HSIOM_SHIFT 20u
#define SPI_miso_s__0__HSIOM_SPI 15u
#define SPI_miso_s__0__HSIOM_SPI_MISO 15u
#define SPI_miso_s__0__HSIOM_UART 9u
#define SPI_miso_s__0__HSIOM_UART_TX 9u
#define SPI_miso_s__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_miso_s__0__INTR CYREG_GPIO_PRT0_INTR
#define SPI_miso_s__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_miso_s__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_miso_s__0__MASK 0x20u
#define SPI_miso_s__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define SPI_miso_s__0__OUT_SEL_SHIFT 10u
#define SPI_miso_s__0__OUT_SEL_VAL -1u
#define SPI_miso_s__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_miso_s__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_miso_s__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_miso_s__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_miso_s__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_miso_s__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_miso_s__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_miso_s__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_miso_s__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_miso_s__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_miso_s__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_miso_s__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_miso_s__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_miso_s__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_miso_s__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_miso_s__0__PC CYREG_GPIO_PRT0_PC
#define SPI_miso_s__0__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_miso_s__0__PORT 0u
#define SPI_miso_s__0__PS CYREG_GPIO_PRT0_PS
#define SPI_miso_s__0__SHIFT 5u
#define SPI_miso_s__DR CYREG_GPIO_PRT0_DR
#define SPI_miso_s__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_miso_s__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_miso_s__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_miso_s__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_miso_s__INTR CYREG_GPIO_PRT0_INTR
#define SPI_miso_s__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_miso_s__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_miso_s__MASK 0x20u
#define SPI_miso_s__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_miso_s__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_miso_s__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_miso_s__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_miso_s__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_miso_s__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_miso_s__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_miso_s__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_miso_s__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_miso_s__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_miso_s__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_miso_s__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_miso_s__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_miso_s__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_miso_s__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_miso_s__PC CYREG_GPIO_PRT0_PC
#define SPI_miso_s__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_miso_s__PORT 0u
#define SPI_miso_s__PS CYREG_GPIO_PRT0_PS
#define SPI_miso_s__SHIFT 5u
#define SPI_mosi_s__0__DR CYREG_GPIO_PRT0_DR
#define SPI_mosi_s__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_mosi_s__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_mosi_s__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_mosi_s__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SPI_mosi_s__0__HSIOM_GPIO 0u
#define SPI_mosi_s__0__HSIOM_I2C 14u
#define SPI_mosi_s__0__HSIOM_I2C_SCL 14u
#define SPI_mosi_s__0__HSIOM_MASK 0x000F0000u
#define SPI_mosi_s__0__HSIOM_SHIFT 16u
#define SPI_mosi_s__0__HSIOM_SPI 15u
#define SPI_mosi_s__0__HSIOM_SPI_MOSI 15u
#define SPI_mosi_s__0__HSIOM_UART 9u
#define SPI_mosi_s__0__HSIOM_UART_RX 9u
#define SPI_mosi_s__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_mosi_s__0__INTR CYREG_GPIO_PRT0_INTR
#define SPI_mosi_s__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_mosi_s__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_mosi_s__0__MASK 0x10u
#define SPI_mosi_s__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_mosi_s__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_mosi_s__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_mosi_s__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_mosi_s__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_mosi_s__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_mosi_s__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_mosi_s__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_mosi_s__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_mosi_s__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_mosi_s__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_mosi_s__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_mosi_s__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_mosi_s__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_mosi_s__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_mosi_s__0__PC CYREG_GPIO_PRT0_PC
#define SPI_mosi_s__0__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_mosi_s__0__PORT 0u
#define SPI_mosi_s__0__PS CYREG_GPIO_PRT0_PS
#define SPI_mosi_s__0__SHIFT 4u
#define SPI_mosi_s__DR CYREG_GPIO_PRT0_DR
#define SPI_mosi_s__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_mosi_s__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_mosi_s__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_mosi_s__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_mosi_s__INTR CYREG_GPIO_PRT0_INTR
#define SPI_mosi_s__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_mosi_s__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_mosi_s__MASK 0x10u
#define SPI_mosi_s__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_mosi_s__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_mosi_s__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_mosi_s__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_mosi_s__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_mosi_s__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_mosi_s__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_mosi_s__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_mosi_s__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_mosi_s__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_mosi_s__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_mosi_s__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_mosi_s__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_mosi_s__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_mosi_s__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_mosi_s__PC CYREG_GPIO_PRT0_PC
#define SPI_mosi_s__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_mosi_s__PORT 0u
#define SPI_mosi_s__PS CYREG_GPIO_PRT0_PS
#define SPI_mosi_s__SHIFT 4u
#define SPI_SCB__CTRL CYREG_SCB1_CTRL
#define SPI_SCB__EZ_DATA0 CYREG_SCB1_EZ_DATA0
#define SPI_SCB__EZ_DATA1 CYREG_SCB1_EZ_DATA1
#define SPI_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define SPI_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define SPI_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define SPI_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define SPI_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define SPI_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define SPI_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define SPI_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define SPI_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define SPI_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define SPI_SCB__EZ_DATA2 CYREG_SCB1_EZ_DATA2
#define SPI_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define SPI_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define SPI_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define SPI_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define SPI_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define SPI_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define SPI_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define SPI_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define SPI_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define SPI_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define SPI_SCB__EZ_DATA3 CYREG_SCB1_EZ_DATA3
#define SPI_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define SPI_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define SPI_SCB__EZ_DATA4 CYREG_SCB1_EZ_DATA4
#define SPI_SCB__EZ_DATA5 CYREG_SCB1_EZ_DATA5
#define SPI_SCB__EZ_DATA6 CYREG_SCB1_EZ_DATA6
#define SPI_SCB__EZ_DATA7 CYREG_SCB1_EZ_DATA7
#define SPI_SCB__EZ_DATA8 CYREG_SCB1_EZ_DATA8
#define SPI_SCB__EZ_DATA9 CYREG_SCB1_EZ_DATA9
#define SPI_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define SPI_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define SPI_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define SPI_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define SPI_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define SPI_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define SPI_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define SPI_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define SPI_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define SPI_SCB__INTR_M CYREG_SCB1_INTR_M
#define SPI_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define SPI_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define SPI_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define SPI_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define SPI_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define SPI_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define SPI_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define SPI_SCB__INTR_S CYREG_SCB1_INTR_S
#define SPI_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define SPI_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define SPI_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define SPI_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define SPI_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define SPI_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define SPI_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define SPI_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define SPI_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define SPI_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define SPI_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define SPI_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define SPI_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define SPI_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define SPI_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define SPI_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define SPI_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define SPI_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define SPI_SCB__SS0_POSISTION 0u
#define SPI_SCB__SS1_POSISTION 1u
#define SPI_SCB__SS2_POSISTION 2u
#define SPI_SCB__SS3_POSISTION 3u
#define SPI_SCB__STATUS CYREG_SCB1_STATUS
#define SPI_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define SPI_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define SPI_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define SPI_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define SPI_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define SPI_SCB__UART_FLOW_CTRL CYREG_SCB1_UART_FLOW_CTRL
#define SPI_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define SPI_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define SPI_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL
#define SPI_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL3
#define SPI_SCBCLK__DIV_ID 0x00000042u
#define SPI_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define SPI_SCBCLK__PA_DIV_ID 0x000000FFu
#define SPI_sclk_s__0__DR CYREG_GPIO_PRT0_DR
#define SPI_sclk_s__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_sclk_s__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_sclk_s__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_sclk_s__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SPI_sclk_s__0__HSIOM_GPIO 0u
#define SPI_sclk_s__0__HSIOM_MASK 0x0F000000u
#define SPI_sclk_s__0__HSIOM_SHIFT 24u
#define SPI_sclk_s__0__HSIOM_SPI 15u
#define SPI_sclk_s__0__HSIOM_SPI_CLK 15u
#define SPI_sclk_s__0__HSIOM_UART 9u
#define SPI_sclk_s__0__HSIOM_UART_CTS 9u
#define SPI_sclk_s__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_sclk_s__0__INTR CYREG_GPIO_PRT0_INTR
#define SPI_sclk_s__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_sclk_s__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_sclk_s__0__MASK 0x40u
#define SPI_sclk_s__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_sclk_s__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_sclk_s__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_sclk_s__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_sclk_s__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_sclk_s__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_sclk_s__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_sclk_s__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_sclk_s__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_sclk_s__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_sclk_s__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_sclk_s__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_sclk_s__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_sclk_s__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_sclk_s__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_sclk_s__0__PC CYREG_GPIO_PRT0_PC
#define SPI_sclk_s__0__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_sclk_s__0__PORT 0u
#define SPI_sclk_s__0__PS CYREG_GPIO_PRT0_PS
#define SPI_sclk_s__0__SHIFT 6u
#define SPI_sclk_s__DR CYREG_GPIO_PRT0_DR
#define SPI_sclk_s__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_sclk_s__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_sclk_s__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_sclk_s__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_sclk_s__INTR CYREG_GPIO_PRT0_INTR
#define SPI_sclk_s__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_sclk_s__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_sclk_s__MASK 0x40u
#define SPI_sclk_s__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_sclk_s__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_sclk_s__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_sclk_s__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_sclk_s__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_sclk_s__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_sclk_s__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_sclk_s__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_sclk_s__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_sclk_s__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_sclk_s__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_sclk_s__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_sclk_s__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_sclk_s__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_sclk_s__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_sclk_s__PC CYREG_GPIO_PRT0_PC
#define SPI_sclk_s__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_sclk_s__PORT 0u
#define SPI_sclk_s__PS CYREG_GPIO_PRT0_PS
#define SPI_sclk_s__SHIFT 6u
#define SPI_ss_s__0__DR CYREG_GPIO_PRT0_DR
#define SPI_ss_s__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_ss_s__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_ss_s__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_ss_s__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SPI_ss_s__0__HSIOM_GPIO 0u
#define SPI_ss_s__0__HSIOM_MASK 0xF0000000u
#define SPI_ss_s__0__HSIOM_SHIFT 28u
#define SPI_ss_s__0__HSIOM_SPI 15u
#define SPI_ss_s__0__HSIOM_SPI_SELECT0 15u
#define SPI_ss_s__0__HSIOM_UART 9u
#define SPI_ss_s__0__HSIOM_UART_RTS 9u
#define SPI_ss_s__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_ss_s__0__INTR CYREG_GPIO_PRT0_INTR
#define SPI_ss_s__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_ss_s__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_ss_s__0__MASK 0x80u
#define SPI_ss_s__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_ss_s__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_ss_s__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_ss_s__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_ss_s__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_ss_s__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_ss_s__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_ss_s__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_ss_s__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_ss_s__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_ss_s__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_ss_s__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_ss_s__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_ss_s__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_ss_s__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_ss_s__0__PC CYREG_GPIO_PRT0_PC
#define SPI_ss_s__0__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_ss_s__0__PORT 0u
#define SPI_ss_s__0__PS CYREG_GPIO_PRT0_PS
#define SPI_ss_s__0__SHIFT 7u
#define SPI_ss_s__DR CYREG_GPIO_PRT0_DR
#define SPI_ss_s__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_ss_s__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_ss_s__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_ss_s__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_ss_s__INTR CYREG_GPIO_PRT0_INTR
#define SPI_ss_s__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_ss_s__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_ss_s__MASK 0x80u
#define SPI_ss_s__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_ss_s__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_ss_s__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_ss_s__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_ss_s__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_ss_s__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_ss_s__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_ss_s__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_ss_s__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_ss_s__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_ss_s__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_ss_s__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_ss_s__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_ss_s__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_ss_s__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_ss_s__PC CYREG_GPIO_PRT0_PC
#define SPI_ss_s__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_ss_s__PORT 0u
#define SPI_ss_s__PS CYREG_GPIO_PRT0_PS
#define SPI_ss_s__SHIFT 7u
#define Timer_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define Timer_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define Timer_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define Timer_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define Timer_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define Timer_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define Timer_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define Timer_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define Timer_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define Timer_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define Timer_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define Timer_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define Timer_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2
#define Timer_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Timer_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Timer_Int__INTC_MASK 0x100000u
#define Timer_Int__INTC_NUMBER 20u
#define Timer_Int__INTC_PRIOR_MASK 0xC0u
#define Timer_Int__INTC_PRIOR_NUM 3u
#define Timer_Int__INTC_PRIOR_REG CYREG_CM0_IPR5
#define Timer_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define Timer_Int__INTC_SET_PD_REG CYREG_CM0_ISPR
#define Timer_Pin__0__DR CYREG_GPIO_PRT1_DR
#define Timer_Pin__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Timer_Pin__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Timer_Pin__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Timer_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Timer_Pin__0__HSIOM_MASK 0x000F0000u
#define Timer_Pin__0__HSIOM_SHIFT 16u
#define Timer_Pin__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Timer_Pin__0__INTR CYREG_GPIO_PRT1_INTR
#define Timer_Pin__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Timer_Pin__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Timer_Pin__0__MASK 0x10u
#define Timer_Pin__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Timer_Pin__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Timer_Pin__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Timer_Pin__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Timer_Pin__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Timer_Pin__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Timer_Pin__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Timer_Pin__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Timer_Pin__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Timer_Pin__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Timer_Pin__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Timer_Pin__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Timer_Pin__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Timer_Pin__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Timer_Pin__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Timer_Pin__0__PC CYREG_GPIO_PRT1_PC
#define Timer_Pin__0__PC2 CYREG_GPIO_PRT1_PC2
#define Timer_Pin__0__PORT 1u
#define Timer_Pin__0__PS CYREG_GPIO_PRT1_PS
#define Timer_Pin__0__SHIFT 4u
#define Timer_Pin__DR CYREG_GPIO_PRT1_DR
#define Timer_Pin__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Timer_Pin__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Timer_Pin__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Timer_Pin__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Timer_Pin__INTR CYREG_GPIO_PRT1_INTR
#define Timer_Pin__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Timer_Pin__INTSTAT CYREG_GPIO_PRT1_INTR
#define Timer_Pin__MASK 0x10u
#define Timer_Pin__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Timer_Pin__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Timer_Pin__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Timer_Pin__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Timer_Pin__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Timer_Pin__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Timer_Pin__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Timer_Pin__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Timer_Pin__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Timer_Pin__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Timer_Pin__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Timer_Pin__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Timer_Pin__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Timer_Pin__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Timer_Pin__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Timer_Pin__PC CYREG_GPIO_PRT1_PC
#define Timer_Pin__PC2 CYREG_GPIO_PRT1_PC2
#define Timer_Pin__PORT 1u
#define Timer_Pin__PS CYREG_GPIO_PRT1_PS
#define Timer_Pin__SHIFT 4u
#define UART_rx__0__DR CYREG_GPIO_PRT7_DR
#define UART_rx__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define UART_rx__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define UART_rx__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define UART_rx__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define UART_rx__0__HSIOM_GPIO 0u
#define UART_rx__0__HSIOM_I2C 14u
#define UART_rx__0__HSIOM_I2C_SCL 14u
#define UART_rx__0__HSIOM_MASK 0x0000000Fu
#define UART_rx__0__HSIOM_SHIFT 0u
#define UART_rx__0__HSIOM_SPI 15u
#define UART_rx__0__HSIOM_SPI_MOSI 15u
#define UART_rx__0__HSIOM_UART 9u
#define UART_rx__0__HSIOM_UART_RX 9u
#define UART_rx__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_rx__0__INTR CYREG_GPIO_PRT7_INTR
#define UART_rx__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_rx__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define UART_rx__0__MASK 0x01u
#define UART_rx__0__PC CYREG_GPIO_PRT7_PC
#define UART_rx__0__PC2 CYREG_GPIO_PRT7_PC2
#define UART_rx__0__PORT 7u
#define UART_rx__0__PS CYREG_GPIO_PRT7_PS
#define UART_rx__0__SHIFT 0u
#define UART_rx__DR CYREG_GPIO_PRT7_DR
#define UART_rx__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define UART_rx__DR_INV CYREG_GPIO_PRT7_DR_INV
#define UART_rx__DR_SET CYREG_GPIO_PRT7_DR_SET
#define UART_rx__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_rx__INTR CYREG_GPIO_PRT7_INTR
#define UART_rx__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_rx__INTSTAT CYREG_GPIO_PRT7_INTR
#define UART_rx__MASK 0x01u
#define UART_rx__PC CYREG_GPIO_PRT7_PC
#define UART_rx__PC2 CYREG_GPIO_PRT7_PC2
#define UART_rx__PORT 7u
#define UART_rx__PS CYREG_GPIO_PRT7_PS
#define UART_rx__SHIFT 0u
#define UART_SCB__CTRL CYREG_SCB3_CTRL
#define UART_SCB__EZ_DATA0 CYREG_SCB3_EZ_DATA0
#define UART_SCB__EZ_DATA1 CYREG_SCB3_EZ_DATA1
#define UART_SCB__EZ_DATA10 CYREG_SCB3_EZ_DATA10
#define UART_SCB__EZ_DATA11 CYREG_SCB3_EZ_DATA11
#define UART_SCB__EZ_DATA12 CYREG_SCB3_EZ_DATA12
#define UART_SCB__EZ_DATA13 CYREG_SCB3_EZ_DATA13
#define UART_SCB__EZ_DATA14 CYREG_SCB3_EZ_DATA14
#define UART_SCB__EZ_DATA15 CYREG_SCB3_EZ_DATA15
#define UART_SCB__EZ_DATA16 CYREG_SCB3_EZ_DATA16
#define UART_SCB__EZ_DATA17 CYREG_SCB3_EZ_DATA17
#define UART_SCB__EZ_DATA18 CYREG_SCB3_EZ_DATA18
#define UART_SCB__EZ_DATA19 CYREG_SCB3_EZ_DATA19
#define UART_SCB__EZ_DATA2 CYREG_SCB3_EZ_DATA2
#define UART_SCB__EZ_DATA20 CYREG_SCB3_EZ_DATA20
#define UART_SCB__EZ_DATA21 CYREG_SCB3_EZ_DATA21
#define UART_SCB__EZ_DATA22 CYREG_SCB3_EZ_DATA22
#define UART_SCB__EZ_DATA23 CYREG_SCB3_EZ_DATA23
#define UART_SCB__EZ_DATA24 CYREG_SCB3_EZ_DATA24
#define UART_SCB__EZ_DATA25 CYREG_SCB3_EZ_DATA25
#define UART_SCB__EZ_DATA26 CYREG_SCB3_EZ_DATA26
#define UART_SCB__EZ_DATA27 CYREG_SCB3_EZ_DATA27
#define UART_SCB__EZ_DATA28 CYREG_SCB3_EZ_DATA28
#define UART_SCB__EZ_DATA29 CYREG_SCB3_EZ_DATA29
#define UART_SCB__EZ_DATA3 CYREG_SCB3_EZ_DATA3
#define UART_SCB__EZ_DATA30 CYREG_SCB3_EZ_DATA30
#define UART_SCB__EZ_DATA31 CYREG_SCB3_EZ_DATA31
#define UART_SCB__EZ_DATA4 CYREG_SCB3_EZ_DATA4
#define UART_SCB__EZ_DATA5 CYREG_SCB3_EZ_DATA5
#define UART_SCB__EZ_DATA6 CYREG_SCB3_EZ_DATA6
#define UART_SCB__EZ_DATA7 CYREG_SCB3_EZ_DATA7
#define UART_SCB__EZ_DATA8 CYREG_SCB3_EZ_DATA8
#define UART_SCB__EZ_DATA9 CYREG_SCB3_EZ_DATA9
#define UART_SCB__I2C_CFG CYREG_SCB3_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB3_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB3_I2C_M_CMD
#define UART_SCB__I2C_S_CMD CYREG_SCB3_I2C_S_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB3_I2C_STATUS
#define UART_SCB__INTR_CAUSE CYREG_SCB3_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB3_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB3_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB3_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB3_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB3_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB3_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB3_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB3_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB3_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB3_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB3_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB3_INTR_S
#define UART_SCB__INTR_S_MASK CYREG_SCB3_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB3_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB3_INTR_S_SET
#define UART_SCB__INTR_SPI_EC CYREG_SCB3_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB3_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB3_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_TX CYREG_SCB3_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB3_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB3_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB3_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB3_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB3_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB3_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB3_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB3_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB3_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB3_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB3_SPI_STATUS
#define UART_SCB__SS0_POSISTION 0u
#define UART_SCB__SS1_POSISTION 1u
#define UART_SCB__SS2_POSISTION 2u
#define UART_SCB__SS3_POSISTION 3u
#define UART_SCB__STATUS CYREG_SCB3_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB3_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB3_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB3_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB3_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB3_UART_CTRL
#define UART_SCB__UART_FLOW_CTRL CYREG_SCB3_UART_FLOW_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB3_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB3_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB3_UART_TX_CTRL
#define UART_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL5
#define UART_SCBCLK__DIV_ID 0x00000046u
#define UART_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL6
#define UART_SCBCLK__PA_DIV_ID 0x000000FFu
#define UART_tx__0__DR CYREG_GPIO_PRT7_DR
#define UART_tx__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define UART_tx__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define UART_tx__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define UART_tx__0__HSIOM_GPIO 0u
#define UART_tx__0__HSIOM_I2C 14u
#define UART_tx__0__HSIOM_I2C_SDA 14u
#define UART_tx__0__HSIOM_MASK 0x000000F0u
#define UART_tx__0__HSIOM_SHIFT 4u
#define UART_tx__0__HSIOM_SPI 15u
#define UART_tx__0__HSIOM_SPI_MISO 15u
#define UART_tx__0__HSIOM_UART 9u
#define UART_tx__0__HSIOM_UART_TX 9u
#define UART_tx__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_tx__0__INTR CYREG_GPIO_PRT7_INTR
#define UART_tx__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_tx__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define UART_tx__0__MASK 0x02u
#define UART_tx__0__PC CYREG_GPIO_PRT7_PC
#define UART_tx__0__PC2 CYREG_GPIO_PRT7_PC2
#define UART_tx__0__PORT 7u
#define UART_tx__0__PS CYREG_GPIO_PRT7_PS
#define UART_tx__0__SHIFT 1u
#define UART_tx__DR CYREG_GPIO_PRT7_DR
#define UART_tx__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define UART_tx__DR_INV CYREG_GPIO_PRT7_DR_INV
#define UART_tx__DR_SET CYREG_GPIO_PRT7_DR_SET
#define UART_tx__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_tx__INTR CYREG_GPIO_PRT7_INTR
#define UART_tx__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_tx__INTSTAT CYREG_GPIO_PRT7_INTR
#define UART_tx__MASK 0x02u
#define UART_tx__PC CYREG_GPIO_PRT7_PC
#define UART_tx__PC2 CYREG_GPIO_PRT7_PC2
#define UART_tx__PORT 7u
#define UART_tx__PS CYREG_GPIO_PRT7_PS
#define UART_tx__SHIFT 1u
#define Wakeup_Pin__0__DR CYREG_GPIO_PRT3_DR
#define Wakeup_Pin__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Wakeup_Pin__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Wakeup_Pin__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Wakeup_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Wakeup_Pin__0__HSIOM_MASK 0x0000000Fu
#define Wakeup_Pin__0__HSIOM_SHIFT 0u
#define Wakeup_Pin__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Wakeup_Pin__0__INTR CYREG_GPIO_PRT3_INTR
#define Wakeup_Pin__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Wakeup_Pin__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Wakeup_Pin__0__MASK 0x01u
#define Wakeup_Pin__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Wakeup_Pin__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Wakeup_Pin__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Wakeup_Pin__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Wakeup_Pin__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Wakeup_Pin__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Wakeup_Pin__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Wakeup_Pin__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Wakeup_Pin__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Wakeup_Pin__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Wakeup_Pin__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Wakeup_Pin__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Wakeup_Pin__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Wakeup_Pin__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Wakeup_Pin__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Wakeup_Pin__0__PC CYREG_GPIO_PRT3_PC
#define Wakeup_Pin__0__PC2 CYREG_GPIO_PRT3_PC2
#define Wakeup_Pin__0__PORT 3u
#define Wakeup_Pin__0__PS CYREG_GPIO_PRT3_PS
#define Wakeup_Pin__0__SHIFT 0u
#define Wakeup_Pin__DR CYREG_GPIO_PRT3_DR
#define Wakeup_Pin__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Wakeup_Pin__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Wakeup_Pin__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Wakeup_Pin__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Wakeup_Pin__INTR CYREG_GPIO_PRT3_INTR
#define Wakeup_Pin__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Wakeup_Pin__INTSTAT CYREG_GPIO_PRT3_INTR
#define Wakeup_Pin__MASK 0x01u
#define Wakeup_Pin__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Wakeup_Pin__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Wakeup_Pin__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Wakeup_Pin__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Wakeup_Pin__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Wakeup_Pin__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Wakeup_Pin__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Wakeup_Pin__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Wakeup_Pin__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Wakeup_Pin__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Wakeup_Pin__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Wakeup_Pin__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Wakeup_Pin__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Wakeup_Pin__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Wakeup_Pin__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Wakeup_Pin__PC CYREG_GPIO_PRT3_PC
#define Wakeup_Pin__PC2 CYREG_GPIO_PRT3_PC2
#define Wakeup_Pin__PORT 3u
#define Wakeup_Pin__PS CYREG_GPIO_PRT3_PS
#define Wakeup_Pin__SHIFT 0u
#define Wakeup_Pin__SNAP CYREG_GPIO_PRT3_INTR
#define Wakeup_Pin_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Wakeup_Pin_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Wakeup_Pin_Int__INTC_MASK 0x08u
#define Wakeup_Pin_Int__INTC_NUMBER 3u
#define Wakeup_Pin_Int__INTC_PRIOR_MASK 0xC0000000u
#define Wakeup_Pin_Int__INTC_PRIOR_NUM 3u
#define Wakeup_Pin_Int__INTC_PRIOR_REG CYREG_CM0_IPR0
#define Wakeup_Pin_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define Wakeup_Pin_Int__INTC_SET_PD_REG CYREG_CM0_ISPR
#define CY_PROJECT_NAME "HybridEncoder"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x112D11A1u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4M
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4M_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 13u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
=======
/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* ADC_0 */
#define ADC_0__0__DR CYREG_GPIO_PRT2_DR
#define ADC_0__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC_0__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC_0__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC_0__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ADC_0__0__HSIOM_MASK 0x0000000Fu
#define ADC_0__0__HSIOM_SHIFT 0u
#define ADC_0__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_0__0__INTR CYREG_GPIO_PRT2_INTR
#define ADC_0__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_0__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC_0__0__MASK 0x01u
#define ADC_0__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_0__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_0__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_0__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_0__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_0__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_0__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_0__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_0__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_0__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_0__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_0__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_0__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_0__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_0__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_0__0__PC CYREG_GPIO_PRT2_PC
#define ADC_0__0__PC2 CYREG_GPIO_PRT2_PC2
#define ADC_0__0__PORT 2u
#define ADC_0__0__PS CYREG_GPIO_PRT2_PS
#define ADC_0__0__SHIFT 0u
#define ADC_0__DR CYREG_GPIO_PRT2_DR
#define ADC_0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC_0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC_0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC_0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_0__INTR CYREG_GPIO_PRT2_INTR
#define ADC_0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_0__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC_0__MASK 0x01u
#define ADC_0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_0__PC CYREG_GPIO_PRT2_PC
#define ADC_0__PC2 CYREG_GPIO_PRT2_PC2
#define ADC_0__PORT 2u
#define ADC_0__PS CYREG_GPIO_PRT2_PS
#define ADC_0__SHIFT 0u

/* ADC_1M */
#define ADC_1M__0__DR CYREG_GPIO_PRT2_DR
#define ADC_1M__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC_1M__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC_1M__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC_1M__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ADC_1M__0__HSIOM_MASK 0xF0000000u
#define ADC_1M__0__HSIOM_SHIFT 28u
#define ADC_1M__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1M__0__INTR CYREG_GPIO_PRT2_INTR
#define ADC_1M__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1M__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC_1M__0__MASK 0x80u
#define ADC_1M__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_1M__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_1M__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_1M__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_1M__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_1M__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_1M__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_1M__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_1M__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_1M__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_1M__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_1M__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_1M__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_1M__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_1M__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_1M__0__PC CYREG_GPIO_PRT2_PC
#define ADC_1M__0__PC2 CYREG_GPIO_PRT2_PC2
#define ADC_1M__0__PORT 2u
#define ADC_1M__0__PS CYREG_GPIO_PRT2_PS
#define ADC_1M__0__SHIFT 7u
#define ADC_1M__DR CYREG_GPIO_PRT2_DR
#define ADC_1M__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC_1M__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC_1M__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC_1M__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1M__INTR CYREG_GPIO_PRT2_INTR
#define ADC_1M__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1M__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC_1M__MASK 0x80u
#define ADC_1M__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_1M__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_1M__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_1M__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_1M__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_1M__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_1M__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_1M__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_1M__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_1M__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_1M__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_1M__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_1M__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_1M__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_1M__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_1M__PC CYREG_GPIO_PRT2_PC
#define ADC_1M__PC2 CYREG_GPIO_PRT2_PC2
#define ADC_1M__PORT 2u
#define ADC_1M__PS CYREG_GPIO_PRT2_PS
#define ADC_1M__SHIFT 7u

/* ADC_1P */
#define ADC_1P__0__DR CYREG_GPIO_PRT2_DR
#define ADC_1P__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC_1P__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC_1P__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC_1P__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ADC_1P__0__HSIOM_MASK 0x0F000000u
#define ADC_1P__0__HSIOM_SHIFT 24u
#define ADC_1P__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1P__0__INTR CYREG_GPIO_PRT2_INTR
#define ADC_1P__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1P__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC_1P__0__MASK 0x40u
#define ADC_1P__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_1P__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_1P__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_1P__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_1P__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_1P__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_1P__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_1P__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_1P__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_1P__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_1P__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_1P__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_1P__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_1P__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_1P__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_1P__0__PC CYREG_GPIO_PRT2_PC
#define ADC_1P__0__PC2 CYREG_GPIO_PRT2_PC2
#define ADC_1P__0__PORT 2u
#define ADC_1P__0__PS CYREG_GPIO_PRT2_PS
#define ADC_1P__0__SHIFT 6u
#define ADC_1P__DR CYREG_GPIO_PRT2_DR
#define ADC_1P__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC_1P__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC_1P__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC_1P__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1P__INTR CYREG_GPIO_PRT2_INTR
#define ADC_1P__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1P__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC_1P__MASK 0x40u
#define ADC_1P__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_1P__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_1P__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_1P__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_1P__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_1P__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_1P__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_1P__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_1P__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_1P__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_1P__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_1P__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_1P__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_1P__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_1P__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_1P__PC CYREG_GPIO_PRT2_PC
#define ADC_1P__PC2 CYREG_GPIO_PRT2_PC2
#define ADC_1P__PORT 2u
#define ADC_1P__PS CYREG_GPIO_PRT2_PS
#define ADC_1P__SHIFT 6u

/* ADC_2 */
#define ADC_2__0__DR CYREG_GPIO_PRT1_DR
#define ADC_2__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define ADC_2__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define ADC_2__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define ADC_2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define ADC_2__0__HSIOM_MASK 0x00F00000u
#define ADC_2__0__HSIOM_SHIFT 20u
#define ADC_2__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_2__0__INTR CYREG_GPIO_PRT1_INTR
#define ADC_2__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_2__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define ADC_2__0__MASK 0x20u
#define ADC_2__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_2__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_2__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_2__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_2__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_2__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_2__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_2__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_2__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_2__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_2__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_2__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_2__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_2__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_2__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_2__0__PC CYREG_GPIO_PRT1_PC
#define ADC_2__0__PC2 CYREG_GPIO_PRT1_PC2
#define ADC_2__0__PORT 1u
#define ADC_2__0__PS CYREG_GPIO_PRT1_PS
#define ADC_2__0__SHIFT 5u
#define ADC_2__DR CYREG_GPIO_PRT1_DR
#define ADC_2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define ADC_2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define ADC_2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define ADC_2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_2__INTR CYREG_GPIO_PRT1_INTR
#define ADC_2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_2__INTSTAT CYREG_GPIO_PRT1_INTR
#define ADC_2__MASK 0x20u
#define ADC_2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_2__PC CYREG_GPIO_PRT1_PC
#define ADC_2__PC2 CYREG_GPIO_PRT1_PC2
#define ADC_2__PORT 1u
#define ADC_2__PS CYREG_GPIO_PRT1_PS
#define ADC_2__SHIFT 5u
#define ADC_2_Buffer_cy_psoc4_abuf__COMP_STAT CYREG_CTBM0_COMP_STAT
#define ADC_2_Buffer_cy_psoc4_abuf__COMP_STAT_SHIFT 16u
#define ADC_2_Buffer_cy_psoc4_abuf__CTBM_CTB_CTRL CYREG_CTBM0_CTB_CTRL
#define ADC_2_Buffer_cy_psoc4_abuf__INTR CYREG_CTBM0_INTR
#define ADC_2_Buffer_cy_psoc4_abuf__INTR_MASK CYREG_CTBM0_INTR_MASK
#define ADC_2_Buffer_cy_psoc4_abuf__INTR_MASK_SHIFT 1u
#define ADC_2_Buffer_cy_psoc4_abuf__INTR_MASKED CYREG_CTBM0_INTR_MASKED
#define ADC_2_Buffer_cy_psoc4_abuf__INTR_MASKED_SHIFT 1u
#define ADC_2_Buffer_cy_psoc4_abuf__INTR_SET CYREG_CTBM0_INTR_SET
#define ADC_2_Buffer_cy_psoc4_abuf__INTR_SET_SHIFT 1u
#define ADC_2_Buffer_cy_psoc4_abuf__INTR_SHIFT 1u
#define ADC_2_Buffer_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTBM0_OA1_COMP_TRIM
#define ADC_2_Buffer_cy_psoc4_abuf__OA_NUMBER 1u
#define ADC_2_Buffer_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTBM0_OA1_OFFSET_TRIM
#define ADC_2_Buffer_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTBM0_OA_RES1_CTRL
#define ADC_2_Buffer_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTBM0_OA1_SLOPE_OFFSET_TRIM
#define ADC_2_Buffer_cy_psoc4_abuf__OA_SW CYREG_CTBM0_OA1_SW
#define ADC_2_Buffer_cy_psoc4_abuf__OA_SW_CLEAR CYREG_CTBM0_OA1_SW_CLEAR

/* ADC_3 */
#define ADC_3__0__DR CYREG_GPIO_PRT1_DR
#define ADC_3__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define ADC_3__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define ADC_3__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define ADC_3__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define ADC_3__0__HSIOM_MASK 0x0000000Fu
#define ADC_3__0__HSIOM_SHIFT 0u
#define ADC_3__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_3__0__INTR CYREG_GPIO_PRT1_INTR
#define ADC_3__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_3__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define ADC_3__0__MASK 0x01u
#define ADC_3__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_3__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_3__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_3__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_3__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_3__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_3__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_3__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_3__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_3__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_3__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_3__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_3__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_3__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_3__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_3__0__PC CYREG_GPIO_PRT1_PC
#define ADC_3__0__PC2 CYREG_GPIO_PRT1_PC2
#define ADC_3__0__PORT 1u
#define ADC_3__0__PS CYREG_GPIO_PRT1_PS
#define ADC_3__0__SHIFT 0u
#define ADC_3__DR CYREG_GPIO_PRT1_DR
#define ADC_3__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define ADC_3__DR_INV CYREG_GPIO_PRT1_DR_INV
#define ADC_3__DR_SET CYREG_GPIO_PRT1_DR_SET
#define ADC_3__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_3__INTR CYREG_GPIO_PRT1_INTR
#define ADC_3__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_3__INTSTAT CYREG_GPIO_PRT1_INTR
#define ADC_3__MASK 0x01u
#define ADC_3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_3__PC CYREG_GPIO_PRT1_PC
#define ADC_3__PC2 CYREG_GPIO_PRT1_PC2
#define ADC_3__PORT 1u
#define ADC_3__PS CYREG_GPIO_PRT1_PS
#define ADC_3__SHIFT 0u
#define ADC_3_Buffer_cy_psoc4_abuf__COMP_STAT CYREG_CTBM0_COMP_STAT
#define ADC_3_Buffer_cy_psoc4_abuf__COMP_STAT_SHIFT 0u
#define ADC_3_Buffer_cy_psoc4_abuf__CTBM_CTB_CTRL CYREG_CTBM0_CTB_CTRL
#define ADC_3_Buffer_cy_psoc4_abuf__INTR CYREG_CTBM0_INTR
#define ADC_3_Buffer_cy_psoc4_abuf__INTR_MASK CYREG_CTBM0_INTR_MASK
#define ADC_3_Buffer_cy_psoc4_abuf__INTR_MASK_SHIFT 0u
#define ADC_3_Buffer_cy_psoc4_abuf__INTR_MASKED CYREG_CTBM0_INTR_MASKED
#define ADC_3_Buffer_cy_psoc4_abuf__INTR_MASKED_SHIFT 0u
#define ADC_3_Buffer_cy_psoc4_abuf__INTR_SET CYREG_CTBM0_INTR_SET
#define ADC_3_Buffer_cy_psoc4_abuf__INTR_SET_SHIFT 0u
#define ADC_3_Buffer_cy_psoc4_abuf__INTR_SHIFT 0u
#define ADC_3_Buffer_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTBM0_OA0_COMP_TRIM
#define ADC_3_Buffer_cy_psoc4_abuf__OA_NUMBER 0u
#define ADC_3_Buffer_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTBM0_OA0_OFFSET_TRIM
#define ADC_3_Buffer_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTBM0_OA_RES0_CTRL
#define ADC_3_Buffer_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM
#define ADC_3_Buffer_cy_psoc4_abuf__OA_SW CYREG_CTBM0_OA0_SW
#define ADC_3_Buffer_cy_psoc4_abuf__OA_SW_CLEAR CYREG_CTBM0_OA0_SW_CLEAR

/* ADC_cy_psoc4_sar */
#define ADC_cy_psoc4_sar__CLOCK_DIV_ID 0x00000045u
#define ADC_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING
#define ADC_cy_psoc4_sarmux_8__CH_0_PIN 0
#define ADC_cy_psoc4_sarmux_8__CH_0_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_1_PIN 6
#define ADC_cy_psoc4_sarmux_8__CH_1_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_2_PIN 3
#define ADC_cy_psoc4_sarmux_8__CH_2_PORT 1
#define ADC_cy_psoc4_sarmux_8__CH_3_PIN 2
#define ADC_cy_psoc4_sarmux_8__CH_3_PORT 1
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_cy_psoc4_sarmux_8__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_cy_psoc4_sarmux_8__VNEG0 0

/* Miscellaneous */
#define ADC_EOC_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_EOC_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_EOC_Int__INTC_MASK 0x01u
#define ADC_EOC_Int__INTC_NUMBER 0u
#define ADC_EOC_Int__INTC_PRIOR_MASK 0xC0u
#define ADC_EOC_Int__INTC_PRIOR_NUM 3u
#define ADC_EOC_Int__INTC_PRIOR_REG CYREG_CM0_IPR0
#define ADC_EOC_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_EOC_Int__INTC_SET_PD_REG CYREG_CM0_ISPR
#define ADC_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL10
#define ADC_intClock__DIV_ID 0x00000045u
#define ADC_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL5
#define ADC_intClock__PA_DIV_ID 0x000000FFu
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_IRQ__INTC_MASK 0x10000u
#define ADC_IRQ__INTC_NUMBER 16u
#define ADC_IRQ__INTC_PRIOR_MASK 0xC0u
#define ADC_IRQ__INTC_PRIOR_NUM 3u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR4
#define ADC_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR
#define CapSense_Cmod__0__DR CYREG_GPIO_PRT4_DR
#define CapSense_Cmod__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Cmod__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Cmod__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Cmod__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_Cmod__0__HSIOM_MASK 0x00000F00u
#define CapSense_Cmod__0__HSIOM_SHIFT 8u
#define CapSense_Cmod__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__0__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__0__MASK 0x04u
#define CapSense_Cmod__0__PC CYREG_GPIO_PRT4_PC
#define CapSense_Cmod__0__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Cmod__0__PORT 4u
#define CapSense_Cmod__0__PS CYREG_GPIO_PRT4_PS
#define CapSense_Cmod__0__SHIFT 2u
#define CapSense_Cmod__Cmod__DR CYREG_GPIO_PRT4_DR
#define CapSense_Cmod__Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Cmod__Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Cmod__Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Cmod__Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__Cmod__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__Cmod__MASK 0x04u
#define CapSense_Cmod__Cmod__PC CYREG_GPIO_PRT4_PC
#define CapSense_Cmod__Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Cmod__Cmod__PORT 4u
#define CapSense_Cmod__Cmod__PS CYREG_GPIO_PRT4_PS
#define CapSense_Cmod__Cmod__SHIFT 2u
#define CapSense_Cmod__DR CYREG_GPIO_PRT4_DR
#define CapSense_Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__MASK 0x04u
#define CapSense_Cmod__PC CYREG_GPIO_PRT4_PC
#define CapSense_Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Cmod__PORT 4u
#define CapSense_Cmod__PS CYREG_GPIO_PRT4_PS
#define CapSense_Cmod__SHIFT 2u
#define CapSense_CSD_FFB__CSD_CONFIG CYREG_CSD0_CONFIG
#define CapSense_CSD_FFB__CSD_COUNTER CYREG_CSD0_COUNTER
#define CapSense_CSD_FFB__CSD_ID CYREG_CSD0_ID
#define CapSense_CSD_FFB__CSD_INTR CYREG_CSD0_INTR
#define CapSense_CSD_FFB__CSD_INTR_SET CYREG_CSD0_INTR_SET
#define CapSense_CSD_FFB__CSD_NUMBER 0u
#define CapSense_CSD_FFB__CSD_PWM CYREG_CSD0_PWM
#define CapSense_CSD_FFB__CSD_STATUS CYREG_CSD0_STATUS
#define CapSense_IDAC1_cy_psoc4_idac__CONTROL CYREG_CSD0_CONFIG
#define CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC CYREG_CSD0_IDAC
#define CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT 0u
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD0_TRIM1
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT 0u
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD0_TRIM2
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT 0u
#define CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER 1u
#define CapSense_IDAC1_cy_psoc4_idac__POLARITY CYREG_CSD0_CONFIG
#define CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT 16u
#define CapSense_IDAC2_cy_psoc4_idac__CONTROL CYREG_CSD0_CONFIG
#define CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC CYREG_CSD0_IDAC
#define CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT 16u
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD0_TRIM1
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT 4u
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD0_TRIM2
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT 4u
#define CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER 2u
#define CapSense_IDAC2_cy_psoc4_idac__POLARITY CYREG_CSD0_CONFIG
#define CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT 17u
#define CapSense_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define CapSense_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define CapSense_ISR__INTC_MASK 0x20000u
#define CapSense_ISR__INTC_NUMBER 17u
#define CapSense_ISR__INTC_PRIOR_MASK 0xC000u
#define CapSense_ISR__INTC_PRIOR_NUM 3u
#define CapSense_ISR__INTC_PRIOR_REG CYREG_CM0_IPR4
#define CapSense_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define CapSense_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR
#define CapSense_SampleClk__CTRL_REGISTER CYREG_PERI_PCLK_CTL7
#define CapSense_SampleClk__DIV_ID 0x00000040u
#define CapSense_SampleClk__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define CapSense_SampleClk__PA_DIV_ID 0x000000FFu
#define CapSense_SenseClk__CTRL_REGISTER CYREG_PERI_PCLK_CTL6
#define CapSense_SenseClk__DIV_ID 0x00000041u
#define CapSense_SenseClk__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define CapSense_SenseClk__PA_DIV_ID 0x000000FFu
#define CapSense_Sns__0__DR CYREG_GPIO_PRT6_DR
#define CapSense_Sns__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define CapSense_Sns__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define CapSense_Sns__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define CapSense_Sns__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define CapSense_Sns__0__HSIOM_MASK 0x0000000Fu
#define CapSense_Sns__0__HSIOM_SHIFT 0u
#define CapSense_Sns__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__0__INTR CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__0__MASK 0x01u
#define CapSense_Sns__0__PC CYREG_GPIO_PRT6_PC
#define CapSense_Sns__0__PC2 CYREG_GPIO_PRT6_PC2
#define CapSense_Sns__0__PORT 6u
#define CapSense_Sns__0__PS CYREG_GPIO_PRT6_PS
#define CapSense_Sns__0__SHIFT 0u
#define CapSense_Sns__1__DR CYREG_GPIO_PRT4_DR
#define CapSense_Sns__1__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Sns__1__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Sns__1__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Sns__1__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_Sns__1__HSIOM_MASK 0x0F000000u
#define CapSense_Sns__1__HSIOM_SHIFT 24u
#define CapSense_Sns__1__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__1__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__1__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__1__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__1__MASK 0x40u
#define CapSense_Sns__1__PC CYREG_GPIO_PRT4_PC
#define CapSense_Sns__1__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Sns__1__PORT 4u
#define CapSense_Sns__1__PS CYREG_GPIO_PRT4_PS
#define CapSense_Sns__1__SHIFT 6u
#define CapSense_Sns__Button0__BTN__DR CYREG_GPIO_PRT6_DR
#define CapSense_Sns__Button0__BTN__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define CapSense_Sns__Button0__BTN__DR_INV CYREG_GPIO_PRT6_DR_INV
#define CapSense_Sns__Button0__BTN__DR_SET CYREG_GPIO_PRT6_DR_SET
#define CapSense_Sns__Button0__BTN__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__Button0__BTN__INTR CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__Button0__BTN__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__Button0__BTN__INTSTAT CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__Button0__BTN__MASK 0x01u
#define CapSense_Sns__Button0__BTN__PC CYREG_GPIO_PRT6_PC
#define CapSense_Sns__Button0__BTN__PC2 CYREG_GPIO_PRT6_PC2
#define CapSense_Sns__Button0__BTN__PORT 6u
#define CapSense_Sns__Button0__BTN__PS CYREG_GPIO_PRT6_PS
#define CapSense_Sns__Button0__BTN__SHIFT 0u
#define CapSense_Sns__Button1__BTN__DR CYREG_GPIO_PRT4_DR
#define CapSense_Sns__Button1__BTN__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Sns__Button1__BTN__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Sns__Button1__BTN__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Sns__Button1__BTN__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__Button1__BTN__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__Button1__BTN__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__Button1__BTN__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__Button1__BTN__MASK 0x40u
#define CapSense_Sns__Button1__BTN__PC CYREG_GPIO_PRT4_PC
#define CapSense_Sns__Button1__BTN__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Sns__Button1__BTN__PORT 4u
#define CapSense_Sns__Button1__BTN__PS CYREG_GPIO_PRT4_PS
#define CapSense_Sns__Button1__BTN__SHIFT 6u
#define Clock_1MHz__CTRL_REGISTER CYREG_PERI_PCLK_CTL18
#define Clock_1MHz__DIV_ID 0x00000044u
#define Clock_1MHz__DIV_REGISTER CYREG_PERI_DIV_16_CTL4
#define Clock_1MHz__PA_DIV_ID 0x000000FFu
#define CompM_0__0__DR CYREG_GPIO_PRT0_DR
#define CompM_0__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CompM_0__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CompM_0__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CompM_0__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define CompM_0__0__HSIOM_MASK 0x000000F0u
#define CompM_0__0__HSIOM_SHIFT 4u
#define CompM_0__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CompM_0__0__INTR CYREG_GPIO_PRT0_INTR
#define CompM_0__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CompM_0__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CompM_0__0__MASK 0x02u
#define CompM_0__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CompM_0__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CompM_0__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CompM_0__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CompM_0__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CompM_0__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CompM_0__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CompM_0__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CompM_0__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CompM_0__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CompM_0__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CompM_0__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CompM_0__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CompM_0__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CompM_0__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CompM_0__0__PC CYREG_GPIO_PRT0_PC
#define CompM_0__0__PC2 CYREG_GPIO_PRT0_PC2
#define CompM_0__0__PORT 0u
#define CompM_0__0__PS CYREG_GPIO_PRT0_PS
#define CompM_0__0__SHIFT 1u
#define CompM_0__DR CYREG_GPIO_PRT0_DR
#define CompM_0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CompM_0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CompM_0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CompM_0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CompM_0__INTR CYREG_GPIO_PRT0_INTR
#define CompM_0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CompM_0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CompM_0__MASK 0x02u
#define CompM_0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CompM_0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CompM_0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CompM_0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CompM_0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CompM_0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CompM_0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CompM_0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CompM_0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CompM_0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CompM_0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CompM_0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CompM_0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CompM_0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CompM_0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CompM_0__PC CYREG_GPIO_PRT0_PC
#define CompM_0__PC2 CYREG_GPIO_PRT0_PC2
#define CompM_0__PORT 0u
#define CompM_0__PS CYREG_GPIO_PRT0_PS
#define CompM_0__SHIFT 1u
#define CompM_1__0__DR CYREG_GPIO_PRT0_DR
#define CompM_1__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CompM_1__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CompM_1__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CompM_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define CompM_1__0__HSIOM_MASK 0x0000F000u
#define CompM_1__0__HSIOM_SHIFT 12u
#define CompM_1__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CompM_1__0__INTR CYREG_GPIO_PRT0_INTR
#define CompM_1__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CompM_1__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CompM_1__0__MASK 0x08u
#define CompM_1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CompM_1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CompM_1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CompM_1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CompM_1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CompM_1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CompM_1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CompM_1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CompM_1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CompM_1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CompM_1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CompM_1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CompM_1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CompM_1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CompM_1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CompM_1__0__PC CYREG_GPIO_PRT0_PC
#define CompM_1__0__PC2 CYREG_GPIO_PRT0_PC2
#define CompM_1__0__PORT 0u
#define CompM_1__0__PS CYREG_GPIO_PRT0_PS
#define CompM_1__0__SHIFT 3u
#define CompM_1__DR CYREG_GPIO_PRT0_DR
#define CompM_1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CompM_1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CompM_1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CompM_1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CompM_1__INTR CYREG_GPIO_PRT0_INTR
#define CompM_1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CompM_1__INTSTAT CYREG_GPIO_PRT0_INTR
#define CompM_1__MASK 0x08u
#define CompM_1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CompM_1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CompM_1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CompM_1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CompM_1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CompM_1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CompM_1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CompM_1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CompM_1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CompM_1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CompM_1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CompM_1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CompM_1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CompM_1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CompM_1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CompM_1__PC CYREG_GPIO_PRT0_PC
#define CompM_1__PC2 CYREG_GPIO_PRT0_PC2
#define CompM_1__PORT 0u
#define CompM_1__PS CYREG_GPIO_PRT0_PS
#define CompM_1__SHIFT 3u
#define CompP_0__0__DR CYREG_GPIO_PRT0_DR
#define CompP_0__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CompP_0__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CompP_0__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CompP_0__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define CompP_0__0__HSIOM_MASK 0x0000000Fu
#define CompP_0__0__HSIOM_SHIFT 0u
#define CompP_0__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CompP_0__0__INTR CYREG_GPIO_PRT0_INTR
#define CompP_0__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CompP_0__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CompP_0__0__MASK 0x01u
#define CompP_0__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CompP_0__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CompP_0__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CompP_0__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CompP_0__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CompP_0__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CompP_0__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CompP_0__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CompP_0__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CompP_0__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CompP_0__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CompP_0__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CompP_0__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CompP_0__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CompP_0__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CompP_0__0__PC CYREG_GPIO_PRT0_PC
#define CompP_0__0__PC2 CYREG_GPIO_PRT0_PC2
#define CompP_0__0__PORT 0u
#define CompP_0__0__PS CYREG_GPIO_PRT0_PS
#define CompP_0__0__SHIFT 0u
#define CompP_0__DR CYREG_GPIO_PRT0_DR
#define CompP_0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CompP_0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CompP_0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CompP_0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CompP_0__INTR CYREG_GPIO_PRT0_INTR
#define CompP_0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CompP_0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CompP_0__MASK 0x01u
#define CompP_0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CompP_0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CompP_0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CompP_0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CompP_0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CompP_0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CompP_0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CompP_0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CompP_0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CompP_0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CompP_0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CompP_0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CompP_0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CompP_0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CompP_0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CompP_0__PC CYREG_GPIO_PRT0_PC
#define CompP_0__PC2 CYREG_GPIO_PRT0_PC2
#define CompP_0__PORT 0u
#define CompP_0__PS CYREG_GPIO_PRT0_PS
#define CompP_0__SHIFT 0u
#define CompP_1__0__DR CYREG_GPIO_PRT0_DR
#define CompP_1__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CompP_1__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CompP_1__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CompP_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define CompP_1__0__HSIOM_MASK 0x00000F00u
#define CompP_1__0__HSIOM_SHIFT 8u
#define CompP_1__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CompP_1__0__INTR CYREG_GPIO_PRT0_INTR
#define CompP_1__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CompP_1__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CompP_1__0__MASK 0x04u
#define CompP_1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CompP_1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CompP_1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CompP_1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CompP_1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CompP_1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CompP_1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CompP_1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CompP_1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CompP_1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CompP_1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CompP_1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CompP_1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CompP_1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CompP_1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CompP_1__0__PC CYREG_GPIO_PRT0_PC
#define CompP_1__0__PC2 CYREG_GPIO_PRT0_PC2
#define CompP_1__0__PORT 0u
#define CompP_1__0__PS CYREG_GPIO_PRT0_PS
#define CompP_1__0__SHIFT 2u
#define CompP_1__DR CYREG_GPIO_PRT0_DR
#define CompP_1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CompP_1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CompP_1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CompP_1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CompP_1__INTR CYREG_GPIO_PRT0_INTR
#define CompP_1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CompP_1__INTSTAT CYREG_GPIO_PRT0_INTR
#define CompP_1__MASK 0x04u
#define CompP_1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CompP_1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CompP_1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CompP_1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CompP_1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CompP_1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CompP_1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CompP_1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CompP_1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CompP_1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CompP_1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CompP_1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CompP_1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CompP_1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CompP_1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CompP_1__PC CYREG_GPIO_PRT0_PC
#define CompP_1__PC2 CYREG_GPIO_PRT0_PC2
#define CompP_1__PORT 0u
#define CompP_1__PS CYREG_GPIO_PRT0_PS
#define CompP_1__SHIFT 2u
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_CONFIG CYREG_LPCOMP_CONFIG
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_CONFIG_SHIFT 0u
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_ID CYREG_LPCOMP_ID
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR CYREG_LPCOMP_INTR
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR_MASK CYREG_LPCOMP_INTR_MASK
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR_MASK_SHIFT 0u
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR_MASKED CYREG_LPCOMP_INTR_MASKED
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR_MASKED_SHIFT 0u
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET CYREG_LPCOMP_INTR_SET
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET_SHIFT 0u
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR_SHIFT 0u
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_NUMBER 1u
#define Comp_0_cy_psoc4_lpcomp_1__TRIM_A CYREG_LPCOMP_TRIM1
#define Comp_0_cy_psoc4_lpcomp_1__TRIM_B CYREG_LPCOMP_TRIM2
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_CONFIG CYREG_LPCOMP_CONFIG
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_CONFIG_SHIFT 8u
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_ID CYREG_LPCOMP_ID
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR CYREG_LPCOMP_INTR
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR_MASK CYREG_LPCOMP_INTR_MASK
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR_MASK_SHIFT 1u
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR_MASKED CYREG_LPCOMP_INTR_MASKED
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR_MASKED_SHIFT 1u
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET CYREG_LPCOMP_INTR_SET
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET_SHIFT 1u
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR_SHIFT 1u
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_NUMBER 2u
#define Comp_1_cy_psoc4_lpcomp_1__TRIM_A CYREG_LPCOMP_TRIM3
#define Comp_1_cy_psoc4_lpcomp_1__TRIM_B CYREG_LPCOMP_TRIM4
#define I2C_SCB__CTRL CYREG_SCB0_CTRL
#define I2C_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define I2C_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define I2C_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define I2C_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define I2C_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define I2C_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define I2C_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define I2C_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define I2C_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define I2C_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define I2C_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define I2C_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define I2C_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define I2C_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define I2C_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define I2C_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define I2C_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define I2C_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define I2C_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define I2C_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define I2C_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define I2C_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define I2C_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define I2C_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define I2C_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define I2C_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define I2C_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define I2C_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define I2C_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define I2C_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define I2C_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define I2C_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define I2C_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define I2C_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define I2C_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define I2C_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define I2C_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define I2C_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define I2C_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define I2C_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define I2C_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define I2C_SCB__INTR_M CYREG_SCB0_INTR_M
#define I2C_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define I2C_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define I2C_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define I2C_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define I2C_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define I2C_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define I2C_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define I2C_SCB__INTR_S CYREG_SCB0_INTR_S
#define I2C_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define I2C_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define I2C_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define I2C_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define I2C_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define I2C_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define I2C_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define I2C_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define I2C_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define I2C_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define I2C_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define I2C_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define I2C_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define I2C_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define I2C_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define I2C_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define I2C_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define I2C_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define I2C_SCB__SS0_POSISTION 0u
#define I2C_SCB__SS1_POSISTION 1u
#define I2C_SCB__SS2_POSISTION 2u
#define I2C_SCB__SS3_POSISTION 3u
#define I2C_SCB__STATUS CYREG_SCB0_STATUS
#define I2C_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define I2C_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define I2C_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define I2C_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define I2C_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define I2C_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define I2C_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define I2C_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define I2C_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL
#define I2C_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define I2C_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define I2C_SCB_IRQ__INTC_MASK 0x100u
#define I2C_SCB_IRQ__INTC_NUMBER 8u
#define I2C_SCB_IRQ__INTC_PRIOR_MASK 0xC0u
#define I2C_SCB_IRQ__INTC_PRIOR_NUM 3u
#define I2C_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define I2C_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define I2C_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR
#define I2C_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define I2C_SCBCLK__DIV_ID 0x00000043u
#define I2C_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define I2C_SCBCLK__PA_DIV_ID 0x000000FFu
#define I2C_scl__0__DR CYREG_GPIO_PRT4_DR
#define I2C_scl__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define I2C_scl__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define I2C_scl__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define I2C_scl__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2C_scl__0__HSIOM_GPIO 0u
#define I2C_scl__0__HSIOM_I2C 14u
#define I2C_scl__0__HSIOM_I2C_SCL 14u
#define I2C_scl__0__HSIOM_MASK 0x0000000Fu
#define I2C_scl__0__HSIOM_SHIFT 0u
#define I2C_scl__0__HSIOM_SPI 15u
#define I2C_scl__0__HSIOM_SPI_MOSI 15u
#define I2C_scl__0__HSIOM_UART 9u
#define I2C_scl__0__HSIOM_UART_RX 9u
#define I2C_scl__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_scl__0__INTR CYREG_GPIO_PRT4_INTR
#define I2C_scl__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_scl__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define I2C_scl__0__MASK 0x01u
#define I2C_scl__0__PC CYREG_GPIO_PRT4_PC
#define I2C_scl__0__PC2 CYREG_GPIO_PRT4_PC2
#define I2C_scl__0__PORT 4u
#define I2C_scl__0__PS CYREG_GPIO_PRT4_PS
#define I2C_scl__0__SHIFT 0u
#define I2C_scl__DR CYREG_GPIO_PRT4_DR
#define I2C_scl__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define I2C_scl__DR_INV CYREG_GPIO_PRT4_DR_INV
#define I2C_scl__DR_SET CYREG_GPIO_PRT4_DR_SET
#define I2C_scl__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_scl__INTR CYREG_GPIO_PRT4_INTR
#define I2C_scl__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_scl__INTSTAT CYREG_GPIO_PRT4_INTR
#define I2C_scl__MASK 0x01u
#define I2C_scl__PC CYREG_GPIO_PRT4_PC
#define I2C_scl__PC2 CYREG_GPIO_PRT4_PC2
#define I2C_scl__PORT 4u
#define I2C_scl__PS CYREG_GPIO_PRT4_PS
#define I2C_scl__SHIFT 0u
#define I2C_sda__0__DR CYREG_GPIO_PRT1_DR
#define I2C_sda__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define I2C_sda__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define I2C_sda__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define I2C_sda__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define I2C_sda__0__HSIOM_GPIO 0u
#define I2C_sda__0__HSIOM_I2C 14u
#define I2C_sda__0__HSIOM_I2C_SDA 14u
#define I2C_sda__0__HSIOM_MASK 0x000000F0u
#define I2C_sda__0__HSIOM_SHIFT 4u
#define I2C_sda__0__HSIOM_SPI 15u
#define I2C_sda__0__HSIOM_SPI_MISO 15u
#define I2C_sda__0__HSIOM_UART 9u
#define I2C_sda__0__HSIOM_UART_TX 9u
#define I2C_sda__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define I2C_sda__0__INTR CYREG_GPIO_PRT1_INTR
#define I2C_sda__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define I2C_sda__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define I2C_sda__0__MASK 0x02u
#define I2C_sda__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define I2C_sda__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define I2C_sda__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define I2C_sda__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define I2C_sda__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define I2C_sda__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define I2C_sda__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define I2C_sda__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define I2C_sda__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define I2C_sda__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define I2C_sda__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define I2C_sda__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define I2C_sda__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define I2C_sda__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define I2C_sda__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define I2C_sda__0__PC CYREG_GPIO_PRT1_PC
#define I2C_sda__0__PC2 CYREG_GPIO_PRT1_PC2
#define I2C_sda__0__PORT 1u
#define I2C_sda__0__PS CYREG_GPIO_PRT1_PS
#define I2C_sda__0__SHIFT 1u
#define I2C_sda__DR CYREG_GPIO_PRT1_DR
#define I2C_sda__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define I2C_sda__DR_INV CYREG_GPIO_PRT1_DR_INV
#define I2C_sda__DR_SET CYREG_GPIO_PRT1_DR_SET
#define I2C_sda__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define I2C_sda__INTR CYREG_GPIO_PRT1_INTR
#define I2C_sda__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define I2C_sda__INTSTAT CYREG_GPIO_PRT1_INTR
#define I2C_sda__MASK 0x02u
#define I2C_sda__PA__CFG0 CYREG_UDB_PA1_CFG0
#define I2C_sda__PA__CFG1 CYREG_UDB_PA1_CFG1
#define I2C_sda__PA__CFG10 CYREG_UDB_PA1_CFG10
#define I2C_sda__PA__CFG11 CYREG_UDB_PA1_CFG11
#define I2C_sda__PA__CFG12 CYREG_UDB_PA1_CFG12
#define I2C_sda__PA__CFG13 CYREG_UDB_PA1_CFG13
#define I2C_sda__PA__CFG14 CYREG_UDB_PA1_CFG14
#define I2C_sda__PA__CFG2 CYREG_UDB_PA1_CFG2
#define I2C_sda__PA__CFG3 CYREG_UDB_PA1_CFG3
#define I2C_sda__PA__CFG4 CYREG_UDB_PA1_CFG4
#define I2C_sda__PA__CFG5 CYREG_UDB_PA1_CFG5
#define I2C_sda__PA__CFG6 CYREG_UDB_PA1_CFG6
#define I2C_sda__PA__CFG7 CYREG_UDB_PA1_CFG7
#define I2C_sda__PA__CFG8 CYREG_UDB_PA1_CFG8
#define I2C_sda__PA__CFG9 CYREG_UDB_PA1_CFG9
#define I2C_sda__PC CYREG_GPIO_PRT1_PC
#define I2C_sda__PC2 CYREG_GPIO_PRT1_PC2
#define I2C_sda__PORT 1u
#define I2C_sda__PS CYREG_GPIO_PRT1_PS
#define I2C_sda__SHIFT 1u
#define Input_0_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Input_0_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Input_0_Int__INTC_MASK 0x04u
#define Input_0_Int__INTC_NUMBER 2u
#define Input_0_Int__INTC_PRIOR_MASK 0xC00000u
#define Input_0_Int__INTC_PRIOR_NUM 3u
#define Input_0_Int__INTC_PRIOR_REG CYREG_CM0_IPR0
#define Input_0_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define Input_0_Int__INTC_SET_PD_REG CYREG_CM0_ISPR
#define Input_1_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Input_1_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Input_1_Int__INTC_MASK 0x02u
#define Input_1_Int__INTC_NUMBER 1u
#define Input_1_Int__INTC_PRIOR_MASK 0xC000u
#define Input_1_Int__INTC_PRIOR_NUM 3u
#define Input_1_Int__INTC_PRIOR_REG CYREG_CM0_IPR0
#define Input_1_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define Input_1_Int__INTC_SET_PD_REG CYREG_CM0_ISPR
#define Input_Pin_0__0__DR CYREG_GPIO_PRT2_DR
#define Input_Pin_0__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Input_Pin_0__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Input_Pin_0__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Input_Pin_0__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Input_Pin_0__0__HSIOM_MASK 0x000000F0u
#define Input_Pin_0__0__HSIOM_SHIFT 4u
#define Input_Pin_0__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Pin_0__0__INTR CYREG_GPIO_PRT2_INTR
#define Input_Pin_0__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Pin_0__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Input_Pin_0__0__MASK 0x02u
#define Input_Pin_0__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Input_Pin_0__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Input_Pin_0__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Input_Pin_0__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Input_Pin_0__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Input_Pin_0__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Input_Pin_0__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Input_Pin_0__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Input_Pin_0__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Input_Pin_0__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Input_Pin_0__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Input_Pin_0__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Input_Pin_0__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Input_Pin_0__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Input_Pin_0__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Input_Pin_0__0__PC CYREG_GPIO_PRT2_PC
#define Input_Pin_0__0__PC2 CYREG_GPIO_PRT2_PC2
#define Input_Pin_0__0__PORT 2u
#define Input_Pin_0__0__PS CYREG_GPIO_PRT2_PS
#define Input_Pin_0__0__SHIFT 1u
#define Input_Pin_0__DR CYREG_GPIO_PRT2_DR
#define Input_Pin_0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Input_Pin_0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Input_Pin_0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Input_Pin_0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Pin_0__INTR CYREG_GPIO_PRT2_INTR
#define Input_Pin_0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Pin_0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Input_Pin_0__MASK 0x02u
#define Input_Pin_0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Input_Pin_0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Input_Pin_0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Input_Pin_0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Input_Pin_0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Input_Pin_0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Input_Pin_0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Input_Pin_0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Input_Pin_0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Input_Pin_0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Input_Pin_0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Input_Pin_0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Input_Pin_0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Input_Pin_0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Input_Pin_0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Input_Pin_0__PC CYREG_GPIO_PRT2_PC
#define Input_Pin_0__PC2 CYREG_GPIO_PRT2_PC2
#define Input_Pin_0__PORT 2u
#define Input_Pin_0__PS CYREG_GPIO_PRT2_PS
#define Input_Pin_0__SHIFT 1u
#define Input_Pin_0__SNAP CYREG_GPIO_PRT2_INTR
#define Input_Pin_1__0__DR CYREG_GPIO_PRT1_DR
#define Input_Pin_1__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Input_Pin_1__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Input_Pin_1__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Input_Pin_1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Input_Pin_1__0__HSIOM_MASK 0x00000F00u
#define Input_Pin_1__0__HSIOM_SHIFT 8u
#define Input_Pin_1__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Input_Pin_1__0__INTR CYREG_GPIO_PRT1_INTR
#define Input_Pin_1__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Input_Pin_1__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Input_Pin_1__0__MASK 0x04u
#define Input_Pin_1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Input_Pin_1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Input_Pin_1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Input_Pin_1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Input_Pin_1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Input_Pin_1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Input_Pin_1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Input_Pin_1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Input_Pin_1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Input_Pin_1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Input_Pin_1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Input_Pin_1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Input_Pin_1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Input_Pin_1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Input_Pin_1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Input_Pin_1__0__PC CYREG_GPIO_PRT1_PC
#define Input_Pin_1__0__PC2 CYREG_GPIO_PRT1_PC2
#define Input_Pin_1__0__PORT 1u
#define Input_Pin_1__0__PS CYREG_GPIO_PRT1_PS
#define Input_Pin_1__0__SHIFT 2u
#define Input_Pin_1__DR CYREG_GPIO_PRT1_DR
#define Input_Pin_1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Input_Pin_1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Input_Pin_1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Input_Pin_1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Input_Pin_1__INTR CYREG_GPIO_PRT1_INTR
#define Input_Pin_1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Input_Pin_1__INTSTAT CYREG_GPIO_PRT1_INTR
#define Input_Pin_1__MASK 0x04u
#define Input_Pin_1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Input_Pin_1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Input_Pin_1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Input_Pin_1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Input_Pin_1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Input_Pin_1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Input_Pin_1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Input_Pin_1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Input_Pin_1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Input_Pin_1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Input_Pin_1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Input_Pin_1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Input_Pin_1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Input_Pin_1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Input_Pin_1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Input_Pin_1__PC CYREG_GPIO_PRT1_PC
#define Input_Pin_1__PC2 CYREG_GPIO_PRT1_PC2
#define Input_Pin_1__PORT 1u
#define Input_Pin_1__PS CYREG_GPIO_PRT1_PS
#define Input_Pin_1__SHIFT 2u
#define Input_Pin_1__SNAP CYREG_GPIO_PRT1_INTR
#define LPComp_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define LPComp_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define LPComp_Int__INTC_MASK 0x40u
#define LPComp_Int__INTC_NUMBER 6u
#define LPComp_Int__INTC_PRIOR_MASK 0xC00000u
#define LPComp_Int__INTC_PRIOR_NUM 3u
#define LPComp_Int__INTC_PRIOR_REG CYREG_CM0_IPR1
#define LPComp_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define LPComp_Int__INTC_SET_PD_REG CYREG_CM0_ISPR
#define Output_Pin_0__0__DR CYREG_GPIO_PRT1_DR
#define Output_Pin_0__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Output_Pin_0__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Output_Pin_0__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Output_Pin_0__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Output_Pin_0__0__HSIOM_MASK 0x0000F000u
#define Output_Pin_0__0__HSIOM_SHIFT 12u
#define Output_Pin_0__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Output_Pin_0__0__INTR CYREG_GPIO_PRT1_INTR
#define Output_Pin_0__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Output_Pin_0__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Output_Pin_0__0__MASK 0x08u
#define Output_Pin_0__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Output_Pin_0__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Output_Pin_0__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Output_Pin_0__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Output_Pin_0__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Output_Pin_0__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Output_Pin_0__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Output_Pin_0__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Output_Pin_0__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Output_Pin_0__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Output_Pin_0__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Output_Pin_0__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Output_Pin_0__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Output_Pin_0__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Output_Pin_0__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Output_Pin_0__0__PC CYREG_GPIO_PRT1_PC
#define Output_Pin_0__0__PC2 CYREG_GPIO_PRT1_PC2
#define Output_Pin_0__0__PORT 1u
#define Output_Pin_0__0__PS CYREG_GPIO_PRT1_PS
#define Output_Pin_0__0__SHIFT 3u
#define Output_Pin_0__DR CYREG_GPIO_PRT1_DR
#define Output_Pin_0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Output_Pin_0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Output_Pin_0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Output_Pin_0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Output_Pin_0__INTR CYREG_GPIO_PRT1_INTR
#define Output_Pin_0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Output_Pin_0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Output_Pin_0__MASK 0x08u
#define Output_Pin_0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Output_Pin_0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Output_Pin_0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Output_Pin_0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Output_Pin_0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Output_Pin_0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Output_Pin_0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Output_Pin_0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Output_Pin_0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Output_Pin_0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Output_Pin_0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Output_Pin_0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Output_Pin_0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Output_Pin_0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Output_Pin_0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Output_Pin_0__PC CYREG_GPIO_PRT1_PC
#define Output_Pin_0__PC2 CYREG_GPIO_PRT1_PC2
#define Output_Pin_0__PORT 1u
#define Output_Pin_0__PS CYREG_GPIO_PRT1_PS
#define Output_Pin_0__SHIFT 3u
#define Output_Pin_1__0__DR CYREG_GPIO_PRT1_DR
#define Output_Pin_1__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Output_Pin_1__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Output_Pin_1__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Output_Pin_1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Output_Pin_1__0__HSIOM_MASK 0xF0000000u
#define Output_Pin_1__0__HSIOM_SHIFT 28u
#define Output_Pin_1__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Output_Pin_1__0__INTR CYREG_GPIO_PRT1_INTR
#define Output_Pin_1__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Output_Pin_1__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Output_Pin_1__0__MASK 0x80u
#define Output_Pin_1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Output_Pin_1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Output_Pin_1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Output_Pin_1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Output_Pin_1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Output_Pin_1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Output_Pin_1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Output_Pin_1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Output_Pin_1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Output_Pin_1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Output_Pin_1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Output_Pin_1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Output_Pin_1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Output_Pin_1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Output_Pin_1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Output_Pin_1__0__PC CYREG_GPIO_PRT1_PC
#define Output_Pin_1__0__PC2 CYREG_GPIO_PRT1_PC2
#define Output_Pin_1__0__PORT 1u
#define Output_Pin_1__0__PS CYREG_GPIO_PRT1_PS
#define Output_Pin_1__0__SHIFT 7u
#define Output_Pin_1__DR CYREG_GPIO_PRT1_DR
#define Output_Pin_1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Output_Pin_1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Output_Pin_1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Output_Pin_1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Output_Pin_1__INTR CYREG_GPIO_PRT1_INTR
#define Output_Pin_1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Output_Pin_1__INTSTAT CYREG_GPIO_PRT1_INTR
#define Output_Pin_1__MASK 0x80u
#define Output_Pin_1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Output_Pin_1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Output_Pin_1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Output_Pin_1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Output_Pin_1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Output_Pin_1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Output_Pin_1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Output_Pin_1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Output_Pin_1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Output_Pin_1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Output_Pin_1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Output_Pin_1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Output_Pin_1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Output_Pin_1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Output_Pin_1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Output_Pin_1__PC CYREG_GPIO_PRT1_PC
#define Output_Pin_1__PC2 CYREG_GPIO_PRT1_PC2
#define Output_Pin_1__PORT 1u
#define Output_Pin_1__PS CYREG_GPIO_PRT1_PS
#define Output_Pin_1__SHIFT 7u
#define PWM_0_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define PWM_0_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define PWM_0_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define PWM_0_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define PWM_0_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define PWM_0_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define PWM_0_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define PWM_0_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define PWM_0_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define PWM_0_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define PWM_0_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define PWM_0_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define PWM_0_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define PWM_0_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2
#define PWM_0_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define PWM_0_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define PWM_0_Int__INTC_MASK 0x80000u
#define PWM_0_Int__INTC_NUMBER 19u
#define PWM_0_Int__INTC_PRIOR_MASK 0xC0000000u
#define PWM_0_Int__INTC_PRIOR_NUM 3u
#define PWM_0_Int__INTC_PRIOR_REG CYREG_CM0_IPR4
#define PWM_0_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define PWM_0_Int__INTC_SET_PD_REG CYREG_CM0_ISPR
#define PWM_0_Out__0__DR CYREG_GPIO_PRT2_DR
#define PWM_0_Out__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define PWM_0_Out__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define PWM_0_Out__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define PWM_0_Out__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define PWM_0_Out__0__HSIOM_MASK 0x000F0000u
#define PWM_0_Out__0__HSIOM_SHIFT 16u
#define PWM_0_Out__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define PWM_0_Out__0__INTR CYREG_GPIO_PRT2_INTR
#define PWM_0_Out__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define PWM_0_Out__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define PWM_0_Out__0__MASK 0x10u
#define PWM_0_Out__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define PWM_0_Out__0__OUT_SEL_SHIFT 8u
#define PWM_0_Out__0__OUT_SEL_VAL -1u
#define PWM_0_Out__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PWM_0_Out__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PWM_0_Out__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PWM_0_Out__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PWM_0_Out__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PWM_0_Out__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PWM_0_Out__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PWM_0_Out__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PWM_0_Out__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PWM_0_Out__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PWM_0_Out__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PWM_0_Out__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PWM_0_Out__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PWM_0_Out__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PWM_0_Out__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PWM_0_Out__0__PC CYREG_GPIO_PRT2_PC
#define PWM_0_Out__0__PC2 CYREG_GPIO_PRT2_PC2
#define PWM_0_Out__0__PORT 2u
#define PWM_0_Out__0__PS CYREG_GPIO_PRT2_PS
#define PWM_0_Out__0__SHIFT 4u
#define PWM_0_Out__DR CYREG_GPIO_PRT2_DR
#define PWM_0_Out__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define PWM_0_Out__DR_INV CYREG_GPIO_PRT2_DR_INV
#define PWM_0_Out__DR_SET CYREG_GPIO_PRT2_DR_SET
#define PWM_0_Out__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define PWM_0_Out__INTR CYREG_GPIO_PRT2_INTR
#define PWM_0_Out__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define PWM_0_Out__INTSTAT CYREG_GPIO_PRT2_INTR
#define PWM_0_Out__MASK 0x10u
#define PWM_0_Out__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PWM_0_Out__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PWM_0_Out__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PWM_0_Out__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PWM_0_Out__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PWM_0_Out__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PWM_0_Out__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PWM_0_Out__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PWM_0_Out__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PWM_0_Out__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PWM_0_Out__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PWM_0_Out__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PWM_0_Out__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PWM_0_Out__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PWM_0_Out__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PWM_0_Out__PC CYREG_GPIO_PRT2_PC
#define PWM_0_Out__PC2 CYREG_GPIO_PRT2_PC2
#define PWM_0_Out__PORT 2u
#define PWM_0_Out__PS CYREG_GPIO_PRT2_PS
#define PWM_0_Out__SHIFT 4u
#define PWM_1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define PWM_1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define PWM_1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define PWM_1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define PWM_1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define PWM_1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define PWM_1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define PWM_1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define PWM_1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2
#define PWM_1_Out__0__DR CYREG_GPIO_PRT3_DR
#define PWM_1_Out__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define PWM_1_Out__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define PWM_1_Out__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define PWM_1_Out__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define PWM_1_Out__0__HSIOM_MASK 0x000F0000u
#define PWM_1_Out__0__HSIOM_SHIFT 16u
#define PWM_1_Out__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define PWM_1_Out__0__INTR CYREG_GPIO_PRT3_INTR
#define PWM_1_Out__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define PWM_1_Out__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define PWM_1_Out__0__MASK 0x10u
#define PWM_1_Out__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define PWM_1_Out__0__OUT_SEL_SHIFT 8u
#define PWM_1_Out__0__OUT_SEL_VAL -1u
#define PWM_1_Out__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define PWM_1_Out__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define PWM_1_Out__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define PWM_1_Out__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define PWM_1_Out__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define PWM_1_Out__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define PWM_1_Out__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define PWM_1_Out__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define PWM_1_Out__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define PWM_1_Out__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define PWM_1_Out__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define PWM_1_Out__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define PWM_1_Out__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define PWM_1_Out__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define PWM_1_Out__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define PWM_1_Out__0__PC CYREG_GPIO_PRT3_PC
#define PWM_1_Out__0__PC2 CYREG_GPIO_PRT3_PC2
#define PWM_1_Out__0__PORT 3u
#define PWM_1_Out__0__PS CYREG_GPIO_PRT3_PS
#define PWM_1_Out__0__SHIFT 4u
#define PWM_1_Out__DR CYREG_GPIO_PRT3_DR
#define PWM_1_Out__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define PWM_1_Out__DR_INV CYREG_GPIO_PRT3_DR_INV
#define PWM_1_Out__DR_SET CYREG_GPIO_PRT3_DR_SET
#define PWM_1_Out__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define PWM_1_Out__INTR CYREG_GPIO_PRT3_INTR
#define PWM_1_Out__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define PWM_1_Out__INTSTAT CYREG_GPIO_PRT3_INTR
#define PWM_1_Out__MASK 0x10u
#define PWM_1_Out__PA__CFG0 CYREG_UDB_PA3_CFG0
#define PWM_1_Out__PA__CFG1 CYREG_UDB_PA3_CFG1
#define PWM_1_Out__PA__CFG10 CYREG_UDB_PA3_CFG10
#define PWM_1_Out__PA__CFG11 CYREG_UDB_PA3_CFG11
#define PWM_1_Out__PA__CFG12 CYREG_UDB_PA3_CFG12
#define PWM_1_Out__PA__CFG13 CYREG_UDB_PA3_CFG13
#define PWM_1_Out__PA__CFG14 CYREG_UDB_PA3_CFG14
#define PWM_1_Out__PA__CFG2 CYREG_UDB_PA3_CFG2
#define PWM_1_Out__PA__CFG3 CYREG_UDB_PA3_CFG3
#define PWM_1_Out__PA__CFG4 CYREG_UDB_PA3_CFG4
#define PWM_1_Out__PA__CFG5 CYREG_UDB_PA3_CFG5
#define PWM_1_Out__PA__CFG6 CYREG_UDB_PA3_CFG6
#define PWM_1_Out__PA__CFG7 CYREG_UDB_PA3_CFG7
#define PWM_1_Out__PA__CFG8 CYREG_UDB_PA3_CFG8
#define PWM_1_Out__PA__CFG9 CYREG_UDB_PA3_CFG9
#define PWM_1_Out__PC CYREG_GPIO_PRT3_PC
#define PWM_1_Out__PC2 CYREG_GPIO_PRT3_PC2
#define PWM_1_Out__PORT 3u
#define PWM_1_Out__PS CYREG_GPIO_PRT3_PS
#define PWM_1_Out__SHIFT 4u
#define PWM_2_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT7_CC
#define PWM_2_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT7_CC_BUFF
#define PWM_2_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT7_COUNTER
#define PWM_2_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT7_CTRL
#define PWM_2_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT7_INTR
#define PWM_2_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT7_INTR_MASK
#define PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT7_INTR_MASKED
#define PWM_2_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT7_INTR_SET
#define PWM_2_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT7_PERIOD
#define PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT7_PERIOD_BUFF
#define PWM_2_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT7_STATUS
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x80u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 7u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x8000u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 15u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x80000000u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 31u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x800000u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 23u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x80u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 7u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x80u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 7u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER 7u
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT7_TR_CTRL0
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT7_TR_CTRL1
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT7_TR_CTRL2
#define PWM_2_Out__0__DR CYREG_GPIO_PRT1_DR
#define PWM_2_Out__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define PWM_2_Out__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define PWM_2_Out__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define PWM_2_Out__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define PWM_2_Out__0__HSIOM_MASK 0x0F000000u
#define PWM_2_Out__0__HSIOM_SHIFT 24u
#define PWM_2_Out__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define PWM_2_Out__0__INTR CYREG_GPIO_PRT1_INTR
#define PWM_2_Out__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define PWM_2_Out__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define PWM_2_Out__0__MASK 0x40u
#define PWM_2_Out__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define PWM_2_Out__0__OUT_SEL_SHIFT 12u
#define PWM_2_Out__0__OUT_SEL_VAL -1u
#define PWM_2_Out__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PWM_2_Out__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PWM_2_Out__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PWM_2_Out__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PWM_2_Out__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PWM_2_Out__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PWM_2_Out__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PWM_2_Out__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PWM_2_Out__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PWM_2_Out__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PWM_2_Out__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PWM_2_Out__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PWM_2_Out__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PWM_2_Out__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PWM_2_Out__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PWM_2_Out__0__PC CYREG_GPIO_PRT1_PC
#define PWM_2_Out__0__PC2 CYREG_GPIO_PRT1_PC2
#define PWM_2_Out__0__PORT 1u
#define PWM_2_Out__0__PS CYREG_GPIO_PRT1_PS
#define PWM_2_Out__0__SHIFT 6u
#define PWM_2_Out__DR CYREG_GPIO_PRT1_DR
#define PWM_2_Out__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define PWM_2_Out__DR_INV CYREG_GPIO_PRT1_DR_INV
#define PWM_2_Out__DR_SET CYREG_GPIO_PRT1_DR_SET
#define PWM_2_Out__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define PWM_2_Out__INTR CYREG_GPIO_PRT1_INTR
#define PWM_2_Out__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define PWM_2_Out__INTSTAT CYREG_GPIO_PRT1_INTR
#define PWM_2_Out__MASK 0x40u
#define PWM_2_Out__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PWM_2_Out__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PWM_2_Out__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PWM_2_Out__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PWM_2_Out__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PWM_2_Out__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PWM_2_Out__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PWM_2_Out__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PWM_2_Out__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PWM_2_Out__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PWM_2_Out__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PWM_2_Out__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PWM_2_Out__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PWM_2_Out__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PWM_2_Out__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PWM_2_Out__PC CYREG_GPIO_PRT1_PC
#define PWM_2_Out__PC2 CYREG_GPIO_PRT1_PC2
#define PWM_2_Out__PORT 1u
#define PWM_2_Out__PS CYREG_GPIO_PRT1_PS
#define PWM_2_Out__SHIFT 6u
#define SPI_miso_s__0__DR CYREG_GPIO_PRT0_DR
#define SPI_miso_s__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_miso_s__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_miso_s__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_miso_s__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SPI_miso_s__0__HSIOM_GPIO 0u
#define SPI_miso_s__0__HSIOM_I2C 14u
#define SPI_miso_s__0__HSIOM_I2C_SDA 14u
#define SPI_miso_s__0__HSIOM_MASK 0x00F00000u
#define SPI_miso_s__0__HSIOM_SHIFT 20u
#define SPI_miso_s__0__HSIOM_SPI 15u
#define SPI_miso_s__0__HSIOM_SPI_MISO 15u
#define SPI_miso_s__0__HSIOM_UART 9u
#define SPI_miso_s__0__HSIOM_UART_TX 9u
#define SPI_miso_s__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_miso_s__0__INTR CYREG_GPIO_PRT0_INTR
#define SPI_miso_s__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_miso_s__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_miso_s__0__MASK 0x20u
#define SPI_miso_s__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define SPI_miso_s__0__OUT_SEL_SHIFT 10u
#define SPI_miso_s__0__OUT_SEL_VAL -1u
#define SPI_miso_s__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_miso_s__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_miso_s__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_miso_s__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_miso_s__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_miso_s__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_miso_s__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_miso_s__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_miso_s__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_miso_s__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_miso_s__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_miso_s__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_miso_s__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_miso_s__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_miso_s__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_miso_s__0__PC CYREG_GPIO_PRT0_PC
#define SPI_miso_s__0__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_miso_s__0__PORT 0u
#define SPI_miso_s__0__PS CYREG_GPIO_PRT0_PS
#define SPI_miso_s__0__SHIFT 5u
#define SPI_miso_s__DR CYREG_GPIO_PRT0_DR
#define SPI_miso_s__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_miso_s__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_miso_s__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_miso_s__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_miso_s__INTR CYREG_GPIO_PRT0_INTR
#define SPI_miso_s__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_miso_s__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_miso_s__MASK 0x20u
#define SPI_miso_s__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_miso_s__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_miso_s__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_miso_s__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_miso_s__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_miso_s__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_miso_s__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_miso_s__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_miso_s__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_miso_s__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_miso_s__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_miso_s__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_miso_s__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_miso_s__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_miso_s__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_miso_s__PC CYREG_GPIO_PRT0_PC
#define SPI_miso_s__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_miso_s__PORT 0u
#define SPI_miso_s__PS CYREG_GPIO_PRT0_PS
#define SPI_miso_s__SHIFT 5u
#define SPI_mosi_s__0__DR CYREG_GPIO_PRT0_DR
#define SPI_mosi_s__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_mosi_s__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_mosi_s__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_mosi_s__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SPI_mosi_s__0__HSIOM_GPIO 0u
#define SPI_mosi_s__0__HSIOM_I2C 14u
#define SPI_mosi_s__0__HSIOM_I2C_SCL 14u
#define SPI_mosi_s__0__HSIOM_MASK 0x000F0000u
#define SPI_mosi_s__0__HSIOM_SHIFT 16u
#define SPI_mosi_s__0__HSIOM_SPI 15u
#define SPI_mosi_s__0__HSIOM_SPI_MOSI 15u
#define SPI_mosi_s__0__HSIOM_UART 9u
#define SPI_mosi_s__0__HSIOM_UART_RX 9u
#define SPI_mosi_s__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_mosi_s__0__INTR CYREG_GPIO_PRT0_INTR
#define SPI_mosi_s__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_mosi_s__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_mosi_s__0__MASK 0x10u
#define SPI_mosi_s__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_mosi_s__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_mosi_s__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_mosi_s__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_mosi_s__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_mosi_s__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_mosi_s__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_mosi_s__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_mosi_s__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_mosi_s__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_mosi_s__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_mosi_s__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_mosi_s__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_mosi_s__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_mosi_s__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_mosi_s__0__PC CYREG_GPIO_PRT0_PC
#define SPI_mosi_s__0__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_mosi_s__0__PORT 0u
#define SPI_mosi_s__0__PS CYREG_GPIO_PRT0_PS
#define SPI_mosi_s__0__SHIFT 4u
#define SPI_mosi_s__DR CYREG_GPIO_PRT0_DR
#define SPI_mosi_s__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_mosi_s__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_mosi_s__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_mosi_s__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_mosi_s__INTR CYREG_GPIO_PRT0_INTR
#define SPI_mosi_s__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_mosi_s__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_mosi_s__MASK 0x10u
#define SPI_mosi_s__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_mosi_s__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_mosi_s__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_mosi_s__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_mosi_s__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_mosi_s__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_mosi_s__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_mosi_s__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_mosi_s__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_mosi_s__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_mosi_s__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_mosi_s__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_mosi_s__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_mosi_s__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_mosi_s__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_mosi_s__PC CYREG_GPIO_PRT0_PC
#define SPI_mosi_s__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_mosi_s__PORT 0u
#define SPI_mosi_s__PS CYREG_GPIO_PRT0_PS
#define SPI_mosi_s__SHIFT 4u
#define SPI_SCB__CTRL CYREG_SCB1_CTRL
#define SPI_SCB__EZ_DATA0 CYREG_SCB1_EZ_DATA0
#define SPI_SCB__EZ_DATA1 CYREG_SCB1_EZ_DATA1
#define SPI_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define SPI_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define SPI_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define SPI_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define SPI_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define SPI_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define SPI_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define SPI_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define SPI_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define SPI_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define SPI_SCB__EZ_DATA2 CYREG_SCB1_EZ_DATA2
#define SPI_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define SPI_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define SPI_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define SPI_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define SPI_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define SPI_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define SPI_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define SPI_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define SPI_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define SPI_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define SPI_SCB__EZ_DATA3 CYREG_SCB1_EZ_DATA3
#define SPI_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define SPI_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define SPI_SCB__EZ_DATA4 CYREG_SCB1_EZ_DATA4
#define SPI_SCB__EZ_DATA5 CYREG_SCB1_EZ_DATA5
#define SPI_SCB__EZ_DATA6 CYREG_SCB1_EZ_DATA6
#define SPI_SCB__EZ_DATA7 CYREG_SCB1_EZ_DATA7
#define SPI_SCB__EZ_DATA8 CYREG_SCB1_EZ_DATA8
#define SPI_SCB__EZ_DATA9 CYREG_SCB1_EZ_DATA9
#define SPI_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define SPI_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define SPI_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define SPI_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define SPI_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define SPI_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define SPI_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define SPI_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define SPI_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define SPI_SCB__INTR_M CYREG_SCB1_INTR_M
#define SPI_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define SPI_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define SPI_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define SPI_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define SPI_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define SPI_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define SPI_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define SPI_SCB__INTR_S CYREG_SCB1_INTR_S
#define SPI_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define SPI_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define SPI_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define SPI_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define SPI_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define SPI_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define SPI_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define SPI_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define SPI_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define SPI_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define SPI_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define SPI_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define SPI_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define SPI_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define SPI_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define SPI_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define SPI_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define SPI_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define SPI_SCB__SS0_POSISTION 0u
#define SPI_SCB__SS1_POSISTION 1u
#define SPI_SCB__SS2_POSISTION 2u
#define SPI_SCB__SS3_POSISTION 3u
#define SPI_SCB__STATUS CYREG_SCB1_STATUS
#define SPI_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define SPI_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define SPI_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define SPI_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define SPI_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define SPI_SCB__UART_FLOW_CTRL CYREG_SCB1_UART_FLOW_CTRL
#define SPI_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define SPI_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define SPI_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL
#define SPI_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL3
#define SPI_SCBCLK__DIV_ID 0x00000042u
#define SPI_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define SPI_SCBCLK__PA_DIV_ID 0x000000FFu
#define SPI_sclk_s__0__DR CYREG_GPIO_PRT0_DR
#define SPI_sclk_s__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_sclk_s__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_sclk_s__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_sclk_s__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SPI_sclk_s__0__HSIOM_GPIO 0u
#define SPI_sclk_s__0__HSIOM_MASK 0x0F000000u
#define SPI_sclk_s__0__HSIOM_SHIFT 24u
#define SPI_sclk_s__0__HSIOM_SPI 15u
#define SPI_sclk_s__0__HSIOM_SPI_CLK 15u
#define SPI_sclk_s__0__HSIOM_UART 9u
#define SPI_sclk_s__0__HSIOM_UART_CTS 9u
#define SPI_sclk_s__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_sclk_s__0__INTR CYREG_GPIO_PRT0_INTR
#define SPI_sclk_s__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_sclk_s__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_sclk_s__0__MASK 0x40u
#define SPI_sclk_s__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_sclk_s__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_sclk_s__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_sclk_s__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_sclk_s__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_sclk_s__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_sclk_s__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_sclk_s__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_sclk_s__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_sclk_s__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_sclk_s__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_sclk_s__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_sclk_s__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_sclk_s__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_sclk_s__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_sclk_s__0__PC CYREG_GPIO_PRT0_PC
#define SPI_sclk_s__0__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_sclk_s__0__PORT 0u
#define SPI_sclk_s__0__PS CYREG_GPIO_PRT0_PS
#define SPI_sclk_s__0__SHIFT 6u
#define SPI_sclk_s__DR CYREG_GPIO_PRT0_DR
#define SPI_sclk_s__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_sclk_s__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_sclk_s__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_sclk_s__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_sclk_s__INTR CYREG_GPIO_PRT0_INTR
#define SPI_sclk_s__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_sclk_s__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_sclk_s__MASK 0x40u
#define SPI_sclk_s__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_sclk_s__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_sclk_s__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_sclk_s__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_sclk_s__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_sclk_s__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_sclk_s__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_sclk_s__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_sclk_s__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_sclk_s__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_sclk_s__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_sclk_s__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_sclk_s__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_sclk_s__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_sclk_s__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_sclk_s__PC CYREG_GPIO_PRT0_PC
#define SPI_sclk_s__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_sclk_s__PORT 0u
#define SPI_sclk_s__PS CYREG_GPIO_PRT0_PS
#define SPI_sclk_s__SHIFT 6u
#define SPI_ss_s__0__DR CYREG_GPIO_PRT0_DR
#define SPI_ss_s__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_ss_s__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_ss_s__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_ss_s__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SPI_ss_s__0__HSIOM_GPIO 0u
#define SPI_ss_s__0__HSIOM_MASK 0xF0000000u
#define SPI_ss_s__0__HSIOM_SHIFT 28u
#define SPI_ss_s__0__HSIOM_SPI 15u
#define SPI_ss_s__0__HSIOM_SPI_SELECT0 15u
#define SPI_ss_s__0__HSIOM_UART 9u
#define SPI_ss_s__0__HSIOM_UART_RTS 9u
#define SPI_ss_s__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_ss_s__0__INTR CYREG_GPIO_PRT0_INTR
#define SPI_ss_s__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_ss_s__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_ss_s__0__MASK 0x80u
#define SPI_ss_s__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_ss_s__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_ss_s__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_ss_s__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_ss_s__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_ss_s__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_ss_s__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_ss_s__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_ss_s__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_ss_s__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_ss_s__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_ss_s__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_ss_s__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_ss_s__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_ss_s__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_ss_s__0__PC CYREG_GPIO_PRT0_PC
#define SPI_ss_s__0__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_ss_s__0__PORT 0u
#define SPI_ss_s__0__PS CYREG_GPIO_PRT0_PS
#define SPI_ss_s__0__SHIFT 7u
#define SPI_ss_s__DR CYREG_GPIO_PRT0_DR
#define SPI_ss_s__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_ss_s__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_ss_s__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_ss_s__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_ss_s__INTR CYREG_GPIO_PRT0_INTR
#define SPI_ss_s__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_ss_s__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_ss_s__MASK 0x80u
#define SPI_ss_s__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_ss_s__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_ss_s__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_ss_s__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_ss_s__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_ss_s__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_ss_s__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_ss_s__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_ss_s__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_ss_s__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_ss_s__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_ss_s__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_ss_s__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_ss_s__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_ss_s__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_ss_s__PC CYREG_GPIO_PRT0_PC
#define SPI_ss_s__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_ss_s__PORT 0u
#define SPI_ss_s__PS CYREG_GPIO_PRT0_PS
#define SPI_ss_s__SHIFT 7u
#define Timer_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define Timer_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define Timer_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define Timer_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define Timer_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define Timer_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define Timer_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define Timer_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define Timer_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define Timer_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define Timer_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define Timer_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define Timer_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2
#define Timer_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Timer_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Timer_Int__INTC_MASK 0x100000u
#define Timer_Int__INTC_NUMBER 20u
#define Timer_Int__INTC_PRIOR_MASK 0xC0u
#define Timer_Int__INTC_PRIOR_NUM 3u
#define Timer_Int__INTC_PRIOR_REG CYREG_CM0_IPR5
#define Timer_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define Timer_Int__INTC_SET_PD_REG CYREG_CM0_ISPR
#define Timer_Pin__0__DR CYREG_GPIO_PRT1_DR
#define Timer_Pin__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Timer_Pin__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Timer_Pin__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Timer_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Timer_Pin__0__HSIOM_MASK 0x000F0000u
#define Timer_Pin__0__HSIOM_SHIFT 16u
#define Timer_Pin__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Timer_Pin__0__INTR CYREG_GPIO_PRT1_INTR
#define Timer_Pin__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Timer_Pin__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Timer_Pin__0__MASK 0x10u
#define Timer_Pin__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Timer_Pin__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Timer_Pin__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Timer_Pin__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Timer_Pin__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Timer_Pin__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Timer_Pin__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Timer_Pin__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Timer_Pin__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Timer_Pin__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Timer_Pin__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Timer_Pin__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Timer_Pin__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Timer_Pin__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Timer_Pin__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Timer_Pin__0__PC CYREG_GPIO_PRT1_PC
#define Timer_Pin__0__PC2 CYREG_GPIO_PRT1_PC2
#define Timer_Pin__0__PORT 1u
#define Timer_Pin__0__PS CYREG_GPIO_PRT1_PS
#define Timer_Pin__0__SHIFT 4u
#define Timer_Pin__DR CYREG_GPIO_PRT1_DR
#define Timer_Pin__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Timer_Pin__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Timer_Pin__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Timer_Pin__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Timer_Pin__INTR CYREG_GPIO_PRT1_INTR
#define Timer_Pin__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Timer_Pin__INTSTAT CYREG_GPIO_PRT1_INTR
#define Timer_Pin__MASK 0x10u
#define Timer_Pin__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Timer_Pin__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Timer_Pin__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Timer_Pin__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Timer_Pin__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Timer_Pin__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Timer_Pin__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Timer_Pin__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Timer_Pin__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Timer_Pin__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Timer_Pin__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Timer_Pin__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Timer_Pin__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Timer_Pin__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Timer_Pin__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Timer_Pin__PC CYREG_GPIO_PRT1_PC
#define Timer_Pin__PC2 CYREG_GPIO_PRT1_PC2
#define Timer_Pin__PORT 1u
#define Timer_Pin__PS CYREG_GPIO_PRT1_PS
#define Timer_Pin__SHIFT 4u
#define UART_rx__0__DR CYREG_GPIO_PRT7_DR
#define UART_rx__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define UART_rx__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define UART_rx__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define UART_rx__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define UART_rx__0__HSIOM_GPIO 0u
#define UART_rx__0__HSIOM_I2C 14u
#define UART_rx__0__HSIOM_I2C_SCL 14u
#define UART_rx__0__HSIOM_MASK 0x0000000Fu
#define UART_rx__0__HSIOM_SHIFT 0u
#define UART_rx__0__HSIOM_SPI 15u
#define UART_rx__0__HSIOM_SPI_MOSI 15u
#define UART_rx__0__HSIOM_UART 9u
#define UART_rx__0__HSIOM_UART_RX 9u
#define UART_rx__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_rx__0__INTR CYREG_GPIO_PRT7_INTR
#define UART_rx__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_rx__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define UART_rx__0__MASK 0x01u
#define UART_rx__0__PC CYREG_GPIO_PRT7_PC
#define UART_rx__0__PC2 CYREG_GPIO_PRT7_PC2
#define UART_rx__0__PORT 7u
#define UART_rx__0__PS CYREG_GPIO_PRT7_PS
#define UART_rx__0__SHIFT 0u
#define UART_rx__DR CYREG_GPIO_PRT7_DR
#define UART_rx__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define UART_rx__DR_INV CYREG_GPIO_PRT7_DR_INV
#define UART_rx__DR_SET CYREG_GPIO_PRT7_DR_SET
#define UART_rx__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_rx__INTR CYREG_GPIO_PRT7_INTR
#define UART_rx__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_rx__INTSTAT CYREG_GPIO_PRT7_INTR
#define UART_rx__MASK 0x01u
#define UART_rx__PC CYREG_GPIO_PRT7_PC
#define UART_rx__PC2 CYREG_GPIO_PRT7_PC2
#define UART_rx__PORT 7u
#define UART_rx__PS CYREG_GPIO_PRT7_PS
#define UART_rx__SHIFT 0u
#define UART_SCB__CTRL CYREG_SCB3_CTRL
#define UART_SCB__EZ_DATA0 CYREG_SCB3_EZ_DATA0
#define UART_SCB__EZ_DATA1 CYREG_SCB3_EZ_DATA1
#define UART_SCB__EZ_DATA10 CYREG_SCB3_EZ_DATA10
#define UART_SCB__EZ_DATA11 CYREG_SCB3_EZ_DATA11
#define UART_SCB__EZ_DATA12 CYREG_SCB3_EZ_DATA12
#define UART_SCB__EZ_DATA13 CYREG_SCB3_EZ_DATA13
#define UART_SCB__EZ_DATA14 CYREG_SCB3_EZ_DATA14
#define UART_SCB__EZ_DATA15 CYREG_SCB3_EZ_DATA15
#define UART_SCB__EZ_DATA16 CYREG_SCB3_EZ_DATA16
#define UART_SCB__EZ_DATA17 CYREG_SCB3_EZ_DATA17
#define UART_SCB__EZ_DATA18 CYREG_SCB3_EZ_DATA18
#define UART_SCB__EZ_DATA19 CYREG_SCB3_EZ_DATA19
#define UART_SCB__EZ_DATA2 CYREG_SCB3_EZ_DATA2
#define UART_SCB__EZ_DATA20 CYREG_SCB3_EZ_DATA20
#define UART_SCB__EZ_DATA21 CYREG_SCB3_EZ_DATA21
#define UART_SCB__EZ_DATA22 CYREG_SCB3_EZ_DATA22
#define UART_SCB__EZ_DATA23 CYREG_SCB3_EZ_DATA23
#define UART_SCB__EZ_DATA24 CYREG_SCB3_EZ_DATA24
#define UART_SCB__EZ_DATA25 CYREG_SCB3_EZ_DATA25
#define UART_SCB__EZ_DATA26 CYREG_SCB3_EZ_DATA26
#define UART_SCB__EZ_DATA27 CYREG_SCB3_EZ_DATA27
#define UART_SCB__EZ_DATA28 CYREG_SCB3_EZ_DATA28
#define UART_SCB__EZ_DATA29 CYREG_SCB3_EZ_DATA29
#define UART_SCB__EZ_DATA3 CYREG_SCB3_EZ_DATA3
#define UART_SCB__EZ_DATA30 CYREG_SCB3_EZ_DATA30
#define UART_SCB__EZ_DATA31 CYREG_SCB3_EZ_DATA31
#define UART_SCB__EZ_DATA4 CYREG_SCB3_EZ_DATA4
#define UART_SCB__EZ_DATA5 CYREG_SCB3_EZ_DATA5
#define UART_SCB__EZ_DATA6 CYREG_SCB3_EZ_DATA6
#define UART_SCB__EZ_DATA7 CYREG_SCB3_EZ_DATA7
#define UART_SCB__EZ_DATA8 CYREG_SCB3_EZ_DATA8
#define UART_SCB__EZ_DATA9 CYREG_SCB3_EZ_DATA9
#define UART_SCB__I2C_CFG CYREG_SCB3_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB3_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB3_I2C_M_CMD
#define UART_SCB__I2C_S_CMD CYREG_SCB3_I2C_S_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB3_I2C_STATUS
#define UART_SCB__INTR_CAUSE CYREG_SCB3_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB3_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB3_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB3_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB3_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB3_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB3_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB3_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB3_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB3_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB3_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB3_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB3_INTR_S
#define UART_SCB__INTR_S_MASK CYREG_SCB3_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB3_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB3_INTR_S_SET
#define UART_SCB__INTR_SPI_EC CYREG_SCB3_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB3_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB3_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_TX CYREG_SCB3_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB3_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB3_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB3_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB3_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB3_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB3_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB3_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB3_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB3_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB3_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB3_SPI_STATUS
#define UART_SCB__SS0_POSISTION 0u
#define UART_SCB__SS1_POSISTION 1u
#define UART_SCB__SS2_POSISTION 2u
#define UART_SCB__SS3_POSISTION 3u
#define UART_SCB__STATUS CYREG_SCB3_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB3_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB3_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB3_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB3_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB3_UART_CTRL
#define UART_SCB__UART_FLOW_CTRL CYREG_SCB3_UART_FLOW_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB3_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB3_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB3_UART_TX_CTRL
#define UART_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL5
#define UART_SCBCLK__DIV_ID 0x00000046u
#define UART_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL6
#define UART_SCBCLK__PA_DIV_ID 0x000000FFu
#define UART_tx__0__DR CYREG_GPIO_PRT7_DR
#define UART_tx__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define UART_tx__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define UART_tx__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define UART_tx__0__HSIOM_GPIO 0u
#define UART_tx__0__HSIOM_I2C 14u
#define UART_tx__0__HSIOM_I2C_SDA 14u
#define UART_tx__0__HSIOM_MASK 0x000000F0u
#define UART_tx__0__HSIOM_SHIFT 4u
#define UART_tx__0__HSIOM_SPI 15u
#define UART_tx__0__HSIOM_SPI_MISO 15u
#define UART_tx__0__HSIOM_UART 9u
#define UART_tx__0__HSIOM_UART_TX 9u
#define UART_tx__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_tx__0__INTR CYREG_GPIO_PRT7_INTR
#define UART_tx__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_tx__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define UART_tx__0__MASK 0x02u
#define UART_tx__0__PC CYREG_GPIO_PRT7_PC
#define UART_tx__0__PC2 CYREG_GPIO_PRT7_PC2
#define UART_tx__0__PORT 7u
#define UART_tx__0__PS CYREG_GPIO_PRT7_PS
#define UART_tx__0__SHIFT 1u
#define UART_tx__DR CYREG_GPIO_PRT7_DR
#define UART_tx__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define UART_tx__DR_INV CYREG_GPIO_PRT7_DR_INV
#define UART_tx__DR_SET CYREG_GPIO_PRT7_DR_SET
#define UART_tx__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_tx__INTR CYREG_GPIO_PRT7_INTR
#define UART_tx__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_tx__INTSTAT CYREG_GPIO_PRT7_INTR
#define UART_tx__MASK 0x02u
#define UART_tx__PC CYREG_GPIO_PRT7_PC
#define UART_tx__PC2 CYREG_GPIO_PRT7_PC2
#define UART_tx__PORT 7u
#define UART_tx__PS CYREG_GPIO_PRT7_PS
#define UART_tx__SHIFT 1u
#define Wakeup_Pin__0__DR CYREG_GPIO_PRT3_DR
#define Wakeup_Pin__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Wakeup_Pin__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Wakeup_Pin__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Wakeup_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Wakeup_Pin__0__HSIOM_MASK 0x0000000Fu
#define Wakeup_Pin__0__HSIOM_SHIFT 0u
#define Wakeup_Pin__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Wakeup_Pin__0__INTR CYREG_GPIO_PRT3_INTR
#define Wakeup_Pin__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Wakeup_Pin__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Wakeup_Pin__0__MASK 0x01u
#define Wakeup_Pin__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Wakeup_Pin__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Wakeup_Pin__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Wakeup_Pin__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Wakeup_Pin__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Wakeup_Pin__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Wakeup_Pin__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Wakeup_Pin__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Wakeup_Pin__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Wakeup_Pin__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Wakeup_Pin__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Wakeup_Pin__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Wakeup_Pin__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Wakeup_Pin__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Wakeup_Pin__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Wakeup_Pin__0__PC CYREG_GPIO_PRT3_PC
#define Wakeup_Pin__0__PC2 CYREG_GPIO_PRT3_PC2
#define Wakeup_Pin__0__PORT 3u
#define Wakeup_Pin__0__PS CYREG_GPIO_PRT3_PS
#define Wakeup_Pin__0__SHIFT 0u
#define Wakeup_Pin__DR CYREG_GPIO_PRT3_DR
#define Wakeup_Pin__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Wakeup_Pin__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Wakeup_Pin__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Wakeup_Pin__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Wakeup_Pin__INTR CYREG_GPIO_PRT3_INTR
#define Wakeup_Pin__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Wakeup_Pin__INTSTAT CYREG_GPIO_PRT3_INTR
#define Wakeup_Pin__MASK 0x01u
#define Wakeup_Pin__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Wakeup_Pin__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Wakeup_Pin__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Wakeup_Pin__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Wakeup_Pin__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Wakeup_Pin__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Wakeup_Pin__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Wakeup_Pin__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Wakeup_Pin__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Wakeup_Pin__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Wakeup_Pin__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Wakeup_Pin__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Wakeup_Pin__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Wakeup_Pin__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Wakeup_Pin__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Wakeup_Pin__PC CYREG_GPIO_PRT3_PC
#define Wakeup_Pin__PC2 CYREG_GPIO_PRT3_PC2
#define Wakeup_Pin__PORT 3u
#define Wakeup_Pin__PS CYREG_GPIO_PRT3_PS
#define Wakeup_Pin__SHIFT 0u
#define Wakeup_Pin__SNAP CYREG_GPIO_PRT3_INTR
#define Wakeup_Pin_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Wakeup_Pin_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Wakeup_Pin_Int__INTC_MASK 0x08u
#define Wakeup_Pin_Int__INTC_NUMBER 3u
#define Wakeup_Pin_Int__INTC_PRIOR_MASK 0xC0000000u
#define Wakeup_Pin_Int__INTC_PRIOR_NUM 3u
#define Wakeup_Pin_Int__INTC_PRIOR_REG CYREG_CM0_IPR0
#define Wakeup_Pin_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define Wakeup_Pin_Int__INTC_SET_PD_REG CYREG_CM0_ISPR
#define CY_PROJECT_NAME "HybridEncoder"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x112D11A1u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4M
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4M_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 13u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
>>>>>>> remotes/origin/master
