xpm_memory.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_1,../../../../CISC24.srcs/sources_1/bd/blockram/ipshared/67d8/simulation/blk_mem_gen_v8_4.v,
blockram_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/blockram/ip/blockram_blk_mem_gen_0_0/sim/blockram_blk_mem_gen_0_0.v,
blockram.vhd,vhdl,xil_defaultlib,../../../bd/blockram/sim/blockram.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
