.section .text

glabel func_800C5B10
/* 800C5B10 000C10D0  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 800C5B14 000C10D4  7C 08 02 A6 */	mflr r0
/* 800C5B18 000C10D8  90 01 00 34 */	stw r0, 0x34(r1)
/* 800C5B1C 000C10DC  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 800C5B20 000C10E0  F3 E1 00 28 */	psq_st f31, 40(r1), 0, 0
/* 800C5B24 000C10E4  DB C1 00 10 */	stfd f30, 0x10(r1)
/* 800C5B28 000C10E8  F3 C1 00 18 */	psq_st f30, 24(r1), 0, 0
/* 800C5B2C 000C10EC  93 E1 00 0C */	stw r31, 0xc(r1)
/* 800C5B30 000C10F0  7C 7F 1B 78 */	mr r31, r3
/* 800C5B34 000C10F4  C0 23 03 B4 */	lfs f1, 0x3b4(r3)
/* 800C5B38 000C10F8  C0 03 03 B8 */	lfs f0, 0x3b8(r3)
/* 800C5B3C 000C10FC  EC 21 00 72 */	fmuls f1, f1, f1
/* 800C5B40 000C1100  EC 00 00 32 */	fmuls f0, f0, f0
/* 800C5B44 000C1104  EC 21 00 2A */	fadds f1, f1, f0
/* 800C5B48 000C1108  48 09 BF C5 */	bl func_80161B0C
/* 800C5B4C 000C110C  FD 00 08 18 */	frsp f8, f1
/* 800C5B50 000C1110  C0 02 87 70 */	lfs f0, lbl_8025C8B0-_SDA2_BASE_(r2)
/* 800C5B54 000C1114  FC 00 40 00 */	fcmpu cr0, f0, f8
/* 800C5B58 000C1118  41 82 01 28 */	beq lbl_800C5C80
/* 800C5B5C 000C111C  C0 42 87 88 */	lfs f2, lbl_8025C8C8-_SDA2_BASE_(r2)
/* 800C5B60 000C1120  FC 08 10 40 */	fcmpo cr0, f8, f2 /* unknown instruction */
/* 800C5B64 000C1124  4C 41 13 82 */	cror 2, 1, 2
/* 800C5B68 000C1128  40 82 00 08 */	bne lbl_800C5B70
/* 800C5B6C 000C112C  48 00 01 14 */	b lbl_800C5C80
lbl_800C5B70:
/* 800C5B70 000C1130  C0 1F 03 B4 */	lfs f0, 0x3b4(r31)
/* 800C5B74 000C1134  C0 3F 03 B8 */	lfs f1, 0x3b8(r31)
/* 800C5B78 000C1138  ED 20 40 24 */	fdivs f9, f0, f8
/* 800C5B7C 000C113C  C0 02 87 7C */	lfs f0, lbl_8025C8BC-_SDA2_BASE_(r2)
/* 800C5B80 000C1140  ED 41 40 24 */	fdivs f10, f1, f8
/* 800C5B84 000C1144  FC 08 00 40 */	fcmpo cr0, f8, f0 /* unknown instruction */
/* 800C5B88 000C1148  40 81 00 08 */	ble lbl_800C5B90
/* 800C5B8C 000C114C  ED 02 40 28 */	fsubs f8, f2, f8
lbl_800C5B90:
/* 800C5B90 000C1150  C0 1F 00 B0 */	lfs f0, 0xb0(r31)
/* 800C5B94 000C1154  C0 DF 00 AC */	lfs f6, 0xac(r31)
/* 800C5B98 000C1158  EC 80 02 B2 */	fmuls f4, f0, f10
/* 800C5B9C 000C115C  C0 ED 85 64 */	lfs f7, lbl_8025B024-_SDA_BASE_(r13)
/* 800C5BA0 000C1160  EC A6 02 72 */	fmuls f5, f6, f9
/* 800C5BA4 000C1164  C0 7F 03 C8 */	lfs f3, 0x3c8(r31)
/* 800C5BA8 000C1168  EC 40 02 72 */	fmuls f2, f0, f9
/* 800C5BAC 000C116C  C0 3F 03 CC */	lfs f1, 0x3cc(r31)
/* 800C5BB0 000C1170  EC 06 02 B2 */	fmuls f0, f6, f10
/* 800C5BB4 000C1174  EC C8 01 F2 */	fmuls f6, f8, f7
/* 800C5BB8 000C1178  EC 85 20 2A */	fadds f4, f5, f4
/* 800C5BBC 000C117C  EC 02 00 28 */	fsubs f0, f2, f0
/* 800C5BC0 000C1180  ED 08 01 B2 */	fmuls f8, f8, f6
/* 800C5BC4 000C1184  EC 44 18 28 */	fsubs f2, f4, f3
/* 800C5BC8 000C1188  EC 00 08 28 */	fsubs f0, f0, f1
/* 800C5BCC 000C118C  EC 48 00 B2 */	fmuls f2, f8, f2
/* 800C5BD0 000C1190  EC 08 00 32 */	fmuls f0, f8, f0
/* 800C5BD4 000C1194  EF E3 10 2A */	fadds f31, f3, f2
/* 800C5BD8 000C1198  EF C1 00 2A */	fadds f30, f1, f0
/* 800C5BDC 000C119C  EC 3F 07 F2 */	fmuls f1, f31, f31
/* 800C5BE0 000C11A0  EC 1E 07 B2 */	fmuls f0, f30, f30
/* 800C5BE4 000C11A4  EC 21 00 2A */	fadds f1, f1, f0
/* 800C5BE8 000C11A8  48 09 BF 25 */	bl func_80161B0C
/* 800C5BEC 000C11AC  FC 20 08 18 */	frsp f1, f1
/* 800C5BF0 000C11B0  C0 02 87 70 */	lfs f0, lbl_8025C8B0-_SDA2_BASE_(r2)
/* 800C5BF4 000C11B4  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 800C5BF8 000C11B8  41 82 00 88 */	beq lbl_800C5C80
/* 800C5BFC 000C11BC  EC DF 08 24 */	fdivs f6, f31, f1
/* 800C5C00 000C11C0  C0 9F 03 D0 */	lfs f4, 0x3d0(r31)
/* 800C5C04 000C11C4  C0 7F 03 D4 */	lfs f3, 0x3d4(r31)
/* 800C5C08 000C11C8  EC BE 08 24 */	fdivs f5, f30, f1
/* 800C5C0C 000C11CC  D0 DF 03 C8 */	stfs f6, 0x3c8(r31)
/* 800C5C10 000C11D0  D0 BF 03 CC */	stfs f5, 0x3cc(r31)
/* 800C5C14 000C11D4  EC 46 20 28 */	fsubs f2, f6, f4
/* 800C5C18 000C11D8  EC 25 18 28 */	fsubs f1, f5, f3
/* 800C5C1C 000C11DC  C0 0D 85 6C */	lfs f0, lbl_8025B02C-_SDA_BASE_(r13)
/* 800C5C20 000C11E0  EC 00 00 B2 */	fmuls f0, f0, f2
/* 800C5C24 000C11E4  EC 04 00 2A */	fadds f0, f4, f0
/* 800C5C28 000C11E8  EC 46 00 28 */	fsubs f2, f6, f0
/* 800C5C2C 000C11EC  D0 1F 03 D0 */	stfs f0, 0x3d0(r31)
/* 800C5C30 000C11F0  C0 0D 85 6C */	lfs f0, lbl_8025B02C-_SDA_BASE_(r13)
/* 800C5C34 000C11F4  EC 42 00 B2 */	fmuls f2, f2, f2
/* 800C5C38 000C11F8  EC 00 00 72 */	fmuls f0, f0, f1
/* 800C5C3C 000C11FC  EC 03 00 2A */	fadds f0, f3, f0
/* 800C5C40 000C1200  EC 25 00 28 */	fsubs f1, f5, f0
/* 800C5C44 000C1204  D0 1F 03 D4 */	stfs f0, 0x3d4(r31)
/* 800C5C48 000C1208  C0 0D 94 4C */	lfs f0, lbl_8025BF0C-_SDA_BASE_(r13)
/* 800C5C4C 000C120C  EC 21 00 72 */	fmuls f1, f1, f1
/* 800C5C50 000C1210  EC 22 08 2A */	fadds f1, f2, f1
/* 800C5C54 000C1214  FC 01 00 40 */	fcmpo cr0, f1, f0 /* unknown instruction */
/* 800C5C58 000C1218  4C 40 13 82 */	cror 2, 0, 2
/* 800C5C5C 000C121C  40 82 00 1C */	bne lbl_800C5C78
/* 800C5C60 000C1220  A0 7F 03 D8 */	lhz r3, 0x3d8(r31)
/* 800C5C64 000C1224  2C 03 00 00 */	cmpwi r3, 0
/* 800C5C68 000C1228  41 82 00 18 */	beq lbl_800C5C80
/* 800C5C6C 000C122C  38 03 FF FF */	addi r0, r3, -1
/* 800C5C70 000C1230  B0 1F 03 D8 */	sth r0, 0x3d8(r31)
/* 800C5C74 000C1234  48 00 00 0C */	b lbl_800C5C80
lbl_800C5C78:
/* 800C5C78 000C1238  A0 0D 85 70 */	lhz r0, lbl_8025B030-_SDA_BASE_(r13)
/* 800C5C7C 000C123C  B0 1F 03 D8 */	sth r0, 0x3d8(r31)
lbl_800C5C80:
/* 800C5C80 000C1240  E3 E1 00 28 */	psq_l f31, 40(r1), 0, 0
/* 800C5C84 000C1244  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 800C5C88 000C1248  E3 C1 00 18 */	psq_l f30, 24(r1), 0, 0
/* 800C5C8C 000C124C  CB C1 00 10 */	lfd f30, 0x10(r1)
/* 800C5C90 000C1250  80 01 00 34 */	lwz r0, 0x34(r1)
/* 800C5C94 000C1254  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 800C5C98 000C1258  7C 08 03 A6 */	mtlr r0
/* 800C5C9C 000C125C  38 21 00 30 */	addi r1, r1, 0x30
/* 800C5CA0 000C1260  4E 80 00 20 */	blr 