-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Sat Aug  1 10:26:55 2020
-- Host        : DESKTOP-0V46LPK running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               D:/xilinx/cma/Xilinx-/Lab_10/Lab_10.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom_sim_netlist.vhdl
-- Design      : Picture_R_Rom
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7s15ftgb196-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_R_Rom_bindec : entity is "bindec";
end Picture_R_Rom_bindec;

architecture STRUCTURE of Picture_R_Rom_bindec is
begin
ENOUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      I3 => ena,
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_R_Rom_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end Picture_R_Rom_blk_mem_gen_mux;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(1),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(7),
      O => douta(7)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_prim_wrapper_init is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_R_Rom_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end Picture_R_Rom_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"23282928251F21283648576C8CB1BBAA959BB5BCAF9B7D284F332A26211F1C1D",
      INIT_01 => X"B4B59B5015172024262825201F1E1D1C1D1D1F20212121212322202121212222",
      INIT_02 => X"1E1F1C1A1A203871806F677D939C937958658CA4A89B7E6582A2AFAC967B7EA0",
      INIT_03 => X"586B809FBCBFA595A3B9BEAA999EB7BCAA97994F4A4B4035211E1C1B405E6739",
      INIT_04 => X"292224201E1D1D1B1E1F1E1E1F201E2023252421202121221E1E1E2123282E3B",
      INIT_05 => X"1B203D75826B668199A49C805C6F99ADAF9F826D8BA4AFA58E798AAFBFB58543",
      INIT_06 => X"B9B59D91A3BBBDAB9BA1B8BCAA958EA231433F392B2A1E1E42656E44201F1A19",
      INIT_07 => X"1F212121211F201F1F1F1D2122222424262725262A33495D6D84A9C4C7B2A4A9",
      INIT_08 => X"846C6D8BA3ACA280617CA3B0B09E7C7091ADB6AD9266544C3921181E20201E1E",
      INIT_09 => X"A6BEBEAB9DA5BBBDA89790B0762B3D3C2927221E4467754D231D18181C1E3A74",
      INIT_0A => X"202020202324232527292729364C5F6F96BDCDBB9D9DB6C6C0ADA2A9B8B39E91",
      INIT_0B => X"ACB0A4826784A4B9B8A48473878A6F472A18191A191A1E1F1F2020202123231F",
      INIT_0C => X"A3ACC1C1A99791A7B43B3A2E31392520486C81662B1B1616181C29627C6D749A",
      INIT_0D => X"1F232F3E4E637DB1D0CBB09BA7C1C4B09699B3C1B9A299A9B7B29D90A6BEBDAE",
      INIT_0E => X"8098B8C2B786522F1C1617191C1D1E1F1E1E1F20211F1F201F201F1F22232322",
      INIT_0F => X"AC9891A4AA8A3644312A27344B6F877E48201B181A181F35546681A4B4B4A990",
      INIT_10 => X"A09DA4BBC7BCA392ABC5C8B39697B5C0B5A09AAEB9B49D94AAC1C0ACA1B0C4C2",
      INIT_11 => X"2317171C1A1B1C1E202123262321202121201F1F1F1F22272C2F394C687D979E",
      INIT_12 => X"A7A1883835292637587F989A7C391F1A1B171A23345B88A8B8B8B39882726541",
      INIT_13 => X"C9BCA496ADC7C7B2979AB7C0B5A2A0B1BBB49E97AFC2C0AA9CACC4C1AB9792A5",
      INIT_14 => X"212121212021201F1E1F201F1E1C1E20282D3033383C4E809FA4A9A3A19CA0BC",
      INIT_15 => X"3B2D28276A91A5A99964231A19181A1E2B5F94B6BCA9794421181717161A1C20",
      INIT_16 => X"ADC6C4AB959CB8C0B4A09FB2BDB7A29EB1C6C3B1A3B0C3C2AC968FA4A79AB15B",
      INIT_17 => X"23201F1F1D1D1D21252C34332C241E20262D3B749AA1A7A4A09AA5BEC9BAA096",
      INIT_18 => X"779FAEB1A0782F1A16141717214C6E67441E14171B1C1C1C1B1F202121212223",
      INIT_19 => X"949FBABEAE9A9AAFBCB6A1A1B4C6C7B5AFB8C6C0A79894A8A697A7A03630282C",
      INIT_1A => X"272B2F3036393734312C2C30302E3C799AA2A7A4A09BA4C1CAB99D95B1C5C2AA",
      INIT_1B => X"A576311D161113191E1C191715151A1C1B1B1D1C1E1F20212222242523202423",
      INIT_1C => X"AC9597B1BCB19D9DB6C5C2B3ADB9C6C0A89A9CAFA997A2C0503C39347EA5B4B5",
      INIT_1D => X"31383936312E2F302F2B3F7D9A9EA6A29F9AA8C1C8B69C99B5C8C2A894A0BCBF",
      INIT_1E => X"181B1F211C1B171314161A1C1C1B1C1D1E1D1F211F20222528272726282D2F30",
      INIT_1F => X"BFB09C9DB7C7C5B6AEBAC8BFAB9FA4B5AC9AA7BBBF3A3A318BADB2A27D48231B",
      INIT_20 => X"2F2A2B2B323B5384989DA5A29D9AAAC1C4B49A9EB9CBC2A693A2BCBEAB949AB5",
      INIT_21 => X"151717191B1B1A1A1A1A1C1F1D1C1E211F1E1E1D1F29333A3F3F3C4148463F36",
      INIT_22 => X"B9CBCABEB8BFC9C2AEA2A6B6AD9EAAB9CF832C227C846A3D211B1B1D2625201A",
      INIT_23 => X"3849628A989EA3A09B97ACC2C3AE989FBBCAC0A593A6BDBEAA959DB7C1B29FA1",
      INIT_24 => X"1F1C1C1A1E232B35312730486171725E537194A39E88717D958B5C2220252C30",
      INIT_25 => X"BAC0CBC2AEA2A5B6AB9EAAB9CBCB50313022141015191B252826222020212222",
      INIT_26 => X"96A0A5A29F9AB0C4C3AD97A1BDCABCA096A9BFBEA8939DB9C1B09CA2BAC9C7BE",
      INIT_27 => X"63879EA4926C7499B5BCB0947792B1BEB4997B8FB5B990360D1A232B33435D86",
      INIT_28 => X"AFA2A7B5A99EADBFCFC4A62D1717191B1A1A1D29312E28252123221F1F242C41",
      INIT_29 => X"9D9AB2C9C6B19BA6BEC9BB9F98ADC1C1A5919FBCC2B2A0A6C3CBC2B2B0C3CFC5",
      INIT_2A => X"9C72799EB5B9AC877195B3BBAE8E7890B1C0AF732118222C31395984949BA1A1",
      INIT_2B => X"A69EAEBFCDBDB4771713141415141723353530292624273F6775646F9AB4BBB7",
      INIT_2C => X"C3AF9AA7C1CBBB9E93B1AE6F4F5147504A4657749EB3A190A5C7D7C8AFA4ABB6",
      INIT_2D => X"B6B6A982739BB5BBAA8B7790B5C4B791421A1F282C2D5486929B9E9C9799B6C6",
      INIT_2E => X"C8B8A7B54424120D0E10111C3137322822232A5A837E5C6C96ADB6AE937A7FA2",
      INIT_2F => X"C5CCBA9E94A558141F2E2C241D24221E201C1F1D1A30697EA7A7ACB7A59EAFC1",
      INIT_30 => X"779BB6B7A7857394B5C1B594531E1C2324224A8293989C989397B6C6C0A997AB",
      INIT_31 => X"907A5432241D1E1F252E3D3F343F587C9185697C98A6B0AD947A90A4B2AE9B7F",
      INIT_32 => X"99B2AD601E1C27362D2724211B1F21231F190C0847A2AEB6A5A2B4C5CDBBA5A8",
      INIT_33 => X"A280779BB7C0B4934D15131A22212E5E829F9E9D969EBCC9C3A99AAEC9C9B59A",
      INIT_34 => X"6C6169707E807E919FA0A9B1B3AFACA4A7ACAEAA9E9599A5ABA69B86879AADB3",
      INIT_35 => X"8B5A412F1C131B212120201D241E1F1C174F9DB9A4A3B3C8CDBAA39F9C92847C",
      INIT_36 => X"B2BAB1945F2A171A1D2021325B8EA19F999FBDC9BFA499B0CBC8B39A9CB7C6BC",
      INIT_37 => X"B0BBBFBFBEC2C0C0C0C2BFBCB9BAB8B4B2B1ABA8ADA9A29B999B9C978A716C97",
      INIT_38 => X"A67D47201213191C1A161C241F1341AEA5A1B0C6CBBA9E989B96959A969CA6AA",
      INIT_39 => X"795732191D1E1D244381A29E97A6C1CAC0A49BB2CCC8B2999FB3BFB4A099AAB2",
      INIT_3A => X"C5C7C5C4C2C1C2BDBEBFBFBEBBB9BAB7B4B2ABADAAA9A29688857685A1ACA18D",
      INIT_3B => X"273126140F10141822241B4E9EA4B2C6CCB89A94ABB0B0B4B6B9BBC2C2C2C2C3",
      INIT_3C => X"1A1B1C1F3D83A09F9AA7C1CBBEA49DB3CCC8B19AA0B9C4BA9A7154596A4E292D",
      INIT_3D => X"C5C3C1BFC0BEBCBCBAB9B7B5B4B3B4B3B2B1AFA6A2A297868C8E8C7F8A8D6834",
      INIT_3E => X"180E1514191F2E1A509FB5C9CCB59995B9C0BFC0C5C5CBC8C7C8C7C5C9CCC9C7",
      INIT_3F => X"2A5D8A9597AAC4C9BCA29DB8CFC8B099A2BEC8B27D57526B746A3D555E59683B",
      INIT_40 => X"BEBEBCBBB9BAB8B8B9B8AEADB1ADACA6A8A9A8A092878B86939B8C59281B1B27",
      INIT_41 => X"0E16292F2047A5CAC4AD9395C5C8CECECDCDCDCCC8C8C7CAC9CBC9C7C5C2C5C2",
      INIT_42 => X"91ACC4C4B5A1A1BCD2C8AE96A7ABB1604F453A6E73644E30325B705134161014",
      INIT_43 => X"B8BAB8B9BABABAB7AFB2ADABA6A7A5A9AA9AA29997989F8A79494E4030385476",
      INIT_44 => X"2D122EAEB99D8891D0D0D0D0D0CFCDCDCCCBCBC6C8CAC9C9C6C3C4C4C2C0BFBB",
      INIT_45 => X"A9A9A8ACB1ACA39C9E92846954402C465650493A3D33484F462B110C0F0F1446",
      INIT_46 => X"BCBBBABBBBAEB8B6B5B1ACAEB3B1A8B1ABAFAFABAC9D97807473827C8EAAB0AD",
      INIT_47 => X"8C917D8BD2D1D1D1D0CFCFCECDCBCCCCCCC5C5C8C7C4C6C4C4C2BFBEBDBBBBBC",
      INIT_48 => X"ADB0B1B0B1A37C5F47423D272E323C38493F274A4F3C1F0D0B0F09303E1E0B3C",
      INIT_49 => X"B8B9B3B7B8B5B6BAB7B6B3A4ADA9ACABABA6AAA6A7A5A8A5A6ACAAA7AAA8A8A8",
      INIT_4A => X"D3D2D1CFCECCCCCDCDCBC9CACAC9C8C3C4C7C7C5C4C2BEC0C1BDBDBDB9BABAB7",
      INIT_4B => X"C2C6B286522D2A372E27252831382E2F3D3526100D0D0922492A120E357D7C87",
      INIT_4C => X"B9B5B2B1B7B5B6BBBBBCBEB8BBABBBBDBBB7B0AAAAADADB2ACABB3B7B9B8BEBE",
      INIT_4D => X"CECECECECCCBCDCBCAC9C9C9C5C1C6C5C7C3BFC0BEBEC0BDBBBCB9B9B8BFABC0",
      INIT_4E => X"99783F222F4E433A2C2C2B20242C27180D0A0910594414131847788AD6D4D1CE",
      INIT_4F => X"C6C5C8C7C9C9CDCEC4B5B0AFBBBBB2BAB3B4B6AAB3B6BABAB7BAC0C2C2BFBBB4",
      INIT_50 => X"CACACAC6C2C2C5C5C8C6C2BDC6C4C0C1BEBEBDBCB9B7B6BCBDB9B1B5AFB2B8BC",
      INIT_51 => X"2B384C4C3E3A21181D21231B0D070711616C251B1D205393D2CFCDCCCACCCBCB",
      INIT_52 => X"CECFCDCDD4D2CCCEBFB7ACB3A69B9D93A0AEB2B7BBB5BDB8B9BFBCB9B1AE886B",
      INIT_53 => X"C8C6C3C0BCB9BFC1B6B7B9BBBDBDBCBBBAB7B7B1B9B4C2B7B9BEC2B8BACCCCCE",
      INIT_54 => X"3D3C3B33261E1B160F070411607A3828282B3890CFCFCECECBC7CACED0CDCBCC",
      INIT_55 => X"D0CFCDC2AFA6866F583B66909EB9B9BAC0C2C7BBC0BCBFBBB5BBB7B2A6805438",
      INIT_56 => X"C2C0BCB7B8B8B3BBB7B3B3B4B3B4ACB3BCB7B4ACADA6A1B5BAC2C7C8CFD2D0D1",
      INIT_57 => X"2A14100F0B07041063915741393C436BCFCFD1D2CFCDCBCBCCCCCBCAC9C9C3C3",
      INIT_58 => X"2E261B171C375E9CB5C0C3CAC5CBD2C4C8CDC5BEC5C6C3BEABB0A3867B434B3A",
      INIT_59 => X"B7AFAEA6B1B5B0B1B3B4ACAE9F85797884958D99A5C2BBC2C5BEB4B48C745E3C",
      INIT_5A => X"0A07051C66998A685B535653CDCDCDCDCDCEC8C8C8C8C7C7C7C4C2C2BEBDBBBD",
      INIT_5B => X"26387897A1BCC6C7CCD1D3CDD5D9D0CFD0CDC6C7BCB1A9ABA7A47C5B301C100A",
      INIT_5C => X"A4A9B4B9A184775B2C4737546877847E8D9E8E8B7C604747402A322E34323A39",
      INIT_5D => X"68988D7170706C67C7C8C7C4C4C5C3C0BEBDBFBDBAB7B7BAB7B3B3B2B6AEAFB1",
      INIT_5E => X"9ACACAC6D3D4CFD3DDD4CFD1CFD7CEC7CCC3AEA49D9CA3A18D6C2D17120B0C20",
      INIT_5F => X"3F3F59524E45303B536E906A6D687A5E50473B2B262636351C0B0B2544334F7D",
      INIT_60 => X"7E8A8284C8C6C5C4C4C3C4C3C1C1C0BFBDBAB8BBB7B3B2A19C9FB2B7AEAD9372",
      INIT_61 => X"D8D3C4D0D0CEDAD0D6CED2D4C6CABBB4B7A4A2AAAA9A6830270E10205B728E73",
      INIT_62 => X"3655523741766C7061605A565649292F2E4B38172326140A463B436E95B9CAD5",
      INIT_63 => X"C3C5C4C2C1C0C0C0C1BFBEBAB5B0B0AFAFACAABABDC0B3917B6B612C2D292953",
      INIT_64 => X"C3CCCEC8D4CECACCD6CACDC7BFA79B949E99B191563D2139618CA6828F949187",
      INIT_65 => X"4B4949695C42574140322C364F471F26633B261355495D5498CACED0DCD7C1CE",
      INIT_66 => X"BFBEBFBDB9B9BAB7B2AEAAA2A4A8A5B9C1BEAA8049282A4C22271F222F403C49",
      INIT_67 => X"C5BBB4B9AFBFBCCEBBB0A4A29A9BA6B3A17F434B57837E6D8F87819CC5C1C0C2",
      INIT_68 => X"494C3D482C25334455342D555A464F1723575A84AEC7C9DBD5C6C4CEC8C3C8BA",
      INIT_69 => X"B7B3B1AFB1B1B0ACB5BCB8BAB18B664460291C2337212B384835382F4F42453D",
      INIT_6A => X"A5AFA9C0C2ABA9A8A29A91AEBAA0B28D68654B5B8595A2A2C2C0BCBCBBBBBCBB",
      INIT_6B => X"292730504D2A21222446671D15305A82B8C2BFCABFC1C9BDBDB5C3B1ABB0A7A8",
      INIT_6C => X"B3B3B0B1B5BFB1BEA5321F221530331B1C243B52494D3F3C283C524C46323A4B",
      INIT_6D => X"9CA99C99A0A5A49FB6B6C3BEC0A0765D6E8FA3A8C0BDBCBBB8BCBBBAB9B2ADB6",
      INIT_6E => X"47272C21163F531913395583A8B4B8B1A2B1B5B2BDB2AEA7AAB1A59FAAAFAEA8",
      INIT_6F => X"B9C1A25810172518121E1D322D1A2A515F483B5E4D31394B664B46362F36264B",
      INIT_70 => X"A6A0A09DA3B4B4C7CED3CDBA6D86A7B4BEBCBEBAB9BAB9BBB6B4B3AFB3B0AEB0",
      INIT_71 => X"58450526202640687495A899B1C4BDB8BDC2B2BFB6C1B0AABBB59EAD9D999BBD",
      INIT_72 => X"0B171C1918201C1A1E302E416B413D4651322C4D4F5E7B45312B38415734131F",
      INIT_73 => X"ABB3B3C0BDC3D4C7CBB9AABBC1BDBBB8BCBFBAB4B7B6B1B4B3B0B7B7B992380E",
      INIT_74 => X"2B1E2324465277A5B6BEBDBFB0C7C5BFBED8C9BDB9CFA9B8C8A9BBA6B5A89FA2",
      INIT_75 => X"1F221E181F23323A484726213C33162B315C73626B41263432404B1A1C161B1D",
      INIT_76 => X"C4C2CCE0DCD4BFB6C3BFBCB7B9BABAB4B7B2AFAEABABB4AD8129181321211D16",
      INIT_77 => X"17213B839CBDC3B7B6B4C5BEC3C4D0CCBEC2C0BBBAD2BFBAC3C1B5B3A8B4B5D5",
      INIT_78 => X"1D1F28363E483B341435170E2D4D6E7282813C192C181C22140C0A060E133127",
      INIT_79 => X"DAE3D8BDC2BFBEBBB7B6B9B7B4B1B5AAA6A8A3651C18141015151C1A1D221F1C",
      INIT_7A => X"83A1B4B9B4BBBDBFC6BBC0C9CAD6C8B4B5CFC3D5D3C9D0CAC8C7BDC9D7D8D5D6",
      INIT_7B => X"324349342418170D2644586B82757418131715120A090903034A678775563B4C",
      INIT_7C => X"C2C3BDBCBBBBB0B3B2B6B4ACAF9F6122170E1015130D10161418272424232C38",
      INIT_7D => X"C3B9B4BDB1D8CBB7C5CDCAC2BEBFC1BBCFC6CDD6D8D9D1C9D1D7E2E4E2E1BBBF",
      INIT_7E => X"57241C1312263E52617E806F0D0D0D1115191326539192B6C0BF92799DB5B4BD",
      INIT_7F => X"BBBBB8B3AEB1B3AB9F5D1D15171E1F131110181A1F1722292624234A442D3349",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B5B3B2ABB5AFB9D3C2B3C3CABBD4CBD7D8DCE0DFD5C4C6D1DAC4A0CCC3C2BEBB",
      INIT_01 => X"09262C586E7D8F984C09070D1C28364C6B8A9DAED2C7C5C6C7CBC5C4A5AEB6CC",
      INIT_02 => X"A6A6A9954C1316171F2F292420291319232B1E2C271F24382C2E455B441E2918",
      INIT_03 => X"9DB0C2BBBCC3D5CFC7BDC3C3D6D7DFEBEFE5E1D7CFCCBCBABDBDBBBBBAB5B5B3",
      INIT_04 => X"496F728E7534110A1E4D6A73849CB2B2B3CDC3C8B6BFACA9A2ADB2BABDB2A9BA",
      INIT_05 => X"1A141414151A1C2E341F1412131F1C2F1E2625343C1A38616E68302115080E32",
      INIT_06 => X"AFC4C1CCC8D4CAC6CEDAE4E8EFF5F5EEDEDACDB9BFBBBBBAB4ACA4A296918143",
      INIT_07 => X"736E3F231562808D819498A0BDB6B0B4ABA2AD9CA694B2ACABB59CB38EA0ABB6",
      INIT_08 => X"1C172024252C2717171E1E242E3C38366A384A382D54432F2414050536516169",
      INIT_09 => X"BFC0C6D2DCDED8E1EBF0F4F5ECE4D8C1BEB9B8B6AEAAA8A3A1966C251B1C1A18",
      INIT_0A => X"24246283A0919FA58B8D8B787F778278849294A2AF97AEB0A0B8CCD5B2BACBD7",
      INIT_0B => X"28441F210E192F1E3B51335A3941605C604C47341B100A0600123B535C6C625B",
      INIT_0C => X"D6E8D7EBEEF4EDEDF2EDE6D2BBB5B2ACAAAAA7A0A28A3D211E1F1D1B16282D21",
      INIT_0D => X"8287828680878D897D99AAA8B4A7AEA9A1C5BCB8B2BFBDB2C1C2BFBBC0C0BEC6",
      INIT_0E => X"1B1D1F22433677574D51757C7E898B323B38534D2D0D081B3C597286523C2465",
      INIT_0F => X"DBEEF7F7F2E1E3D5BAB7B4AEA7AAA89E94782F1E1E22201F1D21231B32402C26",
      INIT_10 => X"9C908BA9A6A9BDC8B2B4B7C2CCBEC4BDADB4B0B5BEB5ADA7B7B6ABC2CAD0D5DE",
      INIT_11 => X"4774649279609EB1BBC94A3B657A6679835A130F173A7D828065401C49658A81",
      INIT_12 => X"F9E1D8C8BDB9AFA3A4A7A99E958733171A2826231B22332342453E3D151A211E",
      INIT_13 => X"A3AAB8A9C0B8A9BCCBC3AFADC2B69EA8A5877A7F9AB3B5BCB3A2CEE0F6F3F4FB",
      INIT_14 => X"927363527737002A4224195F88833B100E196168977964551E4C768189939B8C",
      INIT_15 => X"B7B8B2ACAAAA9F96A7772B1A19241F212820281B2A40464B3B172216475A827C",
      INIT_16 => X"A5ADB3B7A3A1A39A866F757073897E70907E7B80AAC5E2F1F5F5F9FAF5F3E6D4",
      INIT_17 => X"504A3822183C76A597844C061F0A3264807A895E3F3A567E907F8B939E949CA7",
      INIT_18 => X"B0AFA2A289512217171E1F1A2B232420272C4647363322201F5F6E97849E482D",
      INIT_19 => X"929885A18E89A6AE9D9890919AB8BDD5DEE6E3ECF6FEFEFFF9F5E1D1B2B3AFAC",
      INIT_1A => X"908B7078819C1814210D2B4C76866C654A314369607F828696988B9192887B90",
      INIT_1B => X"8D4B201811191D1F20182729263A433240261C1E1F395B72585A6D2A222D5381",
      INIT_1C => X"BDCDC3C4BAA8B2C2CFD6DBDCDBD7DBE5F6E8DADEF2F5EBD5B0B4B4AEAEA6AAAA",
      INIT_1D => X"8180120A1D0F39494E67515A2D1A19435A6A837E999D8F8FB8A8A8BFC5B4C7B8",
      INIT_1E => X"141C291D191C272015263F292E2C0D11181C2D36516835572326426379645355",
      INIT_1F => X"AAB3A0AAB2BEBDB5B4B4AA96A6C3E4F9FCFFFCE4B7B5BBBDB8A6A6B07B382117",
      INIT_20 => X"170F25407B8574593A28354B558189959596A8A9B3B1BAB5BBCDD7CFC1C5B2B5",
      INIT_21 => X"181C1C1A3F382252352F132026323B51758082719E72381B2264879184A2100F",
      INIT_22 => X"8F6F7A696985ABCAE8F2FEFCFDFBFFE6BDBCC2BFB9ACA6B292442115131E1830",
      INIT_23 => X"747F7348302E567F8E7F8790A8BC9FB2A5B2B4C4CDC0CBC3BAACA3958B7E798F",
      INIT_24 => X"1B243B453A1E1823262F4359715E7A7D6A3300312E10798A7E9F0F180A1E4762",
      INIT_25 => X"DCEBF3F2F4F7F7FEFEFFFED8C7C3C1C0BCB3A8A39A562518161F271E1A313022",
      INIT_26 => X"454A5E73818E9C93A8A5BBA5A9AB998D8CA1A99C959384928D7A788072768BAD",
      INIT_27 => X"382B182B29373E5668574473857F4D587C6D7E92A6370B0B082D445F8270564B",
      INIT_28 => X"F6F9FFFFFDFEDBD3C8C3C6C7C0BCBDA5A0752E1815212329221C1B1C3F323F49",
      INIT_29 => X"6473859B9C9BC0B3BFB0B6B1A1939B92928891917877878F96AFC2D9E2EEF2F1",
      INIT_2A => X"33282E384B5654657C7B78546881A28125090810224082746C47473C33423C5D",
      INIT_2B => X"FFF6ACB4D2CDC7C3C3BBB9B1B1A147191B2832201424261D262042563A1B1023",
      INIT_2C => X"9088A8B8B8C0C2C7C6C4B9B7BFC2BFCAC7C0BBC2CACFCCD9E5EAF9FDF9FCFBFB",
      INIT_2D => X"4C575B61647F7D413F1C15010108282E4B596D635739232341655F606A6D686F",
      INIT_2E => X"CFD1C9C4BEB9BABFBEB0702A2627221F221D2F2C382B40482823161C221B2A4D",
      INIT_2F => X"8CA5AAABC3BFC6B8CBCEC5C6C2D0D4D5CDD5CDD5E8F3F3F7F7FBFDFCFFF9A489",
      INIT_30 => X"7575493C180C0504162F494E4C745D472A193B6477949C93A2AAACA29F9A7D8F",
      INIT_31 => X"C2C2B9B6B0AF883E30231F24262B37304129393C1A141A574324382B416C5A7F",
      INIT_32 => X"9FACAFCAC5C7CFC1C4CBCACBDEE1D6D5D0E2F7F6FAFAFAFAFFFDAD93CFCDCBC8",
      INIT_33 => X"1D1107233C4B67786656311E284876848F8895A1B5C4C9CCC6C5C8C3B999A5AC",
      INIT_34 => X"B4A9985D28252127363121191E2521470A051F7E9233412E3A644F4F6C6D5A7A",
      INIT_35 => X"B8C4BDCFC4CECBD5C8CBD4D8E9EBF3F7FDFAFBFCFFFFCF96D7D2CDC9BEC0C5C1",
      INIT_36 => X"587B948549250F18284F6C70849AB699C1D0CAD1DBCFDBC7D0C9B5C2B5B4ABA1",
      INIT_37 => X"61292F271F2A3627303F1D11060A25829C321B1D2A5131335C65372D19142541",
      INIT_38 => X"C5BBC9C3CDD0DFDBE3EAF0F1FEFFFFFCFFFFFDBFD2CFCBC8C4C3C6C7C2BABBB1",
      INIT_39 => X"2A0D121A23354559798EACABB0B0B7CFE6DDDBE5CBD4C5C8CABEB7A9C3C8BCC2",
      INIT_3A => X"261A1C161012151922293C7F8E18172D345D5833546B63381C1C40588196925C",
      INIT_3B => X"E1DCDEEDEFE7E5F6F8FEFBF7F8F6FEEAD4CFCDC9C8CCD0D1CDCEC8BCB9883F29",
      INIT_3C => X"110B0303011D79AFCBBDB68474D8E5E6E6D5C7CBC6DABBC0B5DCC7D8CDCFCCDA",
      INIT_3D => X"0B0C0C091B23459D8C27292E33423B2F6864352D2023598A97A797321F301E15",
      INIT_3E => X"D4DEF0F3F7F6FAFBFDF6F6FBD0CECECCCBCCD5DBD6D3CBC3C1C7BC5816151314",
      INIT_3F => X"060E183A444B7E6144AFE7EAF3E7E4D2D6D3CAD7DEE2DEDDDADDCFD5E3E1E7E4",
      INIT_40 => X"211E59B35D332824535A4358614F39381B4872ABB8B4765E642F1D2F2D24180D",
      INIT_41 => X"F2F6F3E1D3F3FEFFCFCCD3D3CFCCD3DDD2C9CACCCFCBC2AE5B1E110F1312100F",
      INIT_42 => X"234E6E7898DEEDFDF4E9EEE6E7EBDFE0D9E4E1DFDCE5E9E3ECE1C5CCDCE0E3EC",
      INIT_43 => X"2D39374A5561604B3D685F3B61858FB9C7936775782D2F282D1D343D251C1C12",
      INIT_44 => X"D5F6FCF9DAE0DED9D4D1D1D0D7DCD6D7DAD7CBC9BC9534302F24282E30196CD4",
      INIT_45 => X"CDFCF5F5F9EAE6E9E5E2E7EDDAE3DCDDD4DEDDDFCDD0D9E1E4DAD8EBF8E9CBB7",
      INIT_46 => X"646752455D7B6C60698FB79771555CC1353236282E431C214E452E448295A9A5",
      INIT_47 => X"DDE2DFDFDDDBD7D8DBDBDBE0DBD5D1CFC5B3863A1F1920202F4599C34A4C3043",
      INIT_48 => X"E8F4F0EFEEE4E9EFEDE4E5E6E0E5DDE5E5DADADDDCE0EAE7CA94AADFF8FBFAF3",
      INIT_49 => X"81777A98B09171342C4D7DA827312F2E2960752114535D579EB3B3CAE3EAF9F0",
      INIT_4A => X"DDDAD6D8D8D6E2E0E1DCD6D4CEBDCAA02F1D24232060DB93523F4D6B766F5260",
      INIT_4B => X"F0EEF8F5F1F2E9F0F4F4EEE5D5E3E6E0F1D3C7A1A1B3E6F9F9FAF0E8D9DBE0E2",
      INIT_4C => X"522F37272C427BBA32362524406A8C420726725BA0C3D9D8EEF6FBEBE4EFF4EF",
      INIT_4D => X"D7D6DBE4E4E1DCDDD2C9CFDA812D2E443A74D66B6E4E467A8275678B65788F7E",
      INIT_4E => X"F7F9FFFBF5F7ECDED8E2DBCFC6ABC3EBDEF5FAFCFCF6EBD7DBE9E7E1E0E2DFDB",
      INIT_4F => X"343B53D643583C1F1614351F18319C88ABE0DCEFFCFBF6F5F5F5F7FAFBFBF5F4",
      INIT_50 => X"E6E7DEE4D6CFC6DCDD8D6756618FDA7F7768748376788C9E9E856B7160684242",
      INIT_51 => X"F1E7E8E9E1C7B3766EBCEAE9DAF3FCFFFCECDACFDDDEDFE2E0DBDDDED7D6D7E3",
      INIT_52 => X"BC3A4E5E403622103A698C9DC5EDFBFEFDFBF9FEFEFCFCFDFEFDFFFAFEFBF7FF",
      INIT_53 => X"E5E2E1E4F7F1AB8E74BB9F5D637584909A94BFC6D2B3C1A6906B6E4E3A3B557A",
      INIT_54 => X"8E4B502772CAE2E1F2F1FAFBEBD8C6C4E3DEDEE1E2DEDFDCD8DADCE3E5E6E7E1",
      INIT_55 => X"4E3A101F887B87D1DFF8FBFCFCFBFEFEFAF6FEF9FDFFFDFDFFFFF5F2F8E7E2C7",
      INIT_56 => X"DDF1FCF4C9C4D7B5BAC6BEADB0B1C3D8D9DBE6FEEFD7BC9D7B6246556E9D633E",
      INIT_57 => X"8CCAE5DEEBEDF0EDDBC3B3B9E6E3E2E2DDDDDAD3D3DBDDD9DDE4EBEFEFEEF0DF",
      INIT_58 => X"6389BDE1F2FBFEFCFDF8FEFDFCFCFFFEFCFCFFFFFBFAF5E3D5C6793D2311112E",
      INIT_59 => X"BAFEEDFFFFFDEFBFB9B7B8B9BAD5D2EEEDFFFDFFF8D5A06553656F9193524D83",
      INIT_5A => X"D1DCD7D4B4A1A7B0EAE7E7E6E2E0DCD7DCE1DEE0E3E0E5E7E5EEE8F2F2F1FAFF",
      INIT_5B => X"FFFDFFFFFBFEFDFFFEFDFFFFFEFFFDEEE4D4AA89593C230F0A071474C0E3C5D5",
      INIT_5C => X"FDFFE9FFE6F0DFD3C9D2CCDBF4F6F5F9FBFFFFFFF0C9AC9A8287733D50A7D1F0",
      INIT_5D => X"948EA7AEF3EDEBEAEAE7E2E9F0EEEFF3EFEFEDF0F5F5F7FEFCF7FAE9BAFFF6FA",
      INIT_5E => X"FDF9FEFBFEFFFFFCF3D5C36F7C5C40200B0D090909126EDFCFB0B9BCC5B8B9C3",
      INIT_5F => X"E7FFFFFBF2E5E7E5F4F8F7FFFDFDFEFFFFFFFFFFFFFFDEC1BCCCD8E5F8F8FBFE",
      INIT_60 => X"F8F5F0EDE7E0E9F3F7FEFEFFFDFFFFFDFFFAF6FBF7F8FFBAE4FFF5FCF9E4F8FF",
      INIT_61 => X"FEEED8B5866845402C130C070A0B0C061A9BF4D09BA5ABACA99C9F9C8C91A8AD",
      INIT_62 => X"FFFFFEF0F8F8FDFDFAFDFFFEF7F0F4FAFDFFFFFFFDE9F4F7F7FEFFFFFDFEFFFF",
      INIT_63 => X"E7ECF3FBFAFDFDFEFCFBFEFDFBFCFAFFFBFDF6C7FFFFFEF5F4FFFFF2F8FFFEFF",
      INIT_64 => X"40412D19100F111510101033B9EFC48F99A69C909AA2AEAD9591A9ACFCF6EFE7",
      INIT_65 => X"FEFFFBFDFDFCFEFEFCFDFFFEFCF6F5EADECAD7E2ECE5DDE3EDF4E1D3CFAF7F57",
      INIT_66 => X"FCFEFFFAFCF8FAFAFCF9F4F9F6FFD6CAFEF4F9FCFDFDFEF0FDFDFDFEFDFDFEFC",
      INIT_67 => X"1A261E120B1953C9E7B8958696928485ACC1CCBD9C8FA3A5FBF8F0EFF8FEFFFE",
      INIT_68 => X"FBFEFFFFF0E0C8B5B8D0E6E8D4B6B5D2E6E3D5C6C2B9B0AEA88E7E6131251818",
      INIT_69 => X"FEFDFDFDFEFDFCFFFBFFBFEDFFFDFFFCFDFFF3FCFEFEFFFFFFFFFFFBFCFCFCFD",
      INIT_6A => X"2760D9CD9B7E7C868874729EB6CED2BB9B8B9B98FBF9F9FBFCF9FEFEFDFDFEFF",
      INIT_6B => X"D2C6C5BBBCD9E9EAD8BBBAD8E9E6D0BAC1D5D2D1BDAC855C43271E1F2D1F1214",
      INIT_6C => X"FFFEFCFDFFF3BBFFFFFDFFFDFDFBFBFFFEFFFFFFFFFFFEFDFDFEFFFCFEFFFDED",
      INIT_6D => X"9C8A9191817684ABB8D0D5BEA397A49EFBFBFEFFFEFDFDFBFFFFFFFFFEFEFEFE",
      INIT_6E => X"BFDAEBE9D4BABCD8E7E3CDAFB9D7E3D6B79EBBA780532D201B1D373C87D8B58A",
      INIT_6F => X"FFD5CAFFFCFBFFFDFBFCFFFFFFFFFFFFFFFFFDFCFCFEFDFFFAF4EAC5C6C2C7BC",
      INIT_70 => X"8193ACB8C0D4D5C0AEB0BFBAFEFFFEFDFEFEFEFBFCFCFEFEFFFDFDFEFFFFFDF8",
      INIT_71 => X"D2B6B9DAE8E2CCB1BFDCE5D8BBA1B9B9774531354C708EC2C9AE979C9F99937C",
      INIT_72 => X"FFFFFCFDFFFFFFFFFFFFFFFFFFFFFEFFFFFFF7F5EED7C7BEBFC7CABBBFDAEBE8",
      INIT_73 => X"C0D4D6BCAFB9CBC5FFFAF8FDFBFDFEFEFFFDFCFDFEFFFEFEFEFFFEFBFFAFD7FF",
      INIT_74 => X"E8E1CAB4C9E5E0BD906E5F433751657EA9C9CFB3A0979E9D979A938E98B1B5B8",
      INIT_75 => X"FFFEFDFDFEFEFEFFFFFFFFFAF7FBF1E9D2BBC2C1BFC8C7B7BFDBE9E5CFB4BBDB",
      INIT_76 => X"A3B2C9C6FEFAFDFFFEFEFFFDFEFEFFFFFFFEFEFEFFFFFEFFF4A4F9FFFDFDFEFF",
      INIT_77 => X"67533F3D4941526778909DB8CAB9AA9C9495949FA0A59896B4BBB7B9BFD2D0B6",
      INIT_78 => X"FDFDFEFBF8FCF2DDE8EFE6CEAFB7C5C0BDC9C5B7BFDCE9E3CEB3BDDCEAE1C998",
      INIT_79 => X"FEFEFEFDFEFEFEFCFFFDFDFDFEFFFFFFFFFFFCFFC9BCFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"668B8F9995A9A29086818E8B939C96A49F9B99A9C1C1BBB7B7C9C5AF9AA6C0BE",
      INIT_7B => X"DAC7B7D3E8EFE0C6A8C0CDC2BAC6C4B5C1DDE8E0C8B0C2DEE9E2AA5E474B5E58",
      INIT_7C => X"FEFDFEFFFCFDFDFDFDFFFFFFFFFEFCFF96E4FFFDFFFFFFFFFFFDF4EDE3E8EEE7",
      INIT_7D => X"5C5E65606F8384928C9E96A0AD9FA8B5C0BCB9B1AEC0BCA89CA4BBBAFDFFFEFE",
      INIT_7E => X"E8ECE1C6AFC5CFC4BCC9C6B9C6E1E8DDC3AEC4E0ECE5B3624D4D465C5E65625D",
      INIT_7F => X"FFFFFFFFFFFEFFFFFFFFFFE484FFFFFFFAF3F3F9F5E2CEB9C1DBE9E6D3B1B4D6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"62778D8B9A9BA1A6A7A2B9BAC1BBBAB1ADBDBAA69EA9BDB9FFFFFFFFFEFFFFFF",
      INIT_01 => X"AFC5CDC2BBC9C3B7CCE3E9DCC1AEC7E2ECDFC9B2ADB39B714C363541444B4A59",
      INIT_02 => X"FCFCFEFFFFFFFFACC5FFF5D7B8C0D9E7E9D6B5A0BFDEEAE7CFAEB4D8E8EBE0C5",
      INIT_03 => X"A0A9BCAFADADB2B6C0BBBAB2AFBEB8A39BACBCB8FEF0DED8DFE4EAF2F8FCFDFC",
      INIT_04 => X"C0C9BCB4CCE7E7DABFAFC9E4ECE1C4B5D9EEEAD4B5A07D503D3C46585E779091",
      INIT_05 => X"FDFFF47FF6EDDCC1A5B4D6E9E7D3B1ACCDE6F0E9D1B1BBDCECECE0C1B0C8D0C4",
      INIT_06 => X"C2ACAEB4C0BABAB4B6C5BDA49BAEBFBBCECBD1DBE1E8EEF6FBFFFDFCFEFFFEFD",
      INIT_07 => X"CCE4E4D5B8B0CEE6F0E6CABED5E8E3CAACB8D6DBB482604C667E8CA8B8C2C3CD",
      INIT_08 => X"E5DFD8BB9EB3D7EAE8D7B8B5D5ECF2E8CFADBFE0EEEDE0BFB0C9D0C4C1CCBEB6",
      INIT_09 => X"BDB5B6BAC1D2C8AD9EAFC1BBCEDBE0E7ECF3F7FAFCFFFFFEFEFDFBFBFFFFA4AA",
      INIT_0A => X"B5ADCBE2EEE5CEC6D8E9E2C8ABB4D3E3DCC1B0B8B7A9B1ABBAC9DDDCC3AEAEB4",
      INIT_0B => X"9AB6D9ECE8D8B9B7D9EDF3E7CDB0C2E1ECEADCBAAFC8CEC0C3CDC0B4CDE4E3D3",
      INIT_0C => X"CADAD1B6A5B4C2B9DFECF2F4F8FAFDFEFAFEFFFFFEFEFFFFFFB587AAE6E0DCB9",
      INIT_0D => X"EEE3CBC9D7E6DEC6ACB4D2DFD5BAB1D1E7E7CDB6B6CEE0DDC2AEAEB2BBB2B3BA",
      INIT_0E => X"E3CFAEB3D7ECF0E5C7AFC7E3EDE8D8B5B0C7CAC0C4CCC3B9D2E5E7D4B6AFCEE7",
      INIT_0F => X"AFBEC4BAEFF9FDFBFEFEFEFEFEFEFFFFFFFFFBEFB18780C2E9E3DEBBA3B8DBE9",
      INIT_10 => X"D7E6DEC5AEBAD6E0D5BBB3CDDEDCC5B0B8D3E3DCC1B3B0B4BBB1B1B7C9DBD1BF",
      INIT_11 => X"D8EDF0E3C3ADC8E1E8E3D1AEAEC2C3BEC6CBC0BAD4E6E5CEB2B2D3EAEBDCC3C4",
      INIT_12 => X"F8FEFFFDFDFDFDFDFEFFFFFFFCF6E7D47F7A83E0EBE4D7B2A0C0E1EEE6CEACB4",
      INIT_13 => X"AABCD7DECEB4AFCBDCDAC1AEB8D4E3D9BFADAEB3BBB1B0B7CBDAD4C2B8C5CDC0",
      INIT_14 => X"C1AECDE6ECE3D1ADAEBFBDBCCACFC0BED8E9E5CEB1B4D2E8E6D1B5B7D8E6DBC0",
      INIT_15 => X"FEFEFFFFFFF5E2D7E4ECE9C66E879FE8EBE2CAA6A0C7E4F0E6CFAFBBDCF1F2E5",
      INIT_16 => X"C7A6ACCDDEDCC4B1BCD8E5DAC1B0B1B6BCB2B0B4C7D8D1BFBCCFD9CFFEFEFDFD",
      INIT_17 => X"ECE5D2ADABBAB9BBCDD0C0BED9ECE8D2B4B8D7EBE5CCB0B6DAE6D7B8A4BBDADC",
      INIT_18 => X"DFB3A3C5E1E9EBA1738BC2E2E6DEC39FA0CAE5EEE2CBAFBDDFEEEFDEB8ACCDE6",
      INIT_19 => X"E1DDC4B3BFD6E2D4BBAFB3B9BDAFACB0C4D6CFBCBCD5E0D6FFFFFFFFFFFEF7EF",
      INIT_1A => X"ABBAB4B9CDCEBDBEDBEBE7CDB0BBDCEEE4CAB1BCDCE5D3B5A3C0DBDCC5A7ADCD",
      INIT_1B => X"E6E8E4819596D2E0E5DBBF97A6D4EAEDE2C4AEC3E2F0F0DDB4ADCEE5ECE2CDA7",
      INIT_1C => X"BED3DFD3BAB0B5BBBEB3B2B8C9D8D0BEBFD6E3DAFEF8EAE3DFDFE0D9C3A2ADD3",
      INIT_1D => X"CBCCBCC2DFEBE5C8ACBEDEECE5C9B1C1DCE3D0B2A4C4DCDDC7ABB3D0E2DCC4B2",
      INIT_1E => X"AAA6D2E5E6DCBE98ADD7EAEDDFBFA7C2E2F1EFDAB9B3D2E9ECE1CBA8B3BEBBBB",
      INIT_1F => X"BBB5B8C0C4B9B7BECFDED5C3C3D8E5DCE6C69DAACCE2EAE4C7A2B3DBEBEFC68B",
      INIT_20 => X"E0EDE4C7AEC2E3EEE3C9B1C1DCE4D0B5AAC7DBDAC1A7B7D4E6DDC3ADBAD2DDD1",
      INIT_21 => X"E5DAB898B4DBEBECDCB8A6C7E7F2F0D7B6B5D5E9EBE2C8ADBAC4BDBDCBCABAC2",
      INIT_22 => X"C1B9B6BDD2DFD5C5C9DBE6DBD5BE95ABCEE2E6DFC1A3BCE0F1E898C8A8B4DAE7",
      INIT_23 => X"B1C7E5ECE0C4B0C3DDE3D0B3AFCBDED8BDA7B8D8E8DEC4AFC0D4DDD1B9B5B6BC",
      INIT_24 => X"BCDEEEEFDDB9AACDE9F3EFD6B4BDDDEEF0E3C9ADC1C7BDB6C6C6B7C7E3EDE3C5",
      INIT_25 => X"D5E1D8C4C8DDE7DAD2B797BDE1EDE7D8B79FC3E6F7D7A8C690B1D8E6E1D4B297",
      INIT_26 => X"DFC1AFC8DFE1CEAFB1D0E2DBC1ADB7D8E8DFC4B1C4DAE0D4BDB4B5BBC1B9B6BE",
      INIT_27 => X"D7B0A3CCE7F0ECD2AFBFE0F0EFE2C4ABC5CCBFB3BFBDB4C9E3ECDFC0AFCCE7EE",
      INIT_28 => X"C8DFEADCDABBA5CCE9F3E9D5AD9AC0E6EEBDD2BD92B9DAE4E0D1AB95BDDDECEA",
      INIT_29 => X"E1E0CCAEB2D3E7E0C9B1B9D8E9DFC3B3C9E0E3D4BAB0B4BCC2BAB8C2DEE7DBC6",
      INIT_2A => X"EBF1EACEABC0DDEEEDDEC1A9BCC2B8B2BCB5ABC5E0E9E1C0B2CDE8EAD8BAAFC8",
      INIT_2B => X"DBBBAFD7EEF3E9D3AC9FC5E6D7C3E6AE98C4DEE5DFCDA499C6E4F0E9D5ACABD2",
      INIT_2C => X"B4D5E8DFC4AABDDCEBDFC2B4C9DEE2D0B5B4B7BFC3BAB5C4DCE9DAC4C5DDE9DC",
      INIT_2D => X"ABC1DFECEBDDBB9CACB0A5B3C1B6ADCAE2EADCC3B7D1E6EDDAB9AECADDDBC6AA",
      INIT_2E => X"EFEEE5D0A59BC5E2C3DCDEA39BC4DDE4DCC79B97C5E5EEE9CAA8B9DEF0F3E9CA",
      INIT_2F => X"C0ABC3E1EEE1C3B7CEE3E3D1B6B5B9BFC0B6B2C3DEEADCC0C2DBE7D9DDBAB7DD",
      INIT_30 => X"EBDCB9A4B9BAB1BAC3BBB4CFE4E9D8BFB5D2E7ECD7B5AEC9DAD5BDA3B3D7E7DD",
      INIT_31 => X"A4AAD6CDC2EAD49FA1CAE0E4DBC2999BC8E7EFE6C7A0B7DEEFF2E6C5AAC7E3EE",
      INIT_32 => X"EEDEC0BBD5E9E8D4B8B6B9BFBFB6B5C5DFEAD9BABBD5E3D3DBB6B9DEF0EFE7CF",
      INIT_33 => X"C3C3B7BFC9C0B8D2E5E9D3BAB8D4E9E9D3AFADCAD9D2B6A1B4D8E7D9BDABC5E4",
      INIT_34 => X"E5EECF9CA5D1E2E4DAC097A2CDE8EDE2C39DB6DCEEEEE2C0ADCEE8F1EEDCB7AE",
      INIT_35 => X"DEEEECDECAC9CBD2D0CCCBD4E6ECE0CACCE3EBE0D7ACB8DEEEECE5C9A0B8DDBD",
      INIT_36 => X"D9CFC8DCEAECDDC9CAE2F0EEDAC2C2D7E2DEC9BBCCE6EFE3CCC1D7EBEFE3D0CC",
      INIT_37 => X"BDDBEAEAE1CFAFB9DBEDEFE5C9AFC7E4F0F1E7CDC1DBEEF4F2E4C7C5D5D2C9D1",
      INIT_38 => X"00000000000000000000000000000000E3C4CCE6F0F1EAD6AFC9D2D8F5EFDBB7",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_prim_width is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_R_Rom_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end Picture_R_Rom_blk_mem_gen_prim_width;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.Picture_R_Rom_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Picture_R_Rom_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Picture_R_Rom_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \Picture_R_Rom_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \Picture_R_Rom_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Picture_R_Rom_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Picture_R_Rom_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \Picture_R_Rom_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \Picture_R_Rom_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_R_Rom_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end Picture_R_Rom_blk_mem_gen_generic_cstr;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal ram_douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.Picture_R_Rom_bindec
     port map (
      addra(2 downto 0) => addra(13 downto 11),
      ena => ena,
      ena_array(0) => ena_array(4)
    );
\has_mux_a.A\: entity work.Picture_R_Rom_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(2 downto 0) => addra(13 downto 11),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      \douta[7]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[1].ram.r_n_7\,
      \douta[7]_0\(7 downto 0) => ram_douta(7 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.Picture_R_Rom_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0) => ram_douta(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[1].ram.r\: entity work.\Picture_R_Rom_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[2].ram.r\: entity work.\Picture_R_Rom_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_R_Rom_blk_mem_gen_top : entity is "blk_mem_gen_top";
end Picture_R_Rom_blk_mem_gen_top;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_top is
begin
\valid.cstr\: entity work.Picture_R_Rom_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_v8_4_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_R_Rom_blk_mem_gen_v8_4_3_synth : entity is "blk_mem_gen_v8_4_3_synth";
end Picture_R_Rom_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.Picture_R_Rom_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_v8_4_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "Estimated Power for IP     :     2.12629 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "Picture_R_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "Picture_R_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "spartan7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "blk_mem_gen_v8_4_3";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of Picture_R_Rom_blk_mem_gen_v8_4_3 : entity is "yes";
end Picture_R_Rom_blk_mem_gen_v8_4_3;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_v8_4_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.Picture_R_Rom_blk_mem_gen_v8_4_3_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of Picture_R_Rom : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of Picture_R_Rom : entity is "Picture_R_Rom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of Picture_R_Rom : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of Picture_R_Rom : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end Picture_R_Rom;

architecture STRUCTURE of Picture_R_Rom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.12629 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "Picture_R_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "Picture_R_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "spartan7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.Picture_R_Rom_blk_mem_gen_v8_4_3
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
