#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Dec 04 12:30:03 2019
# Process ID: 14652
# Current directory: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11016 E:\AOften\Computer Organization and Design\lab\vivado5\SingleCPU\SingleCPU.xpr
# Log file: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/vivado.log
# Journal file: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:48 . Memory (MB): peak = 779.160 ; gain = 183.207
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.choose
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 12:32:17 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 779.160 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 779.160 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {e:/AOften/Computer Organization and Design/lab/vivado5/1.coe}] [get_ips irom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/AOften/Computer Organization and Design/lab/vivado5/1.coe' provided. It will be converted relative to IP Instance files '../../../../../1.coe'
generate_target all [get_files  {{E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/irom.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'irom'...
export_ip_user_files -of_objects [get_files {{E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/irom.xci}}] -no_script -force -quiet
reset_run irom_synth_1
launch_run -jobs 4 irom_synth_1
[Wed Dec 04 12:57:52 2019] Launched irom_synth_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.runs/irom_synth_1/runme.log
export_simulation -of_objects [get_files {{E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/irom.xci}}] -directory {E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/sim_scripts} -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.choose
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 13:00:50 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 829.797 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.choose
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 13:16:48 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 846.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.choose
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 13:19:39 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 889.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.choose
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 13:21:01 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 889.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.choose
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 13:24:10 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 889.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.choose
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 13:26:21 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 889.055 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {e:/AOften/Computer Organization and Design/lab/vivado5/1.coe}] [get_ips irom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/AOften/Computer Organization and Design/lab/vivado5/1.coe' provided. It will be converted relative to IP Instance files '../../../../../1.coe'
generate_target all [get_files  {{E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/irom.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'irom'...
export_ip_user_files -of_objects [get_files {{E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/irom.xci}}] -no_script -force -quiet
reset_run irom_synth_1
launch_run -jobs 4 irom_synth_1
[Wed Dec 04 13:40:45 2019] Launched irom_synth_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.runs/irom_synth_1/runme.log
export_simulation -of_objects [get_files {{E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/irom.xci}}] -directory {E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/sim_scripts} -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.choose
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 13:43:29 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 889.055 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {e:/AOften/Computer Organization and Design/lab/vivado5/1.coe}] [get_ips irom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/AOften/Computer Organization and Design/lab/vivado5/1.coe' provided. It will be converted relative to IP Instance files '../../../../../1.coe'
generate_target all [get_files  {{E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/irom.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'irom'...
export_ip_user_files -of_objects [get_files {{E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/irom.xci}}] -no_script -force -quiet
reset_run irom_synth_1
launch_run -jobs 4 irom_synth_1
[Wed Dec 04 13:49:49 2019] Launched irom_synth_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.runs/irom_synth_1/runme.log
export_simulation -of_objects [get_files {{E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/irom.xci}}] -directory {E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/sim_scripts} -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.choose
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 13:51:50 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 900.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.choose
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 14:24:17 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 900.855 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {e:/AOften/Computer Organization and Design/lab/vivado5/1.coe}] [get_ips irom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/AOften/Computer Organization and Design/lab/vivado5/1.coe' provided. It will be converted relative to IP Instance files '../../../../../1.coe'
generate_target all [get_files  {{E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/irom.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'irom'...
export_ip_user_files -of_objects [get_files {{E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/irom.xci}}] -no_script -force -quiet
reset_run irom_synth_1
launch_run -jobs 4 irom_synth_1
[Wed Dec 04 14:25:31 2019] Launched irom_synth_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.runs/irom_synth_1/runme.log
export_simulation -of_objects [get_files {{E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/irom.xci}}] -directory {E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/sim_scripts} -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.choose
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 14:27:35 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 909.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.choose
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 14:36:57 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 909.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.choose
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 14:38:37 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 909.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.choose
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 14:43:49 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 909.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.choose
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 14:48:26 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 909.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.choose
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 14:49:29 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 909.434 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
add_wave {{/topsim/uut/regfile/regs[31]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.choose
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 14:58:00 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 953.551 ; gain = 0.000
add_wave {{/topsim/uut/regfile/regs[31]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 990.113 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.choose
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 14:59:41 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1006.816 ; gain = 0.000
run 1000 ms
run: Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1006.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.choose
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 15:01:22 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1006.816 ; gain = 0.000
run 100 us
run 10 us
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {e:/AOften/Computer Organization and Design/lab/vivado5/1.coe}] [get_ips irom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/AOften/Computer Organization and Design/lab/vivado5/1.coe' provided. It will be converted relative to IP Instance files '../../../../../1.coe'
generate_target all [get_files  {{E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/irom.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'irom'...
export_ip_user_files -of_objects [get_files {{E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/irom.xci}}] -no_script -force -quiet
reset_run irom_synth_1
launch_run -jobs 4 irom_synth_1
[Wed Dec 04 15:02:52 2019] Launched irom_synth_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.runs/irom_synth_1/runme.log
export_simulation -of_objects [get_files {{E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/irom.xci}}] -directory {E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/sim_scripts} -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.choose
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 15:04:52 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.996 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {e:/AOften/Computer Organization and Design/lab/vivado5/1.coe}] [get_ips irom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/AOften/Computer Organization and Design/lab/vivado5/1.coe' provided. It will be converted relative to IP Instance files '../../../../../1.coe'
generate_target all [get_files  {{E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/irom.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'irom'...
export_ip_user_files -of_objects [get_files {{E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/irom.xci}}] -no_script -force -quiet
reset_run irom_synth_1
launch_run -jobs 4 irom_synth_1
[Wed Dec 04 15:10:55 2019] Launched irom_synth_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.runs/irom_synth_1/runme.log
export_simulation -of_objects [get_files {{E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/irom.xci}}] -directory {E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/sim_scripts} -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.choose
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 15:14:29 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.492 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {e:/AOften/Computer Organization and Design/lab/vivado5/1.coe}] [get_ips irom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/AOften/Computer Organization and Design/lab/vivado5/1.coe' provided. It will be converted relative to IP Instance files '../../../../../1.coe'
generate_target all [get_files  {{E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/irom.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'irom'...
export_ip_user_files -of_objects [get_files {{E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/irom.xci}}] -no_script -force -quiet
reset_run irom_synth_1
launch_run -jobs 4 irom_synth_1
[Wed Dec 04 15:51:04 2019] Launched irom_synth_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.runs/irom_synth_1/runme.log
export_simulation -of_objects [get_files {{E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/irom.xci}}] -directory {E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/sim_scripts} -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.choose
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 15:53:02 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1028.445 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/constrs_1
file mkdir E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/constrs_1
file mkdir E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/constrs_1/new
file mkdir E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/constrs_1/new
file mkdir E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/constrs_1/new
file mkdir E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/constrs_1/new
file mkdir E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/constrs_1
file mkdir {E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/constrs_1/new}
close [ open {E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/constrs_1/new/1.xdc} w ]
add_files -fileset constrs_1 {{E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/constrs_1/new/1.xdc}}
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:1]
[Wed Dec 04 16:14:24 2019] Launched synth_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.runs/synth_1/runme.log
reset_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_ip_model
ERROR: [VRFC 10-1241] port sel is not defined [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v:24]
ERROR: [VRFC 10-529] concurrent assignment to a non-net disp_num is not permitted [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v:29]
ERROR: [VRFC 10-91] display_content is not declared [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v:29]
ERROR: [VRFC 10-91] clk_1000Hz is not declared [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v:31]
ERROR: [VRFC 10-1040] module smg_ip_model ignored due to previous errors [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v:22]
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-99] Step results log file:'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_ip_model
ERROR: [VRFC 10-529] concurrent assignment to a non-net disp_num is not permitted [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v:29]
ERROR: [VRFC 10-91] clk_1000Hz is not declared [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v:31]
ERROR: [VRFC 10-1040] module smg_ip_model ignored due to previous errors [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v:22]
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-99] Step results log file:'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_ip_model
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
ERROR: [VRFC 10-1412] syntax error near . [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:208]
ERROR: [VRFC 10-1040] module top ignored due to previous errors [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:22]
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-99] Step results log file:'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_ip_model
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1047] module instantiation should have an instance name [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:208]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_ip_model
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 8 for port sm_duan [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:208]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.choose
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.smg_ip_model
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 16:21:03 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1041.563 ; gain = 0.000
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:1]
[Wed Dec 04 16:21:36 2019] Launched synth_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Dec 04 16:23:28 2019] Launched impl_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Wed Dec 04 16:26:17 2019] Launched impl_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:1]
[Wed Dec 04 16:29:47 2019] Launched synth_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Dec 04 16:31:46 2019] Launched impl_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/smg_ip_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_ip_model
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/choose4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0b4e5a4dc0f84940b7152eb2ab798bee --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 8 for port sm_duan [E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/top.v:208]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.dram
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture irom_arch of entity xil_defaultlib.irom [irom_default]
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.choose
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.smg_ip_model
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 16:51:56 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1087.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 04 17:22:55 2019...
