--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml Empaquetado_total.twx Empaquetado_total.ncd -o
Empaquetado_total.twr Empaquetado_total.pcf -ucf Empaquetado_total.ucf

Design file:              Empaquetado_total.ncd
Physical constraint file: Empaquetado_total.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
datRTC<0>   |    0.064(R)|      FAST  |    2.141(R)|      SLOW  |clk_BUFGP         |   0.000|
datRTC<1>   |   -0.179(R)|      FAST  |    2.572(R)|      SLOW  |clk_BUFGP         |   0.000|
datRTC<2>   |   -0.533(R)|      FAST  |    3.105(R)|      SLOW  |clk_BUFGP         |   0.000|
datRTC<3>   |   -0.430(R)|      FAST  |    2.924(R)|      SLOW  |clk_BUFGP         |   0.000|
datRTC<4>   |    0.281(R)|      FAST  |    1.720(R)|      SLOW  |clk_BUFGP         |   0.000|
datRTC<5>   |   -0.613(R)|      FAST  |    3.319(R)|      SLOW  |clk_BUFGP         |   0.000|
datRTC<6>   |   -0.392(R)|      FAST  |    2.896(R)|      SLOW  |clk_BUFGP         |   0.000|
datRTC<7>   |   -0.406(R)|      FAST  |    2.905(R)|      SLOW  |clk_BUFGP         |   0.000|
irq         |    0.401(R)|      FAST  |    1.630(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |    7.095(R)|      SLOW  |    2.877(R)|      SLOW  |clk_BUFGP         |   0.000|
            |    3.504(F)|      SLOW  |   -0.239(F)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AD          |        11.438(R)|      SLOW  |         3.411(R)|      FAST  |clk_BUFGP         |   0.000|
B<0>        |        12.220(R)|      SLOW  |         3.780(R)|      FAST  |clk_BUFGP         |   0.000|
B<1>        |        11.798(R)|      SLOW  |         3.608(R)|      FAST  |clk_BUFGP         |   0.000|
B<2>        |        11.749(R)|      SLOW  |         3.551(R)|      FAST  |clk_BUFGP         |   0.000|
B<3>        |        11.965(R)|      SLOW  |         3.656(R)|      FAST  |clk_BUFGP         |   0.000|
CS          |        12.100(R)|      SLOW  |         3.671(R)|      FAST  |clk_BUFGP         |   0.000|
G<0>        |        12.315(R)|      SLOW  |         3.813(R)|      FAST  |clk_BUFGP         |   0.000|
G<1>        |        11.988(R)|      SLOW  |         3.685(R)|      FAST  |clk_BUFGP         |   0.000|
G<2>        |        11.911(R)|      SLOW  |         3.667(R)|      FAST  |clk_BUFGP         |   0.000|
G<3>        |        11.925(R)|      SLOW  |         3.669(R)|      FAST  |clk_BUFGP         |   0.000|
HSync       |        14.655(R)|      SLOW  |         4.248(R)|      FAST  |clk_BUFGP         |   0.000|
R<0>        |        11.590(R)|      SLOW  |         3.526(R)|      FAST  |clk_BUFGP         |   0.000|
R<1>        |        11.725(R)|      SLOW  |         3.580(R)|      FAST  |clk_BUFGP         |   0.000|
R<2>        |        11.814(R)|      SLOW  |         3.614(R)|      FAST  |clk_BUFGP         |   0.000|
R<3>        |        11.446(R)|      SLOW  |         3.465(R)|      FAST  |clk_BUFGP         |   0.000|
RD          |        12.863(R)|      SLOW  |         4.053(R)|      FAST  |clk_BUFGP         |   0.000|
VSync       |        15.134(R)|      SLOW  |         4.722(R)|      FAST  |clk_BUFGP         |   0.000|
WR          |        12.495(R)|      SLOW  |         3.842(R)|      FAST  |clk_BUFGP         |   0.000|
datRTC<0>   |        12.816(R)|      SLOW  |         3.497(R)|      FAST  |clk_BUFGP         |   0.000|
datRTC<1>   |        12.295(R)|      SLOW  |         3.361(R)|      FAST  |clk_BUFGP         |   0.000|
datRTC<2>   |        11.599(R)|      SLOW  |         3.282(R)|      FAST  |clk_BUFGP         |   0.000|
datRTC<3>   |        11.604(R)|      SLOW  |         3.353(R)|      FAST  |clk_BUFGP         |   0.000|
datRTC<4>   |        12.782(R)|      SLOW  |         3.534(R)|      FAST  |clk_BUFGP         |   0.000|
datRTC<5>   |        11.751(R)|      SLOW  |         3.242(R)|      FAST  |clk_BUFGP         |   0.000|
datRTC<6>   |        11.773(R)|      SLOW  |         3.361(R)|      FAST  |clk_BUFGP         |   0.000|
datRTC<7>   |        11.775(R)|      SLOW  |         3.300(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.134|    4.450|    5.166|    2.716|
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct 25 14:24:29 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 779 MB



