============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Thu Oct 27 19:00:20 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(53)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(54)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(57)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(58)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(64)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(68)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(69)
HDL-5007 WARNING: identifier 'post2_frame_clken' is used before its declaration in ../../RTL/image_process.v(75)
HDL-5007 WARNING: identifier 'post2_img_Y' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 28 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_image_process/u_Median_Gray/pre_frame_hsync will be merged to another kept net u_image_process/frame_hsync
SYN-5055 WARNING: The kept net u_image_process/u_Median_Gray/pre_frame_vsync will be merged to another kept net u_image_process/frame_vsync
SYN-5055 WARNING: The kept net Gray_img[7] will be merged to another kept net u_image_process/out_img_imy[7]
SYN-5055 WARNING: The kept net Gray_img[6] will be merged to another kept net u_image_process/out_img_imy[6]
SYN-5055 WARNING: The kept net Gray_img[5] will be merged to another kept net u_image_process/out_img_imy[5]
SYN-5055 WARNING: The kept net Gray_img[4] will be merged to another kept net u_image_process/out_img_imy[4]
SYN-5055 WARNING: The kept net Gray_img[3] will be merged to another kept net u_image_process/out_img_imy[3]
SYN-5055 WARNING: The kept net Gray_img[2] will be merged to another kept net u_image_process/out_img_imy[2]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3838 instances
RUN-0007 : 1615 luts, 1444 seqs, 443 mslices, 181 lslices, 132 pads, 10 brams, 4 dsps
RUN-1001 : There are total 4503 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 3115 nets have 2 pins
RUN-1001 : 882 nets have [3 - 5] pins
RUN-1001 : 390 nets have [6 - 10] pins
RUN-1001 : 68 nets have [11 - 20] pins
RUN-1001 : 39 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |     925     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     344     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  25   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 198
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3836 instances, 1615 luts, 1444 seqs, 624 slices, 121 macros(624 instances: 443 mslices 181 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1088 pins
PHY-0007 : Cell area utilization is 14%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 17408, tnet num: 4501, tinst num: 3836, tnode num: 22078, tedge num: 27937.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4501 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.084273s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (100.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.08206e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 3836.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 788255, overlap = 31.5
PHY-3002 : Step(2): len = 646382, overlap = 36
PHY-3002 : Step(3): len = 414406, overlap = 33.75
PHY-3002 : Step(4): len = 337193, overlap = 24.75
PHY-3002 : Step(5): len = 294081, overlap = 27
PHY-3002 : Step(6): len = 254030, overlap = 25.75
PHY-3002 : Step(7): len = 227086, overlap = 24.625
PHY-3002 : Step(8): len = 203929, overlap = 32.625
PHY-3002 : Step(9): len = 182597, overlap = 34.4375
PHY-3002 : Step(10): len = 166639, overlap = 43.0312
PHY-3002 : Step(11): len = 155728, overlap = 45.5938
PHY-3002 : Step(12): len = 143991, overlap = 47.5938
PHY-3002 : Step(13): len = 136503, overlap = 54.4062
PHY-3002 : Step(14): len = 131284, overlap = 66.1875
PHY-3002 : Step(15): len = 124133, overlap = 77.2812
PHY-3002 : Step(16): len = 117325, overlap = 82.875
PHY-3002 : Step(17): len = 114436, overlap = 90.4062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.55274e-05
PHY-3002 : Step(18): len = 123545, overlap = 69.3438
PHY-3002 : Step(19): len = 127891, overlap = 71
PHY-3002 : Step(20): len = 128176, overlap = 63.6875
PHY-3002 : Step(21): len = 124644, overlap = 51.7812
PHY-3002 : Step(22): len = 119021, overlap = 50.2812
PHY-3002 : Step(23): len = 118562, overlap = 46.9688
PHY-3002 : Step(24): len = 118508, overlap = 47.0312
PHY-3002 : Step(25): len = 117994, overlap = 43.625
PHY-3002 : Step(26): len = 117335, overlap = 46.7812
PHY-3002 : Step(27): len = 113516, overlap = 54.0625
PHY-3002 : Step(28): len = 111773, overlap = 57.25
PHY-3002 : Step(29): len = 110019, overlap = 61.4375
PHY-3002 : Step(30): len = 109136, overlap = 56.1875
PHY-3002 : Step(31): len = 105659, overlap = 56.8125
PHY-3002 : Step(32): len = 104258, overlap = 62.8438
PHY-3002 : Step(33): len = 103735, overlap = 64.875
PHY-3002 : Step(34): len = 103201, overlap = 71.5312
PHY-3002 : Step(35): len = 101146, overlap = 75.0938
PHY-3002 : Step(36): len = 100772, overlap = 76.6562
PHY-3002 : Step(37): len = 100828, overlap = 71.5938
PHY-3002 : Step(38): len = 100503, overlap = 71.0625
PHY-3002 : Step(39): len = 99432.9, overlap = 70.4062
PHY-3002 : Step(40): len = 98243.2, overlap = 69.4062
PHY-3002 : Step(41): len = 97737.3, overlap = 72.875
PHY-3002 : Step(42): len = 97879, overlap = 72.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000111055
PHY-3002 : Step(43): len = 98073.2, overlap = 68.25
PHY-3002 : Step(44): len = 98050.8, overlap = 69.8438
PHY-3002 : Step(45): len = 98037, overlap = 69.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00022211
PHY-3002 : Step(46): len = 98118.9, overlap = 69.5625
PHY-3002 : Step(47): len = 98110.8, overlap = 71.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014366s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (108.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 18%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4501 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.089472s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (87.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.84787e-06
PHY-3002 : Step(48): len = 101392, overlap = 125.188
PHY-3002 : Step(49): len = 101419, overlap = 123
PHY-3002 : Step(50): len = 99176.7, overlap = 117.438
PHY-3002 : Step(51): len = 99225.3, overlap = 109.188
PHY-3002 : Step(52): len = 97541.3, overlap = 112.875
PHY-3002 : Step(53): len = 97380.7, overlap = 113.188
PHY-3002 : Step(54): len = 95926.9, overlap = 122.531
PHY-3002 : Step(55): len = 94902.8, overlap = 128.438
PHY-3002 : Step(56): len = 94832.1, overlap = 128.406
PHY-3002 : Step(57): len = 92921.4, overlap = 134.531
PHY-3002 : Step(58): len = 92746.7, overlap = 135.312
PHY-3002 : Step(59): len = 91831.4, overlap = 142.344
PHY-3002 : Step(60): len = 90449.2, overlap = 139.906
PHY-3002 : Step(61): len = 90181.4, overlap = 137.594
PHY-3002 : Step(62): len = 89454.7, overlap = 128.719
PHY-3002 : Step(63): len = 89448.5, overlap = 131.688
PHY-3002 : Step(64): len = 88532.5, overlap = 124.781
PHY-3002 : Step(65): len = 86833.8, overlap = 122.844
PHY-3002 : Step(66): len = 86833.8, overlap = 122.844
PHY-3002 : Step(67): len = 86064.6, overlap = 123.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.69574e-06
PHY-3002 : Step(68): len = 85628.1, overlap = 126.094
PHY-3002 : Step(69): len = 85628.1, overlap = 126.094
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.93915e-05
PHY-3002 : Step(70): len = 85819, overlap = 125.438
PHY-3002 : Step(71): len = 85819, overlap = 125.438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.8783e-05
PHY-3002 : Step(72): len = 86886.2, overlap = 124.344
PHY-3002 : Step(73): len = 87026.3, overlap = 124.562
PHY-3002 : Step(74): len = 87461.7, overlap = 123.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.75659e-05
PHY-3002 : Step(75): len = 87708.4, overlap = 113.625
PHY-3002 : Step(76): len = 87753.3, overlap = 114.719
PHY-3002 : Step(77): len = 88204.7, overlap = 112.938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000155132
PHY-3002 : Step(78): len = 88765.6, overlap = 108.875
PHY-3002 : Step(79): len = 88964.7, overlap = 106.938
PHY-3002 : Step(80): len = 89298.4, overlap = 106.625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000310264
PHY-3002 : Step(81): len = 90385.9, overlap = 98.4688
PHY-3002 : Step(82): len = 90565.8, overlap = 97.4688
PHY-3002 : Step(83): len = 91748.5, overlap = 97.9375
PHY-3002 : Step(84): len = 90550.6, overlap = 97.7812
PHY-3002 : Step(85): len = 90201.8, overlap = 98.2812
PHY-3002 : Step(86): len = 89613, overlap = 101.531
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000620528
PHY-3002 : Step(87): len = 89660, overlap = 100.312
PHY-3002 : Step(88): len = 89690, overlap = 100.438
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00124106
PHY-3002 : Step(89): len = 89399.2, overlap = 98.8438
PHY-3002 : Step(90): len = 89399.2, overlap = 98.8438
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00248211
PHY-3002 : Step(91): len = 89434, overlap = 99.0625
PHY-3002 : Step(92): len = 89324.9, overlap = 99.1875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00496422
PHY-3002 : Step(93): len = 89252.8, overlap = 99.375
PHY-3002 : Step(94): len = 89252.8, overlap = 99.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 18%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4501 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.081080s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (96.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.55794e-06
PHY-3002 : Step(95): len = 92848, overlap = 236.969
PHY-3002 : Step(96): len = 92848, overlap = 236.969
PHY-3002 : Step(97): len = 90298.5, overlap = 231.562
PHY-3002 : Step(98): len = 90298.5, overlap = 231.562
PHY-3002 : Step(99): len = 89730.9, overlap = 232.719
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.91159e-05
PHY-3002 : Step(100): len = 91449.1, overlap = 223.688
PHY-3002 : Step(101): len = 91449.1, overlap = 223.688
PHY-3002 : Step(102): len = 91111.8, overlap = 225.156
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.82318e-05
PHY-3002 : Step(103): len = 94617.8, overlap = 203.406
PHY-3002 : Step(104): len = 95174.6, overlap = 200.312
PHY-3002 : Step(105): len = 95952.4, overlap = 189.812
PHY-3002 : Step(106): len = 96470.2, overlap = 182.469
PHY-3002 : Step(107): len = 96699.8, overlap = 181.719
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.64635e-05
PHY-3002 : Step(108): len = 97602.9, overlap = 173.531
PHY-3002 : Step(109): len = 97858.6, overlap = 172.594
PHY-3002 : Step(110): len = 101031, overlap = 151.781
PHY-3002 : Step(111): len = 102764, overlap = 137.219
PHY-3002 : Step(112): len = 99867.9, overlap = 140.406
PHY-3002 : Step(113): len = 100884, overlap = 137.969
PHY-3002 : Step(114): len = 101252, overlap = 137.188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000152927
PHY-3002 : Step(115): len = 102164, overlap = 124.5
PHY-3002 : Step(116): len = 102602, overlap = 112.75
PHY-3002 : Step(117): len = 103563, overlap = 110.781
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000305854
PHY-3002 : Step(118): len = 104164, overlap = 108.562
PHY-3002 : Step(119): len = 105074, overlap = 109.156
PHY-3002 : Step(120): len = 105208, overlap = 107.812
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000611708
PHY-3002 : Step(121): len = 105530, overlap = 106.219
PHY-3002 : Step(122): len = 106111, overlap = 102.938
PHY-3002 : Step(123): len = 106432, overlap = 99.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00122342
PHY-3002 : Step(124): len = 106731, overlap = 97.5
PHY-3002 : Step(125): len = 106864, overlap = 95.5938
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00244683
PHY-3002 : Step(126): len = 107163, overlap = 94.3125
PHY-3002 : Step(127): len = 107335, overlap = 93.5312
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00486058
PHY-3002 : Step(128): len = 107472, overlap = 93.125
PHY-3002 : Step(129): len = 107631, overlap = 95.0312
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0094402
PHY-3002 : Step(130): len = 107776, overlap = 93.7812
PHY-3002 : Step(131): len = 107832, overlap = 93.4062
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0177232
PHY-3002 : Step(132): len = 107873, overlap = 94.625
PHY-3002 : Step(133): len = 107921, overlap = 94.0625
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0286761
PHY-3002 : Step(134): len = 107964, overlap = 94.0625
PHY-3002 : Step(135): len = 107964, overlap = 94.0625
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0463979
PHY-3002 : Step(136): len = 107942, overlap = 94.5
PHY-3002 : Step(137): len = 107953, overlap = 94.6875
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.0750717
PHY-3002 : Step(138): len = 107939, overlap = 95
PHY-3002 : Step(139): len = 107982, overlap = 94.625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 17408, tnet num: 4501, tinst num: 3836, tnode num: 22078, tedge num: 27937.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 263.56 peak overflow 4.84
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/4503.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 124144, over cnt = 511(1%), over = 1874, worst = 19
PHY-1001 : End global iterations;  0.260891s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (137.7%)

PHY-1001 : Congestion index: top1 = 43.90, top5 = 31.34, top10 = 24.66, top15 = 20.44.
PHY-1001 : End incremental global routing;  0.339308s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (128.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 4501 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.104149s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (90.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.514700s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (118.4%)

OPT-1001 : Current memory(MB): used = 232, reserve = 209, peak = 232.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3272/4503.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 124144, over cnt = 511(1%), over = 1874, worst = 19
PHY-1002 : len = 134696, over cnt = 312(0%), over = 819, worst = 16
PHY-1002 : len = 143232, over cnt = 74(0%), over = 152, worst = 16
PHY-1002 : len = 145104, over cnt = 21(0%), over = 30, worst = 3
PHY-1002 : len = 145656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.245872s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (146.2%)

PHY-1001 : Congestion index: top1 = 38.17, top5 = 30.03, top10 = 25.21, top15 = 21.76.
OPT-1001 : End congestion update;  0.318385s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (132.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4501 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.081546s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (115.0%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.400077s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (128.9%)

OPT-1001 : Current memory(MB): used = 236, reserve = 212, peak = 236.
OPT-1001 : End physical optimization;  1.897180s wall, 2.046875s user + 0.062500s system = 2.109375s CPU (111.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1615 LUT to BLE ...
SYN-4008 : Packed 1615 LUT and 639 SEQ to BLE.
SYN-4003 : Packing 805 remaining SEQ's ...
SYN-4005 : Packed 496 SEQ with LUT/SLICE
SYN-4006 : 579 single LUT's are left
SYN-4006 : 309 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1924/3473 primitive instances ...
PHY-3001 : End packing;  0.177116s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.0%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 1896 instances
RUN-1001 : 871 mslices, 870 lslices, 132 pads, 10 brams, 4 dsps
RUN-1001 : There are total 3916 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2516 nets have 2 pins
RUN-1001 : 888 nets have [3 - 5] pins
RUN-1001 : 404 nets have [6 - 10] pins
RUN-1001 : 59 nets have [11 - 20] pins
RUN-1001 : 40 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 1894 instances, 1741 slices, 121 macros(624 instances: 443 mslices 181 lslices)
PHY-3001 : Cell area utilization is 22%
PHY-3001 : After packing: Len = 111085, Over = 133.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 22%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 15195, tnet num: 3914, tinst num: 1894, tnode num: 18610, tedge num: 25357.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.017777s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (99.8%)

RUN-1004 : used memory is 240 MB, reserved memory is 217 MB, peak memory is 240 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3914 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.098541s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.69376e-05
PHY-3002 : Step(140): len = 108375, overlap = 135
PHY-3002 : Step(141): len = 107420, overlap = 135.25
PHY-3002 : Step(142): len = 105555, overlap = 139
PHY-3002 : Step(143): len = 103790, overlap = 139.75
PHY-3002 : Step(144): len = 103504, overlap = 138.75
PHY-3002 : Step(145): len = 102657, overlap = 136.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.38752e-05
PHY-3002 : Step(146): len = 104244, overlap = 127.25
PHY-3002 : Step(147): len = 105018, overlap = 127
PHY-3002 : Step(148): len = 107596, overlap = 122.5
PHY-3002 : Step(149): len = 108489, overlap = 120.25
PHY-3002 : Step(150): len = 108287, overlap = 119
PHY-3002 : Step(151): len = 108287, overlap = 119
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.77503e-05
PHY-3002 : Step(152): len = 110322, overlap = 115.5
PHY-3002 : Step(153): len = 111224, overlap = 114
PHY-3002 : Step(154): len = 113277, overlap = 111.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.230690s wall, 0.171875s user + 0.484375s system = 0.656250s CPU (284.5%)

PHY-3001 : Trial Legalized: Len = 144340
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 21%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3914 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.072159s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (108.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000126916
PHY-3002 : Step(155): len = 133366, overlap = 16.5
PHY-3002 : Step(156): len = 127018, overlap = 39.75
PHY-3002 : Step(157): len = 124815, overlap = 44.5
PHY-3002 : Step(158): len = 124171, overlap = 45
PHY-3002 : Step(159): len = 123132, overlap = 47
PHY-3002 : Step(160): len = 122820, overlap = 49.5
PHY-3002 : Step(161): len = 122488, overlap = 52.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000253833
PHY-3002 : Step(162): len = 124110, overlap = 50.25
PHY-3002 : Step(163): len = 124326, overlap = 49.75
PHY-3002 : Step(164): len = 124476, overlap = 47.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000502608
PHY-3002 : Step(165): len = 125588, overlap = 46.75
PHY-3002 : Step(166): len = 126706, overlap = 46.25
PHY-3002 : Step(167): len = 127657, overlap = 45
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006860s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 137048, Over = 0
PHY-3001 : Spreading special nets. 61 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.017387s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.9%)

PHY-3001 : 79 instances has been re-located, deltaX = 44, deltaY = 42, maxDist = 3.
PHY-3001 : Final: Len = 138802, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 15195, tnet num: 3914, tinst num: 1894, tnode num: 18610, tedge num: 25357.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.041299s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (99.0%)

RUN-1004 : used memory is 238 MB, reserved memory is 215 MB, peak memory is 243 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 118/3916.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 164672, over cnt = 363(1%), over = 632, worst = 7
PHY-1002 : len = 167200, over cnt = 180(0%), over = 252, worst = 5
PHY-1002 : len = 169096, over cnt = 57(0%), over = 77, worst = 4
PHY-1002 : len = 169816, over cnt = 17(0%), over = 26, worst = 3
PHY-1002 : len = 170128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.456720s wall, 0.593750s user + 0.125000s system = 0.718750s CPU (157.4%)

PHY-1001 : Congestion index: top1 = 32.87, top5 = 26.77, top10 = 23.35, top15 = 20.93.
PHY-1001 : End incremental global routing;  0.558151s wall, 0.687500s user + 0.125000s system = 0.812500s CPU (145.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3914 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.099682s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (109.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.738124s wall, 0.875000s user + 0.125000s system = 1.000000s CPU (135.5%)

OPT-1001 : Current memory(MB): used = 245, reserve = 222, peak = 245.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3351/3916.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 170128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018731s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (166.8%)

PHY-1001 : Congestion index: top1 = 32.87, top5 = 26.77, top10 = 23.35, top15 = 20.93.
OPT-1001 : End congestion update;  0.100335s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (93.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3914 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.072524s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (107.7%)

OPT-0007 : Start: WNS 4245 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.172996s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.4%)

OPT-1001 : Current memory(MB): used = 247, reserve = 224, peak = 247.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3914 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.073008s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (107.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3351/3916.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 170128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020788s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (150.3%)

PHY-1001 : Congestion index: top1 = 32.87, top5 = 26.77, top10 = 23.35, top15 = 20.93.
PHY-1001 : End incremental global routing;  0.106891s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3914 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.095034s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.6%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3351/3916.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 170128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020526s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.1%)

PHY-1001 : Congestion index: top1 = 32.87, top5 = 26.77, top10 = 23.35, top15 = 20.93.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3914 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.074638s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (104.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4245 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.482759
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.439707s wall, 2.578125s user + 0.156250s system = 2.734375s CPU (112.1%)

RUN-1003 : finish command "place" in  12.948836s wall, 20.734375s user + 6.578125s system = 27.312500s CPU (210.9%)

RUN-1004 : used memory is 216 MB, reserved memory is 193 MB, peak memory is 247 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 1896 instances
RUN-1001 : 871 mslices, 870 lslices, 132 pads, 10 brams, 4 dsps
RUN-1001 : There are total 3916 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2516 nets have 2 pins
RUN-1001 : 888 nets have [3 - 5] pins
RUN-1001 : 404 nets have [6 - 10] pins
RUN-1001 : 59 nets have [11 - 20] pins
RUN-1001 : 40 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 15195, tnet num: 3914, tinst num: 1894, tnode num: 18610, tedge num: 25357.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.058754s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (100.4%)

RUN-1004 : used memory is 239 MB, reserved memory is 217 MB, peak memory is 270 MB
PHY-1001 : 871 mslices, 870 lslices, 132 pads, 10 brams, 4 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3914 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 163024, over cnt = 374(1%), over = 647, worst = 7
PHY-1002 : len = 165568, over cnt = 217(0%), over = 325, worst = 5
PHY-1002 : len = 167712, over cnt = 82(0%), over = 130, worst = 5
PHY-1002 : len = 169144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.462395s wall, 0.515625s user + 0.046875s system = 0.562500s CPU (121.6%)

PHY-1001 : Congestion index: top1 = 33.02, top5 = 26.82, top10 = 23.37, top15 = 20.88.
PHY-1001 : End global routing;  0.564532s wall, 0.625000s user + 0.046875s system = 0.671875s CPU (119.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 275, reserve = 253, peak = 279.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 532, reserve = 515, peak = 532.
PHY-1001 : End build detailed router design. 4.061099s wall, 4.000000s user + 0.062500s system = 4.062500s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 48936, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 5.429507s wall, 5.406250s user + 0.015625s system = 5.421875s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 565, reserve = 549, peak = 565.
PHY-1001 : End phase 1; 5.438792s wall, 5.421875s user + 0.015625s system = 5.437500s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 1789 net; 1.841628s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (98.4%)

PHY-1022 : len = 412464, over cnt = 142(0%), over = 142, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 567, reserve = 551, peak = 567.
PHY-1001 : End initial routed; 6.806155s wall, 9.765625s user + 0.093750s system = 9.859375s CPU (144.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/3341(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.241483s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 573, reserve = 556, peak = 573.
PHY-1001 : End phase 2; 8.047711s wall, 11.000000s user + 0.093750s system = 11.093750s CPU (137.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 412464, over cnt = 142(0%), over = 142, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.015664s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (99.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 411640, over cnt = 19(0%), over = 19, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.101227s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (138.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 411792, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.046777s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (100.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 411840, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.043692s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/3341(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.685     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.264675s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (100.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 27 feed throughs used by 25 nets
PHY-1001 : End commit to database; 0.429455s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (101.9%)

PHY-1001 : Current memory(MB): used = 591, reserve = 574, peak = 591.
PHY-1001 : End phase 3; 2.068752s wall, 2.125000s user + 0.000000s system = 2.125000s CPU (102.7%)

PHY-1003 : Routed, final wirelength = 411840
PHY-1001 : Current memory(MB): used = 592, reserve = 575, peak = 592.
PHY-1001 : End export database. 0.018792s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.1%)

PHY-1001 : End detail routing;  19.898579s wall, 22.812500s user + 0.187500s system = 23.000000s CPU (115.6%)

RUN-1003 : finish command "route" in  21.710801s wall, 24.687500s user + 0.234375s system = 24.921875s CPU (114.8%)

RUN-1004 : used memory is 537 MB, reserved memory is 525 MB, peak memory is 592 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        77
  #input                   29
  #output                  47
  #inout                    1

Utilization Statistics
#lut                     2930   out of  19600   14.95%
#reg                     1447   out of  19600    7.38%
#le                      3239
  #lut only              1792   out of   3239   55.33%
  #reg only               309   out of   3239    9.54%
  #lut&reg               1138   out of   3239   35.13%
#dsp                        4   out of     29   13.79%
#bram                       8   out of     64   12.50%
  #bram9k                   0
  #fifo9k                   8
#bram32k                    2   out of     16   12.50%
#pad                       77   out of    188   40.96%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                 Type               DriverType         Driver                                                              Fanout
#1        u_image_process/u_Median_Gray/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_5.di                                                   560
#2        u_pll/clk0_buf                                           GCLK               pll                u_pll/pll_inst.clkc0                                                176
#3        vga_clk_dup_1                                            GCLK               pll                u_pll/pll_inst.clkc2                                                42
#4        u_camera_init/divider2[8]                                GCLK               mslice             u_camera_init/reg3_syn_38.q1                                        21
#5        u_camera_init/u_i2c_write/clk                            GCLK               pll                u_pll/pll_inst.clkc4                                                21
#6        u_camera_init/divider2[7]                                GCLK               lslice             u_camera_init/add2_syn_56.q1                                        17
#7        u_image_select/mode[3]_syn_26                            GCLK               lslice             u_image_process/u_Sobel_Process/u_three_martix_2/reg14_syn_40.f0    10
#8        u_image_process/wrreq                                    GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_19.f1                           9
#9        clk_24m_dup_1                                            GCLK               io                 clk_24m_syn_2.di                                                    7
#10       Sdram_Control_4Port/SDRAM_CLK                            GCLK               pll                u_pll/pll_inst.clkc1                                                0
#11       clk_cam                                                  GCLK               pll                u_pll/pll_inst.clkc3                                                0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |3239   |2306    |624     |1447    |10      |4       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |645    |419     |108     |396     |2       |0       |
|    command1                          |command                                    |50     |49      |0       |41      |0       |0       |
|    control1                          |control_interface                          |100    |65      |24      |52      |0       |0       |
|    data_path1                        |sdr_data_path                              |8      |8       |0       |0       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |129    |72      |18      |104     |1       |0       |
|      dcfifo_component                |softfifo                                   |129    |72      |18      |104     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |24      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |25      |0       |32      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |130    |57      |18      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |130    |57      |18      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |19      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |31     |19      |0       |31      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |12     |12      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |110    |66      |44      |24      |0       |0       |
|  u_camera_init                       |camera_init                                |598    |581     |9       |84      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |191    |187     |0       |42      |0       |0       |
|  u_camera_reader                     |camera_reader                              |93     |47      |17      |62      |0       |0       |
|  u_image_process                     |image_process                              |1723   |1123    |446     |843     |8       |4       |
|    u_Dilation_Detector               |Dilation_Detector                          |176    |116     |45      |85      |2       |0       |
|      u_three_martix_4                |three_martix                               |161    |105     |45      |70      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |159    |98      |45      |76      |2       |0       |
|      u_three_martix_3                |three_martix                               |150    |91      |45      |67      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray                     |Median_Gray                                |748    |491     |235     |271     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |510    |320     |190     |128     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |88     |58      |30      |26      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |90     |60      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |26      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |14      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |238    |171     |45      |143     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |107    |68      |29      |60      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |374    |219     |92      |197     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |144    |94      |47      |61      |0       |0       |
|      u_three_martix_2                |three_martix                               |230    |125     |45      |136     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |36     |36      |0       |24      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2447  
    #2          2       513   
    #3          3       190   
    #4          4       132   
    #5        5-10      409   
    #6        11-50      77   
    #7       51-100      10   
    #8       101-500     1    
    #9        >500       1    
  Average     2.71            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 1894
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 3916, pip num: 33422
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 27
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1975 valid insts, and 100490 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  3.880359s wall, 38.921875s user + 0.421875s system = 39.343750s CPU (1013.9%)

RUN-1004 : used memory is 530 MB, reserved memory is 518 MB, peak memory is 727 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221027_190020.log"
