* CIP: NDA is required as of 08/29/2019
*****************************************************************************
* UCC21732
*****************************************************************************
*  (C) Copyright 2018 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer.
*****************************************************************************
*
** Released by: WEBENCH(R) Design Center, Texas Instruments Inc.
* Part: UCC21732
* Date: 14OCT2018
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.P001
* EVM Order Number: UCC217XXQDWEVM-025
* EVM Users Guide: SLUUBX2
* Datasheet: SLUSD43 AUG2018
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates: 
* 
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
* The following features are modelled,
* 1. Propagation delay and UVLO. 
* 2. Over current limit and 2 level turn off.
* 3. External miller clamp
*
* The following features are not modelled,
* 1. Input and quiescent current of the part have not been modelled.
* 2. Temperature effects have not been modelled.
*****************************************************************************
.SUBCKT UCC21732 RDY IN+ IN- OUTH OUTL OC RST_N AIN APWM CLAMPE COM VCC
+ VDD VEE FAULT_N GND
X_U610         STO_ON_TIME PULLDOWN N190210792 AND2_BASIC_GEN PARAMS: VDD=5
+  VSS=0 VTHRESH=2.5
X_U607         VCC2_INT N18970457 VDD_COMPARE COMP_BASIC_GEN PARAMS: VDD=5
+  VSS=0 VTHRESH=2.5
X_U604         N19012563 N19012490 INV_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
X_U298         FX1 FX3 BUF_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
E_ABM79         DRV 0 VALUE { IF(V(N18971591) > 2.5, V(N18972108), 0)    }
V_V60         N18972468 0 1
X_U323         N18973521 RDY_CNTRL RESET_LATCH AND2_BASIC_GEN PARAMS: VDD=5
+  VSS=0 VTHRESH=2.5
X_U27         GND2_IND RAMP d_d1 PARAMS:
E_E157         N18989980 0 OUTH GND2_IND 1
R_R165         VCC_COMPARE N18970537  35k TC=0,0 
X_U344         DRV DRV_LOW INV_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_U292         RESET N18973600 INV_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
C_C144         0 N18970447  1.414n  TC=0,0 
X_S30    PULSEVDD 0 N19012615 N18970447 UCC21732_TRANS_S30 
X_U324         OC N189731570 d_d1 PARAMS:
X_U582         N18995598 N18996422 PULSE AND2_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
V_V65         N18994682 0 5
E_E152         N18970772 GND PGOOD 0 1
R_R187         IN- VCC  50k TC=0,0 
X_U592         N18970447 UVLO2 BUF_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_U319         VEE2_IND OUTL d_d1 PARAMS:
C_C146         N18996850 0  1.414n  TC=0,0 
R_R185         RDY VCC  50k TC=0,0 
E_E135         VCC2_INT 0 VDD GND2_IND 1
X_U579         N18970537 N18970539 d_d1 PARAMS:
X_M48          N19022327 N19021300 VEE2_IND lowmos_sto PARAMS:
R_R182         GND IN+  50k TC=0,0 
X_U29         SWR N19004797 N19004791 N19004855 SRLATCHRHP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_C123         0 N18973074  1.414n  TC=0,0 
X_U296         OUTH VCC2_IND d_d1 PARAMS:
E_E136         N18972108 0 N18972100 0 1
R_R173         N18974025 N18974028  2500 TC=0,0 
X_U326         N18972826 FX1 d_d1 PARAMS:
X_M47          N189731570 N18973377 GND2_IND desat_pull_down PARAMS:
X_U321         N18973671 N18973817 BUF_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
G_ABMII2         VCC2_IND RAMP VALUE { if(V(RESET) >0.5, 0.4u,0)    }
E_E144         N18972143 N18972468 N18972118 0 -999m
X_U586         N18996846 N18996850 d_d1 PARAMS:
X_U303         N18973074 STO_EN BUF_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
V_V2         N19003874 GND2_IND 3
X_U299         N18973258 DRV d_d1 PARAMS:
R_R183         DRV N18973258  282 TC=0,0 
E_E156         N18988936 0 11VTHRE 0 -10m
X_S29    PULSE_0VDD 0 N19012430 N18970447 UCC21732_TRANS_S29 
X_U599         N19012379 N19012306 INV_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
E_ABM71         N18972115 0 VALUE { if( V(N18972047) > v(N18972143), 1 , 0)   
+  }
G_ABMII3         VCC2_IND N19004704 VALUE { (1-V(RAMP))*133u    }
E_ABM81         N19005974 0 VALUE { if( V(APWMCHECK)>2.5,  
+  V(VCC)* V(N19005826)  
+ ,0 )  }
R_R191         VCC_COMPARE N18993818  10k TC=0,0 
E_E155         VCC1_INT 0 VCC GND 1
C_C142         0 N18973258  1n  TC=0,0 
V_V3         N19004834 GND2_IND 1
E_E161         N18972022 OUTH N18971987 0 1
E_E153         N18971474 0 IN- GND 1
X_M45          N18972747 N18972847 VEE2_IND lowmos PARAMS:
R_R189         N18971684 N18971599  2412.186108 TC=0,0 
E_E143         N18973821 N18973832 VALUE { IF(V(N18973817, 0) > 2.5, 5.115, 0)
+  }
R_R184         N18974248 N18974251  30.0085390082 TC=0,0 
C_C145         N18995571 0  1.414n  TC=0,0 
X_U313         FLT_LATCH_IN N18974156 d_d1 PARAMS:
C_C127         0 FX1  1n  TC=0,0 
X_U318         N18973671 N18973667 d_d1 PARAMS:
C_C129         0 N18974010  1n IC=.000001 TC=0,0 
E_ABM70         STO_CNTRL 0 VALUE { if(V(N18974215)>2.5, 5, 0)    }
X_U31         N19003871 AINMULT d_d1 PARAMS:
E_E158         APWM GND N19005974 0 1
C_C120         0 N18973566  1n  TC=0,0 
X_U611         N18973566 N19028024 BUF_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
C_C148         N19012495 0  1.414n  TC=0,0 
X_U302         FLTCHK N18974248 INV_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_S26    N18970772 GND RDY GND UCC21732_TRANS_S26 
G_G1         N18973821 CLAMPE TABLE { V(N18973821, CLAMPE) } 
+ ( (-10,-.26)(-100m, -.25) (0,0) (100m,250m)(10, 0.26) )
C_C128         0 N18974092  1.414n IC=.000001 TC=0,0 
E_E147         N18972096 0 N18972118 0 5
X_U306         N18974010 X1 BUF_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
G_ABM2I1         VCC2_IND N19003867 VALUE { (V(AINMULT) - V(GND2_IND)) *40u   
+  }
X_U30         N19004791 N19004797 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_U593         N19003144 N18970447 d_d1 PARAMS:
E_ABM74         STO_ON_TIME 0 VALUE { if(V(STO_ON)<2.5, 5, 0)    }
X_U612         N18973600 N18973628 INV_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
X_U603         N19012495 N19012581 BUF_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
X_U601         N19012490 N19012495 d_d1 PARAMS:
R_R176         FLT_LATCH_IN N18974156  720 TC=0,0 
R_R168         N18972826 FX1  400 TC=0,0 
R_R1         AINMULT AIN  1000k  
R_R2         GND2_IND AINMULT  2000k  
R_R167         OCCMP_OUT N18973074  150 TC=0,0 
L_L17         VEE VEE2_IND  1n  
X_U594         N18970447 N19003225 d_d1 PARAMS:
X_U576         CLMP_COMP_OUT DRV_LOW UVLO2 N18973804 AND3_BASIC_GEN PARAMS:
+  VDD=5 VSS=0 VTHRESH=2500E-3
X_U340         N18972878 N18972982 FLT_LATCH_IN AND2_BASIC_GEN PARAMS: VDD=5
+  VSS=0 VTHRESH=2.5
E_E159         N19005826 0 PGOOD 0 0.2
L_L19         VDD VCC2_IND  1n  
C_C147         N19012311 0  1.414n  TC=0,0 
R_R162         0 N18972100  50 TC=0,0 
X_M44          N18971842 N18972022 OUTH lowmos PARAMS:
R_R179         N18973667 N18973671  44 TC=0,0 
X_U305         N18974088 N18974092 d_d1 PARAMS:
E_E146         VCC1BY2 0 VCC1_INT 0 0.56
R_R158         FAULT_N VCC  50k TC=0,0 
C_C133         0 N18974156  1.4143n IC=.000001 TC=0,0 
X_U595         RAMP VCC2_IND d_d1 PARAMS:
E_E145         N18971716 0 IN+ GND 1
X_U294         FLTCHK N18971684 INV_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_U589         N18996906 N18996846 INV_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
X_U609         STO_ON_TIME FAULT P4PULL AND2_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
X_U598         VDD_COMPARE UVLO2 N19012379 NOR2_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
R_R171         STO_CNTRL N18974010  50 TC=0,0 
G_ABMII12         N18971585 N18972047 VALUE { IF(V(N18972043)>2.5, 1, -1 )    }
R_R160         N18972747 OUTL  0.3 TC=0,0 
C_C119         0 N18971599  1n  TC=0,0 
E_E165         CURRENTSTO 0 TABLE { V(OUTH, VEE2_IND) } 
+ ( 13,0.06)(14,0.192)(15,0.332)(16,0.426)(17, 0.435)(22,0.445) )
C_C149         OUTL VEE2_IND  10p  
R_R198         N19022327 OUTL  0.4 TC=0,0 
E_E163         N18972847 VEE2_IND FALL_CHCK 0 1
X_U596         N19012306 N19012311 d_d1 PARAMS:
X_U578         N18970539 UVLO1 BUF_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
R_R192         N18995567 N18995571  40 TC=0,0 
X_U290         N19028024 N18973628 N18973521 AND2_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
R_R169         N18972115 N18972118  1 TC=0,0 
X_S27    PULSE 0 N18994682 N18970539 UCC21732_TRANS_S27 
V_V4         N19003871 GND2_IND 0.3333
C_C1         RAMP GND2_IND  1p  
V_V66         N18996952 0 0
T_T6         N18972096 0 N18972100 0 Z0=50 TD=46n  
X_U28         RAMP N19004834 SWR COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U330         N18972231 RDY_CNTRL N18972043 AND2_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
X_U317         N18974288 RDY_CNTRL INV_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
E_E154         N18970457 N18970647 N18970447 0 {-0.2}
E_ABM67         OCCMP_OUT 0 VALUE { if ( V(N18973002) > V(N18973111), 5 , 0 )  
+   }
E_ABM80         OUTH1 0 VALUE { (V(OUTH) * 100)/100    }
V_V55         N18973262 GND2_IND 0.7
X_U337         N18971449 N18971452 INV_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
V_V61         N18971585 0 1
R_R159         N18971842 VCC2_IND  0.6 TC=0,0 
X_U312         N18974156 N18974288 BUF_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
X_U325         FLT_LATCH_IN RESET_LATCH FAULT DSAT SRLATCHRHP_BASIC_GEN PARAMS:
+  VDD=5 VSS=0 VTHRESH=2.5
X_U304         N18974092 N18974215 BUF_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
X_U20         N19003867 VCC2_IND d_d1 PARAMS:
X_U575         FLTCHK N18974258 N18974088 AND2_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
X_U338         OC VDD d_d1 PARAMS:
R_R197         N19012490 N19012495  40 TC=0,0 
X_U602         UVLO2 VDD_COMPARE N19012563 AND2_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
X_U335         N18973804 DRV N18973667 QB SRLATCHRHP_BASIC_GEN PARAMS: VDD=5
+  VSS=0 VTHRESH=2.5
R_R193         N18996846 N18996850  40 TC=0,0 
X_U24         N19004704 VCC2_IND d_d1 PARAMS:
V_V62         N18973832 VEE2_IND 15m
X_U585         UVLO1 VCC_COMPARE N18995598 AND2_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
C_C143         0 N18972982  1.5n  
X_U345         N18971802 DRV N18971987 AND2_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
R_R194         VDD_COMPARE N19003144  5k TC=0,0 
X_S28    PULSE_0 0 N18996952 N18970539 UCC21732_TRANS_S28 
X_U574         X1 N18974035 STO_ON AND2_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
E_E162         N19021300 VEE2_IND N190210792 0 1
X_U605         N19012563 N19012581 PULSEVDD AND2_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
X_U334         OUTL VCC2_IND d_d1 PARAMS:
R_R195         VDD_COMPARE N19003225  10k TC=0,0 
X_U293         UVLO1 UVLO2 PGOOD AND2_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
G_ABM3I6         OUTL VEE2_IND VALUE { if(V(PULLDOWN)>2.5 , if( V(11VTHRE)
+  >2.5, V(CURRENTSTO), 5m),0)    }
C_C131         0 N18974028  1.414n IC=.000001 TC=0,0 
X_U297         PGOOD N18971599 N18971591 AND2_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
R_R199         VEE2_IND OUTL  1e9 TC=0,0 
V_V68         N19012615 0 5
X_U597         N19012311 N19012396 BUF_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
X_U289         FAULT UVLO1 N18970710 AND2_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
E_E142         N18972826 0 FLTCHK 0 1
X_U584         N18995571 N18996422 BUF_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
X_U580         N18970539 N18993818 d_d1 PARAMS:
E_E141         N18973305 0 OCCMP_OUT 0 -2m
C_C139         0 N18974251  1n IC=.000001 TC=0,0 
X_U341         FX3 N18972878 INV_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_S21    N18970710 0 FAULT_N GND UCC21732_TRANS_S21 
X_U588         N18996850 N18996923 BUF_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
X_U307         N18971583 RESET N19041173 AND2_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
V_V56         N18970760 0 2.7
X_U606         VCC1_INT N18970546 VCC_COMPARE COMP_BASIC_GEN PARAMS: VDD=5
+  VSS=0 VTHRESH=2.5
R_R196         N19012306 N19012311  40 TC=0,0 
X_U577         N18989980 N18988918 11VTHRE COMP_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
X_U308         X1 N18974025 INV_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
R_R161         N18973600 N18973566  1150.156033 TC=0,0 
X_U25         N19004704 N19003867 APWMCHECK COMP_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
X_U327         DRV STO_EN N19044334 AND2_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
X_U343         STO_CNTRL N18972503 INV_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
X_U342         N18972503 DRV_LOW FALL_CHCK AND2_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
V_V67         N19012430 0 0
X_U600         N19012379 N19012396 PULSE_0VDD AND2_BASIC_GEN PARAMS: VDD=5
+  VSS=0 VTHRESH=2.5
R_R186         FX3 N18972982  30 TC=0,0 
X_U336         0 N18972047 d_d1 PARAMS:
X_U328         N18974251 N18974258 BUF_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
V_V63         N18970647 0 12.1
E_E137         N18973002 0 OC GND2_IND 1
X_U581         N18995567 N18995571 d_d1 PARAMS:
C_C136         0 N18973671  1.443n  
X_U19         AINMULT N19003874 d_d1 PARAMS:
X_U346         STO_CNTRL N18971802 INV_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
R_R170         N18974088 N18974092  3000.390082 TC=0,0 
G_ABMII1         VCC2_IND AIN VALUE { if(V(RESET) >0.5, 200u,0)    }
V_V64         N18988918 N18988936 11
L_L18         COM GND2_IND  1n  
X_S1    N19004791 GND2_IND RAMP GND2_IND UCC21732_TRANS_S1 
C_C124         0 N18970539  1.414n  TC=0,0 
X_U301         N18972047 N18971585 d_d1 PARAMS:
E_E151         CLMP_COMP_OUT 0 VALUE { if ( V(OUTH, GND2_IND) < 2.1 , 5 , 0 ) }
E_E138         N18970546 N18970760 N18970539 0 {-0.2*0.2}
X_U591         VCC_COMPARE UVLO1 N18996906 NOR2_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
X_U583         N18995598 N18995567 INV_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
X_U309         N18974028 N18974035 BUF_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
C_C140         0 N18972118  1n  
E_E149         N18973111 N18973305 N18973262 GND2_IND 1
X_U331         N18971452 N18971595 N18971583 AND2_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
E_E148         N18973377 GND2_IND VALUE { if (V(N18973258, 0) > 3.15, 0, 5.1) }
X_U339         N19041173 DSAT N18972231 AND2_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
C_C141         N18972047 0  42n  
X_U590         N18996906 N18996923 PULSE_0 AND2_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
X_U608         FLTCHK RESET_LATCH PULLDOWN N19018668 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=5 VSS=0 VTHRESH=2.5
E_ABM84         N19036143 0 VALUE { ( V(RESET)  
+ *V(VCC_HYST))   }
E_E178         N19040889 0 N19036143 0 -0.2
E_E174         N19038011 0 N19038427 0 -0.2
E_ABM82         N19038427 0 VALUE { ( V(N18971595)  
+ *V(VCC_HYST))   }
R_R200         N19045152 N19044123  30 TC=0,0 
C_C150         0 N19044123  1.5n  
X_U614         N18971474 N19039400 N18971449 COMP_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
X_U613         N18971716 N19037329 N18971595 COMP_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
E_E166         VCC_HYST 0 VCC1_INT 0 0.1
E_ABM83         N19039187 0 VALUE { ( V(N18971449)  
+ *V(VCC_HYST))   }
E_E177         N19040885 N19040889 VCC1BY2 0 1
E_E173         N19037329 N19038011 VCC1BY2 0 1
X_U615         N19036113 N19040885 RESET COMP_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
X_U618         N19044334 N19045152 INV_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
X_U617         N19044334 N19044123 FLTCHK AND2_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
E_E171         N19036113 0 RST_N GND 1
E_E175         N19039742 0 N19039187 0 -0.2
E_E176         N19039400 N19039742 VCC1BY2 0 1
.ends

.subckt UCC21732_TRANS_S30 1 2 3 4  
S_S30         3 4 1 2 _S30
RS_S30         1 2 1G
.MODEL         _S30 VSWITCH Roff=1e6 Ron=1.0 Voff=.25V Von=.75
.ends UCC21732_TRANS_S30

.subckt UCC21732_TRANS_S29 1 2 3 4  
S_S29         3 4 1 2 _S29
RS_S29         1 2 1G
.MODEL         _S29 VSWITCH Roff=1e6 Ron=1.0 Voff=.25V Von=.75
.ends UCC21732_TRANS_S29

.subckt UCC21732_TRANS_S26 1 2 3 4  
S_S26         3 4 1 2 _S26
RS_S26         1 2 1G
.MODEL         _S26 VSWITCH Roff=1m Ron=1G Voff=1.2 Von=2.5
.ends UCC21732_TRANS_S26

.subckt UCC21732_TRANS_S27 1 2 3 4  
S_S27         3 4 1 2 _S27
RS_S27         1 2 1G
.MODEL         _S27 VSWITCH Roff=1e6 Ron=1.0 Voff=.25V Von=.75
.ends UCC21732_TRANS_S27

.subckt UCC21732_TRANS_S28 1 2 3 4  
S_S28         3 4 1 2 _S28
RS_S28         1 2 1G
.MODEL         _S28 VSWITCH Roff=1e6 Ron=1.0 Voff=.25V Von=.75
.ends UCC21732_TRANS_S28

.subckt UCC21732_TRANS_S21 1 2 3 4  
S_S21         3 4 1 2 _S21
RS_S21         1 2 1G
.MODEL         _S21 VSWITCH Roff=1G Ron=1m Voff=1.2 Von=2.5
.ends UCC21732_TRANS_S21

.subckt UCC21732_TRANS_S1 1 2 3 4  
S_S1         3 4 1 2 _S1
RS_S1         1 2 1G
.MODEL         _S1 VSWITCH Roff=1e9 Ron=1.0m Voff=.25 Von=.75
.ends UCC21732_TRANS_S1

*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	

E_ABM Yint 0 VALUE {IF (V(INP) > 

+ V(INM), {VDD},{VSS})}

R1 Yint Y 1

C1 Y 0 1n

.ENDS COMP_BASIC_GEN

*$

.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	

EIN INP1 INM1 INP INM 1 

EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }

EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }

R1 OUT 1 1

C1 1 0 5n

RINP1 INP1 0 1K

.ENDS COMPHYS_BASIC_GEN

*$

.SUBCKT COMPHYS2_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	

+ T=10

EIN INP1 INM1 INP INM 1 

EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }

EOUT OUT 0 VALUE { IF( V(INP1)>V(INM2), {VDD} ,{VSS}) }

R1 OUT 1 1

C1 1 0 {T*1e-9}

RINP1 INP1 0 10K

RINM2 INM2 0 10K

.ENDS COMPHYS2_BASIC_GEN

*$

*$

.SUBCKT COMP_HYS IN_POS IN_NEG HYS OUT 

X_U1         IN_POS N00153 OUT COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5

E_ABM2         N00234 0 VALUE { V(IN_NEG)+  

+ +(-V(OUT)*V(HYS))   }

R_R1         N00234 N00153  1  

C_C1         0 N00153  1n  

.ENDS COMP_HYS

*$
* PSpice Model Editor - Version 16.0.0
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NAND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND4_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT NOR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR4_BASIC_GEN
*$
.SUBCKT NOR5_BASIC_GEN A B C D E Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR5_BASIC_GEN
*$
.SUBCKT NOR6_BASIC_GEN A B C D E F Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH} |
+ V(F) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR6_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT XOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XOR2_BASIC_GEN
*$
.SUBCKT XNOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XNOR2_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
**Set has higher priority in this latch
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.ENDS SRLATCHSHP_BASIC_GEN
*$
**Reset has higher priority in this latch
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHRHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB) < {VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHSHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB) < {VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHSHP_BASIC_GEN
*$
.SUBCKT DFFSBRB_SHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB)<{VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_SHPBASIC_GEN
*$
.SUBCKT DFFSR_SHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R) > {VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_SHPBASIC_GEN
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_RHPBASIC_GEN
*$
.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}  
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_RHPBASIC_GEN
*$


*$
.SUBCKT D_D1 1 2
D1 1 2 DD1
.MODEL DD1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
.ENDS D_D1
*$
.subckt d_d 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends d_d
*$
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
*$
*DEVICE=IXGA8N100,NIGBT
* IXGA8N100 NIGBT model
* updated using Model Editor release 9.2.1 on 03/12/04 at 11:15
* The Model Editor is a PSpice product hem.
.MODEL IXGA8N100 NIGBT
+ TAU=257.59E-9
+ KP=1.6467
+ AREA=8.0000E-6
+ AGD=3.2000E-6
+ WB=117.00E-6
+ VT=4.5775
+ MUN=3.2000E3
+ MUP=950
+ BVF=7.5320
+ KF=.5005
+ CGS=14.605E-9
+ COXD=13.357E-9
+ VTD=-5
*$
.SUBCKT HIGHMOS D G S
* Max 1.25A current 
M1 D G S S _MOD
.MODEL _MOD NMOS ( KP=2E-9 W=5 L=10n VTO = 0.1 n=2.5 )
.ENDS HIGHMOS
*$
.SUBCKT LOWMOS D G S
* Max 1.25A current 
M1 D G S S _MOD
.MODEL _MOD NMOS ( KP=2E-9 W=5 L=10n VTO = 0.1 n=2.5 )
.ENDS LOWMOS
*$
.SUBCKT LOWMOS_STO D G S
* Max 0.4A current 
M1 D G S S _MOD
.MODEL _MOD NMOS ( KP=2E-9 W=0.2 L=10n VTO = 0.1 n=2.5 )
.ENDS LOWMOS_STO
*$
.SUBCKT DESAT_PULL_DOWN D G S
* Max 15mA current 
M1 D G S S _MOD
.MODEL _MOD NMOS ( KP=2E-9 W=5 L=1u VTO = 0.1 n=2.5 )
.ENDS DESAT_PULL_DOWN
*$