#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x146f05070 .scope module, "Clock" "Clock" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
v0x146f05430_0 .var "clk", 0 0;
S_0x146f051f0 .scope module, "top" "top" 3 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "LED0";
    .port_info 1 /OUTPUT 1 "LED1";
    .port_info 2 /OUTPUT 1 "LED2";
    .port_info 3 /OUTPUT 1 "LED3";
    .port_info 4 /OUTPUT 1 "LED4";
    .port_info 5 /OUTPUT 1 "LED5";
L_0x146f1d360 .functor BUFZ 1, v0x146f1c740_0, C4<0>, C4<0>, C4<0>;
L_0x146f1d3d0 .functor BUFZ 1, v0x146f1c7d0_0, C4<0>, C4<0>, C4<0>;
L_0x146f1d480 .functor BUFZ 1, v0x146f1c8e0_0, C4<0>, C4<0>, C4<0>;
L_0x146f1d550 .functor BUFZ 1, v0x146f1c970_0, C4<0>, C4<0>, C4<0>;
L_0x146f1d600 .functor BUFZ 1, v0x146f1ca00_0, C4<0>, C4<0>, C4<0>;
L_0x146f1d6e0 .functor BUFZ 1, v0x146f1ca90_0, C4<0>, C4<0>, C4<0>;
v0x146f1c2d0_0 .net "LED0", 0 0, L_0x146f1d360;  1 drivers
v0x146f1c360_0 .net "LED1", 0 0, L_0x146f1d3d0;  1 drivers
v0x146f1c3f0_0 .net "LED2", 0 0, L_0x146f1d480;  1 drivers
v0x146f1c480_0 .net "LED3", 0 0, L_0x146f1d550;  1 drivers
v0x146f1c510_0 .net "LED4", 0 0, L_0x146f1d600;  1 drivers
v0x146f1c5e0_0 .net "LED5", 0 0, L_0x146f1d6e0;  1 drivers
v0x146f1c670_0 .var "clk", 0 0;
v0x146f1c740_0 .var "led0", 0 0;
v0x146f1c7d0_0 .var "led1", 0 0;
v0x146f1c8e0_0 .var "led2", 0 0;
v0x146f1c970_0 .var "led3", 0 0;
v0x146f1ca00_0 .var "led4", 0 0;
v0x146f1ca90_0 .var "led5", 0 0;
v0x146f1cb20_0 .net "reg1", 31 0, L_0x146f1cdd0;  1 drivers
S_0x146f154d0 .scope module, "lc2k_cpu" "CPU" 3 18, 4 17 0, S_0x146f051f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 32 "reg1out";
L_0x146f1cdd0 .functor BUFZ 32, v0x146f19390_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f1aea0_0 .net "CONTROL_ALU_DONE", 0 0, v0x146f1a400_0;  1 drivers
v0x146f1af80_0 .net "CONTROL_ALUvalB", 0 0, v0x146f16c70_0;  1 drivers
v0x146f1b050_0 .net "CONTROL_BEQ", 0 0, v0x146f16060_0;  1 drivers
v0x146f1b120_0 .net "CONTROL_ENABLE_MEM_WRITE", 0 0, v0x146f16d20_0;  1 drivers
v0x146f1b1f0_0 .net "CONTROL_ENABLE_REG_WRITE", 0 0, v0x146f16dc0_0;  1 drivers
v0x146f1b300_0 .net "CONTROL_HALT", 0 0, v0x146f16e70_0;  1 drivers
v0x146f1b3d0_0 .net "CONTROL_JALR", 0 0, v0x146f16f20_0;  1 drivers
v0x146f1b4a0_0 .net "CONTROL_MEM_ACCESS", 0 0, v0x146f16ff0_0;  1 drivers
v0x146f1b570_0 .net "CONTROL_OPERATION", 1 0, v0x146f17090_0;  1 drivers
v0x146f1b680_0 .net "CONTROL_WRITE_DATA", 0 0, v0x146f17130_0;  1 drivers
v0x146f1b750_0 .net "CONTROL_WRITE_REG", 0 0, v0x146f171c0_0;  1 drivers
v0x146f1b820_0 .net "aluResult", 31 0, v0x146f161b0_0;  1 drivers
v0x146f1b8b0_0 .net "aluValA", 31 0, v0x146f190a0_0;  1 drivers
v0x146f1b940_0 .net "aluValB", 31 0, v0x146f19ea0_0;  1 drivers
v0x146f1ba10_0 .net "clk", 0 0, v0x146f1c670_0;  1 drivers
v0x146f1baa0_0 .net "instruction", 31 0, L_0x146f1cc80;  1 drivers
v0x146f1bb70_0 .net "memResult", 31 0, v0x146f17bf0_0;  1 drivers
v0x146f1bd40_0 .net "offsetExtended", 31 0, v0x146f19a20_0;  1 drivers
v0x146f1bdd0_0 .net "pcCurrent", 31 0, v0x146f15ae0_0;  1 drivers
v0x146f1be60_0 .net "pcInput", 31 0, v0x146f18960_0;  1 drivers
v0x146f1bef0_0 .net "pcPlusOne", 31 0, v0x146f15c50_0;  1 drivers
v0x146f1bf80_0 .net "reg1out", 31 0, L_0x146f1cdd0;  alias, 1 drivers
v0x146f1c010_0 .net "reg1val", 31 0, v0x146f19390_0;  1 drivers
v0x146f1c0a0_0 .net "regBvalue", 31 0, v0x146f19440_0;  1 drivers
v0x146f1c130_0 .net "write_reg", 2 0, v0x146f1ad90_0;  1 drivers
v0x146f1c200_0 .net "write_value", 31 0, v0x146f1a800_0;  1 drivers
L_0x146f1cd30 .part L_0x146f1cc80, 16, 3;
L_0x146f1ce50 .part L_0x146f1cc80, 0, 3;
L_0x146f1cef0 .part L_0x146f1cc80, 0, 16;
L_0x146f1cf90 .part L_0x146f1cc80, 19, 3;
L_0x146f1d050 .part L_0x146f1cc80, 16, 3;
L_0x146f1d240 .part L_0x146f1cc80, 22, 3;
S_0x146f156c0 .scope module, "PC" "Program_Counter" 4 41, 5 1 0, S_0x146f154d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pcInput";
    .port_info 2 /INPUT 1 "CONTROL_HALT";
    .port_info 3 /OUTPUT 32 "pcCurrent";
    .port_info 4 /OUTPUT 32 "pcPlusOne";
v0x146f15990_0 .net "CONTROL_HALT", 0 0, v0x146f16e70_0;  alias, 1 drivers
v0x146f15a40_0 .net "clk", 0 0, v0x146f1c670_0;  alias, 1 drivers
v0x146f15ae0_0 .var "pcCurrent", 31 0;
v0x146f15ba0_0 .net "pcInput", 31 0, v0x146f18960_0;  alias, 1 drivers
v0x146f15c50_0 .var "pcPlusOne", 31 0;
E_0x146f15930 .event posedge, v0x146f15a40_0;
S_0x146f15dc0 .scope module, "alu" "ALU" 4 105, 6 1 0, S_0x146f154d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "aluValA";
    .port_info 1 /INPUT 32 "aluValB";
    .port_info 2 /INPUT 2 "CONTROL_OPERATION";
    .port_info 3 /OUTPUT 32 "aluResult";
    .port_info 4 /OUTPUT 1 "CONTROL_BEQ";
v0x146f16060_0 .var "CONTROL_BEQ", 0 0;
v0x146f16100_0 .net "CONTROL_OPERATION", 1 0, v0x146f17090_0;  alias, 1 drivers
v0x146f161b0_0 .var "aluResult", 31 0;
v0x146f16270_0 .net "aluValA", 31 0, v0x146f190a0_0;  alias, 1 drivers
v0x146f16320_0 .net "aluValB", 31 0, v0x146f19ea0_0;  alias, 1 drivers
E_0x146f16000 .event anyedge, v0x146f16100_0, v0x146f16320_0, v0x146f16270_0;
S_0x146f16490 .scope module, "cRom" "Control_ROM" 4 121, 7 1 0, S_0x146f154d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pcCurrent";
    .port_info 1 /INPUT 3 "opcode";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /OUTPUT 1 "CONTROL_WRITE_REG";
    .port_info 4 /OUTPUT 1 "CONTROL_WRITE_DATA";
    .port_info 5 /OUTPUT 1 "CONTROL_ENABLE_REG_WRITE";
    .port_info 6 /OUTPUT 1 "CONTROL_ALUvalB";
    .port_info 7 /OUTPUT 2 "CONTROL_OPERATION";
    .port_info 8 /OUTPUT 1 "CONTROL_MEM_ACCESS";
    .port_info 9 /OUTPUT 1 "CONTROL_ENABLE_MEM_WRITE";
    .port_info 10 /OUTPUT 1 "CONTROL_HALT";
    .port_info 11 /OUTPUT 1 "CONTROL_JALR";
P_0x146f16650 .param/l "OP_ADD" 0 7 17, C4<000>;
P_0x146f16690 .param/l "OP_BEQ" 0 7 21, C4<100>;
P_0x146f166d0 .param/l "OP_HALT" 0 7 23, C4<110>;
P_0x146f16710 .param/l "OP_JALR" 0 7 22, C4<101>;
P_0x146f16750 .param/l "OP_LW" 0 7 19, C4<010>;
P_0x146f16790 .param/l "OP_NOOP" 0 7 24, C4<111>;
P_0x146f167d0 .param/l "OP_NOR" 0 7 18, C4<001>;
P_0x146f16810 .param/l "OP_SW" 0 7 20, C4<011>;
v0x146f16c70_0 .var "CONTROL_ALUvalB", 0 0;
v0x146f16d20_0 .var "CONTROL_ENABLE_MEM_WRITE", 0 0;
v0x146f16dc0_0 .var "CONTROL_ENABLE_REG_WRITE", 0 0;
v0x146f16e70_0 .var "CONTROL_HALT", 0 0;
v0x146f16f20_0 .var "CONTROL_JALR", 0 0;
v0x146f16ff0_0 .var "CONTROL_MEM_ACCESS", 0 0;
v0x146f17090_0 .var "CONTROL_OPERATION", 1 0;
v0x146f17130_0 .var "CONTROL_WRITE_DATA", 0 0;
v0x146f171c0_0 .var "CONTROL_WRITE_REG", 0 0;
v0x146f172e0_0 .net "instruction", 31 0, L_0x146f1cc80;  alias, 1 drivers
v0x146f17390_0 .net "opcode", 2 0, L_0x146f1d240;  1 drivers
v0x146f17440_0 .net "pcCurrent", 31 0, v0x146f15ae0_0;  alias, 1 drivers
E_0x146f16c20 .event anyedge, v0x146f17390_0;
S_0x146f175d0 .scope module, "dataM" "Data_Memory" 4 113, 8 1 0, S_0x146f154d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "aluResult";
    .port_info 1 /INPUT 32 "regBvalue";
    .port_info 2 /INPUT 1 "CONTROL_MEM_ACCESS";
    .port_info 3 /INPUT 1 "CONTROL_ENABLE_MEM_WRITE";
    .port_info 4 /OUTPUT 32 "memResult";
v0x146f178b0_0 .net "CONTROL_ENABLE_MEM_WRITE", 0 0, v0x146f16d20_0;  alias, 1 drivers
v0x146f17970_0 .net "CONTROL_MEM_ACCESS", 0 0, v0x146f16ff0_0;  alias, 1 drivers
v0x146f17a00 .array "Data", 0 63, 63 0;
v0x146f17a90_0 .net "aluResult", 31 0, v0x146f161b0_0;  alias, 1 drivers
v0x146f17b20_0 .var/i "ii", 31 0;
v0x146f17bf0_0 .var "memResult", 31 0;
v0x146f17ca0_0 .net "regBvalue", 31 0, v0x146f19440_0;  alias, 1 drivers
E_0x146f17840 .event anyedge, v0x146f16d20_0, v0x146f16ff0_0, v0x146f17ca0_0, v0x146f161b0_0;
S_0x146f17dd0 .scope module, "instrM" "Instr_Memory" 4 59, 9 1 0, S_0x146f154d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pcCurrent";
    .port_info 1 /OUTPUT 32 "instr";
L_0x146f1cc80 .functor BUFZ 32, L_0x146f1cbb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f17fd0 .array "Instruction", 0 9, 31 0;
v0x146f18070_0 .net *"_ivl_0", 31 0, L_0x146f1cbb0;  1 drivers
v0x146f18110_0 .net "instr", 31 0, L_0x146f1cc80;  alias, 1 drivers
v0x146f181e0_0 .net "pcCurrent", 31 0, v0x146f15ae0_0;  alias, 1 drivers
L_0x146f1cbb0 .array/port v0x146f17fd0, v0x146f15ae0_0;
S_0x146f182d0 .scope module, "pM" "Program_Mux" 4 49, 10 1 0, S_0x146f154d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pcCurrent";
    .port_info 1 /INPUT 32 "pcPlusOne";
    .port_info 2 /INPUT 1 "CONTROL_BEQ";
    .port_info 3 /INPUT 32 "offsetExtended";
    .port_info 4 /INPUT 1 "CONTROL_JALR";
    .port_info 5 /INPUT 32 "aluValA";
    .port_info 6 /OUTPUT 32 "pcOutput";
v0x146f185c0_0 .net "CONTROL_BEQ", 0 0, v0x146f16060_0;  alias, 1 drivers
v0x146f18680_0 .net "CONTROL_JALR", 0 0, v0x146f16f20_0;  alias, 1 drivers
v0x146f18730_0 .net "aluValA", 31 0, v0x146f190a0_0;  alias, 1 drivers
v0x146f18800_0 .net "offsetExtended", 31 0, v0x146f19a20_0;  alias, 1 drivers
v0x146f18890_0 .net "pcCurrent", 31 0, v0x146f15ae0_0;  alias, 1 drivers
v0x146f18960_0 .var "pcOutput", 31 0;
v0x146f18a00_0 .net "pcPlusOne", 31 0, v0x146f15c50_0;  alias, 1 drivers
E_0x146f18580 .event anyedge, v0x146f16f20_0, v0x146f16060_0, v0x146f15ae0_0;
S_0x146f18b50 .scope module, "regM" "Reg_Memory" 4 86, 11 1 0, S_0x146f154d0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "read_regA";
    .port_info 1 /INPUT 3 "read_regB";
    .port_info 2 /INPUT 3 "write_reg";
    .port_info 3 /INPUT 32 "write_value";
    .port_info 4 /INPUT 1 "CONTROL_ENABLE_REG_WRITE";
    .port_info 5 /INPUT 1 "CONTROL_ALU_DONE";
    .port_info 6 /OUTPUT 32 "aluValA";
    .port_info 7 /OUTPUT 32 "regBvalue";
    .port_info 8 /OUTPUT 32 "reg1val";
v0x146f18e80_0 .net "CONTROL_ALU_DONE", 0 0, v0x146f1a400_0;  alias, 1 drivers
v0x146f18f30_0 .net "CONTROL_ENABLE_REG_WRITE", 0 0, v0x146f16dc0_0;  alias, 1 drivers
v0x146f18ff0 .array "Register", 0 31, 7 0;
v0x146f190a0_0 .var "aluValA", 31 0;
v0x146f19170_0 .var/i "ii", 31 0;
v0x146f19240_0 .net "read_regA", 2 0, L_0x146f1cf90;  1 drivers
v0x146f192e0_0 .net "read_regB", 2 0, L_0x146f1d050;  1 drivers
v0x146f19390_0 .var "reg1val", 31 0;
v0x146f19440_0 .var "regBvalue", 31 0;
v0x146f19570_0 .net "write_reg", 2 0, v0x146f1ad90_0;  alias, 1 drivers
v0x146f19600_0 .net "write_value", 31 0, v0x146f1a800_0;  alias, 1 drivers
E_0x146f18490/0 .event anyedge, v0x146f18e80_0, v0x146f16dc0_0, v0x146f19600_0, v0x146f19570_0;
E_0x146f18490/1 .event anyedge, v0x146f192e0_0, v0x146f19240_0;
E_0x146f18490 .event/or E_0x146f18490/0, E_0x146f18490/1;
S_0x146f19750 .scope module, "sExtend" "Sign_Extend" 4 80, 12 1 0, S_0x146f154d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "offset";
    .port_info 1 /OUTPUT 32 "offsetExtended";
v0x146f19960_0 .net "offset", 15 0, L_0x146f1cef0;  1 drivers
v0x146f19a20_0 .var "offsetExtended", 31 0;
E_0x146f19900 .event anyedge, v0x146f19960_0;
S_0x146f19b00 .scope module, "vbMux" "ALU_ValB_Mux" 4 98, 13 1 0, S_0x146f154d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "offsetExtended";
    .port_info 1 /INPUT 32 "regBvalue";
    .port_info 2 /INPUT 1 "CONTROL_ALUvalB";
    .port_info 3 /OUTPUT 32 "aluValB";
v0x146f19de0_0 .net "CONTROL_ALUvalB", 0 0, v0x146f16c70_0;  alias, 1 drivers
v0x146f19ea0_0 .var "aluValB", 31 0;
v0x146f19f50_0 .net "offsetExtended", 31 0, v0x146f19a20_0;  alias, 1 drivers
v0x146f1a040_0 .net "regBvalue", 31 0, v0x146f19440_0;  alias, 1 drivers
E_0x146f17f90 .event anyedge, v0x146f16c70_0, v0x146f17ca0_0, v0x146f18800_0;
S_0x146f1a130 .scope module, "wdMux" "Write_Data_Mux" 4 64, 14 1 0, S_0x146f154d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "memResult";
    .port_info 1 /INPUT 32 "aluResult";
    .port_info 2 /INPUT 32 "pcPlusOne";
    .port_info 3 /INPUT 1 "CONTROL_WRITE_DATA";
    .port_info 4 /OUTPUT 32 "write_value";
    .port_info 5 /OUTPUT 1 "CONTROL_ALU_DONE";
v0x146f1a400_0 .var "CONTROL_ALU_DONE", 0 0;
v0x146f1a4c0_0 .net "CONTROL_WRITE_DATA", 0 0, v0x146f17130_0;  alias, 1 drivers
v0x146f1a570_0 .net "aluResult", 31 0, v0x146f161b0_0;  alias, 1 drivers
v0x146f1a660_0 .net "memResult", 31 0, v0x146f17bf0_0;  alias, 1 drivers
v0x146f1a6f0_0 .net "pcPlusOne", 31 0, v0x146f15c50_0;  alias, 1 drivers
v0x146f1a800_0 .var "write_value", 31 0;
E_0x146f1a3b0 .event anyedge, v0x146f15c50_0, v0x146f161b0_0, v0x146f17bf0_0, v0x146f17130_0;
S_0x146f1a8f0 .scope module, "wrMux" "Write_Reg_Mux" 4 73, 15 1 0, S_0x146f154d0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "regB";
    .port_info 1 /INPUT 3 "destReg";
    .port_info 2 /INPUT 1 "CONTROL_WRITE_REG";
    .port_info 3 /OUTPUT 3 "write_reg";
v0x146f1aba0_0 .net "CONTROL_WRITE_REG", 0 0, v0x146f171c0_0;  alias, 1 drivers
v0x146f1ac60_0 .net "destReg", 2 0, L_0x146f1ce50;  1 drivers
v0x146f1acf0_0 .net "regB", 2 0, L_0x146f1cd30;  1 drivers
v0x146f1ad90_0 .var "write_reg", 2 0;
E_0x146f1ab30 .event anyedge, v0x146f1acf0_0, v0x146f1ac60_0, v0x146f171c0_0;
    .scope S_0x146f05070;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146f05430_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x146f05070;
T_1 ;
    %delay 100, 0;
    %load/vec4 v0x146f05430_0;
    %inv;
    %store/vec4 v0x146f05430_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x146f156c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146f15ae0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x146f15c50_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x146f156c0;
T_3 ;
    %wait E_0x146f15930;
    %load/vec4 v0x146f15990_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 5 17 "$finish" {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x146f15ba0_0;
    %assign/vec4 v0x146f15ae0_0, 0;
    %load/vec4 v0x146f15ba0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x146f15c50_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x146f182d0;
T_4 ;
    %wait E_0x146f18580;
    %load/vec4 v0x146f185c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x146f18a00_0;
    %load/vec4 v0x146f18800_0;
    %add;
    %store/vec4 v0x146f18960_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x146f18680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x146f18730_0;
    %store/vec4 v0x146f18960_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x146f18a00_0;
    %store/vec4 v0x146f18960_0, 0, 32;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x146f17dd0;
T_5 ;
    %pushi/vec4 8454154, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146f17fd0, 4, 0;
    %pushi/vec4 8519691, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146f17fd0, 4, 0;
    %pushi/vec4 8585225, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146f17fd0, 4, 0;
    %pushi/vec4 17432578, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146f17fd0, 4, 0;
    %pushi/vec4 720897, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146f17fd0, 4, 0;
    %pushi/vec4 16842749, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146f17fd0, 4, 0;
    %pushi/vec4 29360128, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146f17fd0, 4, 0;
    %pushi/vec4 8454154, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146f17fd0, 4, 0;
    %pushi/vec4 25165824, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146f17fd0, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x146f1a130;
T_6 ;
    %wait E_0x146f1a3b0;
    %load/vec4 v0x146f1a4c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x146f1a570_0;
    %assign/vec4 v0x146f1a800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146f1a400_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x146f1a4c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x146f1a660_0;
    %assign/vec4 v0x146f1a800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f1a400_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x146f1a6f0_0;
    %assign/vec4 v0x146f1a800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f1a400_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x146f1a8f0;
T_7 ;
    %wait E_0x146f1ab30;
    %load/vec4 v0x146f1aba0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x146f1ac60_0;
    %assign/vec4 v0x146f1ad90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x146f1acf0_0;
    %assign/vec4 v0x146f1ad90_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x146f19750;
T_8 ;
    %wait E_0x146f19900;
    %load/vec4 v0x146f19960_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x146f19960_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x146f19a20_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x146f18b50;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146f19170_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x146f19170_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x146f19170_0;
    %store/vec4a v0x146f18ff0, 4, 0;
    %load/vec4 v0x146f19170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146f19170_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x146f18b50;
T_10 ;
    %wait E_0x146f18490;
    %load/vec4 v0x146f18e80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x146f19600_0;
    %pad/u 8;
    %load/vec4 v0x146f19570_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x146f18ff0, 4, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x146f19240_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x146f18ff0, 4;
    %pad/u 32;
    %assign/vec4 v0x146f190a0_0, 0;
    %load/vec4 v0x146f192e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x146f18ff0, 4;
    %pad/u 32;
    %assign/vec4 v0x146f19440_0, 0;
T_10.1 ;
    %load/vec4 v0x146f18f30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x146f19600_0;
    %pad/u 8;
    %load/vec4 v0x146f19570_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x146f18ff0, 4, 0;
T_10.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x146f18ff0, 4;
    %pad/u 32;
    %assign/vec4 v0x146f19390_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x146f19b00;
T_11 ;
    %wait E_0x146f17f90;
    %load/vec4 v0x146f19de0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x146f1a040_0;
    %assign/vec4 v0x146f19ea0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x146f19f50_0;
    %assign/vec4 v0x146f19ea0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x146f15dc0;
T_12 ;
    %wait E_0x146f16000;
    %load/vec4 v0x146f16100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %jmp T_12.3;
T_12.0 ;
    %load/vec4 v0x146f16270_0;
    %load/vec4 v0x146f16320_0;
    %add;
    %store/vec4 v0x146f161b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146f16060_0, 0, 1;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0x146f16270_0;
    %load/vec4 v0x146f16320_0;
    %or;
    %inv;
    %store/vec4 v0x146f161b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146f16060_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x146f16270_0;
    %load/vec4 v0x146f16320_0;
    %cmp/e;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146f16060_0, 0, 1;
    %jmp T_12.5;
T_12.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146f16060_0, 0, 1;
T_12.5 ;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x146f175d0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146f17b20_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x146f17b20_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x146f17b20_0;
    %store/vec4a v0x146f17a00, 4, 0;
    %load/vec4 v0x146f17b20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146f17b20_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146f17a00, 4, 0;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146f17a00, 4, 0;
    %pushi/vec4 8, 0, 64;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146f17a00, 4, 0;
    %end;
    .thread T_13;
    .scope S_0x146f175d0;
T_14 ;
    %wait E_0x146f17840;
    %load/vec4 v0x146f17970_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x146f178b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %ix/getv 4, v0x146f17a90_0;
    %load/vec4a v0x146f17a00, 4;
    %pad/u 32;
    %assign/vec4 v0x146f17bf0_0, 0;
T_14.2 ;
    %load/vec4 v0x146f178b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x146f17ca0_0;
    %pad/u 64;
    %ix/getv 3, v0x146f17a90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146f17a00, 0, 4;
T_14.4 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x146f16490;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f171c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f17130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16c70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x146f17090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16d20_0, 0;
    %end;
    .thread T_15;
    .scope S_0x146f16490;
T_16 ;
    %wait E_0x146f16c20;
    %load/vec4 v0x146f17390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f171c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f17130_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x146f17090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16d20_0, 0;
    %jmp T_16.9;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146f171c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146f17130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146f16c70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x146f17090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16d20_0, 0;
    %jmp T_16.9;
T_16.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146f171c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146f17130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146f16c70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x146f17090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16d20_0, 0;
    %jmp T_16.9;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f171c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f17130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146f16dc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x146f17090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146f16ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16d20_0, 0;
    %jmp T_16.9;
T_16.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f171c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f17130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16c70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x146f17090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146f16ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146f16d20_0, 0;
    %jmp T_16.9;
T_16.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f171c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f17130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146f16c70_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x146f17090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16d20_0, 0;
    %jmp T_16.9;
T_16.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f171c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f17130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146f16dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146f16f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16c70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x146f17090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16d20_0, 0;
    %jmp T_16.9;
T_16.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146f16e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f171c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f17130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16c70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x146f17090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16d20_0, 0;
    %jmp T_16.9;
T_16.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f171c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f17130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16c70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x146f17090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146f16d20_0, 0;
    %jmp T_16.9;
T_16.9 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x146f051f0;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146f1c670_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x146f051f0;
T_18 ;
    %delay 100, 0;
    %load/vec4 v0x146f1c670_0;
    %inv;
    %store/vec4 v0x146f1c670_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x146f051f0;
T_19 ;
    %wait E_0x146f15930;
    %load/vec4 v0x146f1cb20_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x146f1c740_0, 0, 1;
    %load/vec4 v0x146f1cb20_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x146f1c7d0_0, 0, 1;
    %load/vec4 v0x146f1cb20_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x146f1c8e0_0, 0, 1;
    %load/vec4 v0x146f1cb20_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x146f1c970_0, 0, 1;
    %load/vec4 v0x146f1cb20_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x146f1ca00_0, 0, 1;
    %load/vec4 v0x146f1cb20_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0x146f1ca90_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x146f051f0;
T_20 ;
    %vpi_call 3 50 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 3 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x146f051f0 {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x146f051f0;
T_21 ;
    %vpi_call 3 55 "$monitor", "At time %t, %0d,%0d,%0d,%0d,%0d,%0d,", $time, v0x146f1c5e0_0, v0x146f1c510_0, v0x146f1c480_0, v0x146f1c3f0_0, v0x146f1c360_0, v0x146f1c2d0_0 {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "Clock.V";
    "top.v";
    "CPU.v";
    "Program_Counter.v";
    "ALU.v";
    "Control_ROM.v";
    "Data_Memory.v";
    "Instr_Memory.v";
    "Program_Mux.v";
    "Reg_Memory.v";
    "Sign_Extend.v";
    "ALU_ValB_Mux.v";
    "Write_Data_Mux.v";
    "Write_Reg_Mux.v";
