// Seed: 763825662
module module_0 (
    output wire  id_0,
    input  wor   id_1,
    input  wire  id_2,
    output uwire id_3
);
  if (-1) begin : LABEL_0
    assign id_3 = id_2;
  end else wire id_5;
  logic id_6;
  ;
  wire id_7;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input tri id_2,
    output supply1 id_3,
    output wor id_4,
    input uwire id_5,
    input wor id_6,
    output uwire id_7,
    input wor id_8,
    output wor id_9,
    input wor id_10
);
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_9
  );
endmodule
