{
  "name": "core_arch::x86::avx512f::_mm256_mask_roundscale_pd",
  "safe": false,
  "callees": {
    "core_arch::x86::__m256d::as_f64x4": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f64x4": "Constructor"
      }
    },
    "core_arch::x86::avx512f::vrndscalepd256": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256d": [
      "Plain"
    ],
    "core_arch::simd::f64x4": [
      "Plain"
    ]
  },
  "path": 7884,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:5851:1: 5863:2",
  "src": "pub fn _mm256_mask_roundscale_pd<const IMM8: i32>(\n    src: __m256d,\n    k: __mmask8,\n    a: __m256d,\n) -> __m256d {\n    unsafe {\n        static_assert_uimm_bits!(IMM8, 8);\n        let a = a.as_f64x4();\n        let src = src.as_f64x4();\n        let r = vrndscalepd256(a, IMM8, src, k);\n        transmute(r)\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm256_mask_roundscale_pd(_1: core_arch::x86::__m256d, _2: u8, _3: core_arch::x86::__m256d) -> core_arch::x86::__m256d {\n    let mut _0: core_arch::x86::__m256d;\n    let  _4: core_arch::simd::f64x4;\n    let  _5: core_arch::simd::f64x4;\n    let  _6: core_arch::simd::f64x4;\n    debug src => _1;\n    debug k => _2;\n    debug a => _3;\n    debug a => _4;\n    debug src => _5;\n    debug r => _6;\n    bb0: {\n        _4 = core_arch::x86::__m256d::as_f64x4(_3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _5 = core_arch::x86::__m256d::as_f64x4(_1) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _6 = core_arch::x86::avx512f::vrndscalepd256(_4, IMM8, _5, _2) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _0 = _6 as core_arch::x86::__m256d;\n        return;\n    }\n}\n",
  "doc": " Round packed double-precision (64-bit) floating-point elements in a to the number of fraction bits specified by imm8, and store the results in dst using writemask k (elements are copied from src when the corresponding mask bit is not set).\\\n Rounding is done according to the imm8\\[2:0\\] parameter, which can be one of:\\\n * [`_MM_FROUND_TO_NEAREST_INT`] : round to nearest\n * [`_MM_FROUND_TO_NEG_INF`] : round down\n * [`_MM_FROUND_TO_POS_INF`] : round up\n * [`_MM_FROUND_TO_ZERO`] : truncate\n * [`_MM_FROUND_CUR_DIRECTION`] : use `MXCSR.RC` - see [`_MM_SET_ROUNDING_MODE`]\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_mask_roundscale_pd&expand=4770)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}