#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jun 26 20:08:38 2021
# Process ID: 106335
# Current directory: /home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.runs/synth_1
# Command line: vivado -log decoder_bin_hex_7seg.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source decoder_bin_hex_7seg.tcl
# Log file: /home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.runs/synth_1/decoder_bin_hex_7seg.vds
# Journal file: /home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source decoder_bin_hex_7seg.tcl -notrace
Command: synth_design -top decoder_bin_hex_7seg -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 106366
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2597.672 ; gain = 0.000 ; free physical = 16183 ; free virtual = 37092
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'decoder_bin_hex_7seg' [/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.srcs/sources_1/new/decoder_bin_hex_7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder_bin_hex_7seg' (1#1) [/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.srcs/sources_1/new/decoder_bin_hex_7seg.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2597.672 ; gain = 0.000 ; free physical = 16848 ; free virtual = 37758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2597.672 ; gain = 0.000 ; free physical = 16909 ; free virtual = 37819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2597.672 ; gain = 0.000 ; free physical = 16909 ; free virtual = 37819
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2597.672 ; gain = 0.000 ; free physical = 16901 ; free virtual = 37812
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.srcs/constrs_1/new/decoder_bin_hex_7seg_CF.xdc]
Finished Parsing XDC File [/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.srcs/constrs_1/new/decoder_bin_hex_7seg_CF.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.srcs/constrs_1/new/decoder_bin_hex_7seg_CF.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/decoder_bin_hex_7seg_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/decoder_bin_hex_7seg_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.469 ; gain = 0.000 ; free physical = 16752 ; free virtual = 37662
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.469 ; gain = 0.000 ; free physical = 16752 ; free virtual = 37662
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2702.469 ; gain = 104.797 ; free physical = 16875 ; free virtual = 37786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2702.469 ; gain = 104.797 ; free physical = 16875 ; free virtual = 37786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2702.469 ; gain = 104.797 ; free physical = 16875 ; free virtual = 37785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2702.469 ; gain = 104.797 ; free physical = 16875 ; free virtual = 37786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2702.469 ; gain = 104.797 ; free physical = 16862 ; free virtual = 37776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2702.469 ; gain = 104.797 ; free physical = 16743 ; free virtual = 37657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2702.469 ; gain = 104.797 ; free physical = 16743 ; free virtual = 37657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2702.469 ; gain = 104.797 ; free physical = 16743 ; free virtual = 37657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2702.469 ; gain = 104.797 ; free physical = 16743 ; free virtual = 37657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2702.469 ; gain = 104.797 ; free physical = 16743 ; free virtual = 37657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2702.469 ; gain = 104.797 ; free physical = 16743 ; free virtual = 37657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2702.469 ; gain = 104.797 ; free physical = 16743 ; free virtual = 37657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2702.469 ; gain = 104.797 ; free physical = 16743 ; free virtual = 37657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2702.469 ; gain = 104.797 ; free physical = 16743 ; free virtual = 37657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     7|
|2     |IBUF |     4|
|3     |OBUF |    11|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2702.469 ; gain = 104.797 ; free physical = 16743 ; free virtual = 37657
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2702.469 ; gain = 0.000 ; free physical = 16792 ; free virtual = 37706
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2702.469 ; gain = 104.797 ; free physical = 16792 ; free virtual = 37706
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.469 ; gain = 0.000 ; free physical = 16885 ; free virtual = 37799
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.469 ; gain = 0.000 ; free physical = 16832 ; free virtual = 37746
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2702.469 ; gain = 104.844 ; free physical = 16880 ; free virtual = 37794
INFO: [Common 17-1381] The checkpoint '/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.runs/synth_1/decoder_bin_hex_7seg.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file decoder_bin_hex_7seg_utilization_synth.rpt -pb decoder_bin_hex_7seg_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 26 20:09:05 2021...
