git clone --depth 1 --no-tags https://github.com/grifatron/CompArchFinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488729174
git clone --depth 1 --no-tags https://github.com/Torney32/CALab9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488034166
git clone --depth 1 --no-tags https://github.com/BurakYildrm/Mini-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487879241
git clone --depth 1 --no-tags https://github.com/2021H1400158p/Moore-Machine-Design-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487789106
git clone --depth 1 --no-tags https://github.com/luiscarlos63/riscv_group8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488955140
git clone --depth 1 --no-tags https://github.com/Nagaraja-Sekhar/Design-of-Error-Compensation-MAC-unit-for-low-voltage-DNN-accelerators.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489647509
git clone --depth 1 --no-tags https://github.com/anonymized-compositional-verification/ICCAD22_submission.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489508531
git clone --depth 1 --no-tags https://github.com/Ahmed0100/imageInversion_soc_microblaze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490263095
git clone --depth 1 --no-tags https://github.com/quardinlyttle/Quardin-Clock_divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491899301
git clone --depth 1 --no-tags https://github.com/karinsmguerrero/8-bit_RCAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491214790
git clone --depth 1 --no-tags https://github.com/Ahmed0100/uart_soc_microblaze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491248573
git clone --depth 1 --no-tags https://github.com/hitesh-anand/CS220_Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491499185
git clone --depth 1 --no-tags https://github.com/dylee0907/Labcode0907.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491236321
git clone --depth 1 --no-tags https://github.com/SamuelOliveira14/Multi-cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492320830
git clone --depth 1 --no-tags https://github.com/minexo79/TianXuanVerilogCourse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492506548
git clone --depth 1 --no-tags https://github.com/Ahmed0100/fir_filters_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492483329
git clone --depth 1 --no-tags https://github.com/Shingo8843/MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492360141
git clone --depth 1 --no-tags https://github.com/BambooWhispering/FPGA-mean_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492145967
git clone --depth 1 --no-tags https://github.com/Ali-Sabir2/Example_Code_Workshop-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493197872
git clone --depth 1 --no-tags https://github.com/sandeep260301/Alarm-clk-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493568251
git clone --depth 1 --no-tags https://github.com/ramkumarravi49/Tomasulo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492838355
git clone --depth 1 --no-tags https://github.com/aGeb1/ECE251-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492533088
git clone --depth 1 --no-tags https://github.com/DanielSantiagoRobayo/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493851202
git clone --depth 1 --no-tags https://github.com/01fe21mve007/Advance-digital-system-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494018330
git clone --depth 1 --no-tags https://github.com/LIAOGUAN-WEI/Pseudo-Random-Pattern-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494070406
git clone --depth 1 --no-tags https://github.com/CJS1224/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493881003
git clone --depth 1 --no-tags https://github.com/tucanae47/wrapped_etpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490013975
git clone --depth 1 --no-tags https://github.com/zafarali-rs/MPW1_fcb_jtag_subsystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490237856
git clone --depth 1 --no-tags https://github.com/joeljvarghese/cocotb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494102358
git clone --depth 1 --no-tags https://github.com/harshitjain17/5-Staged-CPU-with-Pipelining-Forwarding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489462235
git clone --depth 1 --no-tags https://github.com/arefin-abeed-216485435/Verilog-Reaction-Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492363527
git clone --depth 1 --no-tags https://github.com/Lumonde-software/share.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492471969
git clone --depth 1 --no-tags https://github.com/yifeis7/UIUC-ECE-385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492991229
git clone --depth 1 --no-tags https://github.com/ShreedeviAngadi/adld_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493170991
git clone --depth 1 --no-tags https://github.com/yasnakateb/ChiselProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493226907
git clone --depth 1 --no-tags https://github.com/sgauthamr2001/EE2003-Computer-Organisation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493217337
git clone --depth 1 --no-tags https://github.com/xunthi2710/AES_128_DoAn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493694849
git clone --depth 1 --no-tags https://github.com/bradcarthew1/EEE4120F_YODA_Group6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492804614
git clone --depth 1 --no-tags https://github.com/tmg931/SARADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492956291
git clone --depth 1 --no-tags https://github.com/richardhkbrown/xilinx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492559634
git clone --depth 1 --no-tags https://github.com/Midorante/Pseudo_Random_Pattern_Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491869488
git clone --depth 1 --no-tags https://github.com/mliss26/mojo-microblaze-mcs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494148647
git clone --depth 1 --no-tags https://github.com/ricardothadeu/Sistemas-Embarcados.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491759481
git clone --depth 1 --no-tags https://github.com/CarlosChen1126/DCLab_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491408446
git clone --depth 1 --no-tags https://github.com/hellowoe23/my-class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493153303
git clone --depth 1 --no-tags https://github.com/Zach-Bravo/CompArch_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487989605
git clone --depth 1 --no-tags https://github.com/mertcarabaci/BLG222E-Project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488312310
git clone --depth 1 --no-tags https://github.com/antonblaise/CAD-assignment-batch03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490492655
git clone --depth 1 --no-tags https://github.com/CatMadSan/RISCV_MICROARQ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490992492
git clone --depth 1 --no-tags https://github.com/ipgtestrepos/soc4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490865817
git clone --depth 1 --no-tags https://github.com/MORROWWW/Risc_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491250023
git clone --depth 1 --no-tags https://github.com/QuyLe-Minh/Digital-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489312310
git clone --depth 1 --no-tags https://github.com/Jason-Blanda/Lab-8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489478089
git clone --depth 1 --no-tags https://github.com/saisrujanu/Cap_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491197394
git clone --depth 1 --no-tags https://github.com/Suyash3006/Traffic_light_controller_Verilog_HDL_design_.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489296637
git clone --depth 1 --no-tags https://github.com/noelsmithd/EE275_MAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489587442
git clone --depth 1 --no-tags https://github.com/kripanshukumar/ROUTER_1X3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492825128
git clone --depth 1 --no-tags https://github.com/RuralBrick/FPGA_Parking_Meter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493031594
git clone --depth 1 --no-tags https://github.com/ResilientSpring/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487713333
git clone --depth 1 --no-tags https://github.com/Chengsong-Fu/EMD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488559840
git clone --depth 1 --no-tags https://github.com/archanakatariya/AHB_PROTOCOL_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488171111
git clone --depth 1 --no-tags https://github.com/YUVRAJg37/VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488264347
git clone --depth 1 --no-tags https://github.com/agustincampeny/caravel_iee2433_opamp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488329388
git clone --depth 1 --no-tags https://github.com/Tommywei0628/homework4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488626703
git clone --depth 1 --no-tags https://github.com/xCEvans/optimsoc_security.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488663630
git clone --depth 1 --no-tags https://github.com/LIAOGUAN-WEI/BCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488978158
git clone --depth 1 --no-tags https://github.com/parastoo-gholami/computer_architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488727668
git clone --depth 1 --no-tags https://github.com/AlexandeGomez/Proyecto_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490488778
git clone --depth 1 --no-tags https://github.com/BhavyaGarg8/Verilog-HDL-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489488497
git clone --depth 1 --no-tags https://github.com/Ersebreck/SED_Frogger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490926083
git clone --depth 1 --no-tags https://github.com/Nhan-Tong/Carry-Look-Ahead-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490920273
git clone --depth 1 --no-tags https://github.com/KuiHouLiao/HW2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487697970
git clone --depth 1 --no-tags https://github.com/ZZM11/datenlord_written_examination.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487675137
git clone --depth 1 --no-tags https://github.com/shbz1998/SYNCRONOUS-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488029518
git clone --depth 1 --no-tags https://github.com/Palacios1337/Lab-8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488031548
git clone --depth 1 --no-tags https://github.com/QuaATran/comp_arch_lab_9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489833300
git clone --depth 1 --no-tags https://github.com/BencsikDani/LogTervHF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489631656
git clone --depth 1 --no-tags https://github.com/homelith/wishbone-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489642764
git clone --depth 1 --no-tags https://github.com/Must-Hard/Patten-Water-Led.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492391907
git clone --depth 1 --no-tags https://github.com/growly/lut-tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493847347
git clone --depth 1 --no-tags https://github.com/jargonized/caravel_walkthrough.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494119687
git clone --depth 1 --no-tags https://github.com/SunrShine/100DaysToICDesigner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493890473
git clone --depth 1 --no-tags https://github.com/mousaq92/actions_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493801650
git clone --depth 1 --no-tags https://github.com/ashrakatkh/Activation-Lookup-Tables.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493002069
git clone --depth 1 --no-tags https://github.com/Yash-Goklani/Traffic-Light-Controller-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492713355
git clone --depth 1 --no-tags https://github.com/jurevreca12/rvj1-caravel-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492776038
git clone --depth 1 --no-tags https://github.com/BiprarshiD/32-Bit-Floating-Point-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491169488
git clone --depth 1 --no-tags https://github.com/Niels5931/patmos-caravel-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489307854
git clone --depth 1 --no-tags https://github.com/JMarshalB/AudioRecorder-FPGA-FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489036088
git clone --depth 1 --no-tags https://github.com/Ahmed0100/jpeg_encoder_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492419538
git clone --depth 1 --no-tags https://github.com/Eduard2609/LDH2V2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491914690
git clone --depth 1 --no-tags https://github.com/tonminhce/logic_design_with_hdl_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492132465
git clone --depth 1 --no-tags https://github.com/alimorgaan/SBqM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491275648
git clone --depth 1 --no-tags https://github.com/alexvetsavong/ECE411---Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493347242
git clone --depth 1 --no-tags https://github.com/bombeo659/LSI_Design_BoundFlasher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491837731
git clone --depth 1 --no-tags https://github.com/AlexVUlyanov/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492406684
git clone --depth 1 --no-tags https://github.com/MinyoungKimLAGCC/RoomDigitalCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492566376
git clone --depth 1 --no-tags https://github.com/hasanmutlu26/Mini-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491138247
git clone --depth 1 --no-tags https://github.com/ThaisCampanac/AES-Verilog-Bonus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491234760
git clone --depth 1 --no-tags https://github.com/casperyue/CMPEN331.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489056557
git clone --depth 1 --no-tags https://github.com/StevenShangkunZhuang/FPGA_Embedded_Systems_Deisgn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489165324
git clone --depth 1 --no-tags https://github.com/nguyenducquang1212/Migen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493698027
git clone --depth 1 --no-tags https://github.com/OmarBadr108/single_port_synchronous_RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493397678
git clone --depth 1 --no-tags https://github.com/TokieSan/digitalCalculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493833843
git clone --depth 1 --no-tags https://github.com/nsawant20/FPGA_Pac-Man.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492002430
git clone --depth 1 --no-tags https://github.com/onurkrts/RNG-SCROLL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492488382
git clone --depth 1 --no-tags https://github.com/Ahmed0100/ps2_keyboard_interface_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492424018
git clone --depth 1 --no-tags https://github.com/Ahmed0100/ping_pong_game_obj_mapped_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492423174
git clone --depth 1 --no-tags https://github.com/Shingo8843/TicTacToe_Basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492549499
git clone --depth 1 --no-tags https://github.com/wheitman/project_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490044655
git clone --depth 1 --no-tags https://github.com/ZanderPittari/EEET2162-HDMI_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490921272
git clone --depth 1 --no-tags https://github.com/EthLyoWSU/proj8_9_10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488042887
git clone --depth 1 --no-tags https://github.com/shbz1998/Scalable-Multiplexer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488027688
git clone --depth 1 --no-tags https://github.com/Sean1410932011/hw4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489038576
git clone --depth 1 --no-tags https://github.com/lootr5858/high-performance-asynchronous-cnn-accelerator-with-early-termination.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488886320
git clone --depth 1 --no-tags https://github.com/SerdarUnal132/openram_openmpw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489633918
git clone --depth 1 --no-tags https://github.com/daniel-santos-7/leaf-mpw6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491990249
git clone --depth 1 --no-tags https://github.com/Jiangyhyyds/VerilogFiles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493712303
git clone --depth 1 --no-tags https://github.com/mayankS1996/High-Speed-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491454835
git clone --depth 1 --no-tags https://github.com/MESS8/Part.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492646392
git clone --depth 1 --no-tags https://github.com/tmg931/MIF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492957908
git clone --depth 1 --no-tags https://github.com/kripanshukumar/Memory-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492963383
git clone --depth 1 --no-tags https://github.com/aishwaryapatil26/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493895506
git clone --depth 1 --no-tags https://github.com/ALrEcompUefs/Sistemas_digitais-Comunicacao-serial-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493850445
git clone --depth 1 --no-tags https://github.com/JahnabDutta/EVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488315069
git clone --depth 1 --no-tags https://github.com/lxd19970830/Handshake_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493649168
git clone --depth 1 --no-tags https://github.com/qqo60710/hw5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494133537
git clone --depth 1 --no-tags https://github.com/uf123/hw3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494038550
git clone --depth 1 --no-tags https://github.com/uf123/hw5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494088163
git clone --depth 1 --no-tags https://github.com/favrng/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490393531
git clone --depth 1 --no-tags https://github.com/MihaiN99/Maze_follower.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490016778
git clone --depth 1 --no-tags https://github.com/AmirhAp/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490115523
git clone --depth 1 --no-tags https://github.com/Yen-Jen-Lo/BCD_to_7_segment_display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488966158
git clone --depth 1 --no-tags https://github.com/qqo60710/segment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489112505
git clone --depth 1 --no-tags https://github.com/JosephQu68/2022FallCSOrganLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491043227
git clone --depth 1 --no-tags https://github.com/Nhan-Tong/MD5-hash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490950306
git clone --depth 1 --no-tags https://github.com/Trust04zh/riscv_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492193472
git clone --depth 1 --no-tags https://github.com/nguyenphuoc57/NoC3x3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492398259
git clone --depth 1 --no-tags https://github.com/Bharadwaj1720/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488093047
git clone --depth 1 --no-tags https://github.com/PonakLiu/RookieSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492730662
git clone --depth 1 --no-tags https://github.com/Neginashi/Uart-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492736012
git clone --depth 1 --no-tags https://github.com/hikaysici/Efabless_MPW6_riscduino.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492704601
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/FIFO-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493566238
git clone --depth 1 --no-tags https://github.com/lauramcdaniel006/RISC_SPM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491517758
git clone --depth 1 --no-tags https://github.com/01fe21mve011/sneha.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494205434
git clone --depth 1 --no-tags https://github.com/Linty-Services/public-samples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494078038
git clone --depth 1 --no-tags https://github.com/celuk/picosoc-port-basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490437644
git clone --depth 1 --no-tags https://github.com/Haardik-Ravat/Digital-Locker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488606910
git clone --depth 1 --no-tags https://github.com/mousaq92/myactions_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492010655
git clone --depth 1 --no-tags https://github.com/DrFL3x/Pipeline_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489264326
git clone --depth 1 --no-tags https://github.com/JoeSchmidtJr/Gitty.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492659244
git clone --depth 1 --no-tags https://github.com/hariprakash6198/ee5332.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492720479
git clone --depth 1 --no-tags https://github.com/0907yF/logichw0519.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493899171
git clone --depth 1 --no-tags https://github.com/jasonsogod/jason123.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493905974
git clone --depth 1 --no-tags https://github.com/Mr-Moore/LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493951337
git clone --depth 1 --no-tags https://github.com/Allenaxe/Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490738998
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/EncodingStateMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492795320
git clone --depth 1 --no-tags https://github.com/nimamaguale/HW4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494055866
git clone --depth 1 --no-tags https://github.com/AbhinayReddy10082003/HomeAutomation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494086847
git clone --depth 1 --no-tags https://github.com/AndalibN/Electrochemical-Water-Quality-Monitoring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487714880
git clone --depth 1 --no-tags https://github.com/shanyangS/Datenlord_interview.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487756262
git clone --depth 1 --no-tags https://github.com/epcole85/EP_SDR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489838680
git clone --depth 1 --no-tags https://github.com/tristankthomas/rpn-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491377833
git clone --depth 1 --no-tags https://github.com/lootr5858/cpu_v0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491566280
git clone --depth 1 --no-tags https://github.com/Chi-Hsin-Wu/subtrator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491623596
git clone --depth 1 --no-tags https://github.com/shabu19/ec-228-computer-architecture-and-organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490455382
git clone --depth 1 --no-tags https://github.com/VladDushka/Final_Project_ECE520.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492377171
git clone --depth 1 --no-tags https://github.com/FelipeOrdonezruiz/Proyecto-Frogger-grupo14.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492202681
git clone --depth 1 --no-tags https://github.com/shanyangS/Design-for-test-of-IPcore-s349-based-on-IEEE-P1500.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490972788
git clone --depth 1 --no-tags https://github.com/3ab3at/Digital-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492604545
git clone --depth 1 --no-tags https://github.com/handsomeboy777/LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492671277
git clone --depth 1 --no-tags https://github.com/zshell31/fpga_playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493102035
git clone --depth 1 --no-tags https://github.com/juan230500/embebidos_proyecto_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490936627
git clone --depth 1 --no-tags https://github.com/computerarch/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488259932
git clone --depth 1 --no-tags https://github.com/Dhruv-Mahajan1/Digital-Locker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488385641
git clone --depth 1 --no-tags https://github.com/kripanshukumar/Verilog-Operators.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489067877
git clone --depth 1 --no-tags https://github.com/bedantanath33/Verilog_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489249852
git clone --depth 1 --no-tags https://github.com/hsiangchengfun/2020_University-College_IC_Design_Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489420989
git clone --depth 1 --no-tags https://github.com/Jason-Blanda/Lab-9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489106205
git clone --depth 1 --no-tags https://github.com/royerio/Proyecto-de-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487966587
git clone --depth 1 --no-tags https://github.com/afshan-ahamad/CPU_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492581806
git clone --depth 1 --no-tags https://github.com/ZiyangYE/Verilog_Print.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491340191
git clone --depth 1 --no-tags https://github.com/Crimmycakes69/EEE4120-Yoday-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492007370
git clone --depth 1 --no-tags https://github.com/mousaq92/Workflow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492045452
git clone --depth 1 --no-tags https://github.com/Oxtin/PiplineCPU_with_Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493317628
git clone --depth 1 --no-tags https://github.com/G1Y2Z3/HW4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488845580
git clone --depth 1 --no-tags https://github.com/Manthan-tech/google.hdltest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490353569
git clone --depth 1 --no-tags https://github.com/alexblue0329/BCDto7segmentdisplay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488992140
git clone --depth 1 --no-tags https://github.com/artmedia1/Modeling-Implementation-and-Validation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488012716
git clone --depth 1 --no-tags https://github.com/erickserr125/eight_bit_microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489138070
git clone --depth 1 --no-tags https://github.com/9898817/valid-ready.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489219969
git clone --depth 1 --no-tags https://github.com/Bio-HO/simple-UART_TX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488405111
git clone --depth 1 --no-tags https://github.com/akilan2001/wireless.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489994827
git clone --depth 1 --no-tags https://github.com/jesmanhtc/top_Ej_Decoder_3_to_8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489988805
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/zcu104_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490064130
git clone --depth 1 --no-tags https://github.com/zzz-x/MIPS_31.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487753187
git clone --depth 1 --no-tags https://github.com/sinhoshow/pbl_sd_prob2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487849146
git clone --depth 1 --no-tags https://github.com/shbz1998/Digital-Filtering-3LVL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488025741
git clone --depth 1 --no-tags https://github.com/tanersarptonay/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492898500
git clone --depth 1 --no-tags https://github.com/pooria021/ece520-finalproject-trafficgenerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493030811
git clone --depth 1 --no-tags https://github.com/TejaUpanishad/ADLD-CODES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493160864
git clone --depth 1 --no-tags https://github.com/DesSlayer/0520HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493499524
git clone --depth 1 --no-tags https://github.com/YanYuTu/Pseudo_Random_Pattern_Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494152207
git clone --depth 1 --no-tags https://github.com/blablabla888/778899011.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493966895
git clone --depth 1 --no-tags https://github.com/artmedia1/Digital-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488011279
git clone --depth 1 --no-tags https://github.com/shbz1998/Register-File-Model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488024546
git clone --depth 1 --no-tags https://github.com/frankie55688/FFFFFF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489101846
git clone --depth 1 --no-tags https://github.com/splash5/cusb_logiana.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489306513
git clone --depth 1 --no-tags https://github.com/shunfan-shao/ECE411-MP4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489054591
git clone --depth 1 --no-tags https://github.com/Vasu-Eranki/EE271-Project-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489179300
git clone --depth 1 --no-tags https://github.com/QuaATran/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488815434
git clone --depth 1 --no-tags https://github.com/DesSlayer/0506HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488914049
git clone --depth 1 --no-tags https://github.com/ipgtestrepos/reloadflow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494083258
git clone --depth 1 --no-tags https://github.com/mmac-pro/sc-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494220551
git clone --depth 1 --no-tags https://github.com/lnestor/ckttools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493647657
git clone --depth 1 --no-tags https://github.com/Madhur-katyayn/FNN_v1.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490316079
git clone --depth 1 --no-tags https://github.com/StrikerLeecy126/48Tap_8Folded_FIR_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492379763
git clone --depth 1 --no-tags https://github.com/York-Chen-Di-Lee/Instruction-Pipelining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492120501
git clone --depth 1 --no-tags https://github.com/charrich97/CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491932047
git clone --depth 1 --no-tags https://github.com/unforgiven512/c5e_dev_golden_top.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492515122
git clone --depth 1 --no-tags https://github.com/ruwinda-nanayakkara/16bit_multiplexer_verliog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492189998
git clone --depth 1 --no-tags https://github.com/Ahmed0100/arrays_merge_ip_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492404124
git clone --depth 1 --no-tags https://github.com/s1410932002/-_HW5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493272989
git clone --depth 1 --no-tags https://github.com/behcetmuhammed/FBU-RTL-Tasarim-projesi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492944722
git clone --depth 1 --no-tags https://github.com/ad153153/LegV8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493836209
git clone --depth 1 --no-tags https://github.com/arvillion/pipeline-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493112627
git clone --depth 1 --no-tags https://github.com/funkycochise/AlphaMission.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489576714
git clone --depth 1 --no-tags https://github.com/yousefosama654/Randomizer-PRBS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489572561
git clone --depth 1 --no-tags https://github.com/RicardoNid/Chainsaw2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490704769
git clone --depth 1 --no-tags https://github.com/skippynose2/CalculatorVhdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488987609
git clone --depth 1 --no-tags https://github.com/cuesta22/Lab-8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487714048
git clone --depth 1 --no-tags https://github.com/jodansweenman/ECE-544-Project-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491306514
git clone --depth 1 --no-tags https://github.com/CatincaO/ac-baggage_drop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491145102
git clone --depth 1 --no-tags https://github.com/ljt1998/ljtysyx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487817032
git clone --depth 1 --no-tags https://github.com/Chi-Yung/Chi-Yung.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490325242
git clone --depth 1 --no-tags https://github.com/fahim1703061/Verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489745548
git clone --depth 1 --no-tags https://github.com/dylankird/pwm-module-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489736505
git clone --depth 1 --no-tags https://github.com/hunson89123/DLDP_Homework5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492378898
git clone --depth 1 --no-tags https://github.com/Ahmed0100/ps2_mouse_interface_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492420730
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/AgreementUnit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493176999
git clone --depth 1 --no-tags https://github.com/cccza/Digital-Logic-Design-Practice_-hw5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494098961
git clone --depth 1 --no-tags https://github.com/delfinoariel/CORDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494235676
git clone --depth 1 --no-tags https://github.com/SahaDipto/ECE251_8BITCOMPUTER_DIPTO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491934675
git clone --depth 1 --no-tags https://github.com/sanjueli/VSD-FPGA-Workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492130971
git clone --depth 1 --no-tags https://github.com/YinChian/Normal_HW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487842003
git clone --depth 1 --no-tags https://github.com/BuzzingTaz/IPA-Course-Project-S22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491044463
git clone --depth 1 --no-tags https://github.com/rutvi1998/Exponential-and-Logarithmic-units.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491151566
git clone --depth 1 --no-tags https://github.com/freeelectron-ro/shoot-through-detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487988540
git clone --depth 1 --no-tags https://github.com/shbz1998/ROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488025188
git clone --depth 1 --no-tags https://github.com/deepan19/Hardware-Accelerated-Video-Compression-using-DCT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489071204
git clone --depth 1 --no-tags https://github.com/qqo60710/hw4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489575427
git clone --depth 1 --no-tags https://github.com/ZZcc217/Robitic_Education.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489577433
git clone --depth 1 --no-tags https://github.com/Gozzman/Locker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488490114
git clone --depth 1 --no-tags https://github.com/jayhusemi/Open-Source-Network-on-Chip-Router-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488374861
git clone --depth 1 --no-tags https://github.com/Goshisanniichi/Final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488806702
git clone --depth 1 --no-tags https://github.com/danzel-crazy/2022-computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489593469
git clone --depth 1 --no-tags https://github.com/nroy2/posit-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493345340
git clone --depth 1 --no-tags https://github.com/frank355325/homework3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494043722
git clone --depth 1 --no-tags https://github.com/smk7758/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493456275
git clone --depth 1 --no-tags https://github.com/visionvlsi/Verification_Training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493996909
git clone --depth 1 --no-tags https://github.com/uf123/hw4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494062455
git clone --depth 1 --no-tags https://github.com/kylegeorge10/5-Stage-Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489848457
git clone --depth 1 --no-tags https://github.com/circuitvalley/USB_C_Industrial_Camera_FPGA_USB3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502749865
git clone --depth 1 --no-tags https://github.com/zeroasiccorp/umi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505251182
git clone --depth 1 --no-tags https://github.com/XueTianyu24/cnn_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494353034
git clone --depth 1 --no-tags https://github.com/mattvenn/wokwi-verilog-gds-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502868308
git clone --depth 1 --no-tags https://github.com/niklasekstrom/clockport_pi_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503728523
git clone --depth 1 --no-tags https://github.com/Parretto/DisplayPort.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502944312
git clone --depth 1 --no-tags https://github.com/buhe/bugu-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497819211
git clone --depth 1 --no-tags https://github.com/fast-codesign/OpenTSN3.4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494365862
git clone --depth 1 --no-tags https://github.com/jeshraghian/snn-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501265198
git clone --depth 1 --no-tags https://github.com/somhi/PCXT_DeMiSTify.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502707982
git clone --depth 1 --no-tags https://github.com/borti4938/n64rgb_flex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505236095
git clone --depth 1 --no-tags https://github.com/HUXIYIGE/cqu_cs_course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496962936
git clone --depth 1 --no-tags https://github.com/icgrp/hipr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504938744
git clone --depth 1 --no-tags https://github.com/gju06051/TPU_HW_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503973366
git clone --depth 1 --no-tags https://github.com/tharunchitipolu/RISC-V-32I-based-core-with-Advanced-Extensible-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497236016
git clone --depth 1 --no-tags https://github.com/Jon3Y/AMBA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504442027
git clone --depth 1 --no-tags https://github.com/brochz/riscv_151.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503990667
git clone --depth 1 --no-tags https://github.com/infini8-13/riscv-ms-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497660825
git clone --depth 1 --no-tags https://github.com/2catycm/SUSTech-CS202_214-Computer_Organization-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498714649
git clone --depth 1 --no-tags https://github.com/nandland/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496025524
git clone --depth 1 --no-tags https://github.com/Eric-is-good/cpu-compilation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502330365
git clone --depth 1 --no-tags https://github.com/orangeYao/DEEP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494506315
git clone --depth 1 --no-tags https://github.com/opensatellite/spireg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503103799
