

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7'
================================================================
* Date:           Fri Jun  7 16:44:05 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.933 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1412|     1412|  7.060 us|  7.060 us|  1412|  1412|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_3_channel_pad_7_loop_for_channel_pad_7  |     1410|     1410|         4|          1|          1|  1408|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.80>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 7 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 8 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten189 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten189"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln187 = store i6 0, i6 %c" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 11 'store' 'store_ln187' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln189 = store i6 0, i6 %n" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 12 'store' 'store_ln189' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i433"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten189_load = load i11 %indvar_flatten189" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 14 'load' 'indvar_flatten189_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.79ns)   --->   "%icmp_ln187 = icmp_eq  i11 %indvar_flatten189_load, i11 1408" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 15 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.79ns)   --->   "%add_ln187 = add i11 %indvar_flatten189_load, i11 1" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 16 'add' 'add_ln187' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %icmp_ln187, void %for.inc15.i445, void %for.body12.i469.preheader.exitStub" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 17 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%n_load = load i6 %n" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 18 'load' 'n_load' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%c_load = load i6 %c" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 19 'load' 'c_load' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.78ns)   --->   "%icmp_ln189 = icmp_eq  i6 %n_load, i6 44" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 20 'icmp' 'icmp_ln189' <Predicate = (!icmp_ln187)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%select_ln187 = select i1 %icmp_ln189, i6 0, i6 %n_load" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 21 'select' 'select_ln187' <Predicate = (!icmp_ln187)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln187_1 = add i6 %c_load, i6 1" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 22 'add' 'add_ln187_1' <Predicate = (!icmp_ln187)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%select_ln187_1 = select i1 %icmp_ln189, i6 %add_ln187_1, i6 %c_load" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 23 'select' 'select_ln187_1' <Predicate = (!icmp_ln187)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i6 %select_ln187_1" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 24 'zext' 'zext_ln189' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = trunc i6 %select_ln187_1" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 25 'trunc' 'empty' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 26 [3/3] (0.99ns) (grouped into DSP with root node add_ln190)   --->   "%mul_ln189 = mul i11 %zext_ln189, i11 44" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 26 'mul' 'mul_ln189' <Predicate = (!icmp_ln187)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %select_ln187, i32 1, i32 5" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 27 'partselect' 'tmp' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.78ns)   --->   "%icmp_ln190 = icmp_eq  i5 %tmp, i5 0" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 28 'icmp' 'icmp_ln190' <Predicate = (!icmp_ln187)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%add_ln189 = add i6 %select_ln187, i6 1" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 29 'add' 'add_ln189' <Predicate = (!icmp_ln187)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln187 = store i11 %add_ln187, i11 %indvar_flatten189" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 30 'store' 'store_ln187' <Predicate = (!icmp_ln187)> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln187 = store i6 %select_ln187_1, i6 %c" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 31 'store' 'store_ln187' <Predicate = (!icmp_ln187)> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln189 = store i6 %add_ln189, i6 %n" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 32 'store' 'store_ln189' <Predicate = (!icmp_ln187)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 33 [2/3] (0.99ns) (grouped into DSP with root node add_ln190)   --->   "%mul_ln189 = mul i11 %zext_ln189, i11 44" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 33 'mul' 'mul_ln189' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.93>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 34 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl51_cast = zext i10 %p_shl" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 35 'zext' 'p_shl51_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty, i3 0" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 36 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl52_cast = zext i8 %p_shl8" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 37 'zext' 'p_shl52_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/3] (0.00ns) (grouped into DSP with root node add_ln190)   --->   "%mul_ln189 = mul i11 %zext_ln189, i11 44" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 38 'mul' 'mul_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln189_1 = zext i6 %select_ln187" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 39 'zext' 'zext_ln189_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln189_2 = zext i6 %select_ln187" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 40 'zext' 'zext_ln189_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln190 = add i11 %zext_ln189_1, i11 %mul_ln189" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 41 'add' 'add_ln190' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_1 = add i11 %p_shl51_cast, i11 %p_shl52_cast" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 42 'add' 'add_ln190_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (0.78ns)   --->   "%add_ln190_3 = add i7 %zext_ln189_2, i7 126" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 43 'add' 'add_ln190_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln190 = sext i7 %add_ln190_3" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 44 'sext' 'sext_ln190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln190_2 = add i11 %sext_ln190, i11 %add_ln190_1" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 45 'add' 'add_ln190_2' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln190_1 = zext i11 %add_ln190_2" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 46 'zext' 'zext_ln190_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%OutConv6_addr = getelementptr i16 %OutConv6, i64 0, i64 %zext_ln190_1" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 47 'getelementptr' 'OutConv6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.23ns)   --->   "%OutConv6_load = load i11 %OutConv6_addr" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 48 'load' 'OutConv6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln187)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.83>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_for_3_channel_pad_7_loop_for_channel_pad_7_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1408, i64 1408, i64 1408"   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln189 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 51 'specpipeline' 'specpipeline_ln189' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.78ns)   --->   "%icmp_ln190_1 = icmp_ugt  i6 %select_ln187, i6 41" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 52 'icmp' 'icmp_ln190_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln190)   --->   "%or_ln190 = or i1 %icmp_ln190, i1 %icmp_ln190_1" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 53 'or' 'or_ln190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln190 = add i11 %zext_ln189_1, i11 %mul_ln189" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 54 'add' 'add_ln190' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln190 = zext i11 %add_ln190" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 55 'zext' 'zext_ln190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%OutPadConv7_addr = getelementptr i16 %OutPadConv7, i64 0, i64 %zext_ln190" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 56 'getelementptr' 'OutPadConv7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (1.23ns)   --->   "%OutConv6_load = load i11 %OutConv6_addr" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 57 'load' 'OutConv6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_4 : Operation 58 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln190 = select i1 %or_ln190, i16 0, i16 %OutConv6_load" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 58 'select' 'select_ln190' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.23ns)   --->   "%store_ln190 = store i16 %select_ln190, i11 %OutPadConv7_addr" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 59 'store' 'store_ln190' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1408> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln189 = br void %for.body4.i433" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 60 'br' 'br_ln189' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.800ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln189', Conv.cpp:189->CNN.cpp:48) of constant 0 on local variable 'n', Conv.cpp:189->CNN.cpp:48 [8]  (0.427 ns)
	'load' operation 6 bit ('n_load', Conv.cpp:189->CNN.cpp:48) on local variable 'n', Conv.cpp:189->CNN.cpp:48 [16]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln189', Conv.cpp:189->CNN.cpp:48) [20]  (0.781 ns)
	'select' operation 6 bit ('select_ln187', Conv.cpp:187->CNN.cpp:48) [21]  (0.384 ns)
	'add' operation 6 bit ('add_ln189', Conv.cpp:189->CNN.cpp:48) [50]  (0.781 ns)
	'store' operation 0 bit ('store_ln189', Conv.cpp:189->CNN.cpp:48) of variable 'add_ln189', Conv.cpp:189->CNN.cpp:48 on local variable 'n', Conv.cpp:189->CNN.cpp:48 [53]  (0.427 ns)

 <State 2>: 0.996ns
The critical path consists of the following:
	'mul' operation 11 bit of DSP[38] ('mul_ln189', Conv.cpp:189->CNN.cpp:48) [30]  (0.996 ns)

 <State 3>: 2.933ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln190_3', Conv.cpp:190->CNN.cpp:48) [42]  (0.781 ns)
	'add' operation 11 bit ('add_ln190_2', Conv.cpp:190->CNN.cpp:48) [44]  (0.914 ns)
	'getelementptr' operation 11 bit ('OutConv6_addr', Conv.cpp:190->CNN.cpp:48) [46]  (0.000 ns)
	'load' operation 16 bit ('OutConv6_load', Conv.cpp:190->CNN.cpp:48) on array 'OutConv6' [47]  (1.237 ns)

 <State 4>: 2.831ns
The critical path consists of the following:
	'load' operation 16 bit ('OutConv6_load', Conv.cpp:190->CNN.cpp:48) on array 'OutConv6' [47]  (1.237 ns)
	'select' operation 16 bit ('select_ln190', Conv.cpp:190->CNN.cpp:48) [48]  (0.357 ns)
	'store' operation 0 bit ('store_ln190', Conv.cpp:190->CNN.cpp:48) of variable 'select_ln190', Conv.cpp:190->CNN.cpp:48 on array 'OutPadConv7' [49]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
