Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Feb 11 20:59:24 2020
| Host         : DESKTOP-4INRPJ4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file gcd_wrapper_timing_summary_routed.rpt -rpx gcd_wrapper_timing_summary_routed.rpx
| Design       : gcd_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.656        0.000                      0                  148        0.082        0.000                      0                  148        3.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.656        0.000                      0                  148        0.082        0.000                      0                  148        3.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 gcd_core1/fsm1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/fsm1/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.058ns (24.806%)  route 3.207ns (75.194%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.741     5.409    gcd_core1/fsm1/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  gcd_core1/fsm1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  gcd_core1/fsm1/state_reg[0]/Q
                         net (fo=25, routed)          0.973     6.838    gcd_core1/fsm1/state[0]
    SLICE_X43Y51         LUT4 (Prop_lut4_I3_O)        0.152     6.990 r  gcd_core1/fsm1/state[2]_i_3/O
                         net (fo=1, routed)           1.123     8.113    gcd_core1/dp1/load_core_reg
    SLICE_X43Y52         LUT6 (Prop_lut6_I0_O)        0.326     8.439 r  gcd_core1/dp1/state[2]_i_2/O
                         net (fo=3, routed)           0.586     9.025    gcd_core1/fsm1/load_core_reg_0
    SLICE_X43Y51         LUT4 (Prop_lut4_I2_O)        0.124     9.149 r  gcd_core1/fsm1/state[2]_i_1/O
                         net (fo=1, routed)           0.526     9.674    gcd_core1/fsm1/state[2]_i_1_n_0
    SLICE_X41Y50         FDRE                                         r  gcd_core1/fsm1/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.564    12.955    gcd_core1/fsm1/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  gcd_core1/fsm1/state_reg[2]/C
                         clock pessimism              0.454    13.409    
                         clock uncertainty           -0.035    13.374    
    SLICE_X41Y50         FDRE (Setup_fdre_C_D)       -0.043    13.331    gcd_core1/fsm1/state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.331    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                  3.656    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/x_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 1.250ns (33.078%)  route 2.529ns (66.922%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.741     5.409    gcd_core1/dp1/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  gcd_core1/dp1/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  gcd_core1/dp1/y_reg[2]/Q
                         net (fo=6, routed)           1.159     7.024    gcd_core1/dp1/y[2]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.148 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     7.148    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.698 r  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.852     8.551    gcd_core1/fsm1/CO[0]
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.120     8.671 r  gcd_core1/fsm1/x[7]_i_1/O
                         net (fo=8, routed)           0.518     9.188    gcd_core1/dp1/E[0]
    SLICE_X38Y52         FDRE                                         r  gcd_core1/dp1/x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.563    12.954    gcd_core1/dp1/clk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  gcd_core1/dp1/x_reg[0]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X38Y52         FDRE (Setup_fdre_C_CE)      -0.372    12.938    gcd_core1/dp1/x_reg[0]
  -------------------------------------------------------------------
                         required time                         12.938    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/x_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 1.250ns (33.078%)  route 2.529ns (66.922%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.741     5.409    gcd_core1/dp1/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  gcd_core1/dp1/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  gcd_core1/dp1/y_reg[2]/Q
                         net (fo=6, routed)           1.159     7.024    gcd_core1/dp1/y[2]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.148 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     7.148    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.698 r  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.852     8.551    gcd_core1/fsm1/CO[0]
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.120     8.671 r  gcd_core1/fsm1/x[7]_i_1/O
                         net (fo=8, routed)           0.518     9.188    gcd_core1/dp1/E[0]
    SLICE_X38Y52         FDRE                                         r  gcd_core1/dp1/x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.563    12.954    gcd_core1/dp1/clk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  gcd_core1/dp1/x_reg[1]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X38Y52         FDRE (Setup_fdre_C_CE)      -0.372    12.938    gcd_core1/dp1/x_reg[1]
  -------------------------------------------------------------------
                         required time                         12.938    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/x_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 1.250ns (33.078%)  route 2.529ns (66.922%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.741     5.409    gcd_core1/dp1/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  gcd_core1/dp1/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  gcd_core1/dp1/y_reg[2]/Q
                         net (fo=6, routed)           1.159     7.024    gcd_core1/dp1/y[2]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.148 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     7.148    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.698 r  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.852     8.551    gcd_core1/fsm1/CO[0]
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.120     8.671 r  gcd_core1/fsm1/x[7]_i_1/O
                         net (fo=8, routed)           0.518     9.188    gcd_core1/dp1/E[0]
    SLICE_X38Y52         FDRE                                         r  gcd_core1/dp1/x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.563    12.954    gcd_core1/dp1/clk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  gcd_core1/dp1/x_reg[2]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X38Y52         FDRE (Setup_fdre_C_CE)      -0.372    12.938    gcd_core1/dp1/x_reg[2]
  -------------------------------------------------------------------
                         required time                         12.938    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/x_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 1.250ns (33.078%)  route 2.529ns (66.922%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.741     5.409    gcd_core1/dp1/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  gcd_core1/dp1/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  gcd_core1/dp1/y_reg[2]/Q
                         net (fo=6, routed)           1.159     7.024    gcd_core1/dp1/y[2]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.148 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     7.148    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.698 r  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.852     8.551    gcd_core1/fsm1/CO[0]
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.120     8.671 r  gcd_core1/fsm1/x[7]_i_1/O
                         net (fo=8, routed)           0.518     9.188    gcd_core1/dp1/E[0]
    SLICE_X38Y52         FDRE                                         r  gcd_core1/dp1/x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.563    12.954    gcd_core1/dp1/clk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  gcd_core1/dp1/x_reg[3]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X38Y52         FDRE (Setup_fdre_C_CE)      -0.372    12.938    gcd_core1/dp1/x_reg[3]
  -------------------------------------------------------------------
                         required time                         12.938    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/x_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.250ns (33.145%)  route 2.521ns (66.855%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.741     5.409    gcd_core1/dp1/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  gcd_core1/dp1/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  gcd_core1/dp1/y_reg[2]/Q
                         net (fo=6, routed)           1.159     7.024    gcd_core1/dp1/y[2]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.148 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     7.148    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.698 r  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.852     8.551    gcd_core1/fsm1/CO[0]
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.120     8.671 r  gcd_core1/fsm1/x[7]_i_1/O
                         net (fo=8, routed)           0.510     9.181    gcd_core1/dp1/E[0]
    SLICE_X38Y53         FDRE                                         r  gcd_core1/dp1/x_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.562    12.953    gcd_core1/dp1/clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  gcd_core1/dp1/x_reg[7]/C
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X38Y53         FDRE (Setup_fdre_C_CE)      -0.372    12.937    gcd_core1/dp1/x_reg[7]
  -------------------------------------------------------------------
                         required time                         12.937    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 1.680ns (41.729%)  route 2.346ns (58.271%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.739     5.407    gcd_core1/dp1/clk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  gcd_core1/dp1/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     5.925 r  gcd_core1/dp1/x_reg[3]/Q
                         net (fo=7, routed)           0.861     6.786    gcd_core1/dp1/result[3]
    SLICE_X39Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.910 r  gcd_core1/dp1/diff_x_y_carry_i_1/O
                         net (fo=1, routed)           0.000     6.910    gcd_core1/dp1/diff_x_y_carry_i_1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.311 r  gcd_core1/dp1/diff_x_y_carry/CO[3]
                         net (fo=1, routed)           0.000     7.311    gcd_core1/dp1/diff_x_y_carry_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.645 r  gcd_core1/dp1/diff_x_y_carry__0/O[1]
                         net (fo=1, routed)           0.959     8.604    gcd_core1/fsm1/diff_x_y[5]
    SLICE_X42Y52         LUT5 (Prop_lut5_I4_O)        0.303     8.907 r  gcd_core1/fsm1/x[5]_i_1/O
                         net (fo=1, routed)           0.526     9.433    gcd_core1/dp1/din_reg[7][5]
    SLICE_X41Y53         FDRE                                         r  gcd_core1/dp1/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.563    12.954    gcd_core1/dp1/clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  gcd_core1/dp1/x_reg[5]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X41Y53         FDRE (Setup_fdre_C_D)       -0.067    13.243    gcd_core1/dp1/x_reg[5]
  -------------------------------------------------------------------
                         required time                         13.243    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             3.861ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/x_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 1.250ns (34.431%)  route 2.380ns (65.569%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.741     5.409    gcd_core1/dp1/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  gcd_core1/dp1/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  gcd_core1/dp1/y_reg[2]/Q
                         net (fo=6, routed)           1.159     7.024    gcd_core1/dp1/y[2]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.148 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     7.148    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.698 r  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.852     8.551    gcd_core1/fsm1/CO[0]
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.120     8.671 r  gcd_core1/fsm1/x[7]_i_1/O
                         net (fo=8, routed)           0.369     9.040    gcd_core1/dp1/E[0]
    SLICE_X39Y54         FDRE                                         r  gcd_core1/dp1/x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.562    12.953    gcd_core1/dp1/clk_IBUF_BUFG
    SLICE_X39Y54         FDRE                                         r  gcd_core1/dp1/x_reg[4]/C
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X39Y54         FDRE (Setup_fdre_C_CE)      -0.408    12.901    gcd_core1/dp1/x_reg[4]
  -------------------------------------------------------------------
                         required time                         12.901    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  3.861    

Slack (MET) :             3.861ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/x_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 1.250ns (34.431%)  route 2.380ns (65.569%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.741     5.409    gcd_core1/dp1/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  gcd_core1/dp1/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  gcd_core1/dp1/y_reg[2]/Q
                         net (fo=6, routed)           1.159     7.024    gcd_core1/dp1/y[2]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.148 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     7.148    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.698 r  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.852     8.551    gcd_core1/fsm1/CO[0]
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.120     8.671 r  gcd_core1/fsm1/x[7]_i_1/O
                         net (fo=8, routed)           0.369     9.040    gcd_core1/dp1/E[0]
    SLICE_X39Y54         FDRE                                         r  gcd_core1/dp1/x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.562    12.953    gcd_core1/dp1/clk_IBUF_BUFG
    SLICE_X39Y54         FDRE                                         r  gcd_core1/dp1/x_reg[6]/C
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X39Y54         FDRE (Setup_fdre_C_CE)      -0.408    12.901    gcd_core1/dp1/x_reg[6]
  -------------------------------------------------------------------
                         required time                         12.901    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  3.861    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/y_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 1.254ns (32.394%)  route 2.617ns (67.606%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.741     5.409    gcd_core1/dp1/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  gcd_core1/dp1/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  gcd_core1/dp1/y_reg[2]/Q
                         net (fo=6, routed)           1.159     7.024    gcd_core1/dp1/y[2]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.148 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     7.148    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.698 f  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.852     8.551    gcd_core1/fsm1/CO[0]
    SLICE_X41Y54         LUT4 (Prop_lut4_I0_O)        0.124     8.675 r  gcd_core1/fsm1/y[7]_i_1/O
                         net (fo=8, routed)           0.606     9.280    gcd_core1/dp1/state_reg[0][0]
    SLICE_X41Y54         FDRE                                         r  gcd_core1/dp1/y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.563    12.954    gcd_core1/dp1/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  gcd_core1/dp1/y_reg[4]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X41Y54         FDRE (Setup_fdre_C_CE)      -0.205    13.143    gcd_core1/dp1/y_reg[4]
  -------------------------------------------------------------------
                         required time                         13.143    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  3.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 debouce1/load_sreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouce1/load_deb_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.475%)  route 0.262ns (58.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.589     1.501    debouce1/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  debouce1/load_sreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  debouce1/load_sreg_reg[5]/Q
                         net (fo=2, routed)           0.262     1.904    debouce1/load_sreg_reg_n_0_[5]
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.949 r  debouce1/load_deb_i_1/O
                         net (fo=1, routed)           0.000     1.949    debouce1/load_deb_i_1_n_0
    SLICE_X43Y49         FDRE                                         r  debouce1/load_deb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.864     2.023    debouce1/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  debouce1/load_deb_reg/C
                         clock pessimism             -0.247     1.776    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.091     1.867    debouce1/load_deb_reg
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 d_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            din_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.589     1.501    clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  d_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  d_temp_reg[6]/Q
                         net (fo=1, routed)           0.053     1.695    d_temp_reg_n_0_[6]
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.045     1.740 r  din[6]_i_1/O
                         net (fo=1, routed)           0.000     1.740    din[6]
    SLICE_X41Y51         FDRE                                         r  din_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  din_reg[6]/C
                         clock pessimism             -0.504     1.514    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.092     1.606    din_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 d_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            din_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.589     1.501    clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  d_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  d_temp_reg[7]/Q
                         net (fo=1, routed)           0.085     1.727    d_temp_reg_n_0_[7]
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.045     1.772 r  din[7]_i_2/O
                         net (fo=1, routed)           0.000     1.772    din[7]
    SLICE_X41Y51         FDRE                                         r  din_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  din_reg[7]/C
                         clock pessimism             -0.504     1.514    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.092     1.606    din_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 d_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            din_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.589     1.501    clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  d_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  d_temp_reg[4]/Q
                         net (fo=1, routed)           0.086     1.728    d_temp_reg_n_0_[4]
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.045     1.773 r  din[4]_i_1/O
                         net (fo=1, routed)           0.000     1.773    din[4]
    SLICE_X41Y51         FDRE                                         r  din_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  din_reg[4]/C
                         clock pessimism             -0.504     1.514    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.091     1.605    din_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.317%)  route 0.122ns (39.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.587     1.499    clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  din_reg[2]/Q
                         net (fo=2, routed)           0.122     1.762    gcd_core1/fsm1/Q[2]
    SLICE_X38Y52         LUT5 (Prop_lut5_I0_O)        0.045     1.807 r  gcd_core1/fsm1/x[2]_i_1/O
                         net (fo=1, routed)           0.000     1.807    gcd_core1/dp1/din_reg[7][2]
    SLICE_X38Y52         FDRE                                         r  gcd_core1/dp1/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.857     2.016    gcd_core1/dp1/clk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  gcd_core1/dp1/x_reg[2]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.121     1.636    gcd_core1/dp1/x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 debouce1/lfsr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouce1/lfsr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.589     1.501    debouce1/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  debouce1/lfsr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  debouce1/lfsr_reg[1]/Q
                         net (fo=2, routed)           0.068     1.733    debouce1/lfsr[1]
    SLICE_X42Y50         FDRE                                         r  debouce1/lfsr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.859     2.018    debouce1/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  debouce1/lfsr_reg[2]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.060     1.561    debouce1/lfsr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 debouce1/load_deb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            load_core_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.231ns (43.160%)  route 0.304ns (56.840%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.595     1.507    debouce1/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  debouce1/load_deb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  debouce1/load_deb_reg/Q
                         net (fo=7, routed)           0.209     1.857    debouce1/load
    SLICE_X41Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.902 r  debouce1/load_core_i_3/O
                         net (fo=1, routed)           0.095     1.997    debouce1/load_core_i_3_n_0
    SLICE_X43Y51         LUT3 (Prop_lut3_I1_O)        0.045     2.042 r  debouce1/load_core_i_1/O
                         net (fo=1, routed)           0.000     2.042    debouce1_n_1
    SLICE_X43Y51         FDRE                                         r  load_core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  load_core_reg/C
                         clock pessimism             -0.247     1.771    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.092     1.863    load_core_reg
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 d_temp2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            din_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.100%)  route 0.104ns (35.900%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.587     1.499    clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  d_temp2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  d_temp2_reg[2]/Q
                         net (fo=1, routed)           0.104     1.744    d_temp2_reg_n_0_[2]
    SLICE_X39Y51         LUT4 (Prop_lut4_I2_O)        0.045     1.789 r  din[2]_i_1/O
                         net (fo=1, routed)           0.000     1.789    din[2]
    SLICE_X39Y51         FDRE                                         r  din_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.857     2.016    clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  din_reg[2]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.092     1.607    din_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 debouce1/load_sreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouce1/load_sreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.896%)  route 0.383ns (73.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.589     1.501    debouce1/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  debouce1/load_sreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  debouce1/load_sreg_reg[4]/Q
                         net (fo=2, routed)           0.383     2.025    debouce1/load_sreg_reg_n_0_[4]
    SLICE_X42Y49         FDRE                                         r  debouce1/load_sreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.864     2.023    debouce1/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  debouce1/load_sreg_reg[3]/C
                         clock pessimism             -0.247     1.776    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.063     1.839    debouce1/load_sreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 d_temp2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            din_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.587     1.499    clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  d_temp2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  d_temp2_reg[1]/Q
                         net (fo=1, routed)           0.108     1.748    d_temp2_reg_n_0_[1]
    SLICE_X39Y51         LUT4 (Prop_lut4_I2_O)        0.045     1.793 r  din[1]_i_1/O
                         net (fo=1, routed)           0.000     1.793    din[1]
    SLICE_X39Y51         FDRE                                         r  din_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.857     2.016    clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  din_reg[1]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.091     1.606    din_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y51    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y51    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y51    FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y50    FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y52    d_temp2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y52    d_temp2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y52    d_temp2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y52    d_temp2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y51    d_temp2_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    FSM_sequential_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    d_temp2_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    d_temp2_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    d_temp2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    d_temp2_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    d_temp_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    d_temp_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    d_temp_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    d_temp_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    debouce1/lfsr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y51    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y51    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y51    FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y52    d_temp2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y52    d_temp2_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y52    d_temp2_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y52    d_temp2_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    d_temp2_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    d_temp2_reg[5]/C



