sch2hdl -intstyle ise -family spartan3e -verilog NeW_LOGIC_INPUT_drc.vf -w {C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Dummy/NeW_LOGIC_INPUT.sch} 
sch2sym -intstyle ise -family spartan3e -w -refsym NeW_LOGIC_INPUT {C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Dummy/NeW_LOGIC_INPUT.sch} {C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Dummy/NeW_LOGIC_INPUT.sym} 
sch2hdl -intstyle ise -family spartan3e -verilog NeW_LOGIC_INPUT_drc.vf -w {C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Dummy/NeW_LOGIC_INPUT.sch} 
sch2sym -intstyle ise -family spartan3e -w -refsym NeW_LOGIC_INPUT {C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Dummy/NeW_LOGIC_INPUT.sch} {C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Dummy/NeW_LOGIC_INPUT.sym} 
sch2hdl -intstyle ise -family spartan3e -verilog NeW_LOGIC_INPUT_drc.vf -w {C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Dummy/NeW_LOGIC_INPUT.sch} 
sch2sym -intstyle ise -family spartan3e -w -refsym NeW_LOGIC_INPUT {C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Dummy/NeW_LOGIC_INPUT.sch} {C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Dummy/NeW_LOGIC_INPUT.sym} 
