
*** Running vivado
    with args -log log_mel_spectrogram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source log_mel_spectrogram.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source log_mel_spectrogram.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 469.758 ; gain = 183.734
Command: read_checkpoint -auto_incremental -incremental C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/utils_1/imports/synth_1/log_mel_spectrogram.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/utils_1/imports/synth_1/log_mel_spectrogram.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
read_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 479.211 ; gain = 9.453
Command: synth_design -top log_mel_spectrogram -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2608
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1312.414 ; gain = 439.168
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'log_mel_spectrogram' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/log_mel.v:2]
INFO: [Synth 8-6157] synthesizing module 'input_counter' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/input_counter/input_counter.v:2]
	Parameter I_BW bound to: 14 - type: integer 
	Parameter O_BW bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'input_counter' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/input_counter/input_counter.v:2]
INFO: [Synth 8-6157] synthesizing module 'framing' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/framing/framimg.v:2]
	Parameter I_BW bound to: 14 - type: integer 
	Parameter O_BW bound to: 14 - type: integer 
	Parameter TOTAL_DATA bound to: 15104 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'framing' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/framing/framimg.v:2]
INFO: [Synth 8-6157] synthesizing module 'hann_window' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/hann_window/hann_window.v:2]
	Parameter I_BW bound to: 14 - type: integer 
	Parameter O_BW bound to: 14 - type: integer 
	Parameter FRAME_LEN bound to: 1024 - type: integer 
	Parameter TOTAL_DATA bound to: 91136 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hann_window_rom' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/hann_window/hann_window_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hann_window_rom' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/hann_window/hann_window_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hann_window' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/hann_window/hann_window.v:2]
INFO: [Synth 8-6157] synthesizing module 'FFT' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/FFT.v:5]
INFO: [Synth 8-6157] synthesizing module 'SdfUnit' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:5]
	Parameter N bound to: 1024 - type: integer 
	Parameter M bound to: 1024 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Butterfly' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/Butterfly.v:5]
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter RH bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Butterfly' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/Butterfly.v:5]
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
INFO: [Synth 8-6157] synthesizing module 'Butterfly__parameterized0' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/Butterfly.v:5]
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter RH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Butterfly__parameterized0' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/Butterfly.v:5]
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized0' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized0' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
INFO: [Synth 8-6157] synthesizing module 'Twiddle' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/Twiddle.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Twiddle' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/Twiddle.v:5]
INFO: [Synth 8-6157] synthesizing module 'Multiply' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/Multiply.v:5]
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multiply' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/Multiply.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SdfUnit' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:5]
INFO: [Synth 8-6157] synthesizing module 'SdfUnit__parameterized0' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:5]
	Parameter N bound to: 1024 - type: integer 
	Parameter M bound to: 256 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized1' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized1' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized2' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized2' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SdfUnit__parameterized0' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:5]
INFO: [Synth 8-6157] synthesizing module 'SdfUnit__parameterized1' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:5]
	Parameter N bound to: 1024 - type: integer 
	Parameter M bound to: 64 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized3' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized3' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized4' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized4' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SdfUnit__parameterized1' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:5]
INFO: [Synth 8-6157] synthesizing module 'SdfUnit__parameterized2' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:5]
	Parameter N bound to: 1024 - type: integer 
	Parameter M bound to: 16 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized5' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized5' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized6' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized6' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SdfUnit__parameterized2' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:5]
INFO: [Synth 8-6157] synthesizing module 'SdfUnit__parameterized3' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:5]
	Parameter N bound to: 1024 - type: integer 
	Parameter M bound to: 4 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized7' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized7' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized8' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized8' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SdfUnit__parameterized3' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FFT' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/FFT.v:5]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/count/count.v:2]
	Parameter I_BW bound to: 14 - type: integer 
	Parameter O_BW bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/count/count.v:2]
INFO: [Synth 8-6157] synthesizing module 'bit_reversal_count' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/bit_reversal_count/bit_reversal_count.v:2]
INFO: [Synth 8-6155] done synthesizing module 'bit_reversal_count' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/bit_reversal_count/bit_reversal_count.v:2]
INFO: [Synth 8-6157] synthesizing module 'select_buffer' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/select_buffer/select_buffer.v:2]
	Parameter I_BW bound to: 14 - type: integer 
	Parameter O_BW bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'select_buffer' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/select_buffer/select_buffer.v:2]
INFO: [Synth 8-6157] synthesizing module 'squared' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/squared/squared.v:2]
	Parameter I_BW bound to: 14 - type: integer 
	Parameter O_BW bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'squared' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/squared/squared.v:2]
INFO: [Synth 8-6157] synthesizing module 'mel_filter' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/mel_filter/mel_filter.v:2]
	Parameter I_BW bound to: 27 - type: integer 
	Parameter O_BW bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mel_filter_coef' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/mel_filter/mel_filter_coef.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mel_filter_coef' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/mel_filter/mel_filter_coef.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mel_filter' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/mel_filter/mel_filter.v:2]
INFO: [Synth 8-6157] synthesizing module 'log' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/log/log.v:2]
	Parameter I_BW bound to: 30 - type: integer 
	Parameter O_BW bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'log' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/log/log.v:2]
INFO: [Synth 8-6155] done synthesizing module 'log_mel_spectrogram' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/log_mel.v:2]
WARNING: [Synth 8-6014] Unused sequential element mu_do_re_reg was removed.  [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:264]
WARNING: [Synth 8-6014] Unused sequential element mu_do_im_reg was removed.  [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:265]
WARNING: [Synth 8-6014] Unused sequential element mu_do_en_reg was removed.  [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:271]
WARNING: [Synth 8-6014] Unused sequential element mu_en_reg was removed.  [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:248]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1893.457 ; gain = 1020.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 1893.457 ; gain = 1020.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 1893.457 ; gain = 1020.211
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1964.977 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/constrs_1/new/log_mel.xdc]
Finished Parsing XDC File [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/constrs_1/new/log_mel.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/constrs_1/new/log_mel.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/log_mel_spectrogram_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/log_mel_spectrogram_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2604.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.921 . Memory (MB): peak = 2604.309 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:59 ; elapsed = 00:01:47 . Memory (MB): peak = 2607.453 ; gain = 1734.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:01:09 ; elapsed = 00:02:05 . Memory (MB): peak = 2607.453 ; gain = 1734.207
---------------------------------------------------------------------------------
log__GBM21log__GBM17log__GBM12log__GBM18log__GBM15mel_filter__GBM0log__GBM19log__GBM10FFT__GBM1log__GBM22log__GBM16log__GBM8log__GBM3log__GBM6log__GBM4framing__GB1log__GBM14framing__GB5framing__GB2log__GBM9framing__GB0mel_filter__GBM1log_mel_spectrogram__GC0log__GBM2SdfUnitlog__GBM1framing__GB4log__GBM20log__GBM13log__GBM11log__GBM7framing__GB3log__GBM5log__GBM0---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:01:13 ; elapsed = 00:02:13 . Memory (MB): peak = 2607.453 ; gain = 1734.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:16 ; elapsed = 00:02:18 . Memory (MB): peak = 2607.453 ; gain = 1734.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Mimic Skeleton from Reference
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Mimic Skeleton from Reference : Time (s): cpu = 00:01:19 ; elapsed = 00:02:25 . Memory (MB): peak = 2607.453 ; gain = 1734.207
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: yes

   Stitch points used : changed


2. Change Summary

Report Incremental Modules: 
+-+----------------+------------+----------+----------+
| |Changed Modules |Replication |Instances |Changed % |
+-+----------------+------------+----------+----------+
+-+----------------+------------+----------+----------+


   Full Design Size (number of cells) : 1672515
   Resynthesis Design Size (number of cells) : 0
   Resynth % : 0.0000,  Reuse % : 100.0000

3. Reference Checkpoint Information

+-------------------------------------------------------------------------------------------------------------------------------+
| DCP Location:  | C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/utils_1/imports/synth_1/log_mel_spectrogram.dcp |
+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------+------------------------------+
|         DCP Information        |             Value            |
+--------------------------------+------------------------------+
| Vivado Version                 |                    v2023.2 |
| DCP State                      |                              |
+--------------------------------+------------------------------+



Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |framing__GB0_#REUSE#             |           1|         0|
|2     |framing__GB1_#REUSE#             |           1|         0|
|3     |framing__GB2_#REUSE#             |           1|         0|
|4     |framing__GB3_#REUSE#             |           1|         0|
|5     |framing__GB4_#REUSE#             |           1|         0|
|6     |framing__GB5_#REUSE#             |           1|         0|
|7     |SdfUnit_#REUSE#                  |           1|         0|
|8     |FFT__GBM1_#REUSE#                |           1|         0|
|9     |mel_filter__GBM0_#REUSE#         |           1|         0|
|10    |mel_filter__GBM1_#REUSE#         |           1|         0|
|11    |log__GBM0_#REUSE#                |           1|         0|
|12    |log__GBM1_#REUSE#                |           1|         0|
|13    |log__GBM2_#REUSE#                |           1|         0|
|14    |log__GBM3_#REUSE#                |           1|         0|
|15    |log__GBM4_#REUSE#                |           1|         0|
|16    |log__GBM5_#REUSE#                |           1|         0|
|17    |log__GBM6_#REUSE#                |           1|         0|
|18    |log__GBM7_#REUSE#                |           1|         0|
|19    |log__GBM8_#REUSE#                |           1|         0|
|20    |log__GBM9_#REUSE#                |           1|         0|
|21    |log__GBM10_#REUSE#               |           1|         0|
|22    |log__GBM11_#REUSE#               |           1|         0|
|23    |log__GBM12_#REUSE#               |           1|         0|
|24    |log__GBM13_#REUSE#               |           1|         0|
|25    |log__GBM14_#REUSE#               |           1|         0|
|26    |log__GBM15_#REUSE#               |           1|         0|
|27    |log__GBM16_#REUSE#               |           1|         0|
|28    |log__GBM17_#REUSE#               |           1|         0|
|29    |log__GBM18_#REUSE#               |           1|         0|
|30    |log__GBM19_#REUSE#               |           1|         0|
|31    |log__GBM20_#REUSE#               |           1|         0|
|32    |log__GBM21_#REUSE#               |           1|         0|
|33    |log__GBM22_#REUSE#               |           1|         0|
|34    |log_mel_spectrogram__GC0_#REUSE# |           1|         0|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:02:43 . Memory (MB): peak = 2607.453 ; gain = 1734.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged AreaOpt Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged AreaOpt Partitions : Time (s): cpu = 00:01:28 ; elapsed = 00:02:47 . Memory (MB): peak = 2607.453 ; gain = 1734.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:03:12 . Memory (MB): peak = 2607.453 ; gain = 1734.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:03:14 . Memory (MB): peak = 2607.453 ; gain = 1734.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:41 ; elapsed = 00:03:14 . Memory (MB): peak = 2607.453 ; gain = 1734.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged Partitions : Time (s): cpu = 00:01:42 ; elapsed = 00:03:19 . Memory (MB): peak = 2607.453 ; gain = 1734.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:14 ; elapsed = 00:04:30 . Memory (MB): peak = 2607.453 ; gain = 1734.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:16 ; elapsed = 00:04:34 . Memory (MB): peak = 2607.453 ; gain = 1734.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:24 ; elapsed = 00:04:51 . Memory (MB): peak = 2607.453 ; gain = 1734.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:25 ; elapsed = 00:04:52 . Memory (MB): peak = 2607.453 ; gain = 1734.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:31 ; elapsed = 00:05:07 . Memory (MB): peak = 2607.453 ; gain = 1734.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:32 ; elapsed = 00:05:08 . Memory (MB): peak = 2607.453 ; gain = 1734.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name         | RTL Name                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|log_mel_spectrogram | FFT0/SU1/DB1/buf_re_reg[511][13] | 512    | 14    | NO           | NO                 | YES               | 0      | 224     | 
|log_mel_spectrogram | FFT0/SU1/DB1/buf_im_reg[511][13] | 511    | 14    | NO           | NO                 | YES               | 0      | 224     | 
|log_mel_spectrogram | FFT0/SU1/DB2/buf_re_reg[255][13] | 256    | 14    | NO           | NO                 | YES               | 0      | 112     | 
|log_mel_spectrogram | FFT0/SU1/DB2/buf_im_reg[255][13] | 256    | 14    | NO           | NO                 | YES               | 0      | 112     | 
|log_mel_spectrogram | FFT0/SU2/DB1/buf_re_reg[127][13] | 128    | 14    | NO           | NO                 | YES               | 0      | 56      | 
|log_mel_spectrogram | FFT0/SU2/DB1/buf_im_reg[127][13] | 128    | 14    | NO           | NO                 | YES               | 0      | 56      | 
|log_mel_spectrogram | FFT0/SU2/DB2/buf_re_reg[63][13]  | 64     | 14    | NO           | NO                 | YES               | 0      | 28      | 
|log_mel_spectrogram | FFT0/SU2/DB2/buf_im_reg[63][13]  | 64     | 14    | NO           | NO                 | YES               | 0      | 28      | 
|log_mel_spectrogram | FFT0/SU3/DB1/buf_re_reg[31][13]  | 32     | 14    | NO           | NO                 | YES               | 0      | 14      | 
|log_mel_spectrogram | FFT0/SU3/DB1/buf_im_reg[31][13]  | 32     | 14    | NO           | NO                 | YES               | 0      | 14      | 
|log_mel_spectrogram | FFT0/SU3/DB2/buf_re_reg[15][13]  | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT0/SU3/DB2/buf_im_reg[15][13]  | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT0/SU4/DB1/buf_re_reg[7][13]   | 8      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT0/SU4/DB1/buf_im_reg[7][13]   | 8      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT0/SU4/DB2/buf_re_reg[3][13]   | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT0/SU4/DB2/buf_im_reg[3][13]   | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT1/SU1/DB1/buf_re_reg[511][13] | 512    | 14    | NO           | NO                 | YES               | 0      | 224     | 
|log_mel_spectrogram | FFT1/SU1/DB1/buf_im_reg[511][13] | 511    | 14    | NO           | NO                 | YES               | 0      | 224     | 
|log_mel_spectrogram | FFT1/SU1/DB2/buf_re_reg[255][13] | 256    | 14    | NO           | NO                 | YES               | 0      | 112     | 
|log_mel_spectrogram | FFT1/SU1/DB2/buf_im_reg[255][13] | 256    | 14    | NO           | NO                 | YES               | 0      | 112     | 
|log_mel_spectrogram | FFT1/SU2/DB1/buf_re_reg[127][13] | 128    | 14    | NO           | NO                 | YES               | 0      | 56      | 
|log_mel_spectrogram | FFT1/SU2/DB1/buf_im_reg[127][13] | 128    | 14    | NO           | NO                 | YES               | 0      | 56      | 
|log_mel_spectrogram | FFT1/SU2/DB2/buf_re_reg[63][13]  | 64     | 14    | NO           | NO                 | YES               | 0      | 28      | 
|log_mel_spectrogram | FFT1/SU2/DB2/buf_im_reg[63][13]  | 64     | 14    | NO           | NO                 | YES               | 0      | 28      | 
|log_mel_spectrogram | FFT1/SU3/DB1/buf_re_reg[31][13]  | 32     | 14    | NO           | NO                 | YES               | 0      | 14      | 
|log_mel_spectrogram | FFT1/SU3/DB1/buf_im_reg[31][13]  | 32     | 14    | NO           | NO                 | YES               | 0      | 14      | 
|log_mel_spectrogram | FFT1/SU3/DB2/buf_re_reg[15][13]  | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT1/SU3/DB2/buf_im_reg[15][13]  | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT1/SU4/DB1/buf_re_reg[7][13]   | 8      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT1/SU4/DB1/buf_im_reg[7][13]   | 8      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT1/SU4/DB2/buf_re_reg[3][13]   | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT1/SU4/DB2/buf_im_reg[3][13]   | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT2/SU1/DB1/buf_re_reg[511][13] | 512    | 14    | NO           | NO                 | YES               | 0      | 224     | 
|log_mel_spectrogram | FFT2/SU1/DB1/buf_im_reg[511][13] | 511    | 14    | NO           | NO                 | YES               | 0      | 224     | 
|log_mel_spectrogram | FFT2/SU1/DB2/buf_re_reg[255][13] | 256    | 14    | NO           | NO                 | YES               | 0      | 112     | 
|log_mel_spectrogram | FFT2/SU1/DB2/buf_im_reg[255][13] | 256    | 14    | NO           | NO                 | YES               | 0      | 112     | 
|log_mel_spectrogram | FFT2/SU2/DB1/buf_re_reg[127][13] | 128    | 14    | NO           | NO                 | YES               | 0      | 56      | 
|log_mel_spectrogram | FFT2/SU2/DB1/buf_im_reg[127][13] | 128    | 14    | NO           | NO                 | YES               | 0      | 56      | 
|log_mel_spectrogram | FFT2/SU2/DB2/buf_re_reg[63][13]  | 64     | 14    | NO           | NO                 | YES               | 0      | 28      | 
|log_mel_spectrogram | FFT2/SU2/DB2/buf_im_reg[63][13]  | 64     | 14    | NO           | NO                 | YES               | 0      | 28      | 
|log_mel_spectrogram | FFT2/SU3/DB1/buf_re_reg[31][13]  | 32     | 14    | NO           | NO                 | YES               | 0      | 14      | 
|log_mel_spectrogram | FFT2/SU3/DB1/buf_im_reg[31][13]  | 32     | 14    | NO           | NO                 | YES               | 0      | 14      | 
|log_mel_spectrogram | FFT2/SU3/DB2/buf_re_reg[15][13]  | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT2/SU3/DB2/buf_im_reg[15][13]  | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT2/SU4/DB1/buf_re_reg[7][13]   | 8      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT2/SU4/DB1/buf_im_reg[7][13]   | 8      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT2/SU4/DB2/buf_re_reg[3][13]   | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT2/SU4/DB2/buf_im_reg[3][13]   | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
+--------------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|SdfUnit     | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit     | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit     | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit     | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit     | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit     | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit     | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit     | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit     | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit     | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit     | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit     | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mel_filter  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | PCIN>>17+A*B | 17     | 4      | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | PCIN>>17+A*B | 17     | 4      | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | PCIN>>17+A*B | 17     | 4      | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | PCIN>>17+A*B | 17     | 4      | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | PCIN>>17+A*B | 17     | 4      | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | PCIN>>17+A*B | 17     | 4      | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|squared     | A*B          | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|squared     | C+A*B        | 30     | 18     | 48     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|squared     | A*B          | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|squared     | C+A*B        | 30     | 18     | 48     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|squared     | A*B          | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|squared     | C+A*B        | 30     | 18     | 48     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hann_window | (A*B)'       | 13     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+-------+
|      |Cell    |Count  |
+------+--------+-------+
|1     |BUFG    |      1|
|2     |CARRY4  |  35159|
|3     |DSP48E1 |     73|
|4     |LUT1    |   1632|
|5     |LUT2    |  61320|
|6     |LUT3    |  12612|
|7     |LUT4    | 100602|
|8     |LUT5    | 101238|
|9     |LUT6    | 100132|
|10    |MUXF7   |   4213|
|11    |MUXF8   |   1924|
|12    |SRL16E  |    252|
|13    |SRLC32E |   2604|
|14    |FDCE    |  19779|
|15    |FDRE    |   2100|
|16    |IBUF    |     18|
|17    |OBUF    |    897|
+------+--------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:32 ; elapsed = 00:05:09 . Memory (MB): peak = 2607.453 ; gain = 1734.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:39 ; elapsed = 00:04:08 . Memory (MB): peak = 2607.453 ; gain = 1020.211
Synthesis Optimization Complete : Time (s): cpu = 00:02:32 ; elapsed = 00:05:11 . Memory (MB): peak = 2607.453 ; gain = 1734.207
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2607.453 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 41369 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.180 . Memory (MB): peak = 2706.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 18427507
INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:21 ; elapsed = 00:06:56 . Memory (MB): peak = 2706.316 ; gain = 2227.105
Write ShapeDB Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.980 ; gain = 0.664
INFO: [Common 17-1381] The checkpoint 'C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.runs/synth_1/log_mel_spectrogram.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 2724.074 ; gain = 17.758
INFO: [runtcl-4] Executing : report_utilization -file log_mel_spectrogram_utilization_synth.rpt -pb log_mel_spectrogram_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 29 14:24:54 2024...
