[2025-09-17 03:23:52] START suite=qualcomm_srv trace=srv498_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv498_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2574593 heartbeat IPC: 3.884 cumulative IPC: 3.884 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4996143 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4996143 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 4996144 heartbeat IPC: 4.13 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 13244526 heartbeat IPC: 1.212 cumulative IPC: 1.212 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000012 cycles: 21477067 heartbeat IPC: 1.215 cumulative IPC: 1.214 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 29757134 heartbeat IPC: 1.208 cumulative IPC: 1.212 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 60000017 cycles: 38021459 heartbeat IPC: 1.21 cumulative IPC: 1.211 (Simulation time: 00 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 70000019 cycles: 46316191 heartbeat IPC: 1.206 cumulative IPC: 1.21 (Simulation time: 00 hr 06 min 50 sec)
Heartbeat CPU 0 instructions: 80000023 cycles: 54594071 heartbeat IPC: 1.208 cumulative IPC: 1.21 (Simulation time: 00 hr 07 min 58 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv498_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000023 cycles: 62930393 heartbeat IPC: 1.2 cumulative IPC: 1.208 (Simulation time: 00 hr 09 min 04 sec)
Heartbeat CPU 0 instructions: 100000024 cycles: 71276724 heartbeat IPC: 1.198 cumulative IPC: 1.207 (Simulation time: 00 hr 10 min 10 sec)
Heartbeat CPU 0 instructions: 110000028 cycles: 79642314 heartbeat IPC: 1.195 cumulative IPC: 1.206 (Simulation time: 00 hr 11 min 18 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 83006939 cumulative IPC: 1.205 (Simulation time: 00 hr 12 min 28 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 83006939 cumulative IPC: 1.205 (Simulation time: 00 hr 12 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv498_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.205 instructions: 100000003 cycles: 83006939
CPU 0 Branch Prediction Accuracy: 92.69% MPKI: 12.97 Average ROB Occupancy at Mispredict: 30.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08483
BRANCH_INDIRECT: 0.3677
BRANCH_CONDITIONAL: 11.15
BRANCH_DIRECT_CALL: 0.4188
BRANCH_INDIRECT_CALL: 0.5427
BRANCH_RETURN: 0.4042


====Backend Stall Breakdown====
ROB_STALL: 25798
LQ_STALL: 0
SQ_STALL: 59989


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 7.6597385

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 25798

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 3368

cpu0->cpu0_STLB TOTAL        ACCESS:    2113504 HIT:    2112898 MISS:        606 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2113504 HIT:    2112898 MISS:        606 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 110.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9430498 HIT:    8697759 MISS:     732739 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7711440 HIT:    7045662 MISS:     665778 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     578720 HIT:     525074 MISS:      53646 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1139230 HIT:    1126606 MISS:      12624 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1108 HIT:        417 MISS:        691 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.93 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15842397 HIT:    7761980 MISS:    8080417 MSHR_MERGE:    1995970
cpu0->cpu0_L1I LOAD         ACCESS:   15842397 HIT:    7761980 MISS:    8080417 MSHR_MERGE:    1995970
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.48 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30581130 HIT:   26696337 MISS:    3884793 MSHR_MERGE:    1677968
cpu0->cpu0_L1D LOAD         ACCESS:   16724849 HIT:   14595204 MISS:    2129645 MSHR_MERGE:     502651
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13855061 HIT:   12101041 MISS:    1754020 MSHR_MERGE:    1175297
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1220 HIT:         92 MISS:       1128 MSHR_MERGE:         20
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.2 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12990701 HIT:   10701829 MISS:    2288872 MSHR_MERGE:    1161098
cpu0->cpu0_ITLB LOAD         ACCESS:   12990701 HIT:   10701829 MISS:    2288872 MSHR_MERGE:    1161098
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.011 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29075329 HIT:   27751035 MISS:    1324294 MSHR_MERGE:     338564
cpu0->cpu0_DTLB LOAD         ACCESS:   29075329 HIT:   27751035 MISS:    1324294 MSHR_MERGE:     338564
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.073 cycles
cpu0->LLC TOTAL        ACCESS:     835316 HIT:     826273 MISS:       9043 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     665778 HIT:     656924 MISS:       8854 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      53646 HIT:      53644 MISS:          2 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     115201 HIT:     115201 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        691 HIT:        504 MISS:        187 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         16
  ROW_BUFFER_MISS:       9027
  AVG DBUS CONGESTED CYCLE: 2.991
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       6917

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       543775       515480        77457          591
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           41           43            9
  STLB miss resolved @ L2C                0           41          221          203           27
  STLB miss resolved @ LLC                0           24          194          334           22
  STLB miss resolved @ MEM                0            1           52          129           85

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             197758        49018      1547202       118711            1
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            2            4            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            6           12           24            0
  STLB miss resolved @ MEM                0            0            6           18            0
[2025-09-17 03:36:21] END   suite=qualcomm_srv trace=srv498_ap (rc=0)
