

================================================================
== Vivado HLS Report for 'Loop_Col_DCT_Loop_pr'
================================================================
* Date:           Fri Oct 14 19:15:04 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dct_prj
* Solution:       solution6
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 6.904 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       97|       97| 0.776 us | 0.776 us |   97|   97|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_DCT_Loop     |       96|       96|        12|          -|          -|     8|    no    |
        | + DCT_Outer_Loop  |        9|        9|         3|          1|          1|     8|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 7 [1/1] (0.73ns)   --->   "br label %.preheader1.i"   --->   Operation 7 'br' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 0.80>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_2_i = phi i4 [ 0, %newFuncRoot ], [ %i, %.preheader1.i.loopexit ]"   --->   Operation 8 'phi' 'i_2_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.72ns)   --->   "%icmp_ln87 = icmp eq i4 %i_2_i, -8" [dct.cpp:87->dct.cpp:130]   --->   Operation 9 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.80ns)   --->   "%i = add i4 %i_2_i, 1" [dct.cpp:87->dct.cpp:130]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %.preheader.i.exitStub, label %0" [dct.cpp:87->dct.cpp:130]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind" [dct.cpp:87->dct.cpp:130]   --->   Operation 13 'specloopname' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i4 %i_2_i to i64" [dct.cpp:48->dct.cpp:88->dct.cpp:130]   --->   Operation 14 'zext' 'zext_ln48' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_2_i, i3 0)" [dct.cpp:63->dct.cpp:88->dct.cpp:130]   --->   Operation 15 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i7 %tmp to i8" [dct.cpp:48->dct.cpp:88->dct.cpp:130]   --->   Operation 16 'zext' 'zext_ln48_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%col_inbuf_0_addr = getelementptr [8 x i16]* %col_inbuf_0, i64 0, i64 %zext_ln48" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 17 'getelementptr' 'col_inbuf_0_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%col_inbuf_1_addr = getelementptr [8 x i16]* %col_inbuf_1, i64 0, i64 %zext_ln48" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 18 'getelementptr' 'col_inbuf_1_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%col_inbuf_2_addr = getelementptr [8 x i16]* %col_inbuf_2, i64 0, i64 %zext_ln48" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 19 'getelementptr' 'col_inbuf_2_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%col_inbuf_3_addr = getelementptr [8 x i16]* %col_inbuf_3, i64 0, i64 %zext_ln48" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 20 'getelementptr' 'col_inbuf_3_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%col_inbuf_4_addr = getelementptr [8 x i16]* %col_inbuf_4, i64 0, i64 %zext_ln48" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 21 'getelementptr' 'col_inbuf_4_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%col_inbuf_5_addr = getelementptr [8 x i16]* %col_inbuf_5, i64 0, i64 %zext_ln48" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 22 'getelementptr' 'col_inbuf_5_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%col_inbuf_6_addr = getelementptr [8 x i16]* %col_inbuf_6, i64 0, i64 %zext_ln48" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 23 'getelementptr' 'col_inbuf_6_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%col_inbuf_7_addr = getelementptr [8 x i16]* %col_inbuf_7, i64 0, i64 %zext_ln48" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 24 'getelementptr' 'col_inbuf_7_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.73ns)   --->   "br label %1" [dct.cpp:55->dct.cpp:88->dct.cpp:130]   --->   Operation 25 'br' <Predicate = (!icmp_ln87)> <Delay = 0.73>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 26 'ret' <Predicate = (icmp_ln87)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%k_0_i = phi i4 [ 0, %0 ], [ %k, %DCT_Outer_Loop ]"   --->   Operation 27 'phi' 'k_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.72ns)   --->   "%icmp_ln55 = icmp eq i4 %k_0_i, -8" [dct.cpp:55->dct.cpp:88->dct.cpp:130]   --->   Operation 28 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 29 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.80ns)   --->   "%k = add i4 %k_0_i, 1" [dct.cpp:55->dct.cpp:88->dct.cpp:130]   --->   Operation 30 'add' 'k' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln55, label %.preheader1.i.loopexit, label %DCT_Outer_Loop" [dct.cpp:55->dct.cpp:88->dct.cpp:130]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i4 %k_0_i to i64" [dct.cpp:60->dct.cpp:88->dct.cpp:130]   --->   Operation 32 'zext' 'zext_ln60' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i4 %k_0_i to i8" [dct.cpp:63->dct.cpp:88->dct.cpp:130]   --->   Operation 33 'zext' 'zext_ln63' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.85ns)   --->   "%add_ln63_15 = add i8 %zext_ln48_2, %zext_ln63" [dct.cpp:63->dct.cpp:88->dct.cpp:130]   --->   Operation 34 'add' 'add_ln63_15' <Predicate = (!icmp_ln55)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%dct_coeff_table_0_ad = getelementptr [8 x i14]* @dct_coeff_table_0, i64 0, i64 %zext_ln60" [dct.cpp:60->dct.cpp:88->dct.cpp:130]   --->   Operation 35 'getelementptr' 'dct_coeff_table_0_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (1.29ns)   --->   "%dct_coeff_table_0_lo = load i14* %dct_coeff_table_0_ad, align 2" [dct.cpp:60->dct.cpp:88->dct.cpp:130]   --->   Operation 36 'load' 'dct_coeff_table_0_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%dct_coeff_table_1_ad = getelementptr [8 x i15]* @dct_coeff_table_1, i64 0, i64 %zext_ln60" [dct.cpp:60->dct.cpp:88->dct.cpp:130]   --->   Operation 37 'getelementptr' 'dct_coeff_table_1_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (1.29ns)   --->   "%dct_coeff_table_1_lo = load i15* %dct_coeff_table_1_ad, align 2" [dct.cpp:60->dct.cpp:88->dct.cpp:130]   --->   Operation 38 'load' 'dct_coeff_table_1_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 39 [2/2] (0.73ns)   --->   "%col_inbuf_1_load = load i16* %col_inbuf_1_addr, align 2" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 39 'load' 'col_inbuf_1_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%dct_coeff_table_2_ad = getelementptr [8 x i15]* @dct_coeff_table_2, i64 0, i64 %zext_ln60" [dct.cpp:60->dct.cpp:88->dct.cpp:130]   --->   Operation 40 'getelementptr' 'dct_coeff_table_2_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (1.29ns)   --->   "%dct_coeff_table_2_lo = load i15* %dct_coeff_table_2_ad, align 2" [dct.cpp:60->dct.cpp:88->dct.cpp:130]   --->   Operation 41 'load' 'dct_coeff_table_2_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%dct_coeff_table_3_ad = getelementptr [8 x i15]* @dct_coeff_table_3, i64 0, i64 %zext_ln60" [dct.cpp:60->dct.cpp:88->dct.cpp:130]   --->   Operation 42 'getelementptr' 'dct_coeff_table_3_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (1.29ns)   --->   "%dct_coeff_table_3_lo = load i15* %dct_coeff_table_3_ad, align 2" [dct.cpp:60->dct.cpp:88->dct.cpp:130]   --->   Operation 43 'load' 'dct_coeff_table_3_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 44 [2/2] (0.73ns)   --->   "%col_inbuf_3_load = load i16* %col_inbuf_3_addr, align 2" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 44 'load' 'col_inbuf_3_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%dct_coeff_table_4_ad = getelementptr [8 x i15]* @dct_coeff_table_4, i64 0, i64 %zext_ln60" [dct.cpp:60->dct.cpp:88->dct.cpp:130]   --->   Operation 45 'getelementptr' 'dct_coeff_table_4_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (1.29ns)   --->   "%dct_coeff_table_4_lo = load i15* %dct_coeff_table_4_ad, align 2" [dct.cpp:60->dct.cpp:88->dct.cpp:130]   --->   Operation 46 'load' 'dct_coeff_table_4_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%dct_coeff_table_5_ad = getelementptr [8 x i15]* @dct_coeff_table_5, i64 0, i64 %zext_ln60" [dct.cpp:60->dct.cpp:88->dct.cpp:130]   --->   Operation 47 'getelementptr' 'dct_coeff_table_5_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.29ns)   --->   "%dct_coeff_table_5_lo = load i15* %dct_coeff_table_5_ad, align 2" [dct.cpp:60->dct.cpp:88->dct.cpp:130]   --->   Operation 48 'load' 'dct_coeff_table_5_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 49 [2/2] (0.73ns)   --->   "%col_inbuf_5_load = load i16* %col_inbuf_5_addr, align 2" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 49 'load' 'col_inbuf_5_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%dct_coeff_table_6_ad = getelementptr [8 x i15]* @dct_coeff_table_6, i64 0, i64 %zext_ln60" [dct.cpp:60->dct.cpp:88->dct.cpp:130]   --->   Operation 50 'getelementptr' 'dct_coeff_table_6_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (1.29ns)   --->   "%dct_coeff_table_6_lo = load i15* %dct_coeff_table_6_ad, align 2" [dct.cpp:60->dct.cpp:88->dct.cpp:130]   --->   Operation 51 'load' 'dct_coeff_table_6_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%dct_coeff_table_7_ad = getelementptr [8 x i15]* @dct_coeff_table_7, i64 0, i64 %zext_ln60" [dct.cpp:60->dct.cpp:88->dct.cpp:130]   --->   Operation 52 'getelementptr' 'dct_coeff_table_7_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (1.29ns)   --->   "%dct_coeff_table_7_lo = load i15* %dct_coeff_table_7_ad, align 2" [dct.cpp:60->dct.cpp:88->dct.cpp:130]   --->   Operation 53 'load' 'dct_coeff_table_7_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 54 [2/2] (0.73ns)   --->   "%col_inbuf_7_load = load i16* %col_inbuf_7_addr, align 2" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 54 'load' 'col_inbuf_7_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 4.14>
ST_4 : Operation 55 [1/2] (1.29ns)   --->   "%dct_coeff_table_0_lo = load i14* %dct_coeff_table_0_ad, align 2" [dct.cpp:60->dct.cpp:88->dct.cpp:130]   --->   Operation 55 'load' 'dct_coeff_table_0_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_4 : Operation 56 [2/2] (0.73ns)   --->   "%col_inbuf_0_load = load i16* %col_inbuf_0_addr, align 2" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 56 'load' 'col_inbuf_0_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 57 [1/2] (1.29ns)   --->   "%dct_coeff_table_1_lo = load i15* %dct_coeff_table_1_ad, align 2" [dct.cpp:60->dct.cpp:88->dct.cpp:130]   --->   Operation 57 'load' 'dct_coeff_table_1_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln61_15 = sext i15 %dct_coeff_table_1_lo to i29" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 58 'sext' 'sext_ln61_15' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (0.73ns)   --->   "%col_inbuf_1_load = load i16* %col_inbuf_1_addr, align 2" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 59 'load' 'col_inbuf_1_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln61_16 = sext i16 %col_inbuf_1_load to i29" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 60 'sext' 'sext_ln61_16' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln61_8 = mul i29 %sext_ln61_15, %sext_ln61_16" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 61 'mul' 'mul_ln61_8' <Predicate = (!icmp_ln55)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/2] (1.29ns)   --->   "%dct_coeff_table_2_lo = load i15* %dct_coeff_table_2_ad, align 2" [dct.cpp:60->dct.cpp:88->dct.cpp:130]   --->   Operation 62 'load' 'dct_coeff_table_2_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_4 : Operation 63 [2/2] (0.73ns)   --->   "%col_inbuf_2_load = load i16* %col_inbuf_2_addr, align 2" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 63 'load' 'col_inbuf_2_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 64 [1/2] (1.29ns)   --->   "%dct_coeff_table_3_lo = load i15* %dct_coeff_table_3_ad, align 2" [dct.cpp:60->dct.cpp:88->dct.cpp:130]   --->   Operation 64 'load' 'dct_coeff_table_3_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln61_19 = sext i15 %dct_coeff_table_3_lo to i29" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 65 'sext' 'sext_ln61_19' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 66 [1/2] (0.73ns)   --->   "%col_inbuf_3_load = load i16* %col_inbuf_3_addr, align 2" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 66 'load' 'col_inbuf_3_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln61_20 = sext i16 %col_inbuf_3_load to i29" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 67 'sext' 'sext_ln61_20' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln61_10 = mul i29 %sext_ln61_19, %sext_ln61_20" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 68 'mul' 'mul_ln61_10' <Predicate = (!icmp_ln55)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/2] (1.29ns)   --->   "%dct_coeff_table_4_lo = load i15* %dct_coeff_table_4_ad, align 2" [dct.cpp:60->dct.cpp:88->dct.cpp:130]   --->   Operation 69 'load' 'dct_coeff_table_4_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_4 : Operation 70 [2/2] (0.73ns)   --->   "%col_inbuf_4_load = load i16* %col_inbuf_4_addr, align 2" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 70 'load' 'col_inbuf_4_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 71 [1/2] (1.29ns)   --->   "%dct_coeff_table_5_lo = load i15* %dct_coeff_table_5_ad, align 2" [dct.cpp:60->dct.cpp:88->dct.cpp:130]   --->   Operation 71 'load' 'dct_coeff_table_5_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln61_23 = sext i15 %dct_coeff_table_5_lo to i29" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 72 'sext' 'sext_ln61_23' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 73 [1/2] (0.73ns)   --->   "%col_inbuf_5_load = load i16* %col_inbuf_5_addr, align 2" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 73 'load' 'col_inbuf_5_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln61_24 = sext i16 %col_inbuf_5_load to i29" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 74 'sext' 'sext_ln61_24' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln61_12 = mul i29 %sext_ln61_23, %sext_ln61_24" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 75 'mul' 'mul_ln61_12' <Predicate = (!icmp_ln55)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [1/2] (1.29ns)   --->   "%dct_coeff_table_6_lo = load i15* %dct_coeff_table_6_ad, align 2" [dct.cpp:60->dct.cpp:88->dct.cpp:130]   --->   Operation 76 'load' 'dct_coeff_table_6_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_4 : Operation 77 [2/2] (0.73ns)   --->   "%col_inbuf_6_load = load i16* %col_inbuf_6_addr, align 2" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 77 'load' 'col_inbuf_6_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 78 [1/2] (1.29ns)   --->   "%dct_coeff_table_7_lo = load i15* %dct_coeff_table_7_ad, align 2" [dct.cpp:60->dct.cpp:88->dct.cpp:130]   --->   Operation 78 'load' 'dct_coeff_table_7_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln61_27 = sext i15 %dct_coeff_table_7_lo to i29" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 79 'sext' 'sext_ln61_27' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 80 [1/2] (0.73ns)   --->   "%col_inbuf_7_load = load i16* %col_inbuf_7_addr, align 2" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 80 'load' 'col_inbuf_7_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln61_28 = sext i16 %col_inbuf_7_load to i29" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 81 'sext' 'sext_ln61_28' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.63ns) (grouped into DSP with root node add_ln63_11)   --->   "%mul_ln61_14 = mul i29 %sext_ln61_27, %sext_ln61_28" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 82 'mul' 'mul_ln61_14' <Predicate = (!icmp_ln55)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 83 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln63_11 = add i29 %mul_ln61_14, 4096" [dct.cpp:63->dct.cpp:88->dct.cpp:130]   --->   Operation 83 'add' 'add_ln63_11' <Predicate = (!icmp_ln55)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.90>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str) nounwind" [dct.cpp:55->dct.cpp:88->dct.cpp:130]   --->   Operation 84 'specloopname' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str) nounwind" [dct.cpp:55->dct.cpp:88->dct.cpp:130]   --->   Operation 85 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dct.cpp:56->dct.cpp:88->dct.cpp:130]   --->   Operation 86 'specpipeline' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i8 %add_ln63_15 to i64" [dct.cpp:63->dct.cpp:88->dct.cpp:130]   --->   Operation 87 'zext' 'zext_ln63_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%col_outbuf_i_addr = getelementptr [64 x i16]* %col_outbuf_i, i64 0, i64 %zext_ln63_2" [dct.cpp:63->dct.cpp:88->dct.cpp:130]   --->   Operation 88 'getelementptr' 'col_outbuf_i_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i14 %dct_coeff_table_0_lo to i29" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 89 'zext' 'zext_ln61' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 90 [1/2] (0.73ns)   --->   "%col_inbuf_0_load = load i16* %col_inbuf_0_addr, align 2" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 90 'load' 'col_inbuf_0_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i16 %col_inbuf_0_load to i29" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 91 'sext' 'sext_ln61' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.63ns) (grouped into DSP with root node add_ln63)   --->   "%mul_ln61 = mul i29 %zext_ln61, %sext_ln61" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 92 'mul' 'mul_ln61' <Predicate = (!icmp_ln55)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln61_17 = sext i15 %dct_coeff_table_2_lo to i29" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 93 'sext' 'sext_ln61_17' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 94 [1/2] (0.73ns)   --->   "%col_inbuf_2_load = load i16* %col_inbuf_2_addr, align 2" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 94 'load' 'col_inbuf_2_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln61_18 = sext i16 %col_inbuf_2_load to i29" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 95 'sext' 'sext_ln61_18' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.63ns) (grouped into DSP with root node add_ln63_8)   --->   "%mul_ln61_9 = mul i29 %sext_ln61_17, %sext_ln61_18" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 96 'mul' 'mul_ln61_9' <Predicate = (!icmp_ln55)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln61_21 = sext i15 %dct_coeff_table_4_lo to i29" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 97 'sext' 'sext_ln61_21' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 98 [1/2] (0.73ns)   --->   "%col_inbuf_4_load = load i16* %col_inbuf_4_addr, align 2" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 98 'load' 'col_inbuf_4_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln61_22 = sext i16 %col_inbuf_4_load to i29" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 99 'sext' 'sext_ln61_22' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.63ns) (grouped into DSP with root node add_ln63_10)   --->   "%mul_ln61_11 = mul i29 %sext_ln61_21, %sext_ln61_22" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 100 'mul' 'mul_ln61_11' <Predicate = (!icmp_ln55)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln61_25 = sext i15 %dct_coeff_table_6_lo to i29" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 101 'sext' 'sext_ln61_25' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 102 [1/2] (0.73ns)   --->   "%col_inbuf_6_load = load i16* %col_inbuf_6_addr, align 2" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 102 'load' 'col_inbuf_6_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln61_26 = sext i16 %col_inbuf_6_load to i29" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 103 'sext' 'sext_ln61_26' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.63ns) (grouped into DSP with root node add_ln63_12)   --->   "%mul_ln61_13 = mul i29 %sext_ln61_25, %sext_ln61_26" [dct.cpp:61->dct.cpp:88->dct.cpp:130]   --->   Operation 104 'mul' 'mul_ln61_13' <Predicate = (!icmp_ln55)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 105 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln63 = add i29 %mul_ln61_8, %mul_ln61" [dct.cpp:63->dct.cpp:88->dct.cpp:130]   --->   Operation 105 'add' 'add_ln63' <Predicate = (!icmp_ln55)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 106 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln63_8 = add i29 %mul_ln61_10, %mul_ln61_9" [dct.cpp:63->dct.cpp:88->dct.cpp:130]   --->   Operation 106 'add' 'add_ln63_8' <Predicate = (!icmp_ln55)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 107 [1/1] (1.13ns)   --->   "%add_ln63_9 = add i29 %add_ln63, %add_ln63_8" [dct.cpp:63->dct.cpp:88->dct.cpp:130]   --->   Operation 107 'add' 'add_ln63_9' <Predicate = (!icmp_ln55)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln63_10 = add i29 %mul_ln61_12, %mul_ln61_11" [dct.cpp:63->dct.cpp:88->dct.cpp:130]   --->   Operation 108 'add' 'add_ln63_10' <Predicate = (!icmp_ln55)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 109 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln63_12 = add i29 %mul_ln61_13, %add_ln63_11" [dct.cpp:63->dct.cpp:88->dct.cpp:130]   --->   Operation 109 'add' 'add_ln63_12' <Predicate = (!icmp_ln55)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_13 = add i29 %add_ln63_10, %add_ln63_12" [dct.cpp:63->dct.cpp:88->dct.cpp:130]   --->   Operation 110 'add' 'add_ln63_13' <Predicate = (!icmp_ln55)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 111 [1/1] (0.89ns) (root node of TernaryAdder)   --->   "%add_ln63_14 = add i29 %add_ln63_9, %add_ln63_13" [dct.cpp:63->dct.cpp:88->dct.cpp:130]   --->   Operation 111 'add' 'add_ln63_14' <Predicate = (!icmp_ln55)> <Delay = 0.89> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln63_14, i32 13, i32 28)" [dct.cpp:63->dct.cpp:88->dct.cpp:130]   --->   Operation 112 'partselect' 'trunc_ln' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (1.29ns)   --->   "store i16 %trunc_ln, i16* %col_outbuf_i_addr, align 2" [dct.cpp:63->dct.cpp:88->dct.cpp:130]   --->   Operation 113 'store' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str, i32 %tmp_i) nounwind" [dct.cpp:64->dct.cpp:88->dct.cpp:130]   --->   Operation 114 'specregionend' 'empty_19' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "br label %1" [dct.cpp:55->dct.cpp:88->dct.cpp:130]   --->   Operation 115 'br' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "br label %.preheader1.i"   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ col_inbuf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_inbuf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_inbuf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_inbuf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_inbuf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_inbuf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_inbuf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_inbuf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_outbuf_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln0               (br               ) [ 0111111]
i_2_i                (phi              ) [ 0010000]
icmp_ln87            (icmp             ) [ 0011111]
empty                (speclooptripcount) [ 0000000]
i                    (add              ) [ 0111111]
br_ln87              (br               ) [ 0000000]
specloopname_ln87    (specloopname     ) [ 0000000]
zext_ln48            (zext             ) [ 0000000]
tmp                  (bitconcatenate   ) [ 0000000]
zext_ln48_2          (zext             ) [ 0001110]
col_inbuf_0_addr     (getelementptr    ) [ 0001110]
col_inbuf_1_addr     (getelementptr    ) [ 0001110]
col_inbuf_2_addr     (getelementptr    ) [ 0001110]
col_inbuf_3_addr     (getelementptr    ) [ 0001110]
col_inbuf_4_addr     (getelementptr    ) [ 0001110]
col_inbuf_5_addr     (getelementptr    ) [ 0001110]
col_inbuf_6_addr     (getelementptr    ) [ 0001110]
col_inbuf_7_addr     (getelementptr    ) [ 0001110]
br_ln55              (br               ) [ 0011111]
ret_ln0              (ret              ) [ 0000000]
k_0_i                (phi              ) [ 0001000]
icmp_ln55            (icmp             ) [ 0011111]
empty_18             (speclooptripcount) [ 0000000]
k                    (add              ) [ 0011111]
br_ln55              (br               ) [ 0000000]
zext_ln60            (zext             ) [ 0000000]
zext_ln63            (zext             ) [ 0000000]
add_ln63_15          (add              ) [ 0001110]
dct_coeff_table_0_ad (getelementptr    ) [ 0001100]
dct_coeff_table_1_ad (getelementptr    ) [ 0001100]
dct_coeff_table_2_ad (getelementptr    ) [ 0001100]
dct_coeff_table_3_ad (getelementptr    ) [ 0001100]
dct_coeff_table_4_ad (getelementptr    ) [ 0001100]
dct_coeff_table_5_ad (getelementptr    ) [ 0001100]
dct_coeff_table_6_ad (getelementptr    ) [ 0001100]
dct_coeff_table_7_ad (getelementptr    ) [ 0001100]
dct_coeff_table_0_lo (load             ) [ 0001010]
dct_coeff_table_1_lo (load             ) [ 0000000]
sext_ln61_15         (sext             ) [ 0000000]
col_inbuf_1_load     (load             ) [ 0000000]
sext_ln61_16         (sext             ) [ 0000000]
mul_ln61_8           (mul              ) [ 0001010]
dct_coeff_table_2_lo (load             ) [ 0001010]
dct_coeff_table_3_lo (load             ) [ 0000000]
sext_ln61_19         (sext             ) [ 0000000]
col_inbuf_3_load     (load             ) [ 0000000]
sext_ln61_20         (sext             ) [ 0000000]
mul_ln61_10          (mul              ) [ 0001010]
dct_coeff_table_4_lo (load             ) [ 0001010]
dct_coeff_table_5_lo (load             ) [ 0000000]
sext_ln61_23         (sext             ) [ 0000000]
col_inbuf_5_load     (load             ) [ 0000000]
sext_ln61_24         (sext             ) [ 0000000]
mul_ln61_12          (mul              ) [ 0001010]
dct_coeff_table_6_lo (load             ) [ 0001010]
dct_coeff_table_7_lo (load             ) [ 0000000]
sext_ln61_27         (sext             ) [ 0000000]
col_inbuf_7_load     (load             ) [ 0000000]
sext_ln61_28         (sext             ) [ 0000000]
mul_ln61_14          (mul              ) [ 0000000]
add_ln63_11          (add              ) [ 0001010]
specloopname_ln55    (specloopname     ) [ 0000000]
tmp_i                (specregionbegin  ) [ 0000000]
specpipeline_ln56    (specpipeline     ) [ 0000000]
zext_ln63_2          (zext             ) [ 0000000]
col_outbuf_i_addr    (getelementptr    ) [ 0000000]
zext_ln61            (zext             ) [ 0000000]
col_inbuf_0_load     (load             ) [ 0000000]
sext_ln61            (sext             ) [ 0000000]
mul_ln61             (mul              ) [ 0000000]
sext_ln61_17         (sext             ) [ 0000000]
col_inbuf_2_load     (load             ) [ 0000000]
sext_ln61_18         (sext             ) [ 0000000]
mul_ln61_9           (mul              ) [ 0000000]
sext_ln61_21         (sext             ) [ 0000000]
col_inbuf_4_load     (load             ) [ 0000000]
sext_ln61_22         (sext             ) [ 0000000]
mul_ln61_11          (mul              ) [ 0000000]
sext_ln61_25         (sext             ) [ 0000000]
col_inbuf_6_load     (load             ) [ 0000000]
sext_ln61_26         (sext             ) [ 0000000]
mul_ln61_13          (mul              ) [ 0000000]
add_ln63             (add              ) [ 0000000]
add_ln63_8           (add              ) [ 0000000]
add_ln63_9           (add              ) [ 0000000]
add_ln63_10          (add              ) [ 0000000]
add_ln63_12          (add              ) [ 0000000]
add_ln63_13          (add              ) [ 0000000]
add_ln63_14          (add              ) [ 0000000]
trunc_ln             (partselect       ) [ 0000000]
store_ln63           (store            ) [ 0000000]
empty_19             (specregionend    ) [ 0000000]
br_ln55              (br               ) [ 0011111]
br_ln0               (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="col_inbuf_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col_inbuf_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="col_inbuf_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="col_inbuf_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="col_inbuf_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="col_inbuf_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="col_inbuf_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="col_inbuf_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="col_outbuf_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_outbuf_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="col_inbuf_0_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="4" slack="0"/>
<pin id="82" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_0_addr/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="col_inbuf_1_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="4" slack="0"/>
<pin id="89" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_1_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="col_inbuf_2_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="4" slack="0"/>
<pin id="96" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_2_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="col_inbuf_3_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="4" slack="0"/>
<pin id="103" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_3_addr/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="col_inbuf_4_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="0"/>
<pin id="110" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_4_addr/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="col_inbuf_5_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="4" slack="0"/>
<pin id="117" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_5_addr/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="col_inbuf_6_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_6_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="col_inbuf_7_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="4" slack="0"/>
<pin id="131" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_7_addr/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="dct_coeff_table_0_ad_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="14" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_0_ad/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_0_lo/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="dct_coeff_table_1_ad_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="15" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_1_ad/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_1_lo/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="1"/>
<pin id="162" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_1_load/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="dct_coeff_table_2_ad_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="15" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="4" slack="0"/>
<pin id="169" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_2_ad/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="0"/>
<pin id="174" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_2_lo/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="dct_coeff_table_3_ad_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="15" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_3_ad/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_3_lo/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="1"/>
<pin id="193" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_3_load/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="dct_coeff_table_4_ad_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="15" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_4_ad/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_4_lo/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="dct_coeff_table_5_ad_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="15" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_5_ad/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_5_lo/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="1"/>
<pin id="224" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_5_load/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="dct_coeff_table_6_ad_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="15" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="4" slack="0"/>
<pin id="231" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_6_ad/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_6_lo/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="dct_coeff_table_7_ad_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="15" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="4" slack="0"/>
<pin id="244" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_7_ad/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="0"/>
<pin id="249" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_7_lo/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="1"/>
<pin id="255" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_7_load/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="2"/>
<pin id="260" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_0_load/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="2"/>
<pin id="265" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_2_load/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="2"/>
<pin id="270" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_4_load/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="2"/>
<pin id="275" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_6_load/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="col_outbuf_i_addr_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="8" slack="0"/>
<pin id="282" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_i_addr/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln63_access_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="0"/>
<pin id="287" dir="0" index="1" bw="16" slack="0"/>
<pin id="288" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/5 "/>
</bind>
</comp>

<comp id="291" class="1005" name="i_2_i_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="1"/>
<pin id="293" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2_i (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="i_2_i_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="4" slack="0"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2_i/2 "/>
</bind>
</comp>

<comp id="302" class="1005" name="k_0_i_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="1"/>
<pin id="304" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_0_i (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="k_0_i_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="4" slack="0"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_i/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln87_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="i_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln48_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="0"/>
<pin id="339" dir="0" index="1" bw="4" slack="0"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln48_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_2/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln55_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="4" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="k_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln60_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln63_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln63_15_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="7" slack="1"/>
<pin id="379" dir="0" index="1" bw="4" slack="0"/>
<pin id="380" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_15/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sext_ln61_15_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="15" slack="0"/>
<pin id="384" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_15/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sext_ln61_16_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_16/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sext_ln61_19_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="15" slack="0"/>
<pin id="392" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_19/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sext_ln61_20_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="0"/>
<pin id="396" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_20/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sext_ln61_23_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="15" slack="0"/>
<pin id="400" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_23/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sext_ln61_24_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_24/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="sext_ln61_27_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="15" slack="0"/>
<pin id="408" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_27/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="sext_ln61_28_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_28/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln63_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="2"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_2/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln61_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="14" slack="1"/>
<pin id="420" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sext_ln61_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="0"/>
<pin id="423" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sext_ln61_17_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="15" slack="1"/>
<pin id="427" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_17/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sext_ln61_18_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="16" slack="0"/>
<pin id="430" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_18/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="sext_ln61_21_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="15" slack="1"/>
<pin id="434" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_21/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="sext_ln61_22_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="0"/>
<pin id="437" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_22/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="sext_ln61_25_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="15" slack="1"/>
<pin id="441" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_25/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sext_ln61_26_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="0"/>
<pin id="444" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_26/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln63_9_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="29" slack="0"/>
<pin id="448" dir="0" index="1" bw="29" slack="0"/>
<pin id="449" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_9/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln63_13_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="29" slack="0"/>
<pin id="452" dir="0" index="1" bw="29" slack="0"/>
<pin id="453" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_13/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln63_14_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="29" slack="0"/>
<pin id="456" dir="0" index="1" bw="29" slack="0"/>
<pin id="457" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_14/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="trunc_ln_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="0"/>
<pin id="462" dir="0" index="1" bw="29" slack="0"/>
<pin id="463" dir="0" index="2" bw="5" slack="0"/>
<pin id="464" dir="0" index="3" bw="6" slack="0"/>
<pin id="465" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="471" class="1007" name="mul_ln61_8_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="15" slack="0"/>
<pin id="473" dir="0" index="1" bw="16" slack="0"/>
<pin id="474" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61_8/4 "/>
</bind>
</comp>

<comp id="477" class="1007" name="mul_ln61_10_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="15" slack="0"/>
<pin id="479" dir="0" index="1" bw="16" slack="0"/>
<pin id="480" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61_10/4 "/>
</bind>
</comp>

<comp id="483" class="1007" name="mul_ln61_12_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="15" slack="0"/>
<pin id="485" dir="0" index="1" bw="16" slack="0"/>
<pin id="486" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61_12/4 "/>
</bind>
</comp>

<comp id="489" class="1007" name="grp_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="15" slack="0"/>
<pin id="491" dir="0" index="1" bw="16" slack="0"/>
<pin id="492" dir="0" index="2" bw="29" slack="0"/>
<pin id="493" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61_14/4 add_ln63_11/4 "/>
</bind>
</comp>

<comp id="497" class="1007" name="grp_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="14" slack="0"/>
<pin id="499" dir="0" index="1" bw="16" slack="0"/>
<pin id="500" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="501" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61/5 add_ln63/5 "/>
</bind>
</comp>

<comp id="505" class="1007" name="grp_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="15" slack="0"/>
<pin id="507" dir="0" index="1" bw="16" slack="0"/>
<pin id="508" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="509" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61_9/5 add_ln63_8/5 "/>
</bind>
</comp>

<comp id="513" class="1007" name="grp_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="15" slack="0"/>
<pin id="515" dir="0" index="1" bw="16" slack="0"/>
<pin id="516" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="517" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61_11/5 add_ln63_10/5 "/>
</bind>
</comp>

<comp id="521" class="1007" name="grp_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="15" slack="0"/>
<pin id="523" dir="0" index="1" bw="16" slack="0"/>
<pin id="524" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="525" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61_13/5 add_ln63_12/5 "/>
</bind>
</comp>

<comp id="529" class="1005" name="icmp_ln87_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="1"/>
<pin id="531" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln87 "/>
</bind>
</comp>

<comp id="533" class="1005" name="i_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="4" slack="0"/>
<pin id="535" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="538" class="1005" name="zext_ln48_2_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="1"/>
<pin id="540" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln48_2 "/>
</bind>
</comp>

<comp id="543" class="1005" name="col_inbuf_0_addr_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="3" slack="2"/>
<pin id="545" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="col_inbuf_0_addr "/>
</bind>
</comp>

<comp id="548" class="1005" name="col_inbuf_1_addr_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="3" slack="1"/>
<pin id="550" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_1_addr "/>
</bind>
</comp>

<comp id="553" class="1005" name="col_inbuf_2_addr_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="3" slack="2"/>
<pin id="555" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="col_inbuf_2_addr "/>
</bind>
</comp>

<comp id="558" class="1005" name="col_inbuf_3_addr_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="3" slack="1"/>
<pin id="560" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_3_addr "/>
</bind>
</comp>

<comp id="563" class="1005" name="col_inbuf_4_addr_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="3" slack="2"/>
<pin id="565" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="col_inbuf_4_addr "/>
</bind>
</comp>

<comp id="568" class="1005" name="col_inbuf_5_addr_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="3" slack="1"/>
<pin id="570" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_5_addr "/>
</bind>
</comp>

<comp id="573" class="1005" name="col_inbuf_6_addr_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="3" slack="2"/>
<pin id="575" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="col_inbuf_6_addr "/>
</bind>
</comp>

<comp id="578" class="1005" name="col_inbuf_7_addr_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="3" slack="1"/>
<pin id="580" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_7_addr "/>
</bind>
</comp>

<comp id="583" class="1005" name="icmp_ln55_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="587" class="1005" name="k_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="4" slack="0"/>
<pin id="589" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="592" class="1005" name="add_ln63_15_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="2"/>
<pin id="594" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln63_15 "/>
</bind>
</comp>

<comp id="597" class="1005" name="dct_coeff_table_0_ad_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="3" slack="1"/>
<pin id="599" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_0_ad "/>
</bind>
</comp>

<comp id="602" class="1005" name="dct_coeff_table_1_ad_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="3" slack="1"/>
<pin id="604" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_1_ad "/>
</bind>
</comp>

<comp id="607" class="1005" name="dct_coeff_table_2_ad_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="3" slack="1"/>
<pin id="609" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_2_ad "/>
</bind>
</comp>

<comp id="612" class="1005" name="dct_coeff_table_3_ad_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="3" slack="1"/>
<pin id="614" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_3_ad "/>
</bind>
</comp>

<comp id="617" class="1005" name="dct_coeff_table_4_ad_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="3" slack="1"/>
<pin id="619" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_4_ad "/>
</bind>
</comp>

<comp id="622" class="1005" name="dct_coeff_table_5_ad_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="3" slack="1"/>
<pin id="624" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_5_ad "/>
</bind>
</comp>

<comp id="627" class="1005" name="dct_coeff_table_6_ad_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="3" slack="1"/>
<pin id="629" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_6_ad "/>
</bind>
</comp>

<comp id="632" class="1005" name="dct_coeff_table_7_ad_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="3" slack="1"/>
<pin id="634" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_7_ad "/>
</bind>
</comp>

<comp id="637" class="1005" name="dct_coeff_table_0_lo_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="14" slack="1"/>
<pin id="639" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_0_lo "/>
</bind>
</comp>

<comp id="642" class="1005" name="mul_ln61_8_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="29" slack="1"/>
<pin id="644" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln61_8 "/>
</bind>
</comp>

<comp id="647" class="1005" name="dct_coeff_table_2_lo_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="15" slack="1"/>
<pin id="649" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_2_lo "/>
</bind>
</comp>

<comp id="652" class="1005" name="mul_ln61_10_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="29" slack="1"/>
<pin id="654" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln61_10 "/>
</bind>
</comp>

<comp id="657" class="1005" name="dct_coeff_table_4_lo_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="15" slack="1"/>
<pin id="659" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_4_lo "/>
</bind>
</comp>

<comp id="662" class="1005" name="mul_ln61_12_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="29" slack="1"/>
<pin id="664" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln61_12 "/>
</bind>
</comp>

<comp id="667" class="1005" name="dct_coeff_table_6_lo_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="15" slack="1"/>
<pin id="669" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_6_lo "/>
</bind>
</comp>

<comp id="672" class="1005" name="add_ln63_11_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="29" slack="1"/>
<pin id="674" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="52" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="52" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="52" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="52" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="52" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="52" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="52" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="52" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="52" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="52" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="52" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="52" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="52" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="28" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="52" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="232"><net_src comp="30" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="52" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="227" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="52" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="240" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="283"><net_src comp="16" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="52" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="278" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="34" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="34" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="295" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="36" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="295" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="42" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="295" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="332"><net_src comp="325" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="333"><net_src comp="325" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="334"><net_src comp="325" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="336"><net_src comp="325" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="342"><net_src comp="48" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="295" pin="4"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="50" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="348"><net_src comp="337" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="306" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="36" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="306" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="42" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="306" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="368"><net_src comp="361" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="369"><net_src comp="361" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="370"><net_src comp="361" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="371"><net_src comp="361" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="372"><net_src comp="361" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="376"><net_src comp="306" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="154" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="160" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="185" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="191" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="216" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="222" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="247" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="253" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="414" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="424"><net_src comp="258" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="431"><net_src comp="263" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="268" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="273" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="458"><net_src comp="446" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="450" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="466"><net_src comp="70" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="454" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="468"><net_src comp="72" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="469"><net_src comp="74" pin="0"/><net_sink comp="460" pin=3"/></net>

<net id="470"><net_src comp="460" pin="4"/><net_sink comp="285" pin=1"/></net>

<net id="475"><net_src comp="382" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="386" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="390" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="394" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="398" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="402" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="406" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="410" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="54" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="502"><net_src comp="418" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="421" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="497" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="510"><net_src comp="425" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="428" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="505" pin="3"/><net_sink comp="446" pin=1"/></net>

<net id="518"><net_src comp="432" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="435" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="513" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="526"><net_src comp="439" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="442" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="521" pin="3"/><net_sink comp="450" pin=1"/></net>

<net id="532"><net_src comp="313" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="319" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="541"><net_src comp="345" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="546"><net_src comp="78" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="551"><net_src comp="85" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="556"><net_src comp="92" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="561"><net_src comp="99" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="566"><net_src comp="106" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="571"><net_src comp="113" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="576"><net_src comp="120" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="581"><net_src comp="127" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="586"><net_src comp="349" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="355" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="595"><net_src comp="377" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="600"><net_src comp="134" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="605"><net_src comp="147" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="610"><net_src comp="165" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="615"><net_src comp="178" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="620"><net_src comp="196" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="625"><net_src comp="209" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="630"><net_src comp="227" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="635"><net_src comp="240" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="640"><net_src comp="141" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="645"><net_src comp="471" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="650"><net_src comp="172" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="655"><net_src comp="477" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="660"><net_src comp="203" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="665"><net_src comp="483" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="670"><net_src comp="234" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="675"><net_src comp="489" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="521" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: col_outbuf_i | {5 }
 - Input state : 
	Port: Loop_Col_DCT_Loop_pr : col_inbuf_0 | {4 5 }
	Port: Loop_Col_DCT_Loop_pr : col_inbuf_1 | {3 4 }
	Port: Loop_Col_DCT_Loop_pr : col_inbuf_2 | {4 5 }
	Port: Loop_Col_DCT_Loop_pr : col_inbuf_3 | {3 4 }
	Port: Loop_Col_DCT_Loop_pr : col_inbuf_4 | {4 5 }
	Port: Loop_Col_DCT_Loop_pr : col_inbuf_5 | {3 4 }
	Port: Loop_Col_DCT_Loop_pr : col_inbuf_6 | {4 5 }
	Port: Loop_Col_DCT_Loop_pr : col_inbuf_7 | {3 4 }
	Port: Loop_Col_DCT_Loop_pr : dct_coeff_table_0 | {3 4 }
	Port: Loop_Col_DCT_Loop_pr : dct_coeff_table_1 | {3 4 }
	Port: Loop_Col_DCT_Loop_pr : dct_coeff_table_2 | {3 4 }
	Port: Loop_Col_DCT_Loop_pr : dct_coeff_table_3 | {3 4 }
	Port: Loop_Col_DCT_Loop_pr : dct_coeff_table_4 | {3 4 }
	Port: Loop_Col_DCT_Loop_pr : dct_coeff_table_5 | {3 4 }
	Port: Loop_Col_DCT_Loop_pr : dct_coeff_table_6 | {3 4 }
	Port: Loop_Col_DCT_Loop_pr : dct_coeff_table_7 | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln87 : 1
		i : 1
		br_ln87 : 2
		zext_ln48 : 1
		tmp : 1
		zext_ln48_2 : 2
		col_inbuf_0_addr : 2
		col_inbuf_1_addr : 2
		col_inbuf_2_addr : 2
		col_inbuf_3_addr : 2
		col_inbuf_4_addr : 2
		col_inbuf_5_addr : 2
		col_inbuf_6_addr : 2
		col_inbuf_7_addr : 2
	State 3
		icmp_ln55 : 1
		k : 1
		br_ln55 : 2
		zext_ln60 : 1
		zext_ln63 : 1
		add_ln63_15 : 2
		dct_coeff_table_0_ad : 2
		dct_coeff_table_0_lo : 3
		dct_coeff_table_1_ad : 2
		dct_coeff_table_1_lo : 3
		dct_coeff_table_2_ad : 2
		dct_coeff_table_2_lo : 3
		dct_coeff_table_3_ad : 2
		dct_coeff_table_3_lo : 3
		dct_coeff_table_4_ad : 2
		dct_coeff_table_4_lo : 3
		dct_coeff_table_5_ad : 2
		dct_coeff_table_5_lo : 3
		dct_coeff_table_6_ad : 2
		dct_coeff_table_6_lo : 3
		dct_coeff_table_7_ad : 2
		dct_coeff_table_7_lo : 3
	State 4
		sext_ln61_15 : 1
		sext_ln61_16 : 1
		mul_ln61_8 : 2
		sext_ln61_19 : 1
		sext_ln61_20 : 1
		mul_ln61_10 : 2
		sext_ln61_23 : 1
		sext_ln61_24 : 1
		mul_ln61_12 : 2
		sext_ln61_27 : 1
		sext_ln61_28 : 1
		mul_ln61_14 : 2
		add_ln63_11 : 3
	State 5
		col_outbuf_i_addr : 1
		sext_ln61 : 1
		mul_ln61 : 2
		sext_ln61_18 : 1
		mul_ln61_9 : 2
		sext_ln61_22 : 1
		mul_ln61_11 : 2
		sext_ln61_26 : 1
		mul_ln61_13 : 2
		add_ln63 : 3
		add_ln63_8 : 3
		add_ln63_9 : 4
		add_ln63_10 : 3
		add_ln63_12 : 3
		add_ln63_13 : 4
		add_ln63_14 : 5
		trunc_ln : 6
		store_ln63 : 7
		empty_19 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |       i_fu_319      |    0    |    0    |    12   |
|          |       k_fu_355      |    0    |    0    |    12   |
|    add   |  add_ln63_15_fu_377 |    0    |    0    |    15   |
|          |  add_ln63_9_fu_446  |    0    |    0    |    36   |
|          |  add_ln63_13_fu_450 |    0    |    0    |    29   |
|          |  add_ln63_14_fu_454 |    0    |    0    |    29   |
|----------|---------------------|---------|---------|---------|
|   icmp   |   icmp_ln87_fu_313  |    0    |    0    |    9    |
|          |   icmp_ln55_fu_349  |    0    |    0    |    9    |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_489     |    1    |    0    |    0    |
|          |      grp_fu_497     |    1    |    0    |    0    |
|  muladd  |      grp_fu_505     |    1    |    0    |    0    |
|          |      grp_fu_513     |    1    |    0    |    0    |
|          |      grp_fu_521     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  mul_ln61_8_fu_471  |    1    |    0    |    0    |
|    mul   |  mul_ln61_10_fu_477 |    1    |    0    |    0    |
|          |  mul_ln61_12_fu_483 |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln48_fu_325  |    0    |    0    |    0    |
|          |  zext_ln48_2_fu_345 |    0    |    0    |    0    |
|   zext   |   zext_ln60_fu_361  |    0    |    0    |    0    |
|          |   zext_ln63_fu_373  |    0    |    0    |    0    |
|          |  zext_ln63_2_fu_414 |    0    |    0    |    0    |
|          |   zext_ln61_fu_418  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|      tmp_fu_337     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          | sext_ln61_15_fu_382 |    0    |    0    |    0    |
|          | sext_ln61_16_fu_386 |    0    |    0    |    0    |
|          | sext_ln61_19_fu_390 |    0    |    0    |    0    |
|          | sext_ln61_20_fu_394 |    0    |    0    |    0    |
|          | sext_ln61_23_fu_398 |    0    |    0    |    0    |
|          | sext_ln61_24_fu_402 |    0    |    0    |    0    |
|          | sext_ln61_27_fu_406 |    0    |    0    |    0    |
|   sext   | sext_ln61_28_fu_410 |    0    |    0    |    0    |
|          |   sext_ln61_fu_421  |    0    |    0    |    0    |
|          | sext_ln61_17_fu_425 |    0    |    0    |    0    |
|          | sext_ln61_18_fu_428 |    0    |    0    |    0    |
|          | sext_ln61_21_fu_432 |    0    |    0    |    0    |
|          | sext_ln61_22_fu_435 |    0    |    0    |    0    |
|          | sext_ln61_25_fu_439 |    0    |    0    |    0    |
|          | sext_ln61_26_fu_442 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|   trunc_ln_fu_460   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    8    |    0    |   151   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln63_11_reg_672    |   29   |
|     add_ln63_15_reg_592    |    8   |
|  col_inbuf_0_addr_reg_543  |    3   |
|  col_inbuf_1_addr_reg_548  |    3   |
|  col_inbuf_2_addr_reg_553  |    3   |
|  col_inbuf_3_addr_reg_558  |    3   |
|  col_inbuf_4_addr_reg_563  |    3   |
|  col_inbuf_5_addr_reg_568  |    3   |
|  col_inbuf_6_addr_reg_573  |    3   |
|  col_inbuf_7_addr_reg_578  |    3   |
|dct_coeff_table_0_ad_reg_597|    3   |
|dct_coeff_table_0_lo_reg_637|   14   |
|dct_coeff_table_1_ad_reg_602|    3   |
|dct_coeff_table_2_ad_reg_607|    3   |
|dct_coeff_table_2_lo_reg_647|   15   |
|dct_coeff_table_3_ad_reg_612|    3   |
|dct_coeff_table_4_ad_reg_617|    3   |
|dct_coeff_table_4_lo_reg_657|   15   |
|dct_coeff_table_5_ad_reg_622|    3   |
|dct_coeff_table_6_ad_reg_627|    3   |
|dct_coeff_table_6_lo_reg_667|   15   |
|dct_coeff_table_7_ad_reg_632|    3   |
|        i_2_i_reg_291       |    4   |
|          i_reg_533         |    4   |
|      icmp_ln55_reg_583     |    1   |
|      icmp_ln87_reg_529     |    1   |
|        k_0_i_reg_302       |    4   |
|          k_reg_587         |    4   |
|     mul_ln61_10_reg_652    |   29   |
|     mul_ln61_12_reg_662    |   29   |
|     mul_ln61_8_reg_642     |   29   |
|     zext_ln48_2_reg_538    |    8   |
+----------------------------+--------+
|            Total           |   257  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_141 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_154 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_172 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_185 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_203 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_216 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_234 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_247 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_497    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_fu_505    |  p0  |   2  |  15  |   30   ||    9    |
|     grp_fu_513    |  p0  |   2  |  15  |   30   ||    9    |
|     grp_fu_521    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   168  ||  8.832  ||   108   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   151  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   108  |
|  Register |    -   |    -   |   257  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    8   |   257  |   259  |
+-----------+--------+--------+--------+--------+
