{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 15 01:05:22 2018 " "Info: Processing started: Mon Oct 15 01:05:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevator -c elevator " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off elevator -c elevator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regist.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regist.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regist-a_counter " "Info: Found design unit 1: regist-a_counter" {  } { { "regist.vhd" "" { Text "E:/vhdl-lab2/regist.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regist " "Info: Found entity 1: regist" {  } { { "regist.vhd" "" { Text "E:/vhdl-lab2/regist.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-a_counter " "Info: Found design unit 1: counter-a_counter" {  } { { "counter.vhd" "" { Text "E:/vhdl-lab2/counter.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "E:/vhdl-lab2/counter.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_det.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file edge_det.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_det-a_edge_det " "Info: Found design unit 1: edge_det-a_edge_det" {  } { { "edge_det.vhd" "" { Text "E:/vhdl-lab2/edge_det.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 edge_det " "Info: Found entity 1: edge_det" {  } { { "edge_det.vhd" "" { Text "E:/vhdl-lab2/edge_det.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword) elevator.vhd(58) " "Error (10500): VHDL syntax error at elevator.vhd(58) near text \"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword)" {  } { { "elevator.vhd" "" { Text "E:/vhdl-lab2/elevator.vhd" 58 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"entity\";  expecting \"begin\", or a declaration statement elevator.vhd(67) " "Error (10500): VHDL syntax error at elevator.vhd(67) near text \"entity\";  expecting \"begin\", or a declaration statement" {  } { { "elevator.vhd" "" { Text "E:/vhdl-lab2/elevator.vhd" 67 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"enable_s\";  expecting \"begin\", or a declaration statement elevator.vhd(79) " "Error (10500): VHDL syntax error at elevator.vhd(79) near text \"enable_s\";  expecting \"begin\", or a declaration statement" {  } { { "elevator.vhd" "" { Text "E:/vhdl-lab2/elevator.vhd" 79 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" elevator.vhd(114) " "Error (10500): VHDL syntax error at elevator.vhd(114) near text \";\";  expecting \")\", or \",\"" {  } { { "elevator.vhd" "" { Text "E:/vhdl-lab2/elevator.vhd" 114 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_UNEXPECTED_EOF_ERR" ";  expecting \"end\", or \"(\", or an identifier, or a sequential statement elevator.vhd(182) " "Error (10522): VHDL Syntax error at elevator.vhd(182): experienced unexpected end-of-file ;  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "elevator.vhd" "" { Text "E:/vhdl-lab2/elevator.vhd" 182 0 0 } }  } 0 10522 "VHDL Syntax error at %2!s!: experienced unexpected end-of-file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file elevator.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-a_encoder " "Info: Found design unit 1: encoder-a_encoder" {  } { { "encoder.vhd" "" { Text "E:/vhdl-lab2/encoder.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Info: Found entity 1: encoder" {  } { { "encoder.vhd" "" { Text "E:/vhdl-lab2/encoder.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" timer.vhd(25) " "Error (10500): VHDL syntax error at timer.vhd(25) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "timer.vhd" "" { Text "E:/vhdl-lab2/timer.vhd" 25 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" timer.vhd(27) " "Error (10500): VHDL syntax error at timer.vhd(27) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "timer.vhd" "" { Text "E:/vhdl-lab2/timer.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ms\";  expecting \";\" timer.vhd(30) " "Error (10500): VHDL syntax error at timer.vhd(30) near text \"ms\";  expecting \";\"" {  } { { "timer.vhd" "" { Text "E:/vhdl-lab2/timer.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file timer.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 8 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Error: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 15 01:05:26 2018 " "Error: Processing ended: Mon Oct 15 01:05:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Error: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Error: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 10 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
