Command: vcs -f file_list.f -timescale=1ps/1ps -full64 -R +vc +v2k -sverilog -debug_access \
+neg_tchk +sdfverbose -negdelay -sdfretain +mindelay -l vcs.log
                         Chronologic VCS (TM)
      Version Q-2020.03-SP2-7_Full64 -- Mon Apr 22 06:43:16 2024
               Copyright (c) 1991-2020 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../sim/tb_route_distributor.sv'
Parsing included file '../src/pkg/definitions.sv'.
Back to file '../sim/tb_route_distributor.sv'.
Parsing design file '../src/dut/route_distributor.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../src/dut/route_distributor.sv, 26
$unit
  Package 'definitions' already wildcard imported. 
  Ignoring definitions::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Top Level Modules:
       tb
TimeScale is 1 ps / 1 ps
Starting vcs inline pass...

2 modules and 0 UDP read.
recompiling module tb
	However, due to incremental compilation, only 1 module needs to be compiled. 
make[1]: Entering directory `/home/sxc/IC_prj/Route_Distibutor/v4/vfy/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/home/synopsys/vcs/Q-2020.03-SP2-7/linux64/lib -L/home/synopsys/vcs/Q-2020.03-SP2-7/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _103649_archive_1.so _prev_archive_1.so \
_cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o          -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /home/synopsys/vcs/Q-2020.03-SP2-7/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/synopsys/vcs/Q-2020.03-SP2-7/linux64/lib/vcs_save_restore_new.o \
/home/synopsys/verdi/R-2020.12-SP1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread \
-ldl 
../simv up to date
make[1]: Leaving directory `/home/sxc/IC_prj/Route_Distibutor/v4/vfy/csrc'
Command: /home/sxc/IC_prj/Route_Distibutor/v4/vfy/./simv +vc +v2k +neg_tchk +sdfverbose +mindelay -a vcs.log
Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version Q-2020.03-SP2-7_Full64; Runtime version Q-2020.03-SP2-7_Full64;  Apr 22 06:43 2024
Generated random values:
         20,00001
         19,10111
         18,11000
         17,01111
         16,11011
         15,00110
         14,01101
         13,11111
         12,10011
         11,01001
         10,10001
          9,01011
          8,10100
          7,00000
          6,10000
          5,00101
          4,11110
          3,11100
          2,11010
          1,10010
*Verdi* Loading libsscore_vcs202003.so
FSDB Dumper for VCS, Release Verdi_R-2020.12-SP1, Linux x86_64/64bit, 03/02/2021
(C) 1996 - 2021 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'tb.fsdb'
*Verdi* : Begin traversing the scope (tb), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
$finish called from file "../sim/tb_route_distributor.sv", line 45.
$finish at simulation time              2304000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2304000 ps
CPU Time:      0.190 seconds;       Data structure size:   0.0Mb
Mon Apr 22 06:43:17 2024
CPU time: .291 seconds to compile + .119 seconds to elab + .205 seconds to link + .209 seconds in simulation
