vhdl work "C:\Users\kanna\academic\Embeded\FPGA\codes_fpga\halfadder\halfadder.vhd"
vhdl work "C:\Users\kanna\academic\Embeded\FPGA\codes_fpga\fulladder_assgn3\fa.vhd"
vhdl work "C:\Users\kanna\academic\Embeded\FPGA\codes_fpga\ripple_adder\ripple_4bit.vhd"
