======================================================
RTLCompiler invoked with options:
======================================================
-2000 -sv -hdl vhdl  -main work.sum  -xprobe -fsm_opt -allow_WFU -allow_UFO -allow_FRN -allow_GSD -allow_MDR -allow_FSW -no_drc -free_mem -allow_CVD -out_dir /home/gla/npm-lib-ssh/lab1/uw_tmp//rtlc.out  -allow_ISL -force_all -infer_mem precision  -allow_4ST -thr_opt -pipe_flow -msgpipefdr 21  -msgpipefdw 22  -infer_rom -max_count 10000  -tech_map -lib_map_file /home/gla/npm-lib-ssh/lab1/uw_tmp//.jaguarc  -log_mux_merge -infer_mac -flatten_or 0  -xdbpipefdr 23  -xdbpipefdw 24  -use_sync_dff -disable_opt -res_share -new_mux_flow -if_to_case -if_els_if_mod -dfa_cp_opt -ctrl_mux_flat never  -disable_dumps -xor_eq_opt -flatten_and 0  -muxnn_decomp -new_rom_flow -new_ram_flow -use_enable_dff -disable_incr -pconst_prop -reg_ctrl_opt -exemplar_best -case_sel_opt -driver_pid 14279@cfgdhedidc  -no_add3_opt -max_mesg_count 10000  -no_addbuf_opt -one_hot_enc -pri_enc_opt -fpga_technology cycloneii  -latch_mux_opt -exemplar_eval 1  -encoding_style auto  -aggressive_rom -dc_onset_opt -infer_nary_op -new_or_simplify -preserve_mults -aggressive_cse -vecwriteopt -infer_counter 2  -muxnn_cond_opt -translucent_ps -mux_factor_opt -rom_extensions -new_mux_costing -cdfg_sweep_opt -implicit_state binary  -cross_hier_mem -fsm_bin_heur_one -muxnn_data_push -ctrl_sub_prog_flat 1024  -bundle_instances -smart_rmv_gendh -fast_partition -xilinx_tech_map -no_cross_share -enable_eval_free -enable_BHV_messages -lower_enum_break 5  -thru_reg_or_opt -fsm_opt_thru_func -crtl_case_path 2  -upper_enum_break 800  -mux_anded_sel_opt -var_partsel_opt -legalize_module_names -aggressive_if2case -support_greybox_flow -compile_celldefines -concat_transform -aggressive_ram_flow -enable_size_check -memory_opt_switch -fsm_opt_thru_hier -enhanced_messaging -bind_mem_instances -res_share_mux_opt -infer_syncasync_mem -acceptance_level medium  -dual_edge_ff_support -std_generate_name -infer_priority_dff -enable_time_support -enable_case_pragmas -new_xilinx_retiming -barrel_shifter_opt -case_const_sel_opt -no_init_val_honour -gnd_hanging_terminals -fsm_thru_unique_funcs -show_all_elab_errors -inline_flatten_proc -lattice_ifelseif_flow -extended_iftocase -relaxed_mem_checks -hdl_array_name_style %s(%d)  -generic_shine_thru -infer_var_shifters -new_instance_naming -enable_expr_node_del -simple_vecwrite_impl -strict_drc_check -support_initial_block -precision_port_style -preserve_name_case -enable_res_share_comm -enable_div_macro_opt -if_else_if_for_condasgn -disable_svassigncheck -shifter_pattern_opt -prune_unread_donodes -state_table_threshold 40  -infer_syncsetreset_mem -extended_uncons_port -replicate_mult_for_dsps -no_aggressive_sync_en_ff -share_const_port_func -enable_attrb_string_info -mux_factor_sel_cone_opt -backend_case_rom_heur -dont_infer_sel_counters -share_mutex_read_ports -omit_const_port_for_func -across_blk_rom_inference -aggressive_mux_factor_opt -infer_latch_from_condops -big_rom_miss_addr_percent 65  -res_share_over_counter -omit_const_port_for_proc -enable_unconstrained_port -set_evaluated_return_size -mid_rom_miss_addr_percent 40  -create_write_pri_for_mem -mid_rom_reduc_lits_percent 10  -allow_twod_to_oned_memories -enhanced_cross_share_flow -evaluate_decls_in_generates -retain_bbox_param_value_type -partial_sanity_for_techcells 
======================================================
