============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  06:10:26 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6400 ps) Setup Check with Pin FMbuffers_reg[1][511][0]/CK->D
          Group: in2reg
     Startpoint: (R) chg_idx
          Clock: (R) clk
       Endpoint: (F) FMbuffers_reg[1][511][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0           13     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000           13     
                                              
             Setup:-     222                  
       Uncertainty:-      50                  
     Required Time:=    9728                  
      Launch Clock:-      13                  
       Input Delay:-    2000                  
         Data Path:-    1315                  
             Slack:=    6400                  

Exceptions/Constraints:
  input_delay             2000            proj.sdc_line_15_3_1 

#------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge      Cell       Fanout Trans Delay Arrival 
#                                                                       (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  chg_idx                    -       -     R     (arrival)           2    50     0    2013 
  g308374/Y                  -       A->Y  R     OR2_X1M_A9TL        6   237   202    2215 
  g178987/Y                  -       B->Y  F     NOR2_X1A_A9TL       2   135   150    2365 
  g175284/Y                  -       A0->Y R     AOI22_X1M_A9TL      1   180   173    2538 
  g331160/Y                  -       B->Y  F     NAND2_X1A_A9TL      4   337   262    2800 
  drc_bufs180634/Y           -       A->Y  R     INV_X3B_A9TL       16   303   299    3099 
  drc_bufs180632/Y           -       A->Y  F     INV_X2M_A9TL       16   212   229    3328 
  FMbuffers_reg[1][511][0]/D -       -     F     EDFFQ_X1M_A9TL     16     -     0    3328 
#------------------------------------------------------------------------------------------

