

================================================================
== Vitis HLS Report for 'StreamingMaxPool_Batch_10u_2u_128u_s'
================================================================
* Date:           Thu May 29 09:36:58 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.456 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                        |                                                                             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                        Instance                                        |                                    Module                                   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_fu_152  |StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4  |       22|       22|   0.220 us|   0.220 us|   22|   22|       no|
        |grp_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6_fu_159                  |StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6                  |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
        +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_109_1  |        ?|        ?|       174|          -|          -|     ?|        no|
        | + VITIS_LOOP_73_2  |      170|      170|        34|          -|          -|     5|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    102|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     278|    481|    -|
|Memory           |        0|    -|     256|     10|    0|
|Multiplexer      |        -|    -|       -|    241|    -|
|Register         |        -|    -|     114|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     648|    834|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                        Instance                                        |                                    Module                                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_fu_152  |StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4  |        0|   0|  272|  410|    0|
    |grp_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6_fu_159                  |StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6                  |        0|   0|    6|   71|    0|
    +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                   |                                                                             |        0|   0|  278|  481|    0|
    +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+--------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    | Memory|                         Module                         | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |buf_U  |StreamingMaxPool_Batch_10u_2u_128u_s_buf_RAM_AUTO_1R1W  |        0|  256|  10|    0|     5|  128|     1|          640|
    +-------+--------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total  |                                                        |        0|  256|  10|    0|     5|  128|     1|          640|
    +-------+--------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |rep_4_fu_179_p2       |         +|   0|  0|  39|          32|           1|
    |yp_2_fu_191_p2        |         +|   0|  0|  11|           3|           1|
    |icmp_ln109_fu_174_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln73_fu_185_p2   |      icmp|   0|  0|  11|           3|           3|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 102|          71|          38|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  53|         10|    1|         10|
    |ap_done             |   9|          2|    1|          2|
    |buf_address0        |  31|          6|    3|         18|
    |buf_address1        |  20|          4|    3|         12|
    |buf_ce0             |  20|          4|    1|          4|
    |buf_ce1             |  14|          3|    1|          3|
    |buf_d0              |  20|          4|  128|        512|
    |buf_we0             |  20|          4|    1|          4|
    |inter5_read         |   9|          2|    1|          2|
    |inter6_write        |   9|          2|    1|          2|
    |numReps_blk_n       |   9|          2|    1|          2|
    |numReps_c146_blk_n  |   9|          2|    1|          2|
    |rep_fu_68           |   9|          2|   32|         64|
    |yp_reg_141          |   9|          2|    3|          6|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 241|         49|  178|        643|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                 Name                                                | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                            |   9|   0|    9|          0|
    |ap_done_reg                                                                                          |   1|   0|    1|          0|
    |grp_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_fu_152_ap_start_reg  |   1|   0|    1|          0|
    |grp_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6_fu_159_ap_start_reg                  |   1|   0|    1|          0|
    |numReps_2_reg_208                                                                                    |  32|   0|   32|          0|
    |rep_4_reg_241                                                                                        |  32|   0|   32|          0|
    |rep_fu_68                                                                                            |  32|   0|   32|          0|
    |yp_2_reg_249                                                                                         |   3|   0|    3|          0|
    |yp_reg_141                                                                                           |   3|   0|    3|          0|
    +-----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                | 114|   0|  114|          0|
    +-----------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<10u, 2u, 128u>|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<10u, 2u, 128u>|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<10u, 2u, 128u>|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<10u, 2u, 128u>|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<10u, 2u, 128u>|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<10u, 2u, 128u>|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<10u, 2u, 128u>|  return value|
|inter5_dout                  |   in|  128|     ap_fifo|                                 inter5|       pointer|
|inter5_num_data_valid        |   in|    3|     ap_fifo|                                 inter5|       pointer|
|inter5_fifo_cap              |   in|    3|     ap_fifo|                                 inter5|       pointer|
|inter5_empty_n               |   in|    1|     ap_fifo|                                 inter5|       pointer|
|inter5_read                  |  out|    1|     ap_fifo|                                 inter5|       pointer|
|inter6_din                   |  out|  128|     ap_fifo|                                 inter6|       pointer|
|inter6_num_data_valid        |   in|    8|     ap_fifo|                                 inter6|       pointer|
|inter6_fifo_cap              |   in|    8|     ap_fifo|                                 inter6|       pointer|
|inter6_full_n                |   in|    1|     ap_fifo|                                 inter6|       pointer|
|inter6_write                 |  out|    1|     ap_fifo|                                 inter6|       pointer|
|numReps_dout                 |   in|   32|     ap_fifo|                                numReps|       pointer|
|numReps_num_data_valid       |   in|    3|     ap_fifo|                                numReps|       pointer|
|numReps_fifo_cap             |   in|    3|     ap_fifo|                                numReps|       pointer|
|numReps_empty_n              |   in|    1|     ap_fifo|                                numReps|       pointer|
|numReps_read                 |  out|    1|     ap_fifo|                                numReps|       pointer|
|numReps_c146_din             |  out|   32|     ap_fifo|                           numReps_c146|       pointer|
|numReps_c146_num_data_valid  |   in|    3|     ap_fifo|                           numReps_c146|       pointer|
|numReps_c146_fifo_cap        |   in|    3|     ap_fifo|                           numReps_c146|       pointer|
|numReps_c146_full_n          |   in|    1|     ap_fifo|                           numReps_c146|       pointer|
|numReps_c146_write           |  out|    1|     ap_fifo|                           numReps_c146|       pointer|
+-----------------------------+-----+-----+------------+---------------------------------------+--------------+

