// Seed: 1271513641
module module_0 #(
    parameter id_10 = 32'd50
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_7;
  ;
  wire id_8, id_9;
  assign id_3 = id_7;
  assign id_6 = id_2;
  assign id_8 = id_7[-1];
  parameter id_10 = -1;
  wire [1 : (  -1  )  >  id_10] id_11;
endmodule
module module_1 #(
    parameter id_2 = 32'd20
) (
    input  uwire id_0,
    output uwire id_1,
    input  uwire _id_2
);
  parameter id_4 = 1;
  assign id_1 = (id_4[-1]);
  assign id_1 = 1;
  logic [1 'd0 : 1 'b0] id_5;
  ;
  logic [-1 'h0 : id_2] id_6;
  parameter id_7 = -1'h0;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_5,
      id_5,
      id_7,
      id_5
  );
  logic id_8 = 1;
  wire  id_9;
endmodule
