\hypertarget{cmsis__armcc___v6_8h}{}\section{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/cmsis/cmsis\+\_\+armcc\+\_\+\+V6.h File Reference}
\label{cmsis__armcc___v6_8h}\index{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/cmsis/cmsis\+\_\+armcc\+\_\+\+V6.\+h@{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/cmsis/cmsis\+\_\+armcc\+\_\+\+V6.\+h}}


C\+M\+S\+IS Cortex-\/M Core Function/\+Instruction Header File.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___c_m_s_i_s___core___instruction_interface_gabc17e391c13c71702366c67cba39c276}{\+\_\+\+\_\+\+C\+M\+S\+I\+S\+\_\+\+G\+C\+C\+\_\+\+O\+U\+T\+\_\+\+R\+EG}(r)~\char`\"{}=r\char`\"{} (r)
\item 
\#define \hyperlink{group___c_m_s_i_s___core___instruction_interface_ga9d94dee7402367961d2cf0accc00fd97}{\+\_\+\+\_\+\+C\+M\+S\+I\+S\+\_\+\+G\+C\+C\+\_\+\+U\+S\+E\+\_\+\+R\+EG}(r)~\char`\"{}r\char`\"{} (r)
\item 
\#define \hyperlink{group___c_m_s_i_s___core___instruction_interface_gabd585ddc865fb9b7f2493af1eee1a572}{\+\_\+\+\_\+\+N\+OP}~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+nop
\begin{DoxyCompactList}\small\item\em No Operation. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s___core___instruction_interface_gad23bf2b78a9a4524157c9de0d30b7448}{\+\_\+\+\_\+\+W\+FI}~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+wfi
\begin{DoxyCompactList}\small\item\em Wait For Interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s___core___instruction_interface_gaac6cc7dd4325d9cb40d3290fa5244b3d}{\+\_\+\+\_\+\+W\+FE}~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+wfe
\begin{DoxyCompactList}\small\item\em Wait For Event. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s___core___instruction_interface_gaab4f296d0022b4b10dc0976eb22052f9}{\+\_\+\+\_\+\+S\+EV}~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+sev
\begin{DoxyCompactList}\small\item\em Send Event. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\+\_\+\+\_\+\+I\+SB}()~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+isb(0x\+F);
\begin{DoxyCompactList}\small\item\em Instruction Synchronization Barrier. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\+\_\+\+\_\+\+D\+SB}()~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+dsb(0x\+F);
\begin{DoxyCompactList}\small\item\em Data Synchronization Barrier. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s___core___instruction_interface_ga671101179b5943990785f36f8c1e2269}{\+\_\+\+\_\+\+D\+MB}()~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+dmb(0x\+F);
\begin{DoxyCompactList}\small\item\em Data Memory Barrier. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s___core___instruction_interface_ga14f54807872c0f5e05604c4924abfdae}{\+\_\+\+\_\+\+R\+EV}~\+\_\+\+\_\+builtin\+\_\+bswap32
\begin{DoxyCompactList}\small\item\em Reverse byte order (32 bit) \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s___core___instruction_interface_ga4e3acd41e7667cdf65ffcd8c76a8613f}{\+\_\+\+\_\+\+R\+E\+V16}~\+\_\+\+\_\+builtin\+\_\+bswap16                           /$\ast$ To\+Do\+:  A\+R\+M\+C\+C\+\_\+\+V6\+: check if \+\_\+\+\_\+builtin\+\_\+bswap16 could be used $\ast$/
\begin{DoxyCompactList}\small\item\em Reverse byte order (16 bit) \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s___core___instruction_interface_ga15ea6bd3c507d3e81c3b3a1258e46397}{\+\_\+\+\_\+\+B\+K\+PT}(\hyperlink{semihosting_8h_aacce635d68067370c70caa2381ea1040}{value})~\+\_\+\+\_\+\+A\+SM \hyperlink{semihosting_8h_a65e6ad7ed1b130fda2cf7f6a0861fca9}{volatile} (\char`\"{}bkpt \char`\"{}\#value)
\begin{DoxyCompactList}\small\item\em Breakpoint. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s___core___instruction_interface_ga5d5bb1527e042be4a9fa5a33f65cc248}{\+\_\+\+\_\+\+C\+LZ}~\+\_\+\+\_\+builtin\+\_\+clz
\begin{DoxyCompactList}\small\item\em Count leading zeros. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_ga671b4fa3b3ab3dbc685a5473f3fc76aa}{\+\_\+\+\_\+attribute\+\_\+\+\_\+} ((always\+\_\+inline)) \+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE void \+\_\+\+\_\+enable\+\_\+irq(void)
\begin{DoxyCompactList}\small\item\em Enable I\+RQ Interrupts. \end{DoxyCompactList}\item 
\hyperlink{group___c_m_s_i_s___core___instruction_interface_gade0870dc150fccdf0a5ae2d3300b2954}{\+\_\+\+\_\+attribute\+\_\+\+\_\+} ((always\+\_\+inline)) \+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE uint32\+\_\+t \+\_\+\+\_\+\+R\+B\+IT(uint32\+\_\+t \hyperlink{semihosting_8h_aacce635d68067370c70caa2381ea1040}{value})
\begin{DoxyCompactList}\small\item\em Reverse bit order of value. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{group___c_m_s_i_s___core___instruction_interface_gadb2bb33809b6f35ba4d176cbec7c7b75}{op2}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
C\+M\+S\+IS Cortex-\/M Core Function/\+Instruction Header File. 

\begin{DoxyVersion}{Version}
V4.\+30 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
20. October 2015 
\end{DoxyDate}
