{"vcs1":{"timestamp_begin":1730983080.852336162, "rt":1.63, "ut":0.44, "st":0.29}}
{"vcselab":{"timestamp_begin":1730983082.571184017, "rt":1.22, "ut":0.22, "st":0.21}}
{"link":{"timestamp_begin":1730983083.878595236, "rt":0.39, "ut":0.14, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730983080.094669038}
{"VCS_COMP_START_TIME": 1730983080.094669038}
{"VCS_COMP_END_TIME": 1730983085.745031752}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 330448}}
{"stitch_vcselab": {"peak_mem": 231548}}
