============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Jan 02 2025  01:43:00 am
  Module:                 BRISC_top_no_io
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-17220 ps) Setup Check with Pin U4/alu_result_reg[15]/CK->D
          Group: CLK
     Startpoint: (R) U4/U0_rs2_data_internal_reg[4]/CK
          Clock: (R) CLK
       Endpoint: (R) U4/alu_result_reg[15]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    4200          200     
                                              
             Setup:-    1275                  
       Uncertainty:-     300                  
     Required Time:=    2625                  
      Launch Clock:-     200                  
         Data Path:-   19645                  
             Slack:=  -17220                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  U4/U0_rs2_data_internal_reg[4]/CK -       -     R     (arrival)   1466     -     0     0     200    (-,-) 
  U4/U0_rs2_data_internal_reg[4]/Q  -       CK->Q F     DFFX1          1  55.4   716  2897    3097    (-,-) 
  U4/fopt433295/Y                   -       A->Y  R     INVX2          2 153.4   328   891    3988    (-,-) 
  U4/fopt433294/Y                   -       A->Y  F     INVX3          5 321.5   290   529    4518    (-,-) 
  U4/fopt430501/Y                   -       A->Y  R     INVX3          1  82.2   135   409    4927    (-,-) 
  U4/g15/Y                          -       B->Y  F     NAND2X3        2 134.4   273   404    5331    (-,-) 
  U4/g450139/Y                      -       B->Y  R     NOR2X3         2 111.0   322   586    5917    (-,-) 
  U4/g451203/Y                      -       A->Y  F     NAND2X2        2 130.1   338   556    6473    (-,-) 
  U4/g21/Y                          -       A->Y  R     INVX2          1  82.2   184   488    6961    (-,-) 
  U4/g452556/Y                      -       B->Y  F     NAND2X3        1 110.1   200   382    7343    (-,-) 
  U4/fopt32/Y                       -       A->Y  R     INVX4          6 334.2   308   578    7921    (-,-) 
  U4/fopt430787/Y                   -       A->Y  F     INVX3          3 199.1   197   395    8316    (-,-) 
  U4/g453057/Y                      -       A->Y  R     NOR2X1         1  57.1   519   879    9196    (-,-) 
  U4/g453053/Y                      -       B->Y  F     NOR2X2         1  55.7   170   336    9532    (-,-) 
  U4/g433050/Y                      -       B->Y  R     NAND2X2        1  76.7   217   413    9945    (-,-) 
  U4/g436824/Y                      -       A->Y  F     INVX3          1  55.7    82   209   10154    (-,-) 
  U4/g453794/Y                      -       B->Y  R     NAND2X2        1  80.6   192   368   10522    (-,-) 
  U4/g453793/Y                      -       B->Y  F     NOR2X3         2 114.3   155   321   10843    (-,-) 
  U4/g458110/Y                      -       B->Y  R     NAND2X3        3 166.9   269   492   11335    (-,-) 
  U4/g458109/Y                      -       A->Y  F     INVX3          5 317.2   279   499   11834    (-,-) 
  U4/g458112/Y                      -       A->Y  R     NAND2X2        2 112.4   265   558   12391    (-,-) 
  U4/g451171/Y                      -       B->Y  F     NAND2X2        1  80.2   228   412   12803    (-,-) 
  U4/g454018/Y                      -       B->Y  R     NAND2X3        2 139.1   250   500   13303    (-,-) 
  U4/g454016/Y                      -       B->Y  F     NAND2X3        2 159.2   284   482   13785    (-,-) 
  U4/g454019/Y                      -       A->Y  R     NOR2X3         2 117.6   345   755   14540    (-,-) 
  U4/g453668/Y                      -       A->Y  F     NAND2X3        2 153.7   301   488   15028    (-,-) 
  U4/g453667/Y                      -       A->Y  R     INVX3          4 203.5   262   590   15617    (-,-) 
  U4/g453245/Y                      -       B->Y  F     NAND2X2        2 129.4   333   533   16150    (-,-) 
  U4/g433792/Y                      -       A->Y  R     INVX3          4 202.8   263   610   16760    (-,-) 
  U4/g434879/Y                      -       B->Y  F     NAND2X2        1  32.7   133   283   17042    (-,-) 
  U4/g431294/Y                      -       C->Y  R     OAI21X1        1  55.5   504   524   17566    (-,-) 
  U4/g453459/Y                      -       A->Y  F     NAND2X2        2  90.0   282   472   18038    (-,-) 
  U4/g456744/Y                      -       B->Y  R     NAND2X2        1  56.9   167   439   18477    (-,-) 
  U4/g456742/Y                      -       B->Y  F     NAND2X2        1  54.5   181   327   18803    (-,-) 
  U4/g453707/Y                      -       A->Y  R     NAND2X2        1  55.3   159   382   19185    (-,-) 
  U4/g453681/Y                      -       A->Y  F     NOR2X2         1  36.3   109   268   19453    (-,-) 
  U4/g453680/Y                      -       C->Y  R     NAND3X1        1  33.0   248   393   19845    (-,-) 
  U4/alu_result_reg[15]/D           <<<     -     R     DFFX1          1     -     -     0   19845    (-,-) 
#-----------------------------------------------------------------------------------------------------------

