================================================================================ 
Commit: f4bf472fe516d07730d3d53c61c181018be4db5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:29:49 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Feb 12 14:39:29 2019 -0800
Original commit date: Tue Feb 12 14:39:29 2019 -0800
Original commit hash: a2c3d968167f13c654e3a9e950751abe35a53b89

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: b68f5e11fa4358d41b5e52f773742b2d55980dcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:29:48 2019 -0800 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: xHCI aux clk trunk clock gating disable

Change the xHCI MMIO AUXCLKCTL Register Bit  0x816C[19] = 0

Hsd-es-id: 1408973784
Original commit date: Tue Feb 12 11:35:32 2019 -0800
Change-Id: I9ea6c40aab3cde65fc2e0a2b4547dd26d2d2dd29
Original commit hash: 5653f41657b65bcafc6120b0eb9d6f9505db0584

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Library/Private/PeiUsbInitLib/XhciInit.c

================================================================================ 
Commit: 184f38a0ab678a2a2dd1661f16c801a8c64fbd59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:29:47 2019 -0800 
-------------------------------------------------------------------------------- 
System not booting to OS in ICL-UN/YN and  Observed "Intel(R) UHD Graphics" yellow Bang in Device Manager on all the sku's.

Revert "Extended VBT support as per new Opregion specification to be implemented in BIOS"
This reverts commit a50766e0229fdd746919757197c063c958d57f08.
Platform : ICL

Original commit date: Tue Feb 12 13:39:29 2019 -0800
Change-Id: I1c2109cc1922a320f17d5d0c205189846b7d68e3
Original commit hash: f954644bbe20c9eb3c21a98efd95634de4c2b18d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Override/DoxygenSiOverride.h
IceLakeSiliconPkg/Override/IntelSiliconPkg/Include/IndustryStandard/IgdOpRegion.h
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/IgfxOpRn.asl
IceLakeSiliconPkg/SystemAgent/Include/Protocol/IgdOpRegion.h
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/IgdOpRegionInit.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/IgdOpRegionInit.h

================================================================================ 
Commit: 5a2aa13149f302b091f6e44fa95d2eb44b8f54a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:29:44 2019 -0800 
-------------------------------------------------------------------------------- 
System not booting to OS in ICL-UN/YN and  Observed "Intel(R) UHD Graphics" yellow Bang in Device Manager on all the sku's.

This reverts commit 24d91323c4176aed6af1155881efa46711152dc4.

Original commit date: Tue Feb 12 13:32:35 2019 -0800
Change-Id: Icf7192e05e6804d6ca90a69938a62d0024202ca2
Original commit hash: e2804ac7a71ab7b467025276d32092e48d11959c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/SaPlatformInitDxe.c
IceLakePlatSamplePkg/PlatformInit/PolicyInitDxe/SaPolicyInitDxe.c
IceLakePlatSamplePkg/PlatformInit/PolicyInitDxe/SaPolicyInitDxe.h
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/IgdOpRegionInit.c

================================================================================ 
Commit: 873f9b60cdd1aaadd6080122138bdaf30fc16aab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:29:32 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Feb 12 00:49:37 2019 -0800
Original commit date: Tue Feb 12 00:49:37 2019 -0800
Original commit hash: 969734caf925e0c0e8376421fb1f47eb6f56f4f7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 2e88b167d272f7c60f98e156af54bab6b2b69961 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:29:28 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Feb 12 00:10:49 2019 -0800
Original commit date: Tue Feb 12 00:10:49 2019 -0800
Original commit hash: 589d991ec13d63c61d4c6aa75ae4d0c9f361f75c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 6b2f0f7f9111865919ff26adfba4b1db1c8d9680 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:29:26 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL-U42][TCSS]]ICL-YN][ICL-UN]: Momentary hung observed while HOT-Plugging TBT devices during 1st hot plug instance

A Short term solution. Agreed by all the shareholders.

Hsd-es-id: 1505975599
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Feb 1 09:12:19 2019 -0800
Change-Id: Ie51cc05b22337de65e0a6744ac6f46f63d4bde51
Original commit hash: 2b85dcbecc91d9f7b89d3502c425f1a4e212eb1f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/TbtSetup.hfr
IceLakeSiliconPkg/Tbt/Include/ConfigBlock/DxeITbtConfig.h

================================================================================ 
Commit: b8398d728549543db586c9942751e44d6aa101e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:29:24 2019 -0800 
-------------------------------------------------------------------------------- 
System not booting to OS in ICL-UN/YN and  Observed "Intel(R) UHD Graphics" yellow Bang in Device Manager on all the sku's.

Extended VBT was getting copied to correct location and Gfx driver fails to read it and thats why it was giving YB.
The code fixes VBT copy at correct location just after Igd Op-region end.
Platform: ICL

Original commit date: Tue Feb 12 00:54:37 2019 +0530
Change-Id: I6f681359322b10142e2d57e39e4db84a67b750d9
Original commit hash: 24d91323c4176aed6af1155881efa46711152dc4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/SaPlatformInitDxe.c
IceLakePlatSamplePkg/PlatformInit/PolicyInitDxe/SaPolicyInitDxe.c
IceLakePlatSamplePkg/PlatformInit/PolicyInitDxe/SaPolicyInitDxe.h
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/IgdOpRegionInit.c

================================================================================ 
Commit: 52f6ca215f0df26089ba6a6529380674f901a744 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:29:22 2019 -0800 
-------------------------------------------------------------------------------- 
Enable iTBT RTD3 and IOM TC Cold by default for ICL D Step for all SKU's

Hsd-es-id: 1606971875
Original commit date: Tue Feb 12 10:22:54 2019 +0800
Change-Id: I7d6fcc8be7dc6dec48e36bcd91b4cdd45f406080
Original commit hash: 287109629cc2f0f2210047114bcb2aedc4ee118d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c

================================================================================ 
Commit: 15a1475f245da7a92ffadbe09a1a82575e1eede8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:29:21 2019 -0800 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: [ICL] SmbusEnable policy is not checked before putting GPP_C0 in native mode, making this GPIO non-useable for other purposes

Check SmbusEnable policy before programming Smbus GPIO

Hsd-es-id: 2206719494
Original commit date: Thu Jan 31 10:12:36 2019 -0800
Change-Id: I430b13c81d817b267c328d78bd2193c0f7b29c7b
Original commit hash: 9e03136b14bc181f0678eedb6992ea28715e0ee5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiSmbusLib/PeiSmbusLib.c

================================================================================ 
Commit: c2219c1595dea99f7fe59009a6615becc3b2ca32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:29:19 2019 -0800 
-------------------------------------------------------------------------------- 

Check more return status after sending MKHI Enable/Disable FW Feature message.

Original commit date: Mon Jan 28 15:11:21 2019 +0800
Change-Id: Id5a3a2aa5f130a92f47662ec53f1fb7aec391784
Original commit hash: 6eb4d8bb88ece1005256d6437612f1a08f81f73d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
IceLakeSiliconPkg/Me/Include/MkhiMsgs.h
IceLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 671dea923c632b66c82ac354b56b61b7778b51d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:29:10 2019 -0800 
-------------------------------------------------------------------------------- 
Integrate ICL Bx Patch 0x3C

Update ICL Bx with Patch 0x3C

Hsd-es-id: <HSD-ES Number>
Original commit date: Mon Feb 11 11:06:32 2019 -0800
Change-Id: Ida74954c2f35445c61b363bcd5da79d9d9ea345a
Original commit hash: f8d0ec55570d1423a495d8199d3999e40e069422

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkg.fdf
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 21afc9db61a5a5454da5536dd516ebdcc2e7d6b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:29:09 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL-YN/UN] [PM]:Context are not restoring after wake from S4 state in very first cycle after doing G3

Allocate CrashLog memory to avoid S4 resume issue.
S4 success both FSP Api/Dispatch build.

Hsd-es-id: 1606913012
Original commit date: Thu Jan 31 15:54:43 2019 +0800
Change-Id: I7e9d1e8ce7dc9d129728853e1d2ca60ee22d145f
Original commit hash: 17353ef2b55f4ac106e1f2f61733b852de3028ac

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 9284451a227dfd5cd100d8f2023818c9d83dde85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:29:07 2019 -0800 
-------------------------------------------------------------------------------- 
Some ITBT NVS items are not initialized correctly

Fix the ITBT NVS initialization sequence issue.

Hsd-es-id: 1507053675
Original commit date: Mon Feb 11 16:20:08 2019 +0800
Change-Id: Ic5ed49b97942966adaa8f56094fefcbef1413167
Original commit hash: 531476f163a3d8cf653e22feb7f746a7dc2fd3c3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Tbt/ITbtInit/Dxe/ITbtDxe.c

================================================================================ 
Commit: 36d8629bc5acb16d348b6131a9124c6bd625fadd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:29:05 2019 -0800 
-------------------------------------------------------------------------------- 
Description: 64-bit MMIO Read/Write does not work for PCI devices.
Solution: This needs to be split into 2 DWORD Read/Writes.
Platform: ICL

Original commit date: Fri Jan 25 14:48:03 2019 +0800
Change-Id: I37ff872f842eefc8b4f2279322367f124fd0d39f
Original commit hash: 2527466d362a698d7d2621cbd6d076562dd1858e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/DxePciHostBridgeLib/DxePciHostBridgeLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiDxeSmmCpuRegbarAccessLib/CpuRegbarAccessLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/PcieTrainingErrorCount.c

================================================================================ 
Commit: e90d0068cba319d4ea1349438229d228701c9f78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:28:59 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Mon Feb 11 03:15:59 2019 -0800
Original commit date: Mon Feb 11 03:15:59 2019 -0800
Original commit hash: 3ff0082baacebc847360abdac1b505269ce40fb3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: a33584141845f694747ca403c593c655aaa73272 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:28:54 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Mon Feb 11 00:51:24 2019 -0800
Original commit date: Mon Feb 11 00:51:24 2019 -0800
Original commit hash: 2dd8e0b94c9c24e587c34c8c875c47d922be74c5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: e2e614da9e5747eb0a0f854c0fcefc0a21a77cfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:28:52 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Feb 11 00:39:41 2019 -0800
Original commit date: Mon Feb 11 00:39:41 2019 -0800
Original commit hash: 60f9b925039469a5a74c54c40c74421d69276835

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 146d68bf7e926d6e420617fe49d2d22b609dfb48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:28:50 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Feb 11 00:22:55 2019 -0800
Original commit date: Mon Feb 11 00:22:55 2019 -0800
Original commit hash: 1014dae0ffd34ef622d92eee96b149f4ab4dec8a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 9e4d6804d9740642a09e9e261d40538f4d1f4f3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:28:48 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sun Feb 10 23:45:40 2019 -0800
Original commit date: Sun Feb 10 23:45:40 2019 -0800
Original commit hash: 94bd5bc99dc2434f5b1414bc16e1c72a4cc16c77

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: a990ad4839836cee18fd06aaff5561e3723425fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:28:47 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL-U][CNVi][D0] UEFI WiFi and Bluetooth configuration not working with C0/C1/D0 silicon

1.Compress TestMenu FV in order to increase the size of FvCnv
2.Update WiFi and BT binaries to supppot C0/C1/D0 silicon

Hsd-es-id: 1606829306
Original commit date: Fri Feb 1 18:08:29 2019 +0800
Change-Id: I12297acb806469ad94ff9b865e3f0de1376b5b21
Original commit hash: dcd260928a41b306e6f7117053a5ab655578db49

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf
IceLakePlatSamplePkg/FlashMap/SIZE_100_UEFI_BOOT.fdf
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakePlatSamplePkg/PostBuild.sh
IceLakePlatSamplePkg/postbuild.bat

================================================================================ 
Commit: d0d227cb2cf99b1864384be517a02ec8f259cb5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:28:44 2019 -0800 
-------------------------------------------------------------------------------- 
Description: Not able to enable PTM using BIOS Setup option
Solution: The BIOS setup option and PTM enabled code are not aligned.
Platform: ICL

Original commit date: Wed Feb 6 15:46:17 2019 +0530
Change-Id: I46334f5b16b36bd870f9259eaa49bb66406004e9
Original commit hash: 9a5d20f36580357d063e99441cffacd25e11c67b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Include/Private/Library/SaPeiPcieCommonLib.h
IceLakeSiliconPkg/SystemAgent/Library/Private/SaPeiPcieCommonLib/SaPeiPcieCommonLib.c

================================================================================ 
Commit: 64e6bb7d42ee46d0cce8ca354860fa882ed303dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:28:43 2019 -0800 
-------------------------------------------------------------------------------- 
BpCommonPkg/FCE: Update binary to match with latest Source

Hsd-es-id: None
Original commit date: Thu Jan 31 14:02:21 2019 +0800
Change-Id: If995029dcb93e12a1ec843a572c9c369367efd2a
Original commit hash: 32dbc47662730be289579fbbbc200bc18e18ab78

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FCE/BfmLib.exe
BpCommonPkg/Tools/FCE/FCE.exe

================================================================================ 
Commit: d07a4624573bbc0c666f1a56b6d59755445ec7f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:28:41 2019 -0800 
-------------------------------------------------------------------------------- 
Description: 64-bit MMIO Read/Write does not work for PCI devices.
Solution: This needs to be split into 2 DWORD Read/Writes.
Platform: ICL

Original commit date: Thu Jan 31 15:15:20 2019 +0530
Change-Id: Ia5a156655260046204d54c69c46a80e0a4996a15
Original commit hash: 31394630d89ff8ccb0ecf0b2a753b5c86e0068d6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 6241765e2494b4262a0ea4139aa2f8530f104441 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:28:40 2019 -0800 
-------------------------------------------------------------------------------- 
BIOS CPU PM: Power Management debug log prints are missing information

Added better VR Debug messages.

Original commit date: Wed Feb 6 18:19:48 2019 -0800
Change-Id: Ib5b73fe9d82eb0fb37353e0267a28520518f01c0
Original commit hash: 56c49ca39249e4711a930f89538a8508456ad290

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c

================================================================================ 
Commit: f42d45b107bee84e6475ba6423c387007e99a73c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:28:37 2019 -0800 
-------------------------------------------------------------------------------- 
Integrate  ICL GOP 14.0.1020

Original commit date: Thu Feb 7 15:54:23 2019 +0530
Change-Id: Ia0b7e966101e6d610ac441a647fd3e755ed57130
Original commit hash: 9a4d90c531b4fbd6408e9a303d499ae4a517aad8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
IceLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf
IceLakeSiliconPkg/SampleCode/IntelGraphicsVbt/Vbt.bin
IceLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
IceLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
IceLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimSimics.efi

================================================================================ 
Commit: feb86b95967141146605ea8908cec32cdd454f98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:28:28 2019 -0800 
-------------------------------------------------------------------------------- 
Remove all VTIO reference from HSTI code and include P2SB tests for PCH Security Configuration

Removed all VTIO references for the P2SB and ACS Tests to align with PCH Security Configuration Table of the TGL BIOS Platform FAS v0.92
Fixed one character print missed in logic at dumphsti function
Added missing comment for TGLZ0 in all pertinent files
Added temporal solution for full cleaning of VTIO impacting ICL

Hsd-es-id: 1408563328
Original commit date: Wed Jan 23 22:48:33 2019 -0800
Change-Id: Icc8941b6fc2a50d0d53b2810acbc5938435ca19e
Original commit hash: 5a0723fb7224e7e49dd034ae17c213255f99048a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Include/HstiFeatureBit_1_1a.h

================================================================================ 
Commit: f0ec5358beecc6e7bd229aa9b1ab11acfc5dc6c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:28:22 2019 -0800 
-------------------------------------------------------------------------------- 
Integrate ICL Dx Patch 0x10

Update ICL Dx with Patch 0x10. Also removing unused patches.

Hsd-es-id: <HSD-ES Number>
Original commit date: Thu Feb 7 12:23:55 2019 -0800
Change-Id: Ic21cb9bd14e2bad7e7517fb58f7a549688e9d070
Original commit hash: 0f107f15e043a16bde24ad6b003e05af34ed946e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkg.fdf
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: b2a17bf4706de0abd2decbf5df68ba36730eec91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:28:15 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Feb 8 01:02:52 2019 -0800
Original commit date: Fri Feb 8 01:02:52 2019 -0800
Original commit hash: 1873adb5e3b1c40385148a4bede7741ed233a311

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 1cb80f1c11c782d68088c8e671204bf9fd5e532a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:28:13 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Fri Feb 8 00:19:22 2019 -0800
Original commit date: Fri Feb 8 00:19:22 2019 -0800
Original commit hash: a981df0a9cf3e062de35b789faefbd9a3bcd605b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: f3323c94fc983f23c4c34758c32baf3c055d0f68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:28:10 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Thu Feb 7 23:42:23 2019 -0800
Original commit date: Thu Feb 7 23:42:23 2019 -0800
Original commit hash: 34ee71b40bbeb00c43b6afeaad957e94c1fce9e1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 6351c8249c03e38a31032f2d9e0cbf4a602b990d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:27:59 2019 -0800 
-------------------------------------------------------------------------------- 
PCH FIVR recipe finalization for PCH-LP ICL U /Y board with D0 Stepping-Take 2

Adding the below mentioned FIVR recepie for all ICL U/Y  D0 Stepping board

[D0][Temp WA] To change retention timer values for FIVR from BIOS.
[D0]To change the USB sus phy setting from BIOS.
[D0]To Change the USB DBC to disabled by default from BIOS.

Hsd-es-id: 1606895307, 1606895300,1606895322
Original commit date: Tue Feb 5 11:41:37 2019 +0530
Change-Id: Iaba7a5795e62a39d22b1fc12fe6ec7d4728a6474
Original commit hash: a851c38d9b0242cb49f716c978c89dc337d5f601

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c

================================================================================ 
Commit: e65936f58bfc29a9d7707688e85d8ea24881c3ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:27:54 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Feb 7 00:44:08 2019 -0800
Original commit date: Thu Feb 7 00:44:08 2019 -0800
Original commit hash: f535b49716089d354aa4f57acbccaa2a3a0142a4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 0c8508fd1d5a451e2f1ff72e19a91232aa65b8f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:27:52 2019 -0800 
-------------------------------------------------------------------------------- 
Description: Extended VBT support as per new Opregion specification to be implemented in BIOS

Solution: Due to MIPI support, VBT size has been incresed beyond 6KB and Op-region was supporting max 6KB VBT.
This code change is to accomodate bigger size VBT which would be suported by Gfx driver by adding some new fields into the op-region.
BIOS need to program that new fields as per spec.

Original commit date: Tue Feb 5 19:07:07 2019 +0530
Change-Id: Ic00b302628d8c1134522a16ce8ad71a29997a8e7
Original commit hash: a50766e0229fdd746919757197c063c958d57f08

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Override/DoxygenSiOverride.h
IceLakeSiliconPkg/Override/IntelSiliconPkg/Include/IndustryStandard/IgdOpRegion.h
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/IgfxOpRn.asl
IceLakeSiliconPkg/SystemAgent/Include/Protocol/IgdOpRegion.h
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/IgdOpRegionInit.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/IgdOpRegionInit.h

================================================================================ 
Commit: 9b78e334e3a8b0a6ccd03141222c1d344e9b1fe8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:27:50 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Thu Feb 7 00:16:41 2019 -0800
Original commit date: Thu Feb 7 00:16:41 2019 -0800
Original commit hash: 34fdcc5241d649fe0bccdecb1bbd087e5826a49a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 06e96e789e149995de211eccb276151f7269168c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:27:37 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Wed Feb 6 00:25:58 2019 -0800
Original commit date: Wed Feb 6 00:25:58 2019 -0800
Original commit hash: 1171d15f5dc4c43d513467060dc1f8f351997962

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 343830f8ac38f80610d68731f896649532843ad6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:27:36 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Feb 6 00:18:22 2019 -0800
Original commit date: Wed Feb 6 00:18:22 2019 -0800
Original commit hash: a206e620260dfe6e33ec9b2f531a1df862e0844b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 169ff4c72a69b68ef8b61e4611867827d0fb9553 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:27:31 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Feb 5 14:48:09 2019 -0800
Original commit date: Tue Feb 5 14:48:09 2019 -0800
Original commit hash: 1fd75f149c1eaf90f1dd6cb5620587d6c978f2b8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 7efd3d5f1f566c75cf765a8e573f544e12ecadfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:27:29 2019 -0800 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: Remove old format chipsetinit support

Skip new format ChispetInit sync for Simics

Hsd-es-id: 1408825428
Original commit date: Tue Feb 5 13:01:29 2019 -0800
Change-Id: I10600dc0d6dd50ba1bd3b4f7b90af270b891792a
Original commit hash: c14ef3f5de6fc5b20e5bb98b94c19266899c1a14

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c

================================================================================ 
Commit: b33a264ef201b2b631fe313724072160d438edc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:27:13 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Feb 5 00:16:55 2019 -0800
Original commit date: Tue Feb 5 00:16:55 2019 -0800
Original commit hash: 62ca34d87aa5a9baae7df17dc0d2046576aac83f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: f1e7543e3964b142b188766e285756abd5fd7276 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:27:12 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Feb 5 00:10:52 2019 -0800
Original commit date: Tue Feb 5 00:10:52 2019 -0800
Original commit hash: 1d404f9078b8eaa33f1fb57a4025dd9890a86676

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8d8a26e944d52a1a910549e8951e358c1dab62ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:27:10 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Mon Feb 4 23:45:07 2019 -0800
Original commit date: Mon Feb 4 23:45:07 2019 -0800
Original commit hash: fd0cba80dad2e39e8f4c4e209358a503520dd838

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 21441c579727e2fd590679c3746c4a812712f9b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:27:07 2019 -0800 
-------------------------------------------------------------------------------- 
[Title]: Klocwork issues for Platform folder based on IceLake_Daily3054_00_386

Fixed Klockwork issues
Pointer 'TempDevInfoAta' returned from call to function 'AllocateZeroPool' at line 491 may be NULL and may be dereferenced at line 508.
\Intel\IceLakePlatSamplePkg\Override\SecurityPkg\Tcg\Opal\OpalPassword\OpalDriver.c:508 | BuildOpalDeviceInfoRemapNvme()
Array 'MeMode' of size 7 may use index value(s) 7
\Intel\IceLakePlatSamplePkg\Setup\MeSetup.c:128 | InitMeInfo()
Pointer 'TargetPatchItem' returned from call to function 'ReallocatePool' at line 1377 may be NULL and will be dereferenced at line 1391.
\Intel\IceLakePlatSamplePkg\Board\Others\DxeBoardInitLib\BoardInitLib.c:1391 | UpdatePatchTable()
Pointer 'TargetPatchItem' returned from call to function 'AllocateCopyPool' at line 1278 may be NULL and may be dereferenced at line 1289.
\Intel\IceLakePlatSamplePkg\Board\Others\DxeBoardInitLib\BoardInitLib.c:1289 | UpdatePatchTable()
Array 'mMilliSecondsToMsrValueTable' of size 10 may use index value(s) 10. Also there is one similar error on line 665.
\Intel\IceLakePlatSamplePkg\Setup\CpuSetup.c:664 | InitCpuVrConfig()

Hsd-es-id: 1507049847
Original commit date: Mon Feb 4 16:15:33 2019 -0800
Change-Id: I3a7eade9b4732440a684176d5ff0d50f97ab7b0b
Original commit hash: 73f2f4cf6e059941e48656c1329b0110443bd39b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalDriver.c
IceLakePlatSamplePkg/Setup/CpuSetup.c
IceLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: 765df5f01d7b383ce6d2f397a72ee6c348086754 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:27:06 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL-U][ICL-Y][ICL-SDS] HID Event Filter is not enabled by default in the BIOS-Take2

As S0ix is the default flow in ICL , so enabling HID by default.

Enabling the callback to dynamically switch  HID event filter based on lowpoerS0Idle Setup Option

Hsd-es-id: 1408577999
Original commit date: Tue Feb 5 10:52:15 2019 +0530
Change-Id: If8dd820c94cbfeef84cbc783e295ee9984105882
Original commit hash: 44c88a13e83f719c0e8c88809b0abb5bebbad7b8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/AcpiSetup.c

================================================================================ 
Commit: a63655b85cd9d0d03e44f70834d0a3a7a619b0dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:27:03 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Feb 5 05:37:37 2019 +0000
Original commit date: Tue Feb 5 05:37:37 2019 +0000
Original commit hash: accbae4f842243918ffac6042559dbf98494d255

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 400fbbd7a95d29c36899605d456ba294c3402d79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:27:02 2019 -0800 
-------------------------------------------------------------------------------- 

Initialise CdClkPllRatio' to max value.

Original commit date: Tue Feb 5 00:19:13 2019 +0530
Change-Id: Icac44a422936925e5227df3cf2bac13e6709d7e2
Original commit hash: df41bc4f570536454c2c0f02d550d03f49048a14

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsPmInit.c

================================================================================ 
Commit: f2580e54967ab0316384cf598a4b855093641186 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:27:01 2019 -0800 
-------------------------------------------------------------------------------- 
Ask for LP4X only frequency change to 3733 on ICL U-Y-YN- UN D0 and beyond

Increase default SAGV Mid point from 3200 to 3733 on LP4X only, and on D0 and later steppings.

Original commit date: Mon Feb 4 14:11:48 2019 -0800
Change-Id: I3341593237d8a596cdf4677ddb9b3d67faf3eddc
Original commit hash: 13291872ef6d932d0dbb31f06184ad5d7fc53eeb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: f93fcf8b9202efa9d310e96dc9d30d2379f4b1c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:26:59 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Feb 5 03:31:41 2019 +0000
Original commit date: Tue Feb 5 03:31:41 2019 +0000
Original commit hash: 795ffe790dd93511c0b4ccb0216c05bc741dbb64

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 06e74d4f4d64d1a5044c8d55639661e5260da2ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:26:58 2019 -0800 
-------------------------------------------------------------------------------- 
Description: Add Margin per bit print in end of MRC
Solution:
Added RMT Per-bit training step in the end of MRC (after original RMT)
Added new Setup Option and Input Policy, "Inputs->TrainingEnables2.RMTBIT" enable it from BIOS menu, default is disabled.

Original commit date: Tue Nov 13 15:12:08 2018 -0800
Change-Id: I0bc6eb3eec6a1d1af373ab7bc3bebc21073e8b6e
Original commit hash: 87289f1f9ac6110321d72d4b4e86bcb3ffef37fa

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 80e9515fed96ea25af9c5a2a913bb0f16ebd43dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:26:55 2019 -0800 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: Remove CIT backward compatibility to enable & maintain New CIT

Remove CIT backward compatibility to enable & maintain New CIT

Hsd-es-id: 1408825428
Original commit date: Tue Jan 15 14:55:18 2019 -0800
Change-Id: I8d2d54238797319130dfda7096e99ad1ff091748
Original commit hash: 187b3dd92699d01852e199364d71770169246382

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakeSiliconPkg/Pch/Include/ConfigBlock/HsioConfig.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
IceLakeSiliconPkg/Pch/Include/Private/IclPchLpHsioAx.h
IceLakeSiliconPkg/Pch/Include/Private/IclPchLpHsioBx.h
IceLakeSiliconPkg/Pch/Include/Private/IclPchLpHsioCx.h
IceLakeSiliconPkg/Pch/Include/Private/IclPchLpHsioDx.h
IceLakeSiliconPkg/Pch/Include/Private/IclPchNHsioAx.h
IceLakeSiliconPkg/Pch/Include/Private/IclPchNHsioBx.h
IceLakeSiliconPkg/Pch/Include/Private/PchHsio.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/IclPchLpHsioAx.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/IclPchLpHsioBx.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/IclPchLpHsioCx.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/IclPchLpHsioDx.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/IclPchNHsioAx.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/IclPchNHsioBx.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspIcl.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibIcl.inf

================================================================================ 
Commit: 2efc8578290c3fa0f0d325cfd074179825f050e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:26:54 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Feb 4 23:24:33 2019 +0000
Original commit date: Mon Feb 4 23:24:33 2019 +0000
Original commit hash: 14f49aa7585d934965e1fa45761eb8c15d76af3c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c2ee1a1228e35fa57b18b464d97ccee729e05a1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:26:52 2019 -0800 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: NPK TimeOut Change

BIOS programs ISTOT and ICTOT to 5ms as part of trace hub init sequence when tracehub is enabled

Hsd-es-id: 2206706973
Tracker-link: https://hsdes.intel.com/appstore/article/#/2206706973
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Feb 1 14:19:19 2019 -0800
Change-Id: I9a092b42b3fe29c57feef8bf5849a31dbd4e52fa
Original commit hash: 7ab5123eb0601e24383d12a816494bcb7be4c570

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiPchTraceHubLib/PeiPchTraceHubLibPreMem.c

================================================================================ 
Commit: e261694e9fb3e1d2c0683134df7a5ffd69be35c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:26:50 2019 -0800 
-------------------------------------------------------------------------------- 
ICL, LKF, JSL, ELK  -> configure GT Exclusion region to cover IMR, PRMRR, DPR, TSEG

1) IMR, PRMRR (if enabled), DPR, and TSEG should be configured to be contiguous/adjacent in system memory (below 4GB/TOLUD/DSM/GSM).

2) GT_GT_exclusion region should be configured to cover all 4 of these (3 if PRMRR is not enabled).

Original commit date: Mon Feb 4 15:16:24 2019 +0530
Change-Id: I749e1010c6ee3e2461ada3a7357dd4224d23457e
Original commit hash: 83dea781fd02efc67aaf41912b877f3976ca76da

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c

================================================================================ 
Commit: daf171430a01ce78c6681875a33640468142a62b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:26:48 2019 -0800 
-------------------------------------------------------------------------------- 
[Merge from CFL] SGX not working in IPClean Build

Update Setup Menu logic to account for IP Clean Build

Hsd-es-id: 1606804487
Original commit date: Thu Jan 3 15:03:15 2019 -0800
Change-Id: Ie14ecade1aaca5a425614a12b3af9b153e479c3d
Original commit hash: a3b359ccffff0fdf33284531f33cfebea041c52b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: c2862f2ef206264d7530108c5f9b4b72990d896d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:26:47 2019 -0800 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: Secure Boot is not available in release builds

The SecureBootConfigDxe module should be available on all builds, there is no
reason for tagging the module for removal in IPClean for release builds.

Hsd-es-id: 1606766593
Original commit date: Fri Jan 11 16:52:55 2019 -0800
Change-Id: I9d5442c3467804960c100dbd583e0e99e237823e
Original commit hash: 2250b90183cf7f7f0970350d92aaca83b9166e0f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 2e6290fdde1e204d91b1437bb37a0fa7a3583b6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:26:46 2019 -0800 
-------------------------------------------------------------------------------- 
Platform\Biosinfochecker: [ICL HaT] In S3 resume chain-of-trust, FvRecovery3 is not verified
Biosinfochecker is called even during S3 resume

Hsd-es-id: 2204467994
Tracker-link: <http link to related tracker>
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Aug 21 13:47:21 2018 +0530
Change-Id: If029d2c15f41beab306761fe81349510ed727181
Original commit hash: 62e27e882937999fe3a55f15dfa1392606dabb56

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.c

================================================================================ 
Commit: 3c0dbb30e8899bdbc7a3caf28463e581e3737515 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:26:45 2019 -0800 
-------------------------------------------------------------------------------- 
Description:TBT BIOS: ACPI indication on IMR_VALID - Take2
Solution:
1. Fix the policy and UPD sync up issue for IMR Valid option.
2. Modify the _DSD of TBT DMA to return data type as Integer.
Platform: ICL

Original commit date: Thu Jan 31 12:26:11 2019 +0800
Change-Id: I207539e8f95df9bf7756a57f145291b63d1e4ce4
Original commit hash: 325f183bcaefd5a318d090ab552588ef0222814a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssDma.asl

================================================================================ 
Commit: 16010957a656c36fb97de16180c9acb0fa4978b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:26:43 2019 -0800 
-------------------------------------------------------------------------------- 
System hang at Dell logo once Graphic driver exist (QRGL)
Fix the SPC lock sequence before enabling RC6 and set subslice as first enabled subslice

Original commit date: Sat Feb 2 00:53:41 2019 +0530
Change-Id: Ia8d5893dc7bd402c6439170de9a06f1c68cfc03b
Original commit hash: f00c89f5799efffa6b8da8598b1192f458c8f1d0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsPmInit.c

================================================================================ 
Commit: 0f1aa1ad17076e801f70b03eec1fbb93b173f58b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:26:42 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL-UN42-B1[YN-B4][TCSS]TBT 3 device fails to enumerate on warm reset followed by S5
Several lines of description for the change.
  1. For different PCH Sku used spefific Pmode that control by PMC. And PMC accroding PCHx Pin list table. BIOS unlock GPIO pins if the GPIO need to control py PMC in the runtime.
  2. Set SBU Pins Powerwell to Hostdeep reset that make PadMode setting keep in S3/S4/S5.

Hsd-es-id: 1606832845
Tracker-link: https://hsdes.intel.com/appstore/article/#/1606832845
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Jan 18 15:45:57 2019 +0800
Change-Id: If5e9ccaf8faf0c37f5f9b8296753093476489a9a
Original commit hash: 8f196c41bea3616970cb4fb0534e98505b2c51ca

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIcl.c

================================================================================ 
Commit: 632f2d6b4f3746c7a2bd99eeb42d845bce4a4af9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:26:41 2019 -0800 
-------------------------------------------------------------------------------- 
TBT BIOS: iTBT: LTR support
TBT BIOS for iTBT DMA controller shall set LTR value: 0x97FF

Original commit date: Wed Jan 30 04:29:12 2019 +0530
Change-Id: I7d81f0308f99d70993a6b497237308f28ecdf479
Original commit hash: 22a7144ca7e07cc72c4b8dff0a210f7d2643d693

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostDma.h
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsItbtPcie.h
IceLakeSiliconPkg/Tbt/Include/ConfigBlock/PeiITbtConfig.h
IceLakeSiliconPkg/Tbt/Library/PeiITbtPolicyLib/PeiITbtPolicyLib.c
IceLakeSiliconPkg/Tbt/Library/Private/PeiITbtInitLib/PeiITbtInitLib.c

================================================================================ 
Commit: 249420f6d4faf8b845b6c1fe7edd595011a7a856 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:26:39 2019 -0800 
-------------------------------------------------------------------------------- 
Description: GOP protocol revision number in the Protocol header file in SiPkg is incorrect
Solution: Changed GOP revision version to match current GOP

Original commit date: Wed Jan 30 11:44:20 2019 -0800
Change-Id: I98b6d367395aa89f76f4e52b609b6f73fbeb9a1f
Original commit hash: 4c233edecd7dfb86ef81698d00c67073dd9792e5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Include/Protocol/GopPolicy.h

================================================================================ 
Commit: dfd353a20decd388c99dcab3a506dc77a0456d5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:26:33 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Feb 4 00:32:46 2019 -0800
Original commit date: Mon Feb 4 00:32:46 2019 -0800
Original commit hash: f6d21b0b4d9c5e3a226ceb86bfa0bce2abfa50d8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 0db83a8d943bf5b6ae0b1446909e467abc82b0a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:26:32 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Mon Feb 4 00:16:49 2019 -0800
Original commit date: Mon Feb 4 00:16:49 2019 -0800
Original commit hash: b5d8f2ae5f8ca464841883066590b1457cd9c0b0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 3fa97159c5f92214bb55f99e7aca1f5b1b66cf64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:26:31 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Feb 4 00:10:15 2019 -0800
Original commit date: Mon Feb 4 00:10:15 2019 -0800
Original commit hash: 7f1d7a7f55064c50500e830155b28408cae84e5e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 74a582221de2652b0a5758c61c76493e471dcbe1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:26:25 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sun Feb 3 00:17:49 2019 -0800
Original commit date: Sun Feb 3 00:17:49 2019 -0800
Original commit hash: 77b097ff771fdfa8ba42fae46de007768b7f4c5a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 5330c822c9d7952d732c6e33e2f9452dc01c75ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:26:24 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Feb 3 00:10:28 2019 -0800
Original commit date: Sun Feb 3 00:10:28 2019 -0800
Original commit hash: 05eb19629b16ffb05cd656931c3aa7bf64010ef5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8710fc6c80230436ae0939f2a8cc73e48462b67d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:26:22 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space

Sat Feb 2 16:07:50 2019 -0800
Original commit date: Sat Feb 2 16:07:50 2019 -0800
Original commit hash: 58701fdc8c8d65da2a42acf3b3382f4f2794bc8d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: fa2c099e717dcd6b5694514cce78ac0358c9b2fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:26:18 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Feb 2 00:35:01 2019 -0800
Original commit date: Sat Feb 2 00:35:01 2019 -0800
Original commit hash: a8502e1dbd216685faecb9215d9d6251a6818f8e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a20abc2b1db96bef8364ff11846b68543c752d51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:26:17 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sat Feb 2 00:24:59 2019 -0800
Original commit date: Sat Feb 2 00:24:59 2019 -0800
Original commit hash: e3ed14f3128402c859adba64e9002e87ef52519a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 600045183c1f0a54a313812fd74539ad6e66175e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:26:04 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Feb 1 00:27:52 2019 -0800
Original commit date: Fri Feb 1 00:27:52 2019 -0800
Original commit hash: e9d8ff3bee5d5954619d50c1f2e4d30a18da9f0f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 716796c076d2663a7eeb8912aa23fd1397b0a5ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:26:03 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Fri Feb 1 00:15:15 2019 -0800
Original commit date: Fri Feb 1 00:15:15 2019 -0800
Original commit hash: 956d4ccc63aabd2bdf2fc7e279e7bd5d9d2a1782

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 36f19fdfc73f42724552f922bdc7adf3755beabb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:25:56 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL-U][ICL-Y][ICL-SDS] HID Event Filter is not enabled by default in the BIOS

As S0ix is the default flow in ICL , so enabling HID by default.
Disabling HID when s3 flow is selected by usig BIOS setup

Hsd-es-id: 1408577999
Original commit date: Tue Jan 8 14:31:49 2019 +0530
Change-Id: I919618bda9dea259c273457edcba9f33934496a2
Original commit hash: 44e38b9698680a59939fc50d898f68e7b45398ad

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/AcpiSetup.c
IceLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: dd2487fe3392f0e239bd11745ae89a333dd11bd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:25:52 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jan 31 18:47:45 2019 +0000
Original commit date: Thu Jan 31 18:47:45 2019 +0000
Original commit hash: 4a3bc96e0e502e0c71b8eab91e607c15a6129f8a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 821b402d6068a9844b928fb9e6d3d4eaf8f92634 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:25:50 2019 -0800 
-------------------------------------------------------------------------------- 
ICL Mintree: Sync up IceLakeOpenSiliconPkg.

Sync up IceLakeOpenSiliconPkg with IceLakeSiliconPkg up to 15874a540ddd3be91ae356d43395b7013f5d2f18.

Hsd-es-id: N/A
Tracker-link: <http link to related tracker>
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

Original commit date: Mon Jan 28 13:57:23 2019 -0800
Change-Id: I90da6f7f3a2704c31b27e195495967d9f0caabe5
Original commit hash: 098da90d148ef5d08b208ae3debda83c995d6c1c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenSiliconPkg/Include/Register/RegsUsb.h
IceLakeOpenSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsPmc.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsPmcFivr.h

================================================================================ 
Commit: 0d4a4285375d222b8b0a445278c2e6bfd5bced08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:25:49 2019 -0800 
-------------------------------------------------------------------------------- 
Issue:
  LP4 shows asymmetric CmdT margins in RMT.
Root cause:
  Bug in CaFindEdge() routine causing CMD PI to be shifted on all PI groups instead of the selected PI group.
Solution:
  Use proper PI group mask in CaFindEdge().

Original commit date: Wed Jan 30 21:09:16 2019 -0800
Change-Id: I71705e2fc70422353185ff5c272f0c435ba455d8
Original commit hash: ec3a3a6f68f51b7ea1b8770d1fba09b03f40fedc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: fad7de67d55e5ecff161ae2d0eb39e752c601b5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:25:44 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Thu Jan 31 00:18:50 2019 -0800
Original commit date: Thu Jan 31 00:18:50 2019 -0800
Original commit hash: 4842ea682ab2c628e31b69a67954d2f706632964

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 1cf03c476f9a2b9a3291983bfdd20b632b689d57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:25:43 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Jan 31 00:10:22 2019 -0800
Original commit date: Thu Jan 31 00:10:22 2019 -0800
Original commit hash: 17c52d697accb94c7051b124eb560b34897491e4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 776cab2b812621df50620edc53871d1a72365d7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:25:41 2019 -0800 
-------------------------------------------------------------------------------- 
BpCommonPkg FCE: Update parse NV store Buffer process to support VPD default

Read option:
1. When PlatformId UQI is specified,  the default setting will be from
   the default FFS and VFR, the output script include UQI information
   (//FCEKEY PLATFORM_UQI: 0006 005C 0078 0030 0032 0036 0032)
2. When PlatformId UQI is not specified, the default setting will be from
  NV default buffer if NV default buffer does exist. If NV default buffer
  is found, the output script not include UQI information. If not NV default
  buffer, read the default setting as normal model.

Update option:
1. Base on the input script file, when captured UQI information,  then insert
  them into FFS.   when not UQI information, then insert them into NV default
  buffer

Cc: Liming Gao <liming.gao@intel.com>
Cc: Yonghong Zhu <yonghong.zhu@intel.com>

Hsd-es-id: 223929
Original commit date: Wed Jan 9 11:33:46 2019 +0800
Change-Id: Ia818055cf6fbf1dff6693d5fe1d0bc6268da8454
Original commit hash: 3cbb60b1eb48ff0a69f2d970d8421e4ce5741869

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FCE/Source/FCE/BinaryParse.c
BpCommonPkg/Tools/FCE/Source/FCE/BinaryParse.h
BpCommonPkg/Tools/FCE/Source/FCE/Fce.c

================================================================================ 
Commit: b8da8b5c028671efe8fa8a8f0a4214f668ea1ca3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:25:39 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL]Clean up override folder under IceLakePlatSamplePkg

Phase 1: assign offical tag for untaged override code.

Hsd-es-id: 1507030617
Original commit date: Fri Jan 18 10:56:06 2019 +0800
Change-Id: Ib9e0bd8eb5ef303891f43f17fb8673dc4ebdc55e
Original commit hash: 04454b17ee8d0c96b5c5a3fe7915af36476be05d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaPassThruPei.h
IceLakePlatSamplePkg/Override/DoxygenRpOverride.md
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AhciMode.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AhciMode.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AtaAtapiPassThru.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AtaAtapiPassThru.inf

================================================================================ 
Commit: 1bc8420fbe9a79091094c3d16d5e6789820aff16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:25:23 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Wed Jan 30 00:17:10 2019 -0800
Original commit date: Wed Jan 30 00:17:10 2019 -0800
Original commit hash: 66bb502d8f8abc3ba9c8a04cef817a2b24ce6474

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 411823f191d01e7b492095580350e62d85f9e1a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:25:22 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Jan 30 00:09:57 2019 -0800
Original commit date: Wed Jan 30 00:09:57 2019 -0800
Original commit hash: 6c5cf5432c7fac4bfd661dffe4db40ec3b6b3b0b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 24f3f78ee1197b7d9649e2ea225113bffc434581 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 19 16:25:15 2019 -0800 
-------------------------------------------------------------------------------- 

Change AsciiToUpper routine name to InternalAsciiToUpper.

Original commit date: Wed Dec 26 12:53:07 2018 +0800
Change-Id: Ic61d332de9fd1345ed98da218d1118e6b9ca96a5
Original commit hash: 2538c96cac81a19f3e3d0a27c3d44123453c99bd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Me/Include/Private/Library/DxeJhiSupportLib.h
IceLakeSiliconPkg/Me/Jhi/Dxe/Jhid.c
IceLakeSiliconPkg/Me/Library/Private/DxeJhiSupportLib/StrHelper.c
IceLakeSiliconPkg/Me/Library/Private/DxeJhiSupportLib/StrHelper.h
