Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Tue Jan 05 22:02:33 2016
| Host         : Kaveh_SP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Single_Location_control_sets_placed.rpt
| Design       : Single_Location
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     3 |
| Minimum Number of register sites lost to control set restrictions |     6 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+---------------+------------------+------------------+----------------+
|   Clock Signal   | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+---------------+------------------+------------------+----------------+
|  clock_IBUF_BUFG |               |                  |                2 |              2 |
|  clock_IBUF_BUFG | enable_IBUF   | counter_reset    |                2 |              8 |
|  clock_IBUF_BUFG | compare/E[0]  |                  |                4 |              8 |
+------------------+---------------+------------------+------------------+----------------+


