#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x594acd9032a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x594acd903430 .scope module, "divu_tb" "divu_tb" 3 2;
 .timescale 0 0;
v0x594acd974700_0 .var "clk", 0 0;
v0x594acd9747c0_0 .net "data_rdy", 0 0, v0x594acd973d80_0;  1 drivers
v0x594acd974860_0 .net "dbz", 0 0, L_0x594acd9303d0;  1 drivers
v0x594acd974900_0 .var "divd", 255 0;
v0x594acd9749a0_0 .var "dvsr", 255 0;
v0x594acd974a40_0 .net "rem", 255 0, v0x594acd974280_0;  1 drivers
v0x594acd974ae0_0 .var "rst", 0 0;
v0x594acd974bb0_0 .net "state", 2 0, v0x594acd974420_0;  1 drivers
v0x594acd974c80_0 .net "val", 255 0, v0x594acd974500_0;  1 drivers
S_0x594acd942930 .scope module, "U0" "divu256" 3 11, 4 2 0, S_0x594acd903430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 256 "divd";
    .port_info 3 /INPUT 256 "dvsr";
    .port_info 4 /OUTPUT 256 "val";
    .port_info 5 /OUTPUT 256 "rem";
    .port_info 6 /OUTPUT 1 "dbz";
    .port_info 7 /OUTPUT 3 "state";
    .port_info 8 /OUTPUT 1 "data_rdy";
P_0x594acd938650 .param/l "N" 0 4 3, +C4<00000000000000000000000100000000>;
P_0x594acd938690 .param/l "active" 1 4 16, C4<01>;
P_0x594acd9386d0 .param/l "done" 1 4 17, C4<10>;
P_0x594acd938710 .param/l "reset" 1 4 15, C4<00>;
L_0x594acd9303d0 .functor AND 1, v0x594acd974ae0_0, L_0x594acd985850, C4<1>, C4<1>;
L_0x753b8194f018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x594acd930ca0_0 .net/2u *"_ivl_0", 2 0, L_0x753b8194f018;  1 drivers
L_0x753b8194f0f0 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x594acd9312a0_0 .net/2u *"_ivl_10", 31 0, L_0x753b8194f0f0;  1 drivers
v0x594acd931370_0 .net *"_ivl_12", 0 0, L_0x594acd985060;  1 drivers
L_0x753b8194f138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x594acd9353d0_0 .net/2u *"_ivl_14", 2 0, L_0x753b8194f138;  1 drivers
L_0x753b8194f180 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x594acd935470_0 .net/2u *"_ivl_16", 2 0, L_0x753b8194f180;  1 drivers
v0x594acd9391c0_0 .net *"_ivl_18", 2 0, L_0x594acd985220;  1 drivers
v0x594acd939260_0 .net *"_ivl_2", 0 0, L_0x594acd974d80;  1 drivers
v0x594acd9735e0_0 .net *"_ivl_20", 2 0, L_0x594acd985390;  1 drivers
L_0x753b8194f1c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x594acd9736c0_0 .net/2u *"_ivl_24", 255 0, L_0x753b8194f1c8;  1 drivers
v0x594acd9737a0_0 .net *"_ivl_26", 0 0, L_0x594acd985850;  1 drivers
L_0x753b8194f060 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x594acd973860_0 .net/2u *"_ivl_4", 2 0, L_0x753b8194f060;  1 drivers
v0x594acd973940_0 .net *"_ivl_6", 31 0, L_0x594acd974ea0;  1 drivers
L_0x753b8194f0a8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x594acd973a20_0 .net *"_ivl_9", 22 0, L_0x753b8194f0a8;  1 drivers
v0x594acd973b00_0 .var "acc", 256 0;
v0x594acd973be0_0 .net "clk", 0 0, v0x594acd974700_0;  1 drivers
v0x594acd973ca0_0 .var "cnt", 8 0;
v0x594acd973d80_0 .var "data_rdy", 0 0;
v0x594acd973e40_0 .net "dbz", 0 0, L_0x594acd9303d0;  alias, 1 drivers
v0x594acd973f00_0 .net "divd", 255 0, v0x594acd974900_0;  1 drivers
v0x594acd973fe0_0 .net "dvsr", 255 0, v0x594acd9749a0_0;  1 drivers
v0x594acd9740c0_0 .net "n_state", 2 0, L_0x594acd985520;  1 drivers
v0x594acd9741a0_0 .var "quo", 255 0;
v0x594acd974280_0 .var "rem", 255 0;
v0x594acd974360_0 .net "rst", 0 0, v0x594acd974ae0_0;  1 drivers
v0x594acd974420_0 .var "state", 2 0;
v0x594acd974500_0 .var "val", 255 0;
E_0x594acd944370/0 .event negedge, v0x594acd974360_0;
E_0x594acd944370/1 .event posedge, v0x594acd973be0_0;
E_0x594acd944370 .event/or E_0x594acd944370/0, E_0x594acd944370/1;
L_0x594acd974d80 .cmp/eq 3, v0x594acd974420_0, L_0x753b8194f018;
L_0x594acd974ea0 .concat [ 9 23 0 0], v0x594acd973ca0_0, L_0x753b8194f0a8;
L_0x594acd985060 .cmp/ge 32, L_0x594acd974ea0, L_0x753b8194f0f0;
L_0x594acd985220 .functor MUXZ 3, L_0x594acd985520, L_0x753b8194f180, L_0x594acd9303d0, C4<>;
L_0x594acd985390 .functor MUXZ 3, L_0x594acd985220, L_0x753b8194f138, L_0x594acd985060, C4<>;
L_0x594acd985520 .functor MUXZ 3, L_0x594acd985390, L_0x753b8194f060, L_0x594acd974d80, C4<>;
L_0x594acd985850 .cmp/eq 256, v0x594acd9749a0_0, L_0x753b8194f1c8;
S_0x594acd954380 .scope begin, "division_alg" "division_alg" 4 52, 4 52 0, S_0x594acd942930;
 .timescale 0 0;
    .scope S_0x594acd942930;
T_0 ;
    %wait E_0x594acd944370;
    %load/vec4 v0x594acd974360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x594acd973ca0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x594acd974420_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x594acd973ca0_0;
    %assign/vec4 v0x594acd973ca0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x594acd973ca0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x594acd973ca0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x594acd942930;
T_1 ;
    %wait E_0x594acd944370;
    %load/vec4 v0x594acd974360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x594acd974420_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x594acd9740c0_0;
    %assign/vec4 v0x594acd974420_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x594acd942930;
T_2 ;
    %wait E_0x594acd944370;
    %load/vec4 v0x594acd974360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x594acd974420_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_2.2, 4;
    %load/vec4 v0x594acd973e40_0;
    %nor/r;
    %and;
T_2.2;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x594acd973d80_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x594acd942930;
T_3 ;
    %wait E_0x594acd944370;
    %fork t_1, S_0x594acd954380;
    %jmp t_0;
    .scope S_0x594acd954380;
t_1 ;
    %load/vec4 v0x594acd974360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 513;
    %split/vec4 256;
    %assign/vec4 v0x594acd9741a0_0, 0;
    %assign/vec4 v0x594acd973b00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x594acd973e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 513;
    %split/vec4 256;
    %assign/vec4 v0x594acd9741a0_0, 0;
    %assign/vec4 v0x594acd973b00_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x594acd974420_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x594acd973fe0_0;
    %pad/u 257;
    %load/vec4 v0x594acd973b00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x594acd973f00_0;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x594acd973ca0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %pad/u 257;
    %or;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_3.6, 8;
    %load/vec4 v0x594acd973b00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x594acd973f00_0;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x594acd973ca0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %pad/u 257;
    %or;
    %load/vec4 v0x594acd973fe0_0;
    %pad/u 257;
    %sub;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %load/vec4 v0x594acd973b00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x594acd973f00_0;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x594acd973ca0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %pad/u 257;
    %or;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %assign/vec4 v0x594acd973b00_0, 0;
    %load/vec4 v0x594acd973fe0_0;
    %pad/u 257;
    %load/vec4 v0x594acd973b00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x594acd973f00_0;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x594acd973ca0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %pad/u 257;
    %or;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %load/vec4 v0x594acd9741a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 1, 0, 256;
    %or;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %load/vec4 v0x594acd9741a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x594acd9741a0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x594acd973b00_0;
    %assign/vec4 v0x594acd973b00_0, 0;
    %load/vec4 v0x594acd9741a0_0;
    %assign/vec4 v0x594acd9741a0_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %end;
    .scope S_0x594acd942930;
t_0 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0x594acd942930;
T_4 ;
    %wait E_0x594acd944370;
    %load/vec4 v0x594acd974360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 512;
    %split/vec4 256;
    %assign/vec4 v0x594acd974280_0, 0;
    %assign/vec4 v0x594acd974500_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x594acd973e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 512;
    %split/vec4 256;
    %assign/vec4 v0x594acd974280_0, 0;
    %assign/vec4 v0x594acd974500_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x594acd974420_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x594acd9741a0_0;
    %assign/vec4 v0x594acd974500_0, 0;
    %load/vec4 v0x594acd973b00_0;
    %pad/u 256;
    %assign/vec4 v0x594acd974280_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x594acd974500_0;
    %load/vec4 v0x594acd974280_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 256;
    %assign/vec4 v0x594acd974280_0, 0;
    %assign/vec4 v0x594acd974500_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x594acd903430;
T_5 ;
    %vpi_call/w 3 14 "$dumpfile", "divu256.vcd" {0 0 0};
    %vpi_call/w 3 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x594acd903430 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594acd974700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594acd974ae0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x594acd974900_0, 0, 256;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x594acd9749a0_0, 0, 256;
    %end;
    .thread T_5;
    .scope S_0x594acd903430;
T_6 ;
    %delay 10, 0;
    %load/vec4 v0x594acd974700_0;
    %inv;
    %store/vec4 v0x594acd974700_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x594acd903430;
T_7 ;
    %vpi_call/w 3 25 "$monitor", "%t: state: %d \012data_rdy: %b \012dbz: %b \012val: %h \012rem: %h", $time, v0x594acd974bb0_0, v0x594acd9747c0_0, v0x594acd974860_0, v0x594acd974c80_0, v0x594acd974a40_0 {0 0 0};
    %vpi_call/w 3 27 "$display", "\012********************\012TEST 1: \342\200\231f/\342\200\231f =  1 with rem 0\012********************\012" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0x594acd974900_0, 0, 256;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0x594acd9749a0_0, 0, 256;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594acd974ae0_0, 0, 1;
    %delay 5120, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594acd974ae0_0, 0, 1;
    %vpi_call/w 3 38 "$display", "\012********************\012TEST 2: 12/5 = 2 with rem 2\012********************\012" {0 0 0};
    %delay 100, 0;
    %pushi/vec4 12, 0, 256;
    %store/vec4 v0x594acd974900_0, 0, 256;
    %pushi/vec4 5, 0, 256;
    %store/vec4 v0x594acd9749a0_0, 0, 256;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594acd974ae0_0, 0, 1;
    %delay 5120, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594acd974ae0_0, 0, 1;
    %vpi_call/w 3 49 "$display", "\012********************\012TEST 3: divide by zero\012********************\012" {0 0 0};
    %delay 100, 0;
    %pushi/vec4 100, 0, 256;
    %store/vec4 v0x594acd974900_0, 0, 256;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x594acd9749a0_0, 0, 256;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594acd974ae0_0, 0, 1;
    %delay 5120, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594acd974ae0_0, 0, 1;
    %vpi_call/w 3 61 "$display", "\012********************\012TEST 4: 5/7 = 0 with rem 5\012********************\012" {0 0 0};
    %delay 100, 0;
    %pushi/vec4 5, 0, 256;
    %store/vec4 v0x594acd974900_0, 0, 256;
    %pushi/vec4 7, 0, 256;
    %store/vec4 v0x594acd9749a0_0, 0, 256;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594acd974ae0_0, 0, 1;
    %delay 5120, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594acd974ae0_0, 0, 1;
    %vpi_call/w 3 72 "$display", "\012********************\012TEST 4: 45/9 = 5 with rem 0\012********************\012" {0 0 0};
    %delay 100, 0;
    %pushi/vec4 45, 0, 256;
    %store/vec4 v0x594acd974900_0, 0, 256;
    %pushi/vec4 9, 0, 256;
    %store/vec4 v0x594acd9749a0_0, 0, 256;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594acd974ae0_0, 0, 1;
    %delay 5120, 0;
    %delay 100, 0;
    %vpi_call/w 3 81 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/divu_tb.sv";
    "divu256.sv";
