module bitshifter (
    input alufn[6],
    input a[16],
    input b[16],
    output c[16]
  ) {
  always {
   case(alufn[1:0]){
      b00:
      c = a << b[3:0]; //SHL
      b01:
      c = a >> b[3:0]; //SHR
      b11:
      c = $signed(a)>>>b[3:0]; // SRA
      default:
      c = 16b0;
    }
  }
}
