#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Mar 26 16:21:52 2020
# Process ID: 15052
# Current directory: A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.runs/design_1_auto_pc_1_synth_1
# Command line: vivado.exe -log design_1_auto_pc_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_pc_1.tcl
# Log file: A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.runs/design_1_auto_pc_1_synth_1/design_1_auto_pc_1.vds
# Journal file: A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.runs/design_1_auto_pc_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_auto_pc_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 344.254 ; gain = 134.891
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_axi_protocol_converter' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4224]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_aw_channel' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3969]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_cmd_translator' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_incr_cmd' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_incr_cmd' (1#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_wrap_cmd' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_wrap_cmd' (2#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_cmd_translator' (3#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_wr_cmd_fsm' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_wr_cmd_fsm' (4#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_aw_channel' (5#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3969]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_b_channel' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo' (6#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized0' (6#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_b_channel' (7#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_ar_channel' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4080]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm' (8#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_ar_channel' (9#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4080]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_r_channel' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3809]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized1' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized1' (9#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized2' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized2' (9#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_r_channel' (10#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3809]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (11#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice' (12#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized0' (12#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized1' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized1' (12#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized2' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized2' (12#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (13#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice' (14#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice__parameterized0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (14#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized3' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized3' (14#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized4' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized4' (14#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized5' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized5' (14#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized6' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized6' (14#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized7' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized7' (14#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (14#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice__parameterized0' (14#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s' (15#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4224]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_axi_protocol_converter' (16#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (17#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetcher_ACP/prefetcher_ACP.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 460.133 ; gain = 250.770
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 460.133 ; gain = 250.770
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 708.895 ; gain = 0.086
Finished Constraint Validation : Time (s): cpu = 00:01:09 ; elapsed = 00:01:16 . Memory (MB): peak = 708.895 ; gain = 499.531
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:09 ; elapsed = 00:01:16 . Memory (MB): peak = 708.895 ; gain = 499.531
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:16 . Memory (MB): peak = 708.895 ; gain = 499.531
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 708.895 ; gain = 499.531
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 708.895 ; gain = 499.531
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:35 . Memory (MB): peak = 708.895 ; gain = 499.531
Finished Timing Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:38 . Memory (MB): peak = 711.352 ; gain = 501.988
Finished Technology Mapping : Time (s): cpu = 00:01:30 ; elapsed = 00:01:38 . Memory (MB): peak = 717.000 ; gain = 507.637
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:01:39 . Memory (MB): peak = 717.000 ; gain = 507.637
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:01:39 . Memory (MB): peak = 717.000 ; gain = 507.637
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:31 ; elapsed = 00:01:40 . Memory (MB): peak = 717.000 ; gain = 507.637
Finished Renaming Generated Ports : Time (s): cpu = 00:01:31 ; elapsed = 00:01:40 . Memory (MB): peak = 717.000 ; gain = 507.637
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:40 . Memory (MB): peak = 717.000 ; gain = 507.637
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:01:40 . Memory (MB): peak = 717.000 ; gain = 507.637

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    18|
|2     |LUT1    |    37|
|3     |LUT2    |    17|
|4     |LUT3    |   234|
|5     |LUT4    |    40|
|6     |LUT5    |    72|
|7     |LUT6    |   107|
|8     |SRL16E  |    22|
|9     |SRLC32E |    47|
|10    |FDRE    |   548|
|11    |FDSE    |    52|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:01:40 . Memory (MB): peak = 717.000 ; gain = 507.637
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:32 . Memory (MB): peak = 725.441 ; gain = 465.434
