Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Mar 25 21:37:46 2021
| Host         : Laptop-Acer running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xcu200-fsgd2104-2-e
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 500
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                   | 8          |
| TIMING-3  | Warning  | Invalid primary clock on Clock Modifying Block | 3          |
| TIMING-9  | Warning  | Unknown CDC Logic                              | 1          |
| TIMING-17 | Warning  | Non-clocked sequential cell                    | 481        |
| TIMING-18 | Warning  | Missing input or output delay                  | 1          |
| TIMING-20 | Warning  | Non-clocked latch                              | 2          |
| TIMING-26 | Warning  | Missing clock on gigabit transceiver (GT)      | 4          |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE, design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE, design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE, design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE, design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/bufg_gt_userclk_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/as_mac_in_detect_user_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg/PRE, design_1_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/PRE, design_1_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/user_lnk_up_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell design_1_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/user_reset_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/PRE, design_1_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/arststages_ff_reg[0]/PRE, design_1_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-3#1 Warning
Invalid primary clock on Clock Modifying Block  
A primary clock design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK is created on the output pin or net design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK of a Clock Modifying Block
Related violations: <none>

TIMING-3#2 Warning
Invalid primary clock on Clock Modifying Block  
A primary clock design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O is created on the output pin or net design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O of a Clock Modifying Block
Related violations: <none>

TIMING-3#3 Warning
Invalid primary clock on Clock Modifying Block  
A primary clock design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O is created on the output pin or net design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O of a Clock Modifying Block
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/i_in_meta_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/i_in_out_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/i_in_sync1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/i_in_sync2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/i_in_sync3_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DADDR_O_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DADDR_O_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DADDR_O_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DADDR_O_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DADDR_O_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DADDR_O_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DADDR_O_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DADDR_O_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DEN_O_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DI_O_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DI_O_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DI_O_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DI_O_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DI_O_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DI_O_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DI_O_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DI_O_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DI_O_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DI_O_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DI_O_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DI_O_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DI_O_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DI_O_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DI_O_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DI_O_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[40]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[41]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[42]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[43]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[44]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[45]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[46]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[47]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DRDY_USR_O_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DWE_O_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/arb_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/arb_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/arb_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/arb_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/daddr_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/daddr_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/daddr_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/daddr_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/daddr_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/daddr_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/daddr_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/daddr_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[40]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[41]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[42]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[43]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[44]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[45]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[46]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[47]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/di_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/di_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/di_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/di_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/di_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/di_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/di_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/di_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/di_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/di_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/di_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/di_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/di_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/di_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/di_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/di_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/done_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drp_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drp_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drp_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drp_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drp_state_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drp_state_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/en_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/idx_reg[0]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/idx_reg[1]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/rd_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/timeout_cntr_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#129 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/timeout_cntr_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#130 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/timeout_cntr_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#131 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/timeout_cntr_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#132 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/timeout_cntr_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#133 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/timeout_cntr_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#134 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/timeout_cntr_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#135 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/timeout_cntr_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#136 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/we_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#137 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/wr_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#138 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/USER_CPLLLOCK_OUT_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#139 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/USER_TXPRGDIVRESETDONE_OUT_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#140 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/done_o_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#141 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#142 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#143 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#144 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#145 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#146 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#147 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#148 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#149 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#150 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#151 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#152 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#153 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#154 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#155 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#156 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#157 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#158 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#159 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#160 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#161 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#162 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#163 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#164 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#165 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#166 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#167 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#168 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#169 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#170 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#171 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#172 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#173 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#174 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#175 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#176 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#177 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#178 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#179 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#180 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#181 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#182 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#183 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#184 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#185 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#186 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/i_in_meta_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#187 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/i_in_out_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#188 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/i_in_sync1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#189 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/i_in_sync2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#190 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/i_in_sync3_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#191 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bit_synchronizer_txprgdivresetdone_inst/i_in_meta_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#192 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bit_synchronizer_txprgdivresetdone_inst/i_in_out_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#193 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bit_synchronizer_txprgdivresetdone_inst/i_in_sync1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#194 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bit_synchronizer_txprgdivresetdone_inst/i_in_sync2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#195 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bit_synchronizer_txprgdivresetdone_inst/i_in_sync3_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#196 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cal_fail_store_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#197 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#198 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#199 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#200 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#201 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#202 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#203 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#204 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#205 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#206 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#207 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#208 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#209 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#210 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#211 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#212 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#213 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#214 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#215 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#216 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#217 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#218 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#219 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#220 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#221 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#222 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#223 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#224 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#225 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#226 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#227 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#228 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#229 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpllpd_int_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#230 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpllreset_int_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#231 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/daddr_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#232 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/daddr_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#233 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/daddr_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#234 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/daddr_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#235 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/daddr_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#236 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/daddr_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#237 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/daddr_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#238 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/den_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#239 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#240 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#241 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#242 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#243 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#244 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#245 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#246 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#247 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#248 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#249 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#250 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#251 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#252 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#253 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#254 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#255 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#256 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#257 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#258 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#259 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#260 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#261 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#262 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#263 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#264 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#265 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#266 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#267 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#268 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#269 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#270 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#271 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drp_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#272 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drp_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#273 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drp_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#274 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drp_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#275 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drp_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#276 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drp_state_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#277 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drp_state_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#278 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/dwe_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#279 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#280 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/mask_user_in_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#281 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progclk_sel_store_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#282 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progclk_sel_store_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#283 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progclk_sel_store_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#284 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progclk_sel_store_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#285 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progclk_sel_store_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#286 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progclk_sel_store_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#287 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progclk_sel_store_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#288 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progclk_sel_store_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#289 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progclk_sel_store_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#290 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progclk_sel_store_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#291 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progclk_sel_store_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#292 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progclk_sel_store_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#293 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progclk_sel_store_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#294 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progclk_sel_store_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#295 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progclk_sel_store_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#296 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#297 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#298 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#299 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#300 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#301 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#302 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#303 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#304 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#305 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#306 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#307 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#308 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#309 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#310 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#311 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#312 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/rd_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#313 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/repeat_ctr_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#314 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/repeat_ctr_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#315 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/repeat_ctr_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#316 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/repeat_ctr_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#317 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/status_store_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#318 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/txoutclksel_int_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#319 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/txprogdivreset_int_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#320 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#321 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#322 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#323 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#324 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#325 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#326 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#327 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#328 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#329 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#330 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#331 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#332 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#333 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#334 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#335 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#336 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#337 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#338 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#339 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#340 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#341 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#342 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#343 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#344 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#345 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wr_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#346 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/x0e1_store_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#347 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/x0e1_store_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#348 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/x0e1_store_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#349 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/x0e1_store_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#350 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/x0e1_store_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#351 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/x0e1_store_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#352 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/x0e1_store_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#353 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/x0e1_store_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#354 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/x0e1_store_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#355 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/x0e1_store_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#356 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/x0e1_store_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#357 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/x0e1_store_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#358 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/x0e1_store_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#359 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#360 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#361 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#362 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#363 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#364 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/FSM_sequential_non_sris.fsm_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#365 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/FSM_sequential_non_sris.fsm_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#366 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/gen34_eios_det_r_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#367 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/gen34_eios_det_r_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#368 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/non_sris.rxcdrhold_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#369 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#370 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#371 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#372 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#373 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#374 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#375 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#376 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_int_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#377 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/rxelecidle_r_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#378 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/rxelecidle_r_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#379 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34/sync_vec[0].sync_cell_i/sync_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#380 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34/sync_vec[0].sync_cell_i/sync_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#381 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34/sync_vec[0].sync_cell_i/sync_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#382 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34/sync_vec[0].sync_cell_i/sync_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#383 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34_eios_det/sync_vec[0].sync_cell_i/sync_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#384 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34_eios_det/sync_vec[0].sync_cell_i/sync_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#385 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34_eios_det/sync_vec[0].sync_cell_i/sync_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#386 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34_eios_det/sync_vec[0].sync_cell_i/sync_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#387 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#388 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#389 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#390 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#391 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdrhold_shift_reg[0][30]_srl31/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#392 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdrhold_shift_reg[0][31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#393 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/FSM_sequential_ctrl_fsm_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#394 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/FSM_sequential_ctrl_fsm_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#395 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/FSM_sequential_ctrl_fsm_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#396 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/mac_in_detect_r_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#397 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/mac_in_detect_r_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#398 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/rxelecidle_cycle_count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#399 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/rxelecidle_cycle_count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#400 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/rxelecidle_cycle_count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#401 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/rxelecidle_cycle_count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#402 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/rxelecidle_cycle_count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#403 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/rxelecidle_cycle_count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#404 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/rxelecidle_cycle_count_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#405 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/rxelecidle_int_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#406 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/rxtermination_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#407 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_mac_in_detect/sync_vec[0].sync_cell_i/sync_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#408 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_mac_in_detect/sync_vec[0].sync_cell_i/sync_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#409 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_mac_in_detect/sync_vec[0].sync_cell_i/sync_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#410 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_mac_in_detect/sync_vec[0].sync_cell_i/sync_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#411 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#412 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#413 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#414 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#415 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_onehot_fsm_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#416 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_onehot_fsm_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#417 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_onehot_fsm_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#418 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_onehot_fsm_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#419 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_onehot_fsm_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#420 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_onehot_fsm_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#421 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_onehot_fsm_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#422 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_onehot_fsm_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#423 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[2]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#424 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#425 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#426 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#427 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#428 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#429 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/gtreset_r_reg[2]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#430 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/gtreset_r_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#431 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/gtreset_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#432 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/idle_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#433 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/qpllpd_r_reg[2]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#434 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/qpllpd_r_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#435 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/qpllreset_r_reg[2]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#436 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/qpllreset_r_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#437 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#438 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#439 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#440 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_rep_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#441 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_i_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#442 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_i_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#443 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_i_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#444 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#445 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#446 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#447 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#448 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#449 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#450 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#451 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#452 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#453 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#454 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#455 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#456 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#457 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#458 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#459 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#460 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#461 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#462 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#463 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#464 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#465 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#466 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#467 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#468 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#469 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#470 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#471 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#472 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#473 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txprogdivreset_r_reg[2]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#474 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txprogdivreset_r_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#475 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txprogdivreset_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#476 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txsync_start_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#477 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txsync_start_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#478 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txsync_start_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#479 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/userrdy_r_reg[2]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#480 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/userrdy_r_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#481 Warning
Non-clocked sequential cell  
The clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/userrdy_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on pcie_perstn relative to clock(s) design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/AXI_DNA_0/inst/AXI_DNA_v1_0_S00_AXI_inst/DNA_i/FSM_sequential_NEXT_STATE_reg[0] cannot be properly analyzed as its control pin design_1_i/AXI_DNA_0/inst/AXI_DNA_v1_0_S00_AXI_inst/DNA_i/FSM_sequential_NEXT_STATE_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/AXI_DNA_0/inst/AXI_DNA_v1_0_S00_AXI_inst/DNA_i/FSM_sequential_NEXT_STATE_reg[1] cannot be properly analyzed as its control pin design_1_i/AXI_DNA_0/inst/AXI_DNA_v1_0_S00_AXI_inst/DNA_i/FSM_sequential_NEXT_STATE_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-26#1 Warning
Missing clock on gigabit transceiver (GT)  
The output clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[32].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/QPLL0OUTCLK does not have clock defined. Create a primary clock on the pcie_refclk_clk_p input port in order to let Vivado auto-derive the missing GT clocks
Related violations: <none>

TIMING-26#2 Warning
Missing clock on gigabit transceiver (GT)  
The output clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[32].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/QPLL0OUTREFCLK does not have clock defined. Create a primary clock on the pcie_refclk_clk_p input port in order to let Vivado auto-derive the missing GT clocks
Related violations: <none>

TIMING-26#3 Warning
Missing clock on gigabit transceiver (GT)  
The output clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[32].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/QPLL1OUTCLK does not have clock defined. Create a primary clock on the pcie_refclk_clk_p input port in order to let Vivado auto-derive the missing GT clocks
Related violations: <none>

TIMING-26#4 Warning
Missing clock on gigabit transceiver (GT)  
The output clock pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[32].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/QPLL1OUTREFCLK does not have clock defined. Create a primary clock on the pcie_refclk_clk_p input port in order to let Vivado auto-derive the missing GT clocks
Related violations: <none>


