

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Wed Jan 28 23:49:21 2026

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls_test
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  39661|  39661|  39661|  39661|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  39660|  39660|      1322|          -|          -|    30|    no    |
        | + Loop 1.1          |   1320|   1320|        44|          -|          -|    30|    no    |
        |  ++ Loop 1.1.1      |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ Loop 1.1.1.1  |     12|     12|         4|          -|          -|     3|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    233|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     98|
|Register         |        -|      -|     216|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     216|    331|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_1_fu_304_p2      |     *    |      3|  0|  20|          32|          32|
    |i_1_fu_158_p2        |     +    |      0|  0|  15|           5|           1|
    |j_1_fu_200_p2        |     +    |      0|  0|  15|           5|           1|
    |ki_1_fu_216_p2       |     +    |      0|  0|  10|           2|           1|
    |kj_1_fu_270_p2       |     +    |      0|  0|  10|           2|           1|
    |sum_2_fu_308_p2      |     +    |      0|  0|  39|          32|          32|
    |tmp_10_fu_294_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_4_fu_222_p2      |     +    |      0|  0|  15|           5|           5|
    |tmp_7_fu_250_p2      |     +    |      0|  0|  13|          11|          11|
    |tmp_8_fu_276_p2      |     +    |      0|  0|  15|           5|           5|
    |tmp_5_fu_188_p2      |     -    |      0|  0|  13|          11|          11|
    |tmp_s_fu_240_p2      |     -    |      0|  0|  15|           5|           5|
    |exitcond1_fu_210_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond2_fu_194_p2  |   icmp   |      0|  0|  11|           5|           3|
    |exitcond3_fu_152_p2  |   icmp   |      0|  0|  11|           5|           3|
    |exitcond_fu_264_p2   |   icmp   |      0|  0|   8|           2|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 233|         134|         120|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  44|          9|    1|          9|
    |i_reg_81       |   9|          2|    5|         10|
    |j_reg_93       |   9|          2|    5|         10|
    |ki_reg_118     |   9|          2|    2|          4|
    |kj_reg_141     |   9|          2|    2|          4|
    |sum_1_reg_129  |   9|          2|   32|         64|
    |sum_reg_105    |   9|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          |  98|         21|   79|        165|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   8|   0|    8|          0|
    |i_1_reg_316          |   5|   0|    5|          0|
    |i_reg_81             |   5|   0|    5|          0|
    |in_load_reg_370      |  32|   0|   32|          0|
    |j_1_reg_329          |   5|   0|    5|          0|
    |j_reg_93             |   5|   0|    5|          0|
    |kernel_load_reg_375  |  32|   0|   32|          0|
    |ki_1_reg_337         |   2|   0|    2|          0|
    |ki_reg_118           |   2|   0|    2|          0|
    |kj_1_reg_355         |   2|   0|    2|          0|
    |kj_reg_141           |   2|   0|    2|          0|
    |sum_1_reg_129        |  32|   0|   32|          0|
    |sum_reg_105          |  32|   0|   32|          0|
    |tmp_1_reg_380        |  32|   0|   32|          0|
    |tmp_4_reg_342        |   5|   0|    5|          0|
    |tmp_5_reg_321        |  10|   0|   11|          1|
    |tmp_s_reg_347        |   5|   0|    5|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 216|   0|  217|          1|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_done          | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    conv2d    | return value |
|in_r_address0    | out |   10|  ap_memory |     in_r     |     array    |
|in_r_ce0         | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0          |  in |   32|  ap_memory |     in_r     |     array    |
|kernel_address0  | out |    4|  ap_memory |    kernel    |     array    |
|kernel_ce0       | out |    1|  ap_memory |    kernel    |     array    |
|kernel_q0        |  in |   32|  ap_memory |    kernel    |     array    |
|out_r_address0   | out |   10|  ap_memory |     out_r    |     array    |
|out_r_ce0        | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0        | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0         | out |   32|  ap_memory |     out_r    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

