Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 28 00:25:31 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BrickBreaker_game_timing_summary_routed.rpt -pb BrickBreaker_game_timing_summary_routed.pb -rpx BrickBreaker_game_timing_summary_routed.rpx -warn_on_violation
| Design       : BrickBreaker_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk625/SLOW_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 227 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.892        0.000                      0                   70        0.244        0.000                      0                   70        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.892        0.000                      0                   70        0.244        0.000                      0                   70        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 board_x_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 2.820ns (46.013%)  route 3.309ns (53.987%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.629     5.150    CLK_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  board_x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  board_x_pos_reg[5]/Q
                         net (fo=10, routed)          0.857     6.526    board_x_pos_reg_n_0_[5]
    SLICE_X4Y18          LUT1 (Prop_lut1_I0_O)        0.124     6.650 r  pixel_data[15]_i_157/O
                         net (fo=1, routed)           0.000     6.650    pixel_data[15]_i_157_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.051 r  pixel_data_reg[15]_i_109/CO[3]
                         net (fo=1, routed)           0.000     7.051    pixel_data_reg[15]_i_109_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  pixel_data_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000     7.165    pixel_data_reg[15]_i_77_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.499 f  pixel_data_reg[15]_i_38/O[1]
                         net (fo=1, routed)           0.816     8.315    pixel_data3[11]
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.303     8.618 r  pixel_data[15]_i_107/O
                         net (fo=1, routed)           0.000     8.618    oled/S[1]
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.168 r  oled/pixel_data_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.168    oled/pixel_data_reg[15]_i_76_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.282 r  oled/pixel_data_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.282    oled/pixel_data_reg[15]_i_37_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.396 r  oled/pixel_data_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.974    10.370    oled/pixel_data2166_in
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.124    10.494 f  oled/pixel_data[15]_i_2/O
                         net (fo=2, routed)           0.661    11.155    oled/pixel_data[15]_i_2_n_0
    SLICE_X2Y14          LUT5 (Prop_lut5_I0_O)        0.124    11.279 r  oled/pixel_data[10]_i_1/O
                         net (fo=1, routed)           0.000    11.279    oled_n_24
    SLICE_X2Y14          FDRE                                         r  pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.514    14.855    CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  pixel_data_reg[10]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDRE (Setup_fdre_C_D)        0.077    15.171    pixel_data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.909ns  (required time - arrival time)
  Source:                 board_x_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 2.844ns (46.224%)  route 3.309ns (53.776%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.629     5.150    CLK_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  board_x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  board_x_pos_reg[5]/Q
                         net (fo=10, routed)          0.857     6.526    board_x_pos_reg_n_0_[5]
    SLICE_X4Y18          LUT1 (Prop_lut1_I0_O)        0.124     6.650 r  pixel_data[15]_i_157/O
                         net (fo=1, routed)           0.000     6.650    pixel_data[15]_i_157_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.051 r  pixel_data_reg[15]_i_109/CO[3]
                         net (fo=1, routed)           0.000     7.051    pixel_data_reg[15]_i_109_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  pixel_data_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000     7.165    pixel_data_reg[15]_i_77_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.499 f  pixel_data_reg[15]_i_38/O[1]
                         net (fo=1, routed)           0.816     8.315    pixel_data3[11]
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.303     8.618 r  pixel_data[15]_i_107/O
                         net (fo=1, routed)           0.000     8.618    oled/S[1]
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.168 r  oled/pixel_data_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.168    oled/pixel_data_reg[15]_i_76_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.282 r  oled/pixel_data_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.282    oled/pixel_data_reg[15]_i_37_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.396 r  oled/pixel_data_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.974    10.370    oled/pixel_data2166_in
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.124    10.494 f  oled/pixel_data[15]_i_2/O
                         net (fo=2, routed)           0.661    11.155    oled/pixel_data[15]_i_2_n_0
    SLICE_X2Y14          LUT5 (Prop_lut5_I0_O)        0.148    11.303 r  oled/pixel_data[15]_i_1/O
                         net (fo=1, routed)           0.000    11.303    oled_n_23
    SLICE_X2Y14          FDRE                                         r  pixel_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.514    14.855    CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  pixel_data_reg[15]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDRE (Setup_fdre_C_D)        0.118    15.212    pixel_data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  3.909    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 bounce_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_x_pos_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 1.076ns (19.896%)  route 4.332ns (80.104%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  bounce_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  bounce_counter_reg[14]/Q
                         net (fo=4, routed)           1.022     6.617    bounce_counter_reg[14]
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124     6.741 f  board_x_pos[11]_i_24/O
                         net (fo=1, routed)           0.619     7.359    board_x_pos[11]_i_24_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124     7.483 r  board_x_pos[11]_i_8/O
                         net (fo=2, routed)           0.654     8.138    board_x_pos[11]_i_8_n_0
    SLICE_X1Y21          LUT3 (Prop_lut3_I0_O)        0.124     8.262 r  board_x_pos[11]_i_15/O
                         net (fo=44, routed)          0.599     8.861    board_x_pos[11]_i_15_n_0
    SLICE_X1Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  board_x_pos[11]_i_5/O
                         net (fo=3, routed)           0.604     9.589    board_x_pos[11]_i_5_n_0
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.124     9.713 r  board_x_pos[11]_i_1/O
                         net (fo=10, routed)          0.834    10.547    board_x_pos[11]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  board_x_pos_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.511    14.852    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  board_x_pos_reg[1]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDRE (Setup_fdre_C_R)       -0.429    14.662    board_x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.547    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 bounce_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_x_pos_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 1.076ns (19.896%)  route 4.332ns (80.104%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  bounce_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  bounce_counter_reg[14]/Q
                         net (fo=4, routed)           1.022     6.617    bounce_counter_reg[14]
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124     6.741 f  board_x_pos[11]_i_24/O
                         net (fo=1, routed)           0.619     7.359    board_x_pos[11]_i_24_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124     7.483 r  board_x_pos[11]_i_8/O
                         net (fo=2, routed)           0.654     8.138    board_x_pos[11]_i_8_n_0
    SLICE_X1Y21          LUT3 (Prop_lut3_I0_O)        0.124     8.262 r  board_x_pos[11]_i_15/O
                         net (fo=44, routed)          0.599     8.861    board_x_pos[11]_i_15_n_0
    SLICE_X1Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  board_x_pos[11]_i_5/O
                         net (fo=3, routed)           0.604     9.589    board_x_pos[11]_i_5_n_0
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.124     9.713 r  board_x_pos[11]_i_1/O
                         net (fo=10, routed)          0.834    10.547    board_x_pos[11]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  board_x_pos_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.511    14.852    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  board_x_pos_reg[2]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDRE (Setup_fdre_C_R)       -0.429    14.662    board_x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.547    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 bounce_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_x_pos_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 1.076ns (19.896%)  route 4.332ns (80.104%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  bounce_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  bounce_counter_reg[14]/Q
                         net (fo=4, routed)           1.022     6.617    bounce_counter_reg[14]
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124     6.741 f  board_x_pos[11]_i_24/O
                         net (fo=1, routed)           0.619     7.359    board_x_pos[11]_i_24_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124     7.483 r  board_x_pos[11]_i_8/O
                         net (fo=2, routed)           0.654     8.138    board_x_pos[11]_i_8_n_0
    SLICE_X1Y21          LUT3 (Prop_lut3_I0_O)        0.124     8.262 r  board_x_pos[11]_i_15/O
                         net (fo=44, routed)          0.599     8.861    board_x_pos[11]_i_15_n_0
    SLICE_X1Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  board_x_pos[11]_i_5/O
                         net (fo=3, routed)           0.604     9.589    board_x_pos[11]_i_5_n_0
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.124     9.713 r  board_x_pos[11]_i_1/O
                         net (fo=10, routed)          0.834    10.547    board_x_pos[11]_i_1_n_0
    SLICE_X0Y17          FDSE                                         r  board_x_pos_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.511    14.852    CLK_IBUF_BUFG
    SLICE_X0Y17          FDSE                                         r  board_x_pos_reg[3]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDSE (Setup_fdse_C_S)       -0.429    14.662    board_x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.547    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 bounce_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 2.064ns (36.825%)  route 3.541ns (63.175%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  bounce_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  bounce_counter_reg[14]/Q
                         net (fo=4, routed)           1.022     6.617    bounce_counter_reg[14]
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124     6.741 f  board_x_pos[11]_i_24/O
                         net (fo=1, routed)           0.619     7.359    board_x_pos[11]_i_24_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124     7.483 r  board_x_pos[11]_i_8/O
                         net (fo=2, routed)           0.654     8.138    board_x_pos[11]_i_8_n_0
    SLICE_X1Y21          LUT3 (Prop_lut3_I0_O)        0.124     8.262 r  board_x_pos[11]_i_15/O
                         net (fo=44, routed)          1.246     9.508    board_x_pos[11]_i_15_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     9.632 r  bounce_counter[16]_i_5/O
                         net (fo=1, routed)           0.000     9.632    bounce_counter[16]_i_5_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.182 r  bounce_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.182    bounce_counter_reg[16]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.296 r  bounce_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.296    bounce_counter_reg[20]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.410 r  bounce_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.410    bounce_counter_reg[24]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.744 r  bounce_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.744    bounce_counter_reg[28]_i_1_n_6
    SLICE_X0Y28          FDRE                                         r  bounce_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.507    14.848    CLK_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  bounce_counter_reg[29]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.062    15.135    bounce_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.394ns  (required time - arrival time)
  Source:                 bounce_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_x_pos_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 1.076ns (20.987%)  route 4.051ns (79.013%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  bounce_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  bounce_counter_reg[14]/Q
                         net (fo=4, routed)           1.022     6.617    bounce_counter_reg[14]
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124     6.741 f  board_x_pos[11]_i_24/O
                         net (fo=1, routed)           0.619     7.359    board_x_pos[11]_i_24_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124     7.483 r  board_x_pos[11]_i_8/O
                         net (fo=2, routed)           0.654     8.138    board_x_pos[11]_i_8_n_0
    SLICE_X1Y21          LUT3 (Prop_lut3_I0_O)        0.124     8.262 r  board_x_pos[11]_i_15/O
                         net (fo=44, routed)          0.599     8.861    board_x_pos[11]_i_15_n_0
    SLICE_X1Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  board_x_pos[11]_i_5/O
                         net (fo=3, routed)           0.604     9.589    board_x_pos[11]_i_5_n_0
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.124     9.713 r  board_x_pos[11]_i_1/O
                         net (fo=10, routed)          0.553    10.266    board_x_pos[11]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  board_x_pos_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.509    14.850    CLK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  board_x_pos_reg[6]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_R)       -0.429    14.660    board_x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.266    
  -------------------------------------------------------------------
                         slack                                  4.394    

Slack (MET) :             4.394ns  (required time - arrival time)
  Source:                 bounce_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_x_pos_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 1.076ns (20.987%)  route 4.051ns (79.013%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  bounce_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  bounce_counter_reg[14]/Q
                         net (fo=4, routed)           1.022     6.617    bounce_counter_reg[14]
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124     6.741 f  board_x_pos[11]_i_24/O
                         net (fo=1, routed)           0.619     7.359    board_x_pos[11]_i_24_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124     7.483 r  board_x_pos[11]_i_8/O
                         net (fo=2, routed)           0.654     8.138    board_x_pos[11]_i_8_n_0
    SLICE_X1Y21          LUT3 (Prop_lut3_I0_O)        0.124     8.262 r  board_x_pos[11]_i_15/O
                         net (fo=44, routed)          0.599     8.861    board_x_pos[11]_i_15_n_0
    SLICE_X1Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  board_x_pos[11]_i_5/O
                         net (fo=3, routed)           0.604     9.589    board_x_pos[11]_i_5_n_0
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.124     9.713 r  board_x_pos[11]_i_1/O
                         net (fo=10, routed)          0.553    10.266    board_x_pos[11]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  board_x_pos_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.509    14.850    CLK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  board_x_pos_reg[7]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_R)       -0.429    14.660    board_x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.266    
  -------------------------------------------------------------------
                         slack                                  4.394    

Slack (MET) :             4.394ns  (required time - arrival time)
  Source:                 bounce_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_x_pos_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 1.076ns (20.987%)  route 4.051ns (79.013%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  bounce_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  bounce_counter_reg[14]/Q
                         net (fo=4, routed)           1.022     6.617    bounce_counter_reg[14]
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124     6.741 f  board_x_pos[11]_i_24/O
                         net (fo=1, routed)           0.619     7.359    board_x_pos[11]_i_24_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124     7.483 r  board_x_pos[11]_i_8/O
                         net (fo=2, routed)           0.654     8.138    board_x_pos[11]_i_8_n_0
    SLICE_X1Y21          LUT3 (Prop_lut3_I0_O)        0.124     8.262 r  board_x_pos[11]_i_15/O
                         net (fo=44, routed)          0.599     8.861    board_x_pos[11]_i_15_n_0
    SLICE_X1Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  board_x_pos[11]_i_5/O
                         net (fo=3, routed)           0.604     9.589    board_x_pos[11]_i_5_n_0
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.124     9.713 r  board_x_pos[11]_i_1/O
                         net (fo=10, routed)          0.553    10.266    board_x_pos[11]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  board_x_pos_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.509    14.850    CLK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  board_x_pos_reg[8]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_R)       -0.429    14.660    board_x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.266    
  -------------------------------------------------------------------
                         slack                                  4.394    

Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 bounce_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.584ns  (logic 2.043ns (36.587%)  route 3.541ns (63.413%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    CLK_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  bounce_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  bounce_counter_reg[14]/Q
                         net (fo=4, routed)           1.022     6.617    bounce_counter_reg[14]
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124     6.741 f  board_x_pos[11]_i_24/O
                         net (fo=1, routed)           0.619     7.359    board_x_pos[11]_i_24_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.124     7.483 r  board_x_pos[11]_i_8/O
                         net (fo=2, routed)           0.654     8.138    board_x_pos[11]_i_8_n_0
    SLICE_X1Y21          LUT3 (Prop_lut3_I0_O)        0.124     8.262 r  board_x_pos[11]_i_15/O
                         net (fo=44, routed)          1.246     9.508    board_x_pos[11]_i_15_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     9.632 r  bounce_counter[16]_i_5/O
                         net (fo=1, routed)           0.000     9.632    bounce_counter[16]_i_5_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.182 r  bounce_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.182    bounce_counter_reg[16]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.296 r  bounce_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.296    bounce_counter_reg[20]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.410 r  bounce_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.410    bounce_counter_reg[24]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.723 r  bounce_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.723    bounce_counter_reg[28]_i_1_n_4
    SLICE_X0Y28          FDRE                                         r  bounce_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.507    14.848    CLK_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  bounce_counter_reg[31]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.062    15.135    bounce_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.723    
  -------------------------------------------------------------------
                         slack                                  4.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 bounce_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.846%)  route 0.081ns (23.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    CLK_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  bounce_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  bounce_counter_reg[30]/Q
                         net (fo=3, routed)           0.081     1.690    bounce_counter_reg[30]
    SLICE_X0Y28          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.817 r  bounce_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    bounce_counter_reg[28]_i_1_n_4
    SLICE_X0Y28          FDRE                                         r  bounce_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.854     1.981    CLK_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  bounce_counter_reg[31]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.105     1.573    bounce_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 bounce_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.800%)  route 0.081ns (23.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    CLK_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  bounce_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  bounce_counter_reg[26]/Q
                         net (fo=3, routed)           0.081     1.690    bounce_counter_reg[26]
    SLICE_X0Y27          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.817 r  bounce_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    bounce_counter_reg[24]_i_1_n_4
    SLICE_X0Y27          FDRE                                         r  bounce_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.853     1.980    CLK_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  bounce_counter_reg[27]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.105     1.573    bounce_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 bounce_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.582     1.465    CLK_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  bounce_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  bounce_counter_reg[12]/Q
                         net (fo=4, routed)           0.089     1.695    bounce_counter_reg[12]
    SLICE_X0Y24          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.819 r  bounce_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.819    bounce_counter_reg[12]_i_1_n_6
    SLICE_X0Y24          FDRE                                         r  bounce_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.850     1.977    CLK_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  bounce_counter_reg[13]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.105     1.570    bounce_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 bounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  bounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  bounce_counter_reg[0]/Q
                         net (fo=4, routed)           0.089     1.698    bounce_counter_reg[0]
    SLICE_X0Y21          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.822 r  bounce_counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.822    bounce_counter_reg[0]_i_1_n_6
    SLICE_X0Y21          FDRE                                         r  bounce_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.854     1.981    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  bounce_counter_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    bounce_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 bounce_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.936%)  route 0.089ns (25.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.582     1.465    CLK_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  bounce_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  bounce_counter_reg[16]/Q
                         net (fo=4, routed)           0.089     1.695    bounce_counter_reg[16]
    SLICE_X0Y25          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.819 r  bounce_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.819    bounce_counter_reg[16]_i_1_n_6
    SLICE_X0Y25          FDRE                                         r  bounce_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.850     1.977    CLK_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  bounce_counter_reg[17]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.105     1.570    bounce_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 bounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.936%)  route 0.089ns (25.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.583     1.466    CLK_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  bounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  bounce_counter_reg[20]/Q
                         net (fo=4, routed)           0.089     1.696    bounce_counter_reg[20]
    SLICE_X0Y26          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.820 r  bounce_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.820    bounce_counter_reg[20]_i_1_n_6
    SLICE_X0Y26          FDRE                                         r  bounce_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.851     1.978    CLK_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  bounce_counter_reg[21]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.105     1.571    bounce_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 bounce_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.268ns (74.219%)  route 0.093ns (25.781%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.583     1.466    CLK_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  bounce_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  bounce_counter_reg[10]/Q
                         net (fo=4, routed)           0.093     1.700    bounce_counter_reg[10]
    SLICE_X0Y23          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.827 r  bounce_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    bounce_counter_reg[8]_i_1_n_4
    SLICE_X0Y23          FDRE                                         r  bounce_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.851     1.978    CLK_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  bounce_counter_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    bounce_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 bounce_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.268ns (73.995%)  route 0.094ns (26.005%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  bounce_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  bounce_counter_reg[2]/Q
                         net (fo=4, routed)           0.094     1.703    bounce_counter_reg[2]
    SLICE_X0Y21          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.830 r  bounce_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    bounce_counter_reg[0]_i_1_n_4
    SLICE_X0Y21          FDRE                                         r  bounce_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.854     1.981    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  bounce_counter_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    bounce_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 bounce_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.265ns (72.873%)  route 0.099ns (27.127%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    CLK_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  bounce_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  bounce_counter_reg[4]/Q
                         net (fo=4, routed)           0.099     1.708    bounce_counter_reg[4]
    SLICE_X0Y22          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.832 r  bounce_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.832    bounce_counter_reg[4]_i_1_n_6
    SLICE_X0Y22          FDRE                                         r  bounce_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.853     1.980    CLK_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  bounce_counter_reg[5]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.105     1.573    bounce_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 bounce_counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.287ns (78.216%)  route 0.080ns (21.784%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    CLK_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  bounce_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  bounce_counter_reg[25]/Q
                         net (fo=3, routed)           0.080     1.689    bounce_counter_reg[25]
    SLICE_X0Y27          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.835 r  bounce_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.835    bounce_counter_reg[24]_i_1_n_5
    SLICE_X0Y27          FDRE                                         r  bounce_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.853     1.980    CLK_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  bounce_counter_reg[26]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.105     1.573    bounce_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    board_x_pos_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    board_x_pos_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    board_x_pos_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    board_x_pos_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    board_x_pos_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    board_x_pos_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    bounce_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    bounce_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    bounce_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clk625/SLOW_CLK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clk625/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clk625/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clk625/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    board_x_pos_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    bounce_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    bounce_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    bounce_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    bounce_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    bounce_counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    board_x_pos_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    board_x_pos_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    board_x_pos_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    board_x_pos_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    board_x_pos_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    bounce_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    bounce_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    bounce_counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    bounce_counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    bounce_counter_reg[25]/C



