#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x147e054e0 .scope module, "dpram_aclk_tb" "dpram_aclk_tb" 2 3;
 .timescale -9 -9;
P_0x600001a08b80 .param/l "PERIOD_RD" 0 2 18, +C4<00000000000000000000000000010100>;
P_0x600001a08bc0 .param/l "PERIOD_WR" 0 2 17, +C4<00000000000000000000000000010100>;
v0x60000060d170_0 .var "r_addr", 8 0;
v0x60000060d200_0 .net "r_data", 15 0, L_0x60000050c0a0;  1 drivers
v0x60000060d290_0 .var "r_en", 0 0;
v0x60000060d320_0 .var "rd_clk", 0 0;
v0x60000060d3b0_0 .var "rst_n", 0 0;
v0x60000060d440_0 .var "w_addr", 8 0;
v0x60000060d4d0_0 .var "w_data", 15 0;
v0x60000060d560_0 .var "w_en", 0 0;
v0x60000060d5f0_0 .var "wr_clk", 0 0;
E_0x600003a04390/0 .event negedge, v0x60000060cf30_0;
E_0x600003a04390/1 .event posedge, v0x60000060ccf0_0;
E_0x600003a04390 .event/or E_0x600003a04390/0, E_0x600003a04390/1;
E_0x600003a04360/0 .event negedge, v0x60000060cf30_0;
E_0x600003a04360/1 .event posedge, v0x60000060d0e0_0;
E_0x600003a04360 .event/or E_0x600003a04360/0, E_0x600003a04360/1;
S_0x147e043c0 .scope module, "u0" "dpram_aclk" 2 24, 3 17 0, S_0x147e054e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_clk";
    .port_info 1 /INPUT 1 "rd_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 9 "raddr";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /INPUT 9 "waddr";
    .port_info 6 /INPUT 1 "we";
    .port_info 7 /INPUT 16 "din";
    .port_info 8 /OUTPUT 16 "dout";
P_0x147e04530 .param/l "ADDR_WIDTH" 0 3 19, +C4<00000000000000000000000000001001>;
P_0x147e04570 .param/l "CLEAR_ON_INIT" 0 3 21, +C4<00000000000000000000000000000001>;
P_0x147e045b0 .param/l "DATA_WIDTH" 0 3 20, +C4<00000000000000000000000000010000>;
P_0x147e045f0 .param/l "ENABLE_BYPASS" 0 3 22, +C4<00000000000000000000000000000000>;
P_0x147e04630 .param/l "STATE_KEEP" 0 3 23, C4<1>;
L_0x138068010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600001f091f0 .functor OR 1, v0x60000060cea0_0, L_0x138068010, C4<0>, C4<0>;
v0x60000060c870_0 .net/2u *"_ivl_0", 0 0, L_0x138068010;  1 drivers
v0x60000060c900_0 .net *"_ivl_2", 0 0, L_0x600001f091f0;  1 drivers
L_0x138068058 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000060c990_0 .net/2u *"_ivl_4", 15 0, L_0x138068058;  1 drivers
v0x60000060ca20_0 .net "din", 15 0, v0x60000060d4d0_0;  1 drivers
v0x60000060cab0_0 .net "dout", 15 0, L_0x60000050c0a0;  alias, 1 drivers
v0x60000060cb40_0 .net "dout_w", 15 0, v0x60000060cd80_0;  1 drivers
v0x60000060cbd0 .array "mem", 0 511, 15 0;
v0x60000060cc60_0 .net "raddr", 8 0, v0x60000060d170_0;  1 drivers
v0x60000060ccf0_0 .net "rd_clk", 0 0, v0x60000060d320_0;  1 drivers
v0x60000060cd80_0 .var "rdata", 15 0;
v0x60000060ce10_0 .net "re", 0 0, v0x60000060d290_0;  1 drivers
v0x60000060cea0_0 .var "re_r", 0 0;
v0x60000060cf30_0 .net "rst", 0 0, v0x60000060d3b0_0;  1 drivers
v0x60000060cfc0_0 .net "waddr", 8 0, v0x60000060d440_0;  1 drivers
v0x60000060d050_0 .net "we", 0 0, v0x60000060d560_0;  1 drivers
v0x60000060d0e0_0 .net "wr_clk", 0 0, v0x60000060d5f0_0;  1 drivers
E_0x600003a04330 .event posedge, v0x60000060d0e0_0;
E_0x600003a04090 .event posedge, v0x60000060ccf0_0;
L_0x60000050c0a0 .functor MUXZ 16, L_0x138068058, v0x60000060cd80_0, L_0x600001f091f0, C4<>;
S_0x147e08830 .scope generate, "clear_on_init" "clear_on_init" 3 62, 3 62 0, S_0x147e043c0;
 .timescale 0 0;
v0x60000060c7e0_0 .var/i "idx", 31 0;
S_0x147e089a0 .scope generate, "genblk3" "genblk3" 3 74, 3 74 0, S_0x147e043c0;
 .timescale 0 0;
    .scope S_0x147e08830;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000060c7e0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x60000060c7e0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x60000060c7e0_0;
    %store/vec4a v0x60000060cbd0, 4, 0;
    %load/vec4 v0x60000060c7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000060c7e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x147e043c0;
T_1 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000060cd80_0, 0, 16;
    %end;
    .thread T_1;
    .scope S_0x147e043c0;
T_2 ;
    %wait E_0x600003a04090;
    %load/vec4 v0x60000060cf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000060cea0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x60000060ce10_0;
    %assign/vec4 v0x60000060cea0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x147e043c0;
T_3 ;
    %wait E_0x600003a04090;
    %load/vec4 v0x60000060ce10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x60000060cc60_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x60000060cbd0, 4;
    %assign/vec4 v0x60000060cd80_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x147e043c0;
T_4 ;
    %wait E_0x600003a04330;
    %load/vec4 v0x60000060d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x60000060ca20_0;
    %load/vec4 v0x60000060cfc0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000060cbd0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x147e054e0;
T_5 ;
    %delay 10, 0;
    %load/vec4 v0x60000060d5f0_0;
    %inv;
    %store/vec4 v0x60000060d5f0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x147e054e0;
T_6 ;
    %delay 10, 0;
    %load/vec4 v0x60000060d320_0;
    %inv;
    %store/vec4 v0x60000060d320_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x147e054e0;
T_7 ;
    %vpi_call 2 43 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x147e054e0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x147e054e0;
T_8 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x60000060d440_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x60000060d170_0, 0, 9;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000060d4d0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000060d5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000060d320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000060d3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000060d560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000060d290_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000060d3b0_0, 0, 1;
    %delay 210, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000060d560_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000060d290_0, 0, 1;
    %delay 10, 0;
    %delay 3000, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000060d560_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000060d290_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x147e054e0;
T_9 ;
    %wait E_0x600003a04360;
    %load/vec4 v0x60000060d3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000060d4d0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x60000060d440_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x60000060d560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x60000060d4d0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000060d4d0_0, 0;
    %load/vec4 v0x60000060d440_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x60000060d440_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x147e054e0;
T_10 ;
    %wait E_0x600003a04390;
    %load/vec4 v0x60000060d3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x60000060d170_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x60000060d290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x60000060d170_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x60000060d170_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./Ram/dpram_aclk/tb/dpram_aclk_tb.v";
    "./Ram/dpram_aclk/src//dpram_aclk.v";
