{"vcs1":{"timestamp_begin":1762810785.441805498, "rt":1.48, "ut":1.17, "st":0.10}}
{"vcselab":{"timestamp_begin":1762810786.993242351, "rt":0.36, "ut":0.19, "st":0.09}}
{"link":{"timestamp_begin":1762810787.417301095, "rt":0.30, "ut":0.08, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1762810784.945276329}
{"VCS_COMP_START_TIME": 1762810784.945276329}
{"VCS_COMP_END_TIME": 1762810992.718564140}
{"VCS_USER_OPTIONS": "-full64 -R -gui -debug_pp -sverilog +v2k +define+DDR4_2G_X8 arch_package.sv proj_package.sv interface.sv StateTable.svp MemoryArray.svp ddr4_model.svp tb.sv"}
{"vcs1": {"peak_mem": 3661671}}
{"stitch_vcselab": {"peak_mem": 3661874}}
