
NODE2atmega.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000015c  00800200  000010d6  0000116a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000010d6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001c  0080035c  0080035c  000012c6  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000012c6  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001324  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000238  00000000  00000000  00001364  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000258c  00000000  00000000  0000159c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001704  00000000  00000000  00003b28  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001320  00000000  00000000  0000522c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000524  00000000  00000000  0000654c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000009d6  00000000  00000000  00006a70  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000f6e  00000000  00000000  00007446  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000198  00000000  00000000  000083b4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
       6:	00 00       	nop
       8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
       a:	00 00       	nop
       c:	3b c1       	rjmp	.+630    	; 0x284 <__vector_3>
       e:	00 00       	nop
      10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
      12:	00 00       	nop
      14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
      16:	00 00       	nop
      18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
      22:	00 00       	nop
      24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
      26:	00 00       	nop
      28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
      32:	00 00       	nop
      34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
      36:	00 00       	nop
      38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
      42:	00 00       	nop
      44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
      46:	00 00       	nop
      48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	b9 c0       	rjmp	.+370    	; 0x1c4 <__bad_interrupt>
      52:	00 00       	nop
      54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
      56:	00 00       	nop
      58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
      62:	00 00       	nop
      64:	af c0       	rjmp	.+350    	; 0x1c4 <__bad_interrupt>
      66:	00 00       	nop
      68:	ad c0       	rjmp	.+346    	; 0x1c4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
      72:	00 00       	nop
      74:	a7 c0       	rjmp	.+334    	; 0x1c4 <__bad_interrupt>
      76:	00 00       	nop
      78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a1 c0       	rjmp	.+322    	; 0x1c4 <__bad_interrupt>
      82:	00 00       	nop
      84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
      86:	00 00       	nop
      88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
      92:	00 00       	nop
      94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
      96:	00 00       	nop
      98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	ea c2       	rjmp	.+1492   	; 0x672 <__vector_39>
      9e:	00 00       	nop
      a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	57 03       	mulsu	r21, r23
      e6:	a9 03       	fmulsu	r18, r17
      e8:	a9 03       	fmulsu	r18, r17
      ea:	a9 03       	fmulsu	r18, r17
      ec:	a9 03       	fmulsu	r18, r17
      ee:	a9 03       	fmulsu	r18, r17
      f0:	a9 03       	fmulsu	r18, r17
      f2:	a9 03       	fmulsu	r18, r17
      f4:	57 03       	mulsu	r21, r23
      f6:	a9 03       	fmulsu	r18, r17
      f8:	a9 03       	fmulsu	r18, r17
      fa:	a9 03       	fmulsu	r18, r17
      fc:	a9 03       	fmulsu	r18, r17
      fe:	a9 03       	fmulsu	r18, r17
     100:	a9 03       	fmulsu	r18, r17
     102:	a9 03       	fmulsu	r18, r17
     104:	59 03       	fmul	r21, r17
     106:	a9 03       	fmulsu	r18, r17
     108:	a9 03       	fmulsu	r18, r17
     10a:	a9 03       	fmulsu	r18, r17
     10c:	a9 03       	fmulsu	r18, r17
     10e:	a9 03       	fmulsu	r18, r17
     110:	a9 03       	fmulsu	r18, r17
     112:	a9 03       	fmulsu	r18, r17
     114:	a9 03       	fmulsu	r18, r17
     116:	a9 03       	fmulsu	r18, r17
     118:	a9 03       	fmulsu	r18, r17
     11a:	a9 03       	fmulsu	r18, r17
     11c:	a9 03       	fmulsu	r18, r17
     11e:	a9 03       	fmulsu	r18, r17
     120:	a9 03       	fmulsu	r18, r17
     122:	a9 03       	fmulsu	r18, r17
     124:	59 03       	fmul	r21, r17
     126:	a9 03       	fmulsu	r18, r17
     128:	a9 03       	fmulsu	r18, r17
     12a:	a9 03       	fmulsu	r18, r17
     12c:	a9 03       	fmulsu	r18, r17
     12e:	a9 03       	fmulsu	r18, r17
     130:	a9 03       	fmulsu	r18, r17
     132:	a9 03       	fmulsu	r18, r17
     134:	a9 03       	fmulsu	r18, r17
     136:	a9 03       	fmulsu	r18, r17
     138:	a9 03       	fmulsu	r18, r17
     13a:	a9 03       	fmulsu	r18, r17
     13c:	a9 03       	fmulsu	r18, r17
     13e:	a9 03       	fmulsu	r18, r17
     140:	a9 03       	fmulsu	r18, r17
     142:	a9 03       	fmulsu	r18, r17
     144:	a5 03       	fmuls	r18, r21
     146:	a9 03       	fmulsu	r18, r17
     148:	a9 03       	fmulsu	r18, r17
     14a:	a9 03       	fmulsu	r18, r17
     14c:	a9 03       	fmulsu	r18, r17
     14e:	a9 03       	fmulsu	r18, r17
     150:	a9 03       	fmulsu	r18, r17
     152:	a9 03       	fmulsu	r18, r17
     154:	82 03       	fmuls	r16, r18
     156:	a9 03       	fmulsu	r18, r17
     158:	a9 03       	fmulsu	r18, r17
     15a:	a9 03       	fmulsu	r18, r17
     15c:	a9 03       	fmulsu	r18, r17
     15e:	a9 03       	fmulsu	r18, r17
     160:	a9 03       	fmulsu	r18, r17
     162:	a9 03       	fmulsu	r18, r17
     164:	a9 03       	fmulsu	r18, r17
     166:	a9 03       	fmulsu	r18, r17
     168:	a9 03       	fmulsu	r18, r17
     16a:	a9 03       	fmulsu	r18, r17
     16c:	a9 03       	fmulsu	r18, r17
     16e:	a9 03       	fmulsu	r18, r17
     170:	a9 03       	fmulsu	r18, r17
     172:	a9 03       	fmulsu	r18, r17
     174:	76 03       	mulsu	r23, r22
     176:	a9 03       	fmulsu	r18, r17
     178:	a9 03       	fmulsu	r18, r17
     17a:	a9 03       	fmulsu	r18, r17
     17c:	a9 03       	fmulsu	r18, r17
     17e:	a9 03       	fmulsu	r18, r17
     180:	a9 03       	fmulsu	r18, r17
     182:	a9 03       	fmulsu	r18, r17
     184:	94 03       	fmuls	r17, r20

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e6 ed       	ldi	r30, 0xD6	; 214
     19e:	f0 e1       	ldi	r31, 0x10	; 16
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ac 35       	cpi	r26, 0x5C	; 92
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	ac e5       	ldi	r26, 0x5C	; 92
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a8 37       	cpi	r26, 0x78	; 120
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	bc d0       	rcall	.+376    	; 0x33a <main>
     1c2:	87 c7       	rjmp	.+3854   	; 0x10d2 <_exit>

000001c4 <__bad_interrupt>:
     1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <ADC_read>:
}

uint8_t ADC_read( void )
{
	// Reference selection: AVCC w/ external capacitor at AREF. Left adjust result
	ADMUX |= (1 << REFS0) | (1 << ADLAR);
     1c6:	ec e7       	ldi	r30, 0x7C	; 124
     1c8:	f0 e0       	ldi	r31, 0x00	; 0
     1ca:	80 81       	ld	r24, Z
     1cc:	80 66       	ori	r24, 0x60	; 96
     1ce:	80 83       	st	Z, r24
	
	// Start conversion
	ADCSRA |= (1 << ADSC);
     1d0:	ea e7       	ldi	r30, 0x7A	; 122
     1d2:	f0 e0       	ldi	r31, 0x00	; 0
     1d4:	80 81       	ld	r24, Z
     1d6:	80 64       	ori	r24, 0x40	; 64
     1d8:	80 83       	st	Z, r24
	
	// Wait until conversion is complete
	while(ADCSRA & (1 << ADSC));
     1da:	80 81       	ld	r24, Z
     1dc:	86 fd       	sbrc	r24, 6
     1de:	fd cf       	rjmp	.-6      	; 0x1da <ADC_read+0x14>
	
	// Read converted data
	return ADCH;
     1e0:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
     1e4:	08 95       	ret

000001e6 <CAN_init>:
		//Message not received
		//message.id = -1;
	//}
	
	return message;
}
     1e6:	cf 93       	push	r28
     1e8:	df 93       	push	r29
     1ea:	1f d1       	rcall	.+574    	; 0x42a <MCP_init>
     1ec:	48 e6       	ldi	r20, 0x68	; 104
     1ee:	60 e6       	ldi	r22, 0x60	; 96
     1f0:	80 e6       	ldi	r24, 0x60	; 96
     1f2:	34 d1       	rcall	.+616    	; 0x45c <MCP_bit_modify>
     1f4:	41 e0       	ldi	r20, 0x01	; 1
     1f6:	63 e0       	ldi	r22, 0x03	; 3
     1f8:	8b e2       	ldi	r24, 0x2B	; 43
     1fa:	30 d1       	rcall	.+608    	; 0x45c <MCP_bit_modify>
     1fc:	40 e0       	ldi	r20, 0x00	; 0
     1fe:	60 ee       	ldi	r22, 0xE0	; 224
     200:	8f e0       	ldi	r24, 0x0F	; 15
     202:	2c d1       	rcall	.+600    	; 0x45c <MCP_bit_modify>
     204:	8e e0       	ldi	r24, 0x0E	; 14
     206:	ff d0       	rcall	.+510    	; 0x406 <MCP_read>
     208:	1f 92       	push	r1
     20a:	8f 93       	push	r24
     20c:	c7 e0       	ldi	r28, 0x07	; 7
     20e:	d2 e0       	ldi	r29, 0x02	; 2
     210:	df 93       	push	r29
     212:	cf 93       	push	r28
     214:	2c d3       	rcall	.+1624   	; 0x86e <printf>
     216:	8c e2       	ldi	r24, 0x2C	; 44
     218:	f6 d0       	rcall	.+492    	; 0x406 <MCP_read>
     21a:	1f 92       	push	r1
     21c:	8f 93       	push	r24
     21e:	df 93       	push	r29
     220:	cf 93       	push	r28
     222:	25 d3       	rcall	.+1610   	; 0x86e <printf>
     224:	8d e2       	ldi	r24, 0x2D	; 45
     226:	ef d0       	rcall	.+478    	; 0x406 <MCP_read>
     228:	1f 92       	push	r1
     22a:	8f 93       	push	r24
     22c:	8c e1       	ldi	r24, 0x1C	; 28
     22e:	92 e0       	ldi	r25, 0x02	; 2
     230:	9f 93       	push	r25
     232:	8f 93       	push	r24
     234:	1c d3       	rcall	.+1592   	; 0x86e <printf>
     236:	8e e0       	ldi	r24, 0x0E	; 14
     238:	e6 d0       	rcall	.+460    	; 0x406 <MCP_read>
     23a:	80 7e       	andi	r24, 0xE0	; 224
     23c:	2d b7       	in	r18, 0x3d	; 61
     23e:	3e b7       	in	r19, 0x3e	; 62
     240:	24 5f       	subi	r18, 0xF4	; 244
     242:	3f 4f       	sbci	r19, 0xFF	; 255
     244:	0f b6       	in	r0, 0x3f	; 63
     246:	f8 94       	cli
     248:	3e bf       	out	0x3e, r19	; 62
     24a:	0f be       	out	0x3f, r0	; 63
     24c:	2d bf       	out	0x3d, r18	; 61
     24e:	88 23       	and	r24, r24
     250:	51 f0       	breq	.+20     	; 0x266 <CAN_init+0x80>
     252:	84 e3       	ldi	r24, 0x34	; 52
     254:	92 e0       	ldi	r25, 0x02	; 2
     256:	9f 93       	push	r25
     258:	8f 93       	push	r24
     25a:	09 d3       	rcall	.+1554   	; 0x86e <printf>
     25c:	0f 90       	pop	r0
     25e:	0f 90       	pop	r0
     260:	81 e0       	ldi	r24, 0x01	; 1
     262:	90 e0       	ldi	r25, 0x00	; 0
     264:	02 c0       	rjmp	.+4      	; 0x26a <CAN_init+0x84>
     266:	80 e0       	ldi	r24, 0x00	; 0
     268:	90 e0       	ldi	r25, 0x00	; 0
     26a:	df 91       	pop	r29
     26c:	cf 91       	pop	r28
     26e:	08 95       	ret

00000270 <CAN_int_vect>:
     270:	40 e0       	ldi	r20, 0x00	; 0
     272:	61 e0       	ldi	r22, 0x01	; 1
     274:	8c e2       	ldi	r24, 0x2C	; 44
     276:	f2 d0       	rcall	.+484    	; 0x45c <MCP_bit_modify>
     278:	81 e0       	ldi	r24, 0x01	; 1
     27a:	80 93 5c 03 	sts	0x035C, r24	; 0x80035c <__data_end>
     27e:	80 e0       	ldi	r24, 0x00	; 0
     280:	90 e0       	ldi	r25, 0x00	; 0
     282:	08 95       	ret

00000284 <__vector_3>:

//Interrupt service routine for CAN bus
ISR(INT2_vect) {
     284:	1f 92       	push	r1
     286:	0f 92       	push	r0
     288:	0f b6       	in	r0, 0x3f	; 63
     28a:	0f 92       	push	r0
     28c:	11 24       	eor	r1, r1
     28e:	0b b6       	in	r0, 0x3b	; 59
     290:	0f 92       	push	r0
     292:	2f 93       	push	r18
     294:	3f 93       	push	r19
     296:	4f 93       	push	r20
     298:	5f 93       	push	r21
     29a:	6f 93       	push	r22
     29c:	7f 93       	push	r23
     29e:	8f 93       	push	r24
     2a0:	9f 93       	push	r25
     2a2:	af 93       	push	r26
     2a4:	bf 93       	push	r27
     2a6:	ef 93       	push	r30
     2a8:	ff 93       	push	r31
//	_delay_ms(10);
	CAN_int_vect();
     2aa:	e2 df       	rcall	.-60     	; 0x270 <CAN_int_vect>
   printf("INTERRUPT\r\n");
     2ac:	8e e7       	ldi	r24, 0x7E	; 126
     2ae:	92 e0       	ldi	r25, 0x02	; 2
     2b0:	f1 d2       	rcall	.+1506   	; 0x894 <puts>
// 	else if (interrupt & MCP_RX1IF){
// 		rx_flag = 1;
// 		// clear CANINTF.RX1IF
// 		MCP_bit_modify(MCP_CANINTF, 0x02, 0x00);
// 	}
}
     2b2:	ff 91       	pop	r31
     2b4:	ef 91       	pop	r30
     2b6:	bf 91       	pop	r27
     2b8:	af 91       	pop	r26
     2ba:	9f 91       	pop	r25
     2bc:	8f 91       	pop	r24
     2be:	7f 91       	pop	r23
     2c0:	6f 91       	pop	r22
     2c2:	5f 91       	pop	r21
     2c4:	4f 91       	pop	r20
     2c6:	3f 91       	pop	r19
     2c8:	2f 91       	pop	r18
     2ca:	0f 90       	pop	r0
     2cc:	0b be       	out	0x3b, r0	; 59
     2ce:	0f 90       	pop	r0
     2d0:	0f be       	out	0x3f, r0	; 63
     2d2:	0f 90       	pop	r0
     2d4:	1f 90       	pop	r1
     2d6:	18 95       	reti

000002d8 <DAC_init>:
#include <avr/interrupt.h>
#include "TWI_MASTER.h"
#include "UART.h"

void DAC_init() {
	sei();
     2d8:	78 94       	sei
	TWI_Master_Initialise();
     2da:	9f c1       	rjmp	.+830    	; 0x61a <TWI_Master_Initialise>
     2dc:	08 95       	ret

000002de <DAC_send>:
}

void DAC_send(uint8_t data) {
     2de:	cf 93       	push	r28
     2e0:	df 93       	push	r29
     2e2:	00 d0       	rcall	.+0      	; 0x2e4 <DAC_send+0x6>
     2e4:	cd b7       	in	r28, 0x3d	; 61
     2e6:	de b7       	in	r29, 0x3e	; 62
	uint8_t address = 0b01010000;
	uint8_t command = 0b0;
	
	uint8_t message[3];
	message[0] = address;
     2e8:	90 e5       	ldi	r25, 0x50	; 80
     2ea:	99 83       	std	Y+1, r25	; 0x01
	message[1] = command;
     2ec:	1a 82       	std	Y+2, r1	; 0x02
	message[2] = data;
     2ee:	8b 83       	std	Y+3, r24	; 0x03
	
	TWI_Start_Transceiver_With_Data(message, 3);
     2f0:	63 e0       	ldi	r22, 0x03	; 3
     2f2:	ce 01       	movw	r24, r28
     2f4:	01 96       	adiw	r24, 0x01	; 1
     2f6:	9b d1       	rcall	.+822    	; 0x62e <TWI_Start_Transceiver_With_Data>
     2f8:	0f 90       	pop	r0
     2fa:	0f 90       	pop	r0
     2fc:	0f 90       	pop	r0
     2fe:	df 91       	pop	r29
     300:	cf 91       	pop	r28
     302:	08 95       	ret

00000304 <IR_read>:
uint8_t IR_read( void )
{
	static uint8_t values[4];
	int avg = 0;
	
	values[0] = ADC_read();
     304:	60 df       	rcall	.-320    	; 0x1c6 <ADC_read>
     306:	ed e5       	ldi	r30, 0x5D	; 93
     308:	f3 e0       	ldi	r31, 0x03	; 3
     30a:	80 83       	st	Z, r24
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     30c:	93 81       	ldd	r25, Z+3	; 0x03
		if (i != 0){
			values[i] = values[i - 1];
     30e:	22 81       	ldd	r18, Z+2	; 0x02
     310:	23 83       	std	Z+3, r18	; 0x03
	static uint8_t values[4];
	int avg = 0;
	
	values[0] = ADC_read();
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     312:	30 e0       	ldi	r19, 0x00	; 0
     314:	29 0f       	add	r18, r25
     316:	31 1d       	adc	r19, r1
		if (i != 0){
			values[i] = values[i - 1];
     318:	91 81       	ldd	r25, Z+1	; 0x01
     31a:	92 83       	std	Z+2, r25	; 0x02
	static uint8_t values[4];
	int avg = 0;
	
	values[0] = ADC_read();
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     31c:	29 0f       	add	r18, r25
     31e:	31 1d       	adc	r19, r1
		if (i != 0){
			values[i] = values[i - 1];
     320:	81 83       	std	Z+1, r24	; 0x01
	static uint8_t values[4];
	int avg = 0;
	
	values[0] = ADC_read();
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     322:	a9 01       	movw	r20, r18
     324:	48 0f       	add	r20, r24
     326:	51 1d       	adc	r21, r1
     328:	ca 01       	movw	r24, r20
		if (i != 0){
			values[i] = values[i - 1];
		}
	}
	avg = avg / 4;
	return avg;
     32a:	99 23       	and	r25, r25
     32c:	0c f4       	brge	.+2      	; 0x330 <IR_read+0x2c>
     32e:	03 96       	adiw	r24, 0x03	; 3
     330:	95 95       	asr	r25
     332:	87 95       	ror	r24
     334:	95 95       	asr	r25
     336:	87 95       	ror	r24
     338:	08 95       	ret

0000033a <main>:
	int prev_ir_val = 0;
	

    int main(void){
		
		cli();
     33a:	f8 94       	cli
		
		DDRF &= ~(1 << PINF0); //Set F0(ADC0) as input
     33c:	80 98       	cbi	0x10, 0	; 16
		
		EICRA |= (0 << ISC21) | (0 << ISC20);
     33e:	e9 e6       	ldi	r30, 0x69	; 105
     340:	f0 e0       	ldi	r31, 0x00	; 0
     342:	80 81       	ld	r24, Z
     344:	80 83       	st	Z, r24
		// Enable external interrupts of INT2
		EIMSK |= (1 << INT2);
     346:	ea 9a       	sbi	0x1d, 2	; 29
		
		DDRD &= ~(1 << PIND2);		//Set D2(INT2) as input
     348:	52 98       	cbi	0x0a, 2	; 10
		//int variabel = 1;
		
		can_msg can_msg_send;
		volatile can_msg can_msg_receive;
		
		UART_Init(UBRREG);
     34a:	87 e6       	ldi	r24, 0x67	; 103
     34c:	90 e0       	ldi	r25, 0x00	; 0
     34e:	2a d2       	rcall	.+1108   	; 0x7a4 <UART_Init>
 		SPI_init();
     350:	39 d1       	rcall	.+626    	; 0x5c4 <SPI_init>
 		MCP_init();
     352:	6b d0       	rcall	.+214    	; 0x42a <MCP_init>
     354:	48 df       	rcall	.-368    	; 0x1e6 <CAN_init>

		if (CAN_init() == 0) {
     356:	89 2b       	or	r24, r25
     358:	41 f4       	brne	.+16     	; 0x36a <main+0x30>
     35a:	89 e8       	ldi	r24, 0x89	; 137
     35c:	92 e0       	ldi	r25, 0x02	; 2
			printf("CAN BE WORKING\n\r");
     35e:	9f 93       	push	r25
     360:	8f 93       	push	r24
     362:	85 d2       	rcall	.+1290   	; 0x86e <printf>
     364:	0f 90       	pop	r0
     366:	0f 90       	pop	r0
     368:	07 c0       	rjmp	.+14     	; 0x378 <main+0x3e>
     36a:	8a e9       	ldi	r24, 0x9A	; 154
     36c:	92 e0       	ldi	r25, 0x02	; 2
			can_msg_send.id = 2;
			can_msg_send.length = 8;
			} else {
			printf("CAN NOT BE WORKING \n\r");
     36e:	9f 93       	push	r25
     370:	8f 93       	push	r24
     372:	7d d2       	rcall	.+1274   	; 0x86e <printf>
     374:	0f 90       	pop	r0
     376:	0f 90       	pop	r0
     378:	80 eb       	ldi	r24, 0xB0	; 176
     37a:	92 e0       	ldi	r25, 0x02	; 2
		}
		printf("Kommer den hit? \n\r");
     37c:	9f 93       	push	r25
     37e:	8f 93       	push	r24
     380:	76 d2       	rcall	.+1260   	; 0x86e <printf>
     382:	aa df       	rcall	.-172    	; 0x2d8 <DAC_init>
     384:	ec d0       	rcall	.+472    	; 0x55e <motor_init>
		
		DAC_init();
     386:	83 ec       	ldi	r24, 0xC3	; 195
     388:	92 e0       	ldi	r25, 0x02	; 2
		motor_init();
     38a:	9f 93       	push	r25
     38c:	8f 93       	push	r24
		
		printf("Kommer den hit?\n\r");
     38e:	6f d2       	rcall	.+1246   	; 0x86e <printf>
     390:	0f 90       	pop	r0
     392:	0f 90       	pop	r0
     394:	0f 90       	pop	r0
     396:	0f 90       	pop	r0
     398:	05 ed       	ldi	r16, 0xD5	; 213
     39a:	12 e0       	ldi	r17, 0x02	; 2
     39c:	cf ee       	ldi	r28, 0xEF	; 239
			DAC_send(255);
		ir_val = IR_read();
		//printf("ting er av verdi %d\n\r",ir_val);
		if (ir_val - prev_ir_val != 0){
			if (ir_val == 0){
				printf("Lives have been reduced\n\r");
     39e:	d2 e0       	ldi	r29, 0x02	; 2
     3a0:	8f ef       	ldi	r24, 0xFF	; 255
			}
			prev_ir_val = ir_val;
			printf("lives have not been reduced\n\r");
     3a2:	9d df       	rcall	.-198    	; 0x2de <DAC_send>
     3a4:	af df       	rcall	.-162    	; 0x304 <IR_read>
		motor_init();
		
		printf("Kommer den hit?\n\r");

	while(1){
			DAC_send(255);
     3a6:	90 e0       	ldi	r25, 0x00	; 0
     3a8:	90 93 6b 03 	sts	0x036B, r25	; 0x80036b <ir_val+0x1>
		ir_val = IR_read();
     3ac:	80 93 6a 03 	sts	0x036A, r24	; 0x80036a <ir_val>
     3b0:	20 91 61 03 	lds	r18, 0x0361	; 0x800361 <prev_ir_val>
     3b4:	30 91 62 03 	lds	r19, 0x0362	; 0x800362 <prev_ir_val+0x1>
		//printf("ting er av verdi %d\n\r",ir_val);
		if (ir_val - prev_ir_val != 0){
     3b8:	82 17       	cp	r24, r18
     3ba:	93 07       	cpc	r25, r19
     3bc:	89 f3       	breq	.-30     	; 0x3a0 <main+0x66>
     3be:	89 2b       	or	r24, r25
     3c0:	29 f4       	brne	.+10     	; 0x3cc <main+0x92>
     3c2:	1f 93       	push	r17
     3c4:	0f 93       	push	r16
			if (ir_val == 0){
     3c6:	53 d2       	rcall	.+1190   	; 0x86e <printf>
     3c8:	0f 90       	pop	r0
				printf("Lives have been reduced\n\r");
     3ca:	0f 90       	pop	r0
     3cc:	80 91 6a 03 	lds	r24, 0x036A	; 0x80036a <ir_val>
     3d0:	90 91 6b 03 	lds	r25, 0x036B	; 0x80036b <ir_val+0x1>
			}
			prev_ir_val = ir_val;
     3d4:	90 93 62 03 	sts	0x0362, r25	; 0x800362 <prev_ir_val+0x1>
     3d8:	80 93 61 03 	sts	0x0361, r24	; 0x800361 <prev_ir_val>
     3dc:	df 93       	push	r29
     3de:	cf 93       	push	r28
     3e0:	46 d2       	rcall	.+1164   	; 0x86e <printf>
     3e2:	0f 90       	pop	r0
			printf("lives have not been reduced\n\r");
     3e4:	0f 90       	pop	r0
     3e6:	dc cf       	rjmp	.-72     	; 0x3a0 <main+0x66>

000003e8 <MCP_reset>:
     3e8:	80 e0       	ldi	r24, 0x00	; 0
     3ea:	90 e0       	ldi	r25, 0x00	; 0
     3ec:	0d d1       	rcall	.+538    	; 0x608 <SPI_set_ss>
     3ee:	80 ec       	ldi	r24, 0xC0	; 192
     3f0:	05 d1       	rcall	.+522    	; 0x5fc <SPI_send>
	SPI_send(MCP_READ_STATUS);
	uint8_t status = SPI_send(0);
	SPI_set_ss(1);
	
	return status;
}
     3f2:	8f e1       	ldi	r24, 0x1F	; 31
     3f4:	93 e0       	ldi	r25, 0x03	; 3
     3f6:	01 97       	sbiw	r24, 0x01	; 1
     3f8:	f1 f7       	brne	.-4      	; 0x3f6 <MCP_reset+0xe>
     3fa:	00 c0       	rjmp	.+0      	; 0x3fc <MCP_reset+0x14>
     3fc:	00 00       	nop
     3fe:	81 e0       	ldi	r24, 0x01	; 1
     400:	90 e0       	ldi	r25, 0x00	; 0
     402:	02 c1       	rjmp	.+516    	; 0x608 <SPI_set_ss>
     404:	08 95       	ret

00000406 <MCP_read>:
     406:	cf 93       	push	r28
     408:	c8 2f       	mov	r28, r24
     40a:	80 e0       	ldi	r24, 0x00	; 0
     40c:	90 e0       	ldi	r25, 0x00	; 0
     40e:	fc d0       	rcall	.+504    	; 0x608 <SPI_set_ss>
     410:	83 e0       	ldi	r24, 0x03	; 3
     412:	f4 d0       	rcall	.+488    	; 0x5fc <SPI_send>
     414:	8c 2f       	mov	r24, r28
     416:	f2 d0       	rcall	.+484    	; 0x5fc <SPI_send>
     418:	80 e0       	ldi	r24, 0x00	; 0
     41a:	f0 d0       	rcall	.+480    	; 0x5fc <SPI_send>
     41c:	c8 2f       	mov	r28, r24
     41e:	81 e0       	ldi	r24, 0x01	; 1
     420:	90 e0       	ldi	r25, 0x00	; 0
     422:	f2 d0       	rcall	.+484    	; 0x608 <SPI_set_ss>
     424:	8c 2f       	mov	r24, r28
     426:	cf 91       	pop	r28
     428:	08 95       	ret

0000042a <MCP_init>:
     42a:	cc d0       	rcall	.+408    	; 0x5c4 <SPI_init>
     42c:	dd df       	rcall	.-70     	; 0x3e8 <MCP_reset>
     42e:	8d e0       	ldi	r24, 0x0D	; 13
     430:	93 e0       	ldi	r25, 0x03	; 3
     432:	9f 93       	push	r25
     434:	8f 93       	push	r24
     436:	1b d2       	rcall	.+1078   	; 0x86e <printf>
     438:	8e e0       	ldi	r24, 0x0E	; 14
     43a:	e5 df       	rcall	.-54     	; 0x406 <MCP_read>
     43c:	80 7e       	andi	r24, 0xE0	; 224
     43e:	0f 90       	pop	r0
     440:	0f 90       	pop	r0
     442:	80 38       	cpi	r24, 0x80	; 128
     444:	49 f0       	breq	.+18     	; 0x458 <MCP_init+0x2e>
     446:	87 e1       	ldi	r24, 0x17	; 23
     448:	93 e0       	ldi	r25, 0x03	; 3
     44a:	9f 93       	push	r25
     44c:	8f 93       	push	r24
     44e:	0f d2       	rcall	.+1054   	; 0x86e <printf>
     450:	0f 90       	pop	r0
     452:	0f 90       	pop	r0
     454:	81 e0       	ldi	r24, 0x01	; 1
     456:	08 95       	ret
     458:	80 e0       	ldi	r24, 0x00	; 0
     45a:	08 95       	ret

0000045c <MCP_bit_modify>:

void MCP_bit_modify( uint8_t address, uint8_t mask, uint8_t data )
{
     45c:	1f 93       	push	r17
     45e:	cf 93       	push	r28
     460:	df 93       	push	r29
     462:	18 2f       	mov	r17, r24
     464:	d6 2f       	mov	r29, r22
     466:	c4 2f       	mov	r28, r20
	SPI_set_ss(0);
     468:	80 e0       	ldi	r24, 0x00	; 0
     46a:	90 e0       	ldi	r25, 0x00	; 0
     46c:	cd d0       	rcall	.+410    	; 0x608 <SPI_set_ss>
	SPI_send(MCP_BITMOD);
     46e:	85 e0       	ldi	r24, 0x05	; 5
     470:	c5 d0       	rcall	.+394    	; 0x5fc <SPI_send>
	
	SPI_send(address);
     472:	81 2f       	mov	r24, r17
     474:	c3 d0       	rcall	.+390    	; 0x5fc <SPI_send>
	SPI_send(mask);
     476:	8d 2f       	mov	r24, r29
     478:	c1 d0       	rcall	.+386    	; 0x5fc <SPI_send>
	SPI_send(data);
     47a:	8c 2f       	mov	r24, r28
     47c:	bf d0       	rcall	.+382    	; 0x5fc <SPI_send>
	
	SPI_set_ss(1);
     47e:	81 e0       	ldi	r24, 0x01	; 1
     480:	90 e0       	ldi	r25, 0x00	; 0
     482:	c2 d0       	rcall	.+388    	; 0x608 <SPI_set_ss>
     484:	df 91       	pop	r29
}
     486:	cf 91       	pop	r28
     488:	1f 91       	pop	r17
     48a:	08 95       	ret

0000048c <motor_reset_encoder>:
     48c:	e2 e0       	ldi	r30, 0x02	; 2
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     48e:	f1 e0       	ldi	r31, 0x01	; 1
     490:	80 81       	ld	r24, Z
     492:	8f 7b       	andi	r24, 0xBF	; 191
     494:	80 83       	st	Z, r24
     496:	8f e1       	ldi	r24, 0x1F	; 31
     498:	93 e0       	ldi	r25, 0x03	; 3
     49a:	01 97       	sbiw	r24, 0x01	; 1
     49c:	f1 f7       	brne	.-4      	; 0x49a <motor_reset_encoder+0xe>
     49e:	00 c0       	rjmp	.+0      	; 0x4a0 <motor_reset_encoder+0x14>
     4a0:	00 00       	nop
     4a2:	80 81       	ld	r24, Z
     4a4:	80 64       	ori	r24, 0x40	; 64
     4a6:	80 83       	st	Z, r24
     4a8:	08 95       	ret

000004aa <motor_set_direction>:
     4aa:	88 23       	and	r24, r24
     4ac:	19 f0       	breq	.+6      	; 0x4b4 <motor_set_direction+0xa>
     4ae:	81 30       	cpi	r24, 0x01	; 1
     4b0:	39 f0       	breq	.+14     	; 0x4c0 <motor_set_direction+0x16>
     4b2:	08 95       	ret
     4b4:	e2 e0       	ldi	r30, 0x02	; 2
     4b6:	f1 e0       	ldi	r31, 0x01	; 1
     4b8:	80 81       	ld	r24, Z
     4ba:	8d 7f       	andi	r24, 0xFD	; 253
     4bc:	80 83       	st	Z, r24
     4be:	08 95       	ret
     4c0:	e2 e0       	ldi	r30, 0x02	; 2
     4c2:	f1 e0       	ldi	r31, 0x01	; 1
     4c4:	80 81       	ld	r24, Z
     4c6:	82 60       	ori	r24, 0x02	; 2
     4c8:	80 83       	st	Z, r24
     4ca:	08 95       	ret

000004cc <motor_read_rotation>:
}

int16_t motor_read_rotation(uint8_t reset_flag){
     4cc:	cf 93       	push	r28
     4ce:	df 93       	push	r29
	 |	    clear/set SEL opposite of datasheet        |
	 |  We don't know why, perhaps faulty motor box?   |
	 *-------------------------------------------------*/
	
	//Set !OE low to enable output of encoder
	clear_bit(PORTH, PH5);
     4d0:	e2 e0       	ldi	r30, 0x02	; 2
     4d2:	f1 e0       	ldi	r31, 0x01	; 1
     4d4:	90 81       	ld	r25, Z
     4d6:	9f 7d       	andi	r25, 0xDF	; 223
     4d8:	90 83       	st	Z, r25
	
	//Set SEL high to get low byte
	set_bit(PORTH, PH3);
     4da:	90 81       	ld	r25, Z
     4dc:	98 60       	ori	r25, 0x08	; 8
     4de:	90 83       	st	Z, r25
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     4e0:	af ee       	ldi	r26, 0xEF	; 239
     4e2:	b0 e0       	ldi	r27, 0x00	; 0
     4e4:	11 97       	sbiw	r26, 0x01	; 1
     4e6:	f1 f7       	brne	.-4      	; 0x4e4 <motor_read_rotation+0x18>
     4e8:	00 c0       	rjmp	.+0      	; 0x4ea <motor_read_rotation+0x1e>
     4ea:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read LSB
	uint8_t low = PINK;
     4ec:	a6 e0       	ldi	r26, 0x06	; 6
     4ee:	b1 e0       	ldi	r27, 0x01	; 1
     4f0:	cc 91       	ld	r28, X
	
	//Set SEL low to get high byte
	clear_bit(PORTH, PH3);
     4f2:	90 81       	ld	r25, Z
     4f4:	97 7f       	andi	r25, 0xF7	; 247
     4f6:	90 83       	st	Z, r25
     4f8:	ef ee       	ldi	r30, 0xEF	; 239
     4fa:	f0 e0       	ldi	r31, 0x00	; 0
     4fc:	31 97       	sbiw	r30, 0x01	; 1
     4fe:	f1 f7       	brne	.-4      	; 0x4fc <motor_read_rotation+0x30>
     500:	00 c0       	rjmp	.+0      	; 0x502 <motor_read_rotation+0x36>
     502:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read MSB
	uint8_t high = PINK;
     504:	dc 91       	ld	r29, X
	if (reset_flag) {
     506:	81 11       	cpse	r24, r1
 		//Toggle !RST to reset encoder
		motor_reset_encoder();
     508:	c1 df       	rcall	.-126    	; 0x48c <motor_reset_encoder>
	}
	//Set !OE high to disable output of encoder
	set_bit(PORTH, PH5);
     50a:	e2 e0       	ldi	r30, 0x02	; 2
     50c:	f1 e0       	ldi	r31, 0x01	; 1
     50e:	80 81       	ld	r24, Z
     510:	80 62       	ori	r24, 0x20	; 32
     512:	80 83       	st	Z, r24
	
	int16_t rot = (int16_t) ( (high << 8) | low);
	
	return rot;
     514:	8c 2f       	mov	r24, r28
     516:	90 e0       	ldi	r25, 0x00	; 0
}
     518:	9d 2b       	or	r25, r29
     51a:	df 91       	pop	r29
     51c:	cf 91       	pop	r28
     51e:	08 95       	ret

00000520 <motor_calibrate>:

void motor_calibrate() {
     520:	cf 93       	push	r28
     522:	df 93       	push	r29
	motor_set_direction(LEFT);
     524:	80 e0       	ldi	r24, 0x00	; 0
     526:	c1 df       	rcall	.-126    	; 0x4aa <motor_set_direction>
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     528:	84 e6       	ldi	r24, 0x64	; 100
     52a:	d9 de       	rcall	.-590    	; 0x2de <DAC_send>
}

void motor_calibrate() {
	motor_set_direction(LEFT);
	motor_set_speed(100);
	int16_t cur_rot = motor_read_rotation(0);
     52c:	80 e0       	ldi	r24, 0x00	; 0
     52e:	ce df       	rcall	.-100    	; 0x4cc <motor_read_rotation>
     530:	ec 01       	movw	r28, r24
     532:	01 c0       	rjmp	.+2      	; 0x536 <motor_calibrate+0x16>
     534:	ec 01       	movw	r28, r24
	// tester encodern for å se om den fungerer som angitt
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
     536:	2f ef       	ldi	r18, 0xFF	; 255
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     538:	83 ef       	ldi	r24, 0xF3	; 243
     53a:	91 e0       	ldi	r25, 0x01	; 1
     53c:	21 50       	subi	r18, 0x01	; 1
     53e:	80 40       	sbci	r24, 0x00	; 0
     540:	90 40       	sbci	r25, 0x00	; 0
     542:	e1 f7       	brne	.-8      	; 0x53c <motor_calibrate+0x1c>
     544:	00 c0       	rjmp	.+0      	; 0x546 <motor_calibrate+0x26>
     546:	00 00       	nop
     548:	80 e0       	ldi	r24, 0x00	; 0
     54a:	c0 df       	rcall	.-128    	; 0x4cc <motor_read_rotation>
	motor_set_speed(100);
	int16_t cur_rot = motor_read_rotation(0);
	
	// tester encodern for å se om den fungerer som angitt
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
     54c:	8c 17       	cp	r24, r28
     54e:	9d 07       	cpc	r25, r29
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
	}
	motor_reset_encoder();
     550:	89 f7       	brne	.-30     	; 0x534 <motor_calibrate+0x14>
     552:	9c df       	rcall	.-200    	; 0x48c <motor_reset_encoder>
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     554:	80 e0       	ldi	r24, 0x00	; 0
     556:	c3 de       	rcall	.-634    	; 0x2de <DAC_send>
     558:	df 91       	pop	r29
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
	}
	motor_reset_encoder();
	motor_set_speed(0);
}
     55a:	cf 91       	pop	r28
     55c:	08 95       	ret

0000055e <motor_init>:
     55e:	e1 e0       	ldi	r30, 0x01	; 1
#include "DAC_driver.h"

void motor_init(){
	
	// Enable motor
	set_bit(DDRH, PH4);
     560:	f1 e0       	ldi	r31, 0x01	; 1
     562:	80 81       	ld	r24, Z
     564:	80 61       	ori	r24, 0x10	; 16
     566:	80 83       	st	Z, r24
	set_bit(PORTH, PH4);
     568:	a2 e0       	ldi	r26, 0x02	; 2
     56a:	b1 e0       	ldi	r27, 0x01	; 1
     56c:	8c 91       	ld	r24, X
     56e:	80 61       	ori	r24, 0x10	; 16
     570:	8c 93       	st	X, r24
	
	// Set direction pin to output
	set_bit(DDRH, PH1);
     572:	80 81       	ld	r24, Z
     574:	82 60       	ori	r24, 0x02	; 2
     576:	80 83       	st	Z, r24
	
	//--------------------Set encoder pins to output and input mode----------------------
	
	// Output Enable pin (active low): !OE
	set_bit(DDRH, PH5);
     578:	80 81       	ld	r24, Z
     57a:	80 62       	ori	r24, 0x20	; 32
     57c:	80 83       	st	Z, r24
	
	//Selection pin: SEL
	set_bit(DDRH, PH3);
     57e:	80 81       	ld	r24, Z
     580:	88 60       	ori	r24, 0x08	; 8
     582:	80 83       	st	Z, r24
	
	// Set Reset pin: RST
	set_bit(DDRH, PH6);
     584:	80 81       	ld	r24, Z
     586:	80 64       	ori	r24, 0x40	; 64
     588:	80 83       	st	Z, r24
	// Reset encoder
	motor_reset_encoder();
     58a:	80 df       	rcall	.-256    	; 0x48c <motor_reset_encoder>
	
	// Set data bits to input: ??Ikke helt sikker på hva disse skal brukes til, encodern gir ut verdier igjennom MJ2
	clear_bit(DDRK, PK0);
     58c:	e7 e0       	ldi	r30, 0x07	; 7
     58e:	f1 e0       	ldi	r31, 0x01	; 1
     590:	80 81       	ld	r24, Z
     592:	8e 7f       	andi	r24, 0xFE	; 254
     594:	80 83       	st	Z, r24
	clear_bit(DDRK, PK1);
     596:	80 81       	ld	r24, Z
     598:	8d 7f       	andi	r24, 0xFD	; 253
     59a:	80 83       	st	Z, r24
	clear_bit(DDRK, PK2);
     59c:	80 81       	ld	r24, Z
     59e:	8b 7f       	andi	r24, 0xFB	; 251
     5a0:	80 83       	st	Z, r24
	clear_bit(DDRK, PK3);
     5a2:	80 81       	ld	r24, Z
     5a4:	87 7f       	andi	r24, 0xF7	; 247
     5a6:	80 83       	st	Z, r24
	clear_bit(DDRK, PK4);
     5a8:	80 81       	ld	r24, Z
     5aa:	8f 7e       	andi	r24, 0xEF	; 239
     5ac:	80 83       	st	Z, r24
	clear_bit(DDRK, PK5);
     5ae:	80 81       	ld	r24, Z
     5b0:	8f 7d       	andi	r24, 0xDF	; 223
     5b2:	80 83       	st	Z, r24
	clear_bit(DDRK, PK6);
     5b4:	80 81       	ld	r24, Z
     5b6:	8f 7b       	andi	r24, 0xBF	; 191
     5b8:	80 83       	st	Z, r24
	clear_bit(DDRK, PK7);
     5ba:	80 81       	ld	r24, Z
     5bc:	8f 77       	andi	r24, 0x7F	; 127
	
	motor_calibrate();
     5be:	80 83       	st	Z, r24
     5c0:	af cf       	rjmp	.-162    	; 0x520 <motor_calibrate>
     5c2:	08 95       	ret

000005c4 <SPI_init>:
	
	//Wait for data to be received
	while(!(SPSR & (1<<SPIF)));
	
	return SPDR;
}
     5c4:	89 e3       	ldi	r24, 0x39	; 57
     5c6:	93 e0       	ldi	r25, 0x03	; 3
     5c8:	9f 93       	push	r25
     5ca:	8f 93       	push	r24
     5cc:	50 d1       	rcall	.+672    	; 0x86e <printf>
     5ce:	84 b1       	in	r24, 0x04	; 4
     5d0:	87 68       	ori	r24, 0x87	; 135
     5d2:	84 b9       	out	0x04, r24	; 4
     5d4:	23 98       	cbi	0x04, 3	; 4
     5d6:	87 e4       	ldi	r24, 0x47	; 71
     5d8:	93 e0       	ldi	r25, 0x03	; 3
     5da:	9f 93       	push	r25
     5dc:	8f 93       	push	r24
     5de:	47 d1       	rcall	.+654    	; 0x86e <printf>
     5e0:	81 e5       	ldi	r24, 0x51	; 81
     5e2:	8c bd       	out	0x2c, r24	; 44
     5e4:	81 e5       	ldi	r24, 0x51	; 81
     5e6:	93 e0       	ldi	r25, 0x03	; 3
     5e8:	9f 93       	push	r25
     5ea:	8f 93       	push	r24
     5ec:	40 d1       	rcall	.+640    	; 0x86e <printf>
     5ee:	0f 90       	pop	r0
     5f0:	0f 90       	pop	r0
     5f2:	0f 90       	pop	r0
     5f4:	0f 90       	pop	r0
     5f6:	0f 90       	pop	r0
     5f8:	0f 90       	pop	r0
     5fa:	08 95       	ret

000005fc <SPI_send>:
     5fc:	8e bd       	out	0x2e, r24	; 46
     5fe:	0d b4       	in	r0, 0x2d	; 45
     600:	07 fe       	sbrs	r0, 7
     602:	fd cf       	rjmp	.-6      	; 0x5fe <SPI_send+0x2>
     604:	8e b5       	in	r24, 0x2e	; 46
     606:	08 95       	ret

00000608 <SPI_set_ss>:


void SPI_set_ss( int select )
{
	//for ATmega 162 set chip-select
	if (select == 1){
     608:	81 30       	cpi	r24, 0x01	; 1
     60a:	91 05       	cpc	r25, r1
     60c:	11 f4       	brne	.+4      	; 0x612 <SPI_set_ss+0xa>
		set_bit(PORTB, SPI_SS);
     60e:	2f 9a       	sbi	0x05, 7	; 5
     610:	08 95       	ret
	}
	else if (select == 0){
     612:	89 2b       	or	r24, r25
     614:	09 f4       	brne	.+2      	; 0x618 <SPI_set_ss+0x10>
		clear_bit(PORTB, SPI_SS);
     616:	2f 98       	cbi	0x05, 7	; 5
     618:	08 95       	ret

0000061a <TWI_Master_Initialise>:
		{
			msg[ i ] = TWI_buf[ i ];
		}
	}
	return( TWI_statusReg.lastTransOK );
}
     61a:	8c e0       	ldi	r24, 0x0C	; 12
     61c:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     620:	8f ef       	ldi	r24, 0xFF	; 255
     622:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     626:	84 e0       	ldi	r24, 0x04	; 4
     628:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     62c:	08 95       	ret

0000062e <TWI_Start_Transceiver_With_Data>:
     62e:	dc 01       	movw	r26, r24
     630:	ec eb       	ldi	r30, 0xBC	; 188
     632:	f0 e0       	ldi	r31, 0x00	; 0
     634:	90 81       	ld	r25, Z
     636:	90 fd       	sbrc	r25, 0
     638:	fd cf       	rjmp	.-6      	; 0x634 <TWI_Start_Transceiver_With_Data+0x6>
     63a:	60 93 65 03 	sts	0x0365, r22	; 0x800365 <TWI_msgSize>
     63e:	8c 91       	ld	r24, X
     640:	80 93 66 03 	sts	0x0366, r24	; 0x800366 <TWI_buf>
     644:	80 fd       	sbrc	r24, 0
     646:	0c c0       	rjmp	.+24     	; 0x660 <TWI_Start_Transceiver_With_Data+0x32>
     648:	62 30       	cpi	r22, 0x02	; 2
     64a:	50 f0       	brcs	.+20     	; 0x660 <TWI_Start_Transceiver_With_Data+0x32>
     64c:	fd 01       	movw	r30, r26
     64e:	31 96       	adiw	r30, 0x01	; 1
     650:	a7 e6       	ldi	r26, 0x67	; 103
     652:	b3 e0       	ldi	r27, 0x03	; 3
     654:	81 e0       	ldi	r24, 0x01	; 1
     656:	91 91       	ld	r25, Z+
     658:	9d 93       	st	X+, r25
     65a:	8f 5f       	subi	r24, 0xFF	; 255
     65c:	68 13       	cpse	r22, r24
     65e:	fb cf       	rjmp	.-10     	; 0x656 <TWI_Start_Transceiver_With_Data+0x28>
     660:	10 92 64 03 	sts	0x0364, r1	; 0x800364 <TWI_statusReg>
     664:	88 ef       	ldi	r24, 0xF8	; 248
     666:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
     66a:	85 ea       	ldi	r24, 0xA5	; 165
     66c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     670:	08 95       	ret

00000672 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     672:	1f 92       	push	r1
     674:	0f 92       	push	r0
     676:	0f b6       	in	r0, 0x3f	; 63
     678:	0f 92       	push	r0
     67a:	11 24       	eor	r1, r1
     67c:	0b b6       	in	r0, 0x3b	; 59
     67e:	0f 92       	push	r0
     680:	2f 93       	push	r18
     682:	3f 93       	push	r19
     684:	8f 93       	push	r24
     686:	9f 93       	push	r25
     688:	af 93       	push	r26
     68a:	bf 93       	push	r27
     68c:	ef 93       	push	r30
     68e:	ff 93       	push	r31
	static unsigned char TWI_bufPtr;
	
	switch (TWSR)
     690:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     694:	8e 2f       	mov	r24, r30
     696:	90 e0       	ldi	r25, 0x00	; 0
     698:	fc 01       	movw	r30, r24
     69a:	38 97       	sbiw	r30, 0x08	; 8
     69c:	e1 35       	cpi	r30, 0x51	; 81
     69e:	f1 05       	cpc	r31, r1
     6a0:	08 f0       	brcs	.+2      	; 0x6a4 <__vector_39+0x32>
     6a2:	57 c0       	rjmp	.+174    	; 0x752 <__vector_39+0xe0>
     6a4:	88 27       	eor	r24, r24
     6a6:	ee 58       	subi	r30, 0x8E	; 142
     6a8:	ff 4f       	sbci	r31, 0xFF	; 255
     6aa:	8f 4f       	sbci	r24, 0xFF	; 255
     6ac:	8e c0       	rjmp	.+284    	; 0x7ca <__tablejump2__>
	{
		case TWI_START:             // START has been transmitted
		case TWI_REP_START:         // Repeated START has been transmitted
		TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     6ae:	10 92 63 03 	sts	0x0363, r1	; 0x800363 <TWI_bufPtr.1672>
		case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
		case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
		if (TWI_bufPtr < TWI_msgSize)
     6b2:	e0 91 63 03 	lds	r30, 0x0363	; 0x800363 <TWI_bufPtr.1672>
     6b6:	80 91 65 03 	lds	r24, 0x0365	; 0x800365 <TWI_msgSize>
     6ba:	e8 17       	cp	r30, r24
     6bc:	70 f4       	brcc	.+28     	; 0x6da <__vector_39+0x68>
		{
			TWDR = TWI_buf[TWI_bufPtr++];
     6be:	81 e0       	ldi	r24, 0x01	; 1
     6c0:	8e 0f       	add	r24, r30
     6c2:	80 93 63 03 	sts	0x0363, r24	; 0x800363 <TWI_bufPtr.1672>
     6c6:	f0 e0       	ldi	r31, 0x00	; 0
     6c8:	ea 59       	subi	r30, 0x9A	; 154
     6ca:	fc 4f       	sbci	r31, 0xFC	; 252
     6cc:	80 81       	ld	r24, Z
     6ce:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     6d2:	85 e8       	ldi	r24, 0x85	; 133
     6d4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     6d8:	43 c0       	rjmp	.+134    	; 0x760 <__vector_39+0xee>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
			(0<<TWWC);                                 //
		}else                    // Send STOP after last byte
		{
			TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     6da:	80 91 64 03 	lds	r24, 0x0364	; 0x800364 <TWI_statusReg>
     6de:	81 60       	ori	r24, 0x01	; 1
     6e0:	80 93 64 03 	sts	0x0364, r24	; 0x800364 <TWI_statusReg>
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     6e4:	84 e9       	ldi	r24, 0x94	; 148
     6e6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     6ea:	3a c0       	rjmp	.+116    	; 0x760 <__vector_39+0xee>
			(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
		TWI_buf[TWI_bufPtr++] = TWDR;
     6ec:	e0 91 63 03 	lds	r30, 0x0363	; 0x800363 <TWI_bufPtr.1672>
     6f0:	81 e0       	ldi	r24, 0x01	; 1
     6f2:	8e 0f       	add	r24, r30
     6f4:	80 93 63 03 	sts	0x0363, r24	; 0x800363 <TWI_bufPtr.1672>
     6f8:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     6fc:	f0 e0       	ldi	r31, 0x00	; 0
     6fe:	ea 59       	subi	r30, 0x9A	; 154
     700:	fc 4f       	sbci	r31, 0xFC	; 252
     702:	80 83       	st	Z, r24
		case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
		if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     704:	20 91 63 03 	lds	r18, 0x0363	; 0x800363 <TWI_bufPtr.1672>
     708:	30 e0       	ldi	r19, 0x00	; 0
     70a:	80 91 65 03 	lds	r24, 0x0365	; 0x800365 <TWI_msgSize>
     70e:	90 e0       	ldi	r25, 0x00	; 0
     710:	01 97       	sbiw	r24, 0x01	; 1
     712:	28 17       	cp	r18, r24
     714:	39 07       	cpc	r19, r25
     716:	24 f4       	brge	.+8      	; 0x720 <__vector_39+0xae>
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     718:	85 ec       	ldi	r24, 0xC5	; 197
     71a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     71e:	20 c0       	rjmp	.+64     	; 0x760 <__vector_39+0xee>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
			(1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
			(0<<TWWC);                                 //
		}else                    // Send NACK after next reception
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     720:	85 e8       	ldi	r24, 0x85	; 133
     722:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     726:	1c c0       	rjmp	.+56     	; 0x760 <__vector_39+0xee>
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
		TWI_buf[TWI_bufPtr] = TWDR;
     728:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     72c:	e0 91 63 03 	lds	r30, 0x0363	; 0x800363 <TWI_bufPtr.1672>
     730:	f0 e0       	ldi	r31, 0x00	; 0
     732:	ea 59       	subi	r30, 0x9A	; 154
     734:	fc 4f       	sbci	r31, 0xFC	; 252
     736:	80 83       	st	Z, r24
		TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     738:	80 91 64 03 	lds	r24, 0x0364	; 0x800364 <TWI_statusReg>
     73c:	81 60       	ori	r24, 0x01	; 1
     73e:	80 93 64 03 	sts	0x0364, r24	; 0x800364 <TWI_statusReg>
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     742:	84 e9       	ldi	r24, 0x94	; 148
     744:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
		(0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
		(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
		(0<<TWWC);                                 //
		break;
     748:	0b c0       	rjmp	.+22     	; 0x760 <__vector_39+0xee>
		case TWI_ARB_LOST:          // Arbitration lost
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     74a:	85 ea       	ldi	r24, 0xA5	; 165
     74c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
		(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
		(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
		(0<<TWWC);                                 //
		break;
     750:	07 c0       	rjmp	.+14     	; 0x760 <__vector_39+0xee>
		case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received
		case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
		//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
		case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
		default:
		TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     752:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     756:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
		// Reset TWI Interface
		TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     75a:	84 e0       	ldi	r24, 0x04	; 4
     75c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
		(0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
		(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
		(0<<TWWC);                                 //
	}
     760:	ff 91       	pop	r31
     762:	ef 91       	pop	r30
     764:	bf 91       	pop	r27
     766:	af 91       	pop	r26
     768:	9f 91       	pop	r25
     76a:	8f 91       	pop	r24
     76c:	3f 91       	pop	r19
     76e:	2f 91       	pop	r18
     770:	0f 90       	pop	r0
     772:	0b be       	out	0x3b, r0	; 59
     774:	0f 90       	pop	r0
     776:	0f be       	out	0x3f, r0	; 63
     778:	0f 90       	pop	r0
     77a:	1f 90       	pop	r1
     77c:	18 95       	reti

0000077e <UART_TX>:
}

int UART_TX(char data, FILE * _in){
	(void)(_in);
	
	while( !(UCSR0A & (1 << UDRE0)) );
     77e:	e0 ec       	ldi	r30, 0xC0	; 192
     780:	f0 e0       	ldi	r31, 0x00	; 0
     782:	90 81       	ld	r25, Z
     784:	95 ff       	sbrs	r25, 5
     786:	fd cf       	rjmp	.-6      	; 0x782 <UART_TX+0x4>
	
	// send data
	UDR0 = data;
     788:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	
	return 0;
}
     78c:	80 e0       	ldi	r24, 0x00	; 0
     78e:	90 e0       	ldi	r25, 0x00	; 0
     790:	08 95       	ret

00000792 <UART_RX>:

int UART_RX(FILE * _in ){
	(void)(_in);
	while( !(UCSR0A & (1 << RXC0)) );
     792:	e0 ec       	ldi	r30, 0xC0	; 192
     794:	f0 e0       	ldi	r31, 0x00	; 0
     796:	80 81       	ld	r24, Z
     798:	88 23       	and	r24, r24
     79a:	ec f7       	brge	.-6      	; 0x796 <UART_RX+0x4>
	
	// Data recieved
	return UDR0;
     79c:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     7a0:	90 e0       	ldi	r25, 0x00	; 0
     7a2:	08 95       	ret

000007a4 <UART_Init>:


void UART_Init(unsigned int ubrr)
{
	// Baud rate
	UBRR0H = (unsigned char)(ubrr >> 8);
     7a4:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (unsigned char)(ubrr);
     7a8:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	
	// Enable Rx and Tx
	
	UCSR0B = (1 << RXEN0 ) | (1 << TXEN0);
     7ac:	88 e1       	ldi	r24, 0x18	; 24
     7ae:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	UCSR0C = (1 << USBS0);
     7b2:	e2 ec       	ldi	r30, 0xC2	; 194
     7b4:	f0 e0       	ldi	r31, 0x00	; 0
     7b6:	88 e0       	ldi	r24, 0x08	; 8
     7b8:	80 83       	st	Z, r24
	UCSR0C = (3 << UCSZ00);
     7ba:	86 e0       	ldi	r24, 0x06	; 6
     7bc:	80 83       	st	Z, r24
	
	

	
	fdevopen(UART_TX, UART_RX);
     7be:	69 ec       	ldi	r22, 0xC9	; 201
     7c0:	73 e0       	ldi	r23, 0x03	; 3
     7c2:	8f eb       	ldi	r24, 0xBF	; 191
     7c4:	93 e0       	ldi	r25, 0x03	; 3
     7c6:	09 c0       	rjmp	.+18     	; 0x7da <fdevopen>
     7c8:	08 95       	ret

000007ca <__tablejump2__>:
     7ca:	ee 0f       	add	r30, r30
     7cc:	ff 1f       	adc	r31, r31
     7ce:	88 1f       	adc	r24, r24
     7d0:	8b bf       	out	0x3b, r24	; 59
     7d2:	07 90       	elpm	r0, Z+
     7d4:	f6 91       	elpm	r31, Z
     7d6:	e0 2d       	mov	r30, r0
     7d8:	19 94       	eijmp

000007da <fdevopen>:
     7da:	0f 93       	push	r16
     7dc:	1f 93       	push	r17
     7de:	cf 93       	push	r28
     7e0:	df 93       	push	r29
     7e2:	00 97       	sbiw	r24, 0x00	; 0
     7e4:	31 f4       	brne	.+12     	; 0x7f2 <fdevopen+0x18>
     7e6:	61 15       	cp	r22, r1
     7e8:	71 05       	cpc	r23, r1
     7ea:	19 f4       	brne	.+6      	; 0x7f2 <fdevopen+0x18>
     7ec:	80 e0       	ldi	r24, 0x00	; 0
     7ee:	90 e0       	ldi	r25, 0x00	; 0
     7f0:	39 c0       	rjmp	.+114    	; 0x864 <fdevopen+0x8a>
     7f2:	8b 01       	movw	r16, r22
     7f4:	ec 01       	movw	r28, r24
     7f6:	6e e0       	ldi	r22, 0x0E	; 14
     7f8:	70 e0       	ldi	r23, 0x00	; 0
     7fa:	81 e0       	ldi	r24, 0x01	; 1
     7fc:	90 e0       	ldi	r25, 0x00	; 0
     7fe:	77 d2       	rcall	.+1262   	; 0xcee <calloc>
     800:	fc 01       	movw	r30, r24
     802:	89 2b       	or	r24, r25
     804:	99 f3       	breq	.-26     	; 0x7ec <fdevopen+0x12>
     806:	80 e8       	ldi	r24, 0x80	; 128
     808:	83 83       	std	Z+3, r24	; 0x03
     80a:	01 15       	cp	r16, r1
     80c:	11 05       	cpc	r17, r1
     80e:	71 f0       	breq	.+28     	; 0x82c <fdevopen+0x52>
     810:	13 87       	std	Z+11, r17	; 0x0b
     812:	02 87       	std	Z+10, r16	; 0x0a
     814:	81 e8       	ldi	r24, 0x81	; 129
     816:	83 83       	std	Z+3, r24	; 0x03
     818:	80 91 6e 03 	lds	r24, 0x036E	; 0x80036e <__iob>
     81c:	90 91 6f 03 	lds	r25, 0x036F	; 0x80036f <__iob+0x1>
     820:	89 2b       	or	r24, r25
     822:	21 f4       	brne	.+8      	; 0x82c <fdevopen+0x52>
     824:	f0 93 6f 03 	sts	0x036F, r31	; 0x80036f <__iob+0x1>
     828:	e0 93 6e 03 	sts	0x036E, r30	; 0x80036e <__iob>
     82c:	20 97       	sbiw	r28, 0x00	; 0
     82e:	c9 f0       	breq	.+50     	; 0x862 <fdevopen+0x88>
     830:	d1 87       	std	Z+9, r29	; 0x09
     832:	c0 87       	std	Z+8, r28	; 0x08
     834:	83 81       	ldd	r24, Z+3	; 0x03
     836:	82 60       	ori	r24, 0x02	; 2
     838:	83 83       	std	Z+3, r24	; 0x03
     83a:	80 91 70 03 	lds	r24, 0x0370	; 0x800370 <__iob+0x2>
     83e:	90 91 71 03 	lds	r25, 0x0371	; 0x800371 <__iob+0x3>
     842:	89 2b       	or	r24, r25
     844:	71 f4       	brne	.+28     	; 0x862 <fdevopen+0x88>
     846:	f0 93 71 03 	sts	0x0371, r31	; 0x800371 <__iob+0x3>
     84a:	e0 93 70 03 	sts	0x0370, r30	; 0x800370 <__iob+0x2>
     84e:	80 91 72 03 	lds	r24, 0x0372	; 0x800372 <__iob+0x4>
     852:	90 91 73 03 	lds	r25, 0x0373	; 0x800373 <__iob+0x5>
     856:	89 2b       	or	r24, r25
     858:	21 f4       	brne	.+8      	; 0x862 <fdevopen+0x88>
     85a:	f0 93 73 03 	sts	0x0373, r31	; 0x800373 <__iob+0x5>
     85e:	e0 93 72 03 	sts	0x0372, r30	; 0x800372 <__iob+0x4>
     862:	cf 01       	movw	r24, r30
     864:	df 91       	pop	r29
     866:	cf 91       	pop	r28
     868:	1f 91       	pop	r17
     86a:	0f 91       	pop	r16
     86c:	08 95       	ret

0000086e <printf>:
     86e:	cf 93       	push	r28
     870:	df 93       	push	r29
     872:	cd b7       	in	r28, 0x3d	; 61
     874:	de b7       	in	r29, 0x3e	; 62
     876:	ae 01       	movw	r20, r28
     878:	4a 5f       	subi	r20, 0xFA	; 250
     87a:	5f 4f       	sbci	r21, 0xFF	; 255
     87c:	fa 01       	movw	r30, r20
     87e:	61 91       	ld	r22, Z+
     880:	71 91       	ld	r23, Z+
     882:	af 01       	movw	r20, r30
     884:	80 91 70 03 	lds	r24, 0x0370	; 0x800370 <__iob+0x2>
     888:	90 91 71 03 	lds	r25, 0x0371	; 0x800371 <__iob+0x3>
     88c:	33 d0       	rcall	.+102    	; 0x8f4 <vfprintf>
     88e:	df 91       	pop	r29
     890:	cf 91       	pop	r28
     892:	08 95       	ret

00000894 <puts>:
     894:	0f 93       	push	r16
     896:	1f 93       	push	r17
     898:	cf 93       	push	r28
     89a:	df 93       	push	r29
     89c:	e0 91 70 03 	lds	r30, 0x0370	; 0x800370 <__iob+0x2>
     8a0:	f0 91 71 03 	lds	r31, 0x0371	; 0x800371 <__iob+0x3>
     8a4:	23 81       	ldd	r18, Z+3	; 0x03
     8a6:	21 ff       	sbrs	r18, 1
     8a8:	1b c0       	rjmp	.+54     	; 0x8e0 <puts+0x4c>
     8aa:	8c 01       	movw	r16, r24
     8ac:	d0 e0       	ldi	r29, 0x00	; 0
     8ae:	c0 e0       	ldi	r28, 0x00	; 0
     8b0:	f8 01       	movw	r30, r16
     8b2:	81 91       	ld	r24, Z+
     8b4:	8f 01       	movw	r16, r30
     8b6:	60 91 70 03 	lds	r22, 0x0370	; 0x800370 <__iob+0x2>
     8ba:	70 91 71 03 	lds	r23, 0x0371	; 0x800371 <__iob+0x3>
     8be:	db 01       	movw	r26, r22
     8c0:	18 96       	adiw	r26, 0x08	; 8
     8c2:	ed 91       	ld	r30, X+
     8c4:	fc 91       	ld	r31, X
     8c6:	19 97       	sbiw	r26, 0x09	; 9
     8c8:	88 23       	and	r24, r24
     8ca:	31 f0       	breq	.+12     	; 0x8d8 <puts+0x44>
     8cc:	19 95       	eicall
     8ce:	89 2b       	or	r24, r25
     8d0:	79 f3       	breq	.-34     	; 0x8b0 <puts+0x1c>
     8d2:	df ef       	ldi	r29, 0xFF	; 255
     8d4:	cf ef       	ldi	r28, 0xFF	; 255
     8d6:	ec cf       	rjmp	.-40     	; 0x8b0 <puts+0x1c>
     8d8:	8a e0       	ldi	r24, 0x0A	; 10
     8da:	19 95       	eicall
     8dc:	89 2b       	or	r24, r25
     8de:	19 f0       	breq	.+6      	; 0x8e6 <puts+0x52>
     8e0:	8f ef       	ldi	r24, 0xFF	; 255
     8e2:	9f ef       	ldi	r25, 0xFF	; 255
     8e4:	02 c0       	rjmp	.+4      	; 0x8ea <puts+0x56>
     8e6:	8d 2f       	mov	r24, r29
     8e8:	9c 2f       	mov	r25, r28
     8ea:	df 91       	pop	r29
     8ec:	cf 91       	pop	r28
     8ee:	1f 91       	pop	r17
     8f0:	0f 91       	pop	r16
     8f2:	08 95       	ret

000008f4 <vfprintf>:
     8f4:	2f 92       	push	r2
     8f6:	3f 92       	push	r3
     8f8:	4f 92       	push	r4
     8fa:	5f 92       	push	r5
     8fc:	6f 92       	push	r6
     8fe:	7f 92       	push	r7
     900:	8f 92       	push	r8
     902:	9f 92       	push	r9
     904:	af 92       	push	r10
     906:	bf 92       	push	r11
     908:	cf 92       	push	r12
     90a:	df 92       	push	r13
     90c:	ef 92       	push	r14
     90e:	ff 92       	push	r15
     910:	0f 93       	push	r16
     912:	1f 93       	push	r17
     914:	cf 93       	push	r28
     916:	df 93       	push	r29
     918:	cd b7       	in	r28, 0x3d	; 61
     91a:	de b7       	in	r29, 0x3e	; 62
     91c:	2b 97       	sbiw	r28, 0x0b	; 11
     91e:	0f b6       	in	r0, 0x3f	; 63
     920:	f8 94       	cli
     922:	de bf       	out	0x3e, r29	; 62
     924:	0f be       	out	0x3f, r0	; 63
     926:	cd bf       	out	0x3d, r28	; 61
     928:	6c 01       	movw	r12, r24
     92a:	7b 01       	movw	r14, r22
     92c:	8a 01       	movw	r16, r20
     92e:	fc 01       	movw	r30, r24
     930:	17 82       	std	Z+7, r1	; 0x07
     932:	16 82       	std	Z+6, r1	; 0x06
     934:	83 81       	ldd	r24, Z+3	; 0x03
     936:	81 ff       	sbrs	r24, 1
     938:	bf c1       	rjmp	.+894    	; 0xcb8 <vfprintf+0x3c4>
     93a:	ce 01       	movw	r24, r28
     93c:	01 96       	adiw	r24, 0x01	; 1
     93e:	3c 01       	movw	r6, r24
     940:	f6 01       	movw	r30, r12
     942:	93 81       	ldd	r25, Z+3	; 0x03
     944:	f7 01       	movw	r30, r14
     946:	93 fd       	sbrc	r25, 3
     948:	85 91       	lpm	r24, Z+
     94a:	93 ff       	sbrs	r25, 3
     94c:	81 91       	ld	r24, Z+
     94e:	7f 01       	movw	r14, r30
     950:	88 23       	and	r24, r24
     952:	09 f4       	brne	.+2      	; 0x956 <vfprintf+0x62>
     954:	ad c1       	rjmp	.+858    	; 0xcb0 <vfprintf+0x3bc>
     956:	85 32       	cpi	r24, 0x25	; 37
     958:	39 f4       	brne	.+14     	; 0x968 <vfprintf+0x74>
     95a:	93 fd       	sbrc	r25, 3
     95c:	85 91       	lpm	r24, Z+
     95e:	93 ff       	sbrs	r25, 3
     960:	81 91       	ld	r24, Z+
     962:	7f 01       	movw	r14, r30
     964:	85 32       	cpi	r24, 0x25	; 37
     966:	21 f4       	brne	.+8      	; 0x970 <vfprintf+0x7c>
     968:	b6 01       	movw	r22, r12
     96a:	90 e0       	ldi	r25, 0x00	; 0
     96c:	18 d3       	rcall	.+1584   	; 0xf9e <fputc>
     96e:	e8 cf       	rjmp	.-48     	; 0x940 <vfprintf+0x4c>
     970:	91 2c       	mov	r9, r1
     972:	21 2c       	mov	r2, r1
     974:	31 2c       	mov	r3, r1
     976:	ff e1       	ldi	r31, 0x1F	; 31
     978:	f3 15       	cp	r31, r3
     97a:	d8 f0       	brcs	.+54     	; 0x9b2 <vfprintf+0xbe>
     97c:	8b 32       	cpi	r24, 0x2B	; 43
     97e:	79 f0       	breq	.+30     	; 0x99e <vfprintf+0xaa>
     980:	38 f4       	brcc	.+14     	; 0x990 <vfprintf+0x9c>
     982:	80 32       	cpi	r24, 0x20	; 32
     984:	79 f0       	breq	.+30     	; 0x9a4 <vfprintf+0xb0>
     986:	83 32       	cpi	r24, 0x23	; 35
     988:	a1 f4       	brne	.+40     	; 0x9b2 <vfprintf+0xbe>
     98a:	23 2d       	mov	r18, r3
     98c:	20 61       	ori	r18, 0x10	; 16
     98e:	1d c0       	rjmp	.+58     	; 0x9ca <vfprintf+0xd6>
     990:	8d 32       	cpi	r24, 0x2D	; 45
     992:	61 f0       	breq	.+24     	; 0x9ac <vfprintf+0xb8>
     994:	80 33       	cpi	r24, 0x30	; 48
     996:	69 f4       	brne	.+26     	; 0x9b2 <vfprintf+0xbe>
     998:	23 2d       	mov	r18, r3
     99a:	21 60       	ori	r18, 0x01	; 1
     99c:	16 c0       	rjmp	.+44     	; 0x9ca <vfprintf+0xd6>
     99e:	83 2d       	mov	r24, r3
     9a0:	82 60       	ori	r24, 0x02	; 2
     9a2:	38 2e       	mov	r3, r24
     9a4:	e3 2d       	mov	r30, r3
     9a6:	e4 60       	ori	r30, 0x04	; 4
     9a8:	3e 2e       	mov	r3, r30
     9aa:	2a c0       	rjmp	.+84     	; 0xa00 <vfprintf+0x10c>
     9ac:	f3 2d       	mov	r31, r3
     9ae:	f8 60       	ori	r31, 0x08	; 8
     9b0:	1d c0       	rjmp	.+58     	; 0x9ec <vfprintf+0xf8>
     9b2:	37 fc       	sbrc	r3, 7
     9b4:	2d c0       	rjmp	.+90     	; 0xa10 <vfprintf+0x11c>
     9b6:	20 ed       	ldi	r18, 0xD0	; 208
     9b8:	28 0f       	add	r18, r24
     9ba:	2a 30       	cpi	r18, 0x0A	; 10
     9bc:	40 f0       	brcs	.+16     	; 0x9ce <vfprintf+0xda>
     9be:	8e 32       	cpi	r24, 0x2E	; 46
     9c0:	b9 f4       	brne	.+46     	; 0x9f0 <vfprintf+0xfc>
     9c2:	36 fc       	sbrc	r3, 6
     9c4:	75 c1       	rjmp	.+746    	; 0xcb0 <vfprintf+0x3bc>
     9c6:	23 2d       	mov	r18, r3
     9c8:	20 64       	ori	r18, 0x40	; 64
     9ca:	32 2e       	mov	r3, r18
     9cc:	19 c0       	rjmp	.+50     	; 0xa00 <vfprintf+0x10c>
     9ce:	36 fe       	sbrs	r3, 6
     9d0:	06 c0       	rjmp	.+12     	; 0x9de <vfprintf+0xea>
     9d2:	8a e0       	ldi	r24, 0x0A	; 10
     9d4:	98 9e       	mul	r9, r24
     9d6:	20 0d       	add	r18, r0
     9d8:	11 24       	eor	r1, r1
     9da:	92 2e       	mov	r9, r18
     9dc:	11 c0       	rjmp	.+34     	; 0xa00 <vfprintf+0x10c>
     9de:	ea e0       	ldi	r30, 0x0A	; 10
     9e0:	2e 9e       	mul	r2, r30
     9e2:	20 0d       	add	r18, r0
     9e4:	11 24       	eor	r1, r1
     9e6:	22 2e       	mov	r2, r18
     9e8:	f3 2d       	mov	r31, r3
     9ea:	f0 62       	ori	r31, 0x20	; 32
     9ec:	3f 2e       	mov	r3, r31
     9ee:	08 c0       	rjmp	.+16     	; 0xa00 <vfprintf+0x10c>
     9f0:	8c 36       	cpi	r24, 0x6C	; 108
     9f2:	21 f4       	brne	.+8      	; 0x9fc <vfprintf+0x108>
     9f4:	83 2d       	mov	r24, r3
     9f6:	80 68       	ori	r24, 0x80	; 128
     9f8:	38 2e       	mov	r3, r24
     9fa:	02 c0       	rjmp	.+4      	; 0xa00 <vfprintf+0x10c>
     9fc:	88 36       	cpi	r24, 0x68	; 104
     9fe:	41 f4       	brne	.+16     	; 0xa10 <vfprintf+0x11c>
     a00:	f7 01       	movw	r30, r14
     a02:	93 fd       	sbrc	r25, 3
     a04:	85 91       	lpm	r24, Z+
     a06:	93 ff       	sbrs	r25, 3
     a08:	81 91       	ld	r24, Z+
     a0a:	7f 01       	movw	r14, r30
     a0c:	81 11       	cpse	r24, r1
     a0e:	b3 cf       	rjmp	.-154    	; 0x976 <vfprintf+0x82>
     a10:	98 2f       	mov	r25, r24
     a12:	9f 7d       	andi	r25, 0xDF	; 223
     a14:	95 54       	subi	r25, 0x45	; 69
     a16:	93 30       	cpi	r25, 0x03	; 3
     a18:	28 f4       	brcc	.+10     	; 0xa24 <vfprintf+0x130>
     a1a:	0c 5f       	subi	r16, 0xFC	; 252
     a1c:	1f 4f       	sbci	r17, 0xFF	; 255
     a1e:	9f e3       	ldi	r25, 0x3F	; 63
     a20:	99 83       	std	Y+1, r25	; 0x01
     a22:	0d c0       	rjmp	.+26     	; 0xa3e <vfprintf+0x14a>
     a24:	83 36       	cpi	r24, 0x63	; 99
     a26:	31 f0       	breq	.+12     	; 0xa34 <vfprintf+0x140>
     a28:	83 37       	cpi	r24, 0x73	; 115
     a2a:	71 f0       	breq	.+28     	; 0xa48 <vfprintf+0x154>
     a2c:	83 35       	cpi	r24, 0x53	; 83
     a2e:	09 f0       	breq	.+2      	; 0xa32 <vfprintf+0x13e>
     a30:	55 c0       	rjmp	.+170    	; 0xadc <vfprintf+0x1e8>
     a32:	20 c0       	rjmp	.+64     	; 0xa74 <vfprintf+0x180>
     a34:	f8 01       	movw	r30, r16
     a36:	80 81       	ld	r24, Z
     a38:	89 83       	std	Y+1, r24	; 0x01
     a3a:	0e 5f       	subi	r16, 0xFE	; 254
     a3c:	1f 4f       	sbci	r17, 0xFF	; 255
     a3e:	88 24       	eor	r8, r8
     a40:	83 94       	inc	r8
     a42:	91 2c       	mov	r9, r1
     a44:	53 01       	movw	r10, r6
     a46:	12 c0       	rjmp	.+36     	; 0xa6c <vfprintf+0x178>
     a48:	28 01       	movw	r4, r16
     a4a:	f2 e0       	ldi	r31, 0x02	; 2
     a4c:	4f 0e       	add	r4, r31
     a4e:	51 1c       	adc	r5, r1
     a50:	f8 01       	movw	r30, r16
     a52:	a0 80       	ld	r10, Z
     a54:	b1 80       	ldd	r11, Z+1	; 0x01
     a56:	36 fe       	sbrs	r3, 6
     a58:	03 c0       	rjmp	.+6      	; 0xa60 <vfprintf+0x16c>
     a5a:	69 2d       	mov	r22, r9
     a5c:	70 e0       	ldi	r23, 0x00	; 0
     a5e:	02 c0       	rjmp	.+4      	; 0xa64 <vfprintf+0x170>
     a60:	6f ef       	ldi	r22, 0xFF	; 255
     a62:	7f ef       	ldi	r23, 0xFF	; 255
     a64:	c5 01       	movw	r24, r10
     a66:	90 d2       	rcall	.+1312   	; 0xf88 <strnlen>
     a68:	4c 01       	movw	r8, r24
     a6a:	82 01       	movw	r16, r4
     a6c:	f3 2d       	mov	r31, r3
     a6e:	ff 77       	andi	r31, 0x7F	; 127
     a70:	3f 2e       	mov	r3, r31
     a72:	15 c0       	rjmp	.+42     	; 0xa9e <vfprintf+0x1aa>
     a74:	28 01       	movw	r4, r16
     a76:	22 e0       	ldi	r18, 0x02	; 2
     a78:	42 0e       	add	r4, r18
     a7a:	51 1c       	adc	r5, r1
     a7c:	f8 01       	movw	r30, r16
     a7e:	a0 80       	ld	r10, Z
     a80:	b1 80       	ldd	r11, Z+1	; 0x01
     a82:	36 fe       	sbrs	r3, 6
     a84:	03 c0       	rjmp	.+6      	; 0xa8c <vfprintf+0x198>
     a86:	69 2d       	mov	r22, r9
     a88:	70 e0       	ldi	r23, 0x00	; 0
     a8a:	02 c0       	rjmp	.+4      	; 0xa90 <vfprintf+0x19c>
     a8c:	6f ef       	ldi	r22, 0xFF	; 255
     a8e:	7f ef       	ldi	r23, 0xFF	; 255
     a90:	c5 01       	movw	r24, r10
     a92:	68 d2       	rcall	.+1232   	; 0xf64 <strnlen_P>
     a94:	4c 01       	movw	r8, r24
     a96:	f3 2d       	mov	r31, r3
     a98:	f0 68       	ori	r31, 0x80	; 128
     a9a:	3f 2e       	mov	r3, r31
     a9c:	82 01       	movw	r16, r4
     a9e:	33 fc       	sbrc	r3, 3
     aa0:	19 c0       	rjmp	.+50     	; 0xad4 <vfprintf+0x1e0>
     aa2:	82 2d       	mov	r24, r2
     aa4:	90 e0       	ldi	r25, 0x00	; 0
     aa6:	88 16       	cp	r8, r24
     aa8:	99 06       	cpc	r9, r25
     aaa:	a0 f4       	brcc	.+40     	; 0xad4 <vfprintf+0x1e0>
     aac:	b6 01       	movw	r22, r12
     aae:	80 e2       	ldi	r24, 0x20	; 32
     ab0:	90 e0       	ldi	r25, 0x00	; 0
     ab2:	75 d2       	rcall	.+1258   	; 0xf9e <fputc>
     ab4:	2a 94       	dec	r2
     ab6:	f5 cf       	rjmp	.-22     	; 0xaa2 <vfprintf+0x1ae>
     ab8:	f5 01       	movw	r30, r10
     aba:	37 fc       	sbrc	r3, 7
     abc:	85 91       	lpm	r24, Z+
     abe:	37 fe       	sbrs	r3, 7
     ac0:	81 91       	ld	r24, Z+
     ac2:	5f 01       	movw	r10, r30
     ac4:	b6 01       	movw	r22, r12
     ac6:	90 e0       	ldi	r25, 0x00	; 0
     ac8:	6a d2       	rcall	.+1236   	; 0xf9e <fputc>
     aca:	21 10       	cpse	r2, r1
     acc:	2a 94       	dec	r2
     ace:	21 e0       	ldi	r18, 0x01	; 1
     ad0:	82 1a       	sub	r8, r18
     ad2:	91 08       	sbc	r9, r1
     ad4:	81 14       	cp	r8, r1
     ad6:	91 04       	cpc	r9, r1
     ad8:	79 f7       	brne	.-34     	; 0xab8 <vfprintf+0x1c4>
     ada:	e1 c0       	rjmp	.+450    	; 0xc9e <vfprintf+0x3aa>
     adc:	84 36       	cpi	r24, 0x64	; 100
     ade:	11 f0       	breq	.+4      	; 0xae4 <vfprintf+0x1f0>
     ae0:	89 36       	cpi	r24, 0x69	; 105
     ae2:	39 f5       	brne	.+78     	; 0xb32 <vfprintf+0x23e>
     ae4:	f8 01       	movw	r30, r16
     ae6:	37 fe       	sbrs	r3, 7
     ae8:	07 c0       	rjmp	.+14     	; 0xaf8 <vfprintf+0x204>
     aea:	60 81       	ld	r22, Z
     aec:	71 81       	ldd	r23, Z+1	; 0x01
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	0c 5f       	subi	r16, 0xFC	; 252
     af4:	1f 4f       	sbci	r17, 0xFF	; 255
     af6:	08 c0       	rjmp	.+16     	; 0xb08 <vfprintf+0x214>
     af8:	60 81       	ld	r22, Z
     afa:	71 81       	ldd	r23, Z+1	; 0x01
     afc:	07 2e       	mov	r0, r23
     afe:	00 0c       	add	r0, r0
     b00:	88 0b       	sbc	r24, r24
     b02:	99 0b       	sbc	r25, r25
     b04:	0e 5f       	subi	r16, 0xFE	; 254
     b06:	1f 4f       	sbci	r17, 0xFF	; 255
     b08:	f3 2d       	mov	r31, r3
     b0a:	ff 76       	andi	r31, 0x6F	; 111
     b0c:	3f 2e       	mov	r3, r31
     b0e:	97 ff       	sbrs	r25, 7
     b10:	09 c0       	rjmp	.+18     	; 0xb24 <vfprintf+0x230>
     b12:	90 95       	com	r25
     b14:	80 95       	com	r24
     b16:	70 95       	com	r23
     b18:	61 95       	neg	r22
     b1a:	7f 4f       	sbci	r23, 0xFF	; 255
     b1c:	8f 4f       	sbci	r24, 0xFF	; 255
     b1e:	9f 4f       	sbci	r25, 0xFF	; 255
     b20:	f0 68       	ori	r31, 0x80	; 128
     b22:	3f 2e       	mov	r3, r31
     b24:	2a e0       	ldi	r18, 0x0A	; 10
     b26:	30 e0       	ldi	r19, 0x00	; 0
     b28:	a3 01       	movw	r20, r6
     b2a:	75 d2       	rcall	.+1258   	; 0x1016 <__ultoa_invert>
     b2c:	88 2e       	mov	r8, r24
     b2e:	86 18       	sub	r8, r6
     b30:	44 c0       	rjmp	.+136    	; 0xbba <vfprintf+0x2c6>
     b32:	85 37       	cpi	r24, 0x75	; 117
     b34:	31 f4       	brne	.+12     	; 0xb42 <vfprintf+0x24e>
     b36:	23 2d       	mov	r18, r3
     b38:	2f 7e       	andi	r18, 0xEF	; 239
     b3a:	b2 2e       	mov	r11, r18
     b3c:	2a e0       	ldi	r18, 0x0A	; 10
     b3e:	30 e0       	ldi	r19, 0x00	; 0
     b40:	25 c0       	rjmp	.+74     	; 0xb8c <vfprintf+0x298>
     b42:	93 2d       	mov	r25, r3
     b44:	99 7f       	andi	r25, 0xF9	; 249
     b46:	b9 2e       	mov	r11, r25
     b48:	8f 36       	cpi	r24, 0x6F	; 111
     b4a:	c1 f0       	breq	.+48     	; 0xb7c <vfprintf+0x288>
     b4c:	18 f4       	brcc	.+6      	; 0xb54 <vfprintf+0x260>
     b4e:	88 35       	cpi	r24, 0x58	; 88
     b50:	79 f0       	breq	.+30     	; 0xb70 <vfprintf+0x27c>
     b52:	ae c0       	rjmp	.+348    	; 0xcb0 <vfprintf+0x3bc>
     b54:	80 37       	cpi	r24, 0x70	; 112
     b56:	19 f0       	breq	.+6      	; 0xb5e <vfprintf+0x26a>
     b58:	88 37       	cpi	r24, 0x78	; 120
     b5a:	21 f0       	breq	.+8      	; 0xb64 <vfprintf+0x270>
     b5c:	a9 c0       	rjmp	.+338    	; 0xcb0 <vfprintf+0x3bc>
     b5e:	e9 2f       	mov	r30, r25
     b60:	e0 61       	ori	r30, 0x10	; 16
     b62:	be 2e       	mov	r11, r30
     b64:	b4 fe       	sbrs	r11, 4
     b66:	0d c0       	rjmp	.+26     	; 0xb82 <vfprintf+0x28e>
     b68:	fb 2d       	mov	r31, r11
     b6a:	f4 60       	ori	r31, 0x04	; 4
     b6c:	bf 2e       	mov	r11, r31
     b6e:	09 c0       	rjmp	.+18     	; 0xb82 <vfprintf+0x28e>
     b70:	34 fe       	sbrs	r3, 4
     b72:	0a c0       	rjmp	.+20     	; 0xb88 <vfprintf+0x294>
     b74:	29 2f       	mov	r18, r25
     b76:	26 60       	ori	r18, 0x06	; 6
     b78:	b2 2e       	mov	r11, r18
     b7a:	06 c0       	rjmp	.+12     	; 0xb88 <vfprintf+0x294>
     b7c:	28 e0       	ldi	r18, 0x08	; 8
     b7e:	30 e0       	ldi	r19, 0x00	; 0
     b80:	05 c0       	rjmp	.+10     	; 0xb8c <vfprintf+0x298>
     b82:	20 e1       	ldi	r18, 0x10	; 16
     b84:	30 e0       	ldi	r19, 0x00	; 0
     b86:	02 c0       	rjmp	.+4      	; 0xb8c <vfprintf+0x298>
     b88:	20 e1       	ldi	r18, 0x10	; 16
     b8a:	32 e0       	ldi	r19, 0x02	; 2
     b8c:	f8 01       	movw	r30, r16
     b8e:	b7 fe       	sbrs	r11, 7
     b90:	07 c0       	rjmp	.+14     	; 0xba0 <vfprintf+0x2ac>
     b92:	60 81       	ld	r22, Z
     b94:	71 81       	ldd	r23, Z+1	; 0x01
     b96:	82 81       	ldd	r24, Z+2	; 0x02
     b98:	93 81       	ldd	r25, Z+3	; 0x03
     b9a:	0c 5f       	subi	r16, 0xFC	; 252
     b9c:	1f 4f       	sbci	r17, 0xFF	; 255
     b9e:	06 c0       	rjmp	.+12     	; 0xbac <vfprintf+0x2b8>
     ba0:	60 81       	ld	r22, Z
     ba2:	71 81       	ldd	r23, Z+1	; 0x01
     ba4:	80 e0       	ldi	r24, 0x00	; 0
     ba6:	90 e0       	ldi	r25, 0x00	; 0
     ba8:	0e 5f       	subi	r16, 0xFE	; 254
     baa:	1f 4f       	sbci	r17, 0xFF	; 255
     bac:	a3 01       	movw	r20, r6
     bae:	33 d2       	rcall	.+1126   	; 0x1016 <__ultoa_invert>
     bb0:	88 2e       	mov	r8, r24
     bb2:	86 18       	sub	r8, r6
     bb4:	fb 2d       	mov	r31, r11
     bb6:	ff 77       	andi	r31, 0x7F	; 127
     bb8:	3f 2e       	mov	r3, r31
     bba:	36 fe       	sbrs	r3, 6
     bbc:	0d c0       	rjmp	.+26     	; 0xbd8 <vfprintf+0x2e4>
     bbe:	23 2d       	mov	r18, r3
     bc0:	2e 7f       	andi	r18, 0xFE	; 254
     bc2:	a2 2e       	mov	r10, r18
     bc4:	89 14       	cp	r8, r9
     bc6:	58 f4       	brcc	.+22     	; 0xbde <vfprintf+0x2ea>
     bc8:	34 fe       	sbrs	r3, 4
     bca:	0b c0       	rjmp	.+22     	; 0xbe2 <vfprintf+0x2ee>
     bcc:	32 fc       	sbrc	r3, 2
     bce:	09 c0       	rjmp	.+18     	; 0xbe2 <vfprintf+0x2ee>
     bd0:	83 2d       	mov	r24, r3
     bd2:	8e 7e       	andi	r24, 0xEE	; 238
     bd4:	a8 2e       	mov	r10, r24
     bd6:	05 c0       	rjmp	.+10     	; 0xbe2 <vfprintf+0x2ee>
     bd8:	b8 2c       	mov	r11, r8
     bda:	a3 2c       	mov	r10, r3
     bdc:	03 c0       	rjmp	.+6      	; 0xbe4 <vfprintf+0x2f0>
     bde:	b8 2c       	mov	r11, r8
     be0:	01 c0       	rjmp	.+2      	; 0xbe4 <vfprintf+0x2f0>
     be2:	b9 2c       	mov	r11, r9
     be4:	a4 fe       	sbrs	r10, 4
     be6:	0f c0       	rjmp	.+30     	; 0xc06 <vfprintf+0x312>
     be8:	fe 01       	movw	r30, r28
     bea:	e8 0d       	add	r30, r8
     bec:	f1 1d       	adc	r31, r1
     bee:	80 81       	ld	r24, Z
     bf0:	80 33       	cpi	r24, 0x30	; 48
     bf2:	21 f4       	brne	.+8      	; 0xbfc <vfprintf+0x308>
     bf4:	9a 2d       	mov	r25, r10
     bf6:	99 7e       	andi	r25, 0xE9	; 233
     bf8:	a9 2e       	mov	r10, r25
     bfa:	09 c0       	rjmp	.+18     	; 0xc0e <vfprintf+0x31a>
     bfc:	a2 fe       	sbrs	r10, 2
     bfe:	06 c0       	rjmp	.+12     	; 0xc0c <vfprintf+0x318>
     c00:	b3 94       	inc	r11
     c02:	b3 94       	inc	r11
     c04:	04 c0       	rjmp	.+8      	; 0xc0e <vfprintf+0x31a>
     c06:	8a 2d       	mov	r24, r10
     c08:	86 78       	andi	r24, 0x86	; 134
     c0a:	09 f0       	breq	.+2      	; 0xc0e <vfprintf+0x31a>
     c0c:	b3 94       	inc	r11
     c0e:	a3 fc       	sbrc	r10, 3
     c10:	10 c0       	rjmp	.+32     	; 0xc32 <vfprintf+0x33e>
     c12:	a0 fe       	sbrs	r10, 0
     c14:	06 c0       	rjmp	.+12     	; 0xc22 <vfprintf+0x32e>
     c16:	b2 14       	cp	r11, r2
     c18:	80 f4       	brcc	.+32     	; 0xc3a <vfprintf+0x346>
     c1a:	28 0c       	add	r2, r8
     c1c:	92 2c       	mov	r9, r2
     c1e:	9b 18       	sub	r9, r11
     c20:	0d c0       	rjmp	.+26     	; 0xc3c <vfprintf+0x348>
     c22:	b2 14       	cp	r11, r2
     c24:	58 f4       	brcc	.+22     	; 0xc3c <vfprintf+0x348>
     c26:	b6 01       	movw	r22, r12
     c28:	80 e2       	ldi	r24, 0x20	; 32
     c2a:	90 e0       	ldi	r25, 0x00	; 0
     c2c:	b8 d1       	rcall	.+880    	; 0xf9e <fputc>
     c2e:	b3 94       	inc	r11
     c30:	f8 cf       	rjmp	.-16     	; 0xc22 <vfprintf+0x32e>
     c32:	b2 14       	cp	r11, r2
     c34:	18 f4       	brcc	.+6      	; 0xc3c <vfprintf+0x348>
     c36:	2b 18       	sub	r2, r11
     c38:	02 c0       	rjmp	.+4      	; 0xc3e <vfprintf+0x34a>
     c3a:	98 2c       	mov	r9, r8
     c3c:	21 2c       	mov	r2, r1
     c3e:	a4 fe       	sbrs	r10, 4
     c40:	0f c0       	rjmp	.+30     	; 0xc60 <vfprintf+0x36c>
     c42:	b6 01       	movw	r22, r12
     c44:	80 e3       	ldi	r24, 0x30	; 48
     c46:	90 e0       	ldi	r25, 0x00	; 0
     c48:	aa d1       	rcall	.+852    	; 0xf9e <fputc>
     c4a:	a2 fe       	sbrs	r10, 2
     c4c:	16 c0       	rjmp	.+44     	; 0xc7a <vfprintf+0x386>
     c4e:	a1 fc       	sbrc	r10, 1
     c50:	03 c0       	rjmp	.+6      	; 0xc58 <vfprintf+0x364>
     c52:	88 e7       	ldi	r24, 0x78	; 120
     c54:	90 e0       	ldi	r25, 0x00	; 0
     c56:	02 c0       	rjmp	.+4      	; 0xc5c <vfprintf+0x368>
     c58:	88 e5       	ldi	r24, 0x58	; 88
     c5a:	90 e0       	ldi	r25, 0x00	; 0
     c5c:	b6 01       	movw	r22, r12
     c5e:	0c c0       	rjmp	.+24     	; 0xc78 <vfprintf+0x384>
     c60:	8a 2d       	mov	r24, r10
     c62:	86 78       	andi	r24, 0x86	; 134
     c64:	51 f0       	breq	.+20     	; 0xc7a <vfprintf+0x386>
     c66:	a1 fe       	sbrs	r10, 1
     c68:	02 c0       	rjmp	.+4      	; 0xc6e <vfprintf+0x37a>
     c6a:	8b e2       	ldi	r24, 0x2B	; 43
     c6c:	01 c0       	rjmp	.+2      	; 0xc70 <vfprintf+0x37c>
     c6e:	80 e2       	ldi	r24, 0x20	; 32
     c70:	a7 fc       	sbrc	r10, 7
     c72:	8d e2       	ldi	r24, 0x2D	; 45
     c74:	b6 01       	movw	r22, r12
     c76:	90 e0       	ldi	r25, 0x00	; 0
     c78:	92 d1       	rcall	.+804    	; 0xf9e <fputc>
     c7a:	89 14       	cp	r8, r9
     c7c:	30 f4       	brcc	.+12     	; 0xc8a <vfprintf+0x396>
     c7e:	b6 01       	movw	r22, r12
     c80:	80 e3       	ldi	r24, 0x30	; 48
     c82:	90 e0       	ldi	r25, 0x00	; 0
     c84:	8c d1       	rcall	.+792    	; 0xf9e <fputc>
     c86:	9a 94       	dec	r9
     c88:	f8 cf       	rjmp	.-16     	; 0xc7a <vfprintf+0x386>
     c8a:	8a 94       	dec	r8
     c8c:	f3 01       	movw	r30, r6
     c8e:	e8 0d       	add	r30, r8
     c90:	f1 1d       	adc	r31, r1
     c92:	80 81       	ld	r24, Z
     c94:	b6 01       	movw	r22, r12
     c96:	90 e0       	ldi	r25, 0x00	; 0
     c98:	82 d1       	rcall	.+772    	; 0xf9e <fputc>
     c9a:	81 10       	cpse	r8, r1
     c9c:	f6 cf       	rjmp	.-20     	; 0xc8a <vfprintf+0x396>
     c9e:	22 20       	and	r2, r2
     ca0:	09 f4       	brne	.+2      	; 0xca4 <vfprintf+0x3b0>
     ca2:	4e ce       	rjmp	.-868    	; 0x940 <vfprintf+0x4c>
     ca4:	b6 01       	movw	r22, r12
     ca6:	80 e2       	ldi	r24, 0x20	; 32
     ca8:	90 e0       	ldi	r25, 0x00	; 0
     caa:	79 d1       	rcall	.+754    	; 0xf9e <fputc>
     cac:	2a 94       	dec	r2
     cae:	f7 cf       	rjmp	.-18     	; 0xc9e <vfprintf+0x3aa>
     cb0:	f6 01       	movw	r30, r12
     cb2:	86 81       	ldd	r24, Z+6	; 0x06
     cb4:	97 81       	ldd	r25, Z+7	; 0x07
     cb6:	02 c0       	rjmp	.+4      	; 0xcbc <vfprintf+0x3c8>
     cb8:	8f ef       	ldi	r24, 0xFF	; 255
     cba:	9f ef       	ldi	r25, 0xFF	; 255
     cbc:	2b 96       	adiw	r28, 0x0b	; 11
     cbe:	0f b6       	in	r0, 0x3f	; 63
     cc0:	f8 94       	cli
     cc2:	de bf       	out	0x3e, r29	; 62
     cc4:	0f be       	out	0x3f, r0	; 63
     cc6:	cd bf       	out	0x3d, r28	; 61
     cc8:	df 91       	pop	r29
     cca:	cf 91       	pop	r28
     ccc:	1f 91       	pop	r17
     cce:	0f 91       	pop	r16
     cd0:	ff 90       	pop	r15
     cd2:	ef 90       	pop	r14
     cd4:	df 90       	pop	r13
     cd6:	cf 90       	pop	r12
     cd8:	bf 90       	pop	r11
     cda:	af 90       	pop	r10
     cdc:	9f 90       	pop	r9
     cde:	8f 90       	pop	r8
     ce0:	7f 90       	pop	r7
     ce2:	6f 90       	pop	r6
     ce4:	5f 90       	pop	r5
     ce6:	4f 90       	pop	r4
     ce8:	3f 90       	pop	r3
     cea:	2f 90       	pop	r2
     cec:	08 95       	ret

00000cee <calloc>:
     cee:	0f 93       	push	r16
     cf0:	1f 93       	push	r17
     cf2:	cf 93       	push	r28
     cf4:	df 93       	push	r29
     cf6:	86 9f       	mul	r24, r22
     cf8:	80 01       	movw	r16, r0
     cfa:	87 9f       	mul	r24, r23
     cfc:	10 0d       	add	r17, r0
     cfe:	96 9f       	mul	r25, r22
     d00:	10 0d       	add	r17, r0
     d02:	11 24       	eor	r1, r1
     d04:	c8 01       	movw	r24, r16
     d06:	0d d0       	rcall	.+26     	; 0xd22 <malloc>
     d08:	ec 01       	movw	r28, r24
     d0a:	00 97       	sbiw	r24, 0x00	; 0
     d0c:	21 f0       	breq	.+8      	; 0xd16 <calloc+0x28>
     d0e:	a8 01       	movw	r20, r16
     d10:	60 e0       	ldi	r22, 0x00	; 0
     d12:	70 e0       	ldi	r23, 0x00	; 0
     d14:	32 d1       	rcall	.+612    	; 0xf7a <memset>
     d16:	ce 01       	movw	r24, r28
     d18:	df 91       	pop	r29
     d1a:	cf 91       	pop	r28
     d1c:	1f 91       	pop	r17
     d1e:	0f 91       	pop	r16
     d20:	08 95       	ret

00000d22 <malloc>:
     d22:	0f 93       	push	r16
     d24:	1f 93       	push	r17
     d26:	cf 93       	push	r28
     d28:	df 93       	push	r29
     d2a:	82 30       	cpi	r24, 0x02	; 2
     d2c:	91 05       	cpc	r25, r1
     d2e:	10 f4       	brcc	.+4      	; 0xd34 <malloc+0x12>
     d30:	82 e0       	ldi	r24, 0x02	; 2
     d32:	90 e0       	ldi	r25, 0x00	; 0
     d34:	e0 91 76 03 	lds	r30, 0x0376	; 0x800376 <__flp>
     d38:	f0 91 77 03 	lds	r31, 0x0377	; 0x800377 <__flp+0x1>
     d3c:	20 e0       	ldi	r18, 0x00	; 0
     d3e:	30 e0       	ldi	r19, 0x00	; 0
     d40:	a0 e0       	ldi	r26, 0x00	; 0
     d42:	b0 e0       	ldi	r27, 0x00	; 0
     d44:	30 97       	sbiw	r30, 0x00	; 0
     d46:	19 f1       	breq	.+70     	; 0xd8e <malloc+0x6c>
     d48:	40 81       	ld	r20, Z
     d4a:	51 81       	ldd	r21, Z+1	; 0x01
     d4c:	02 81       	ldd	r16, Z+2	; 0x02
     d4e:	13 81       	ldd	r17, Z+3	; 0x03
     d50:	48 17       	cp	r20, r24
     d52:	59 07       	cpc	r21, r25
     d54:	c8 f0       	brcs	.+50     	; 0xd88 <malloc+0x66>
     d56:	84 17       	cp	r24, r20
     d58:	95 07       	cpc	r25, r21
     d5a:	69 f4       	brne	.+26     	; 0xd76 <malloc+0x54>
     d5c:	10 97       	sbiw	r26, 0x00	; 0
     d5e:	31 f0       	breq	.+12     	; 0xd6c <malloc+0x4a>
     d60:	12 96       	adiw	r26, 0x02	; 2
     d62:	0c 93       	st	X, r16
     d64:	12 97       	sbiw	r26, 0x02	; 2
     d66:	13 96       	adiw	r26, 0x03	; 3
     d68:	1c 93       	st	X, r17
     d6a:	27 c0       	rjmp	.+78     	; 0xdba <malloc+0x98>
     d6c:	00 93 76 03 	sts	0x0376, r16	; 0x800376 <__flp>
     d70:	10 93 77 03 	sts	0x0377, r17	; 0x800377 <__flp+0x1>
     d74:	22 c0       	rjmp	.+68     	; 0xdba <malloc+0x98>
     d76:	21 15       	cp	r18, r1
     d78:	31 05       	cpc	r19, r1
     d7a:	19 f0       	breq	.+6      	; 0xd82 <malloc+0x60>
     d7c:	42 17       	cp	r20, r18
     d7e:	53 07       	cpc	r21, r19
     d80:	18 f4       	brcc	.+6      	; 0xd88 <malloc+0x66>
     d82:	9a 01       	movw	r18, r20
     d84:	bd 01       	movw	r22, r26
     d86:	ef 01       	movw	r28, r30
     d88:	df 01       	movw	r26, r30
     d8a:	f8 01       	movw	r30, r16
     d8c:	db cf       	rjmp	.-74     	; 0xd44 <malloc+0x22>
     d8e:	21 15       	cp	r18, r1
     d90:	31 05       	cpc	r19, r1
     d92:	f9 f0       	breq	.+62     	; 0xdd2 <malloc+0xb0>
     d94:	28 1b       	sub	r18, r24
     d96:	39 0b       	sbc	r19, r25
     d98:	24 30       	cpi	r18, 0x04	; 4
     d9a:	31 05       	cpc	r19, r1
     d9c:	80 f4       	brcc	.+32     	; 0xdbe <malloc+0x9c>
     d9e:	8a 81       	ldd	r24, Y+2	; 0x02
     da0:	9b 81       	ldd	r25, Y+3	; 0x03
     da2:	61 15       	cp	r22, r1
     da4:	71 05       	cpc	r23, r1
     da6:	21 f0       	breq	.+8      	; 0xdb0 <malloc+0x8e>
     da8:	fb 01       	movw	r30, r22
     daa:	93 83       	std	Z+3, r25	; 0x03
     dac:	82 83       	std	Z+2, r24	; 0x02
     dae:	04 c0       	rjmp	.+8      	; 0xdb8 <malloc+0x96>
     db0:	90 93 77 03 	sts	0x0377, r25	; 0x800377 <__flp+0x1>
     db4:	80 93 76 03 	sts	0x0376, r24	; 0x800376 <__flp>
     db8:	fe 01       	movw	r30, r28
     dba:	32 96       	adiw	r30, 0x02	; 2
     dbc:	44 c0       	rjmp	.+136    	; 0xe46 <malloc+0x124>
     dbe:	fe 01       	movw	r30, r28
     dc0:	e2 0f       	add	r30, r18
     dc2:	f3 1f       	adc	r31, r19
     dc4:	81 93       	st	Z+, r24
     dc6:	91 93       	st	Z+, r25
     dc8:	22 50       	subi	r18, 0x02	; 2
     dca:	31 09       	sbc	r19, r1
     dcc:	39 83       	std	Y+1, r19	; 0x01
     dce:	28 83       	st	Y, r18
     dd0:	3a c0       	rjmp	.+116    	; 0xe46 <malloc+0x124>
     dd2:	20 91 74 03 	lds	r18, 0x0374	; 0x800374 <__brkval>
     dd6:	30 91 75 03 	lds	r19, 0x0375	; 0x800375 <__brkval+0x1>
     dda:	23 2b       	or	r18, r19
     ddc:	41 f4       	brne	.+16     	; 0xdee <malloc+0xcc>
     dde:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
     de2:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
     de6:	30 93 75 03 	sts	0x0375, r19	; 0x800375 <__brkval+0x1>
     dea:	20 93 74 03 	sts	0x0374, r18	; 0x800374 <__brkval>
     dee:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
     df2:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
     df6:	21 15       	cp	r18, r1
     df8:	31 05       	cpc	r19, r1
     dfa:	41 f4       	brne	.+16     	; 0xe0c <malloc+0xea>
     dfc:	2d b7       	in	r18, 0x3d	; 61
     dfe:	3e b7       	in	r19, 0x3e	; 62
     e00:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
     e04:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
     e08:	24 1b       	sub	r18, r20
     e0a:	35 0b       	sbc	r19, r21
     e0c:	e0 91 74 03 	lds	r30, 0x0374	; 0x800374 <__brkval>
     e10:	f0 91 75 03 	lds	r31, 0x0375	; 0x800375 <__brkval+0x1>
     e14:	e2 17       	cp	r30, r18
     e16:	f3 07       	cpc	r31, r19
     e18:	a0 f4       	brcc	.+40     	; 0xe42 <malloc+0x120>
     e1a:	2e 1b       	sub	r18, r30
     e1c:	3f 0b       	sbc	r19, r31
     e1e:	28 17       	cp	r18, r24
     e20:	39 07       	cpc	r19, r25
     e22:	78 f0       	brcs	.+30     	; 0xe42 <malloc+0x120>
     e24:	ac 01       	movw	r20, r24
     e26:	4e 5f       	subi	r20, 0xFE	; 254
     e28:	5f 4f       	sbci	r21, 0xFF	; 255
     e2a:	24 17       	cp	r18, r20
     e2c:	35 07       	cpc	r19, r21
     e2e:	48 f0       	brcs	.+18     	; 0xe42 <malloc+0x120>
     e30:	4e 0f       	add	r20, r30
     e32:	5f 1f       	adc	r21, r31
     e34:	50 93 75 03 	sts	0x0375, r21	; 0x800375 <__brkval+0x1>
     e38:	40 93 74 03 	sts	0x0374, r20	; 0x800374 <__brkval>
     e3c:	81 93       	st	Z+, r24
     e3e:	91 93       	st	Z+, r25
     e40:	02 c0       	rjmp	.+4      	; 0xe46 <malloc+0x124>
     e42:	e0 e0       	ldi	r30, 0x00	; 0
     e44:	f0 e0       	ldi	r31, 0x00	; 0
     e46:	cf 01       	movw	r24, r30
     e48:	df 91       	pop	r29
     e4a:	cf 91       	pop	r28
     e4c:	1f 91       	pop	r17
     e4e:	0f 91       	pop	r16
     e50:	08 95       	ret

00000e52 <free>:
     e52:	cf 93       	push	r28
     e54:	df 93       	push	r29
     e56:	00 97       	sbiw	r24, 0x00	; 0
     e58:	09 f4       	brne	.+2      	; 0xe5c <free+0xa>
     e5a:	81 c0       	rjmp	.+258    	; 0xf5e <free+0x10c>
     e5c:	fc 01       	movw	r30, r24
     e5e:	32 97       	sbiw	r30, 0x02	; 2
     e60:	13 82       	std	Z+3, r1	; 0x03
     e62:	12 82       	std	Z+2, r1	; 0x02
     e64:	a0 91 76 03 	lds	r26, 0x0376	; 0x800376 <__flp>
     e68:	b0 91 77 03 	lds	r27, 0x0377	; 0x800377 <__flp+0x1>
     e6c:	10 97       	sbiw	r26, 0x00	; 0
     e6e:	81 f4       	brne	.+32     	; 0xe90 <free+0x3e>
     e70:	20 81       	ld	r18, Z
     e72:	31 81       	ldd	r19, Z+1	; 0x01
     e74:	82 0f       	add	r24, r18
     e76:	93 1f       	adc	r25, r19
     e78:	20 91 74 03 	lds	r18, 0x0374	; 0x800374 <__brkval>
     e7c:	30 91 75 03 	lds	r19, 0x0375	; 0x800375 <__brkval+0x1>
     e80:	28 17       	cp	r18, r24
     e82:	39 07       	cpc	r19, r25
     e84:	51 f5       	brne	.+84     	; 0xeda <free+0x88>
     e86:	f0 93 75 03 	sts	0x0375, r31	; 0x800375 <__brkval+0x1>
     e8a:	e0 93 74 03 	sts	0x0374, r30	; 0x800374 <__brkval>
     e8e:	67 c0       	rjmp	.+206    	; 0xf5e <free+0x10c>
     e90:	ed 01       	movw	r28, r26
     e92:	20 e0       	ldi	r18, 0x00	; 0
     e94:	30 e0       	ldi	r19, 0x00	; 0
     e96:	ce 17       	cp	r28, r30
     e98:	df 07       	cpc	r29, r31
     e9a:	40 f4       	brcc	.+16     	; 0xeac <free+0x5a>
     e9c:	4a 81       	ldd	r20, Y+2	; 0x02
     e9e:	5b 81       	ldd	r21, Y+3	; 0x03
     ea0:	9e 01       	movw	r18, r28
     ea2:	41 15       	cp	r20, r1
     ea4:	51 05       	cpc	r21, r1
     ea6:	f1 f0       	breq	.+60     	; 0xee4 <free+0x92>
     ea8:	ea 01       	movw	r28, r20
     eaa:	f5 cf       	rjmp	.-22     	; 0xe96 <free+0x44>
     eac:	d3 83       	std	Z+3, r29	; 0x03
     eae:	c2 83       	std	Z+2, r28	; 0x02
     eb0:	40 81       	ld	r20, Z
     eb2:	51 81       	ldd	r21, Z+1	; 0x01
     eb4:	84 0f       	add	r24, r20
     eb6:	95 1f       	adc	r25, r21
     eb8:	c8 17       	cp	r28, r24
     eba:	d9 07       	cpc	r29, r25
     ebc:	59 f4       	brne	.+22     	; 0xed4 <free+0x82>
     ebe:	88 81       	ld	r24, Y
     ec0:	99 81       	ldd	r25, Y+1	; 0x01
     ec2:	84 0f       	add	r24, r20
     ec4:	95 1f       	adc	r25, r21
     ec6:	02 96       	adiw	r24, 0x02	; 2
     ec8:	91 83       	std	Z+1, r25	; 0x01
     eca:	80 83       	st	Z, r24
     ecc:	8a 81       	ldd	r24, Y+2	; 0x02
     ece:	9b 81       	ldd	r25, Y+3	; 0x03
     ed0:	93 83       	std	Z+3, r25	; 0x03
     ed2:	82 83       	std	Z+2, r24	; 0x02
     ed4:	21 15       	cp	r18, r1
     ed6:	31 05       	cpc	r19, r1
     ed8:	29 f4       	brne	.+10     	; 0xee4 <free+0x92>
     eda:	f0 93 77 03 	sts	0x0377, r31	; 0x800377 <__flp+0x1>
     ede:	e0 93 76 03 	sts	0x0376, r30	; 0x800376 <__flp>
     ee2:	3d c0       	rjmp	.+122    	; 0xf5e <free+0x10c>
     ee4:	e9 01       	movw	r28, r18
     ee6:	fb 83       	std	Y+3, r31	; 0x03
     ee8:	ea 83       	std	Y+2, r30	; 0x02
     eea:	49 91       	ld	r20, Y+
     eec:	59 91       	ld	r21, Y+
     eee:	c4 0f       	add	r28, r20
     ef0:	d5 1f       	adc	r29, r21
     ef2:	ec 17       	cp	r30, r28
     ef4:	fd 07       	cpc	r31, r29
     ef6:	61 f4       	brne	.+24     	; 0xf10 <free+0xbe>
     ef8:	80 81       	ld	r24, Z
     efa:	91 81       	ldd	r25, Z+1	; 0x01
     efc:	84 0f       	add	r24, r20
     efe:	95 1f       	adc	r25, r21
     f00:	02 96       	adiw	r24, 0x02	; 2
     f02:	e9 01       	movw	r28, r18
     f04:	99 83       	std	Y+1, r25	; 0x01
     f06:	88 83       	st	Y, r24
     f08:	82 81       	ldd	r24, Z+2	; 0x02
     f0a:	93 81       	ldd	r25, Z+3	; 0x03
     f0c:	9b 83       	std	Y+3, r25	; 0x03
     f0e:	8a 83       	std	Y+2, r24	; 0x02
     f10:	e0 e0       	ldi	r30, 0x00	; 0
     f12:	f0 e0       	ldi	r31, 0x00	; 0
     f14:	12 96       	adiw	r26, 0x02	; 2
     f16:	8d 91       	ld	r24, X+
     f18:	9c 91       	ld	r25, X
     f1a:	13 97       	sbiw	r26, 0x03	; 3
     f1c:	00 97       	sbiw	r24, 0x00	; 0
     f1e:	19 f0       	breq	.+6      	; 0xf26 <free+0xd4>
     f20:	fd 01       	movw	r30, r26
     f22:	dc 01       	movw	r26, r24
     f24:	f7 cf       	rjmp	.-18     	; 0xf14 <free+0xc2>
     f26:	8d 91       	ld	r24, X+
     f28:	9c 91       	ld	r25, X
     f2a:	11 97       	sbiw	r26, 0x01	; 1
     f2c:	9d 01       	movw	r18, r26
     f2e:	2e 5f       	subi	r18, 0xFE	; 254
     f30:	3f 4f       	sbci	r19, 0xFF	; 255
     f32:	82 0f       	add	r24, r18
     f34:	93 1f       	adc	r25, r19
     f36:	20 91 74 03 	lds	r18, 0x0374	; 0x800374 <__brkval>
     f3a:	30 91 75 03 	lds	r19, 0x0375	; 0x800375 <__brkval+0x1>
     f3e:	28 17       	cp	r18, r24
     f40:	39 07       	cpc	r19, r25
     f42:	69 f4       	brne	.+26     	; 0xf5e <free+0x10c>
     f44:	30 97       	sbiw	r30, 0x00	; 0
     f46:	29 f4       	brne	.+10     	; 0xf52 <free+0x100>
     f48:	10 92 77 03 	sts	0x0377, r1	; 0x800377 <__flp+0x1>
     f4c:	10 92 76 03 	sts	0x0376, r1	; 0x800376 <__flp>
     f50:	02 c0       	rjmp	.+4      	; 0xf56 <free+0x104>
     f52:	13 82       	std	Z+3, r1	; 0x03
     f54:	12 82       	std	Z+2, r1	; 0x02
     f56:	b0 93 75 03 	sts	0x0375, r27	; 0x800375 <__brkval+0x1>
     f5a:	a0 93 74 03 	sts	0x0374, r26	; 0x800374 <__brkval>
     f5e:	df 91       	pop	r29
     f60:	cf 91       	pop	r28
     f62:	08 95       	ret

00000f64 <strnlen_P>:
     f64:	fc 01       	movw	r30, r24
     f66:	05 90       	lpm	r0, Z+
     f68:	61 50       	subi	r22, 0x01	; 1
     f6a:	70 40       	sbci	r23, 0x00	; 0
     f6c:	01 10       	cpse	r0, r1
     f6e:	d8 f7       	brcc	.-10     	; 0xf66 <strnlen_P+0x2>
     f70:	80 95       	com	r24
     f72:	90 95       	com	r25
     f74:	8e 0f       	add	r24, r30
     f76:	9f 1f       	adc	r25, r31
     f78:	08 95       	ret

00000f7a <memset>:
     f7a:	dc 01       	movw	r26, r24
     f7c:	01 c0       	rjmp	.+2      	; 0xf80 <memset+0x6>
     f7e:	6d 93       	st	X+, r22
     f80:	41 50       	subi	r20, 0x01	; 1
     f82:	50 40       	sbci	r21, 0x00	; 0
     f84:	e0 f7       	brcc	.-8      	; 0xf7e <memset+0x4>
     f86:	08 95       	ret

00000f88 <strnlen>:
     f88:	fc 01       	movw	r30, r24
     f8a:	61 50       	subi	r22, 0x01	; 1
     f8c:	70 40       	sbci	r23, 0x00	; 0
     f8e:	01 90       	ld	r0, Z+
     f90:	01 10       	cpse	r0, r1
     f92:	d8 f7       	brcc	.-10     	; 0xf8a <strnlen+0x2>
     f94:	80 95       	com	r24
     f96:	90 95       	com	r25
     f98:	8e 0f       	add	r24, r30
     f9a:	9f 1f       	adc	r25, r31
     f9c:	08 95       	ret

00000f9e <fputc>:
     f9e:	0f 93       	push	r16
     fa0:	1f 93       	push	r17
     fa2:	cf 93       	push	r28
     fa4:	df 93       	push	r29
     fa6:	fb 01       	movw	r30, r22
     fa8:	23 81       	ldd	r18, Z+3	; 0x03
     faa:	21 fd       	sbrc	r18, 1
     fac:	03 c0       	rjmp	.+6      	; 0xfb4 <fputc+0x16>
     fae:	8f ef       	ldi	r24, 0xFF	; 255
     fb0:	9f ef       	ldi	r25, 0xFF	; 255
     fb2:	2c c0       	rjmp	.+88     	; 0x100c <fputc+0x6e>
     fb4:	22 ff       	sbrs	r18, 2
     fb6:	16 c0       	rjmp	.+44     	; 0xfe4 <fputc+0x46>
     fb8:	46 81       	ldd	r20, Z+6	; 0x06
     fba:	57 81       	ldd	r21, Z+7	; 0x07
     fbc:	24 81       	ldd	r18, Z+4	; 0x04
     fbe:	35 81       	ldd	r19, Z+5	; 0x05
     fc0:	42 17       	cp	r20, r18
     fc2:	53 07       	cpc	r21, r19
     fc4:	44 f4       	brge	.+16     	; 0xfd6 <fputc+0x38>
     fc6:	a0 81       	ld	r26, Z
     fc8:	b1 81       	ldd	r27, Z+1	; 0x01
     fca:	9d 01       	movw	r18, r26
     fcc:	2f 5f       	subi	r18, 0xFF	; 255
     fce:	3f 4f       	sbci	r19, 0xFF	; 255
     fd0:	31 83       	std	Z+1, r19	; 0x01
     fd2:	20 83       	st	Z, r18
     fd4:	8c 93       	st	X, r24
     fd6:	26 81       	ldd	r18, Z+6	; 0x06
     fd8:	37 81       	ldd	r19, Z+7	; 0x07
     fda:	2f 5f       	subi	r18, 0xFF	; 255
     fdc:	3f 4f       	sbci	r19, 0xFF	; 255
     fde:	37 83       	std	Z+7, r19	; 0x07
     fe0:	26 83       	std	Z+6, r18	; 0x06
     fe2:	14 c0       	rjmp	.+40     	; 0x100c <fputc+0x6e>
     fe4:	8b 01       	movw	r16, r22
     fe6:	ec 01       	movw	r28, r24
     fe8:	fb 01       	movw	r30, r22
     fea:	00 84       	ldd	r0, Z+8	; 0x08
     fec:	f1 85       	ldd	r31, Z+9	; 0x09
     fee:	e0 2d       	mov	r30, r0
     ff0:	19 95       	eicall
     ff2:	89 2b       	or	r24, r25
     ff4:	e1 f6       	brne	.-72     	; 0xfae <fputc+0x10>
     ff6:	d8 01       	movw	r26, r16
     ff8:	16 96       	adiw	r26, 0x06	; 6
     ffa:	8d 91       	ld	r24, X+
     ffc:	9c 91       	ld	r25, X
     ffe:	17 97       	sbiw	r26, 0x07	; 7
    1000:	01 96       	adiw	r24, 0x01	; 1
    1002:	17 96       	adiw	r26, 0x07	; 7
    1004:	9c 93       	st	X, r25
    1006:	8e 93       	st	-X, r24
    1008:	16 97       	sbiw	r26, 0x06	; 6
    100a:	ce 01       	movw	r24, r28
    100c:	df 91       	pop	r29
    100e:	cf 91       	pop	r28
    1010:	1f 91       	pop	r17
    1012:	0f 91       	pop	r16
    1014:	08 95       	ret

00001016 <__ultoa_invert>:
    1016:	fa 01       	movw	r30, r20
    1018:	aa 27       	eor	r26, r26
    101a:	28 30       	cpi	r18, 0x08	; 8
    101c:	51 f1       	breq	.+84     	; 0x1072 <__ultoa_invert+0x5c>
    101e:	20 31       	cpi	r18, 0x10	; 16
    1020:	81 f1       	breq	.+96     	; 0x1082 <__ultoa_invert+0x6c>
    1022:	e8 94       	clt
    1024:	6f 93       	push	r22
    1026:	6e 7f       	andi	r22, 0xFE	; 254
    1028:	6e 5f       	subi	r22, 0xFE	; 254
    102a:	7f 4f       	sbci	r23, 0xFF	; 255
    102c:	8f 4f       	sbci	r24, 0xFF	; 255
    102e:	9f 4f       	sbci	r25, 0xFF	; 255
    1030:	af 4f       	sbci	r26, 0xFF	; 255
    1032:	b1 e0       	ldi	r27, 0x01	; 1
    1034:	3e d0       	rcall	.+124    	; 0x10b2 <__ultoa_invert+0x9c>
    1036:	b4 e0       	ldi	r27, 0x04	; 4
    1038:	3c d0       	rcall	.+120    	; 0x10b2 <__ultoa_invert+0x9c>
    103a:	67 0f       	add	r22, r23
    103c:	78 1f       	adc	r23, r24
    103e:	89 1f       	adc	r24, r25
    1040:	9a 1f       	adc	r25, r26
    1042:	a1 1d       	adc	r26, r1
    1044:	68 0f       	add	r22, r24
    1046:	79 1f       	adc	r23, r25
    1048:	8a 1f       	adc	r24, r26
    104a:	91 1d       	adc	r25, r1
    104c:	a1 1d       	adc	r26, r1
    104e:	6a 0f       	add	r22, r26
    1050:	71 1d       	adc	r23, r1
    1052:	81 1d       	adc	r24, r1
    1054:	91 1d       	adc	r25, r1
    1056:	a1 1d       	adc	r26, r1
    1058:	20 d0       	rcall	.+64     	; 0x109a <__ultoa_invert+0x84>
    105a:	09 f4       	brne	.+2      	; 0x105e <__ultoa_invert+0x48>
    105c:	68 94       	set
    105e:	3f 91       	pop	r19
    1060:	2a e0       	ldi	r18, 0x0A	; 10
    1062:	26 9f       	mul	r18, r22
    1064:	11 24       	eor	r1, r1
    1066:	30 19       	sub	r19, r0
    1068:	30 5d       	subi	r19, 0xD0	; 208
    106a:	31 93       	st	Z+, r19
    106c:	de f6       	brtc	.-74     	; 0x1024 <__ultoa_invert+0xe>
    106e:	cf 01       	movw	r24, r30
    1070:	08 95       	ret
    1072:	46 2f       	mov	r20, r22
    1074:	47 70       	andi	r20, 0x07	; 7
    1076:	40 5d       	subi	r20, 0xD0	; 208
    1078:	41 93       	st	Z+, r20
    107a:	b3 e0       	ldi	r27, 0x03	; 3
    107c:	0f d0       	rcall	.+30     	; 0x109c <__ultoa_invert+0x86>
    107e:	c9 f7       	brne	.-14     	; 0x1072 <__ultoa_invert+0x5c>
    1080:	f6 cf       	rjmp	.-20     	; 0x106e <__ultoa_invert+0x58>
    1082:	46 2f       	mov	r20, r22
    1084:	4f 70       	andi	r20, 0x0F	; 15
    1086:	40 5d       	subi	r20, 0xD0	; 208
    1088:	4a 33       	cpi	r20, 0x3A	; 58
    108a:	18 f0       	brcs	.+6      	; 0x1092 <__ultoa_invert+0x7c>
    108c:	49 5d       	subi	r20, 0xD9	; 217
    108e:	31 fd       	sbrc	r19, 1
    1090:	40 52       	subi	r20, 0x20	; 32
    1092:	41 93       	st	Z+, r20
    1094:	02 d0       	rcall	.+4      	; 0x109a <__ultoa_invert+0x84>
    1096:	a9 f7       	brne	.-22     	; 0x1082 <__ultoa_invert+0x6c>
    1098:	ea cf       	rjmp	.-44     	; 0x106e <__ultoa_invert+0x58>
    109a:	b4 e0       	ldi	r27, 0x04	; 4
    109c:	a6 95       	lsr	r26
    109e:	97 95       	ror	r25
    10a0:	87 95       	ror	r24
    10a2:	77 95       	ror	r23
    10a4:	67 95       	ror	r22
    10a6:	ba 95       	dec	r27
    10a8:	c9 f7       	brne	.-14     	; 0x109c <__ultoa_invert+0x86>
    10aa:	00 97       	sbiw	r24, 0x00	; 0
    10ac:	61 05       	cpc	r22, r1
    10ae:	71 05       	cpc	r23, r1
    10b0:	08 95       	ret
    10b2:	9b 01       	movw	r18, r22
    10b4:	ac 01       	movw	r20, r24
    10b6:	0a 2e       	mov	r0, r26
    10b8:	06 94       	lsr	r0
    10ba:	57 95       	ror	r21
    10bc:	47 95       	ror	r20
    10be:	37 95       	ror	r19
    10c0:	27 95       	ror	r18
    10c2:	ba 95       	dec	r27
    10c4:	c9 f7       	brne	.-14     	; 0x10b8 <__ultoa_invert+0xa2>
    10c6:	62 0f       	add	r22, r18
    10c8:	73 1f       	adc	r23, r19
    10ca:	84 1f       	adc	r24, r20
    10cc:	95 1f       	adc	r25, r21
    10ce:	a0 1d       	adc	r26, r0
    10d0:	08 95       	ret

000010d2 <_exit>:
    10d2:	f8 94       	cli

000010d4 <__stop_program>:
    10d4:	ff cf       	rjmp	.-2      	; 0x10d4 <__stop_program>
