{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575365079508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575365079516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 12:24:39 2019 " "Processing started: Tue Dec 03 12:24:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575365079516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575365079516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO_SMK_RTL -c DE10_NANO_SMK_RTL " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO_SMK_RTL -c DE10_NANO_SMK_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575365079516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575365080406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575365080406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ui.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ui.v" { { "Info" "ISGN_ENTITY_NAME" "1 UI " "Found entity 1: UI" {  } { { "ip/UI.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/ip/UI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575365100915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575365100915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pwm_geneator.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pwm_geneator.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_Geneator " "Found entity 1: PWM_Geneator" {  } { { "ip/PWM_Geneator.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/ip/PWM_Geneator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575365100926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575365100926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_smk_rtl.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_smk_rtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_SMK_RTL " "Found entity 1: DE10_NANO_SMK_RTL" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575365100933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575365100933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rs232_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rs232_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rs232_rx " "Found entity 1: UART_rs232_rx" {  } { { "UART_rs232_rx.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/UART_rs232_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575365100943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575365100943 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_rs232_tx.v(92) " "Verilog HDL information at UART_rs232_tx.v(92): always construct contains both blocking and non-blocking assignments" {  } { { "UART_rs232_tx.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/UART_rs232_tx.v" 92 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575365100954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rs232_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rs232_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rs232_tx " "Found entity 1: UART_rs232_tx" {  } { { "UART_rs232_tx.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/UART_rs232_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575365100956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575365100956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_baudrate_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_baudrate_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_BaudRate_generator " "Found entity 1: UART_BaudRate_generator" {  } { { "UART_BaudRate_generator.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/UART_BaudRate_generator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575365100965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575365100965 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RESET_N DE10_NANO_SMK_RTL.v(80) " "Verilog HDL Implicit Net warning at DE10_NANO_SMK_RTL.v(80): created implicit net for \"RESET_N\"" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575365100966 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_NANO_SMK_RTL " "Elaborating entity \"DE10_NANO_SMK_RTL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575365101052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UI UI:h0 " "Elaborating entity \"UI\" for hierarchy \"UI:h0\"" {  } { { "DE10_NANO_SMK_RTL.v" "h0" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575365101160 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UI.v(40) " "Verilog HDL assignment warning at UI.v(40): truncated value with size 32 to match size of target (8)" {  } { { "ip/UI.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/ip/UI.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575365101186 "|DE10_NANO_SMK_RTL|UI:h0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 UI.v(44) " "Verilog HDL assignment warning at UI.v(44): truncated value with size 32 to match size of target (22)" {  } { { "ip/UI.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/ip/UI.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575365101187 "|DE10_NANO_SMK_RTL|UI:h0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UI.v(55) " "Verilog HDL assignment warning at UI.v(55): truncated value with size 32 to match size of target (8)" {  } { { "ip/UI.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/ip/UI.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575365101187 "|DE10_NANO_SMK_RTL|UI:h0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 UI.v(59) " "Verilog HDL assignment warning at UI.v(59): truncated value with size 32 to match size of target (22)" {  } { { "ip/UI.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/ip/UI.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575365101187 "|DE10_NANO_SMK_RTL|UI:h0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_Geneator PWM_Geneator:p0 " "Elaborating entity \"PWM_Geneator\" for hierarchy \"PWM_Geneator:p0\"" {  } { { "DE10_NANO_SMK_RTL.v" "p0" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575365101199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rs232_rx UART_rs232_rx:I_RS232RX " "Elaborating entity \"UART_rs232_rx\" for hierarchy \"UART_rs232_rx:I_RS232RX\"" {  } { { "DE10_NANO_SMK_RTL.v" "I_RS232RX" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575365101222 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_rs232_rx.v(99) " "Verilog HDL assignment warning at UART_rs232_rx.v(99): truncated value with size 32 to match size of target (4)" {  } { { "UART_rs232_rx.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/UART_rs232_rx.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575365101226 "|DE10_NANO_SMK_RTL|UART_rs232_rx:I_RS232RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART_rs232_rx.v(110) " "Verilog HDL assignment warning at UART_rs232_rx.v(110): truncated value with size 32 to match size of target (5)" {  } { { "UART_rs232_rx.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/UART_rs232_rx.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575365101226 "|DE10_NANO_SMK_RTL|UART_rs232_rx:I_RS232RX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rs232_tx UART_rs232_tx:I_RS232TX " "Elaborating entity \"UART_rs232_tx\" for hierarchy \"UART_rs232_tx:I_RS232TX\"" {  } { { "DE10_NANO_SMK_RTL.v" "I_RS232TX" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575365101232 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_rs232_tx.v(104) " "Verilog HDL assignment warning at UART_rs232_tx.v(104): truncated value with size 32 to match size of target (4)" {  } { { "UART_rs232_tx.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/UART_rs232_tx.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575365101235 "|DE10_NANO_SMK_RTL|UART_rs232_tx:I_RS232TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART_rs232_tx.v(124) " "Verilog HDL assignment warning at UART_rs232_tx.v(124): truncated value with size 32 to match size of target (5)" {  } { { "UART_rs232_tx.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/UART_rs232_tx.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575365101235 "|DE10_NANO_SMK_RTL|UART_rs232_tx:I_RS232TX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_BaudRate_generator UART_BaudRate_generator:I_BAUDGEN " "Elaborating entity \"UART_BaudRate_generator\" for hierarchy \"UART_BaudRate_generator:I_BAUDGEN\"" {  } { { "DE10_NANO_SMK_RTL.v" "I_BAUDGEN" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575365101237 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575365102888 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1575365102888 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[35\] GND pin " "The pin \"GPIO_0\[35\]\" is fed by GND" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575365102897 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[2\] GND pin " "The pin \"GPIO_1\[2\]\" is fed by GND" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575365102897 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[3\] GND pin " "The pin \"GPIO_1\[3\]\" is fed by GND" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575365102897 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[4\] GND pin " "The pin \"GPIO_1\[4\]\" is fed by GND" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575365102897 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1575365102897 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575365102926 "|DE10_NANO_SMK_RTL|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575365102926 "|DE10_NANO_SMK_RTL|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575365102926 "|DE10_NANO_SMK_RTL|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575365102926 "|DE10_NANO_SMK_RTL|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575365102926 "|DE10_NANO_SMK_RTL|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575365102926 "|DE10_NANO_SMK_RTL|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575365102926 "|DE10_NANO_SMK_RTL|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575365102926 "|DE10_NANO_SMK_RTL|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575365102926 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575365102956 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/project/DE10_NANO_SMK_RTL/output_files/DE10_NANO_SMK_RTL.map.smsg " "Generated suppressed messages file D:/FPGA/project/DE10_NANO_SMK_RTL/output_files/DE10_NANO_SMK_RTL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575365103038 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575365103404 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575365103404 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575365103569 "|DE10_NANO_SMK_RTL|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK1_25 " "No output dependent on input pin \"FPGA_CLK1_25\"" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575365103569 "|DE10_NANO_SMK_RTL|FPGA_CLK1_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575365103569 "|DE10_NANO_SMK_RTL|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575365103569 "|DE10_NANO_SMK_RTL|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575365103569 "|DE10_NANO_SMK_RTL|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575365103569 "|DE10_NANO_SMK_RTL|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575365103569 "|DE10_NANO_SMK_RTL|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575365103569 "|DE10_NANO_SMK_RTL|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK1_50 " "No output dependent on input pin \"FPGA_CLK1_50\"" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575365103569 "|DE10_NANO_SMK_RTL|FPGA_CLK1_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575365103569 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575365103569 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575365103569 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1575365103569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575365103569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575365103701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 12:25:03 2019 " "Processing ended: Tue Dec 03 12:25:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575365103701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575365103701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575365103701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575365103701 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1575365106546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575365106565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 12:25:05 2019 " "Processing started: Tue Dec 03 12:25:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575365106565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575365106565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_NANO_SMK_RTL -c DE10_NANO_SMK_RTL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_NANO_SMK_RTL -c DE10_NANO_SMK_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575365106565 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575365106932 ""}
{ "Info" "0" "" "Project  = DE10_NANO_SMK_RTL" {  } {  } 0 0 "Project  = DE10_NANO_SMK_RTL" 0 0 "Fitter" 0 0 1575365106932 ""}
{ "Info" "0" "" "Revision = DE10_NANO_SMK_RTL" {  } {  } 0 0 "Revision = DE10_NANO_SMK_RTL" 0 0 "Fitter" 0 0 1575365106932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575365107310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575365107311 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_NANO_SMK_RTL 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"DE10_NANO_SMK_RTL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575365107335 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1575365107511 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1575365107511 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575365108836 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575365108900 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575365109430 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 89 " "No exact pin location assignment(s) for 1 pins of 89 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1575365110080 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1575365139036 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575365139467 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575365139477 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575365139477 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575365139477 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575365139477 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575365139482 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575365139482 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575365139482 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1575365139482 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575365139482 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK3_50 " "Node \"FPGA_CLK3_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575365139652 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1575365139652 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:30 " "Fitter preparation operations ending: elapsed time is 00:00:30" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575365139652 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_NANO_SMK_RTL.SDC " "Reading SDC File: 'DE10_NANO_SMK_RTL.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1575365154147 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_NANO_SMK_RTL.sdc 11 FPGA_CLK3_50 port " "Ignored filter at DE10_NANO_SMK_RTL.sdc(11): FPGA_CLK3_50 could not be matched with a port" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575365154153 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_NANO_SMK_RTL.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_NANO_SMK_RTL.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK3_50\] " "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK3_50\]" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575365154153 ""}  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575365154153 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_NANO_SMK_RTL.sdc 14 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10_NANO_SMK_RTL.sdc(14): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575365154153 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_NANO_SMK_RTL.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at DE10_NANO_SMK_RTL.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575365154153 ""}  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575365154153 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_NANO_SMK_RTL.sdc 15 altera_reserved_tdi port " "Ignored filter at DE10_NANO_SMK_RTL.sdc(15): altera_reserved_tdi could not be matched with a port" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575365154153 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_NANO_SMK_RTL.sdc 15 altera_reserved_tck clock " "Ignored filter at DE10_NANO_SMK_RTL.sdc(15): altera_reserved_tck could not be matched with a clock" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575365154157 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_NANO_SMK_RTL.sdc 15 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_NANO_SMK_RTL.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575365154157 ""}  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575365154157 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_NANO_SMK_RTL.sdc 15 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_NANO_SMK_RTL.sdc(15): Argument -clock is not an object ID" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575365154157 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_NANO_SMK_RTL.sdc 16 altera_reserved_tms port " "Ignored filter at DE10_NANO_SMK_RTL.sdc(16): altera_reserved_tms could not be matched with a port" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575365154158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_NANO_SMK_RTL.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_NANO_SMK_RTL.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575365154158 ""}  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575365154158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_NANO_SMK_RTL.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_NANO_SMK_RTL.sdc(16): Argument -clock is not an object ID" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575365154158 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_NANO_SMK_RTL.sdc 17 altera_reserved_tdo port " "Ignored filter at DE10_NANO_SMK_RTL.sdc(17): altera_reserved_tdo could not be matched with a port" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575365154158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_NANO_SMK_RTL.sdc 17 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_NANO_SMK_RTL.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575365154158 ""}  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575365154158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_NANO_SMK_RTL.sdc 17 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_NANO_SMK_RTL.sdc(17): Argument -clock is not an object ID" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575365154158 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1575365154158 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1575365154162 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1575365154162 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575365154162 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575365154162 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575365154162 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK2_50 " "  20.000 FPGA_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575365154162 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1575365154162 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575365154170 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1575365154495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575365155760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575365156682 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575365157477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575365157477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575365159940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1575365170836 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575365170836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1575365171309 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1575365171309 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575365171309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575365171319 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1575365174948 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575365175044 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575365176312 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575365176313 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575365179230 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575365184439 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1575365184825 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "72 " "Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently enabled " "Pin GPIO_0\[35\] has a permanently enabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently enabled " "Pin GPIO_1\[2\] has a permanently enabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently enabled " "Pin GPIO_1\[3\] has a permanently enabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently enabled " "Pin GPIO_1\[4\] has a permanently enabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/project/DE10_NANO_SMK_RTL/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575365184848 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1575365184848 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/project/DE10_NANO_SMK_RTL/output_files/DE10_NANO_SMK_RTL.fit.smsg " "Generated suppressed messages file D:/FPGA/project/DE10_NANO_SMK_RTL/output_files/DE10_NANO_SMK_RTL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575365185007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6540 " "Peak virtual memory: 6540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575365186683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 12:26:26 2019 " "Processing ended: Tue Dec 03 12:26:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575365186683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575365186683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:10 " "Total CPU time (on all processors): 00:02:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575365186683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575365186683 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575365188477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575365188484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 12:26:28 2019 " "Processing started: Tue Dec 03 12:26:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575365188484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575365188484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_NANO_SMK_RTL -c DE10_NANO_SMK_RTL " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_NANO_SMK_RTL -c DE10_NANO_SMK_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575365188484 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1575365189755 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575365199640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575365200437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 12:26:40 2019 " "Processing ended: Tue Dec 03 12:26:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575365200437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575365200437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575365200437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575365200437 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575365201384 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575365202349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575365202361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 12:26:41 2019 " "Processing started: Tue Dec 03 12:26:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575365202361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1575365202361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_NANO_SMK_RTL -c DE10_NANO_SMK_RTL " "Command: quartus_sta DE10_NANO_SMK_RTL -c DE10_NANO_SMK_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1575365202361 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1575365202550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1575365203598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1575365203598 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1575365203700 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1575365203700 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_NANO_SMK_RTL.SDC " "Reading SDC File: 'DE10_NANO_SMK_RTL.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1575365204526 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_NANO_SMK_RTL.sdc 11 FPGA_CLK3_50 port " "Ignored filter at DE10_NANO_SMK_RTL.sdc(11): FPGA_CLK3_50 could not be matched with a port" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1575365204527 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_NANO_SMK_RTL.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_NANO_SMK_RTL.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK3_50\] " "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK3_50\]" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575365204532 ""}  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575365204532 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_NANO_SMK_RTL.sdc 14 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10_NANO_SMK_RTL.sdc(14): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1575365204533 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_NANO_SMK_RTL.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at DE10_NANO_SMK_RTL.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575365204534 ""}  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575365204534 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_NANO_SMK_RTL.sdc 15 altera_reserved_tdi port " "Ignored filter at DE10_NANO_SMK_RTL.sdc(15): altera_reserved_tdi could not be matched with a port" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1575365204534 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_NANO_SMK_RTL.sdc 15 altera_reserved_tck clock " "Ignored filter at DE10_NANO_SMK_RTL.sdc(15): altera_reserved_tck could not be matched with a clock" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1575365204535 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_NANO_SMK_RTL.sdc 15 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_NANO_SMK_RTL.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575365204535 ""}  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575365204535 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_NANO_SMK_RTL.sdc 15 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_NANO_SMK_RTL.sdc(15): Argument -clock is not an object ID" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575365204535 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_NANO_SMK_RTL.sdc 16 altera_reserved_tms port " "Ignored filter at DE10_NANO_SMK_RTL.sdc(16): altera_reserved_tms could not be matched with a port" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1575365204535 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_NANO_SMK_RTL.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_NANO_SMK_RTL.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575365204536 ""}  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575365204536 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_NANO_SMK_RTL.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_NANO_SMK_RTL.sdc(16): Argument -clock is not an object ID" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575365204536 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_NANO_SMK_RTL.sdc 17 altera_reserved_tdo port " "Ignored filter at DE10_NANO_SMK_RTL.sdc(17): altera_reserved_tdo could not be matched with a port" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1575365204537 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_NANO_SMK_RTL.sdc 17 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_NANO_SMK_RTL.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575365204537 ""}  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575365204537 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_NANO_SMK_RTL.sdc 17 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_NANO_SMK_RTL.sdc(17): Argument -clock is not an object ID" {  } { { "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575365204537 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1575365204537 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1575365204553 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1575365204553 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1575365204580 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575365204584 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575365204627 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575365204647 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575365204677 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575365204692 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575365204706 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1575365204722 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1575365204804 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1575365206854 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1575365207048 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575365207052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575365207080 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575365207095 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575365207108 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575365207123 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575365207135 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1575365207150 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1575365207688 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1575365208642 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1575365208769 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575365208785 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575365208800 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575365208815 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575365208830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575365208862 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1575365208877 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1575365209234 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575365209248 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575365209264 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575365209278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575365209293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575365209306 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575365212764 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575365212765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 15 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5134 " "Peak virtual memory: 5134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575365212981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 12:26:52 2019 " "Processing ended: Tue Dec 03 12:26:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575365212981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575365212981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575365212981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575365212981 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1575365214763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575365214779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 12:26:54 2019 " "Processing started: Tue Dec 03 12:26:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575365214779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1575365214779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE10_NANO_SMK_RTL -c DE10_NANO_SMK_RTL " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE10_NANO_SMK_RTL -c DE10_NANO_SMK_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1575365214780 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1575365216328 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1575365216378 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE10_NANO_SMK_RTL.vo D:/FPGA/project/DE10_NANO_SMK_RTL/simulation/modelsim/ simulation " "Generated file DE10_NANO_SMK_RTL.vo in folder \"D:/FPGA/project/DE10_NANO_SMK_RTL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575365216563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575365216867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 12:26:56 2019 " "Processing ended: Tue Dec 03 12:26:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575365216867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575365216867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575365216867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1575365216867 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 143 s " "Quartus Prime Full Compilation was successful. 0 errors, 143 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1575365217777 ""}
