/******************************************************************************
 *   COPYRIGHT (C) 2011 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains base address definitions for the cbrc_mtsb block
 * 
 *   NOTES:
 *     This file is generated by the script codegen.pm, version 1.1
 *     Do not modify this file.
 * 
 *     The input file is ../src/ioxml-filtered/pm70_82_17_map.xml
 *     block_uri "file:../docs/rda/pm70_82_17_map.xml"
 *     block_part_number "PM70_82_17"
 *     block_mnemonic "CBRC"
 * 
 *****************************************************************************/
#ifndef _CBRC_MTSB_MAP_H
#define _CBRC_MTSB_MAP_H


/*
 * ==================================================================================
 * CBRC_MTSB RDA XML Version Info
 * ==================================================================================
 */
#define CBRC_MTSB_MAP_FILE_NAME    "../src/ioxml-filtered/pm70_82_17_map.xml"
#define CBRC_MTSB_MAP_FILE_VERSION "../src/ioxml-filtered/pm70_82_17_map.xml"
/*
 * ==================================================================================
 * CBRC_MTSB Block Base Addresses
 * ==================================================================================
 */
#ifndef CBRC_MTSB_TSB_BASE_ADDR_DEFS_H
#define CBRC_MTSB_TSB_BASE_ADDR_DEFS_H

#define BASE_ADDR_CBRC_MTSB                                               0x00000000
#define BASE_ADDR_CBRC_SFI51(A)                                           (0x00000000 + (A) * 0x40)
#define MAX_CBRC_SFI51                                                    1
#define BASE_ADDR_CBRC_PRBS_MG_PRGM_CONFIG_AND_STATUS(A)                  (0x0 + (A) * 0x40)
#define MAX_CBRC_PRBS_MG_PRGM_CONFIG_AND_STATUS                           15
#define BASE_ADDR_CBRC_PRBS_MG_SHPI_U_SHPI_SHPI_INDIRECT(A)               (0x0 + (A) * 0x40)
#define MAX_CBRC_PRBS_MG_SHPI_U_SHPI_SHPI_INDIRECT                        3
#define BASE_ADDR_CBRC_CBRC_SDH_PMG_SDH_PMG_RTTP_U_RTTP_RTTP_INDIRECT(A)  (0x0 + (A) * 0x40)
#define MAX_CBRC_CBRC_SDH_PMG_SDH_PMG_RTTP_U_RTTP_RTTP_INDIRECT           3
#define BASE_ADDR_CBRC_CBRC_SDH_PMG_SDH_PMG_SBER_U_SBER_SBER_INDIRECT(A)  (0x0 + (A) * 0x40)
#define MAX_CBRC_CBRC_SDH_PMG_SDH_PMG_SBER_U_SBER_SBER_INDIRECT           3
#define BASE_ADDR_CBRC_SFIS_MTSB(A)                                       (0x00000100 + (A) * 0x100)
#define MAX_CBRC_SFIS_MTSB                                                1
#define BASE_ADDR_CBRC_SFIS_SFIS_RX(A)                                    (0x00000100 + (A) * 0x100)
#define MAX_CBRC_SFIS_SFIS_RX                                             1
#define BASE_ADDR_CBRC_SFIS_SFIS_TX(A)                                    (0x00000180 + (A) * 0x100)
#define MAX_CBRC_SFIS_SFIS_TX                                             1
#define BASE_ADDR_CBRC_STL256(A)                                          (0x00000400 + (A) * 0x40)
#define MAX_CBRC_STL256                                                   2
#define BASE_ADDR_CBRC_CBRFSGM_CBR_FSGM_MTSB(A)                           (0x00000600 + (A) * 0x200)
#define MAX_CBRC_CBRFSGM_CBR_FSGM_MTSB                                    2
#define BASE_ADDR_CBRC_CBRFSGM_CBR_FSGM(A)                                (0x00000600 + (A) * 0x200)
#define MAX_CBRC_CBRFSGM_CBR_FSGM                                         2
#define BASE_ADDR_CBRC_CBRFSGM_CBR_FSGM_FC_CBR_PATT_INS(A)                (0x00000680 + (A) * 0x40)
#define MAX_CBRC_CBRFSGM_CBR_FSGM_FC_CBR_PATT_INS                         3
#define BASE_ADDR_CBRC_MLDPRBS_PCBI                                       0x00000c00
#define BASE_ADDR_CBRC_PRBS_MG_MTSB                                       0x00001000
#define BASE_ADDR_CBRC_PRBS_MG_TOP_PRBS_MG                                0x00001000
#define BASE_ADDR_CBRC_PRBS_MG_STLI_768                                   0x00001020
#define BASE_ADDR_CBRC_PRBS_MG_TRMP_U_TRMP(A)                             (0x00001040 + (A) * 0x40)
#define MAX_CBRC_PRBS_MG_TRMP_U_TRMP                                      15
#define BASE_ADDR_CBRC_PRBS_MG_PRGM(A)                                    (0x00001440 + (A) * 0x40)
#define MAX_CBRC_PRBS_MG_PRGM                                             15
#define BASE_ADDR_CBRC_PRBS_MG_SHPI_U_SHPI(A)                             (0x00001840 + (A) * 0x40)
#define MAX_CBRC_PRBS_MG_SHPI_U_SHPI                                      3
#define BASE_ADDR_CBRC_CBRC_SDH_PMG_MTSB(A)                               (0x00002000 + (A) * 0x2000)
#define MAX_CBRC_CBRC_SDH_PMG_MTSB                                        1
#define BASE_ADDR_CBRC_CBRC_SDH_PMG_TOP_CBRC_SDH_PMG(A)                   (0x00002000 + (A) * 0x2000)
#define MAX_CBRC_CBRC_SDH_PMG_TOP_CBRC_SDH_PMG                            1
#define BASE_ADDR_CBRC_CBRC_SDH_PMG_SDH_PMG_MTSB(A)                       (0x00002800 + (A) * 0x800)
#define MAX_CBRC_CBRC_SDH_PMG_SDH_PMG_MTSB                                2
#define BASE_ADDR_CBRC_CBRC_SDH_PMG_SDH_PMG_TOP_SDH_PMG(A)                (0x00002800 + (A) * 0x800)
#define MAX_CBRC_CBRC_SDH_PMG_SDH_PMG_TOP_SDH_PMG                         2
#define BASE_ADDR_CBRC_CBRC_SDH_PMG_SDH_PMG_SRLI_768(A)                   (0x00002880 + (A) * 0x800)
#define MAX_CBRC_CBRC_SDH_PMG_SDH_PMG_SRLI_768                            2
#define BASE_ADDR_CBRC_CBRC_SDH_PMG_SDH_PMG_RRMP_U_RRMP(A)                (0x00002900 + (A) * 0x40)
#define MAX_CBRC_CBRC_SDH_PMG_SDH_PMG_RRMP_U_RRMP                         15
#define BASE_ADDR_CBRC_CBRC_SDH_PMG_SDH_PMG_RTTP_U_RTTP(A)                (0x00002d00 + (A) * 0x40)
#define MAX_CBRC_CBRC_SDH_PMG_SDH_PMG_RTTP_U_RTTP                         3
#define BASE_ADDR_CBRC_CBRC_SDH_PMG_SDH_PMG_SBER_U_SBER(A)                (0x00002e00 + (A) * 0x40)
#define MAX_CBRC_CBRC_SDH_PMG_SDH_PMG_SBER_U_SBER                         3
#define BASE_ADDR_CBRC_CBRC_FC_ILVR_MTSB                                  0x00020000
#define BASE_ADDR_CBRC_CBRC_FC_ILVR_CBR_INT_MTSB                          0x00020000
#define BASE_ADDR_CBRC_CBRC_FC_ILVR_CBR_INT                               0x00020000
#define BASE_ADDR_CBRC_CBRC_FC_ILVR_PKT_INT_MTSB                          0x00024000
#define BASE_ADDR_CBRC_CBRC_FC_ILVR_PKT_INT_LW70_60_85_PKT_INT            0x00024000
#define BASE_ADDR_CBRC_CBRC_FC_ILVR_PKT_INT_SCBS3                         0x00024100
#define BASE_ADDR_CBRC_CBRC_FC_ILVR_MPMA_MTSB                             0x00028000
#define BASE_ADDR_CBRC_CBRC_FC_ILVR_MPMA_MPMA_DP_MTSB                     0x00028000
#define BASE_ADDR_CBRC_CBRC_FC_ILVR_MPMA_MPMA_DP_CORE                     0x00028000
#define BASE_ADDR_CBRC_CBRC_FC_ILVR_MPMA_MPMA_DP_CFC                      0x00029000
#define BASE_ADDR_CBRC_CBRC_FC_ILVR_MPMA_MPMA_DP_SCBS3                    0x0002a800
#define BASE_ADDR_CBRC_CBRC_FC_ILVR_MPMA_MPMA_DSP                         0x0002b800
#define BASE_ADDR_CBRC_CBRC_FC_ILVR_FC800_PMG_MTSB(A)                     (0x0002c000 + (A) * 0x200)
#define MAX_CBRC_CBRC_FC_ILVR_FC800_PMG_MTSB                              11
#define BASE_ADDR_CBRC_CBRC_FC_ILVR_FC800_PMG_FC_CBR(A)                   (0x0002c000 + (A) * 0x200)
#define MAX_CBRC_CBRC_FC_ILVR_FC800_PMG_FC_CBR                            11
#define BASE_ADDR_CBRC_CBRC_FC_ILVR_FC1200_PTE_MTSB(A)                    (0x0002f000 + (A) * 0x200)
#define MAX_CBRC_CBRC_FC_ILVR_FC1200_PTE_MTSB                             11
#define BASE_ADDR_CBRC_CBRC_FC_ILVR_FC1200_PTE_FC1200_PCS_RX(A)           (0x0002f000 + (A) * 0x200)
#define MAX_CBRC_CBRC_FC_ILVR_FC1200_PTE_FC1200_PCS_RX                    11
#define BASE_ADDR_CBRC_CBRC_FC_ILVR_FC1200_PTE_FC1200_PMON(A)             (0x0002f080 + (A) * 0x200)
#define MAX_CBRC_CBRC_FC_ILVR_FC1200_PTE_FC1200_PMON                      11
#define BASE_ADDR_CBRC_CBRC_FC_ILVR_FC1200_PTE_FC_TTTM(A)                 (0x0002f100 + (A) * 0x200)
#define MAX_CBRC_CBRC_FC_ILVR_FC1200_PTE_FC_TTTM                          11
#define BASE_ADDR_CBRC_CBRC_FC_ILVR                                       0x00031600
#define BASE_ADDR_CBRC_CBRC_FC_ILVR_CBR_FSGM_MTSB(A)                      (0x00032000 + (A) * 0x200)
#define MAX_CBRC_CBRC_FC_ILVR_CBR_FSGM_MTSB                               2
#define BASE_ADDR_CBRC_CBRC_FC_ILVR_CBR_FSGM(A)                           (0x00032000 + (A) * 0x200)
#define MAX_CBRC_CBRC_FC_ILVR_CBR_FSGM                                    2
#define BASE_ADDR_CBRC_CBRC_FC_ILVR_CBR_FSGM_FC_CBR_PATT_INS(A)           (0x00032080 + (A) * 0x40)
#define MAX_CBRC_CBRC_FC_ILVR_CBR_FSGM_FC_CBR_PATT_INS                    3
#define BASE_ADDR_CBRC_CBRC_FC_DLVR_MTSB                                  0x00040000
#define BASE_ADDR_CBRC_CBRC_FC_DLVR_CBR_DINT                              0x00040000
#define BASE_ADDR_CBRC_CBRC_FC_DLVR_PKT_DINT                              0x00040400
#define BASE_ADDR_CBRC_CBRC_FC_DLVR_FC800_PMG_MTSB(A)                     (0x00040600 + (A) * 0x200)
#define MAX_CBRC_CBRC_FC_DLVR_FC800_PMG_MTSB                              11
#define BASE_ADDR_CBRC_CBRC_FC_DLVR_FC800_PMG_FC_CBR(A)                   (0x00040600 + (A) * 0x200)
#define MAX_CBRC_CBRC_FC_DLVR_FC800_PMG_FC_CBR                            11
#define BASE_ADDR_CBRC_CBRC_FC_DLVR_MPMO_MTSB                             0x00048000
#define BASE_ADDR_CBRC_CBRC_FC_DLVR_MPMO_MPMO_DP_MTSB                     0x00048000
#define BASE_ADDR_CBRC_CBRC_FC_DLVR_MPMO_MPMO_DP_CORE                     0x00048000
#define BASE_ADDR_CBRC_CBRC_FC_DLVR_MPMO_MPMO_DP_CFC                      0x0004b000
#define BASE_ADDR_CBRC_CBRC_FC_DLVR_MPMO_MPMO_DP_SCBS3                    0x0004d000
#define BASE_ADDR_CBRC_CBRC_FC_DLVR_MPMO_MPMO_DSP                         0x0004e000
#define BASE_ADDR_CBRC_CBRC_FC_DLVR_FC1200_PTD_MTSB(A)                    (0x00050000 + (A) * 0x200)
#define MAX_CBRC_CBRC_FC_DLVR_FC1200_PTD_MTSB                             11
#define BASE_ADDR_CBRC_CBRC_FC_DLVR_FC1200_PTD_FC1200_PCS_TX(A)           (0x00050000 + (A) * 0x200)
#define MAX_CBRC_CBRC_FC_DLVR_FC1200_PTD_FC1200_PCS_TX                    11
#define BASE_ADDR_CBRC_CBRC_FC_DLVR_FC1200_PTD_FC1200_PMON(A)             (0x00050080 + (A) * 0x200)
#define MAX_CBRC_CBRC_FC_DLVR_FC1200_PTD_FC1200_PMON                      11
#define BASE_ADDR_CBRC_CBRC_FC_DLVR_FC1200_PTD_FC_TTTD(A)                 (0x00050100 + (A) * 0x200)
#define MAX_CBRC_CBRC_FC_DLVR_FC1200_PTD_FC_TTTD                          11
#define BASE_ADDR_CBRC_CBRC_FC_DLVR                                       0x00053000

#endif /* CBRC_MTSB_TSB_BASE_ADDR_DEFS_H */
#endif /* _CBRC_MTSB_MAP_H */
