Warning: Design 'top' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : top
Version: T-2022.03
Date   : Wed Jan 10 17:53:09 2024
****************************************

Library(s) Used:

    fsa0m_a_generic_core_ss1p62v125c (File: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.db)
    SRAM_WC (File: /home/linjinyu/VSD_without/sim/SRAM/SRAM_WC.db)
    tag_array_WC (File: /home/linjinyu/VSD_without/sim/tag_array/tag_array_WC.db)
    data_array_WC (File: /home/linjinyu/VSD_without/sim/data_array/data_array_WC.db)

Number of ports:                        52708
Number of nets:                        220012
Number of cells:                       154080
Number of combinational cells:         133637
Number of sequential cells:             19832
Number of macros/black boxes:               6
Number of buf/inv:                      25702
Number of references:                      14

Combinational area:            3094145.720124
Buf/Inv area:                   261170.781037
Noncombinational area:         1177115.294703
Macro/Black Box area:          6059206.679688
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:              10330467.694514
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)
1
