
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.50
 Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Tue May 31 17:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k usbf_crc16.v usbf_crc5.v usbf_defines.v usbf_ep_rf.v usbf_ep_rf_dummy.v usbf_idma.v usbf_mem_arb.v usbf_pa.v usbf_pd.v usbf_pe.v usbf_pl.v usbf_rf.v usbf_top.v usbf_utmi_if.v usbf_utmi_ls.v usbf_wb.v

yosys> verific -vlog2k usbf_crc16.v usbf_crc5.v usbf_defines.v usbf_ep_rf.v usbf_ep_rf_dummy.v usbf_idma.v usbf_mem_arb.v usbf_pa.v usbf_pd.v usbf_pe.v usbf_pl.v usbf_rf.v usbf_top.v usbf_utmi_if.v usbf_utmi_ls.v usbf_wb.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Tue May 31 17:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_crc16.v'
VERIFIC-INFO [VERI-1328] usbf_crc16.v:76: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_crc16.v:76: back to file 'usbf_crc16.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_crc5.v'
VERIFIC-INFO [VERI-1328] usbf_crc5.v:76: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_crc5.v:76: back to file 'usbf_crc5.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_defines.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_ep_rf.v'
VERIFIC-INFO [VERI-1328] usbf_ep_rf.v:93: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_ep_rf.v:93: back to file 'usbf_ep_rf.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_ep_rf_dummy.v'
VERIFIC-INFO [VERI-1328] usbf_ep_rf_dummy.v:76: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_ep_rf_dummy.v:76: back to file 'usbf_ep_rf_dummy.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_idma.v'
VERIFIC-INFO [VERI-1328] usbf_idma.v:110: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_idma.v:110: back to file 'usbf_idma.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_mem_arb.v'
VERIFIC-INFO [VERI-1328] usbf_mem_arb.v:90: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_mem_arb.v:90: back to file 'usbf_mem_arb.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_pa.v'
VERIFIC-INFO [VERI-1328] usbf_pa.v:94: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_pa.v:94: back to file 'usbf_pa.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_pd.v'
VERIFIC-INFO [VERI-1328] usbf_pd.v:101: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_pd.v:101: back to file 'usbf_pd.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_pe.v'
VERIFIC-INFO [VERI-1328] usbf_pe.v:116: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_pe.v:116: back to file 'usbf_pe.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_pl.v'
VERIFIC-INFO [VERI-1328] usbf_pl.v:100: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_pl.v:100: back to file 'usbf_pl.v'
VERIFIC-INFO [VERI-2561] usbf_pl.v:384: undeclared symbol 'send_zero_length', assumed default net type 'wire'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_rf.v'
VERIFIC-INFO [VERI-1328] usbf_rf.v:108: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_rf.v:108: back to file 'usbf_rf.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_top.v'
VERIFIC-INFO [VERI-1328] usbf_top.v:110: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_top.v:110: back to file 'usbf_top.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_utmi_if.v'
VERIFIC-INFO [VERI-1328] usbf_utmi_if.v:101: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_utmi_if.v:101: back to file 'usbf_utmi_if.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_utmi_ls.v'
VERIFIC-INFO [VERI-1328] usbf_utmi_ls.v:99: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_utmi_ls.v:99: back to file 'usbf_utmi_ls.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_wb.v'
VERIFIC-INFO [VERI-1328] usbf_wb.v:95: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_wb.v:95: back to file 'usbf_wb.v'

yosys> synth_rs -top usbf_top -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.59

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top usbf_top

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] usbf_top.v:112: compiling module 'usbf_top'
VERIFIC-INFO [VERI-1018] usbf_utmi_if.v:103: compiling module 'usbf_utmi_if'
VERIFIC-INFO [VERI-1018] usbf_utmi_ls.v:101: compiling module 'usbf_utmi_ls'
VERIFIC-WARNING [VERI-1173] usbf_utmi_ls.v:448: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] usbf_pl.v:102: compiling module 'usbf_pl'
VERIFIC-INFO [VERI-1018] usbf_pd.v:103: compiling module 'usbf_pd'
VERIFIC-INFO [VERI-1018] usbf_crc5.v:84: compiling module 'usbf_crc5'
VERIFIC-INFO [VERI-1018] usbf_crc16.v:84: compiling module 'usbf_crc16'
VERIFIC-WARNING [VERI-1173] usbf_pd.v:373: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] usbf_pa.v:96: compiling module 'usbf_pa'
VERIFIC-WARNING [VERI-1173] usbf_pa.v:314: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] usbf_idma.v:112: compiling module 'usbf_idma'
VERIFIC-WARNING [VERI-1209] usbf_idma.v:289: expression size 17 truncated to fit in target size 15
VERIFIC-WARNING [VERI-1173] usbf_idma.v:462: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] usbf_pe.v:118: compiling module 'usbf_pe'
VERIFIC-WARNING [VERI-1173] usbf_pe.v:438: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] usbf_pe.v:446: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] usbf_pe.v:453: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] usbf_pe.v:460: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] usbf_pe.v:479: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] usbf_pe.v:424: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] usbf_pe.v:493: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] usbf_pe.v:532: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] usbf_pe.v:501: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] usbf_pe.v:845: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] usbf_mem_arb.v:92: compiling module 'usbf_mem_arb'
VERIFIC-INFO [VERI-1018] usbf_rf.v:111: compiling module 'usbf_rf'
VERIFIC-WARNING [VERI-1173] usbf_rf.v:307: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] usbf_rf.v:391: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] usbf_ep_rf.v:96: compiling module 'usbf_ep_rf'
VERIFIC-INFO [VERI-1018] usbf_ep_rf_dummy.v:79: compiling module 'usbf_ep_rf_dummy'
VERIFIC-INFO [VERI-1018] usbf_wb.v:97: compiling module 'usbf_wb'
VERIFIC-WARNING [VERI-1173] usbf_wb.v:209: synthesis - simulation differences may occur when using full_case directive
Importing module usbf_top.
Importing module usbf_mem_arb.
Importing module usbf_pl.
Importing module usbf_idma.
Importing module usbf_pa.
Importing module usbf_crc16.
Importing module usbf_pd.
Importing module usbf_crc5.
Importing module usbf_pe.
Importing module usbf_rf.
Importing module usbf_ep_rf.
Importing module usbf_ep_rf_dummy.
Importing module usbf_utmi_if.
Importing module usbf_utmi_ls.
Importing module usbf_wb.

3.3.1. Analyzing design hierarchy..
Top module:  \usbf_top
Used module:     \usbf_wb
Used module:     \usbf_rf
Used module:         \usbf_ep_rf_dummy
Used module:         \usbf_ep_rf
Used module:     \usbf_mem_arb
Used module:     \usbf_pl
Used module:         \usbf_pe
Used module:         \usbf_idma
Used module:         \usbf_pa
Used module:             \usbf_crc16
Used module:         \usbf_pd
Used module:             \usbf_crc5
Used module:     \usbf_utmi_if
Used module:         \usbf_utmi_ls

3.3.2. Analyzing design hierarchy..
Top module:  \usbf_top
Used module:     \usbf_wb
Used module:     \usbf_rf
Used module:         \usbf_ep_rf_dummy
Used module:         \usbf_ep_rf
Used module:     \usbf_mem_arb
Used module:     \usbf_pl
Used module:         \usbf_pe
Used module:         \usbf_idma
Used module:         \usbf_pa
Used module:             \usbf_crc16
Used module:         \usbf_pd
Used module:             \usbf_crc5
Used module:     \usbf_utmi_if
Used module:         \usbf_utmi_ls
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_wb.
<suppressed ~1 debug messages>
Optimizing module usbf_utmi_ls.
<suppressed ~6 debug messages>
Optimizing module usbf_utmi_if.
<suppressed ~1 debug messages>
Optimizing module usbf_ep_rf_dummy.
<suppressed ~4 debug messages>
Optimizing module usbf_ep_rf.
<suppressed ~15 debug messages>
Optimizing module usbf_rf.
<suppressed ~5 debug messages>
Optimizing module usbf_pe.
<suppressed ~10 debug messages>
Optimizing module usbf_crc5.
Optimizing module usbf_pd.
<suppressed ~3 debug messages>
Optimizing module usbf_crc16.
Optimizing module usbf_pa.
<suppressed ~1 debug messages>
Optimizing module usbf_idma.
<suppressed ~7 debug messages>
Optimizing module usbf_pl.
<suppressed ~4 debug messages>
Optimizing module usbf_mem_arb.
Optimizing module usbf_top.

yosys> bmuxmap

3.5. Executing BMUXMAP pass.

yosys> demuxmap

3.6. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.7. Executing FLATTEN pass (flatten design).
Deleting now unused module usbf_crc16.
Deleting now unused module usbf_crc5.
Deleting now unused module usbf_ep_rf.
Deleting now unused module usbf_ep_rf_dummy.
Deleting now unused module usbf_idma.
Deleting now unused module usbf_mem_arb.
Deleting now unused module usbf_pa.
Deleting now unused module usbf_pd.
Deleting now unused module usbf_pe.
Deleting now unused module usbf_pl.
Deleting now unused module usbf_rf.
Deleting now unused module usbf_utmi_if.
Deleting now unused module usbf_utmi_ls.
Deleting now unused module usbf_wb.
<suppressed ~29 debug messages>

yosys> bmuxmap

3.8. Executing BMUXMAP pass.

yosys> demuxmap

3.9. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic

3.10. Executing TRIBUF pass.

yosys> deminout

3.11. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
<suppressed ~47 debug messages>

yosys> opt_clean

3.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 62 unused cells and 6326 unused wires.
<suppressed ~810 debug messages>

yosys> check

3.14. Executing CHECK pass (checking for obvious problems).
Checking module usbf_top...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.15. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
<suppressed ~109 debug messages>

yosys> opt_merge -nomux

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
<suppressed ~99 debug messages>
Removed a total of 33 cells.

yosys> opt_muxtree

3.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~218 debug messages>

yosys> opt_reduce

3.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
    New ctrl vector for $pmux cell $flatten\u1.\u0.$verific$Select_213$usbf_pd.v:433$2857: { $flatten\u1.\u0.$verific$n584$2603 $flatten\u1.\u0.$verific$n586$2605 }
    New ctrl vector for $pmux cell $flatten\u1.\u1.$verific$Select_148$usbf_pa.v:382$2406: { $flatten\u1.\u1.$verific$n401$2250 $flatten\u1.\u1.$verific$n406$2255 }
    New ctrl vector for $pmux cell $flatten\u1.\u1.$verific$Select_154$usbf_pa.v:382$2412: { $flatten\u1.\u1.$verific$n402$2251 $flatten\u1.\u1.$verific$n403$2252 $flatten\u1.\u1.$verific$n404$2253 }
    New ctrl vector for $pmux cell $flatten\u1.\u1.$verific$Select_156$usbf_pa.v:382$2414: { $flatten\u1.\u1.$verific$n404$2253 $flatten\u1.\u1.$verific$n405$2254 }
    New ctrl vector for $pmux cell $flatten\u1.\u1.$verific$Select_158$usbf_pa.v:382$2415: { $flatten\u1.\u1.$verific$n404$2253 $flatten\u1.\u1.$verific$n405$2254 }
    New ctrl vector for $pmux cell $flatten\u1.\u2.$verific$Select_273$usbf_idma.v:631$2202: { $flatten\u1.\u2.$verific$n1445$1943 $flatten\u1.\u2.$verific$n1463$1951 }
    New ctrl vector for $pmux cell $flatten\u1.\u2.$verific$Select_277$usbf_idma.v:631$2206: { $flatten\u1.\u2.$verific$n1446$1944 $flatten\u1.\u2.$verific$n1447$1945 }
    New ctrl vector for $pmux cell $flatten\u1.\u3.$verific$Select_688$usbf_pe.v:1091$3726: { $flatten\u1.\u3.$verific$n1654$3138 $flatten\u1.\u3.$verific$n1660$3144 }
    New ctrl vector for $pmux cell $flatten\u1.\u3.$verific$select_115$usbf_pe.v:485$3345: { $flatten\u1.\u3.$verific$n253$2923 $auto$opt_reduce.cc:134:opt_pmux$9256 $flatten\u1.\u3.$verific$n258$2927 }
    New ctrl vector for $pmux cell $flatten\u1.\u3.$verific$select_166$usbf_pe.v:487$3399: { $flatten\u1.\u3.$verific$n275$2935 $flatten\u1.\u3.$verific$n283$2939 $flatten\u1.\u3.$verific$n285$2941 $auto$opt_reduce.cc:134:opt_pmux$9260 $auto$opt_reduce.cc:134:opt_pmux$9258 $flatten\u1.\u3.$verific$n311$2952 }
    New ctrl vector for $pmux cell $flatten\u1.\u3.$verific$select_172$usbf_pe.v:498$3405: { $flatten\u1.\u3.$verific$n319$2954 $flatten\u1.\u3.$verific$n320$2955 $flatten\u1.\u3.$verific$n321$2956 }
    New ctrl vector for $pmux cell $flatten\u1.\u3.$verific$select_207$usbf_pe.v:538$3408: $auto$opt_reduce.cc:134:opt_pmux$9262
    New ctrl vector for $pmux cell $flatten\u1.\u3.$verific$select_267$usbf_pe.v:539$3422: { $flatten\u1.\u3.$verific$n423$2957 $auto$opt_reduce.cc:134:opt_pmux$9268 $auto$opt_reduce.cc:134:opt_pmux$9266 $auto$opt_reduce.cc:134:opt_pmux$9264 $flatten\u1.\u3.$verific$n311$2952 }
    New ctrl vector for $pmux cell $flatten\u1.\u3.$verific$select_686$usbf_pe.v:1091$3724: { $flatten\u1.\u3.$verific$n1654$3138 $flatten\u1.\u3.$verific$n1660$3144 }
    New ctrl vector for $pmux cell $flatten\u1.\u3.$verific$select_689$usbf_pe.v:1091$3727: { $flatten\u1.\u3.$verific$n1654$3138 $flatten\u1.\u3.$verific$n1656$3140 $flatten\u1.\u3.$verific$n1657$3141 $flatten\u1.\u3.$verific$n1658$3142 $flatten\u1.\u3.$verific$n1659$3143 $flatten\u1.\u3.$verific$n1660$3144 $flatten\u1.\u3.$verific$n1661$3145 $flatten\u1.\u3.$verific$n1662$3146 $auto$opt_reduce.cc:134:opt_pmux$9270 }
    New ctrl vector for $pmux cell $flatten\u1.\u3.$verific$select_725$usbf_pe.v:449$3718: $flatten\u1.\u3.$verific$n194$2918
    New ctrl vector for $pmux cell $flatten\u1.\u3.$verific$select_79$usbf_pe.v:441$3323: $flatten\u1.\u3.$verific$n183$2916
    New ctrl vector for $pmux cell $flatten\u0.\u0.$verific$Select_333$usbf_utmi_ls.v:650$9045: { $flatten\u0.\u0.$verific$n1011$8722 $flatten\u0.\u0.$verific$n1012$8723 $flatten\u0.\u0.$verific$n1013$8724 $flatten\u0.\u0.$verific$n1014$8725 $flatten\u0.\u0.$verific$n1015$8726 $flatten\u0.\u0.$verific$n1017$8728 $flatten\u0.\u0.$verific$n1020$8731 }
    New ctrl vector for $pmux cell $flatten\u0.\u0.$verific$Select_336$usbf_utmi_ls.v:650$9048: { $flatten\u0.\u0.$verific$n1028$8738 $flatten\u0.\u0.$verific$n1012$8723 }
    New ctrl vector for $pmux cell $flatten\u0.\u0.$verific$Select_339$usbf_utmi_ls.v:650$9051: { $flatten\u0.\u0.$verific$n1031$8740 $flatten\u0.\u0.$verific$n1012$8723 $flatten\u0.\u0.$verific$n1017$8728 }
    New ctrl vector for $pmux cell $flatten\u0.\u0.$verific$Select_345$usbf_utmi_ls.v:650$9056: { $flatten\u0.\u0.$verific$n1015$8726 $flatten\u0.\u0.$verific$n1038$8743 }
    New ctrl vector for $pmux cell $flatten\u0.\u0.$verific$Select_348$usbf_utmi_ls.v:650$9059: { $flatten\u0.\u0.$verific$n1040$8744 $flatten\u0.\u0.$verific$n1014$8725 }
    New ctrl vector for $pmux cell $flatten\u0.\u0.$verific$Select_351$usbf_utmi_ls.v:650$9062: { $flatten\u0.\u0.$verific$n1012$8723 $flatten\u0.\u0.$verific$n1013$8724 $flatten\u0.\u0.$verific$n1019$8730 }
    New ctrl vector for $pmux cell $flatten\u0.\u0.$verific$Select_353$usbf_utmi_ls.v:650$9064: { $flatten\u0.\u0.$verific$n1012$8723 $flatten\u0.\u0.$verific$n1013$8724 }
    New ctrl vector for $pmux cell $flatten\u0.\u0.$verific$Select_356$usbf_utmi_ls.v:650$9067: { $flatten\u0.\u0.$verific$n1015$8726 $flatten\u0.\u0.$verific$n1064$8749 }
    New ctrl vector for $pmux cell $flatten\u0.\u0.$verific$Select_358$usbf_utmi_ls.v:650$9069: { $flatten\u0.\u0.$verific$n1015$8726 $flatten\u0.\u0.$verific$n1024$8735 }
    New ctrl vector for $pmux cell $flatten\u0.\u0.$verific$Select_360$usbf_utmi_ls.v:650$9071: { $flatten\u0.\u0.$verific$n1017$8728 $flatten\u0.\u0.$verific$n1020$8731 }
    New ctrl vector for $pmux cell $flatten\u0.\u0.$verific$Select_367$usbf_utmi_ls.v:650$9078: { $flatten\u0.\u0.$verific$n1022$8733 $flatten\u0.\u0.$verific$n1023$8734 }
    New ctrl vector for $pmux cell $flatten\u5.$verific$Select_77$usbf_wb.v:278$9175: { $flatten\u5.$verific$n347$9104 $auto$opt_reduce.cc:134:opt_pmux$9272 }
    New ctrl vector for $pmux cell $flatten\u5.$verific$Select_79$usbf_wb.v:278$9177: { $flatten\u5.$verific$n347$9104 $flatten\u5.$verific$n348$9105 }
    New ctrl vector for $pmux cell $flatten\u5.$verific$Select_84$usbf_wb.v:278$9182: { $auto$opt_reduce.cc:134:opt_pmux$9274 $flatten\u5.$verific$n350$9107 }
    New ctrl vector for $pmux cell $flatten\u5.$verific$select_80$usbf_wb.v:278$9178: { $flatten\u5.$verific$n347$9104 $auto$opt_reduce.cc:134:opt_pmux$9276 $flatten\u5.$verific$n350$9107 $flatten\u5.$verific$n351$9108 $flatten\u5.$verific$n352$9109 }
  Optimizing cells in module \usbf_top.
Performed a total of 32 changes.

yosys> opt_merge

3.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_dff -nodffe -nosdff

3.15.6. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active async load on $verific$VStatus_r_reg$usbf_top.v:269$24 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u5.$verific$wb_data_o_reg$usbf_wb.v:166$9132 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u5.$verific$state_reg$usbf_wb.v:198$9151 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$uc_dpd_reg$usbf_ep_rf.v:350$8389 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$uc_bsel_reg$usbf_ep_rf.v:360$8394 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$ienb_reg$usbf_ep_rf.v:268$8342 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$iena_reg$usbf_ep_rf.v:268$8343 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$dma_out_left_reg$usbf_ep_rf.v:433$8462 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$dma_out_cnt_reg$usbf_ep_rf.v:397$8436 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$dma_in_cnt_reg$usbf_ep_rf.v:422$8454 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$csr1_reg$usbf_ep_rf.v:250$8333 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$csr0_reg$usbf_ep_rf.v:250$8332 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$buf1_reg$usbf_ep_rf.v:294$8360 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$buf0_reg$usbf_ep_rf.v:282$8354 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$buf0_orig_reg$usbf_ep_rf.v:303$8363 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$buf0_orig_m3_reg$usbf_ep_rf.v:449$8477 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$uc_dpd_reg$usbf_ep_rf.v:350$8389 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$uc_bsel_reg$usbf_ep_rf.v:360$8394 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$ienb_reg$usbf_ep_rf.v:268$8342 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$iena_reg$usbf_ep_rf.v:268$8343 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$dma_out_left_reg$usbf_ep_rf.v:433$8462 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$dma_out_cnt_reg$usbf_ep_rf.v:397$8436 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$dma_in_cnt_reg$usbf_ep_rf.v:422$8454 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$csr1_reg$usbf_ep_rf.v:250$8333 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$csr0_reg$usbf_ep_rf.v:250$8332 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$buf1_reg$usbf_ep_rf.v:294$8360 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$buf0_reg$usbf_ep_rf.v:282$8354 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$buf0_orig_reg$usbf_ep_rf.v:303$8363 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$buf0_orig_m3_reg$usbf_ep_rf.v:449$8477 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$uc_dpd_reg$usbf_ep_rf.v:350$8389 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$uc_bsel_reg$usbf_ep_rf.v:360$8394 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$ienb_reg$usbf_ep_rf.v:268$8342 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$iena_reg$usbf_ep_rf.v:268$8343 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$dma_out_left_reg$usbf_ep_rf.v:433$8462 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$dma_out_cnt_reg$usbf_ep_rf.v:397$8436 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$dma_in_cnt_reg$usbf_ep_rf.v:422$8454 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$csr1_reg$usbf_ep_rf.v:250$8333 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$csr0_reg$usbf_ep_rf.v:250$8332 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$buf1_reg$usbf_ep_rf.v:294$8360 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$buf0_reg$usbf_ep_rf.v:282$8354 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$buf0_orig_reg$usbf_ep_rf.v:303$8363 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$buf0_orig_m3_reg$usbf_ep_rf.v:449$8477 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$uc_dpd_reg$usbf_ep_rf.v:350$8389 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$uc_bsel_reg$usbf_ep_rf.v:360$8394 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$ienb_reg$usbf_ep_rf.v:268$8342 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$iena_reg$usbf_ep_rf.v:268$8343 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$dma_out_left_reg$usbf_ep_rf.v:433$8462 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$dma_out_cnt_reg$usbf_ep_rf.v:397$8436 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$dma_in_cnt_reg$usbf_ep_rf.v:422$8454 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$csr1_reg$usbf_ep_rf.v:250$8333 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$csr0_reg$usbf_ep_rf.v:250$8332 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$buf1_reg$usbf_ep_rf.v:294$8360 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$buf0_reg$usbf_ep_rf.v:282$8354 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$buf0_orig_reg$usbf_ep_rf.v:303$8363 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$buf0_orig_m3_reg$usbf_ep_rf.v:449$8477 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.$verific$utmi_vend_stat_r_reg$usbf_rf.v:322$4164 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.$verific$utmi_vend_ctrl_reg$usbf_rf.v:345$4179 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.$verific$utmi_vend_ctrl_r_reg$usbf_rf.v:342$4177 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.$verific$intb_msk_reg$usbf_rf.v:388$4207 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.$verific$inta_msk_reg$usbf_rf.v:388$4206 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.$verific$int_srcb_reg$usbf_rf.v:673$4208 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.$verific$int_srca_reg$usbf_rf.v:781$4517 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u0.\u0.$verific$chirp_cnt_reg$usbf_utmi_ls.v:399$8982 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u0.\u0.$verific$OpMode_reg$usbf_utmi_ls.v:256$8849 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u0.$verific$rx_data_reg$usbf_utmi_if.v:204$8571 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.$verific$funct_adr_reg$usbf_rf.v:370$4195 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.$verific$dout_reg$usbf_rf.v:412$4210 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.$verific$csr_reg$usbf_rf.v:492$4341 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.$verific$buf1_reg$usbf_rf.v:558$4407 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.$verific$buf0_reg$usbf_rf.v:525$4374 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u0.$verific$DataOut_reg$usbf_utmi_if.v:214$8577 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u3.$verific$tx_data_to_cnt_reg$usbf_pe.v:768$3594 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u3.$verific$token_pid_sel_reg$usbf_pe.v:414$3317 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u3.$verific$this_dpid_reg$usbf_pe.v:539$3423 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u3.$verific$state_reg$usbf_pe.v:823$3648 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u3.$verific$size_next_r_reg$usbf_pe.v:665$3522 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u3.$verific$rx_ack_to_cnt_reg$usbf_pe.v:751$3584 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u3.$verific$next_dpid_reg$usbf_pe.v:487$3400 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u3.$verific$new_sizeb_reg$usbf_pe.v:654$3515 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u3.$verific$new_size_reg$usbf_pe.v:657$3518 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u3.$verific$idin_reg$usbf_pe.v:704$3556 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u3.$verific$adr_reg$usbf_pe.v:605$3468 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u3.$verific$adr_r_reg$usbf_pe.v:662$3520 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u2.$verific$state_reg$usbf_idma.v:449$2169 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u2.$verific$sizu_c_reg$usbf_idma.v:346$2105 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u2.$verific$sizd_c_reg$usbf_idma.v:326$2089 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u2.$verific$rx_data_st_r_reg$usbf_idma.v:265$2042 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u2.$verific$rd_buf1_reg$usbf_idma.v:403$2148 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u2.$verific$rd_buf0_reg$usbf_idma.v:400$2146 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u2.$verific$last_buf_adr_reg$usbf_idma.v:289$2060 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u2.$verific$dtmp_r_reg$usbf_idma.v:372$2124 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u2.$verific$dout_r_reg$usbf_idma.v:382$2135 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u2.$verific$adr_cw_reg$usbf_idma.v:286$2056 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u2.$verific$adr_cb_reg$usbf_idma.v:307$2072 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u1.$verific$state_reg$usbf_pa.v:303$2387 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u1.$verific$crc16_reg$usbf_pa.v:264$2343 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u0.$verific$token1_reg$usbf_pd.v:251$2696 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u0.$verific$token0_reg$usbf_pd.v:248$2694 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u0.$verific$state_reg$usbf_pd.v:360$2812 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u0.$verific$pid_reg$usbf_pd.v:221$2647 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u0.$verific$d2_reg$usbf_pd.v:321$2754 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u0.$verific$d1_reg$usbf_pd.v:321$2753 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u0.$verific$d0_reg$usbf_pd.v:321$2752 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u0.$verific$crc16_sum_reg$usbf_pd.v:338$2767 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.$verific$sof_time_reg$usbf_pl.v:308$1356 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.$verific$mfm_cnt_reg$usbf_pl.v:299$1349 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.$verific$hms_cnt_reg$usbf_pl.v:321$1363 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.$verific$frame_no_r_reg$usbf_pl.v:283$1336 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u0.\u0.$verific$state_reg$usbf_utmi_ls.v:417$8990 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u0.\u0.$verific$ps_cnt_reg$usbf_utmi_ls.v:320$8894 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u0.\u0.$verific$me_ps_reg$usbf_utmi_ls.v:358$8937 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u0.\u0.$verific$me_ps2_reg$usbf_utmi_ls.v:367$8946 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u0.\u0.$verific$me_cnt_reg$usbf_utmi_ls.v:376$8958 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u0.\u0.$verific$line_state_r_reg$usbf_utmi_ls.v:265$8853 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u0.\u0.$verific$idle_cnt1_reg$usbf_utmi_ls.v:329$8906 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u0.\u0.$verific$idle_cnt1_next_reg$usbf_utmi_ls.v:332$8909 ($aldff) from module usbf_top.

yosys> opt_clean

3.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 33 unused cells and 158 unused wires.
<suppressed ~34 debug messages>

yosys> opt_expr

3.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

3.15.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~218 debug messages>

yosys> opt_reduce

3.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..

yosys> opt_expr

3.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

3.15.16. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.16. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.16.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking usbf_top.u0.u0.OpMode as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Found FSM state register usbf_top.u1.u0.state.
Not marking usbf_top.u1.u3.next_dpid as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking usbf_top.u1.u3.this_dpid as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register usbf_top.u5.state.

yosys> fsm_extract

3.16.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u1.u0.state' from module `\usbf_top'.
  found $dff cell for state register: $flatten\u1.\u0.$verific$state_reg$usbf_pd.v:360$2812
  root of input selection tree: $flatten\u1.\u0.$verific$n458$2627
  found reset state: 4'0001 (guessed from mux tree)
  found ctrl input: \rst_i
  found state code: 4'0001
  found ctrl input: $flatten\u1.\u0.$verific$n586$2605
  found ctrl input: $flatten\u1.\u0.$verific$n585$2604
  found ctrl input: $flatten\u1.\u0.$verific$n584$2603
  found ctrl input: $flatten\u1.\u0.$verific$n583$2602
  found state code: 4'0000
  found ctrl input: $flatten\u1.\u0.$verific$n496$2586
  found ctrl input: \u0.rx_active
  found ctrl input: $flatten\u1.\u0.$verific$n541$2599
  found ctrl input: $flatten\u1.\u0.$verific$n480$2578
  found ctrl input: $flatten\u1.\u0.$verific$n490$2581
  found ctrl input: $flatten\u1.\u0.$verific$n494$2584
  found ctrl input: $flatten\u1.\u0.$verific$n500$2590
  found state code: 4'1000
  found state code: 4'0100
  found ctrl input: $flatten\u1.\u0.$verific$n473$2576
  found state code: 4'0010
  found ctrl output: $flatten\u1.\u0.$verific$n586$2605
  found ctrl output: $flatten\u1.\u0.$verific$n585$2604
  found ctrl output: $flatten\u1.\u0.$verific$n584$2603
  found ctrl output: $flatten\u1.\u0.$verific$n583$2602
  ctrl inputs: { $flatten\u1.\u0.$verific$n473$2576 $flatten\u1.\u0.$verific$n480$2578 $flatten\u1.\u0.$verific$n490$2581 $flatten\u1.\u0.$verific$n494$2584 $flatten\u1.\u0.$verific$n496$2586 $flatten\u1.\u0.$verific$n500$2590 $flatten\u1.\u0.$verific$n541$2599 \u0.rx_active \rst_i }
  ctrl outputs: { $flatten\u1.\u0.$verific$n458$2627 $flatten\u1.\u0.$verific$n583$2602 $flatten\u1.\u0.$verific$n584$2603 $flatten\u1.\u0.$verific$n585$2604 $flatten\u1.\u0.$verific$n586$2605 }
  transition:     4'0000 9'--------0 ->     4'0001 8'00010000
  transition:     4'0000 9'--------1 ->     4'0000 8'00000000
  transition:     4'1000 9'--------0 ->     4'0001 8'00010001
  transition:     4'1000 9'----0---1 ->     4'1000 8'10000001
  transition:     4'1000 9'----1--01 ->     4'0001 8'00010001
  transition:     4'1000 9'----1--11 ->     4'1000 8'10000001
  transition:     4'0100 9'--------0 ->     4'0001 8'00010010
  transition:     4'0100 9'----0-0-1 ->     4'0100 8'01000010
  transition:     4'0100 9'----1-001 ->     4'0001 8'00010010
  transition:     4'0100 9'----1-011 ->     4'0100 8'01000010
  transition:     4'0100 9'------1-1 ->     4'0001 8'00010010
  transition:     4'0010 9'--------0 ->     4'0001 8'00010100
  transition:     4'0010 9'-000-0--1 ->     4'0010 8'00100100
  transition:     4'0010 9'-000-1-01 ->     4'0001 8'00010100
  transition:     4'0010 9'-000-1-11 ->     4'0010 8'00100100
  transition:     4'0010 9'-001----1 ->     4'1000 8'10000100
  transition:     4'0010 9'-01-----1 ->     4'0100 8'01000100
  transition:     4'0010 9'-1-----01 ->     4'0001 8'00010100
  transition:     4'0010 9'-1-----11 ->     4'0010 8'00100100
  transition:     4'0001 9'--------0 ->     4'0001 8'00011000
  transition:     4'0001 9'0-------1 ->     4'0001 8'00011000
  transition:     4'0001 9'1-------1 ->     4'0010 8'00101000
Extracting FSM `\u5.state' from module `\usbf_top'.
  found $dff cell for state register: $flatten\u5.$verific$state_reg$usbf_wb.v:198$9151
  root of input selection tree: $flatten\u5.$verific$n260$9118
  found reset state: 6'000001 (guessed from mux tree)
  found ctrl input: \rst_i
  found state code: 6'000001
  found ctrl input: $flatten\u5.$verific$n352$9109
  found ctrl input: $flatten\u5.$verific$n351$9108
  found ctrl input: $flatten\u5.$verific$n350$9107
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$9272
  found ctrl input: $flatten\u5.$verific$n347$9104
  found state code: 6'000000
  found state code: 6'100000
  found state code: 6'010000
  found ctrl input: \u2.wack
  found ctrl input: $flatten\u5.$verific$n317$9102
  found ctrl input: $flatten\u5.$verific$n305$9101
  found ctrl input: $flatten\u5.$verific$n294$9097
  found ctrl input: $flatten\u5.$verific$n282$9095
  found state code: 6'000010
  found state code: 6'000100
  found state code: 6'001000
  found ctrl output: $flatten\u5.$verific$n347$9104
  found ctrl output: $flatten\u5.$verific$n348$9105
  found ctrl output: $flatten\u5.$verific$n349$9106
  found ctrl output: $flatten\u5.$verific$n350$9107
  found ctrl output: $flatten\u5.$verific$n351$9108
  found ctrl output: $flatten\u5.$verific$n352$9109
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$9272 \u2.wack $flatten\u5.$verific$n282$9095 $flatten\u5.$verific$n294$9097 $flatten\u5.$verific$n305$9101 $flatten\u5.$verific$n317$9102 \rst_i }
  ctrl outputs: { $flatten\u5.$verific$n352$9109 $flatten\u5.$verific$n351$9108 $flatten\u5.$verific$n350$9107 $flatten\u5.$verific$n349$9106 $flatten\u5.$verific$n348$9105 $flatten\u5.$verific$n347$9104 $flatten\u5.$verific$n260$9118 }
  transition:   6'000000 7'------0 ->   6'000001 12'000000000001
  transition:   6'000000 7'------1 ->   6'000000 12'000000000000
  transition:   6'100000 7'------0 ->   6'000001 12'100000000001
  transition:   6'100000 7'------1 ->   6'000001 12'100000000001
  transition:   6'010000 7'------0 ->   6'000001 12'010000000001
  transition:   6'010000 7'------1 ->   6'100000 12'010000100000
  transition:   6'001000 7'------0 ->   6'000001 12'001000000001
  transition:   6'001000 7'------1 ->   6'010000 12'001000010000
  transition:   6'000100 7'------0 ->   6'000001 12'000100000001
  transition:   6'000100 7'-0----1 ->   6'000100 12'000100000100
  transition:   6'000100 7'-1----1 ->   6'010000 12'000100010000
  transition:   6'000010 7'------0 ->   6'000001 12'000010000001
  transition:   6'000010 7'-0----1 ->   6'000010 12'000010000010
  transition:   6'000010 7'-1----1 ->   6'010000 12'000010010000
  transition:   6'000001 7'------0 ->   6'000001 12'000001000001
  transition:   6'000001 7'--00001 ->   6'000001 12'000001000001
  transition:   6'000001 7'--10001 ->   6'000010 12'000001000010
  transition:   6'000001 7'---1001 ->   6'000100 12'000001000100
  transition:   6'000001 7'----101 ->   6'001000 12'000001001000
  transition:   6'000001 7'-----11 ->   6'001000 12'000001001000

yosys> fsm_opt

3.16.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u5.state$9283' from module `\usbf_top'.
  Merging pattern 7'------0 and 7'------1 from group (1 6 12'100000000001).
  Merging pattern 7'------1 and 7'------0 from group (1 6 12'100000000001).
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$9272.
Optimizing FSM `$fsm$\u1.u0.state$9277' from module `\usbf_top'.

yosys> opt_clean

3.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 29 unused cells and 29 unused wires.
<suppressed ~32 debug messages>

yosys> fsm_opt

3.16.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u1.u0.state$9277' from module `\usbf_top'.
  Removing unused output signal $flatten\u1.\u0.$verific$n458$2627 [0].
  Removing unused output signal $flatten\u1.\u0.$verific$n458$2627 [1].
  Removing unused output signal $flatten\u1.\u0.$verific$n458$2627 [2].
  Removing unused output signal $flatten\u1.\u0.$verific$n458$2627 [3].
Optimizing FSM `$fsm$\u5.state$9283' from module `\usbf_top'.
  Removing unused output signal $flatten\u5.$verific$n260$9118 [0].
  Removing unused output signal $flatten\u5.$verific$n260$9118 [1].
  Removing unused output signal $flatten\u5.$verific$n260$9118 [2].
  Removing unused output signal $flatten\u5.$verific$n260$9118 [3].
  Removing unused output signal $flatten\u5.$verific$n260$9118 [4].
  Removing unused output signal $flatten\u5.$verific$n260$9118 [5].
  Removing unused output signal $flatten\u5.$verific$n351$9108.
  Removing unused output signal $flatten\u5.$verific$n352$9109.

yosys> fsm_recode -encoding binary

3.16.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u1.u0.state$9277' from module `\usbf_top' using `auto' encoding:
  mapping auto encoding to `binary` for this FSM.
  0000 -> 001
  1000 -> 010
  0100 -> 011
  0010 -> 100
  0001 -> 000
Recoding FSM `$fsm$\u5.state$9283' from module `\usbf_top' using `auto' encoding:
  mapping auto encoding to `binary` for this FSM.
  000000 -> 001
  100000 -> 010
  010000 -> 011
  001000 -> 100
  000100 -> 101
  000010 -> 110
  000001 -> 000

yosys> fsm_info

3.16.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u1.u0.state$9277' from module `usbf_top':
-------------------------------------

  Information on FSM $fsm$\u1.u0.state$9277 (\u1.u0.state):

  Number of input signals:    9
  Number of output signals:   4
  Number of state bits:       3

  Input signals:
    0: \rst_i
    1: \u0.rx_active
    2: $flatten\u1.\u0.$verific$n541$2599
    3: $flatten\u1.\u0.$verific$n500$2590
    4: $flatten\u1.\u0.$verific$n496$2586
    5: $flatten\u1.\u0.$verific$n494$2584
    6: $flatten\u1.\u0.$verific$n490$2581
    7: $flatten\u1.\u0.$verific$n480$2578
    8: $flatten\u1.\u0.$verific$n473$2576

  Output signals:
    0: $flatten\u1.\u0.$verific$n586$2605
    1: $flatten\u1.\u0.$verific$n585$2604
    2: $flatten\u1.\u0.$verific$n584$2603
    3: $flatten\u1.\u0.$verific$n583$2602

  State encoding:
    0:      3'001
    1:      3'010
    2:      3'011
    3:      3'100
    4:      3'000  <RESET STATE>

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 9'--------1   ->     0 4'0000
      1:     0 9'--------0   ->     4 4'0000
      2:     1 9'----1--11   ->     1 4'0001
      3:     1 9'----0---1   ->     1 4'0001
      4:     1 9'--------0   ->     4 4'0001
      5:     1 9'----1--01   ->     4 4'0001
      6:     2 9'----1-011   ->     2 4'0010
      7:     2 9'----0-0-1   ->     2 4'0010
      8:     2 9'--------0   ->     4 4'0010
      9:     2 9'----1-001   ->     4 4'0010
     10:     2 9'------1-1   ->     4 4'0010
     11:     3 9'-001----1   ->     1 4'0100
     12:     3 9'-01-----1   ->     2 4'0100
     13:     3 9'-000-1-11   ->     3 4'0100
     14:     3 9'-1-----11   ->     3 4'0100
     15:     3 9'-000-0--1   ->     3 4'0100
     16:     3 9'--------0   ->     4 4'0100
     17:     3 9'-000-1-01   ->     4 4'0100
     18:     3 9'-1-----01   ->     4 4'0100
     19:     4 9'1-------1   ->     3 4'1000
     20:     4 9'--------0   ->     4 4'1000
     21:     4 9'0-------1   ->     4 4'1000

-------------------------------------

FSM `$fsm$\u5.state$9283' from module `usbf_top':
-------------------------------------

  Information on FSM $fsm$\u5.state$9283 (\u5.state):

  Number of input signals:    6
  Number of output signals:   4
  Number of state bits:       3

  Input signals:
    0: \rst_i
    1: $flatten\u5.$verific$n317$9102
    2: $flatten\u5.$verific$n305$9101
    3: $flatten\u5.$verific$n294$9097
    4: $flatten\u5.$verific$n282$9095
    5: \u2.wack

  Output signals:
    0: $flatten\u5.$verific$n347$9104
    1: $flatten\u5.$verific$n348$9105
    2: $flatten\u5.$verific$n349$9106
    3: $flatten\u5.$verific$n350$9107

  State encoding:
    0:      3'001
    1:      3'010
    2:      3'011
    3:      3'100
    4:      3'101
    5:      3'110
    6:      3'000  <RESET STATE>

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'-----1   ->     0 4'0000
      1:     0 6'-----0   ->     6 4'0000
      2:     1 6'------   ->     6 4'0000
      3:     2 6'-----1   ->     1 4'0000
      4:     2 6'-----0   ->     6 4'0000
      5:     3 6'-----1   ->     2 4'1000
      6:     3 6'-----0   ->     6 4'1000
      7:     4 6'1----1   ->     2 4'0100
      8:     4 6'0----1   ->     4 4'0100
      9:     4 6'-----0   ->     6 4'0100
     10:     5 6'1----1   ->     2 4'0010
     11:     5 6'0----1   ->     5 4'0010
     12:     5 6'-----0   ->     6 4'0010
     13:     6 6'---101   ->     3 4'0001
     14:     6 6'----11   ->     3 4'0001
     15:     6 6'--1001   ->     4 4'0001
     16:     6 6'-10001   ->     5 4'0001
     17:     6 6'-----0   ->     6 4'0001
     18:     6 6'-00001   ->     6 4'0001

-------------------------------------

yosys> fsm_map

3.16.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u1.u0.state$9277' from module `\usbf_top'.
Mapping FSM `$fsm$\u5.state$9283' from module `\usbf_top'.

yosys> opt -sat -nosdff

3.17. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
<suppressed ~8 debug messages>

yosys> opt_merge -nomux

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_muxtree

3.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~216 debug messages>

yosys> opt_reduce

3.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.17.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$resume_req_r_reg$usbf_top.v:292$32 ($dff) from module usbf_top (D = $verific$n46$10, Q = \resume_req_r).
Adding EN signal on $flatten\u4.\u3.$verific$uc_dpd_reg$usbf_ep_rf.v:350$8389 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1278$8269, Q = \u4.u3.uc_dpd).
Adding EN signal on $flatten\u4.\u3.$verific$uc_bsel_reg$usbf_ep_rf.v:360$8394 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1296$8272, Q = \u4.u3.uc_bsel).
Adding EN signal on $flatten\u4.\u3.$verific$r2_reg$usbf_ep_rf.v:487$8507 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1733$8224, Q = \u4.u3.r2).
Adding EN signal on $flatten\u4.\u3.$verific$ots_stop_reg$usbf_ep_rf.v:250$8334 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n387$8133, Q = \u4.u3.ots_stop).
Adding EN signal on $flatten\u4.\u3.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1250$8265 [0], Q = \u4.u3.int_stat [0]).
Adding EN signal on $flatten\u4.\u3.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1250$8265 [1], Q = \u4.u3.int_stat [1]).
Adding EN signal on $flatten\u4.\u3.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1250$8265 [4], Q = \u4.u3.int_stat [4]).
Adding EN signal on $flatten\u4.\u3.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1250$8265 [3], Q = \u4.u3.int_stat [3]).
Adding EN signal on $flatten\u4.\u3.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1250$8265 [6], Q = \u4.u3.int_stat [6]).
Adding EN signal on $flatten\u4.\u3.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1250$8265 [2], Q = \u4.u3.int_stat [2]).
Adding EN signal on $flatten\u4.\u3.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1250$8265 [5], Q = \u4.u3.int_stat [5]).
Adding EN signal on $flatten\u4.\u3.$verific$ienb_reg$usbf_ep_rf.v:268$8342 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n461$8247, Q = \u4.u3.ienb).
Adding EN signal on $flatten\u4.\u3.$verific$iena_reg$usbf_ep_rf.v:268$8343 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n468$8248, Q = \u4.u3.iena).
Adding EN signal on $flatten\u4.\u3.$verific$dma_req_r_reg$usbf_ep_rf.v:473$8496 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1715$8215, Q = \u4.u3.dma_req_r).
Adding EN signal on $flatten\u4.\u3.$verific$dma_out_cnt_reg$usbf_ep_rf.v:397$8436 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1431$8280, Q = \u4.u3.dma_out_cnt).
Adding EN signal on $flatten\u4.\u3.$verific$dma_in_cnt_reg$usbf_ep_rf.v:422$8454 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1566$8287, Q = \u4.u3.dma_in_cnt).
Adding EN signal on $flatten\u4.\u3.$verific$dma_ack_wr1_reg$usbf_ep_rf.v:502$8511 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1742$8227, Q = \u4.u3.dma_ack_wr1).
Adding EN signal on $flatten\u4.\u3.$verific$csr1_reg$usbf_ep_rf.v:250$8333 ($dff) from module usbf_top (D = { $flatten\u4.\u3.$verific$n373$8241 [12:9] $flatten\u4.\u3.$verific$n373$8241 [6:0] }, Q = { \u4.u3.csr1 [12:9] \u4.u3.csr1 [6:0] }).
Adding EN signal on $flatten\u4.\u3.$verific$csr1_reg$usbf_ep_rf.v:250$8333 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n373$8241 [8:7], Q = \u4.u3.csr1 [8:7]).
Adding EN signal on $flatten\u4.\u3.$verific$csr0_reg$usbf_ep_rf.v:250$8332 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n359$8240, Q = \u4.u3.csr0).
Adding EN signal on $flatten\u4.\u3.$verific$buf1_reg$usbf_ep_rf.v:294$8360 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n959$8259, Q = \u4.u3.buf1).
Adding EN signal on $flatten\u4.\u3.$verific$buf0_reg$usbf_ep_rf.v:282$8354 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n724$8256, Q = \u4.u3.buf0).
Adding EN signal on $flatten\u4.\u3.$verific$buf0_orig_reg$usbf_ep_rf.v:303$8363 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1126$8261, Q = \u4.u3.buf0_orig).
Adding EN signal on $flatten\u4.\u2.$verific$uc_dpd_reg$usbf_ep_rf.v:350$8389 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1278$8269, Q = \u4.u2.uc_dpd).
Adding EN signal on $flatten\u4.\u2.$verific$uc_bsel_reg$usbf_ep_rf.v:360$8394 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1296$8272, Q = \u4.u2.uc_bsel).
Adding EN signal on $flatten\u4.\u2.$verific$r2_reg$usbf_ep_rf.v:487$8507 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1733$8224, Q = \u4.u2.r2).
Adding EN signal on $flatten\u4.\u2.$verific$ots_stop_reg$usbf_ep_rf.v:250$8334 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n387$8133, Q = \u4.u2.ots_stop).
Adding EN signal on $flatten\u4.\u2.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1250$8265 [0], Q = \u4.u2.int_stat [0]).
Adding EN signal on $flatten\u4.\u2.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1250$8265 [1], Q = \u4.u2.int_stat [1]).
Adding EN signal on $flatten\u4.\u2.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1250$8265 [4], Q = \u4.u2.int_stat [4]).
Adding EN signal on $flatten\u4.\u2.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1250$8265 [3], Q = \u4.u2.int_stat [3]).
Adding EN signal on $flatten\u4.\u2.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1250$8265 [6], Q = \u4.u2.int_stat [6]).
Adding EN signal on $flatten\u4.\u2.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1250$8265 [2], Q = \u4.u2.int_stat [2]).
Adding EN signal on $flatten\u4.\u2.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1250$8265 [5], Q = \u4.u2.int_stat [5]).
Adding EN signal on $flatten\u4.\u2.$verific$ienb_reg$usbf_ep_rf.v:268$8342 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n461$8247, Q = \u4.u2.ienb).
Adding EN signal on $flatten\u4.\u2.$verific$iena_reg$usbf_ep_rf.v:268$8343 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n468$8248, Q = \u4.u2.iena).
Adding EN signal on $flatten\u4.\u2.$verific$dma_req_r_reg$usbf_ep_rf.v:473$8496 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1715$8215, Q = \u4.u2.dma_req_r).
Adding EN signal on $flatten\u4.\u2.$verific$dma_out_cnt_reg$usbf_ep_rf.v:397$8436 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1431$8280, Q = \u4.u2.dma_out_cnt).
Adding EN signal on $flatten\u4.\u2.$verific$dma_in_cnt_reg$usbf_ep_rf.v:422$8454 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1566$8287, Q = \u4.u2.dma_in_cnt).
Adding EN signal on $flatten\u4.\u2.$verific$dma_ack_wr1_reg$usbf_ep_rf.v:502$8511 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1742$8227, Q = \u4.u2.dma_ack_wr1).
Adding EN signal on $flatten\u4.\u2.$verific$csr1_reg$usbf_ep_rf.v:250$8333 ($dff) from module usbf_top (D = { $flatten\u4.\u2.$verific$n373$8241 [12:9] $flatten\u4.\u2.$verific$n373$8241 [6:0] }, Q = { \u4.u2.csr1 [12:9] \u4.u2.csr1 [6:0] }).
Adding EN signal on $flatten\u4.\u2.$verific$csr1_reg$usbf_ep_rf.v:250$8333 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n373$8241 [8:7], Q = \u4.u2.csr1 [8:7]).
Adding EN signal on $flatten\u4.\u2.$verific$csr0_reg$usbf_ep_rf.v:250$8332 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n359$8240, Q = \u4.u2.csr0).
Adding EN signal on $flatten\u4.\u2.$verific$buf1_reg$usbf_ep_rf.v:294$8360 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n959$8259, Q = \u4.u2.buf1).
Adding EN signal on $flatten\u4.\u2.$verific$buf0_reg$usbf_ep_rf.v:282$8354 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n724$8256, Q = \u4.u2.buf0).
Adding EN signal on $flatten\u4.\u2.$verific$buf0_orig_reg$usbf_ep_rf.v:303$8363 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1126$8261, Q = \u4.u2.buf0_orig).
Adding EN signal on $flatten\u4.\u1.$verific$uc_dpd_reg$usbf_ep_rf.v:350$8389 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1278$8269, Q = \u4.u1.uc_dpd).
Adding EN signal on $flatten\u4.\u1.$verific$uc_bsel_reg$usbf_ep_rf.v:360$8394 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1296$8272, Q = \u4.u1.uc_bsel).
Adding EN signal on $flatten\u4.\u1.$verific$r2_reg$usbf_ep_rf.v:487$8507 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1733$8224, Q = \u4.u1.r2).
Adding EN signal on $flatten\u4.\u1.$verific$ots_stop_reg$usbf_ep_rf.v:250$8334 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n387$8133, Q = \u4.u1.ots_stop).
Adding EN signal on $flatten\u4.\u1.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1250$8265 [0], Q = \u4.u1.int_stat [0]).
Adding EN signal on $flatten\u4.\u1.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1250$8265 [1], Q = \u4.u1.int_stat [1]).
Adding EN signal on $flatten\u4.\u1.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1250$8265 [4], Q = \u4.u1.int_stat [4]).
Adding EN signal on $flatten\u4.\u1.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1250$8265 [3], Q = \u4.u1.int_stat [3]).
Adding EN signal on $flatten\u4.\u1.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1250$8265 [6], Q = \u4.u1.int_stat [6]).
Adding EN signal on $flatten\u4.\u1.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1250$8265 [2], Q = \u4.u1.int_stat [2]).
Adding EN signal on $flatten\u4.\u1.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1250$8265 [5], Q = \u4.u1.int_stat [5]).
Adding EN signal on $flatten\u4.\u1.$verific$ienb_reg$usbf_ep_rf.v:268$8342 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n461$8247, Q = \u4.u1.ienb).
Adding EN signal on $flatten\u4.\u1.$verific$iena_reg$usbf_ep_rf.v:268$8343 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n468$8248, Q = \u4.u1.iena).
Adding EN signal on $flatten\u4.\u1.$verific$dma_req_r_reg$usbf_ep_rf.v:473$8496 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1715$8215, Q = \u4.u1.dma_req_r).
Adding EN signal on $flatten\u4.\u1.$verific$dma_out_cnt_reg$usbf_ep_rf.v:397$8436 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1431$8280, Q = \u4.u1.dma_out_cnt).
Adding EN signal on $flatten\u4.\u1.$verific$dma_in_cnt_reg$usbf_ep_rf.v:422$8454 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1566$8287, Q = \u4.u1.dma_in_cnt).
Adding EN signal on $flatten\u4.\u1.$verific$dma_ack_wr1_reg$usbf_ep_rf.v:502$8511 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1742$8227, Q = \u4.u1.dma_ack_wr1).
Adding EN signal on $flatten\u4.\u1.$verific$csr1_reg$usbf_ep_rf.v:250$8333 ($dff) from module usbf_top (D = { $flatten\u4.\u1.$verific$n373$8241 [12:9] $flatten\u4.\u1.$verific$n373$8241 [6:0] }, Q = { \u4.u1.csr1 [12:9] \u4.u1.csr1 [6:0] }).
Adding EN signal on $flatten\u4.\u1.$verific$csr1_reg$usbf_ep_rf.v:250$8333 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n373$8241 [8:7], Q = \u4.u1.csr1 [8:7]).
Adding EN signal on $flatten\u4.\u1.$verific$csr0_reg$usbf_ep_rf.v:250$8332 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n359$8240, Q = \u4.u1.csr0).
Adding EN signal on $flatten\u4.\u1.$verific$buf1_reg$usbf_ep_rf.v:294$8360 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n959$8259, Q = \u4.u1.buf1).
Adding EN signal on $flatten\u4.\u1.$verific$buf0_reg$usbf_ep_rf.v:282$8354 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n724$8256, Q = \u4.u1.buf0).
Adding EN signal on $flatten\u4.\u1.$verific$buf0_orig_reg$usbf_ep_rf.v:303$8363 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1126$8261, Q = \u4.u1.buf0_orig).
Adding EN signal on $flatten\u4.\u0.$verific$uc_dpd_reg$usbf_ep_rf.v:350$8389 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1278$8269, Q = \u4.u0.uc_dpd).
Adding EN signal on $flatten\u4.\u0.$verific$uc_bsel_reg$usbf_ep_rf.v:360$8394 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1296$8272, Q = \u4.u0.uc_bsel).
Adding EN signal on $flatten\u4.\u0.$verific$r2_reg$usbf_ep_rf.v:487$8507 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1733$8224, Q = \u4.u0.r2).
Adding EN signal on $flatten\u4.\u0.$verific$ots_stop_reg$usbf_ep_rf.v:250$8334 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n387$8133, Q = \u4.u0.ots_stop).
Adding EN signal on $flatten\u4.\u0.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1250$8265 [0], Q = \u4.u0.int_stat [0]).
Adding EN signal on $flatten\u4.\u0.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1250$8265 [1], Q = \u4.u0.int_stat [1]).
Adding EN signal on $flatten\u4.\u0.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1250$8265 [4], Q = \u4.u0.int_stat [4]).
Adding EN signal on $flatten\u4.\u0.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1250$8265 [3], Q = \u4.u0.int_stat [3]).
Adding EN signal on $flatten\u4.\u0.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1250$8265 [6], Q = \u4.u0.int_stat [6]).
Adding EN signal on $flatten\u4.\u0.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1250$8265 [2], Q = \u4.u0.int_stat [2]).
Adding EN signal on $flatten\u4.\u0.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1250$8265 [5], Q = \u4.u0.int_stat [5]).
Adding EN signal on $flatten\u4.\u0.$verific$ienb_reg$usbf_ep_rf.v:268$8342 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n461$8247, Q = \u4.u0.ienb).
Adding EN signal on $flatten\u4.\u0.$verific$iena_reg$usbf_ep_rf.v:268$8343 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n468$8248, Q = \u4.u0.iena).
Adding EN signal on $flatten\u4.\u0.$verific$dma_req_r_reg$usbf_ep_rf.v:473$8496 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1715$8215, Q = \u4.u0.dma_req_r).
Adding EN signal on $flatten\u4.\u0.$verific$dma_out_cnt_reg$usbf_ep_rf.v:397$8436 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1431$8280, Q = \u4.u0.dma_out_cnt).
Adding EN signal on $flatten\u4.\u0.$verific$dma_in_cnt_reg$usbf_ep_rf.v:422$8454 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1566$8287, Q = \u4.u0.dma_in_cnt).
Adding EN signal on $flatten\u4.\u0.$verific$dma_ack_wr1_reg$usbf_ep_rf.v:502$8511 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1742$8227, Q = \u4.u0.dma_ack_wr1).
Adding EN signal on $flatten\u4.\u0.$verific$csr1_reg$usbf_ep_rf.v:250$8333 ($dff) from module usbf_top (D = { $flatten\u4.\u0.$verific$n373$8241 [12:9] $flatten\u4.\u0.$verific$n373$8241 [6:0] }, Q = { \u4.u0.csr1 [12:9] \u4.u0.csr1 [6:0] }).
Adding EN signal on $flatten\u4.\u0.$verific$csr1_reg$usbf_ep_rf.v:250$8333 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n373$8241 [8:7], Q = \u4.u0.csr1 [8:7]).
Adding EN signal on $flatten\u4.\u0.$verific$csr0_reg$usbf_ep_rf.v:250$8332 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n359$8240, Q = \u4.u0.csr0).
Adding EN signal on $flatten\u4.\u0.$verific$buf1_reg$usbf_ep_rf.v:294$8360 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n959$8259, Q = \u4.u0.buf1).
Adding EN signal on $flatten\u4.\u0.$verific$buf0_reg$usbf_ep_rf.v:282$8354 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n724$8256, Q = \u4.u0.buf0).
Adding EN signal on $flatten\u4.\u0.$verific$buf0_orig_reg$usbf_ep_rf.v:303$8363 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1126$8261, Q = \u4.u0.buf0_orig).
Adding EN signal on $flatten\u4.$verific$utmi_vend_wr_r_reg$usbf_rf.v:334$4172 ($dff) from module usbf_top (D = $flatten\u4.$verific$n227$3809, Q = \u4.utmi_vend_wr_r).
Adding EN signal on $flatten\u4.$verific$utmi_vend_ctrl_r_reg$usbf_rf.v:342$4177 ($dff) from module usbf_top (D = \wb_data_i [3:0], Q = \u4.utmi_vend_ctrl_r).
Adding EN signal on $flatten\u4.$verific$intb_msk_reg$usbf_rf.v:388$4207 ($dff) from module usbf_top (D = $flatten\u4.$verific$n393$4029, Q = \u4.intb_msk).
Adding EN signal on $flatten\u4.$verific$inta_msk_reg$usbf_rf.v:388$4206 ($dff) from module usbf_top (D = $flatten\u4.$verific$n383$4028, Q = \u4.inta_msk).
Adding EN signal on $flatten\u4.$verific$int_srcb_reg$usbf_rf.v:673$4208 ($dff) from module usbf_top (D = $flatten\u4.$verific$n6986$4148 [5], Q = \u4.int_srcb [5]).
Adding EN signal on $flatten\u4.$verific$int_srcb_reg$usbf_rf.v:673$4208 ($dff) from module usbf_top (D = $flatten\u4.$verific$n6986$4148 [0], Q = \u4.int_srcb [0]).
Adding EN signal on $flatten\u4.$verific$int_srcb_reg$usbf_rf.v:673$4208 ($dff) from module usbf_top (D = $flatten\u4.$verific$n6986$4148 [6], Q = \u4.int_srcb [6]).
Adding EN signal on $flatten\u4.$verific$int_srcb_reg$usbf_rf.v:673$4208 ($dff) from module usbf_top (D = $flatten\u4.$verific$n6986$4148 [2], Q = \u4.int_srcb [2]).
Adding EN signal on $flatten\u4.$verific$int_srcb_reg$usbf_rf.v:673$4208 ($dff) from module usbf_top (D = $flatten\u4.$verific$n6986$4148 [1], Q = \u4.int_srcb [1]).
Adding EN signal on $flatten\u4.$verific$int_srcb_reg$usbf_rf.v:673$4208 ($dff) from module usbf_top (D = $flatten\u4.$verific$n6986$4148 [7], Q = \u4.int_srcb [7]).
Adding EN signal on $flatten\u4.$verific$int_srcb_reg$usbf_rf.v:673$4208 ($dff) from module usbf_top (D = $flatten\u4.$verific$n6986$4148 [4], Q = \u4.int_srcb [4]).
Adding EN signal on $flatten\u4.$verific$int_srcb_reg$usbf_rf.v:673$4208 ($dff) from module usbf_top (D = $flatten\u4.$verific$n6986$4148 [3], Q = \u4.int_srcb [3]).
Adding EN signal on $flatten\u4.$verific$int_srcb_reg$usbf_rf.v:673$4208 ($dff) from module usbf_top (D = $flatten\u4.$verific$n6986$4148 [8], Q = \u4.int_srcb [8]).
Adding EN signal on $flatten\u4.$verific$funct_adr_reg$usbf_rf.v:370$4195 ($dff) from module usbf_top (D = $flatten\u4.$verific$n303$4022, Q = \u4.funct_adr).
Adding EN signal on $flatten\u4.$verific$dma_out_buf_avail_reg$usbf_rf.v:624$4473 ($dff) from module usbf_top (D = $flatten\u4.$verific$n4601$3950, Q = \u4.dma_out_buf_avail).
Adding EN signal on $flatten\u4.$verific$dma_in_buf_sz1_reg$usbf_rf.v:591$4440 ($dff) from module usbf_top (D = $flatten\u4.$verific$n4567$3918, Q = \u4.dma_in_buf_sz1).
Adding EN signal on $flatten\u4.$verific$csr_reg$usbf_rf.v:492$4341 ($dff) from module usbf_top (D = $flatten\u4.$verific$n2289$4082, Q = \u4.csr).
Adding EN signal on $flatten\u4.$verific$buf1_reg$usbf_rf.v:558$4407 ($dff) from module usbf_top (D = $flatten\u4.$verific$n4469$4146, Q = \u4.buf1).
Adding EN signal on $flatten\u4.$verific$buf0_reg$usbf_rf.v:525$4374 ($dff) from module usbf_top (D = $flatten\u4.$verific$n3379$4114, Q = \u4.buf0).
Adding EN signal on $flatten\u1.\u3.$verific$state_reg$usbf_pe.v:823$3648 ($dff) from module usbf_top (D = $flatten\u1.\u3.$verific$n1370$3238, Q = \u1.u3.state).
Adding EN signal on $flatten\u1.\u3.$verific$setup_token_reg$usbf_pe.v:592$3453 ($dff) from module usbf_top (D = $flatten\u1.\u3.$verific$n517$2986, Q = \u1.u3.setup_token).
Adding EN signal on $flatten\u1.\u3.$verific$out_token_reg$usbf_pe.v:581$3449 ($dff) from module usbf_top (D = $flatten\u1.\u3.$verific$n507$2983, Q = \u1.u3.out_token).
Adding EN signal on $flatten\u1.\u3.$verific$in_token_reg$usbf_pe.v:570$3445 ($dff) from module usbf_top (D = $flatten\u1.\u3.$verific$n497$2980, Q = \u1.u3.in_token).
Adding EN signal on $flatten\u1.\u2.$verific$state_reg$usbf_idma.v:449$2169 ($dff) from module usbf_top (D = $flatten\u1.\u2.$verific$n1258$2003, Q = \u1.u2.state).
Adding EN signal on $flatten\u1.\u2.$verific$sizu_c_reg$usbf_idma.v:346$2105 ($dff) from module usbf_top (D = $flatten\u1.\u2.$verific$n575$1984, Q = \u1.u2.sizu_c).
Adding EN signal on $flatten\u1.\u2.$verific$sizd_c_reg$usbf_idma.v:326$2089 ($dff) from module usbf_top (D = $flatten\u1.\u2.$verific$n460$1978, Q = \u1.u2.sizd_c).
Adding EN signal on $flatten\u1.\u2.$verific$send_data_r_reg$usbf_idma.v:431$2164 ($dff) from module usbf_top (D = $flatten\u1.\u2.$verific$n1234$1931, Q = \u1.u2.send_data_r).
Adding EN signal on $flatten\u1.\u2.$verific$rd_buf1_reg$usbf_idma.v:403$2148 ($dff) from module usbf_top (D = \sram_data_i, Q = \u1.u2.rd_buf1).
Adding EN signal on $flatten\u1.\u2.$verific$rd_buf0_reg$usbf_idma.v:400$2146 ($dff) from module usbf_top (D = \sram_data_i, Q = \u1.u2.rd_buf0).
Adding EN signal on $flatten\u1.\u2.$verific$dtmp_r_reg$usbf_idma.v:372$2124 ($dff) from module usbf_top (D = $flatten\u1.\u2.$verific$n746$1988 [31:24], Q = \u1.u2.dtmp_r [31:24]).
Adding EN signal on $flatten\u1.\u2.$verific$dtmp_r_reg$usbf_idma.v:372$2124 ($dff) from module usbf_top (D = $flatten\u1.\u2.$verific$n746$1988 [23:16], Q = \u1.u2.dtmp_r [23:16]).
Adding EN signal on $flatten\u1.\u2.$verific$dtmp_r_reg$usbf_idma.v:372$2124 ($dff) from module usbf_top (D = $flatten\u1.\u2.$verific$n746$1988 [15:8], Q = \u1.u2.dtmp_r [15:8]).
Adding EN signal on $flatten\u1.\u2.$verific$dtmp_r_reg$usbf_idma.v:372$2124 ($dff) from module usbf_top (D = $flatten\u1.\u2.$verific$n746$1988 [7:0], Q = \u1.u2.dtmp_r [7:0]).
Adding EN signal on $flatten\u1.\u2.$verific$dout_r_reg$usbf_idma.v:382$2135 ($dff) from module usbf_top (D = \u1.u2.dtmp_r, Q = \u1.u2.dout_r).
Adding EN signal on $flatten\u1.\u1.$verific$zero_length_r_reg$usbf_pa.v:187$2291 ($dff) from module usbf_top (D = $flatten\u1.\u1.$verific$n14$2217, Q = \u1.u1.zero_length_r).
Adding EN signal on $flatten\u1.\u1.$verific$state_reg$usbf_pa.v:303$2387 ($dff) from module usbf_top (D = $flatten\u1.\u1.$verific$n337$2273, Q = \u1.u1.state).
Adding EN signal on $flatten\u1.\u1.$verific$send_token_r_reg$usbf_pa.v:204$2300 ($dff) from module usbf_top (D = $flatten\u1.\u1.$verific$n29$2223, Q = \u1.u1.send_token_r).
Adding EN signal on $flatten\u1.\u1.$verific$crc16_reg$usbf_pa.v:264$2343 ($dff) from module usbf_top (D = $flatten\u1.\u1.$verific$n241$2270, Q = \u1.u1.crc16).
Adding EN signal on $flatten\u1.\u0.$verific$token1_reg$usbf_pd.v:251$2696 ($dff) from module usbf_top (D = \u0.rx_data, Q = \u1.u0.token1).
Adding EN signal on $flatten\u1.\u0.$verific$token0_reg$usbf_pd.v:248$2694 ($dff) from module usbf_top (D = \u0.rx_data, Q = \u1.u0.token0).
Adding EN signal on $flatten\u1.\u0.$verific$rxv2_reg$usbf_pd.v:311$2743 ($dff) from module usbf_top (D = $flatten\u1.\u0.$verific$n236$2568, Q = \u1.u0.rxv2).
Adding EN signal on $flatten\u1.\u0.$verific$rxv1_reg$usbf_pd.v:300$2738 ($dff) from module usbf_top (D = $flatten\u1.\u0.$verific$n226$2564, Q = \u1.u0.rxv1).
Adding EN signal on $flatten\u1.\u0.$verific$pid_reg$usbf_pd.v:221$2647 ($dff) from module usbf_top (D = $flatten\u1.\u0.$verific$n36$2611, Q = \u1.u0.pid).
Adding EN signal on $flatten\u1.\u0.$verific$d2_reg$usbf_pd.v:321$2754 ($dff) from module usbf_top (D = \u1.u0.d1, Q = \u1.u0.d2).
Adding EN signal on $flatten\u1.\u0.$verific$d1_reg$usbf_pd.v:321$2753 ($dff) from module usbf_top (D = \u1.u0.d0, Q = \u1.u0.d1).
Adding EN signal on $flatten\u1.\u0.$verific$d0_reg$usbf_pd.v:321$2752 ($dff) from module usbf_top (D = \u0.rx_data, Q = \u1.u0.d0).
Adding EN signal on $flatten\u1.\u0.$verific$crc16_sum_reg$usbf_pd.v:338$2767 ($dff) from module usbf_top (D = $flatten\u1.\u0.$verific$n393$2624, Q = \u1.u0.crc16_sum).
Adding EN signal on $flatten\u1.$verific$sof_time_reg$usbf_pl.v:308$1356 ($dff) from module usbf_top (D = $flatten\u1.$verific$n199$1298, Q = \u1.sof_time).
Adding EN signal on $flatten\u1.$verific$mfm_cnt_reg$usbf_pl.v:299$1349 ($dff) from module usbf_top (D = $flatten\u1.$verific$n132$1293, Q = \u1.mfm_cnt).
Adding EN signal on $flatten\u1.$verific$frame_no_r_reg$usbf_pl.v:283$1336 ($dff) from module usbf_top (D = $flatten\u1.$verific$n68$1287, Q = \u1.frame_no_r).
Adding EN signal on $flatten\u0.\u0.$verific$usb_suspend_reg$usbf_utmi_ls.v:236$8835 ($dff) from module usbf_top (D = $flatten\u0.\u0.$verific$n28$8625, Q = \u0.u0.usb_suspend).
Adding EN signal on $flatten\u0.\u0.$verific$usb_attached_reg$usbf_utmi_ls.v:241$8838 ($dff) from module usbf_top (D = $flatten\u0.\u0.$verific$n34$8627, Q = \u0.u0.usb_attached).
Adding EN signal on $flatten\u0.\u0.$verific$state_reg$usbf_utmi_ls.v:417$8990 ($dff) from module usbf_top (D = $flatten\u0.\u0.$verific$n564$8790, Q = \u0.u0.state).
Adding EN signal on $flatten\u0.\u0.$verific$mode_hs_reg$usbf_utmi_ls.v:231$8832 ($dff) from module usbf_top (D = $flatten\u0.\u0.$verific$n22$8623, Q = \u0.u0.mode_hs).
Adding EN signal on $flatten\u0.\u0.$verific$me_ps2_reg$usbf_utmi_ls.v:367$8946 ($dff) from module usbf_top (D = $flatten\u0.\u0.$verific$n356$8776, Q = \u0.u0.me_ps2).
Adding EN signal on $flatten\u0.\u0.$verific$me_cnt_reg$usbf_utmi_ls.v:376$8958 ($dff) from module usbf_top (D = $flatten\u0.\u0.$verific$n420$8780, Q = \u0.u0.me_cnt).
Adding EN signal on $flatten\u0.\u0.$verific$idle_long_reg$usbf_utmi_ls.v:292$8875 ($dff) from module usbf_top (D = $flatten\u0.\u0.$verific$n100$8645, Q = \u0.u0.idle_long).
Adding EN signal on $flatten\u0.\u0.$verific$idle_cnt1_reg$usbf_utmi_ls.v:329$8906 ($dff) from module usbf_top (D = $flatten\u0.\u0.$verific$n184$8766, Q = \u0.u0.idle_cnt1).
Adding EN signal on $flatten\u0.\u0.$verific$chirp_cnt_reg$usbf_utmi_ls.v:399$8982 ($dff) from module usbf_top (D = $flatten\u0.\u0.$verific$n486$8785, Q = \u0.u0.chirp_cnt).
Adding EN signal on $flatten\u0.\u0.$verific$XcvSelect_reg$usbf_utmi_ls.v:251$8844 ($dff) from module usbf_top (D = $flatten\u0.\u0.$verific$n46$8631, Q = \u0.u0.XcvSelect).
Adding EN signal on $flatten\u0.\u0.$verific$TermSel_reg$usbf_utmi_ls.v:246$8841 ($dff) from module usbf_top (D = $flatten\u0.\u0.$verific$n40$8629, Q = \u0.u0.TermSel).
Adding EN signal on $flatten\u0.\u0.$verific$OpMode_reg$usbf_utmi_ls.v:256$8849 ($dff) from module usbf_top (D = $flatten\u0.\u0.$verific$n58$8757, Q = \u0.u0.OpMode).
Adding EN signal on $flatten\u0.$verific$DataOut_reg$usbf_utmi_if.v:214$8577 ($dff) from module usbf_top (D = $flatten\u0.$verific$n70$8557, Q = \u0.DataOut).

yosys> opt_clean

3.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 27 unused cells and 43 unused wires.
<suppressed ~28 debug messages>

yosys> opt_expr

3.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
<suppressed ~23 debug messages>

3.17.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~207 debug messages>

yosys> opt_reduce

3.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
<suppressed ~225 debug messages>
Removed a total of 75 cells.

yosys> opt_dff -sat -nosdff

3.17.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 0 unused cells and 75 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

3.17.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~215 debug messages>

yosys> opt_reduce

3.17.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.17.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.17.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..

yosys> opt_expr

3.17.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

3.17.23. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.18. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 4) from port B of cell usbf_top.$auto$fsm_map.cc:77:implement_pattern_cache$9313 ($eq).
Removed top 1 bits (of 4) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9501 ($ne).
Removed top 1 bits (of 3) from port B of cell usbf_top.$auto$fsm_map.cc:215:map_fsm$9296 ($eq).
Removed top 4 bits (of 5) from port B of cell usbf_top.$auto$fsm_map.cc:77:implement_pattern_cache$9339 ($eq).
Removed top 1 bits (of 2) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9551 ($ne).
Removed top 1 bits (of 4) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9695 ($ne).
Removed top 1 bits (of 2) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9700 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9706 ($ne).
Removed top 1 bits (of 4) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9487 ($ne).
Removed top 1 bits (of 4) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9494 ($ne).
Removed top 1 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9709 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9715 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9721 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$fsm_map.cc:215:map_fsm$9378 ($eq).
Removed top 1 bits (of 3) from port B of cell usbf_top.$auto$fsm_map.cc:215:map_fsm$9380 ($eq).
Removed top 1 bits (of 2) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9445 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9442 ($ne).
Removed top 1 bits (of 2) from port B of cell usbf_top.$auto$fsm_map.cc:77:implement_pattern_cache$9428 ($eq).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9451 ($ne).
Removed top 1 bits (of 2) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9454 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9459 ($ne).
Removed top 10 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u0.$verific$sub_236$usbf_ep_rf.v:449$8475 ($sub).
Removed top 3 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u0.$verific$sub_206$usbf_ep_rf.v:422$8449 ($sub).
Removed top 11 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u0.$verific$sub_175$usbf_ep_rf.v:394$8426 ($sub).
Removed top 1 bits (of 2) from port B of cell usbf_top.$flatten\u4.\u0.$verific$equal_7$usbf_ep_rf.v:208$8300 ($eq).
Removed top 1 bits (of 2) from port B of cell usbf_top.$flatten\u4.\u0.$verific$equal_19$usbf_ep_rf.v:225$8309 ($eq).
Removed top 11 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u0.$verific$add_201$usbf_ep_rf.v:419$8447 ($add).
Removed top 3 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u0.$verific$add_180$usbf_ep_rf.v:397$8431 ($add).
Removed top 3 bits (of 12) from port A of cell usbf_top.$flatten\u4.\u0.$verific$LessThan_223$usbf_ep_rf.v:436$8463 ($le).
Removed top 3 bits (of 12) from port A of cell usbf_top.$flatten\u4.\u0.$verific$LessThan_213$usbf_ep_rf.v:427$8455 ($le).
Removed top 10 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u1.$verific$sub_236$usbf_ep_rf.v:449$8475 ($sub).
Removed top 3 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u1.$verific$sub_206$usbf_ep_rf.v:422$8449 ($sub).
Removed top 11 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u1.$verific$sub_175$usbf_ep_rf.v:394$8426 ($sub).
Removed top 1 bits (of 2) from port B of cell usbf_top.$flatten\u4.\u1.$verific$equal_7$usbf_ep_rf.v:208$8300 ($eq).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9556 ($ne).
Removed top 11 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u1.$verific$add_201$usbf_ep_rf.v:419$8447 ($add).
Removed top 3 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u1.$verific$add_180$usbf_ep_rf.v:397$8431 ($add).
Removed top 3 bits (of 12) from port A of cell usbf_top.$flatten\u4.\u1.$verific$LessThan_223$usbf_ep_rf.v:436$8463 ($le).
Removed top 3 bits (of 12) from port A of cell usbf_top.$flatten\u4.\u1.$verific$LessThan_213$usbf_ep_rf.v:427$8455 ($le).
Removed top 10 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u2.$verific$sub_236$usbf_ep_rf.v:449$8475 ($sub).
Removed top 3 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u2.$verific$sub_206$usbf_ep_rf.v:422$8449 ($sub).
Removed top 11 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u2.$verific$sub_175$usbf_ep_rf.v:394$8426 ($sub).
Removed top 1 bits (of 2) from port B of cell usbf_top.$flatten\u4.\u2.$verific$equal_7$usbf_ep_rf.v:208$8300 ($eq).
Removed top 11 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u2.$verific$add_201$usbf_ep_rf.v:419$8447 ($add).
Removed top 3 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u2.$verific$add_180$usbf_ep_rf.v:397$8431 ($add).
Removed top 3 bits (of 12) from port A of cell usbf_top.$flatten\u4.\u2.$verific$LessThan_223$usbf_ep_rf.v:436$8463 ($le).
Removed top 3 bits (of 12) from port A of cell usbf_top.$flatten\u4.\u2.$verific$LessThan_213$usbf_ep_rf.v:427$8455 ($le).
Removed top 10 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u3.$verific$sub_236$usbf_ep_rf.v:449$8475 ($sub).
Removed top 3 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u3.$verific$sub_206$usbf_ep_rf.v:422$8449 ($sub).
Removed top 11 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u3.$verific$sub_175$usbf_ep_rf.v:394$8426 ($sub).
Removed top 1 bits (of 2) from port B of cell usbf_top.$flatten\u4.\u3.$verific$equal_7$usbf_ep_rf.v:208$8300 ($eq).
Removed top 11 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u3.$verific$add_201$usbf_ep_rf.v:419$8447 ($add).
Removed top 3 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u3.$verific$add_180$usbf_ep_rf.v:397$8431 ($add).
Removed top 3 bits (of 12) from port A of cell usbf_top.$flatten\u4.\u3.$verific$LessThan_223$usbf_ep_rf.v:436$8463 ($le).
Removed top 3 bits (of 12) from port A of cell usbf_top.$flatten\u4.\u3.$verific$LessThan_213$usbf_ep_rf.v:427$8455 ($le).
Removed top 1 bits (of 4) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9688 ($ne).
Removed top 1 bits (of 4) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9681 ($ne).
Removed top 25 bits (of 32) from mux cell usbf_top.$flatten\u4.$auto$bmuxmap.cc:60:execute$9226 ($mux).
Removed top 3 bits (of 32) from mux cell usbf_top.$flatten\u4.$auto$bmuxmap.cc:60:execute$9227 ($mux).
Removed top 3 bits (of 32) from mux cell usbf_top.$flatten\u4.$auto$bmuxmap.cc:60:execute$9231 ($mux).
Removed top 6 bits (of 7) from port B of cell usbf_top.$flatten\u4.$verific$equal_113$usbf_rf.v:370$4190 ($eq).
Removed top 5 bits (of 7) from port B of cell usbf_top.$flatten\u4.$verific$equal_123$usbf_rf.v:384$4198 ($eq).
Removed top 2 bits (of 5) from port B of cell usbf_top.$flatten\u4.$verific$equal_156$usbf_rf.v:414$4211 ($eq).
Removed top 2 bits (of 5) from port B of cell usbf_top.$flatten\u4.$verific$equal_159$usbf_rf.v:415$4214 ($eq).
Removed top 2 bits (of 5) from port B of cell usbf_top.$flatten\u4.$verific$equal_162$usbf_rf.v:416$4217 ($eq).
Removed top 2 bits (of 5) from port B of cell usbf_top.$flatten\u4.$verific$equal_165$usbf_rf.v:417$4220 ($eq).
Removed top 5 bits (of 7) from port B of cell usbf_top.$flatten\u4.$verific$equal_66$usbf_rf.v:318$4159 ($eq).
Removed top 4 bits (of 7) from port B of cell usbf_top.$flatten\u4.$verific$equal_76$usbf_rf.v:332$4166 ($eq).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9653 ($ne).
Removed top 1 bits (of 2) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9648 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9645 ($ne).
Removed top 1 bits (of 2) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9639 ($ne).
Removed top 1 bits (of 2) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9636 ($ne).
Removed top 3 bits (of 4) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9633 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9630 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9624 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9618 ($ne).
Removed top 1 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9612 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9609 ($ne).
Removed top 1 bits (of 2) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9603 ($ne).
Removed top 1 bits (of 4) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9598 ($ne).
Removed top 1 bits (of 4) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9591 ($ne).
Removed top 1 bits (of 4) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9584 ($ne).
Removed top 12 bits (of 16) from port A of cell usbf_top.$flatten\u4.$verific$or_645$usbf_rf.v:765$4516 ($or).
Removed top 12 bits (of 16) from port B of cell usbf_top.$flatten\u4.$verific$or_645$usbf_rf.v:765$4516 ($or).
Removed top 12 bits (of 16) from port Y of cell usbf_top.$flatten\u4.$verific$or_645$usbf_rf.v:765$4516 ($or).
Removed top 1 bits (of 2) from port B of cell usbf_top.$auto$fsm_map.cc:77:implement_pattern_cache$9309 ($eq).
Removed top 1 bits (of 2) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9837 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9843 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9846 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9849 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9852 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9855 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9858 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9861 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9864 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9867 ($ne).
Removed top 1 bits (of 2) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9870 ($ne).
Removed top 1 bits (of 5) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9888 ($ne).
Removed top 1 bits (of 5) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9892 ($ne).
Removed top 1 bits (of 4) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9896 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9901 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9904 ($ne).
Removed top 1 bits (of 5) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9910 ($ne).
Removed top 1 bits (of 4) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9912 ($ne).
Removed top 1 bits (of 4) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9914 ($ne).
Removed top 1 bits (of 4) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9916 ($ne).
Removed top 1 bits (of 4) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9920 ($ne).
Removed top 2 bits (of 4) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9922 ($ne).
Removed top 2 bits (of 4) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9924 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9929 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9932 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9935 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9942 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9949 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9956 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9963 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9969 ($ne).
Removed top 1 bits (of 4) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9976 ($ne).
Removed top 1 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9978 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9983 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9991 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9994 ($ne).
Removed top 1 bits (of 2) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9997 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$10009 ($ne).
Removed top 1 bits (of 2) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$10012 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$10059 ($ne).
Removed top 3 bits (of 6) from port B of cell usbf_top.$auto$fsm_map.cc:77:implement_pattern_cache$9331 ($eq).
Removed top 1 bits (of 3) from port B of cell usbf_top.$auto$fsm_map.cc:77:implement_pattern_cache$9326 ($eq).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9548 ($ne).
Removed top 1 bits (of 4) from port B of cell usbf_top.$flatten\u1.\u0.$verific$equal_46$usbf_pd.v:240$2680 ($eq).
Removed top 1 bits (of 4) from port B of cell usbf_top.$flatten\u1.\u0.$verific$equal_38$usbf_pd.v:236$2673 ($eq).
Removed top 2 bits (of 4) from port B of cell usbf_top.$flatten\u1.\u0.$verific$equal_32$usbf_pd.v:233$2667 ($eq).
Removed top 1 bits (of 4) from port B of cell usbf_top.$flatten\u1.\u0.$verific$equal_28$usbf_pd.v:231$2663 ($eq).
Removed top 2 bits (of 4) from port B of cell usbf_top.$flatten\u1.\u0.$verific$equal_24$usbf_pd.v:229$2659 ($eq).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$fsm_map.cc:77:implement_pattern_cache$9322 ($eq).
Removed top 1 bits (of 4) from port B of cell usbf_top.$flatten\u1.\u0.$verific$equal_20$usbf_pd.v:227$2655 ($eq).
Removed top 3 bits (of 4) from port B of cell usbf_top.$flatten\u1.\u0.$verific$equal_16$usbf_pd.v:225$2651 ($eq).
Removed top 1 bits (of 5) from port B of cell usbf_top.$flatten\u1.\u1.$verific$equal_146$usbf_pa.v:368$2404 ($eq).
Removed top 2 bits (of 5) from port B of cell usbf_top.$flatten\u1.\u1.$verific$equal_145$usbf_pa.v:351$2403 ($eq).
Removed top 3 bits (of 5) from port B of cell usbf_top.$flatten\u1.\u1.$verific$equal_143$usbf_pa.v:331$2401 ($eq).
Removed top 4 bits (of 5) from port B of cell usbf_top.$flatten\u1.\u1.$verific$equal_142$usbf_pa.v:315$2400 ($eq).
Removed top 13 bits (of 14) from port B of cell usbf_top.$flatten\u1.\u2.$verific$sub_78$usbf_idma.v:326$2084 ($sub).
Removed top 1 bits (of 2) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9542 ($ne).
Removed top 1 bits (of 8) from port B of cell usbf_top.$flatten\u1.\u2.$verific$equal_267$usbf_idma.v:594$2196 ($eq).
Removed top 2 bits (of 8) from port B of cell usbf_top.$flatten\u1.\u2.$verific$equal_266$usbf_idma.v:575$2195 ($eq).
Removed top 3 bits (of 8) from port B of cell usbf_top.$flatten\u1.\u2.$verific$equal_265$usbf_idma.v:559$2194 ($eq).
Removed top 4 bits (of 8) from port B of cell usbf_top.$flatten\u1.\u2.$verific$equal_264$usbf_idma.v:536$2193 ($eq).
Removed top 5 bits (of 8) from port B of cell usbf_top.$flatten\u1.\u2.$verific$equal_263$usbf_idma.v:513$2192 ($eq).
Removed top 6 bits (of 8) from port B of cell usbf_top.$flatten\u1.\u2.$verific$equal_262$usbf_idma.v:490$2191 ($eq).
Removed top 7 bits (of 8) from port B of cell usbf_top.$flatten\u1.\u2.$verific$equal_261$usbf_idma.v:463$2190 ($eq).
Removed top 13 bits (of 14) from port B of cell usbf_top.$flatten\u1.\u2.$verific$equal_213$usbf_idma.v:431$2158 ($eq).
Removed top 1 bits (of 2) from port B of cell usbf_top.$flatten\u1.\u2.$verific$equal_124$usbf_idma.v:369$2116 ($eq).
Removed top 10 bits (of 11) from port B of cell usbf_top.$flatten\u1.\u2.$verific$add_98$usbf_idma.v:346$2100 ($add).
Removed top 2 bits (of 3) from port B of cell usbf_top.$flatten\u1.\u2.$verific$add_64$usbf_idma.v:310$2073 ($add).
Removed top 14 bits (of 15) from port B of cell usbf_top.$flatten\u1.\u2.$verific$add_51$usbf_idma.v:296$2065 ($add).
Removed top 3 bits (of 17) from port B of cell usbf_top.$flatten\u1.\u2.$verific$add_44$usbf_idma.v:289$2057 ($add).
Removed top 2 bits (of 17) from port Y of cell usbf_top.$flatten\u1.\u2.$verific$add_44$usbf_idma.v:289$2057 ($add).
Removed top 2 bits (of 17) from port A of cell usbf_top.$flatten\u1.\u2.$verific$add_44$usbf_idma.v:289$2057 ($add).
Removed top 1 bits (of 2) from mux cell usbf_top.$flatten\u1.\u3.$verific$select_79$usbf_pe.v:441$3323 ($mux).
Removed top 1 bits (of 4) from mux cell usbf_top.$flatten\u1.\u3.$verific$select_725$usbf_pe.v:449$3718 ($mux).
Removed top 1 bits (of 2) from mux cell usbf_top.$flatten\u1.\u3.$verific$select_207$usbf_pe.v:538$3408 ($mux).
Removed top 1 bits (of 2) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9539 ($ne).
Removed top 3 bits (of 4) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9536 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9533 ($ne).
Removed top 9 bits (of 10) from port B of cell usbf_top.$flatten\u1.\u3.$verific$not_equal_501$usbf_pe.v:733$3571 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9527 ($ne).
Removed top 1 bits (of 2) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_9$usbf_pe.v:367$3272 ($eq).
Removed top 1 bits (of 10) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_684$usbf_pe.v:1056$3722 ($eq).
Removed top 2 bits (of 10) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_683$usbf_pe.v:1047$3721 ($eq).
Removed top 3 bits (of 10) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_682$usbf_pe.v:1009$3720 ($eq).
Removed top 4 bits (of 10) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_681$usbf_pe.v:995$3719 ($eq).
Removed top 7 bits (of 10) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_678$usbf_pe.v:925$3717 ($eq).
Removed top 8 bits (of 10) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_677$usbf_pe.v:915$3716 ($eq).
Removed top 9 bits (of 10) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_676$usbf_pe.v:846$3715 ($eq).
Removed top 5 bits (of 10) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_580$usbf_pe.v:803$3636 ($eq).
Removed top 6 bits (of 10) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_578$usbf_pe.v:803$3634 ($eq).
Removed top 2 bits (of 8) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_532$usbf_pe.v:771$3595 ($eq).
Removed top 2 bits (of 8) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_519$usbf_pe.v:754$3585 ($eq).
Removed top 1 bits (of 2) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_3$usbf_pe.v:363$3266 ($eq).
Removed top 1 bits (of 2) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_273$usbf_pe.v:547$3427 ($eq).
Removed top 3 bits (of 4) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_171$usbf_pe.v:497$3404 ($eq).
Removed top 2 bits (of 4) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_170$usbf_pe.v:496$3403 ($eq).
Removed top 1 bits (of 4) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_169$usbf_pe.v:495$3402 ($eq).
Removed top 1 bits (of 2) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_13$usbf_pe.v:370$3276 ($eq).
Removed top 7 bits (of 8) from port B of cell usbf_top.$flatten\u1.\u3.$verific$add_527$usbf_pe.v:768$3591 ($add).
Removed top 7 bits (of 8) from port B of cell usbf_top.$flatten\u1.\u3.$verific$add_514$usbf_pe.v:751$3581 ($add).
Removed top 1 bits (of 2) from port B of cell usbf_top.$flatten\u1.\u3.$verific$add_428$usbf_pe.v:701$3549 ($add).
Removed top 3 bits (of 17) from port B of cell usbf_top.$flatten\u1.\u3.$verific$add_399$usbf_pe.v:670$3525 ($add).
Removed top 3 bits (of 14) from port B of cell usbf_top.$flatten\u1.\u3.$verific$LessThan_402$usbf_pe.v:674$3527 ($lt).
Removed top 3 bits (of 14) from port B of cell usbf_top.$flatten\u1.\u3.$verific$LessThan_362$usbf_pe.v:641$3495 ($lt).
Removed top 3 bits (of 14) from port B of cell usbf_top.$flatten\u1.\u3.$verific$LessThan_358$usbf_pe.v:638$3492 ($lt).
Removed top 3 bits (of 14) from port B of cell usbf_top.$flatten\u1.\u3.$verific$LessThan_339$usbf_pe.v:622$3476 ($lt).
Removed top 3 bits (of 14) from port B of cell usbf_top.$flatten\u1.\u3.$verific$LessThan_333$usbf_pe.v:611$3471 ($lt).
Removed top 3 bits (of 4) from port B of cell usbf_top.$flatten\u1.$verific$add_47$usbf_pl.v:299$1344 ($add).
Removed top 11 bits (of 12) from port B of cell usbf_top.$flatten\u1.$verific$add_58$usbf_pl.v:308$1352 ($add).
Removed top 4 bits (of 5) from port B of cell usbf_top.$flatten\u1.$verific$add_69$usbf_pl.v:321$1360 ($add).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9833 ($ne).
Removed top 1 bits (of 2) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9830 ($ne).
Removed top 3 bits (of 4) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9827 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9824 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9818 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9812 ($ne).
Removed top 1 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9806 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9803 ($ne).
Removed top 1 bits (of 2) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9797 ($ne).
Removed top 1 bits (of 4) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9792 ($ne).
Removed top 1 bits (of 4) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9785 ($ne).
Removed top 1 bits (of 4) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9778 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$fsm_map.cc:215:map_fsm$9294 ($eq).
Removed top 1 bits (of 3) from port B of cell usbf_top.$auto$fsm_map.cc:215:map_fsm$9295 ($eq).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9727 ($ne).
Removed top 3 bits (of 4) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9730 ($ne).
Removed top 1 bits (of 2) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9733 ($ne).
Removed top 1 bits (of 2) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9736 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9742 ($ne).
Removed top 1 bits (of 2) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9745 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9750 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9521 ($ne).
Removed top 1 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9515 ($ne).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9512 ($ne).
Removed top 1 bits (of 2) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9506 ($ne).
Removed top 1 bits (of 2) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_61$usbf_utmi_ls.v:268$8856 ($eq).
Removed top 1 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_330$usbf_utmi_ls.v:632$9042 ($eq).
Removed top 2 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_329$usbf_utmi_ls.v:617$9041 ($eq).
Removed top 3 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_328$usbf_utmi_ls.v:602$9040 ($eq).
Removed top 4 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_327$usbf_utmi_ls.v:594$9039 ($eq).
Removed top 5 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_326$usbf_utmi_ls.v:579$9038 ($eq).
Removed top 6 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_325$usbf_utmi_ls.v:560$9037 ($eq).
Removed top 7 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_324$usbf_utmi_ls.v:552$9036 ($eq).
Removed top 9 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_323$usbf_utmi_ls.v:539$9035 ($eq).
Removed top 8 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_322$usbf_utmi_ls.v:534$9034 ($eq).
Removed top 10 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_321$usbf_utmi_ls.v:518$9033 ($eq).
Removed top 11 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_320$usbf_utmi_ls.v:502$9032 ($eq).
Removed top 12 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_319$usbf_utmi_ls.v:486$9031 ($eq).
Removed top 13 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_318$usbf_utmi_ls.v:461$9030 ($eq).
Removed top 14 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_317$usbf_utmi_ls.v:449$9029 ($eq).
Removed top 2 bits (of 3) from port B of cell usbf_top.$flatten\u0.\u0.$verific$add_230$usbf_utmi_ls.v:399$8978 ($add).
Removed top 7 bits (of 8) from port B of cell usbf_top.$flatten\u0.\u0.$verific$add_193$usbf_utmi_ls.v:376$8954 ($add).
Removed top 7 bits (of 8) from port B of cell usbf_top.$flatten\u0.\u0.$verific$add_178$usbf_utmi_ls.v:367$8942 ($add).
Removed top 7 bits (of 8) from port B of cell usbf_top.$flatten\u0.\u0.$verific$add_167$usbf_utmi_ls.v:358$8935 ($add).
Removed top 7 bits (of 8) from port B of cell usbf_top.$flatten\u0.\u0.$verific$add_127$usbf_utmi_ls.v:332$8907 ($add).
Removed top 3 bits (of 4) from port B of cell usbf_top.$flatten\u0.\u0.$verific$add_107$usbf_utmi_ls.v:320$8891 ($add).
Removed top 6 bits (of 8) from port A of cell usbf_top.$flatten\u0.\u0.$verific$LessThan_212$usbf_utmi_ls.v:385$8968 ($lt).
Removed top 4 bits (of 8) from port A of cell usbf_top.$flatten\u0.\u0.$verific$LessThan_206$usbf_utmi_ls.v:382$8964 ($lt).
Removed top 2 bits (of 8) from port A of cell usbf_top.$flatten\u0.\u0.$verific$LessThan_200$usbf_utmi_ls.v:379$8960 ($lt).
Removed top 1 bits (of 8) from port A of cell usbf_top.$flatten\u0.\u0.$verific$LessThan_160$usbf_utmi_ls.v:350$8930 ($lt).
Removed top 2 bits (of 8) from port A of cell usbf_top.$flatten\u0.\u0.$verific$LessThan_148$usbf_utmi_ls.v:344$8922 ($lt).
Removed top 2 bits (of 8) from port B of cell usbf_top.$flatten\u0.\u0.$verific$LessThan_142$usbf_utmi_ls.v:341$8918 ($lt).
Removed top 4 bits (of 8) from port A of cell usbf_top.$flatten\u0.\u0.$verific$LessThan_136$usbf_utmi_ls.v:338$8914 ($lt).
Removed top 1 bits (of 5) from wire usbf_top.$auto$fsm_map.cc:238:map_fsm$9299.
Removed top 1 bits (of 7) from wire usbf_top.$auto$fsm_map.cc:238:map_fsm$9385.
Removed top 2 bits (of 17) from wire usbf_top.$flatten\u1.\u2.$verific$n169$1958.
Removed top 1 bits (of 15) from wire usbf_top.$flatten\u1.\u2.$verific$n254$1961.
Removed top 5 bits (of 9) from wire usbf_top.$flatten\u1.\u3.$verific$n1516$3248.
Removed top 1 bits (of 2) from wire usbf_top.$flatten\u1.\u3.$verific$n185$3161.
Removed top 1 bits (of 2) from wire usbf_top.$flatten\u1.\u3.$verific$n196$3162.
Removed top 1 bits (of 2) from wire usbf_top.$flatten\u1.\u3.$verific$n403$3199.
Removed top 384 bits (of 512) from wire usbf_top.$flatten\u4.$auto$bmuxmap.cc:58:execute$9189.
Removed top 192 bits (of 256) from wire usbf_top.$flatten\u4.$auto$bmuxmap.cc:58:execute$9206.
Removed top 32 bits (of 128) from wire usbf_top.$flatten\u4.$auto$bmuxmap.cc:58:execute$9225.
Removed top 12 bits (of 16) from wire usbf_top.$flatten\u4.$verific$n6984$4151.

yosys> peepopt

3.19. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.21. Executing BMUXMAP pass.

yosys> demuxmap

3.22. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module usbf_top:
  creating $macc model for $flatten\u0.\u0.$verific$add_107$usbf_utmi_ls.v:320$8891 ($add).
  creating $macc model for $flatten\u0.\u0.$verific$add_127$usbf_utmi_ls.v:332$8907 ($add).
  creating $macc model for $flatten\u0.\u0.$verific$add_167$usbf_utmi_ls.v:358$8935 ($add).
  creating $macc model for $flatten\u0.\u0.$verific$add_178$usbf_utmi_ls.v:367$8942 ($add).
  creating $macc model for $flatten\u0.\u0.$verific$add_193$usbf_utmi_ls.v:376$8954 ($add).
  creating $macc model for $flatten\u0.\u0.$verific$add_230$usbf_utmi_ls.v:399$8978 ($add).
  creating $macc model for $flatten\u1.$verific$add_47$usbf_pl.v:299$1344 ($add).
  creating $macc model for $flatten\u1.$verific$add_58$usbf_pl.v:308$1352 ($add).
  creating $macc model for $flatten\u1.$verific$add_69$usbf_pl.v:321$1360 ($add).
  creating $macc model for $flatten\u1.\u2.$verific$add_44$usbf_idma.v:289$2057 ($add).
  creating $macc model for $flatten\u1.\u2.$verific$add_51$usbf_idma.v:296$2065 ($add).
  creating $macc model for $flatten\u1.\u2.$verific$add_64$usbf_idma.v:310$2073 ($add).
  creating $macc model for $flatten\u1.\u2.$verific$add_98$usbf_idma.v:346$2100 ($add).
  creating $macc model for $flatten\u1.\u2.$verific$sub_78$usbf_idma.v:326$2084 ($sub).
  creating $macc model for $flatten\u1.\u3.$verific$add_399$usbf_pe.v:670$3525 ($add).
  creating $macc model for $flatten\u1.\u3.$verific$add_428$usbf_pe.v:701$3549 ($add).
  creating $macc model for $flatten\u1.\u3.$verific$add_514$usbf_pe.v:751$3581 ($add).
  creating $macc model for $flatten\u1.\u3.$verific$add_527$usbf_pe.v:768$3591 ($add).
  creating $macc model for $flatten\u1.\u3.$verific$sub_387$usbf_pe.v:657$3516 ($sub).
  creating $macc model for $flatten\u4.\u0.$verific$add_180$usbf_ep_rf.v:397$8431 ($add).
  creating $macc model for $flatten\u4.\u0.$verific$add_201$usbf_ep_rf.v:419$8447 ($add).
  creating $macc model for $flatten\u4.\u0.$verific$sub_175$usbf_ep_rf.v:394$8426 ($sub).
  creating $macc model for $flatten\u4.\u0.$verific$sub_206$usbf_ep_rf.v:422$8449 ($sub).
  creating $macc model for $flatten\u4.\u0.$verific$sub_219$usbf_ep_rf.v:433$8460 ($sub).
  creating $macc model for $flatten\u4.\u0.$verific$sub_236$usbf_ep_rf.v:449$8475 ($sub).
  creating $macc model for $flatten\u4.\u1.$verific$add_180$usbf_ep_rf.v:397$8431 ($add).
  creating $macc model for $flatten\u4.\u1.$verific$add_201$usbf_ep_rf.v:419$8447 ($add).
  creating $macc model for $flatten\u4.\u1.$verific$sub_175$usbf_ep_rf.v:394$8426 ($sub).
  creating $macc model for $flatten\u4.\u1.$verific$sub_206$usbf_ep_rf.v:422$8449 ($sub).
  creating $macc model for $flatten\u4.\u1.$verific$sub_219$usbf_ep_rf.v:433$8460 ($sub).
  creating $macc model for $flatten\u4.\u1.$verific$sub_236$usbf_ep_rf.v:449$8475 ($sub).
  creating $macc model for $flatten\u4.\u2.$verific$add_180$usbf_ep_rf.v:397$8431 ($add).
  creating $macc model for $flatten\u4.\u2.$verific$add_201$usbf_ep_rf.v:419$8447 ($add).
  creating $macc model for $flatten\u4.\u2.$verific$sub_175$usbf_ep_rf.v:394$8426 ($sub).
  creating $macc model for $flatten\u4.\u2.$verific$sub_206$usbf_ep_rf.v:422$8449 ($sub).
  creating $macc model for $flatten\u4.\u2.$verific$sub_219$usbf_ep_rf.v:433$8460 ($sub).
  creating $macc model for $flatten\u4.\u2.$verific$sub_236$usbf_ep_rf.v:449$8475 ($sub).
  creating $macc model for $flatten\u4.\u3.$verific$add_180$usbf_ep_rf.v:397$8431 ($add).
  creating $macc model for $flatten\u4.\u3.$verific$add_201$usbf_ep_rf.v:419$8447 ($add).
  creating $macc model for $flatten\u4.\u3.$verific$sub_175$usbf_ep_rf.v:394$8426 ($sub).
  creating $macc model for $flatten\u4.\u3.$verific$sub_206$usbf_ep_rf.v:422$8449 ($sub).
  creating $macc model for $flatten\u4.\u3.$verific$sub_219$usbf_ep_rf.v:433$8460 ($sub).
  creating $macc model for $flatten\u4.\u3.$verific$sub_236$usbf_ep_rf.v:449$8475 ($sub).
  creating $alu model for $macc $flatten\u4.\u3.$verific$sub_236$usbf_ep_rf.v:449$8475.
  creating $alu model for $macc $flatten\u4.\u3.$verific$sub_219$usbf_ep_rf.v:433$8460.
  creating $alu model for $macc $flatten\u4.\u3.$verific$sub_206$usbf_ep_rf.v:422$8449.
  creating $alu model for $macc $flatten\u4.\u3.$verific$sub_175$usbf_ep_rf.v:394$8426.
  creating $alu model for $macc $flatten\u4.\u3.$verific$add_201$usbf_ep_rf.v:419$8447.
  creating $alu model for $macc $flatten\u4.\u3.$verific$add_180$usbf_ep_rf.v:397$8431.
  creating $alu model for $macc $flatten\u4.\u2.$verific$sub_236$usbf_ep_rf.v:449$8475.
  creating $alu model for $macc $flatten\u4.\u2.$verific$sub_219$usbf_ep_rf.v:433$8460.
  creating $alu model for $macc $flatten\u4.\u2.$verific$sub_206$usbf_ep_rf.v:422$8449.
  creating $alu model for $macc $flatten\u4.\u2.$verific$sub_175$usbf_ep_rf.v:394$8426.
  creating $alu model for $macc $flatten\u4.\u2.$verific$add_201$usbf_ep_rf.v:419$8447.
  creating $alu model for $macc $flatten\u4.\u2.$verific$add_180$usbf_ep_rf.v:397$8431.
  creating $alu model for $macc $flatten\u4.\u1.$verific$sub_236$usbf_ep_rf.v:449$8475.
  creating $alu model for $macc $flatten\u4.\u1.$verific$sub_219$usbf_ep_rf.v:433$8460.
  creating $alu model for $macc $flatten\u4.\u1.$verific$sub_206$usbf_ep_rf.v:422$8449.
  creating $alu model for $macc $flatten\u4.\u1.$verific$sub_175$usbf_ep_rf.v:394$8426.
  creating $alu model for $macc $flatten\u4.\u1.$verific$add_201$usbf_ep_rf.v:419$8447.
  creating $alu model for $macc $flatten\u4.\u1.$verific$add_180$usbf_ep_rf.v:397$8431.
  creating $alu model for $macc $flatten\u4.\u0.$verific$sub_236$usbf_ep_rf.v:449$8475.
  creating $alu model for $macc $flatten\u4.\u0.$verific$sub_219$usbf_ep_rf.v:433$8460.
  creating $alu model for $macc $flatten\u4.\u0.$verific$sub_206$usbf_ep_rf.v:422$8449.
  creating $alu model for $macc $flatten\u4.\u0.$verific$sub_175$usbf_ep_rf.v:394$8426.
  creating $alu model for $macc $flatten\u4.\u0.$verific$add_201$usbf_ep_rf.v:419$8447.
  creating $alu model for $macc $flatten\u4.\u0.$verific$add_180$usbf_ep_rf.v:397$8431.
  creating $alu model for $macc $flatten\u1.\u3.$verific$sub_387$usbf_pe.v:657$3516.
  creating $alu model for $macc $flatten\u1.\u3.$verific$add_527$usbf_pe.v:768$3591.
  creating $alu model for $macc $flatten\u1.\u3.$verific$add_514$usbf_pe.v:751$3581.
  creating $alu model for $macc $flatten\u1.\u3.$verific$add_428$usbf_pe.v:701$3549.
  creating $alu model for $macc $flatten\u1.\u3.$verific$add_399$usbf_pe.v:670$3525.
  creating $alu model for $macc $flatten\u1.\u2.$verific$sub_78$usbf_idma.v:326$2084.
  creating $alu model for $macc $flatten\u1.\u2.$verific$add_98$usbf_idma.v:346$2100.
  creating $alu model for $macc $flatten\u1.\u2.$verific$add_64$usbf_idma.v:310$2073.
  creating $alu model for $macc $flatten\u1.\u2.$verific$add_51$usbf_idma.v:296$2065.
  creating $alu model for $macc $flatten\u1.\u2.$verific$add_44$usbf_idma.v:289$2057.
  creating $alu model for $macc $flatten\u1.$verific$add_69$usbf_pl.v:321$1360.
  creating $alu model for $macc $flatten\u1.$verific$add_58$usbf_pl.v:308$1352.
  creating $alu model for $macc $flatten\u1.$verific$add_47$usbf_pl.v:299$1344.
  creating $alu model for $macc $flatten\u0.\u0.$verific$add_230$usbf_utmi_ls.v:399$8978.
  creating $alu model for $macc $flatten\u0.\u0.$verific$add_193$usbf_utmi_ls.v:376$8954.
  creating $alu model for $macc $flatten\u0.\u0.$verific$add_178$usbf_utmi_ls.v:367$8942.
  creating $alu model for $macc $flatten\u0.\u0.$verific$add_167$usbf_utmi_ls.v:358$8935.
  creating $alu model for $macc $flatten\u0.\u0.$verific$add_127$usbf_utmi_ls.v:332$8907.
  creating $alu model for $macc $flatten\u0.\u0.$verific$add_107$usbf_utmi_ls.v:320$8891.
  creating $alu model for $flatten\u0.\u0.$verific$LessThan_136$usbf_utmi_ls.v:338$8914 ($lt): new $alu
  creating $alu model for $flatten\u0.\u0.$verific$LessThan_142$usbf_utmi_ls.v:341$8918 ($lt): new $alu
  creating $alu model for $flatten\u0.\u0.$verific$LessThan_148$usbf_utmi_ls.v:344$8922 ($lt): merged with $flatten\u0.\u0.$verific$LessThan_142$usbf_utmi_ls.v:341$8918.
  creating $alu model for $flatten\u0.\u0.$verific$LessThan_160$usbf_utmi_ls.v:350$8930 ($lt): new $alu
  creating $alu model for $flatten\u0.\u0.$verific$LessThan_200$usbf_utmi_ls.v:379$8960 ($lt): new $alu
  creating $alu model for $flatten\u0.\u0.$verific$LessThan_206$usbf_utmi_ls.v:382$8964 ($lt): new $alu
  creating $alu model for $flatten\u0.\u0.$verific$LessThan_212$usbf_utmi_ls.v:385$8968 ($lt): new $alu
  creating $alu model for $flatten\u1.\u3.$verific$LessThan_333$usbf_pe.v:611$3471 ($lt): new $alu
  creating $alu model for $flatten\u1.\u3.$verific$LessThan_339$usbf_pe.v:622$3476 ($lt): new $alu
  creating $alu model for $flatten\u1.\u3.$verific$LessThan_358$usbf_pe.v:638$3492 ($lt): new $alu
  creating $alu model for $flatten\u1.\u3.$verific$LessThan_362$usbf_pe.v:641$3495 ($lt): new $alu
  creating $alu model for $flatten\u1.\u3.$verific$LessThan_402$usbf_pe.v:674$3527 ($lt): new $alu
  creating $alu model for $flatten\u1.\u3.$verific$LessThan_418$usbf_pe.v:691$3540 ($lt): new $alu
  creating $alu model for $flatten\u1.\u3.$verific$LessThan_424$usbf_pe.v:694$3545 ($lt): merged with $flatten\u1.\u3.$verific$LessThan_418$usbf_pe.v:691$3540.
  creating $alu model for $flatten\u4.\u0.$verific$LessThan_213$usbf_ep_rf.v:427$8455 ($le): new $alu
  creating $alu model for $flatten\u4.\u0.$verific$LessThan_223$usbf_ep_rf.v:436$8463 ($le): new $alu
  creating $alu model for $flatten\u4.\u0.$verific$LessThan_232$usbf_ep_rf.v:445$8472 ($lt): new $alu
  creating $alu model for $flatten\u4.\u0.$verific$LessThan_240$usbf_ep_rf.v:454$8478 ($lt): new $alu
  creating $alu model for $flatten\u4.\u1.$verific$LessThan_213$usbf_ep_rf.v:427$8455 ($le): new $alu
  creating $alu model for $flatten\u4.\u1.$verific$LessThan_223$usbf_ep_rf.v:436$8463 ($le): new $alu
  creating $alu model for $flatten\u4.\u1.$verific$LessThan_232$usbf_ep_rf.v:445$8472 ($lt): new $alu
  creating $alu model for $flatten\u4.\u1.$verific$LessThan_240$usbf_ep_rf.v:454$8478 ($lt): new $alu
  creating $alu model for $flatten\u4.\u2.$verific$LessThan_213$usbf_ep_rf.v:427$8455 ($le): new $alu
  creating $alu model for $flatten\u4.\u2.$verific$LessThan_223$usbf_ep_rf.v:436$8463 ($le): new $alu
  creating $alu model for $flatten\u4.\u2.$verific$LessThan_232$usbf_ep_rf.v:445$8472 ($lt): new $alu
  creating $alu model for $flatten\u4.\u2.$verific$LessThan_240$usbf_ep_rf.v:454$8478 ($lt): new $alu
  creating $alu model for $flatten\u4.\u3.$verific$LessThan_213$usbf_ep_rf.v:427$8455 ($le): new $alu
  creating $alu model for $flatten\u4.\u3.$verific$LessThan_223$usbf_ep_rf.v:436$8463 ($le): new $alu
  creating $alu model for $flatten\u4.\u3.$verific$LessThan_232$usbf_ep_rf.v:445$8472 ($lt): new $alu
  creating $alu model for $flatten\u4.\u3.$verific$LessThan_240$usbf_ep_rf.v:454$8478 ($lt): new $alu
  creating $alu model for $flatten\u1.\u3.$verific$not_equal_409$usbf_pe.v:679$3533 ($ne): merged with $flatten\u1.\u3.$verific$LessThan_418$usbf_pe.v:691$3540.
  creating $alu cell for $flatten\u4.\u3.$verific$LessThan_240$usbf_ep_rf.v:454$8478: $auto$alumacc.cc:485:replace_alu$10118
  creating $alu cell for $flatten\u4.\u3.$verific$LessThan_232$usbf_ep_rf.v:445$8472: $auto$alumacc.cc:485:replace_alu$10123
  creating $alu cell for $flatten\u4.\u3.$verific$LessThan_223$usbf_ep_rf.v:436$8463: $auto$alumacc.cc:485:replace_alu$10134
  creating $alu cell for $flatten\u4.\u3.$verific$LessThan_213$usbf_ep_rf.v:427$8455: $auto$alumacc.cc:485:replace_alu$10143
  creating $alu cell for $flatten\u4.\u2.$verific$LessThan_240$usbf_ep_rf.v:454$8478: $auto$alumacc.cc:485:replace_alu$10152
  creating $alu cell for $flatten\u4.\u2.$verific$LessThan_232$usbf_ep_rf.v:445$8472: $auto$alumacc.cc:485:replace_alu$10163
  creating $alu cell for $flatten\u4.\u2.$verific$LessThan_223$usbf_ep_rf.v:436$8463: $auto$alumacc.cc:485:replace_alu$10174
  creating $alu cell for $flatten\u4.\u2.$verific$LessThan_213$usbf_ep_rf.v:427$8455: $auto$alumacc.cc:485:replace_alu$10183
  creating $alu cell for $flatten\u4.\u1.$verific$LessThan_240$usbf_ep_rf.v:454$8478: $auto$alumacc.cc:485:replace_alu$10192
  creating $alu cell for $flatten\u4.\u1.$verific$LessThan_232$usbf_ep_rf.v:445$8472: $auto$alumacc.cc:485:replace_alu$10197
  creating $alu cell for $flatten\u4.\u1.$verific$LessThan_223$usbf_ep_rf.v:436$8463: $auto$alumacc.cc:485:replace_alu$10202
  creating $alu cell for $flatten\u4.\u1.$verific$LessThan_213$usbf_ep_rf.v:427$8455: $auto$alumacc.cc:485:replace_alu$10211
  creating $alu cell for $flatten\u4.\u0.$verific$LessThan_240$usbf_ep_rf.v:454$8478: $auto$alumacc.cc:485:replace_alu$10220
  creating $alu cell for $flatten\u4.\u0.$verific$LessThan_232$usbf_ep_rf.v:445$8472: $auto$alumacc.cc:485:replace_alu$10225
  creating $alu cell for $flatten\u4.\u0.$verific$LessThan_223$usbf_ep_rf.v:436$8463: $auto$alumacc.cc:485:replace_alu$10230
  creating $alu cell for $flatten\u4.\u0.$verific$LessThan_213$usbf_ep_rf.v:427$8455: $auto$alumacc.cc:485:replace_alu$10239
  creating $alu cell for $flatten\u1.\u3.$verific$LessThan_418$usbf_pe.v:691$3540, $flatten\u1.\u3.$verific$LessThan_424$usbf_pe.v:694$3545, $flatten\u1.\u3.$verific$not_equal_409$usbf_pe.v:679$3533: $auto$alumacc.cc:485:replace_alu$10248
  creating $alu cell for $flatten\u1.\u3.$verific$LessThan_402$usbf_pe.v:674$3527: $auto$alumacc.cc:485:replace_alu$10261
  creating $alu cell for $flatten\u1.\u3.$verific$LessThan_362$usbf_pe.v:641$3495: $auto$alumacc.cc:485:replace_alu$10272
  creating $alu cell for $flatten\u1.\u3.$verific$LessThan_358$usbf_pe.v:638$3492: $auto$alumacc.cc:485:replace_alu$10283
  creating $alu cell for $flatten\u1.\u3.$verific$LessThan_339$usbf_pe.v:622$3476: $auto$alumacc.cc:485:replace_alu$10294
  creating $alu cell for $flatten\u1.\u3.$verific$LessThan_333$usbf_pe.v:611$3471: $auto$alumacc.cc:485:replace_alu$10305
  creating $alu cell for $flatten\u0.\u0.$verific$LessThan_212$usbf_utmi_ls.v:385$8968: $auto$alumacc.cc:485:replace_alu$10316
  creating $alu cell for $flatten\u0.\u0.$verific$LessThan_206$usbf_utmi_ls.v:382$8964: $auto$alumacc.cc:485:replace_alu$10321
  creating $alu cell for $flatten\u0.\u0.$verific$LessThan_200$usbf_utmi_ls.v:379$8960: $auto$alumacc.cc:485:replace_alu$10326
  creating $alu cell for $flatten\u0.\u0.$verific$LessThan_160$usbf_utmi_ls.v:350$8930: $auto$alumacc.cc:485:replace_alu$10331
  creating $alu cell for $flatten\u0.\u0.$verific$LessThan_142$usbf_utmi_ls.v:341$8918, $flatten\u0.\u0.$verific$LessThan_148$usbf_utmi_ls.v:344$8922: $auto$alumacc.cc:485:replace_alu$10336
  creating $alu cell for $flatten\u0.\u0.$verific$LessThan_136$usbf_utmi_ls.v:338$8914: $auto$alumacc.cc:485:replace_alu$10347
  creating $alu cell for $flatten\u0.\u0.$verific$add_107$usbf_utmi_ls.v:320$8891: $auto$alumacc.cc:485:replace_alu$10352
  creating $alu cell for $flatten\u0.\u0.$verific$add_127$usbf_utmi_ls.v:332$8907: $auto$alumacc.cc:485:replace_alu$10355
  creating $alu cell for $flatten\u0.\u0.$verific$add_167$usbf_utmi_ls.v:358$8935: $auto$alumacc.cc:485:replace_alu$10358
  creating $alu cell for $flatten\u0.\u0.$verific$add_178$usbf_utmi_ls.v:367$8942: $auto$alumacc.cc:485:replace_alu$10361
  creating $alu cell for $flatten\u0.\u0.$verific$add_193$usbf_utmi_ls.v:376$8954: $auto$alumacc.cc:485:replace_alu$10364
  creating $alu cell for $flatten\u0.\u0.$verific$add_230$usbf_utmi_ls.v:399$8978: $auto$alumacc.cc:485:replace_alu$10367
  creating $alu cell for $flatten\u1.$verific$add_47$usbf_pl.v:299$1344: $auto$alumacc.cc:485:replace_alu$10370
  creating $alu cell for $flatten\u1.$verific$add_58$usbf_pl.v:308$1352: $auto$alumacc.cc:485:replace_alu$10373
  creating $alu cell for $flatten\u1.$verific$add_69$usbf_pl.v:321$1360: $auto$alumacc.cc:485:replace_alu$10376
  creating $alu cell for $flatten\u1.\u2.$verific$add_44$usbf_idma.v:289$2057: $auto$alumacc.cc:485:replace_alu$10379
  creating $alu cell for $flatten\u1.\u2.$verific$add_51$usbf_idma.v:296$2065: $auto$alumacc.cc:485:replace_alu$10382
  creating $alu cell for $flatten\u1.\u2.$verific$add_64$usbf_idma.v:310$2073: $auto$alumacc.cc:485:replace_alu$10385
  creating $alu cell for $flatten\u1.\u2.$verific$add_98$usbf_idma.v:346$2100: $auto$alumacc.cc:485:replace_alu$10388
  creating $alu cell for $flatten\u1.\u2.$verific$sub_78$usbf_idma.v:326$2084: $auto$alumacc.cc:485:replace_alu$10391
  creating $alu cell for $flatten\u1.\u3.$verific$add_399$usbf_pe.v:670$3525: $auto$alumacc.cc:485:replace_alu$10394
  creating $alu cell for $flatten\u1.\u3.$verific$add_428$usbf_pe.v:701$3549: $auto$alumacc.cc:485:replace_alu$10397
  creating $alu cell for $flatten\u1.\u3.$verific$add_514$usbf_pe.v:751$3581: $auto$alumacc.cc:485:replace_alu$10400
  creating $alu cell for $flatten\u1.\u3.$verific$add_527$usbf_pe.v:768$3591: $auto$alumacc.cc:485:replace_alu$10403
  creating $alu cell for $flatten\u1.\u3.$verific$sub_387$usbf_pe.v:657$3516: $auto$alumacc.cc:485:replace_alu$10406
  creating $alu cell for $flatten\u4.\u0.$verific$add_180$usbf_ep_rf.v:397$8431: $auto$alumacc.cc:485:replace_alu$10409
  creating $alu cell for $flatten\u4.\u0.$verific$add_201$usbf_ep_rf.v:419$8447: $auto$alumacc.cc:485:replace_alu$10412
  creating $alu cell for $flatten\u4.\u0.$verific$sub_175$usbf_ep_rf.v:394$8426: $auto$alumacc.cc:485:replace_alu$10415
  creating $alu cell for $flatten\u4.\u0.$verific$sub_206$usbf_ep_rf.v:422$8449: $auto$alumacc.cc:485:replace_alu$10418
  creating $alu cell for $flatten\u4.\u0.$verific$sub_219$usbf_ep_rf.v:433$8460: $auto$alumacc.cc:485:replace_alu$10421
  creating $alu cell for $flatten\u4.\u0.$verific$sub_236$usbf_ep_rf.v:449$8475: $auto$alumacc.cc:485:replace_alu$10424
  creating $alu cell for $flatten\u4.\u1.$verific$add_180$usbf_ep_rf.v:397$8431: $auto$alumacc.cc:485:replace_alu$10427
  creating $alu cell for $flatten\u4.\u1.$verific$add_201$usbf_ep_rf.v:419$8447: $auto$alumacc.cc:485:replace_alu$10430
  creating $alu cell for $flatten\u4.\u1.$verific$sub_175$usbf_ep_rf.v:394$8426: $auto$alumacc.cc:485:replace_alu$10433
  creating $alu cell for $flatten\u4.\u1.$verific$sub_206$usbf_ep_rf.v:422$8449: $auto$alumacc.cc:485:replace_alu$10436
  creating $alu cell for $flatten\u4.\u1.$verific$sub_219$usbf_ep_rf.v:433$8460: $auto$alumacc.cc:485:replace_alu$10439
  creating $alu cell for $flatten\u4.\u1.$verific$sub_236$usbf_ep_rf.v:449$8475: $auto$alumacc.cc:485:replace_alu$10442
  creating $alu cell for $flatten\u4.\u2.$verific$add_180$usbf_ep_rf.v:397$8431: $auto$alumacc.cc:485:replace_alu$10445
  creating $alu cell for $flatten\u4.\u2.$verific$add_201$usbf_ep_rf.v:419$8447: $auto$alumacc.cc:485:replace_alu$10448
  creating $alu cell for $flatten\u4.\u2.$verific$sub_175$usbf_ep_rf.v:394$8426: $auto$alumacc.cc:485:replace_alu$10451
  creating $alu cell for $flatten\u4.\u2.$verific$sub_206$usbf_ep_rf.v:422$8449: $auto$alumacc.cc:485:replace_alu$10454
  creating $alu cell for $flatten\u4.\u2.$verific$sub_219$usbf_ep_rf.v:433$8460: $auto$alumacc.cc:485:replace_alu$10457
  creating $alu cell for $flatten\u4.\u2.$verific$sub_236$usbf_ep_rf.v:449$8475: $auto$alumacc.cc:485:replace_alu$10460
  creating $alu cell for $flatten\u4.\u3.$verific$add_180$usbf_ep_rf.v:397$8431: $auto$alumacc.cc:485:replace_alu$10463
  creating $alu cell for $flatten\u4.\u3.$verific$add_201$usbf_ep_rf.v:419$8447: $auto$alumacc.cc:485:replace_alu$10466
  creating $alu cell for $flatten\u4.\u3.$verific$sub_175$usbf_ep_rf.v:394$8426: $auto$alumacc.cc:485:replace_alu$10469
  creating $alu cell for $flatten\u4.\u3.$verific$sub_206$usbf_ep_rf.v:422$8449: $auto$alumacc.cc:485:replace_alu$10472
  creating $alu cell for $flatten\u4.\u3.$verific$sub_219$usbf_ep_rf.v:433$8460: $auto$alumacc.cc:485:replace_alu$10475
  creating $alu cell for $flatten\u4.\u3.$verific$sub_236$usbf_ep_rf.v:449$8475: $auto$alumacc.cc:485:replace_alu$10478
  created 71 $alu and 0 $macc cells.

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
<suppressed ~1 debug messages>

yosys> opt_merge -nomux

3.25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~215 debug messages>

yosys> opt_reduce

3.27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_share

3.29. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.30. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 4 on $flatten\u4.$verific$int_srca_reg$usbf_rf.v:781$4517 ($dff) from module usbf_top.
Setting constant 0-bit at position 5 on $flatten\u4.$verific$int_srca_reg$usbf_rf.v:781$4517 ($dff) from module usbf_top.
Setting constant 0-bit at position 6 on $flatten\u4.$verific$int_srca_reg$usbf_rf.v:781$4517 ($dff) from module usbf_top.
Setting constant 0-bit at position 7 on $flatten\u4.$verific$int_srca_reg$usbf_rf.v:781$4517 ($dff) from module usbf_top.
Setting constant 0-bit at position 8 on $flatten\u4.$verific$int_srca_reg$usbf_rf.v:781$4517 ($dff) from module usbf_top.
Setting constant 0-bit at position 9 on $flatten\u4.$verific$int_srca_reg$usbf_rf.v:781$4517 ($dff) from module usbf_top.
Setting constant 0-bit at position 10 on $flatten\u4.$verific$int_srca_reg$usbf_rf.v:781$4517 ($dff) from module usbf_top.
Setting constant 0-bit at position 11 on $flatten\u4.$verific$int_srca_reg$usbf_rf.v:781$4517 ($dff) from module usbf_top.
Setting constant 0-bit at position 12 on $flatten\u4.$verific$int_srca_reg$usbf_rf.v:781$4517 ($dff) from module usbf_top.
Setting constant 0-bit at position 13 on $flatten\u4.$verific$int_srca_reg$usbf_rf.v:781$4517 ($dff) from module usbf_top.
Setting constant 0-bit at position 14 on $flatten\u4.$verific$int_srca_reg$usbf_rf.v:781$4517 ($dff) from module usbf_top.
Setting constant 0-bit at position 15 on $flatten\u4.$verific$int_srca_reg$usbf_rf.v:781$4517 ($dff) from module usbf_top.

yosys> opt_clean

3.31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 1 unused cells and 32 unused wires.
<suppressed ~3 debug messages>

yosys> opt_expr

3.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

yosys> opt_muxtree

3.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~215 debug messages>

yosys> opt_reduce

3.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_share

3.36. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.37. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..

yosys> opt_expr

3.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
MAX OPT ITERATION = 2

yosys> stat

3.40. Printing statistics.

=== usbf_top ===

   Number of wires:               3243
   Number of wire bits:          18920
   Number of public wires:        1545
   Number of public wire bits:   10179
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2169
     $alu                           71
     $and                          337
     $dff                          202
     $dffe                         156
     $eq                           138
     $logic_not                     14
     $mux                          502
     $ne                           140
     $not                          152
     $or                           168
     $pmux                          34
     $reduce_and                    56
     $reduce_bool                   22
     $reduce_or                     57
     $xor                          120


yosys> memory -nomap

3.41. Executing MEMORY pass.

yosys> opt_mem

3.41.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.41.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.41.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.41.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.41.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.41.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..

yosys> memory_share

3.41.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.41.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.41.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..

yosys> memory_collect

3.41.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.42. Printing statistics.

=== usbf_top ===

   Number of wires:               3243
   Number of wire bits:          18920
   Number of public wires:        1545
   Number of public wire bits:   10179
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2169
     $alu                           71
     $and                          337
     $dff                          202
     $dffe                         156
     $eq                           138
     $logic_not                     14
     $mux                          502
     $ne                           140
     $not                          152
     $or                           168
     $pmux                          34
     $reduce_and                    56
     $reduce_bool                   22
     $reduce_or                     57
     $xor                          120


yosys> muxpack

3.43. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~399 debug messages>

yosys> opt_clean

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..

yosys> pmuxtree

3.45. Executing PMUXTREE pass.

yosys> muxpack

3.46. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting usbf_top.$auto$pmuxtree.cc:65:recursive_mux_generator$10914 ... usbf_top.$auto$pmuxtree.cc:65:recursive_mux_generator$10916 to a pmux with 2 cases.
Converting usbf_top.$auto$pmuxtree.cc:65:recursive_mux_generator$10906 ... usbf_top.$auto$pmuxtree.cc:65:recursive_mux_generator$10908 to a pmux with 2 cases.
Converting usbf_top.$auto$pmuxtree.cc:65:recursive_mux_generator$10898 ... usbf_top.$auto$pmuxtree.cc:65:recursive_mux_generator$10900 to a pmux with 2 cases.
Converting usbf_top.$auto$pmuxtree.cc:65:recursive_mux_generator$10872 ... usbf_top.$auto$pmuxtree.cc:65:recursive_mux_generator$10874 to a pmux with 2 cases.
Converting usbf_top.$auto$pmuxtree.cc:65:recursive_mux_generator$10778 ... usbf_top.$auto$pmuxtree.cc:65:recursive_mux_generator$10780 to a pmux with 2 cases.
Converting usbf_top.$auto$pmuxtree.cc:65:recursive_mux_generator$10760 ... usbf_top.$auto$pmuxtree.cc:65:recursive_mux_generator$10762 to a pmux with 2 cases.
Converting usbf_top.$auto$pmuxtree.cc:65:recursive_mux_generator$10736 ... usbf_top.$auto$pmuxtree.cc:65:recursive_mux_generator$10738 to a pmux with 2 cases.
Converting usbf_top.$auto$pmuxtree.cc:65:recursive_mux_generator$10728 ... usbf_top.$auto$pmuxtree.cc:65:recursive_mux_generator$10730 to a pmux with 2 cases.
Converting usbf_top.$auto$pmuxtree.cc:65:recursive_mux_generator$10680 ... usbf_top.$auto$pmuxtree.cc:65:recursive_mux_generator$10682 to a pmux with 2 cases.
Converting usbf_top.$auto$pmuxtree.cc:65:recursive_mux_generator$10616 ... usbf_top.$auto$pmuxtree.cc:65:recursive_mux_generator$10618 to a pmux with 2 cases.
Converting usbf_top.$auto$pmuxtree.cc:65:recursive_mux_generator$10608 ... usbf_top.$auto$pmuxtree.cc:65:recursive_mux_generator$10610 to a pmux with 2 cases.
Converted 22 (p)mux cells into 11 pmux cells.
<suppressed ~494 debug messages>

yosys> memory_map

3.47. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.48. Printing statistics.

=== usbf_top ===

   Number of wires:               3461
   Number of wire bits:          19544
   Number of public wires:        1545
   Number of public wire bits:   10179
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2342
     $alu                           71
     $and                          337
     $dff                          202
     $dffe                         156
     $eq                           138
     $logic_not                     14
     $mux                          601
     $ne                           140
     $not                          186
     $or                           187
     $pmux                          11
     $reduce_and                    56
     $reduce_bool                   22
     $reduce_or                    101
     $xor                          120


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.49. Executing TECHMAP pass (map to technology primitives).

3.49.1. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.49.2. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.49.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$7ec5e66ab88c9f51d035070dfe0a06ec346d1216\_90_alu for cells of type $alu.
Using template $paramod$ef65f5ca875905bb4cb2e7b079483d1c2cdf9c89\_90_alu for cells of type $alu.
Using template $paramod$ee3d784672cdb1cb32d9a801a3af776716f16b74\_90_alu for cells of type $alu.
Using template $paramod$b2cd65b42e0277574bcf6ce63cb040566ad68684\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$6831557730818fb92b11a295f9eb33ff8fa62af1\_90_alu for cells of type $alu.
Using template $paramod$8f780356cb6cdb52f6a744190131b65634639c4e\_90_alu for cells of type $alu.
Using template $paramod$ec32b97001540459632a2df9accd677d3703ea0f\_90_alu for cells of type $alu.
Using template $paramod$5fa769bd6f6ca230a24c9bbc0e120f15bcfea838\_90_pmux for cells of type $pmux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$70d30c21ff772b34d0d1da2801fbd781dc3c70e4\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$2b7d033a8bf6b47b9d47acee9aa242dd67f0faa1\_80_rs_alu for cells of type $alu.
Using template $paramod$1ed7ec530b1ba361931392f2f8504f82ccdfecaa\_90_alu for cells of type $alu.
Using template $paramod$2f5fb04daf2da94d981bf9455fa4454c6ec8b705\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$3b7577489eb4433b1d5620cab7f3794743dee5ea\_90_alu for cells of type $alu.
Using template $paramod$dffbee7ee942d66441f7a53b64a65f15e3631443\_90_alu for cells of type $alu.
Using template $paramod$091610cd349a68bd5539cffd7126f0d76e9bca00\_90_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$a950948e19702336540a1f557d0a91306bdb9188\_90_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using template $paramod$fc69e1e055122f161e82f14586c9accf99d83cb8\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$b9513f2555ba02118b069422fea717af39120cf7\_90_alu for cells of type $alu.
Using template $paramod$150d098cb9cca1819459bc5073194c8c53d2862d\_90_alu for cells of type $alu.
Using template $paramod$dfca81329cbbac01700318224209a5f2318c7128\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~8645 debug messages>

yosys> stat

3.50. Printing statistics.

=== usbf_top ===

   Number of wires:               8904
   Number of wire bits:         116121
   Number of public wires:        1545
   Number of public wire bits:   10179
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              18130
     $_AND_                       3066
     $_DFFE_PP_                   1179
     $_DFF_P_                      561
     $_MUX_                       6145
     $_NOT_                       1136
     $_OR_                        2942
     $_XOR_                       3084
     adder_carry                    17


yosys> opt_expr

3.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
<suppressed ~4611 debug messages>

yosys> opt_merge -nomux

3.52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
<suppressed ~5997 debug messages>
Removed a total of 1999 cells.

yosys> opt_muxtree

3.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_share

3.56. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.57. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 1038 unused cells and 4426 unused wires.
<suppressed ~1044 debug messages>

yosys> opt_expr

3.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
<suppressed ~2 debug messages>

yosys> opt_muxtree

3.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_share

3.63. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.64. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
MAX OPT ITERATION = 2

yosys> opt -nodffe -fast -full -nosdff

3.67. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.67.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
<suppressed ~1795 debug messages>

yosys> opt_merge

3.67.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
<suppressed ~1005 debug messages>
Removed a total of 335 cells.

yosys> opt_dff -nodffe -nosdff

3.67.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$24593 ($_DFFE_PP_) from module usbf_top.

yosys> opt_clean

3.67.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 0 unused cells and 208 unused wires.
<suppressed ~1 debug messages>

3.67.5. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.67.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
<suppressed ~60 debug messages>

yosys> opt_merge

3.67.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff -nodffe -nosdff

3.67.8. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.67.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.67.10. Finished fast OPT passes.

yosys> techmap -map +/techmap.v

3.68. Executing TECHMAP pass (map to technology primitives).

3.68.1. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.68.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt -nodffe -sat -nosdff

3.69. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.69.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

yosys> opt_merge -nomux

3.69.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.69.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.69.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.69.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -sat -nosdff

3.69.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.69.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..

yosys> opt_expr

3.69.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

3.69.9. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.70. Executing ABC pass (technology mapping using ABC).

3.70.1. Summary of detected clock domains:
  10 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10017, arst={ }, srst={ }
  45 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10076, arst={ }, srst={ }
  8 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9564, arst={ }, srst={ }
  7 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10073, arst={ }, srst={ }
  10 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10070, arst={ }, srst={ }
  16 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10067, arst={ }, srst={ }
  20 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10064, arst={ }, srst={ }
  32 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10061, arst={ }, srst={ }
  8 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10058, arst={ }, srst={ }
  45 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10055, arst={ }, srst={ }
  44 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10052, arst={ }, srst={ }
  19 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10049, arst={ }, srst={ }
  195 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$10046, arst={ }, srst={ }
  8 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9765, arst={ }, srst={ }
  8 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9758, arst={ }, srst={ }
  7 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9772, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9779, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9786, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9793, arst={ }, srst={ }
  11 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9817, arst={ }, srst={ }
  24 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10008, arst={ }, srst={ }
  45 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10011, arst={ }, srst={ }
  9 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9571, arst={ }, srst={ }
  13 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10014, arst={ }, srst={ }
  11 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9526, arst={ }, srst={ }
  97 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9925, arst={ }, srst={ }
  12 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9903, arst={ }, srst={ }
  16 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9900, arst={ }, srst={ }
  5 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9968, arst={ }, srst={ }
  67 cells in clk=\phy_clk_pad_i, en=\u1.u2.word_done, arst={ }, srst={ }
  10 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9943, arst={ }, srst={ }
  48 cells in clk=\phy_clk_pad_i, en=\u1.u2.fill_buf0, arst={ }, srst={ }
  48 cells in clk=\phy_clk_pad_i, en=\u1.u2.fill_buf1, arst={ }, srst={ }
  11 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9934, arst={ }, srst={ }
  126 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9931, arst={ }, srst={ }
  92 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9928, arst={ }, srst={ }
  34 cells in clk=\phy_clk_pad_i, en=\u1.u0.token_le_2, arst={ }, srst={ }
  128 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9985, arst={ }, srst={ }
  1 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9982, arst={ }, srst={ }
  55 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9979, arst={ }, srst={ }
  51 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10005, arst={ }, srst={ }
  84 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10002, arst={ }, srst={ }
  34 cells in clk=\phy_clk_pad_i, en=\u1.u0.data_valid_d, arst={ }, srst={ }
  27 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9996, arst={ }, srst={ }
  5 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9993, arst={ }, srst={ }
  4 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9990, arst={ }, srst={ }
  39 cells in clk=\phy_clk_pad_i, en=\u1.u0.token_le_1, arst={ }, srst={ }
  11 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9964, arst={ }, srst={ }
  11 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9957, arst={ }, srst={ }
  11 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9950, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9866, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9863, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9860, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9857, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9854, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9851, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9848, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9845, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$auto$simplemap.cc:251:simplemap_eqne$22826 [1], arst={ }, srst={ }
  9 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9578, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9585, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9592, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9599, arst={ }, srst={ }
  56 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9836, arst={ }, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9842, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9869, arst={ }, srst={ }
  9 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9623, arst={ }, srst={ }
  7 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9661, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9668, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9675, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9682, arst={ }, srst={ }
  414 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9872, arst={ }, srst={ }
  137 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9897, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9689, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9696, arst={ }, srst={ }
  11 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9541, arst={ }, srst={ }
  149 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9538, arst={ }, srst={ }
  162 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9535, arst={ }, srst={ }
  98 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9532, arst={ }, srst={ }
  2 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9520, arst={ }, srst={ }
  176 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9514, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9511, arst={ }, srst={ }
  32 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9505, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9460, arst={ }, srst={ }
  227 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9453, arst={ }, srst={ }
  2 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9450, arst={ }, srst={ }
  13 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9638, arst={ }, srst={ }
  115 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9635, arst={ }, srst={ }
  130 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9632, arst={ }, srst={ }
  66 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9629, arst={ }, srst={ }
  2 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9617, arst={ }, srst={ }
  152 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9611, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9608, arst={ }, srst={ }
  16 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9602, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9557, arst={ }, srst={ }
  190 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9550, arst={ }, srst={ }
  2 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9547, arst={ }, srst={ }
  11 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9735, arst={ }, srst={ }
  92 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9732, arst={ }, srst={ }
  162 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9729, arst={ }, srst={ }
  98 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9726, arst={ }, srst={ }
  2 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9714, arst={ }, srst={ }
  200 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9708, arst={ }, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9441, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9705, arst={ }, srst={ }
  16 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9699, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9654, arst={ }, srst={ }
  204 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9647, arst={ }, srst={ }
  2 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9644, arst={ }, srst={ }
  2 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9832, arst={ }, srst={ }
  92 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9829, arst={ }, srst={ }
  130 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9826, arst={ }, srst={ }
  66 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9823, arst={ }, srst={ }
  2 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9811, arst={ }, srst={ }
  200 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9805, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9802, arst={ }, srst={ }
  16 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9796, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9751, arst={ }, srst={ }
  184 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9744, arst={ }, srst={ }
  2 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9741, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9481, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9474, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9467, arst={ }, srst={ }
  14 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9720, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9502, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9495, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9488, arst={ }, srst={ }
  9 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9444, arst={ }, srst={ }
  1109 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  3655 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst={ }

3.70.2. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10017
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 7 outputs.

3.70.2.1. Executing ABC.

3.70.3. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10076
Extracted 45 gates and 80 wires to a netlist network with 34 inputs and 9 outputs.

3.70.3.1. Executing ABC.

3.70.4. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9564
Extracted 8 gates and 18 wires to a netlist network with 10 inputs and 6 outputs.

3.70.4.1. Executing ABC.

3.70.5. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10073
Extracted 7 gates and 14 wires to a netlist network with 6 inputs and 3 outputs.

3.70.5.1. Executing ABC.

3.70.6. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10070
Extracted 10 gates and 17 wires to a netlist network with 7 inputs and 3 outputs.

3.70.6.1. Executing ABC.

3.70.7. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10067
Extracted 16 gates and 33 wires to a netlist network with 16 inputs and 7 outputs.

3.70.7.1. Executing ABC.

3.70.8. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10064
Extracted 20 gates and 29 wires to a netlist network with 8 inputs and 5 outputs.

3.70.8.1. Executing ABC.

3.70.9. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10061
Extracted 32 gates and 44 wires to a netlist network with 12 inputs and 31 outputs.

3.70.9.1. Executing ABC.

3.70.10. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10058
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 2 outputs.

3.70.10.1. Executing ABC.

3.70.11. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10055
Extracted 45 gates and 48 wires to a netlist network with 2 inputs and 13 outputs.

3.70.11.1. Executing ABC.

3.70.12. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10052
Extracted 44 gates and 46 wires to a netlist network with 1 inputs and 11 outputs.

3.70.12.1. Executing ABC.

3.70.13. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10049
Extracted 19 gates and 37 wires to a netlist network with 17 inputs and 16 outputs.

3.70.13.1. Executing ABC.

3.70.14. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$10046
Extracted 195 gates and 244 wires to a netlist network with 47 inputs and 24 outputs.

3.70.14.1. Executing ABC.

3.70.15. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9765
Extracted 8 gates and 18 wires to a netlist network with 10 inputs and 5 outputs.

3.70.15.1. Executing ABC.

3.70.16. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9758
Extracted 8 gates and 18 wires to a netlist network with 10 inputs and 5 outputs.

3.70.16.1. Executing ABC.

3.70.17. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9772
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 4 outputs.

3.70.17.1. Executing ABC.

3.70.18. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9779
Extracted 6 gates and 14 wires to a netlist network with 8 inputs and 4 outputs.

3.70.18.1. Executing ABC.

3.70.19. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9786
Extracted 6 gates and 14 wires to a netlist network with 8 inputs and 4 outputs.

3.70.19.1. Executing ABC.

3.70.20. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9793
Extracted 6 gates and 14 wires to a netlist network with 8 inputs and 4 outputs.

3.70.20.1. Executing ABC.

3.70.21. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9817
Extracted 11 gates and 23 wires to a netlist network with 10 inputs and 5 outputs.

3.70.21.1. Executing ABC.

3.70.22. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10008
Extracted 24 gates and 30 wires to a netlist network with 5 inputs and 5 outputs.

3.70.22.1. Executing ABC.

3.70.23. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10011
Extracted 45 gates and 61 wires to a netlist network with 15 inputs and 23 outputs.

3.70.23.1. Executing ABC.

3.70.24. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9571
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 6 outputs.

3.70.24.1. Executing ABC.

3.70.25. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10014
Extracted 13 gates and 28 wires to a netlist network with 14 inputs and 8 outputs.

3.70.25.1. Executing ABC.

3.70.26. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9526
Extracted 11 gates and 23 wires to a netlist network with 10 inputs and 5 outputs.

3.70.26.1. Executing ABC.

3.70.27. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9925
Extracted 97 gates and 128 wires to a netlist network with 29 inputs and 14 outputs.

3.70.27.1. Executing ABC.

3.70.28. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9903
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 6 outputs.

3.70.28.1. Executing ABC.

3.70.29. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9900
Extracted 16 gates and 26 wires to a netlist network with 10 inputs and 9 outputs.

3.70.29.1. Executing ABC.

3.70.30. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9968
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.70.30.1. Executing ABC.

3.70.31. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u1.u2.word_done
Extracted 67 gates and 136 wires to a netlist network with 69 inputs and 34 outputs.

3.70.31.1. Executing ABC.

3.70.32. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9943
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.70.32.1. Executing ABC.

3.70.33. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u1.u2.fill_buf0
Extracted 48 gates and 81 wires to a netlist network with 33 inputs and 16 outputs.

3.70.33.1. Executing ABC.

3.70.34. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u1.u2.fill_buf1
Extracted 48 gates and 81 wires to a netlist network with 33 inputs and 16 outputs.

3.70.34.1. Executing ABC.

3.70.35. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9934
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 2 outputs.

3.70.35.1. Executing ABC.

3.70.36. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9931
Extracted 126 gates and 147 wires to a netlist network with 20 inputs and 9 outputs.

3.70.36.1. Executing ABC.

3.70.37. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9928
Extracted 92 gates and 128 wires to a netlist network with 36 inputs and 67 outputs.

3.70.37.1. Executing ABC.

3.70.38. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u1.u0.token_le_2
Extracted 34 gates and 63 wires to a netlist network with 28 inputs and 22 outputs.

3.70.38.1. Executing ABC.

3.70.39. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9985
Extracted 128 gates and 165 wires to a netlist network with 37 inputs and 25 outputs.

3.70.39.1. Executing ABC.

3.70.40. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9982
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

3.70.40.1. Executing ABC.

3.70.41. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9979
Extracted 55 gates and 66 wires to a netlist network with 9 inputs and 10 outputs.

3.70.41.1. Executing ABC.

3.70.42. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10005
Extracted 51 gates and 73 wires to a netlist network with 21 inputs and 24 outputs.

3.70.42.1. Executing ABC.

3.70.43. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10002
Extracted 84 gates and 96 wires to a netlist network with 12 inputs and 11 outputs.

3.70.43.1. Executing ABC.

3.70.44. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u1.u0.data_valid_d
Extracted 34 gates and 50 wires to a netlist network with 15 inputs and 12 outputs.

3.70.44.1. Executing ABC.

3.70.45. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9996
Extracted 27 gates and 37 wires to a netlist network with 10 inputs and 15 outputs.

3.70.45.1. Executing ABC.

3.70.46. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9993
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.70.46.1. Executing ABC.

3.70.47. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9990
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 3 outputs.

3.70.47.1. Executing ABC.

3.70.48. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u1.u0.token_le_1
Extracted 39 gates and 64 wires to a netlist network with 24 inputs and 28 outputs.

3.70.48.1. Executing ABC.

3.70.49. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9964
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 9 outputs.

3.70.49.1. Executing ABC.

3.70.50. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9957
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 9 outputs.

3.70.50.1. Executing ABC.

3.70.51. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9950
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 9 outputs.

3.70.51.1. Executing ABC.

3.70.52. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9866
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.52.1. Executing ABC.

3.70.53. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9863
Extracted 5 gates and 12 wires to a netlist network with 7 inputs and 4 outputs.

3.70.53.1. Executing ABC.

3.70.54. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9860
Extracted 5 gates and 12 wires to a netlist network with 7 inputs and 4 outputs.

3.70.54.1. Executing ABC.

3.70.55. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9857
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 4 outputs.

3.70.55.1. Executing ABC.

3.70.56. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9854
Extracted 5 gates and 12 wires to a netlist network with 7 inputs and 4 outputs.

3.70.56.1. Executing ABC.

3.70.57. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9851
Extracted 5 gates and 12 wires to a netlist network with 7 inputs and 4 outputs.

3.70.57.1. Executing ABC.

3.70.58. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9848
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 4 outputs.

3.70.58.1. Executing ABC.

3.70.59. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9845
Extracted 5 gates and 12 wires to a netlist network with 7 inputs and 4 outputs.

3.70.59.1. Executing ABC.

3.70.60. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$simplemap.cc:251:simplemap_eqne$22826 [1]
Extracted 12 gates and 24 wires to a netlist network with 11 inputs and 9 outputs.

3.70.60.1. Executing ABC.

3.70.61. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9578
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 6 outputs.

3.70.61.1. Executing ABC.

3.70.62. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9585
Extracted 6 gates and 14 wires to a netlist network with 8 inputs and 4 outputs.

3.70.62.1. Executing ABC.

3.70.63. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9592
Extracted 6 gates and 14 wires to a netlist network with 8 inputs and 4 outputs.

3.70.63.1. Executing ABC.

3.70.64. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9599
Extracted 6 gates and 14 wires to a netlist network with 8 inputs and 4 outputs.

3.70.64.1. Executing ABC.

3.70.65. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9836
Extracted 56 gates and 87 wires to a netlist network with 30 inputs and 49 outputs.

3.70.65.1. Executing ABC.

3.70.66. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9842
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 3 outputs.

3.70.66.1. Executing ABC.

3.70.67. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9869
Extracted 14 gates and 27 wires to a netlist network with 13 inputs and 10 outputs.

3.70.67.1. Executing ABC.

3.70.68. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9623
Extracted 9 gates and 18 wires to a netlist network with 7 inputs and 5 outputs.

3.70.68.1. Executing ABC.

3.70.69. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9661
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 5 outputs.

3.70.69.1. Executing ABC.

3.70.70. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9668
Extracted 6 gates and 14 wires to a netlist network with 8 inputs and 4 outputs.

3.70.70.1. Executing ABC.

3.70.71. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9675
Extracted 6 gates and 14 wires to a netlist network with 8 inputs and 4 outputs.

3.70.71.1. Executing ABC.

3.70.72. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9682
Extracted 6 gates and 14 wires to a netlist network with 8 inputs and 4 outputs.

3.70.72.1. Executing ABC.

3.70.73. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9872
Extracted 414 gates and 636 wires to a netlist network with 221 inputs and 261 outputs.

3.70.73.1. Executing ABC.

3.70.74. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9897
Extracted 137 gates and 176 wires to a netlist network with 37 inputs and 15 outputs.

3.70.74.1. Executing ABC.

3.70.75. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9689
Extracted 6 gates and 14 wires to a netlist network with 8 inputs and 4 outputs.

3.70.75.1. Executing ABC.

3.70.76. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9696
Extracted 6 gates and 14 wires to a netlist network with 8 inputs and 4 outputs.

3.70.76.1. Executing ABC.

3.70.77. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9541
Extracted 11 gates and 24 wires to a netlist network with 12 inputs and 9 outputs.

3.70.77.1. Executing ABC.

3.70.78. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9538
Extracted 149 gates and 215 wires to a netlist network with 65 inputs and 140 outputs.

3.70.78.1. Executing ABC.

3.70.79. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9535
Extracted 162 gates and 298 wires to a netlist network with 135 inputs and 65 outputs.

3.70.79.1. Executing ABC.

3.70.80. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9532
Extracted 98 gates and 168 wires to a netlist network with 69 inputs and 65 outputs.

3.70.80.1. Executing ABC.

3.70.81. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9520
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.

3.70.81.1. Executing ABC.

3.70.82. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9514
Extracted 176 gates and 227 wires to a netlist network with 51 inputs and 109 outputs.

3.70.82.1. Executing ABC.

3.70.83. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9511
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.70.83.1. Executing ABC.

3.70.84. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9505
Extracted 32 gates and 58 wires to a netlist network with 26 inputs and 29 outputs.

3.70.84.1. Executing ABC.

3.70.85. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9460
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 4 outputs.

3.70.85.1. Executing ABC.

3.70.86. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9453
Extracted 227 gates and 379 wires to a netlist network with 151 inputs and 158 outputs.

3.70.86.1. Executing ABC.

3.70.87. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9450
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 1 outputs.

3.70.87.1. Executing ABC.

3.70.88. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9638
Extracted 13 gates and 28 wires to a netlist network with 14 inputs and 9 outputs.

3.70.88.1. Executing ABC.

3.70.89. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9635
Extracted 115 gates and 178 wires to a netlist network with 63 inputs and 106 outputs.

3.70.89.1. Executing ABC.

3.70.90. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9632
Extracted 130 gates and 233 wires to a netlist network with 102 inputs and 65 outputs.

3.70.90.1. Executing ABC.

3.70.91. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9629
Extracted 66 gates and 103 wires to a netlist network with 36 inputs and 33 outputs.

3.70.91.1. Executing ABC.

3.70.92. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9617
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.

3.70.92.1. Executing ABC.

3.70.93. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9611
Extracted 152 gates and 191 wires to a netlist network with 39 inputs and 85 outputs.

3.70.93.1. Executing ABC.

3.70.94. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9608
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.70.94.1. Executing ABC.

3.70.95. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9602
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 15 outputs.

3.70.95.1. Executing ABC.

3.70.96. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9557
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.70.96.1. Executing ABC.

3.70.97. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9550
Extracted 190 gates and 314 wires to a netlist network with 123 inputs and 142 outputs.

3.70.97.1. Executing ABC.

3.70.98. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9547
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 1 outputs.

3.70.98.1. Executing ABC.

3.70.99. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9735
Extracted 11 gates and 24 wires to a netlist network with 12 inputs and 9 outputs.

3.70.99.1. Executing ABC.

3.70.100. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9732
Extracted 92 gates and 143 wires to a netlist network with 51 inputs and 83 outputs.

3.70.100.1. Executing ABC.

3.70.101. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9729
Extracted 162 gates and 298 wires to a netlist network with 135 inputs and 65 outputs.

3.70.101.1. Executing ABC.

3.70.102. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9726
Extracted 98 gates and 168 wires to a netlist network with 69 inputs and 65 outputs.

3.70.102.1. Executing ABC.

3.70.103. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9714
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.

3.70.103.1. Executing ABC.

3.70.104. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9708
Extracted 200 gates and 263 wires to a netlist network with 63 inputs and 133 outputs.

3.70.104.1. Executing ABC.

3.70.105. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9441
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 2 outputs.

3.70.105.1. Executing ABC.

3.70.106. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9705
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.70.106.1. Executing ABC.

3.70.107. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9699
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 15 outputs.

3.70.107.1. Executing ABC.

3.70.108. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9654
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.70.108.1. Executing ABC.

3.70.109. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9647
Extracted 204 gates and 349 wires to a netlist network with 144 inputs and 148 outputs.

3.70.109.1. Executing ABC.

3.70.110. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9644
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 1 outputs.

3.70.110.1. Executing ABC.

3.70.111. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9832
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.

3.70.111.1. Executing ABC.

3.70.112. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9829
Extracted 92 gates and 143 wires to a netlist network with 51 inputs and 83 outputs.

3.70.112.1. Executing ABC.

3.70.113. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9826
Extracted 130 gates and 233 wires to a netlist network with 102 inputs and 65 outputs.

3.70.113.1. Executing ABC.

3.70.114. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9823
Extracted 66 gates and 103 wires to a netlist network with 36 inputs and 33 outputs.

3.70.114.1. Executing ABC.

3.70.115. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9811
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.

3.70.115.1. Executing ABC.

3.70.116. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9805
Extracted 200 gates and 263 wires to a netlist network with 63 inputs and 133 outputs.

3.70.116.1. Executing ABC.

3.70.117. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9802
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.70.117.1. Executing ABC.

3.70.118. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9796
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 15 outputs.

3.70.118.1. Executing ABC.

3.70.119. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9751
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.70.119.1. Executing ABC.

3.70.120. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9744
Extracted 184 gates and 308 wires to a netlist network with 123 inputs and 142 outputs.

3.70.120.1. Executing ABC.

3.70.121. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9741
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 1 outputs.

3.70.121.1. Executing ABC.

3.70.122. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9481
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.70.122.1. Executing ABC.

3.70.123. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9474
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.70.123.1. Executing ABC.

3.70.124. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9467
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.70.124.1. Executing ABC.

3.70.125. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9720
Extracted 14 gates and 29 wires to a netlist network with 13 inputs and 6 outputs.

3.70.125.1. Executing ABC.

3.70.126. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9502
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.70.126.1. Executing ABC.

3.70.127. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9495
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.70.127.1. Executing ABC.

3.70.128. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9488
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.70.128.1. Executing ABC.

3.70.129. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9444
Extracted 9 gates and 20 wires to a netlist network with 10 inputs and 7 outputs.

3.70.129.1. Executing ABC.

3.70.130. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 1109 gates and 1814 wires to a netlist network with 704 inputs and 157 outputs.

3.70.130.1. Executing ABC.

3.70.131. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i
Extracted 3638 gates and 5040 wires to a netlist network with 1400 inputs and 880 outputs.

3.70.131.1. Executing ABC.

yosys> abc -dff

3.71. Executing ABC pass (technology mapping using ABC).

3.71.1. Summary of detected clock domains:
  7 cells in clk=\phy_clk_pad_i, en=$abc$35923$auto$opt_dff.cc:219:make_patterns_logic$9689, arst={ }, srst={ }
  25 cells in clk=\phy_clk_pad_i, en=$abc$33545$auto$opt_dff.cc:194:make_patterns_logic$10049, arst={ }, srst={ }
  7 cells in clk=\phy_clk_pad_i, en=$abc$33732$auto$opt_dff.cc:219:make_patterns_logic$9786, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$abc$35373$auto$opt_dff.cc:219:make_patterns_logic$9682, arst={ }, srst={ }
  4 cells in clk=\phy_clk_pad_i, en=$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$9982, arst={ }, srst={ }
  12 cells in clk=\phy_clk_pad_i, en=$abc$33955$auto$opt_dff.cc:194:make_patterns_logic$9900, arst={ }, srst={ }
  9 cells in clk=\phy_clk_pad_i, en=$abc$33705$auto$opt_dff.cc:219:make_patterns_logic$9758, arst={ }, srst={ }
  5 cells in clk=\phy_clk_pad_i, en=$abc$33724$auto$opt_dff.cc:219:make_patterns_logic$9779, arst={ }, srst={ }
  8 cells in clk=\phy_clk_pad_i, en=$abc$33328$auto$opt_dff.cc:219:make_patterns_logic$9564, arst={ }, srst={ }
  11 cells in clk=\phy_clk_pad_i, en=$abc$33358$auto$opt_dff.cc:194:make_patterns_logic$10067, arst={ }, srst={ }
  12 cells in clk=\phy_clk_pad_i, en=$abc$34266$auto$opt_dff.cc:194:make_patterns_logic$9934, arst={ }, srst={ }
  12 cells in clk=\phy_clk_pad_i, en=$abc$33942$auto$opt_dff.cc:194:make_patterns_logic$9903, arst={ }, srst={ }
  4 cells in clk=\clk_i, en=$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9520, arst={ }, srst={ }
  4 cells in clk=\clk_i, en=$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9644, arst={ }, srst={ }
  4 cells in clk=\clk_i, en=$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9714, arst={ }, srst={ }
  7 cells in clk=\phy_clk_pad_i, en=$abc$38583$auto$opt_dff.cc:219:make_patterns_logic$9654, arst={ }, srst={ }
  13 cells in clk=\phy_clk_pad_i, en=$abc$33840$auto$opt_dff.cc:194:make_patterns_logic$10014, arst={ }, srst={ }
  7 cells in clk=\phy_clk_pad_i, en=$abc$33715$auto$opt_dff.cc:219:make_patterns_logic$9772, arst={ }, srst={ }
  8 cells in clk=\phy_clk_pad_i, en=$abc$33695$auto$opt_dff.cc:219:make_patterns_logic$9765, arst={ }, srst={ }
  10 cells in clk=\phy_clk_pad_i, en=$abc$33347$auto$opt_dff.cc:194:make_patterns_logic$10070, arst={ }, srst={ }
  15 cells in clk=\phy_clk_pad_i, en=$abc$36964$auto$opt_dff.cc:194:make_patterns_logic$9638, arst={ }, srst={ }
  2 cells in clk=\clk_i, en=$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9450, arst={ }, srst={ }
  54 cells in clk=\phy_clk_pad_i, en=$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$10005, arst={ }, srst={ }
  36 cells in clk=\phy_clk_pad_i, en=$abc$34667$auto$opt_dff.cc:219:make_patterns_logic$9979, arst={ }, srst={ }
  31 cells in clk=\phy_clk_pad_i, en=$abc$34489$u1.u0.token_le_2, arst={ }, srst={ }
  150 cells in clk=\phy_clk_pad_i, en=$abc$36162$auto$opt_dff.cc:194:make_patterns_logic$9535, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$abc$36698$auto$opt_dff.cc:219:make_patterns_logic$9460, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$36636$auto$opt_dff.cc:194:make_patterns_logic$9511, arst={ }, srst={ }
  2 cells in clk=\clk_i, en=$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9547, arst={ }, srst={ }
  7 cells in clk=\phy_clk_pad_i, en=$abc$37619$auto$opt_dff.cc:219:make_patterns_logic$9557, arst={ }, srst={ }
  4 cells in clk=\clk_i, en=$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$9832, arst={ }, srst={ }
  4 cells in clk=\phy_clk_pad_i, en=$abc$39745$auto$opt_dff.cc:219:make_patterns_logic$9467, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$38529$auto$opt_dff.cc:194:make_patterns_logic$9441, arst={ }, srst={ }
  7 cells in clk=\phy_clk_pad_i, en=$abc$33243$auto$opt_dff.cc:194:make_patterns_logic$10017, arst={ }, srst={ }
  45 cells in clk=\phy_clk_pad_i, en=$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$10052, arst={ }, srst={ }
  49 cells in clk=\phy_clk_pad_i, en=$abc$33396$auto$opt_dff.cc:194:make_patterns_logic$10061, arst={ }, srst={ }
  4 cells in clk=\phy_clk_pad_i, en=$abc$39773$auto$opt_dff.cc:219:make_patterns_logic$9495, arst={ }, srst={ }
  80 cells in clk=\phy_clk_pad_i, en=$abc$33867$auto$opt_dff.cc:219:make_patterns_logic$9925, arst={ }, srst={ }
  7 cells in clk=\phy_clk_pad_i, en=$abc$33829$auto$opt_dff.cc:219:make_patterns_logic$9571, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$38535$auto$opt_dff.cc:194:make_patterns_logic$9705, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$abc$39767$auto$opt_dff.cc:219:make_patterns_logic$9502, arst={ }, srst={ }
  146 cells in clk=\phy_clk_pad_i, en=$abc$38980$auto$opt_dff.cc:194:make_patterns_logic$9826, arst={ }, srst={ }
  14 cells in clk=\phy_clk_pad_i, en=$abc$33377$auto$opt_dff.cc:194:make_patterns_logic$10064, arst={ }, srst={ }
  4 cells in clk=\phy_clk_pad_i, en=$abc$33740$auto$opt_dff.cc:219:make_patterns_logic$9793, arst={ }, srst={ }
  11 cells in clk=\phy_clk_pad_i, en=$abc$33748$auto$opt_dff.cc:194:make_patterns_logic$9817, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$abc$39779$auto$opt_dff.cc:219:make_patterns_logic$9488, arst={ }, srst={ }
  10 cells in clk=\phy_clk_pad_i, en=$abc$39785$auto$opt_dff.cc:194:make_patterns_logic$9444, arst={ }, srst={ }
  122 cells in clk=\phy_clk_pad_i, en=$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$9928, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$abc$39739$auto$opt_dff.cc:219:make_patterns_logic$9474, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$abc$39733$auto$opt_dff.cc:219:make_patterns_logic$9481, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$9741, arst={ }, srst={ }
  4 cells in clk=\phy_clk_pad_i, en=$abc$39494$auto$opt_dff.cc:219:make_patterns_logic$9751, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$39446$auto$opt_dff.cc:194:make_patterns_logic$9802, arst={ }, srst={ }
  23 cells in clk=\phy_clk_pad_i, en=$abc$39453$auto$opt_dff.cc:194:make_patterns_logic$9796, arst={ }, srst={ }
  2 cells in clk=\clk_i, en=$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9811, arst={ }, srst={ }
  235 cells in clk=\phy_clk_pad_i, en=$abc$39246$auto$opt_dff.cc:194:make_patterns_logic$9805, arst={ }, srst={ }
  80 cells in clk=\phy_clk_pad_i, en=$abc$39143$auto$opt_dff.cc:194:make_patterns_logic$9823, arst={ }, srst={ }
  46 cells in clk=\phy_clk_pad_i, en=$abc$33451$auto$opt_dff.cc:194:make_patterns_logic$10055, arst={ }, srst={ }
  10 cells in clk=\phy_clk_pad_i, en=$abc$33855$auto$opt_dff.cc:194:make_patterns_logic$9526, arst={ }, srst={ }
  21 cells in clk=\phy_clk_pad_i, en=$abc$33760$auto$opt_dff.cc:194:make_patterns_logic$10008, arst={ }, srst={ }
  131 cells in clk=\phy_clk_pad_i, en=$abc$34534$auto$opt_dff.cc:194:make_patterns_logic$9985, arst={ }, srst={ }
  484 cells in clk=\phy_clk_pad_i, en=$abc$35381$auto$opt_dff.cc:194:make_patterns_logic$9872, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$abc$33444$auto$opt_dff.cc:194:make_patterns_logic$10058, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$abc$33338$auto$opt_dff.cc:194:make_patterns_logic$10073, arst={ }, srst={ }
  121 cells in clk=\phy_clk_pad_i, en=$abc$37883$auto$opt_dff.cc:194:make_patterns_logic$9732, arst={ }, srst={ }
  7 cells in clk=\phy_clk_pad_i, en=$abc$37865$auto$opt_dff.cc:194:make_patterns_logic$9735, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$37571$auto$opt_dff.cc:194:make_patterns_logic$9608, arst={ }, srst={ }
  2 cells in clk=\clk_i, en=$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9617, arst={ }, srst={ }
  129 cells in clk=\phy_clk_pad_i, en=$abc$38832$auto$opt_dff.cc:194:make_patterns_logic$9829, arst={ }, srst={ }
  201 cells in clk=\phy_clk_pad_i, en=$abc$38589$auto$opt_dff.cc:194:make_patterns_logic$9647, arst={ }, srst={ }
  126 cells in clk=\phy_clk_pad_i, en=$abc$38194$auto$opt_dff.cc:194:make_patterns_logic$9726, arst={ }, srst={ }
  33 cells in clk=\phy_clk_pad_i, en=$abc$38542$auto$opt_dff.cc:194:make_patterns_logic$9699, arst={ }, srst={ }
  249 cells in clk=\phy_clk_pad_i, en=$abc$38329$auto$opt_dff.cc:194:make_patterns_logic$9708, arst={ }, srst={ }
  136 cells in clk=\phy_clk_pad_i, en=$abc$38031$auto$opt_dff.cc:194:make_patterns_logic$9729, arst={ }, srst={ }
  2 cells in clk=\clk_i, en=$abc$35128$auto$opt_dff.cc:194:make_patterns_logic$9854, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$35107$auto$opt_dff.cc:194:make_patterns_logic$9863, arst={ }, srst={ }
  131 cells in clk=\phy_clk_pad_i, en=$abc$33566$auto$opt_dff.cc:219:make_patterns_logic$10046, arst={ }, srst={ }
  33 cells in clk=\phy_clk_pad_i, en=$abc$37578$auto$opt_dff.cc:194:make_patterns_logic$9602, arst={ }, srst={ }
  125 cells in clk=\phy_clk_pad_i, en=$abc$37153$auto$opt_dff.cc:194:make_patterns_logic$9632, arst={ }, srst={ }
  8 cells in clk=\phy_clk_pad_i, en=$abc$35939$auto$opt_dff.cc:194:make_patterns_logic$9541, arst={ }, srst={ }
  181 cells in clk=\phy_clk_pad_i, en=$abc$35957$auto$opt_dff.cc:194:make_patterns_logic$9538, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$abc$35931$auto$opt_dff.cc:219:make_patterns_logic$9696, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$35157$auto$simplemap.cc:251:simplemap_eqne$22826[1], arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$abc$35188$auto$opt_dff.cc:219:make_patterns_logic$9585, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$abc$35204$auto$opt_dff.cc:219:make_patterns_logic$9599, arst={ }, srst={ }
  10 cells in clk=\phy_clk_pad_i, en=$abc$35336$auto$opt_dff.cc:194:make_patterns_logic$9623, arst={ }, srst={ }
  4 cells in clk=\phy_clk_pad_i, en=$abc$35348$auto$opt_dff.cc:219:make_patterns_logic$9661, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$abc$35357$auto$opt_dff.cc:219:make_patterns_logic$9668, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$abc$35365$auto$opt_dff.cc:219:make_patterns_logic$9675, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$abc$35177$auto$opt_dff.cc:219:make_patterns_logic$9578, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$abc$35196$auto$opt_dff.cc:219:make_patterns_logic$9592, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$35301$auto$opt_dff.cc:194:make_patterns_logic$9842, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$35142$auto$opt_dff.cc:194:make_patterns_logic$9848, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$35121$auto$opt_dff.cc:194:make_patterns_logic$9857, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$35099$auto$opt_dff.cc:194:make_patterns_logic$9866, arst={ }, srst={ }
  1 cells in clk=\clk_i, en=$abc$35150$auto$opt_dff.cc:194:make_patterns_logic$9845, arst={ }, srst={ }
  224 cells in clk=\phy_clk_pad_i, en=$abc$37625$auto$opt_dff.cc:194:make_patterns_logic$9550, arst={ }, srst={ }
  1 cells in clk=\clk_i, en=$abc$35135$auto$opt_dff.cc:194:make_patterns_logic$9851, arst={ }, srst={ }
  2 cells in clk=\clk_i, en=$abc$35114$auto$opt_dff.cc:194:make_patterns_logic$9860, arst={ }, srst={ }
  18 cells in clk=\phy_clk_pad_i, en=$abc$35072$auto$opt_dff.cc:219:make_patterns_logic$9950, arst={ }, srst={ }
  18 cells in clk=\phy_clk_pad_i, en=$abc$35045$auto$opt_dff.cc:219:make_patterns_logic$9957, arst={ }, srst={ }
  18 cells in clk=\phy_clk_pad_i, en=$abc$35018$auto$opt_dff.cc:219:make_patterns_logic$9964, arst={ }, srst={ }
  29 cells in clk=\phy_clk_pad_i, en=$abc$34963$u1.u0.token_le_1, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$abc$34957$auto$opt_dff.cc:194:make_patterns_logic$9990, arst={ }, srst={ }
  32 cells in clk=\phy_clk_pad_i, en=$abc$34919$auto$opt_dff.cc:194:make_patterns_logic$9996, arst={ }, srst={ }
  5 cells in clk=\phy_clk_pad_i, en=$abc$34951$auto$opt_dff.cc:194:make_patterns_logic$9993, arst={ }, srst={ }
  30 cells in clk=\phy_clk_pad_i, en=$abc$34854$u1.u0.data_valid_d, arst={ }, srst={ }
  89 cells in clk=\phy_clk_pad_i, en=$abc$34765$auto$opt_dff.cc:194:make_patterns_logic$10002, arst={ }, srst={ }
  7 cells in clk=\phy_clk_pad_i, en=$abc$33970$auto$opt_dff.cc:194:make_patterns_logic$9968, arst={ }, srst={ }
  223 cells in clk=\phy_clk_pad_i, en=$abc$36460$auto$opt_dff.cc:194:make_patterns_logic$9514, arst={ }, srst={ }
  170 cells in clk=\phy_clk_pad_i, en=$abc$36982$auto$opt_dff.cc:194:make_patterns_logic$9635, arst={ }, srst={ }
  95 cells in clk=\phy_clk_pad_i, en=$abc$36325$auto$opt_dff.cc:194:make_patterns_logic$9532, arst={ }, srst={ }
  39 cells in clk=\phy_clk_pad_i, en=$abc$36643$auto$opt_dff.cc:194:make_patterns_logic$9505, arst={ }, srst={ }
  39 cells in clk=\phy_clk_pad_i, en=$abc$33783$auto$opt_dff.cc:194:make_patterns_logic$10011, arst={ }, srst={ }
  68 cells in clk=\phy_clk_pad_i, en=$abc$40954$lo191, arst={ }, srst={ }
  18 cells in clk=\phy_clk_pad_i, en=$abc$34077$auto$opt_dff.cc:219:make_patterns_logic$9943, arst={ }, srst={ }
  49 cells in clk=\phy_clk_pad_i, en=$abc$40954$u1.u2.fill_buf0, arst={ }, srst={ }
  49 cells in clk=\phy_clk_pad_i, en=$abc$40954$u1.u2.fill_buf1, arst={ }, srst={ }
  106 cells in clk=\phy_clk_pad_i, en=$abc$34277$auto$opt_dff.cc:194:make_patterns_logic$9931, arst={ }, srst={ }
  90 cells in clk=\phy_clk_pad_i, en=$abc$37316$auto$opt_dff.cc:194:make_patterns_logic$9629, arst={ }, srst={ }
  84 cells in clk=\phy_clk_pad_i, en=$abc$33256$auto$opt_dff.cc:194:make_patterns_logic$10076, arst={ }, srst={ }
  14 cells in clk=\phy_clk_pad_i, en=$abc$39751$auto$opt_dff.cc:194:make_patterns_logic$9720, arst={ }, srst={ }
  169 cells in clk=\phy_clk_pad_i, en=$abc$37419$auto$opt_dff.cc:194:make_patterns_logic$9611, arst={ }, srst={ }
  1058 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  72 cells in clk=\clk_i, en=$abc$35212$auto$opt_dff.cc:194:make_patterns_logic$9836, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$35308$auto$opt_dff.cc:194:make_patterns_logic$9869, arst={ }, srst={ }
  204 cells in clk=\phy_clk_pad_i, en=$abc$36707$auto$opt_dff.cc:194:make_patterns_logic$9453, arst={ }, srst={ }
  213 cells in clk=\phy_clk_pad_i, en=$abc$39500$auto$opt_dff.cc:194:make_patterns_logic$9744, arst={ }, srst={ }
  106 cells in clk=\phy_clk_pad_i, en=$abc$35829$auto$opt_dff.cc:219:make_patterns_logic$9897, arst={ }, srst={ }
  2399 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst={ }

3.71.2. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35923$auto$opt_dff.cc:219:make_patterns_logic$9689
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 5 outputs.

3.71.2.1. Executing ABC.

3.71.3. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33545$auto$opt_dff.cc:194:make_patterns_logic$10049
Extracted 25 gates and 46 wires to a netlist network with 21 inputs and 18 outputs.

3.71.3.1. Executing ABC.

3.71.4. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33732$auto$opt_dff.cc:219:make_patterns_logic$9786
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 5 outputs.

3.71.4.1. Executing ABC.

3.71.5. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35373$auto$opt_dff.cc:219:make_patterns_logic$9682
Extracted 6 gates and 14 wires to a netlist network with 8 inputs and 4 outputs.

3.71.5.1. Executing ABC.

3.71.6. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$40954$auto$opt_dff.cc:194:make_patterns_logic$9982
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.71.6.1. Executing ABC.

3.71.7. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33955$auto$opt_dff.cc:194:make_patterns_logic$9900
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 8 outputs.

3.71.7.1. Executing ABC.

3.71.8. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33705$auto$opt_dff.cc:219:make_patterns_logic$9758
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 5 outputs.

3.71.8.1. Executing ABC.

3.71.9. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33724$auto$opt_dff.cc:219:make_patterns_logic$9779
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 4 outputs.

3.71.9.1. Executing ABC.

3.71.10. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33328$auto$opt_dff.cc:219:make_patterns_logic$9564
Extracted 8 gates and 18 wires to a netlist network with 10 inputs and 5 outputs.

3.71.10.1. Executing ABC.

3.71.11. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33358$auto$opt_dff.cc:194:make_patterns_logic$10067
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 3 outputs.

3.71.11.1. Executing ABC.

3.71.12. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34266$auto$opt_dff.cc:194:make_patterns_logic$9934
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 3 outputs.

3.71.12.1. Executing ABC.

3.71.13. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33942$auto$opt_dff.cc:194:make_patterns_logic$9903
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 6 outputs.

3.71.13.1. Executing ABC.

3.71.14. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9520
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.71.14.1. Executing ABC.

3.71.15. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9644
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.71.15.1. Executing ABC.

3.71.16. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9714
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.71.16.1. Executing ABC.

3.71.17. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38583$auto$opt_dff.cc:219:make_patterns_logic$9654
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 5 outputs.

3.71.17.1. Executing ABC.

3.71.18. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33840$auto$opt_dff.cc:194:make_patterns_logic$10014
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 7 outputs.

3.71.18.1. Executing ABC.

3.71.19. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33715$auto$opt_dff.cc:219:make_patterns_logic$9772
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 4 outputs.

3.71.19.1. Executing ABC.

3.71.20. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33695$auto$opt_dff.cc:219:make_patterns_logic$9765
Extracted 8 gates and 18 wires to a netlist network with 10 inputs and 4 outputs.

3.71.20.1. Executing ABC.

3.71.21. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33347$auto$opt_dff.cc:194:make_patterns_logic$10070
Extracted 10 gates and 17 wires to a netlist network with 7 inputs and 3 outputs.

3.71.21.1. Executing ABC.

3.71.22. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$36964$auto$opt_dff.cc:194:make_patterns_logic$9638
Extracted 15 gates and 28 wires to a netlist network with 13 inputs and 13 outputs.

3.71.22.1. Executing ABC.

3.71.23. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9450
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 1 outputs.

3.71.23.1. Executing ABC.

3.71.24. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$40954$auto$opt_dff.cc:194:make_patterns_logic$10005
Extracted 54 gates and 60 wires to a netlist network with 6 inputs and 13 outputs.

3.71.24.1. Executing ABC.

3.71.25. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34667$auto$opt_dff.cc:219:make_patterns_logic$9979
Extracted 36 gates and 44 wires to a netlist network with 8 inputs and 10 outputs.

3.71.25.1. Executing ABC.

3.71.26. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34489$u1.u0.token_le_2
Extracted 31 gates and 57 wires to a netlist network with 26 inputs and 23 outputs.

3.71.26.1. Executing ABC.

3.71.27. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$36162$auto$opt_dff.cc:194:make_patterns_logic$9535
Extracted 150 gates and 272 wires to a netlist network with 122 inputs and 61 outputs.

3.71.27.1. Executing ABC.

3.71.28. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$36698$auto$opt_dff.cc:219:make_patterns_logic$9460
Extracted 6 gates and 14 wires to a netlist network with 8 inputs and 4 outputs.

3.71.28.1. Executing ABC.

3.71.29. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36636$auto$opt_dff.cc:194:make_patterns_logic$9511
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.71.29.1. Executing ABC.

3.71.30. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9547
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 1 outputs.

3.71.30.1. Executing ABC.

3.71.31. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37619$auto$opt_dff.cc:219:make_patterns_logic$9557
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 5 outputs.

3.71.31.1. Executing ABC.

3.71.32. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40954$auto$opt_dff.cc:194:make_patterns_logic$9832
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 2 outputs.

3.71.32.1. Executing ABC.

3.71.33. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$39745$auto$opt_dff.cc:219:make_patterns_logic$9467
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 3 outputs.

3.71.33.1. Executing ABC.

3.71.34. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38529$auto$opt_dff.cc:194:make_patterns_logic$9441
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.71.34.1. Executing ABC.

3.71.35. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33243$auto$opt_dff.cc:194:make_patterns_logic$10017
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs.

3.71.35.1. Executing ABC.

3.71.36. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$40954$auto$opt_dff.cc:194:make_patterns_logic$10052
Extracted 45 gates and 48 wires to a netlist network with 3 inputs and 11 outputs.

3.71.36.1. Executing ABC.

3.71.37. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33396$auto$opt_dff.cc:194:make_patterns_logic$10061
Extracted 49 gates and 60 wires to a netlist network with 11 inputs and 24 outputs.

3.71.37.1. Executing ABC.

3.71.38. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$39773$auto$opt_dff.cc:219:make_patterns_logic$9495
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 3 outputs.

3.71.38.1. Executing ABC.

3.71.39. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33867$auto$opt_dff.cc:219:make_patterns_logic$9925
Extracted 80 gates and 108 wires to a netlist network with 28 inputs and 12 outputs.

3.71.39.1. Executing ABC.

3.71.40. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33829$auto$opt_dff.cc:219:make_patterns_logic$9571
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 5 outputs.

3.71.40.1. Executing ABC.

3.71.41. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38535$auto$opt_dff.cc:194:make_patterns_logic$9705
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.71.41.1. Executing ABC.

3.71.42. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$39767$auto$opt_dff.cc:219:make_patterns_logic$9502
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.71.42.1. Executing ABC.

3.71.43. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38980$auto$opt_dff.cc:194:make_patterns_logic$9826
Extracted 146 gates and 264 wires to a netlist network with 118 inputs and 61 outputs.

3.71.43.1. Executing ABC.

3.71.44. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33377$auto$opt_dff.cc:194:make_patterns_logic$10064
Extracted 14 gates and 20 wires to a netlist network with 6 inputs and 3 outputs.

3.71.44.1. Executing ABC.

3.71.45. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33740$auto$opt_dff.cc:219:make_patterns_logic$9793
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 3 outputs.

3.71.45.1. Executing ABC.

3.71.46. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33748$auto$opt_dff.cc:194:make_patterns_logic$9817
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 5 outputs.

3.71.46.1. Executing ABC.

3.71.47. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$39779$auto$opt_dff.cc:219:make_patterns_logic$9488
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.71.47.1. Executing ABC.

3.71.48. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$39785$auto$opt_dff.cc:194:make_patterns_logic$9444
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.71.48.1. Executing ABC.

3.71.49. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$40954$auto$opt_dff.cc:194:make_patterns_logic$9928
Extracted 122 gates and 185 wires to a netlist network with 63 inputs and 79 outputs.

3.71.49.1. Executing ABC.

3.71.50. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$39739$auto$opt_dff.cc:219:make_patterns_logic$9474
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.71.50.1. Executing ABC.

3.71.51. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$39733$auto$opt_dff.cc:219:make_patterns_logic$9481
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 4 outputs.

3.71.51.1. Executing ABC.

3.71.52. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40954$auto$opt_dff.cc:194:make_patterns_logic$9741
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.71.52.1. Executing ABC.

3.71.53. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$39494$auto$opt_dff.cc:219:make_patterns_logic$9751
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 3 outputs.

3.71.53.1. Executing ABC.

3.71.54. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39446$auto$opt_dff.cc:194:make_patterns_logic$9802
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.71.54.1. Executing ABC.

3.71.55. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$39453$auto$opt_dff.cc:194:make_patterns_logic$9796
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 21 outputs.

3.71.55.1. Executing ABC.

3.71.56. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9811
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.

3.71.56.1. Executing ABC.

3.71.57. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$39246$auto$opt_dff.cc:194:make_patterns_logic$9805
Extracted 235 gates and 292 wires to a netlist network with 57 inputs and 102 outputs.

3.71.57.1. Executing ABC.

3.71.58. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$39143$auto$opt_dff.cc:194:make_patterns_logic$9823
Extracted 80 gates and 131 wires to a netlist network with 51 inputs and 42 outputs.

3.71.58.1. Executing ABC.

3.71.59. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33451$auto$opt_dff.cc:194:make_patterns_logic$10055
Extracted 46 gates and 48 wires to a netlist network with 2 inputs and 12 outputs.

3.71.59.1. Executing ABC.

3.71.60. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33855$auto$opt_dff.cc:194:make_patterns_logic$9526
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 5 outputs.

3.71.60.1. Executing ABC.

3.71.61. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33760$auto$opt_dff.cc:194:make_patterns_logic$10008
Extracted 21 gates and 26 wires to a netlist network with 5 inputs and 5 outputs.

3.71.61.1. Executing ABC.

3.71.62. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34534$auto$opt_dff.cc:194:make_patterns_logic$9985
Extracted 131 gates and 170 wires to a netlist network with 39 inputs and 28 outputs.

3.71.62.1. Executing ABC.

3.71.63. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35381$auto$opt_dff.cc:194:make_patterns_logic$9872
Extracted 478 gates and 700 wires to a netlist network with 222 inputs and 259 outputs.

3.71.63.1. Executing ABC.

3.71.64. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33444$auto$opt_dff.cc:194:make_patterns_logic$10058
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.71.64.1. Executing ABC.

3.71.65. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33338$auto$opt_dff.cc:194:make_patterns_logic$10073
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.71.65.1. Executing ABC.

3.71.66. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37883$auto$opt_dff.cc:194:make_patterns_logic$9732
Extracted 121 gates and 205 wires to a netlist network with 84 inputs and 88 outputs.

3.71.66.1. Executing ABC.

3.71.67. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37865$auto$opt_dff.cc:194:make_patterns_logic$9735
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 7 outputs.

3.71.67.1. Executing ABC.

3.71.68. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37571$auto$opt_dff.cc:194:make_patterns_logic$9608
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.71.68.1. Executing ABC.

3.71.69. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9617
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.

3.71.69.1. Executing ABC.

3.71.70. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38832$auto$opt_dff.cc:194:make_patterns_logic$9829
Extracted 129 gates and 212 wires to a netlist network with 83 inputs and 93 outputs.

3.71.70.1. Executing ABC.

3.71.71. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38589$auto$opt_dff.cc:194:make_patterns_logic$9647
Extracted 201 gates and 335 wires to a netlist network with 134 inputs and 136 outputs.

3.71.71.1. Executing ABC.

3.71.72. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38194$auto$opt_dff.cc:194:make_patterns_logic$9726
Extracted 126 gates and 223 wires to a netlist network with 97 inputs and 65 outputs.

3.71.72.1. Executing ABC.

3.71.73. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38542$auto$opt_dff.cc:194:make_patterns_logic$9699
Extracted 33 gates and 62 wires to a netlist network with 29 inputs and 28 outputs.

3.71.73.1. Executing ABC.

3.71.74. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38329$auto$opt_dff.cc:194:make_patterns_logic$9708
Extracted 249 gates and 309 wires to a netlist network with 60 inputs and 102 outputs.

3.71.74.1. Executing ABC.

3.71.75. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38031$auto$opt_dff.cc:194:make_patterns_logic$9729
Extracted 136 gates and 244 wires to a netlist network with 108 inputs and 65 outputs.

3.71.75.1. Executing ABC.

3.71.76. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35128$auto$opt_dff.cc:194:make_patterns_logic$9854
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

3.71.76.1. Executing ABC.

3.71.77. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35107$auto$opt_dff.cc:194:make_patterns_logic$9863
Extracted 3 gates and 8 wires to a netlist network with 5 inputs and 3 outputs.

3.71.77.1. Executing ABC.

3.71.78. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33566$auto$opt_dff.cc:219:make_patterns_logic$10046
Extracted 131 gates and 174 wires to a netlist network with 43 inputs and 28 outputs.

3.71.78.1. Executing ABC.

3.71.79. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37578$auto$opt_dff.cc:194:make_patterns_logic$9602
Extracted 33 gates and 62 wires to a netlist network with 29 inputs and 27 outputs.

3.71.79.1. Executing ABC.

3.71.80. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37153$auto$opt_dff.cc:194:make_patterns_logic$9632
Extracted 125 gates and 222 wires to a netlist network with 97 inputs and 53 outputs.

3.71.80.1. Executing ABC.

3.71.81. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35939$auto$opt_dff.cc:194:make_patterns_logic$9541
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 7 outputs.

3.71.81.1. Executing ABC.

3.71.82. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35957$auto$opt_dff.cc:194:make_patterns_logic$9538
Extracted 181 gates and 276 wires to a netlist network with 95 inputs and 110 outputs.

3.71.82.1. Executing ABC.

3.71.83. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35931$auto$opt_dff.cc:219:make_patterns_logic$9696
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.71.83.1. Executing ABC.

3.71.84. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35157$auto$simplemap.cc:251:simplemap_eqne$22826[1]
Extracted 13 gates and 26 wires to a netlist network with 13 inputs and 11 outputs.

3.71.84.1. Executing ABC.

3.71.85. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35188$auto$opt_dff.cc:219:make_patterns_logic$9585
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.71.85.1. Executing ABC.

3.71.86. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35204$auto$opt_dff.cc:219:make_patterns_logic$9599
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.71.86.1. Executing ABC.

3.71.87. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35336$auto$opt_dff.cc:194:make_patterns_logic$9623
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 5 outputs.

3.71.87.1. Executing ABC.

3.71.88. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35348$auto$opt_dff.cc:219:make_patterns_logic$9661
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 2 outputs.

3.71.88.1. Executing ABC.

3.71.89. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35357$auto$opt_dff.cc:219:make_patterns_logic$9668
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.71.89.1. Executing ABC.

3.71.90. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35365$auto$opt_dff.cc:219:make_patterns_logic$9675
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.71.90.1. Executing ABC.

3.71.91. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35177$auto$opt_dff.cc:219:make_patterns_logic$9578
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.71.91.1. Executing ABC.

3.71.92. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35196$auto$opt_dff.cc:219:make_patterns_logic$9592
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.71.92.1. Executing ABC.

3.71.93. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35301$auto$opt_dff.cc:194:make_patterns_logic$9842
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 3 outputs.

3.71.93.1. Executing ABC.

3.71.94. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35142$auto$opt_dff.cc:194:make_patterns_logic$9848
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 3 outputs.

3.71.94.1. Executing ABC.

3.71.95. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35121$auto$opt_dff.cc:194:make_patterns_logic$9857
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.71.95.1. Executing ABC.

3.71.96. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35099$auto$opt_dff.cc:194:make_patterns_logic$9866
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.71.96.1. Executing ABC.

3.71.97. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35150$auto$opt_dff.cc:194:make_patterns_logic$9845
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

3.71.97.1. Executing ABC.

3.71.98. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37625$auto$opt_dff.cc:194:make_patterns_logic$9550
Extracted 224 gates and 372 wires to a netlist network with 148 inputs and 131 outputs.

3.71.98.1. Executing ABC.

3.71.99. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35135$auto$opt_dff.cc:194:make_patterns_logic$9851
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

3.71.99.1. Executing ABC.

3.71.100. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35114$auto$opt_dff.cc:194:make_patterns_logic$9860
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

3.71.100.1. Executing ABC.

3.71.101. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35072$auto$opt_dff.cc:219:make_patterns_logic$9950
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.71.101.1. Executing ABC.

3.71.102. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35045$auto$opt_dff.cc:219:make_patterns_logic$9957
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.71.102.1. Executing ABC.

3.71.103. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35018$auto$opt_dff.cc:219:make_patterns_logic$9964
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.71.103.1. Executing ABC.

3.71.104. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34963$u1.u0.token_le_1
Extracted 29 gates and 50 wires to a netlist network with 21 inputs and 25 outputs.

3.71.104.1. Executing ABC.

3.71.105. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34957$auto$opt_dff.cc:194:make_patterns_logic$9990
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.71.105.1. Executing ABC.

3.71.106. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34919$auto$opt_dff.cc:194:make_patterns_logic$9996
Extracted 32 gates and 44 wires to a netlist network with 12 inputs and 16 outputs.

3.71.106.1. Executing ABC.

3.71.107. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34951$auto$opt_dff.cc:194:make_patterns_logic$9993
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.71.107.1. Executing ABC.

3.71.108. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34854$u1.u0.data_valid_d
Extracted 30 gates and 45 wires to a netlist network with 15 inputs and 10 outputs.

3.71.108.1. Executing ABC.

3.71.109. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34765$auto$opt_dff.cc:194:make_patterns_logic$10002
Extracted 89 gates and 101 wires to a netlist network with 12 inputs and 10 outputs.

3.71.109.1. Executing ABC.

3.71.110. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33970$auto$opt_dff.cc:194:make_patterns_logic$9968
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 2 outputs.

3.71.110.1. Executing ABC.

3.71.111. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$36460$auto$opt_dff.cc:194:make_patterns_logic$9514
Extracted 223 gates and 273 wires to a netlist network with 50 inputs and 82 outputs.

3.71.111.1. Executing ABC.

3.71.112. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$36982$auto$opt_dff.cc:194:make_patterns_logic$9635
Extracted 170 gates and 265 wires to a netlist network with 95 inputs and 132 outputs.

3.71.112.1. Executing ABC.

3.71.113. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$36325$auto$opt_dff.cc:194:make_patterns_logic$9532
Extracted 95 gates and 161 wires to a netlist network with 66 inputs and 56 outputs.

3.71.113.1. Executing ABC.

3.71.114. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$36643$auto$opt_dff.cc:194:make_patterns_logic$9505
Extracted 39 gates and 74 wires to a netlist network with 35 inputs and 26 outputs.

3.71.114.1. Executing ABC.

3.71.115. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33783$auto$opt_dff.cc:194:make_patterns_logic$10011
Extracted 39 gates and 54 wires to a netlist network with 15 inputs and 23 outputs.

3.71.115.1. Executing ABC.

3.71.116. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$40954$lo191
Extracted 68 gates and 137 wires to a netlist network with 69 inputs and 34 outputs.

3.71.116.1. Executing ABC.

3.71.117. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34077$auto$opt_dff.cc:219:make_patterns_logic$9943
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.71.117.1. Executing ABC.

3.71.118. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$40954$u1.u2.fill_buf0
Extracted 49 gates and 84 wires to a netlist network with 35 inputs and 17 outputs.

3.71.118.1. Executing ABC.

3.71.119. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$40954$u1.u2.fill_buf1
Extracted 49 gates and 84 wires to a netlist network with 35 inputs and 17 outputs.

3.71.119.1. Executing ABC.

3.71.120. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34277$auto$opt_dff.cc:194:make_patterns_logic$9931
Extracted 106 gates and 124 wires to a netlist network with 17 inputs and 9 outputs.

3.71.120.1. Executing ABC.

3.71.121. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37316$auto$opt_dff.cc:194:make_patterns_logic$9629
Extracted 90 gates and 151 wires to a netlist network with 61 inputs and 48 outputs.

3.71.121.1. Executing ABC.

3.71.122. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33256$auto$opt_dff.cc:194:make_patterns_logic$10076
Extracted 84 gates and 132 wires to a netlist network with 48 inputs and 10 outputs.

3.71.122.1. Executing ABC.

3.71.123. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$39751$auto$opt_dff.cc:194:make_patterns_logic$9720
Extracted 14 gates and 27 wires to a netlist network with 13 inputs and 6 outputs.

3.71.123.1. Executing ABC.

3.71.124. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37419$auto$opt_dff.cc:194:make_patterns_logic$9611
Extracted 169 gates and 214 wires to a netlist network with 45 inputs and 75 outputs.

3.71.124.1. Executing ABC.

3.71.125. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 1058 gates and 1766 wires to a netlist network with 708 inputs and 134 outputs.

3.71.125.1. Executing ABC.

3.71.126. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35212$auto$opt_dff.cc:194:make_patterns_logic$9836
Extracted 72 gates and 106 wires to a netlist network with 34 inputs and 37 outputs.

3.71.126.1. Executing ABC.

3.71.127. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35308$auto$opt_dff.cc:194:make_patterns_logic$9869
Extracted 19 gates and 38 wires to a netlist network with 19 inputs and 15 outputs.

3.71.127.1. Executing ABC.

3.71.128. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$36707$auto$opt_dff.cc:194:make_patterns_logic$9453
Extracted 204 gates and 330 wires to a netlist network with 126 inputs and 122 outputs.

3.71.128.1. Executing ABC.

3.71.129. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$39500$auto$opt_dff.cc:194:make_patterns_logic$9744
Extracted 213 gates and 351 wires to a netlist network with 138 inputs and 132 outputs.

3.71.129.1. Executing ABC.

3.71.130. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35829$auto$opt_dff.cc:219:make_patterns_logic$9897
Extracted 106 gates and 140 wires to a netlist network with 34 inputs and 17 outputs.

3.71.130.1. Executing ABC.

3.71.131. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i
Extracted 2388 gates and 3335 wires to a netlist network with 947 inputs and 647 outputs.

3.71.131.1. Executing ABC.

yosys> abc -dff

3.72. Executing ABC pass (technology mapping using ABC).

3.72.1. Summary of detected clock domains:
  7 cells in clk=\phy_clk_pad_i, en=$abc$44221$abc$35923$auto$opt_dff.cc:219:make_patterns_logic$9689, arst={ }, srst={ }
  22 cells in clk=\phy_clk_pad_i, en=$abc$44230$abc$33545$auto$opt_dff.cc:194:make_patterns_logic$10049, arst={ }, srst={ }
  7 cells in clk=\phy_clk_pad_i, en=$abc$44256$abc$33732$auto$opt_dff.cc:219:make_patterns_logic$9786, arst={ }, srst={ }
  7 cells in clk=\phy_clk_pad_i, en=$abc$44265$abc$35373$auto$opt_dff.cc:219:make_patterns_logic$9682, arst={ }, srst={ }
  4 cells in clk=\phy_clk_pad_i, en=$abc$44273$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$9982, arst={ }, srst={ }
  12 cells in clk=\phy_clk_pad_i, en=$abc$44278$abc$33955$auto$opt_dff.cc:194:make_patterns_logic$9900, arst={ }, srst={ }
  9 cells in clk=\phy_clk_pad_i, en=$abc$44291$abc$33705$auto$opt_dff.cc:219:make_patterns_logic$9758, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$abc$44301$abc$33724$auto$opt_dff.cc:219:make_patterns_logic$9779, arst={ }, srst={ }
  8 cells in clk=\phy_clk_pad_i, en=$abc$44309$abc$33328$auto$opt_dff.cc:219:make_patterns_logic$9564, arst={ }, srst={ }
  10 cells in clk=\phy_clk_pad_i, en=$abc$44318$abc$33358$auto$opt_dff.cc:194:make_patterns_logic$10067, arst={ }, srst={ }
  12 cells in clk=\phy_clk_pad_i, en=$abc$44330$abc$34266$auto$opt_dff.cc:194:make_patterns_logic$9934, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$44355$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9520, arst={ }, srst={ }
  4 cells in clk=\clk_i, en=$abc$44361$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9644, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$44366$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9714, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$abc$44372$abc$38583$auto$opt_dff.cc:219:make_patterns_logic$9654, arst={ }, srst={ }
  13 cells in clk=\phy_clk_pad_i, en=$abc$44382$abc$33840$auto$opt_dff.cc:194:make_patterns_logic$10014, arst={ }, srst={ }
  9 cells in clk=\phy_clk_pad_i, en=$abc$44397$abc$33715$auto$opt_dff.cc:219:make_patterns_logic$9772, arst={ }, srst={ }
  9 cells in clk=\phy_clk_pad_i, en=$abc$44406$abc$33695$auto$opt_dff.cc:219:make_patterns_logic$9765, arst={ }, srst={ }
  12 cells in clk=\phy_clk_pad_i, en=$abc$44415$abc$33347$auto$opt_dff.cc:194:make_patterns_logic$10070, arst={ }, srst={ }
  12 cells in clk=\phy_clk_pad_i, en=$abc$44342$abc$33942$auto$opt_dff.cc:194:make_patterns_logic$9903, arst={ }, srst={ }
  2 cells in clk=\clk_i, en=$abc$50556$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9450, arst={ }, srst={ }
  17 cells in clk=\phy_clk_pad_i, en=$abc$44425$abc$36964$auto$opt_dff.cc:194:make_patterns_logic$9638, arst={ }, srst={ }
  36 cells in clk=\phy_clk_pad_i, en=$abc$44520$abc$34667$auto$opt_dff.cc:219:make_patterns_logic$9979, arst={ }, srst={ }
  30 cells in clk=\phy_clk_pad_i, en=$abc$44555$abc$34489$u1.u0.token_le_2, arst={ }, srst={ }
  5 cells in clk=\phy_clk_pad_i, en=$abc$44755$abc$36698$auto$opt_dff.cc:219:make_patterns_logic$9460, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$44763$abc$36636$auto$opt_dff.cc:194:make_patterns_logic$9511, arst={ }, srst={ }
  2 cells in clk=\clk_i, en=$abc$50556$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9547, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$abc$44774$abc$37619$auto$opt_dff.cc:219:make_patterns_logic$9557, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$44783$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$9832, arst={ }, srst={ }
  5 cells in clk=\phy_clk_pad_i, en=$abc$44789$abc$39745$auto$opt_dff.cc:219:make_patterns_logic$9467, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$44796$abc$38529$auto$opt_dff.cc:194:make_patterns_logic$9441, arst={ }, srst={ }
  8 cells in clk=\phy_clk_pad_i, en=$abc$44801$abc$33243$auto$opt_dff.cc:194:make_patterns_logic$10017, arst={ }, srst={ }
  45 cells in clk=\phy_clk_pad_i, en=$abc$44810$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$10052, arst={ }, srst={ }
  5 cells in clk=\phy_clk_pad_i, en=$abc$44906$abc$39773$auto$opt_dff.cc:219:make_patterns_logic$9495, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$abc$44991$abc$33829$auto$opt_dff.cc:219:make_patterns_logic$9571, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$45001$abc$38535$auto$opt_dff.cc:194:make_patterns_logic$9705, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$abc$45008$abc$39767$auto$opt_dff.cc:219:make_patterns_logic$9502, arst={ }, srst={ }
  18 cells in clk=\phy_clk_pad_i, en=$abc$45173$abc$33377$auto$opt_dff.cc:194:make_patterns_logic$10064, arst={ }, srst={ }
  5 cells in clk=\phy_clk_pad_i, en=$abc$45191$abc$33740$auto$opt_dff.cc:219:make_patterns_logic$9793, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$abc$45210$abc$39779$auto$opt_dff.cc:219:make_patterns_logic$9488, arst={ }, srst={ }
  14 cells in clk=\phy_clk_pad_i, en=$abc$45216$abc$39785$auto$opt_dff.cc:194:make_patterns_logic$9444, arst={ }, srst={ }
  117 cells in clk=\phy_clk_pad_i, en=$abc$45234$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$9928, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$abc$45346$abc$39739$auto$opt_dff.cc:219:make_patterns_logic$9474, arst={ }, srst={ }
  4 cells in clk=\phy_clk_pad_i, en=$abc$45352$abc$39733$auto$opt_dff.cc:219:make_patterns_logic$9481, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$45361$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$9741, arst={ }, srst={ }
  4 cells in clk=\phy_clk_pad_i, en=$abc$45366$abc$39494$auto$opt_dff.cc:219:make_patterns_logic$9751, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$45373$abc$39446$auto$opt_dff.cc:194:make_patterns_logic$9802, arst={ }, srst={ }
  23 cells in clk=\phy_clk_pad_i, en=$abc$45380$abc$39453$auto$opt_dff.cc:194:make_patterns_logic$9796, arst={ }, srst={ }
  2 cells in clk=\clk_i, en=$abc$50556$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9811, arst={ }, srst={ }
  228 cells in clk=\phy_clk_pad_i, en=$abc$45431$abc$39246$auto$opt_dff.cc:194:make_patterns_logic$9805, arst={ }, srst={ }
  106 cells in clk=\phy_clk_pad_i, en=$abc$45705$abc$39143$auto$opt_dff.cc:194:make_patterns_logic$9823, arst={ }, srst={ }
  46 cells in clk=\phy_clk_pad_i, en=$abc$45813$abc$33451$auto$opt_dff.cc:194:make_patterns_logic$10055, arst={ }, srst={ }
  11 cells in clk=\phy_clk_pad_i, en=$abc$45860$abc$33855$auto$opt_dff.cc:194:make_patterns_logic$9526, arst={ }, srst={ }
  21 cells in clk=\phy_clk_pad_i, en=$abc$45872$abc$33760$auto$opt_dff.cc:194:make_patterns_logic$10008, arst={ }, srst={ }
  134 cells in clk=\phy_clk_pad_i, en=$abc$45894$abc$34534$auto$opt_dff.cc:194:make_patterns_logic$9985, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$abc$46561$abc$33444$auto$opt_dff.cc:194:make_patterns_logic$10058, arst={ }, srst={ }
  7 cells in clk=\phy_clk_pad_i, en=$abc$46568$abc$33338$auto$opt_dff.cc:194:make_patterns_logic$10073, arst={ }, srst={ }
  136 cells in clk=\phy_clk_pad_i, en=$abc$46576$abc$37883$auto$opt_dff.cc:194:make_patterns_logic$9732, arst={ }, srst={ }
  14 cells in clk=\phy_clk_pad_i, en=$abc$46729$abc$37865$auto$opt_dff.cc:194:make_patterns_logic$9735, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$46745$abc$37571$auto$opt_dff.cc:194:make_patterns_logic$9608, arst={ }, srst={ }
  4 cells in clk=\clk_i, en=$abc$50556$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9617, arst={ }, srst={ }
  138 cells in clk=\phy_clk_pad_i, en=$abc$46756$abc$38832$auto$opt_dff.cc:194:make_patterns_logic$9829, arst={ }, srst={ }
  254 cells in clk=\phy_clk_pad_i, en=$abc$46914$abc$38589$auto$opt_dff.cc:194:make_patterns_logic$9647, arst={ }, srst={ }
  28 cells in clk=\phy_clk_pad_i, en=$abc$47290$abc$38542$auto$opt_dff.cc:194:make_patterns_logic$9699, arst={ }, srst={ }
  234 cells in clk=\phy_clk_pad_i, en=$abc$47344$abc$38329$auto$opt_dff.cc:194:make_patterns_logic$9708, arst={ }, srst={ }
  40 cells in clk=\phy_clk_pad_i, en=$abc$44856$abc$33396$auto$opt_dff.cc:194:make_patterns_logic$10061, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$50556$abc$35128$auto$opt_dff.cc:194:make_patterns_logic$9854, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$47797$abc$35107$auto$opt_dff.cc:194:make_patterns_logic$9863, arst={ }, srst={ }
  142 cells in clk=\phy_clk_pad_i, en=$abc$47629$abc$38031$auto$opt_dff.cc:194:make_patterns_logic$9729, arst={ }, srst={ }
  56 cells in clk=\phy_clk_pad_i, en=$abc$44451$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$10005, arst={ }, srst={ }
  77 cells in clk=\phy_clk_pad_i, en=$abc$44913$abc$33867$auto$opt_dff.cc:219:make_patterns_logic$9925, arst={ }, srst={ }
  129 cells in clk=\phy_clk_pad_i, en=$abc$47803$abc$33566$auto$opt_dff.cc:219:make_patterns_logic$10046, arst={ }, srst={ }
  37 cells in clk=\phy_clk_pad_i, en=$abc$47932$abc$37578$auto$opt_dff.cc:194:make_patterns_logic$9602, arst={ }, srst={ }
  107 cells in clk=\phy_clk_pad_i, en=$abc$47985$abc$37153$auto$opt_dff.cc:194:make_patterns_logic$9632, arst={ }, srst={ }
  7 cells in clk=\phy_clk_pad_i, en=$abc$48136$abc$35939$auto$opt_dff.cc:194:make_patterns_logic$9541, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$abc$48327$abc$35931$auto$opt_dff.cc:219:make_patterns_logic$9696, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$48333$abc$35157$auto$simplemap.cc:251:simplemap_eqne$22826[1], arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$abc$48355$abc$35188$auto$opt_dff.cc:219:make_patterns_logic$9585, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$abc$48361$abc$35204$auto$opt_dff.cc:219:make_patterns_logic$9599, arst={ }, srst={ }
  12 cells in clk=\phy_clk_pad_i, en=$abc$48367$abc$35336$auto$opt_dff.cc:194:make_patterns_logic$9623, arst={ }, srst={ }
  4 cells in clk=\phy_clk_pad_i, en=$abc$48379$abc$35348$auto$opt_dff.cc:219:make_patterns_logic$9661, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$abc$48385$abc$35357$auto$opt_dff.cc:219:make_patterns_logic$9668, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$abc$48391$abc$35365$auto$opt_dff.cc:219:make_patterns_logic$9675, arst={ }, srst={ }
  4 cells in clk=\phy_clk_pad_i, en=$abc$48397$abc$35177$auto$opt_dff.cc:219:make_patterns_logic$9578, arst={ }, srst={ }
  4 cells in clk=\phy_clk_pad_i, en=$abc$48403$abc$35196$auto$opt_dff.cc:219:make_patterns_logic$9592, arst={ }, srst={ }
  10 cells in clk=\phy_clk_pad_i, en=$abc$45198$abc$33748$auto$opt_dff.cc:194:make_patterns_logic$9817, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$48409$abc$35301$auto$opt_dff.cc:194:make_patterns_logic$9842, arst={ }, srst={ }
  4 cells in clk=\clk_i, en=$abc$48415$abc$35142$auto$opt_dff.cc:194:make_patterns_logic$9848, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$50556$abc$35121$auto$opt_dff.cc:194:make_patterns_logic$9857, arst={ }, srst={ }
  4 cells in clk=\clk_i, en=$abc$50556$abc$35099$auto$opt_dff.cc:194:make_patterns_logic$9866, arst={ }, srst={ }
  1 cells in clk=\clk_i, en=$abc$50556$abc$35150$auto$opt_dff.cc:194:make_patterns_logic$9845, arst={ }, srst={ }
  2 cells in clk=\clk_i, en=$abc$50556$abc$35135$auto$opt_dff.cc:194:make_patterns_logic$9851, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$48725$abc$35114$auto$opt_dff.cc:194:make_patterns_logic$9860, arst={ }, srst={ }
  18 cells in clk=\phy_clk_pad_i, en=$abc$48730$abc$35072$auto$opt_dff.cc:219:make_patterns_logic$9950, arst={ }, srst={ }
  18 cells in clk=\phy_clk_pad_i, en=$abc$48757$abc$35045$auto$opt_dff.cc:219:make_patterns_logic$9957, arst={ }, srst={ }
  18 cells in clk=\phy_clk_pad_i, en=$abc$48784$abc$35018$auto$opt_dff.cc:219:make_patterns_logic$9964, arst={ }, srst={ }
  5 cells in clk=\phy_clk_pad_i, en=$abc$48856$abc$34957$auto$opt_dff.cc:194:make_patterns_logic$9990, arst={ }, srst={ }
  32 cells in clk=\phy_clk_pad_i, en=$abc$48863$abc$34919$auto$opt_dff.cc:194:make_patterns_logic$9996, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$abc$48896$abc$34951$auto$opt_dff.cc:194:make_patterns_logic$9993, arst={ }, srst={ }
  30 cells in clk=\phy_clk_pad_i, en=$abc$48902$abc$34854$u1.u0.data_valid_d, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$abc$49053$abc$33970$auto$opt_dff.cc:194:make_patterns_logic$9968, arst={ }, srst={ }
  229 cells in clk=\phy_clk_pad_i, en=$abc$49059$abc$36460$auto$opt_dff.cc:194:make_patterns_logic$9514, arst={ }, srst={ }
  171 cells in clk=\phy_clk_pad_i, en=$abc$49314$abc$36982$auto$opt_dff.cc:194:make_patterns_logic$9635, arst={ }, srst={ }
  42 cells in clk=\phy_clk_pad_i, en=$abc$49633$abc$36643$auto$opt_dff.cc:194:make_patterns_logic$9505, arst={ }, srst={ }
  25 cells in clk=\phy_clk_pad_i, en=$abc$49685$abc$33783$auto$opt_dff.cc:194:make_patterns_logic$10011, arst={ }, srst={ }
  18 cells in clk=\phy_clk_pad_i, en=$abc$49834$abc$34077$auto$opt_dff.cc:219:make_patterns_logic$9943, arst={ }, srst={ }
  49 cells in clk=\phy_clk_pad_i, en=$abc$49861$abc$40954$u1.u2.fill_buf0, arst={ }, srst={ }
  49 cells in clk=\phy_clk_pad_i, en=$abc$49943$abc$40954$u1.u2.fill_buf1, arst={ }, srst={ }
  106 cells in clk=\phy_clk_pad_i, en=$abc$50025$abc$34277$auto$opt_dff.cc:194:make_patterns_logic$9931, arst={ }, srst={ }
  78 cells in clk=\phy_clk_pad_i, en=$abc$50246$abc$33256$auto$opt_dff.cc:194:make_patterns_logic$10076, arst={ }, srst={ }
  12 cells in clk=\phy_clk_pad_i, en=$abc$50335$abc$39751$auto$opt_dff.cc:194:make_patterns_logic$9720, arst={ }, srst={ }
  204 cells in clk=\phy_clk_pad_i, en=$abc$50350$abc$37419$auto$opt_dff.cc:194:make_patterns_logic$9611, arst={ }, srst={ }
  66 cells in clk=\clk_i, en=$abc$51674$abc$35212$auto$opt_dff.cc:194:make_patterns_logic$9836, arst={ }, srst={ }
  98 cells in clk=\phy_clk_pad_i, en=$abc$49511$abc$36325$auto$opt_dff.cc:194:make_patterns_logic$9532, arst={ }, srst={ }
  142 cells in clk=\phy_clk_pad_i, en=$abc$44596$abc$36162$auto$opt_dff.cc:194:make_patterns_logic$9535, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$51751$abc$35308$auto$opt_dff.cc:194:make_patterns_logic$9869, arst={ }, srst={ }
  226 cells in clk=\phy_clk_pad_i, en=$abc$51784$abc$36707$auto$opt_dff.cc:194:make_patterns_logic$9453, arst={ }, srst={ }
  100 cells in clk=\phy_clk_pad_i, en=$abc$52282$abc$35829$auto$opt_dff.cc:219:make_patterns_logic$9897, arst={ }, srst={ }
  118 cells in clk=\phy_clk_pad_i, en=$abc$47159$abc$38194$auto$opt_dff.cc:194:make_patterns_logic$9726, arst={ }, srst={ }
  253 cells in clk=\phy_clk_pad_i, en=$abc$52025$abc$39500$auto$opt_dff.cc:194:make_patterns_logic$9744, arst={ }, srst={ }
  87 cells in clk=\phy_clk_pad_i, en=$abc$48965$abc$34765$auto$opt_dff.cc:194:make_patterns_logic$10002, arst={ }, srst={ }
  109 cells in clk=\phy_clk_pad_i, en=$abc$50132$abc$37316$auto$opt_dff.cc:194:make_patterns_logic$9629, arst={ }, srst={ }
  1040 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  171 cells in clk=\phy_clk_pad_i, en=$abc$48152$abc$35957$auto$opt_dff.cc:194:make_patterns_logic$9538, arst={ }, srst={ }
  130 cells in clk=\phy_clk_pad_i, en=$abc$45014$abc$38980$auto$opt_dff.cc:194:make_patterns_logic$9826, arst={ }, srst={ }
  64 cells in clk=\phy_clk_pad_i, en=$abc$52383$lo219, arst={ }, srst={ }
  216 cells in clk=\phy_clk_pad_i, en=$abc$48436$abc$37625$auto$opt_dff.cc:194:make_patterns_logic$9550, arst={ }, srst={ }
  474 cells in clk=\phy_clk_pad_i, en=$abc$46026$abc$35381$auto$opt_dff.cc:194:make_patterns_logic$9872, arst={ }, srst={ }
  42 cells in clk=\phy_clk_pad_i, en=$abc$48811$abc$34963$u1.u0.token_le_1, arst={ }, srst={ }
  2401 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst={ }

3.72.2. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44221$abc$35923$auto$opt_dff.cc:219:make_patterns_logic$9689
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 4 outputs.

3.72.2.1. Executing ABC.

3.72.3. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44230$abc$33545$auto$opt_dff.cc:194:make_patterns_logic$10049
Extracted 22 gates and 42 wires to a netlist network with 20 inputs and 17 outputs.

3.72.3.1. Executing ABC.

3.72.4. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44256$abc$33732$auto$opt_dff.cc:219:make_patterns_logic$9786
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 4 outputs.

3.72.4.1. Executing ABC.

3.72.5. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44265$abc$35373$auto$opt_dff.cc:219:make_patterns_logic$9682
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 5 outputs.

3.72.5.1. Executing ABC.

3.72.6. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44273$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$9982
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.72.6.1. Executing ABC.

3.72.7. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44278$abc$33955$auto$opt_dff.cc:194:make_patterns_logic$9900
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 8 outputs.

3.72.7.1. Executing ABC.

3.72.8. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44291$abc$33705$auto$opt_dff.cc:219:make_patterns_logic$9758
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 6 outputs.

3.72.8.1. Executing ABC.

3.72.9. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44301$abc$33724$auto$opt_dff.cc:219:make_patterns_logic$9779
Extracted 6 gates and 14 wires to a netlist network with 8 inputs and 4 outputs.

3.72.9.1. Executing ABC.

3.72.10. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44309$abc$33328$auto$opt_dff.cc:219:make_patterns_logic$9564
Extracted 8 gates and 18 wires to a netlist network with 10 inputs and 5 outputs.

3.72.10.1. Executing ABC.

3.72.11. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44318$abc$33358$auto$opt_dff.cc:194:make_patterns_logic$10067
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 3 outputs.

3.72.11.1. Executing ABC.

3.72.12. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44330$abc$34266$auto$opt_dff.cc:194:make_patterns_logic$9934
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 3 outputs.

3.72.12.1. Executing ABC.

3.72.13. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44355$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9520
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.72.13.1. Executing ABC.

3.72.14. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44361$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9644
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.72.14.1. Executing ABC.

3.72.15. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44366$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9714
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.72.15.1. Executing ABC.

3.72.16. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44372$abc$38583$auto$opt_dff.cc:219:make_patterns_logic$9654
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 4 outputs.

3.72.16.1. Executing ABC.

3.72.17. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44382$abc$33840$auto$opt_dff.cc:194:make_patterns_logic$10014
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 7 outputs.

3.72.17.1. Executing ABC.

3.72.18. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44397$abc$33715$auto$opt_dff.cc:219:make_patterns_logic$9772
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 5 outputs.

3.72.18.1. Executing ABC.

3.72.19. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44406$abc$33695$auto$opt_dff.cc:219:make_patterns_logic$9765
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 5 outputs.

3.72.19.1. Executing ABC.

3.72.20. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44415$abc$33347$auto$opt_dff.cc:194:make_patterns_logic$10070
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 4 outputs.

3.72.20.1. Executing ABC.

3.72.21. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44342$abc$33942$auto$opt_dff.cc:194:make_patterns_logic$9903
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 6 outputs.

3.72.21.1. Executing ABC.

3.72.22. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50556$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9450
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 1 outputs.

3.72.22.1. Executing ABC.

3.72.23. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44425$abc$36964$auto$opt_dff.cc:194:make_patterns_logic$9638
Extracted 17 gates and 32 wires to a netlist network with 15 inputs and 9 outputs.

3.72.23.1. Executing ABC.

3.72.24. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44520$abc$34667$auto$opt_dff.cc:219:make_patterns_logic$9979
Extracted 36 gates and 42 wires to a netlist network with 6 inputs and 7 outputs.

3.72.24.1. Executing ABC.

3.72.25. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44555$abc$34489$u1.u0.token_le_2
Extracted 30 gates and 54 wires to a netlist network with 24 inputs and 25 outputs.

3.72.25.1. Executing ABC.

3.72.26. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44755$abc$36698$auto$opt_dff.cc:219:make_patterns_logic$9460
Extracted 5 gates and 12 wires to a netlist network with 7 inputs and 3 outputs.

3.72.26.1. Executing ABC.

3.72.27. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44763$abc$36636$auto$opt_dff.cc:194:make_patterns_logic$9511
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.72.27.1. Executing ABC.

3.72.28. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50556$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9547
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 1 outputs.

3.72.28.1. Executing ABC.

3.72.29. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44774$abc$37619$auto$opt_dff.cc:219:make_patterns_logic$9557
Extracted 6 gates and 14 wires to a netlist network with 8 inputs and 4 outputs.

3.72.29.1. Executing ABC.

3.72.30. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44783$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$9832
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.72.30.1. Executing ABC.

3.72.31. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44789$abc$39745$auto$opt_dff.cc:219:make_patterns_logic$9467
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 3 outputs.

3.72.31.1. Executing ABC.

3.72.32. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44796$abc$38529$auto$opt_dff.cc:194:make_patterns_logic$9441
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.72.32.1. Executing ABC.

3.72.33. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44801$abc$33243$auto$opt_dff.cc:194:make_patterns_logic$10017
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 5 outputs.

3.72.33.1. Executing ABC.

3.72.34. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44810$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$10052
Extracted 45 gates and 48 wires to a netlist network with 3 inputs and 11 outputs.

3.72.34.1. Executing ABC.

3.72.35. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44906$abc$39773$auto$opt_dff.cc:219:make_patterns_logic$9495
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 4 outputs.

3.72.35.1. Executing ABC.

3.72.36. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44991$abc$33829$auto$opt_dff.cc:219:make_patterns_logic$9571
Extracted 6 gates and 14 wires to a netlist network with 8 inputs and 5 outputs.

3.72.36.1. Executing ABC.

3.72.37. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45001$abc$38535$auto$opt_dff.cc:194:make_patterns_logic$9705
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.72.37.1. Executing ABC.

3.72.38. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45008$abc$39767$auto$opt_dff.cc:219:make_patterns_logic$9502
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.72.38.1. Executing ABC.

3.72.39. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45173$abc$33377$auto$opt_dff.cc:194:make_patterns_logic$10064
Extracted 18 gates and 23 wires to a netlist network with 5 inputs and 4 outputs.

3.72.39.1. Executing ABC.

3.72.40. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45191$abc$33740$auto$opt_dff.cc:219:make_patterns_logic$9793
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 4 outputs.

3.72.40.1. Executing ABC.

3.72.41. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45210$abc$39779$auto$opt_dff.cc:219:make_patterns_logic$9488
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.72.41.1. Executing ABC.

3.72.42. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45216$abc$39785$auto$opt_dff.cc:194:make_patterns_logic$9444
Extracted 14 gates and 28 wires to a netlist network with 14 inputs and 11 outputs.

3.72.42.1. Executing ABC.

3.72.43. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45234$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$9928
Extracted 117 gates and 177 wires to a netlist network with 60 inputs and 85 outputs.

3.72.43.1. Executing ABC.

3.72.44. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45346$abc$39739$auto$opt_dff.cc:219:make_patterns_logic$9474
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.72.44.1. Executing ABC.

3.72.45. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45352$abc$39733$auto$opt_dff.cc:219:make_patterns_logic$9481
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 3 outputs.

3.72.45.1. Executing ABC.

3.72.46. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45361$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$9741
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.72.46.1. Executing ABC.

3.72.47. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45366$abc$39494$auto$opt_dff.cc:219:make_patterns_logic$9751
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 3 outputs.

3.72.47.1. Executing ABC.

3.72.48. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45373$abc$39446$auto$opt_dff.cc:194:make_patterns_logic$9802
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.72.48.1. Executing ABC.

3.72.49. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45380$abc$39453$auto$opt_dff.cc:194:make_patterns_logic$9796
Extracted 23 gates and 47 wires to a netlist network with 24 inputs and 20 outputs.

3.72.49.1. Executing ABC.

3.72.50. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50556$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9811
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.

3.72.50.1. Executing ABC.

3.72.51. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45431$abc$39246$auto$opt_dff.cc:194:make_patterns_logic$9805
Extracted 228 gates and 307 wires to a netlist network with 79 inputs and 119 outputs.

3.72.51.1. Executing ABC.

3.72.52. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45705$abc$39143$auto$opt_dff.cc:194:make_patterns_logic$9823
Extracted 106 gates and 184 wires to a netlist network with 78 inputs and 62 outputs.

3.72.52.1. Executing ABC.

3.72.53. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45813$abc$33451$auto$opt_dff.cc:194:make_patterns_logic$10055
Extracted 46 gates and 48 wires to a netlist network with 2 inputs and 12 outputs.

3.72.53.1. Executing ABC.

3.72.54. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45860$abc$33855$auto$opt_dff.cc:194:make_patterns_logic$9526
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 6 outputs.

3.72.54.1. Executing ABC.

3.72.55. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45872$abc$33760$auto$opt_dff.cc:194:make_patterns_logic$10008
Extracted 21 gates and 26 wires to a netlist network with 5 inputs and 5 outputs.

3.72.55.1. Executing ABC.

3.72.56. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45894$abc$34534$auto$opt_dff.cc:194:make_patterns_logic$9985
Extracted 134 gates and 175 wires to a netlist network with 41 inputs and 27 outputs.

3.72.56.1. Executing ABC.

3.72.57. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$46561$abc$33444$auto$opt_dff.cc:194:make_patterns_logic$10058
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.72.57.1. Executing ABC.

3.72.58. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$46568$abc$33338$auto$opt_dff.cc:194:make_patterns_logic$10073
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 3 outputs.

3.72.58.1. Executing ABC.

3.72.59. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$46576$abc$37883$auto$opt_dff.cc:194:make_patterns_logic$9732
Extracted 136 gates and 219 wires to a netlist network with 83 inputs and 99 outputs.

3.72.59.1. Executing ABC.

3.72.60. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$46729$abc$37865$auto$opt_dff.cc:194:make_patterns_logic$9735
Extracted 14 gates and 28 wires to a netlist network with 14 inputs and 11 outputs.

3.72.60.1. Executing ABC.

3.72.61. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46745$abc$37571$auto$opt_dff.cc:194:make_patterns_logic$9608
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.72.61.1. Executing ABC.

3.72.62. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50556$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9617
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.72.62.1. Executing ABC.

3.72.63. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$46756$abc$38832$auto$opt_dff.cc:194:make_patterns_logic$9829
Extracted 138 gates and 222 wires to a netlist network with 84 inputs and 101 outputs.

3.72.63.1. Executing ABC.

3.72.64. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$46914$abc$38589$auto$opt_dff.cc:194:make_patterns_logic$9647
Extracted 254 gates and 413 wires to a netlist network with 159 inputs and 151 outputs.

3.72.64.1. Executing ABC.

3.72.65. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$47290$abc$38542$auto$opt_dff.cc:194:make_patterns_logic$9699
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 24 outputs.

3.72.65.1. Executing ABC.

3.72.66. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$47344$abc$38329$auto$opt_dff.cc:194:make_patterns_logic$9708
Extracted 234 gates and 305 wires to a netlist network with 71 inputs and 113 outputs.

3.72.66.1. Executing ABC.

3.72.67. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44856$abc$33396$auto$opt_dff.cc:194:make_patterns_logic$10061
Extracted 40 gates and 52 wires to a netlist network with 12 inputs and 22 outputs.

3.72.67.1. Executing ABC.

3.72.68. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50556$abc$35128$auto$opt_dff.cc:194:make_patterns_logic$9854
Extracted 5 gates and 12 wires to a netlist network with 7 inputs and 4 outputs.

3.72.68.1. Executing ABC.

3.72.69. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47797$abc$35107$auto$opt_dff.cc:194:make_patterns_logic$9863
Extracted 5 gates and 12 wires to a netlist network with 7 inputs and 5 outputs.

3.72.69.1. Executing ABC.

3.72.70. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$47629$abc$38031$auto$opt_dff.cc:194:make_patterns_logic$9729
Extracted 142 gates and 257 wires to a netlist network with 115 inputs and 65 outputs.

3.72.70.1. Executing ABC.

3.72.71. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44451$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$10005
Extracted 56 gates and 75 wires to a netlist network with 19 inputs and 23 outputs.

3.72.71.1. Executing ABC.

3.72.72. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44913$abc$33867$auto$opt_dff.cc:219:make_patterns_logic$9925
Extracted 77 gates and 105 wires to a netlist network with 28 inputs and 12 outputs.

3.72.72.1. Executing ABC.

3.72.73. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$47803$abc$33566$auto$opt_dff.cc:219:make_patterns_logic$10046
Extracted 129 gates and 172 wires to a netlist network with 43 inputs and 26 outputs.

3.72.73.1. Executing ABC.

3.72.74. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$47932$abc$37578$auto$opt_dff.cc:194:make_patterns_logic$9602
Extracted 37 gates and 70 wires to a netlist network with 33 inputs and 26 outputs.

3.72.74.1. Executing ABC.

3.72.75. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$47985$abc$37153$auto$opt_dff.cc:194:make_patterns_logic$9632
Extracted 107 gates and 187 wires to a netlist network with 80 inputs and 40 outputs.

3.72.75.1. Executing ABC.

3.72.76. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$48136$abc$35939$auto$opt_dff.cc:194:make_patterns_logic$9541
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 7 outputs.

3.72.76.1. Executing ABC.

3.72.77. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$48327$abc$35931$auto$opt_dff.cc:219:make_patterns_logic$9696
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.72.77.1. Executing ABC.

3.72.78. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48333$abc$35157$auto$simplemap.cc:251:simplemap_eqne$22826[1]
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.72.78.1. Executing ABC.

3.72.79. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$48355$abc$35188$auto$opt_dff.cc:219:make_patterns_logic$9585
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.72.79.1. Executing ABC.

3.72.80. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$48361$abc$35204$auto$opt_dff.cc:219:make_patterns_logic$9599
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.72.80.1. Executing ABC.

3.72.81. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$48367$abc$35336$auto$opt_dff.cc:194:make_patterns_logic$9623
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 7 outputs.

3.72.81.1. Executing ABC.

3.72.82. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$48379$abc$35348$auto$opt_dff.cc:219:make_patterns_logic$9661
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 2 outputs.

3.72.82.1. Executing ABC.

3.72.83. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$48385$abc$35357$auto$opt_dff.cc:219:make_patterns_logic$9668
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.72.83.1. Executing ABC.

3.72.84. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$48391$abc$35365$auto$opt_dff.cc:219:make_patterns_logic$9675
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.72.84.1. Executing ABC.

3.72.85. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$48397$abc$35177$auto$opt_dff.cc:219:make_patterns_logic$9578
Extracted 4 gates and 10 wires to a netlist network with 6 inputs and 3 outputs.

3.72.85.1. Executing ABC.

3.72.86. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$48403$abc$35196$auto$opt_dff.cc:219:make_patterns_logic$9592
Extracted 4 gates and 10 wires to a netlist network with 6 inputs and 3 outputs.

3.72.86.1. Executing ABC.

3.72.87. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45198$abc$33748$auto$opt_dff.cc:194:make_patterns_logic$9817
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 6 outputs.

3.72.87.1. Executing ABC.

3.72.88. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48409$abc$35301$auto$opt_dff.cc:194:make_patterns_logic$9842
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 4 outputs.

3.72.88.1. Executing ABC.

3.72.89. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48415$abc$35142$auto$opt_dff.cc:194:make_patterns_logic$9848
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 4 outputs.

3.72.89.1. Executing ABC.

3.72.90. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50556$abc$35121$auto$opt_dff.cc:194:make_patterns_logic$9857
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.72.90.1. Executing ABC.

3.72.91. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50556$abc$35099$auto$opt_dff.cc:194:make_patterns_logic$9866
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 3 outputs.

3.72.91.1. Executing ABC.

3.72.92. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50556$abc$35150$auto$opt_dff.cc:194:make_patterns_logic$9845
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

3.72.92.1. Executing ABC.

3.72.93. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50556$abc$35135$auto$opt_dff.cc:194:make_patterns_logic$9851
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

3.72.93.1. Executing ABC.

3.72.94. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48725$abc$35114$auto$opt_dff.cc:194:make_patterns_logic$9860
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 3 outputs.

3.72.94.1. Executing ABC.

3.72.95. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$48730$abc$35072$auto$opt_dff.cc:219:make_patterns_logic$9950
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.72.95.1. Executing ABC.

3.72.96. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$48757$abc$35045$auto$opt_dff.cc:219:make_patterns_logic$9957
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.72.96.1. Executing ABC.

3.72.97. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$48784$abc$35018$auto$opt_dff.cc:219:make_patterns_logic$9964
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.72.97.1. Executing ABC.

3.72.98. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$48856$abc$34957$auto$opt_dff.cc:194:make_patterns_logic$9990
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 3 outputs.

3.72.98.1. Executing ABC.

3.72.99. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$48863$abc$34919$auto$opt_dff.cc:194:make_patterns_logic$9996
Extracted 32 gates and 44 wires to a netlist network with 12 inputs and 16 outputs.

3.72.99.1. Executing ABC.

3.72.100. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$48896$abc$34951$auto$opt_dff.cc:194:make_patterns_logic$9993
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 3 outputs.

3.72.100.1. Executing ABC.

3.72.101. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$48902$abc$34854$u1.u0.data_valid_d
Extracted 30 gates and 44 wires to a netlist network with 14 inputs and 10 outputs.

3.72.101.1. Executing ABC.

3.72.102. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$49053$abc$33970$auto$opt_dff.cc:194:make_patterns_logic$9968
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 3 outputs.

3.72.102.1. Executing ABC.

3.72.103. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$49059$abc$36460$auto$opt_dff.cc:194:make_patterns_logic$9514
Extracted 229 gates and 288 wires to a netlist network with 59 inputs and 84 outputs.

3.72.103.1. Executing ABC.

3.72.104. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$49314$abc$36982$auto$opt_dff.cc:194:make_patterns_logic$9635
Extracted 171 gates and 267 wires to a netlist network with 96 inputs and 115 outputs.

3.72.104.1. Executing ABC.

3.72.105. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$49633$abc$36643$auto$opt_dff.cc:194:make_patterns_logic$9505
Extracted 42 gates and 76 wires to a netlist network with 34 inputs and 30 outputs.

3.72.105.1. Executing ABC.

3.72.106. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$49685$abc$33783$auto$opt_dff.cc:194:make_patterns_logic$10011
Extracted 25 gates and 40 wires to a netlist network with 15 inputs and 23 outputs.

3.72.106.1. Executing ABC.

3.72.107. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$49834$abc$34077$auto$opt_dff.cc:219:make_patterns_logic$9943
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.72.107.1. Executing ABC.

3.72.108. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$49861$abc$40954$u1.u2.fill_buf0
Extracted 49 gates and 84 wires to a netlist network with 35 inputs and 17 outputs.

3.72.108.1. Executing ABC.

3.72.109. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$49943$abc$40954$u1.u2.fill_buf1
Extracted 49 gates and 84 wires to a netlist network with 35 inputs and 17 outputs.

3.72.109.1. Executing ABC.

3.72.110. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$50025$abc$34277$auto$opt_dff.cc:194:make_patterns_logic$9931
Extracted 106 gates and 123 wires to a netlist network with 17 inputs and 9 outputs.

3.72.110.1. Executing ABC.

3.72.111. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$50246$abc$33256$auto$opt_dff.cc:194:make_patterns_logic$10076
Extracted 78 gates and 122 wires to a netlist network with 44 inputs and 9 outputs.

3.72.111.1. Executing ABC.

3.72.112. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$50335$abc$39751$auto$opt_dff.cc:194:make_patterns_logic$9720
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 6 outputs.

3.72.112.1. Executing ABC.

3.72.113. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$50350$abc$37419$auto$opt_dff.cc:194:make_patterns_logic$9611
Extracted 204 gates and 254 wires to a netlist network with 50 inputs and 64 outputs.

3.72.113.1. Executing ABC.

3.72.114. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51674$abc$35212$auto$opt_dff.cc:194:make_patterns_logic$9836
Extracted 66 gates and 100 wires to a netlist network with 34 inputs and 34 outputs.

3.72.114.1. Executing ABC.

3.72.115. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$49511$abc$36325$auto$opt_dff.cc:194:make_patterns_logic$9532
Extracted 98 gates and 168 wires to a netlist network with 70 inputs and 55 outputs.

3.72.115.1. Executing ABC.

3.72.116. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44596$abc$36162$auto$opt_dff.cc:194:make_patterns_logic$9535
Extracted 142 gates and 257 wires to a netlist network with 115 inputs and 63 outputs.

3.72.116.1. Executing ABC.

3.72.117. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51751$abc$35308$auto$opt_dff.cc:194:make_patterns_logic$9869
Extracted 15 gates and 30 wires to a netlist network with 15 inputs and 12 outputs.

3.72.117.1. Executing ABC.

3.72.118. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$51784$abc$36707$auto$opt_dff.cc:194:make_patterns_logic$9453
Extracted 226 gates and 358 wires to a netlist network with 132 inputs and 135 outputs.

3.72.118.1. Executing ABC.

3.72.119. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$52282$abc$35829$auto$opt_dff.cc:219:make_patterns_logic$9897
Extracted 100 gates and 134 wires to a netlist network with 34 inputs and 17 outputs.

3.72.119.1. Executing ABC.

3.72.120. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$47159$abc$38194$auto$opt_dff.cc:194:make_patterns_logic$9726
Extracted 118 gates and 208 wires to a netlist network with 90 inputs and 65 outputs.

3.72.120.1. Executing ABC.

3.72.121. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$52025$abc$39500$auto$opt_dff.cc:194:make_patterns_logic$9744
Extracted 253 gates and 406 wires to a netlist network with 153 inputs and 152 outputs.

3.72.121.1. Executing ABC.

3.72.122. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$48965$abc$34765$auto$opt_dff.cc:194:make_patterns_logic$10002
Extracted 87 gates and 99 wires to a netlist network with 12 inputs and 10 outputs.

3.72.122.1. Executing ABC.

3.72.123. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$50132$abc$37316$auto$opt_dff.cc:194:make_patterns_logic$9629
Extracted 109 gates and 190 wires to a netlist network with 81 inputs and 60 outputs.

3.72.123.1. Executing ABC.

3.72.124. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 1040 gates and 1744 wires to a netlist network with 704 inputs and 137 outputs.

3.72.124.1. Executing ABC.

3.72.125. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$48152$abc$35957$auto$opt_dff.cc:194:make_patterns_logic$9538
Extracted 171 gates and 267 wires to a netlist network with 96 inputs and 109 outputs.

3.72.125.1. Executing ABC.

3.72.126. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45014$abc$38980$auto$opt_dff.cc:194:make_patterns_logic$9826
Extracted 130 gates and 233 wires to a netlist network with 103 inputs and 54 outputs.

3.72.126.1. Executing ABC.

3.72.127. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$52383$lo219
Extracted 64 gates and 129 wires to a netlist network with 65 inputs and 32 outputs.

3.72.127.1. Executing ABC.

3.72.128. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$48436$abc$37625$auto$opt_dff.cc:194:make_patterns_logic$9550
Extracted 216 gates and 342 wires to a netlist network with 126 inputs and 128 outputs.

3.72.128.1. Executing ABC.

3.72.129. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$46026$abc$35381$auto$opt_dff.cc:194:make_patterns_logic$9872
Extracted 468 gates and 680 wires to a netlist network with 212 inputs and 260 outputs.

3.72.129.1. Executing ABC.

3.72.130. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$48811$abc$34963$u1.u0.token_le_1
Extracted 42 gates and 70 wires to a netlist network with 28 inputs and 33 outputs.

3.72.130.1. Executing ABC.

3.72.131. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i
Extracted 2390 gates and 3350 wires to a netlist network with 960 inputs and 662 outputs.

3.72.131.1. Executing ABC.

yosys> abc -dff

3.73. Executing ABC pass (technology mapping using ABC).

3.73.1. Summary of detected clock domains:
  7 cells in clk=\phy_clk_pad_i, en=$abc$55041$abc$44221$abc$35923$auto$opt_dff.cc:219:make_patterns_logic$9689, arst={ }, srst={ }
  23 cells in clk=\phy_clk_pad_i, en=$abc$55049$abc$44230$abc$33545$auto$opt_dff.cc:194:make_patterns_logic$10049, arst={ }, srst={ }
  7 cells in clk=\phy_clk_pad_i, en=$abc$55072$abc$44256$abc$33732$auto$opt_dff.cc:219:make_patterns_logic$9786, arst={ }, srst={ }
  7 cells in clk=\phy_clk_pad_i, en=$abc$55080$abc$44265$abc$35373$auto$opt_dff.cc:219:make_patterns_logic$9682, arst={ }, srst={ }
  4 cells in clk=\phy_clk_pad_i, en=$abc$55089$abc$44273$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$9982, arst={ }, srst={ }
  12 cells in clk=\phy_clk_pad_i, en=$abc$55094$abc$44278$abc$33955$auto$opt_dff.cc:194:make_patterns_logic$9900, arst={ }, srst={ }
  9 cells in clk=\phy_clk_pad_i, en=$abc$55107$abc$44291$abc$33705$auto$opt_dff.cc:219:make_patterns_logic$9758, arst={ }, srst={ }
  7 cells in clk=\phy_clk_pad_i, en=$abc$55118$abc$44301$abc$33724$auto$opt_dff.cc:219:make_patterns_logic$9779, arst={ }, srst={ }
  8 cells in clk=\phy_clk_pad_i, en=$abc$55126$abc$44309$abc$33328$auto$opt_dff.cc:219:make_patterns_logic$9564, arst={ }, srst={ }
  12 cells in clk=\phy_clk_pad_i, en=$abc$55135$abc$44318$abc$33358$auto$opt_dff.cc:194:make_patterns_logic$10067, arst={ }, srst={ }
  11 cells in clk=\phy_clk_pad_i, en=$abc$55147$abc$44330$abc$34266$auto$opt_dff.cc:194:make_patterns_logic$9934, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$55159$abc$44355$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9520, arst={ }, srst={ }
  4 cells in clk=\clk_i, en=$abc$55164$abc$44361$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9644, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$55169$abc$44366$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9714, arst={ }, srst={ }
  9 cells in clk=\phy_clk_pad_i, en=$abc$55174$abc$44372$abc$38583$auto$opt_dff.cc:219:make_patterns_logic$9654, arst={ }, srst={ }
  13 cells in clk=\phy_clk_pad_i, en=$abc$55183$abc$44382$abc$33840$auto$opt_dff.cc:194:make_patterns_logic$10014, arst={ }, srst={ }
  9 cells in clk=\phy_clk_pad_i, en=$abc$55198$abc$44397$abc$33715$auto$opt_dff.cc:219:make_patterns_logic$9772, arst={ }, srst={ }
  10 cells in clk=\phy_clk_pad_i, en=$abc$55209$abc$44406$abc$33695$auto$opt_dff.cc:219:make_patterns_logic$9765, arst={ }, srst={ }
  10 cells in clk=\phy_clk_pad_i, en=$abc$55220$abc$44415$abc$33347$auto$opt_dff.cc:194:make_patterns_logic$10070, arst={ }, srst={ }
  12 cells in clk=\phy_clk_pad_i, en=$abc$55233$abc$44342$abc$33942$auto$opt_dff.cc:194:make_patterns_logic$9903, arst={ }, srst={ }
  2 cells in clk=\clk_i, en=$abc$60836$abc$50556$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9450, arst={ }, srst={ }
  17 cells in clk=\phy_clk_pad_i, en=$abc$55250$abc$44425$abc$36964$auto$opt_dff.cc:194:make_patterns_logic$9638, arst={ }, srst={ }
  32 cells in clk=\phy_clk_pad_i, en=$abc$55268$abc$44520$abc$34667$auto$opt_dff.cc:219:make_patterns_logic$9979, arst={ }, srst={ }
  7 cells in clk=\phy_clk_pad_i, en=$abc$55344$abc$44755$abc$36698$auto$opt_dff.cc:219:make_patterns_logic$9460, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$55351$abc$44763$abc$36636$auto$opt_dff.cc:194:make_patterns_logic$9511, arst={ }, srst={ }
  49 cells in clk=\phy_clk_pad_i, en=$abc$63161$abc$48811$abc$34963$u1.u0.token_le_1, arst={ }, srst={ }
  4 cells in clk=\clk_i, en=$abc$60836$abc$50556$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9547, arst={ }, srst={ }
  7 cells in clk=\phy_clk_pad_i, en=$abc$55362$abc$44774$abc$37619$auto$opt_dff.cc:219:make_patterns_logic$9557, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$55370$abc$44783$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$9832, arst={ }, srst={ }
  7 cells in clk=\phy_clk_pad_i, en=$abc$55375$abc$44789$abc$39745$auto$opt_dff.cc:219:make_patterns_logic$9467, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$55382$abc$44796$abc$38529$auto$opt_dff.cc:194:make_patterns_logic$9441, arst={ }, srst={ }
  8 cells in clk=\phy_clk_pad_i, en=$abc$55387$abc$44801$abc$33243$auto$opt_dff.cc:194:make_patterns_logic$10017, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$abc$55443$abc$44906$abc$39773$auto$opt_dff.cc:219:make_patterns_logic$9495, arst={ }, srst={ }
  8 cells in clk=\phy_clk_pad_i, en=$abc$55451$abc$44991$abc$33829$auto$opt_dff.cc:219:make_patterns_logic$9571, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$55460$abc$45001$abc$38535$auto$opt_dff.cc:194:make_patterns_logic$9705, arst={ }, srst={ }
  7 cells in clk=\phy_clk_pad_i, en=$abc$55467$abc$45008$abc$39767$auto$opt_dff.cc:219:make_patterns_logic$9502, arst={ }, srst={ }
  17 cells in clk=\phy_clk_pad_i, en=$abc$55473$abc$45173$abc$33377$auto$opt_dff.cc:194:make_patterns_logic$10064, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$abc$55492$abc$45191$abc$33740$auto$opt_dff.cc:219:make_patterns_logic$9793, arst={ }, srst={ }
  5 cells in clk=\phy_clk_pad_i, en=$abc$55500$abc$45210$abc$39779$auto$opt_dff.cc:219:make_patterns_logic$9488, arst={ }, srst={ }
  13 cells in clk=\phy_clk_pad_i, en=$abc$55506$abc$45216$abc$39785$auto$opt_dff.cc:194:make_patterns_logic$9444, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$abc$55637$abc$45346$abc$39739$auto$opt_dff.cc:219:make_patterns_logic$9474, arst={ }, srst={ }
  7 cells in clk=\phy_clk_pad_i, en=$abc$55643$abc$45352$abc$39733$auto$opt_dff.cc:219:make_patterns_logic$9481, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$55650$abc$45361$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$9741, arst={ }, srst={ }
  119 cells in clk=\phy_clk_pad_i, en=$abc$55526$abc$45234$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$9928, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$abc$55655$abc$45366$abc$39494$auto$opt_dff.cc:219:make_patterns_logic$9751, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$55662$abc$45373$abc$39446$auto$opt_dff.cc:194:make_patterns_logic$9802, arst={ }, srst={ }
  25 cells in clk=\phy_clk_pad_i, en=$abc$55669$abc$45380$abc$39453$auto$opt_dff.cc:194:make_patterns_logic$9796, arst={ }, srst={ }
  2 cells in clk=\clk_i, en=$abc$60836$abc$50556$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9811, arst={ }, srst={ }
  254 cells in clk=\phy_clk_pad_i, en=$abc$55719$abc$45431$abc$39246$auto$opt_dff.cc:194:make_patterns_logic$9805, arst={ }, srst={ }
  46 cells in clk=\phy_clk_pad_i, en=$abc$56098$abc$45813$abc$33451$auto$opt_dff.cc:194:make_patterns_logic$10055, arst={ }, srst={ }
  11 cells in clk=\phy_clk_pad_i, en=$abc$56145$abc$45860$abc$33855$auto$opt_dff.cc:194:make_patterns_logic$9526, arst={ }, srst={ }
  21 cells in clk=\phy_clk_pad_i, en=$abc$56158$abc$45872$abc$33760$auto$opt_dff.cc:194:make_patterns_logic$10008, arst={ }, srst={ }
  126 cells in clk=\phy_clk_pad_i, en=$abc$56180$abc$45894$abc$34534$auto$opt_dff.cc:194:make_patterns_logic$9985, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$abc$56313$abc$46561$abc$33444$auto$opt_dff.cc:194:make_patterns_logic$10058, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$abc$56320$abc$46568$abc$33338$auto$opt_dff.cc:194:make_patterns_logic$10073, arst={ }, srst={ }
  12 cells in clk=\phy_clk_pad_i, en=$abc$56493$abc$46729$abc$37865$auto$opt_dff.cc:194:make_patterns_logic$9735, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$56513$abc$46745$abc$37571$auto$opt_dff.cc:194:make_patterns_logic$9608, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$56520$abc$50556$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9617, arst={ }, srst={ }
  27 cells in clk=\phy_clk_pad_i, en=$abc$56979$abc$47290$abc$38542$auto$opt_dff.cc:194:make_patterns_logic$9699, arst={ }, srst={ }
  253 cells in clk=\phy_clk_pad_i, en=$abc$57029$abc$47344$abc$38329$auto$opt_dff.cc:194:make_patterns_logic$9708, arst={ }, srst={ }
  45 cells in clk=\phy_clk_pad_i, en=$abc$55397$abc$44810$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$10052, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$57326$abc$50556$abc$35128$auto$opt_dff.cc:194:make_patterns_logic$9854, arst={ }, srst={ }
  4 cells in clk=\clk_i, en=$abc$57333$abc$47797$abc$35107$auto$opt_dff.cc:194:make_patterns_logic$9863, arst={ }, srst={ }
  95 cells in clk=\phy_clk_pad_i, en=$abc$55970$abc$45705$abc$39143$auto$opt_dff.cc:194:make_patterns_logic$9823, arst={ }, srst={ }
  54 cells in clk=\phy_clk_pad_i, en=$abc$57504$abc$44451$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$10005, arst={ }, srst={ }
  74 cells in clk=\phy_clk_pad_i, en=$abc$57563$abc$44913$abc$33867$auto$opt_dff.cc:219:make_patterns_logic$9925, arst={ }, srst={ }
  29 cells in clk=\phy_clk_pad_i, en=$abc$55302$abc$44555$abc$34489$u1.u0.token_le_2, arst={ }, srst={ }
  127 cells in clk=\phy_clk_pad_i, en=$abc$57639$abc$47803$abc$33566$auto$opt_dff.cc:219:make_patterns_logic$10046, arst={ }, srst={ }
  34 cells in clk=\phy_clk_pad_i, en=$abc$57765$abc$47932$abc$37578$auto$opt_dff.cc:194:make_patterns_logic$9602, arst={ }, srst={ }
  14 cells in clk=\phy_clk_pad_i, en=$abc$57955$abc$48136$abc$35939$auto$opt_dff.cc:194:make_patterns_logic$9541, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$abc$57971$abc$48327$abc$35931$auto$opt_dff.cc:219:make_patterns_logic$9696, arst={ }, srst={ }
  5 cells in clk=\phy_clk_pad_i, en=$abc$57997$abc$48355$abc$35188$auto$opt_dff.cc:219:make_patterns_logic$9585, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$abc$58003$abc$48361$abc$35204$auto$opt_dff.cc:219:make_patterns_logic$9599, arst={ }, srst={ }
  10 cells in clk=\phy_clk_pad_i, en=$abc$58009$abc$48367$abc$35336$auto$opt_dff.cc:194:make_patterns_logic$9623, arst={ }, srst={ }
  4 cells in clk=\phy_clk_pad_i, en=$abc$58023$abc$48379$abc$35348$auto$opt_dff.cc:219:make_patterns_logic$9661, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$abc$58029$abc$48385$abc$35357$auto$opt_dff.cc:219:make_patterns_logic$9668, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$abc$58035$abc$48391$abc$35365$auto$opt_dff.cc:219:make_patterns_logic$9675, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$57977$abc$48333$abc$35157$auto$simplemap.cc:251:simplemap_eqne$22826[1], arst={ }, srst={ }
  4 cells in clk=\phy_clk_pad_i, en=$abc$58041$abc$48397$abc$35177$auto$opt_dff.cc:219:make_patterns_logic$9578, arst={ }, srst={ }
  4 cells in clk=\phy_clk_pad_i, en=$abc$58048$abc$48403$abc$35196$auto$opt_dff.cc:219:make_patterns_logic$9592, arst={ }, srst={ }
  12 cells in clk=\phy_clk_pad_i, en=$abc$58055$abc$45198$abc$33748$auto$opt_dff.cc:194:make_patterns_logic$9817, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$58068$abc$48409$abc$35301$auto$opt_dff.cc:194:make_patterns_logic$9842, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$58075$abc$48415$abc$35142$auto$opt_dff.cc:194:make_patterns_logic$9848, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$60836$abc$50556$abc$35121$auto$opt_dff.cc:194:make_patterns_logic$9857, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$58088$abc$50556$abc$35099$auto$opt_dff.cc:194:make_patterns_logic$9866, arst={ }, srst={ }
  1 cells in clk=\clk_i, en=$abc$60836$abc$50556$abc$35150$auto$opt_dff.cc:194:make_patterns_logic$9845, arst={ }, srst={ }
  1 cells in clk=\clk_i, en=$abc$58098$abc$50556$abc$35135$auto$opt_dff.cc:194:make_patterns_logic$9851, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$58103$abc$48725$abc$35114$auto$opt_dff.cc:194:make_patterns_logic$9860, arst={ }, srst={ }
  18 cells in clk=\phy_clk_pad_i, en=$abc$58109$abc$48730$abc$35072$auto$opt_dff.cc:219:make_patterns_logic$9950, arst={ }, srst={ }
  18 cells in clk=\phy_clk_pad_i, en=$abc$58136$abc$48757$abc$35045$auto$opt_dff.cc:219:make_patterns_logic$9957, arst={ }, srst={ }
  18 cells in clk=\phy_clk_pad_i, en=$abc$58163$abc$48784$abc$35018$auto$opt_dff.cc:219:make_patterns_logic$9964, arst={ }, srst={ }
  5 cells in clk=\phy_clk_pad_i, en=$abc$58190$abc$48856$abc$34957$auto$opt_dff.cc:194:make_patterns_logic$9990, arst={ }, srst={ }
  32 cells in clk=\phy_clk_pad_i, en=$abc$58196$abc$48863$abc$34919$auto$opt_dff.cc:194:make_patterns_logic$9996, arst={ }, srst={ }
  7 cells in clk=\phy_clk_pad_i, en=$abc$58229$abc$48896$abc$34951$auto$opt_dff.cc:194:make_patterns_logic$9993, arst={ }, srst={ }
  29 cells in clk=\phy_clk_pad_i, en=$abc$58236$abc$48902$abc$34854$u1.u0.data_valid_d, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$abc$58299$abc$49053$abc$33970$auto$opt_dff.cc:194:make_patterns_logic$9968, arst={ }, srst={ }
  249 cells in clk=\phy_clk_pad_i, en=$abc$58306$abc$49059$abc$36460$auto$opt_dff.cc:194:make_patterns_logic$9514, arst={ }, srst={ }
  152 cells in clk=\phy_clk_pad_i, en=$abc$56329$abc$46576$abc$37883$auto$opt_dff.cc:194:make_patterns_logic$9732, arst={ }, srst={ }
  177 cells in clk=\phy_clk_pad_i, en=$abc$58560$abc$49314$abc$36982$auto$opt_dff.cc:194:make_patterns_logic$9635, arst={ }, srst={ }
  20 cells in clk=\phy_clk_pad_i, en=$abc$58740$abc$49633$abc$36643$auto$opt_dff.cc:194:make_patterns_logic$9505, arst={ }, srst={ }
  23 cells in clk=\phy_clk_pad_i, en=$abc$58796$abc$49685$abc$33783$auto$opt_dff.cc:194:make_patterns_logic$10011, arst={ }, srst={ }
  18 cells in clk=\phy_clk_pad_i, en=$abc$58842$abc$49834$abc$34077$auto$opt_dff.cc:219:make_patterns_logic$9943, arst={ }, srst={ }
  49 cells in clk=\phy_clk_pad_i, en=$abc$58869$abc$49861$abc$40954$u1.u2.fill_buf0, arst={ }, srst={ }
  49 cells in clk=\phy_clk_pad_i, en=$abc$58951$abc$49943$abc$40954$u1.u2.fill_buf1, arst={ }, srst={ }
  104 cells in clk=\phy_clk_pad_i, en=$abc$59033$abc$50025$abc$34277$auto$opt_dff.cc:194:make_patterns_logic$9931, arst={ }, srst={ }
  84 cells in clk=\phy_clk_pad_i, en=$abc$59138$abc$50246$abc$33256$auto$opt_dff.cc:194:make_patterns_logic$10076, arst={ }, srst={ }
  13 cells in clk=\phy_clk_pad_i, en=$abc$59224$abc$50335$abc$39751$auto$opt_dff.cc:194:make_patterns_logic$9720, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$abc$59461$abc$51674$abc$35212$auto$opt_dff.cc:194:make_patterns_logic$9836, arst={ }, srst={ }
  115 cells in clk=\phy_clk_pad_i, en=$abc$59535$abc$49511$abc$36325$auto$opt_dff.cc:194:make_patterns_logic$9532, arst={ }, srst={ }
  231 cells in clk=\phy_clk_pad_i, en=$abc$59237$abc$50350$abc$37419$auto$opt_dff.cc:194:make_patterns_logic$9611, arst={ }, srst={ }
  133 cells in clk=\phy_clk_pad_i, en=$abc$59656$abc$44596$abc$36162$auto$opt_dff.cc:194:make_patterns_logic$9535, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$59817$abc$51751$abc$35308$auto$opt_dff.cc:194:make_patterns_logic$9869, arst={ }, srst={ }
  262 cells in clk=\phy_clk_pad_i, en=$abc$56692$abc$46914$abc$38589$auto$opt_dff.cc:194:make_patterns_logic$9647, arst={ }, srst={ }
  99 cells in clk=\phy_clk_pad_i, en=$abc$60104$abc$52282$abc$35829$auto$opt_dff.cc:219:make_patterns_logic$9897, arst={ }, srst={ }
  111 cells in clk=\phy_clk_pad_i, en=$abc$60205$abc$47159$abc$38194$auto$opt_dff.cc:194:make_patterns_logic$9726, arst={ }, srst={ }
  251 cells in clk=\phy_clk_pad_i, en=$abc$59847$abc$51784$abc$36707$auto$opt_dff.cc:194:make_patterns_logic$9453, arst={ }, srst={ }
  244 cells in clk=\phy_clk_pad_i, en=$abc$60336$abc$52025$abc$39500$auto$opt_dff.cc:194:make_patterns_logic$9744, arst={ }, srst={ }
  84 cells in clk=\phy_clk_pad_i, en=$abc$60625$abc$48965$abc$34765$auto$opt_dff.cc:194:make_patterns_logic$10002, arst={ }, srst={ }
  154 cells in clk=\phy_clk_pad_i, en=$abc$56526$abc$46756$abc$38832$auto$opt_dff.cc:194:make_patterns_logic$9829, arst={ }, srst={ }
  72 cells in clk=\phy_clk_pad_i, en=$abc$60710$abc$50132$abc$37316$auto$opt_dff.cc:194:make_patterns_logic$9629, arst={ }, srst={ }
  172 cells in clk=\phy_clk_pad_i, en=$abc$61943$abc$48152$abc$35957$auto$opt_dff.cc:194:make_patterns_logic$9538, arst={ }, srst={ }
  40 cells in clk=\phy_clk_pad_i, en=$abc$57285$abc$44856$abc$33396$auto$opt_dff.cc:194:make_patterns_logic$10061, arst={ }, srst={ }
  136 cells in clk=\phy_clk_pad_i, en=$abc$57817$abc$47985$abc$37153$auto$opt_dff.cc:194:make_patterns_logic$9632, arst={ }, srst={ }
  124 cells in clk=\phy_clk_pad_i, en=$abc$62117$abc$45014$abc$38980$auto$opt_dff.cc:194:make_patterns_logic$9826, arst={ }, srst={ }
  149 cells in clk=\phy_clk_pad_i, en=$abc$57341$abc$47629$abc$38031$auto$opt_dff.cc:194:make_patterns_logic$9729, arst={ }, srst={ }
  64 cells in clk=\phy_clk_pad_i, en=$abc$63213$lo218, arst={ }, srst={ }
  212 cells in clk=\phy_clk_pad_i, en=$abc$62366$abc$48436$abc$37625$auto$opt_dff.cc:194:make_patterns_logic$9550, arst={ }, srst={ }
  1021 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  482 cells in clk=\phy_clk_pad_i, en=$abc$62628$abc$46026$abc$35381$auto$opt_dff.cc:194:make_patterns_logic$9872, arst={ }, srst={ }
  2365 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst={ }

3.73.2. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55041$abc$44221$abc$35923$auto$opt_dff.cc:219:make_patterns_logic$9689
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 4 outputs.

3.73.2.1. Executing ABC.

3.73.3. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55049$abc$44230$abc$33545$auto$opt_dff.cc:194:make_patterns_logic$10049
Extracted 23 gates and 43 wires to a netlist network with 20 inputs and 18 outputs.

3.73.3.1. Executing ABC.

3.73.4. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55072$abc$44256$abc$33732$auto$opt_dff.cc:219:make_patterns_logic$9786
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 4 outputs.

3.73.4.1. Executing ABC.

3.73.5. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55080$abc$44265$abc$35373$auto$opt_dff.cc:219:make_patterns_logic$9682
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 4 outputs.

3.73.5.1. Executing ABC.

3.73.6. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55089$abc$44273$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$9982
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.73.6.1. Executing ABC.

3.73.7. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55094$abc$44278$abc$33955$auto$opt_dff.cc:194:make_patterns_logic$9900
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 8 outputs.

3.73.7.1. Executing ABC.

3.73.8. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55107$abc$44291$abc$33705$auto$opt_dff.cc:219:make_patterns_logic$9758
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 5 outputs.

3.73.8.1. Executing ABC.

3.73.9. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55118$abc$44301$abc$33724$auto$opt_dff.cc:219:make_patterns_logic$9779
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 5 outputs.

3.73.9.1. Executing ABC.

3.73.10. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55126$abc$44309$abc$33328$auto$opt_dff.cc:219:make_patterns_logic$9564
Extracted 8 gates and 18 wires to a netlist network with 10 inputs and 5 outputs.

3.73.10.1. Executing ABC.

3.73.11. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55135$abc$44318$abc$33358$auto$opt_dff.cc:194:make_patterns_logic$10067
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 4 outputs.

3.73.11.1. Executing ABC.

3.73.12. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55147$abc$44330$abc$34266$auto$opt_dff.cc:194:make_patterns_logic$9934
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 3 outputs.

3.73.12.1. Executing ABC.

3.73.13. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55159$abc$44355$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9520
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.73.13.1. Executing ABC.

3.73.14. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55164$abc$44361$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9644
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.73.14.1. Executing ABC.

3.73.15. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55169$abc$44366$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9714
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.73.15.1. Executing ABC.

3.73.16. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55174$abc$44372$abc$38583$auto$opt_dff.cc:219:make_patterns_logic$9654
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 6 outputs.

3.73.16.1. Executing ABC.

3.73.17. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55183$abc$44382$abc$33840$auto$opt_dff.cc:194:make_patterns_logic$10014
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 7 outputs.

3.73.17.1. Executing ABC.

3.73.18. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55198$abc$44397$abc$33715$auto$opt_dff.cc:219:make_patterns_logic$9772
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 5 outputs.

3.73.18.1. Executing ABC.

3.73.19. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55209$abc$44406$abc$33695$auto$opt_dff.cc:219:make_patterns_logic$9765
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.73.19.1. Executing ABC.

3.73.20. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55220$abc$44415$abc$33347$auto$opt_dff.cc:194:make_patterns_logic$10070
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 3 outputs.

3.73.20.1. Executing ABC.

3.73.21. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55233$abc$44342$abc$33942$auto$opt_dff.cc:194:make_patterns_logic$9903
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 6 outputs.

3.73.21.1. Executing ABC.

3.73.22. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60836$abc$50556$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9450
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 1 outputs.

3.73.22.1. Executing ABC.

3.73.23. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55250$abc$44425$abc$36964$auto$opt_dff.cc:194:make_patterns_logic$9638
Extracted 17 gates and 32 wires to a netlist network with 15 inputs and 9 outputs.

3.73.23.1. Executing ABC.

3.73.24. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55268$abc$44520$abc$34667$auto$opt_dff.cc:219:make_patterns_logic$9979
Extracted 32 gates and 39 wires to a netlist network with 7 inputs and 8 outputs.

3.73.24.1. Executing ABC.

3.73.25. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55344$abc$44755$abc$36698$auto$opt_dff.cc:219:make_patterns_logic$9460
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 4 outputs.

3.73.25.1. Executing ABC.

3.73.26. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55351$abc$44763$abc$36636$auto$opt_dff.cc:194:make_patterns_logic$9511
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.73.26.1. Executing ABC.

3.73.27. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$63161$abc$48811$abc$34963$u1.u0.token_le_1
Extracted 49 gates and 83 wires to a netlist network with 34 inputs and 39 outputs.

3.73.27.1. Executing ABC.

3.73.28. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60836$abc$50556$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9547
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.73.28.1. Executing ABC.

3.73.29. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55362$abc$44774$abc$37619$auto$opt_dff.cc:219:make_patterns_logic$9557
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 4 outputs.

3.73.29.1. Executing ABC.

3.73.30. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55370$abc$44783$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$9832
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.73.30.1. Executing ABC.

3.73.31. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55375$abc$44789$abc$39745$auto$opt_dff.cc:219:make_patterns_logic$9467
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 4 outputs.

3.73.31.1. Executing ABC.

3.73.32. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55382$abc$44796$abc$38529$auto$opt_dff.cc:194:make_patterns_logic$9441
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.73.32.1. Executing ABC.

3.73.33. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55387$abc$44801$abc$33243$auto$opt_dff.cc:194:make_patterns_logic$10017
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 5 outputs.

3.73.33.1. Executing ABC.

3.73.34. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55443$abc$44906$abc$39773$auto$opt_dff.cc:219:make_patterns_logic$9495
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 4 outputs.

3.73.34.1. Executing ABC.

3.73.35. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55451$abc$44991$abc$33829$auto$opt_dff.cc:219:make_patterns_logic$9571
Extracted 8 gates and 18 wires to a netlist network with 10 inputs and 5 outputs.

3.73.35.1. Executing ABC.

3.73.36. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55460$abc$45001$abc$38535$auto$opt_dff.cc:194:make_patterns_logic$9705
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.73.36.1. Executing ABC.

3.73.37. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55467$abc$45008$abc$39767$auto$opt_dff.cc:219:make_patterns_logic$9502
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 5 outputs.

3.73.37.1. Executing ABC.

3.73.38. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55473$abc$45173$abc$33377$auto$opt_dff.cc:194:make_patterns_logic$10064
Extracted 17 gates and 22 wires to a netlist network with 5 inputs and 3 outputs.

3.73.38.1. Executing ABC.

3.73.39. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55492$abc$45191$abc$33740$auto$opt_dff.cc:219:make_patterns_logic$9793
Extracted 6 gates and 14 wires to a netlist network with 8 inputs and 4 outputs.

3.73.39.1. Executing ABC.

3.73.40. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55500$abc$45210$abc$39779$auto$opt_dff.cc:219:make_patterns_logic$9488
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 4 outputs.

3.73.40.1. Executing ABC.

3.73.41. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55506$abc$45216$abc$39785$auto$opt_dff.cc:194:make_patterns_logic$9444
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 10 outputs.

3.73.41.1. Executing ABC.

3.73.42. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55637$abc$45346$abc$39739$auto$opt_dff.cc:219:make_patterns_logic$9474
Extracted 6 gates and 14 wires to a netlist network with 8 inputs and 4 outputs.

3.73.42.1. Executing ABC.

3.73.43. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55643$abc$45352$abc$39733$auto$opt_dff.cc:219:make_patterns_logic$9481
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 5 outputs.

3.73.43.1. Executing ABC.

3.73.44. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55650$abc$45361$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$9741
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.73.44.1. Executing ABC.

3.73.45. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55526$abc$45234$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$9928
Extracted 119 gates and 189 wires to a netlist network with 70 inputs and 87 outputs.

3.73.45.1. Executing ABC.

3.73.46. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55655$abc$45366$abc$39494$auto$opt_dff.cc:219:make_patterns_logic$9751
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.73.46.1. Executing ABC.

3.73.47. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55662$abc$45373$abc$39446$auto$opt_dff.cc:194:make_patterns_logic$9802
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.73.47.1. Executing ABC.

3.73.48. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55669$abc$45380$abc$39453$auto$opt_dff.cc:194:make_patterns_logic$9796
Extracted 25 gates and 48 wires to a netlist network with 23 inputs and 20 outputs.

3.73.48.1. Executing ABC.

3.73.49. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60836$abc$50556$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9811
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.

3.73.49.1. Executing ABC.

3.73.50. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55719$abc$45431$abc$39246$auto$opt_dff.cc:194:make_patterns_logic$9805
Extracted 254 gates and 330 wires to a netlist network with 76 inputs and 114 outputs.

3.73.50.1. Executing ABC.

3.73.51. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$56098$abc$45813$abc$33451$auto$opt_dff.cc:194:make_patterns_logic$10055
Extracted 46 gates and 48 wires to a netlist network with 2 inputs and 12 outputs.

3.73.51.1. Executing ABC.

3.73.52. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$56145$abc$45860$abc$33855$auto$opt_dff.cc:194:make_patterns_logic$9526
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 6 outputs.

3.73.52.1. Executing ABC.

3.73.53. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$56158$abc$45872$abc$33760$auto$opt_dff.cc:194:make_patterns_logic$10008
Extracted 21 gates and 26 wires to a netlist network with 5 inputs and 5 outputs.

3.73.53.1. Executing ABC.

3.73.54. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$56180$abc$45894$abc$34534$auto$opt_dff.cc:194:make_patterns_logic$9985
Extracted 126 gates and 161 wires to a netlist network with 35 inputs and 25 outputs.

3.73.54.1. Executing ABC.

3.73.55. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$56313$abc$46561$abc$33444$auto$opt_dff.cc:194:make_patterns_logic$10058
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.73.55.1. Executing ABC.

3.73.56. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$56320$abc$46568$abc$33338$auto$opt_dff.cc:194:make_patterns_logic$10073
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.73.56.1. Executing ABC.

3.73.57. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$56493$abc$46729$abc$37865$auto$opt_dff.cc:194:make_patterns_logic$9735
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 8 outputs.

3.73.57.1. Executing ABC.

3.73.58. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$56513$abc$46745$abc$37571$auto$opt_dff.cc:194:make_patterns_logic$9608
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.73.58.1. Executing ABC.

3.73.59. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$56520$abc$50556$abc$39801$auto$opt_dff.cc:194:make_patterns_logic$9617
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.73.59.1. Executing ABC.

3.73.60. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$56979$abc$47290$abc$38542$auto$opt_dff.cc:194:make_patterns_logic$9699
Extracted 27 gates and 49 wires to a netlist network with 22 inputs and 22 outputs.

3.73.60.1. Executing ABC.

3.73.61. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57029$abc$47344$abc$38329$auto$opt_dff.cc:194:make_patterns_logic$9708
Extracted 253 gates and 332 wires to a netlist network with 79 inputs and 119 outputs.

3.73.61.1. Executing ABC.

3.73.62. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55397$abc$44810$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$10052
Extracted 45 gates and 48 wires to a netlist network with 3 inputs and 11 outputs.

3.73.62.1. Executing ABC.

3.73.63. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57326$abc$50556$abc$35128$auto$opt_dff.cc:194:make_patterns_logic$9854
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.73.63.1. Executing ABC.

3.73.64. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57333$abc$47797$abc$35107$auto$opt_dff.cc:194:make_patterns_logic$9863
Extracted 4 gates and 10 wires to a netlist network with 6 inputs and 3 outputs.

3.73.64.1. Executing ABC.

3.73.65. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55970$abc$45705$abc$39143$auto$opt_dff.cc:194:make_patterns_logic$9823
Extracted 95 gates and 162 wires to a netlist network with 67 inputs and 55 outputs.

3.73.65.1. Executing ABC.

3.73.66. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57504$abc$44451$abc$40954$auto$opt_dff.cc:194:make_patterns_logic$10005
Extracted 54 gates and 71 wires to a netlist network with 17 inputs and 23 outputs.

3.73.66.1. Executing ABC.

3.73.67. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57563$abc$44913$abc$33867$auto$opt_dff.cc:219:make_patterns_logic$9925
Extracted 74 gates and 101 wires to a netlist network with 27 inputs and 12 outputs.

3.73.67.1. Executing ABC.

3.73.68. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$55302$abc$44555$abc$34489$u1.u0.token_le_2
Extracted 29 gates and 52 wires to a netlist network with 23 inputs and 23 outputs.

3.73.68.1. Executing ABC.

3.73.69. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57639$abc$47803$abc$33566$auto$opt_dff.cc:219:make_patterns_logic$10046
Extracted 127 gates and 168 wires to a netlist network with 41 inputs and 27 outputs.

3.73.69.1. Executing ABC.

3.73.70. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57765$abc$47932$abc$37578$auto$opt_dff.cc:194:make_patterns_logic$9602
Extracted 34 gates and 64 wires to a netlist network with 30 inputs and 26 outputs.

3.73.70.1. Executing ABC.

3.73.71. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57955$abc$48136$abc$35939$auto$opt_dff.cc:194:make_patterns_logic$9541
Extracted 14 gates and 27 wires to a netlist network with 13 inputs and 11 outputs.

3.73.71.1. Executing ABC.

3.73.72. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57971$abc$48327$abc$35931$auto$opt_dff.cc:219:make_patterns_logic$9696
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.73.72.1. Executing ABC.

3.73.73. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57997$abc$48355$abc$35188$auto$opt_dff.cc:219:make_patterns_logic$9585
Extracted 5 gates and 12 wires to a netlist network with 7 inputs and 4 outputs.

3.73.73.1. Executing ABC.

3.73.74. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$58003$abc$48361$abc$35204$auto$opt_dff.cc:219:make_patterns_logic$9599
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.73.74.1. Executing ABC.

3.73.75. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$58009$abc$48367$abc$35336$auto$opt_dff.cc:194:make_patterns_logic$9623
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 5 outputs.

3.73.75.1. Executing ABC.

3.73.76. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$58023$abc$48379$abc$35348$auto$opt_dff.cc:219:make_patterns_logic$9661
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 2 outputs.

3.73.76.1. Executing ABC.

3.73.77. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$58029$abc$48385$abc$35357$auto$opt_dff.cc:219:make_patterns_logic$9668
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.73.77.1. Executing ABC.

3.73.78. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$58035$abc$48391$abc$35365$auto$opt_dff.cc:219:make_patterns_logic$9675
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.73.78.1. Executing ABC.

3.73.79. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57977$abc$48333$abc$35157$auto$simplemap.cc:251:simplemap_eqne$22826[1]
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.73.79.1. Executing ABC.

3.73.80. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$58041$abc$48397$abc$35177$auto$opt_dff.cc:219:make_patterns_logic$9578
Extracted 4 gates and 10 wires to a netlist network with 6 inputs and 3 outputs.

3.73.80.1. Executing ABC.

3.73.81. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$58048$abc$48403$abc$35196$auto$opt_dff.cc:219:make_patterns_logic$9592
Extracted 4 gates and 10 wires to a netlist network with 6 inputs and 3 outputs.

3.73.81.1. Executing ABC.

3.73.82. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$58055$abc$45198$abc$33748$auto$opt_dff.cc:194:make_patterns_logic$9817
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 7 outputs.

3.73.82.1. Executing ABC.

3.73.83. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58068$abc$48409$abc$35301$auto$opt_dff.cc:194:make_patterns_logic$9842
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 5 outputs.

3.73.83.1. Executing ABC.

3.73.84. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58075$abc$48415$abc$35142$auto$opt_dff.cc:194:make_patterns_logic$9848
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 3 outputs.

3.73.84.1. Executing ABC.

3.73.85. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60836$abc$50556$abc$35121$auto$opt_dff.cc:194:make_patterns_logic$9857
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.73.85.1. Executing ABC.

3.73.86. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58088$abc$50556$abc$35099$auto$opt_dff.cc:194:make_patterns_logic$9866
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.73.86.1. Executing ABC.

3.73.87. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60836$abc$50556$abc$35150$auto$opt_dff.cc:194:make_patterns_logic$9845
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

3.73.87.1. Executing ABC.

3.73.88. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58098$abc$50556$abc$35135$auto$opt_dff.cc:194:make_patterns_logic$9851
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

3.73.88.1. Executing ABC.

3.73.89. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58103$abc$48725$abc$35114$auto$opt_dff.cc:194:make_patterns_logic$9860
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 3 outputs.

3.73.89.1. Executing ABC.

3.73.90. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$58109$abc$48730$abc$35072$auto$opt_dff.cc:219:make_patterns_logic$9950
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.73.90.1. Executing ABC.

3.73.91. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$58136$abc$48757$abc$35045$auto$opt_dff.cc:219:make_patterns_logic$9957
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.73.91.1. Executing ABC.

3.73.92. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$58163$abc$48784$abc$35018$auto$opt_dff.cc:219:make_patterns_logic$9964
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.73.92.1. Executing ABC.

3.73.93. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$58190$abc$48856$abc$34957$auto$opt_dff.cc:194:make_patterns_logic$9990
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 3 outputs.

3.73.93.1. Executing ABC.

3.73.94. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$58196$abc$48863$abc$34919$auto$opt_dff.cc:194:make_patterns_logic$9996
Extracted 32 gates and 44 wires to a netlist network with 12 inputs and 16 outputs.

3.73.94.1. Executing ABC.

3.73.95. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$58229$abc$48896$abc$34951$auto$opt_dff.cc:194:make_patterns_logic$9993
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 3 outputs.

3.73.95.1. Executing ABC.

3.73.96. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$58236$abc$48902$abc$34854$u1.u0.data_valid_d
Extracted 29 gates and 43 wires to a netlist network with 14 inputs and 9 outputs.

3.73.96.1. Executing ABC.

3.73.97. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$58299$abc$49053$abc$33970$auto$opt_dff.cc:194:make_patterns_logic$9968
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 3 outputs.

3.73.97.1. Executing ABC.

3.73.98. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$58306$abc$49059$abc$36460$auto$opt_dff.cc:194:make_patterns_logic$9514
Extracted 249 gates and 308 wires to a netlist network with 59 inputs and 81 outputs.

3.73.98.1. Executing ABC.

3.73.99. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$56329$abc$46576$abc$37883$auto$opt_dff.cc:194:make_patterns_logic$9732
Extracted 152 gates and 235 wires to a netlist network with 83 inputs and 86 outputs.

3.73.99.1. Executing ABC.

3.73.100. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$58560$abc$49314$abc$36982$auto$opt_dff.cc:194:make_patterns_logic$9635
Extracted 177 gates and 272 wires to a netlist network with 95 inputs and 110 outputs.

3.73.100.1. Executing ABC.

3.73.101. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$58740$abc$49633$abc$36643$auto$opt_dff.cc:194:make_patterns_logic$9505
Extracted 20 gates and 35 wires to a netlist network with 15 inputs and 14 outputs.

3.73.101.1. Executing ABC.

3.73.102. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$58796$abc$49685$abc$33783$auto$opt_dff.cc:194:make_patterns_logic$10011
Extracted 23 gates and 37 wires to a netlist network with 14 inputs and 23 outputs.

3.73.102.1. Executing ABC.

3.73.103. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$58842$abc$49834$abc$34077$auto$opt_dff.cc:219:make_patterns_logic$9943
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.73.103.1. Executing ABC.

3.73.104. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$58869$abc$49861$abc$40954$u1.u2.fill_buf0
Extracted 49 gates and 84 wires to a netlist network with 35 inputs and 17 outputs.

3.73.104.1. Executing ABC.

3.73.105. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$58951$abc$49943$abc$40954$u1.u2.fill_buf1
Extracted 49 gates and 84 wires to a netlist network with 35 inputs and 17 outputs.

3.73.105.1. Executing ABC.

3.73.106. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$59033$abc$50025$abc$34277$auto$opt_dff.cc:194:make_patterns_logic$9931
Extracted 104 gates and 121 wires to a netlist network with 17 inputs and 9 outputs.

3.73.106.1. Executing ABC.

3.73.107. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$59138$abc$50246$abc$33256$auto$opt_dff.cc:194:make_patterns_logic$10076
Extracted 84 gates and 136 wires to a netlist network with 52 inputs and 11 outputs.

3.73.107.1. Executing ABC.

3.73.108. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$59224$abc$50335$abc$39751$auto$opt_dff.cc:194:make_patterns_logic$9720
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 6 outputs.

3.73.108.1. Executing ABC.

3.73.109. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$59461$abc$51674$abc$35212$auto$opt_dff.cc:194:make_patterns_logic$9836
Extracted 71 gates and 107 wires to a netlist network with 36 inputs and 36 outputs.

3.73.109.1. Executing ABC.

3.73.110. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$59535$abc$49511$abc$36325$auto$opt_dff.cc:194:make_patterns_logic$9532
Extracted 115 gates and 202 wires to a netlist network with 87 inputs and 64 outputs.

3.73.110.1. Executing ABC.

3.73.111. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$59237$abc$50350$abc$37419$auto$opt_dff.cc:194:make_patterns_logic$9611
Extracted 231 gates and 279 wires to a netlist network with 48 inputs and 61 outputs.

3.73.111.1. Executing ABC.

3.73.112. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$59656$abc$44596$abc$36162$auto$opt_dff.cc:194:make_patterns_logic$9535
Extracted 133 gates and 239 wires to a netlist network with 106 inputs and 54 outputs.

3.73.112.1. Executing ABC.

3.73.113. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$59817$abc$51751$abc$35308$auto$opt_dff.cc:194:make_patterns_logic$9869
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 13 outputs.

3.73.113.1. Executing ABC.

3.73.114. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$56692$abc$46914$abc$38589$auto$opt_dff.cc:194:make_patterns_logic$9647
Extracted 262 gates and 420 wires to a netlist network with 158 inputs and 158 outputs.

3.73.114.1. Executing ABC.

3.73.115. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$60104$abc$52282$abc$35829$auto$opt_dff.cc:219:make_patterns_logic$9897
Extracted 99 gates and 132 wires to a netlist network with 33 inputs and 17 outputs.

3.73.115.1. Executing ABC.

3.73.116. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$60205$abc$47159$abc$38194$auto$opt_dff.cc:194:make_patterns_logic$9726
Extracted 111 gates and 194 wires to a netlist network with 83 inputs and 65 outputs.

3.73.116.1. Executing ABC.

3.73.117. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$59847$abc$51784$abc$36707$auto$opt_dff.cc:194:make_patterns_logic$9453
Extracted 251 gates and 393 wires to a netlist network with 142 inputs and 141 outputs.

3.73.117.1. Executing ABC.

3.73.118. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$60336$abc$52025$abc$39500$auto$opt_dff.cc:194:make_patterns_logic$9744
Extracted 244 gates and 390 wires to a netlist network with 146 inputs and 136 outputs.

3.73.118.1. Executing ABC.

3.73.119. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$60625$abc$48965$abc$34765$auto$opt_dff.cc:194:make_patterns_logic$10002
Extracted 84 gates and 96 wires to a netlist network with 12 inputs and 10 outputs.

3.73.119.1. Executing ABC.

3.73.120. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$56526$abc$46756$abc$38832$auto$opt_dff.cc:194:make_patterns_logic$9829
Extracted 154 gates and 238 wires to a netlist network with 84 inputs and 85 outputs.

3.73.120.1. Executing ABC.

3.73.121. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$60710$abc$50132$abc$37316$auto$opt_dff.cc:194:make_patterns_logic$9629
Extracted 72 gates and 116 wires to a netlist network with 44 inputs and 39 outputs.

3.73.121.1. Executing ABC.

3.73.122. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$61943$abc$48152$abc$35957$auto$opt_dff.cc:194:make_patterns_logic$9538
Extracted 172 gates and 269 wires to a netlist network with 97 inputs and 107 outputs.

3.73.122.1. Executing ABC.

3.73.123. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57285$abc$44856$abc$33396$auto$opt_dff.cc:194:make_patterns_logic$10061
Extracted 40 gates and 52 wires to a netlist network with 12 inputs and 22 outputs.

3.73.123.1. Executing ABC.

3.73.124. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57817$abc$47985$abc$37153$auto$opt_dff.cc:194:make_patterns_logic$9632
Extracted 136 gates and 245 wires to a netlist network with 109 inputs and 60 outputs.

3.73.124.1. Executing ABC.

3.73.125. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$62117$abc$45014$abc$38980$auto$opt_dff.cc:194:make_patterns_logic$9826
Extracted 124 gates and 221 wires to a netlist network with 97 inputs and 50 outputs.

3.73.125.1. Executing ABC.

3.73.126. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57341$abc$47629$abc$38031$auto$opt_dff.cc:194:make_patterns_logic$9729
Extracted 149 gates and 271 wires to a netlist network with 122 inputs and 65 outputs.

3.73.126.1. Executing ABC.

3.73.127. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$63213$lo218
Extracted 64 gates and 129 wires to a netlist network with 65 inputs and 32 outputs.

3.73.127.1. Executing ABC.

3.73.128. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$62366$abc$48436$abc$37625$auto$opt_dff.cc:194:make_patterns_logic$9550
Extracted 212 gates and 331 wires to a netlist network with 119 inputs and 117 outputs.

3.73.128.1. Executing ABC.

3.73.129. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 1021 gates and 1719 wires to a netlist network with 698 inputs and 131 outputs.

3.73.129.1. Executing ABC.

3.73.130. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$62628$abc$46026$abc$35381$auto$opt_dff.cc:194:make_patterns_logic$9872
Extracted 476 gates and 711 wires to a netlist network with 235 inputs and 257 outputs.

3.73.130.1. Executing ABC.

3.73.131. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i
Extracted 2354 gates and 3288 wires to a netlist network with 934 inputs and 643 outputs.

3.73.131.1. Executing ABC.

yosys> opt_ffinv

3.74. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 7 inverters.

yosys> opt -sat -nosdff

3.75. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.75.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
<suppressed ~12 debug messages>

yosys> opt_merge -nomux

3.75.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
<suppressed ~834 debug messages>
Removed a total of 278 cells.

yosys> opt_muxtree

3.75.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.75.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.75.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.75.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.75.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 5 unused cells and 59003 unused wires.
<suppressed ~447 debug messages>

yosys> opt_expr

3.75.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

3.75.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.75.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.75.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.75.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.75.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.75.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..

yosys> opt_expr

3.75.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

3.75.16. Finished OPT passes. (There is nothing left to do.)

yosys> bmuxmap

3.76. Executing BMUXMAP pass.

yosys> demuxmap

3.77. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /home/users/temp_dir/yosys_hP3pBf/abc_tmp_1.scr

3.78. Executing ABC pass (technology mapping using ABC).

3.78.1. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Extracted 7546 gates and 9222 wires to a netlist network with 1676 inputs and 1378 outputs.

3.78.1.1. Executing ABC.
DE:   #PIs = 1676  #Luts =  2504  Max Lvl =  11  Avg Lvl =   3.98  [   0.18 sec. at Pass 0]
DE:   #PIs = 1676  #Luts =  2315  Max Lvl =  11  Avg Lvl =   3.74  [   7.10 sec. at Pass 1]
DE:   #PIs = 1676  #Luts =  2287  Max Lvl =  11  Avg Lvl =   3.79  [   1.74 sec. at Pass 2]
DE:   #PIs = 1676  #Luts =  2280  Max Lvl =  11  Avg Lvl =   3.63  [   2.29 sec. at Pass 3]
DE:   #PIs = 1676  #Luts =  2277  Max Lvl =  12  Avg Lvl =   3.85  [   1.98 sec. at Pass 4]
DE:   #PIs = 1676  #Luts =  2274  Max Lvl =  11  Avg Lvl =   3.96  [   2.28 sec. at Pass 5]
DE:   #PIs = 1676  #Luts =  2272  Max Lvl =  12  Avg Lvl =   3.91  [   2.27 sec. at Pass 6]
DE:   #PIs = 1676  #Luts =  2272  Max Lvl =  12  Avg Lvl =   3.91  [   2.99 sec. at Pass 7]
DE:   #PIs = 1676  #Luts =  2268  Max Lvl =  11  Avg Lvl =   3.95  [   2.54 sec. at Pass 8]
DE:   #PIs = 1676  #Luts =  2261  Max Lvl =  11  Avg Lvl =   3.65  [   3.36 sec. at Pass 9]
DE:   #PIs = 1676  #Luts =  2261  Max Lvl =  11  Avg Lvl =   3.65  [   3.62 sec. at Pass 10]
DE:   #PIs = 1676  #Luts =  2261  Max Lvl =  11  Avg Lvl =   3.65  [   3.43 sec. at Pass 11]
DE:   #PIs = 1676  #Luts =  2259  Max Lvl =  11  Avg Lvl =   3.61  [   2.52 sec. at Pass 12]
DE:   #PIs = 1676  #Luts =  2259  Max Lvl =  11  Avg Lvl =   3.61  [   3.33 sec. at Pass 13]
DE:   #PIs = 1676  #Luts =  2259  Max Lvl =  11  Avg Lvl =   3.61  [   3.51 sec. at Pass 14]
DE:   #PIs = 1676  #Luts =  2259  Max Lvl =  11  Avg Lvl =   3.61  [   3.43 sec. at Pass 15]
DE:   #PIs = 1676  #Luts =  2257  Max Lvl =  12  Avg Lvl =   3.62  [   0.63 sec. at Pass 16]

yosys> opt_expr

3.79. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

yosys> opt_merge -nomux

3.80. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.81. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.82. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.83. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_share

3.84. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.85. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 0 unused cells and 8430 unused wires.
<suppressed ~75 debug messages>

yosys> opt_expr

3.87. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.88. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 3 inverters.

yosys> stat

3.89. Printing statistics.

=== usbf_top ===

   Number of wires:               4589
   Number of wire bits:          12258
   Number of public wires:        1025
   Number of public wire bits:    8527
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3980
     $_DFFE_PP_                   1172
     $_DFF_P_                      536
     $lut                         2255
     adder_carry                    17


yosys> shregmap -minlen 8 -maxlen 20

3.90. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.91. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.92. Printing statistics.

=== usbf_top ===

   Number of wires:               4593
   Number of wire bits:          12262
   Number of public wires:        1025
   Number of public wire bits:    8527
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3980
     $_DFFE_PP0P_                 1172
     $_DFF_P_                      536
     $lut                         2255
     adder_carry                    17


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.93. Executing TECHMAP pass (map to technology primitives).

3.93.1. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.93.2. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.93.3. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~5271 debug messages>

yosys> opt_expr -mux_undef

3.94. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
<suppressed ~50009 debug messages>

yosys> simplemap

3.95. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.96. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

yosys> opt_merge

3.97. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
<suppressed ~20202 debug messages>
Removed a total of 6734 cells.

yosys> opt_dff -nodffe -nosdff

3.98. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.99. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 1 unused cells and 13597 unused wires.
<suppressed ~2 debug messages>

yosys> opt -nodffe -nosdff

3.100. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.100.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
<suppressed ~1272 debug messages>

yosys> opt_merge -nomux

3.100.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.100.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.100.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.100.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.100.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.100.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 0 unused cells and 78 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.100.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

3.100.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.100.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.100.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.100.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.100.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.100.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..

yosys> opt_expr

3.100.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

3.100.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_hP3pBf/abc_tmp_2.scr

3.101. Executing ABC pass (technology mapping using ABC).

3.101.1. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Extracted 8954 gates and 10632 wires to a netlist network with 1676 inputs and 1373 outputs.

3.101.1.1. Executing ABC.
DE:   #PIs = 1676  #Luts =  2259  Max Lvl =  12  Avg Lvl =   3.64  [   0.23 sec. at Pass 0]
DE:   #PIs = 1676  #Luts =  2259  Max Lvl =  12  Avg Lvl =   3.64  [   9.12 sec. at Pass 1]
DE:   #PIs = 1676  #Luts =  2252  Max Lvl =  11  Avg Lvl =   3.63  [   2.26 sec. at Pass 2]
DE:   #PIs = 1676  #Luts =  2247  Max Lvl =  11  Avg Lvl =   3.61  [   2.85 sec. at Pass 3]
DE:   #PIs = 1676  #Luts =  2247  Max Lvl =  11  Avg Lvl =   3.61  [   2.52 sec. at Pass 4]
DE:   #PIs = 1676  #Luts =  2244  Max Lvl =  11  Avg Lvl =   3.59  [   3.03 sec. at Pass 5]
DE:   #PIs = 1676  #Luts =  2241  Max Lvl =  11  Avg Lvl =   3.66  [   2.31 sec. at Pass 6]
DE:   #PIs = 1676  #Luts =  2241  Max Lvl =  11  Avg Lvl =   3.66  [   3.12 sec. at Pass 7]
DE:   #PIs = 1676  #Luts =  2241  Max Lvl =  11  Avg Lvl =   3.66  [   3.32 sec. at Pass 8]
DE:   #PIs = 1676  #Luts =  2241  Max Lvl =  11  Avg Lvl =   3.66  [   3.06 sec. at Pass 9]
DE:   #PIs = 1676  #Luts =  2241  Max Lvl =  11  Avg Lvl =   3.66  [   0.56 sec. at Pass 10]

yosys> opt_expr

3.102. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

yosys> opt_merge -nomux

3.103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.104. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.105. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_share

3.107. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.108. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 0 unused cells and 8630 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.111. Executing HIERARCHY pass (managing design hierarchy).

3.111.1. Analyzing design hierarchy..
Top module:  \usbf_top

3.111.2. Analyzing design hierarchy..
Top module:  \usbf_top
Removed 0 unused modules.

yosys> stat

3.112. Printing statistics.

=== usbf_top ===

   Number of wires:               4575
   Number of wire bits:          12244
   Number of public wires:        1025
   Number of public wire bits:    8527
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3966
     $lut                         2241
     adder_carry                    17
     dffsre                       1708


yosys> opt_clean -purge

3.113. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 0 unused cells and 901 unused wires.
<suppressed ~901 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.114. Executing Verilog backend.
Dumping module `\usbf_top'.

Warnings: 18 unique messages, 18 total
End of script. Logfile hash: cf545328cc, CPU: user 50.68s system 3.45s, MEM: 171.17 MB peak
Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)
Time spent: 95% 6x abc (742 sec), 1% 49x opt_expr (13 sec), ...
real 170.16
user 698.32
sys 75.48
