// Seed: 2939906005
module module_0 (
    input tri id_0,
    output tri id_1,
    input supply0 id_2
    , id_15,
    output supply1 id_3,
    input wire id_4,
    input wire id_5,
    output tri1 id_6,
    input supply1 id_7,
    output uwire id_8,
    input uwire id_9,
    input uwire id_10,
    output wor id_11[1 : -1 'b0],
    input wor id_12,
    input uwire id_13
);
  assign id_3 = id_12;
endmodule
module module_1 #(
    parameter id_2 = 32'd86,
    parameter id_7 = 32'd69
) (
    input  tri0  id_0,
    output wor   id_1,
    input  uwire _id_2,
    output logic id_3
);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_12 = 0;
  bit [&  id_2 : ""] id_5, id_6;
  wire _id_7;
  ;
  wire [id_2  /  id_7 : id_7] id_8;
  always begin : LABEL_0
    id_3 = 1;
  end
  always_comb id_6 = -1'b0;
endmodule
