// Seed: 742525577
module module_0 (
    output tri0 id_0,
    input  tri1 id_1,
    output tri0 id_2,
    output tri0 id_3
);
  wire id_5;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    input wand id_2,
    input tri1 id_3,
    output supply0 id_4,
    input tri0 id_5,
    output wire id_6,
    output uwire id_7,
    input tri0 id_8,
    input wor id_9,
    input supply1 id_10,
    output wire id_11,
    input wor id_12
    , id_14
);
  always @(id_8 or 1);
  always @(posedge 1) begin : LABEL_0
    id_0 <= 1;
    id_1 <= 1;
  end
  always @(~id_12) fork join
  wire id_15;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_4,
      id_4
  );
  assign id_4 = id_5;
endmodule
