---
title: "RRISC"
excerpt: "VHDL implementation of my RRISC CPU"
header:
  image: https://github.com/renerocksai/rrisc/blob/main/bullets/imgs/cpucore.png?raw=true
  teaser: https://github.com/renerocksai/rrisc/blob/main/bullets/imgs/cpucore.png?raw=true
---

I created a CPU. From scratch.

Check it out on [GitHub](https://github.com/renerocksai/rrisc) or read more about it [here](https://renerocksai.github.io/rrisc/).



