$date
	Fri May  5 16:03:49 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module synctest $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$scope module d1 $end
$var wire 1 % clk $end
$var wire 1 & d $end
$var wire 1 ' reset $end
$var reg 1 ( q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
1'
1&
0%
1$
1#
0"
x!
$end
#10
0(
0!
1"
1%
#15
0#
0&
#20
0"
0%
0$
0'
#30
1(
1!
1"
1%
1#
1&
#40
0"
0%
1$
1'
#45
0#
0&
#50
0(
0!
1"
1%
#60
0"
0%
1#
1&
0$
0'
#70
1(
1!
1"
1%
#75
0#
0&
#80
0"
0%
1$
1'
#90
0(
0!
1"
1%
1#
1&
#100
0"
0%
0$
0'
