#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar 23 13:21:48 2021
# Process ID: 10336
# Current directory: /home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware
# Command line: vivado -mode batch -source nexys4_tarjeta.tcl
# Log file: /home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/vivado.log
# Journal file: /home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/vivado.jou
#-----------------------------------------------------------
source nexys4_tarjeta.tcl
# create_project -force -name nexys4_tarjeta -part xc7a100t-CSG324-1
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v}
# read_verilog {/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v}
# read_xdc nexys4_tarjeta.xdc
# set_property PROCESSING_ORDER EARLY [get_files nexys4_tarjeta.xdc]
# synth_design -directive default -top nexys4_tarjeta -part xc7a100t-CSG324-1
Command: synth_design -directive default -top nexys4_tarjeta -part xc7a100t-CSG324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10369 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1731.629 ; gain = 154.715 ; free physical = 6522 ; free virtual = 11196
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nexys4_tarjeta' [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:4]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:7]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:445]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:445]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:446]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:446]
INFO: [Synth 8-3876] $readmem data file 'mem.init' is read successfully [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:1495]
INFO: [Synth 8-3876] $readmem data file 'mem_1.init' is read successfully [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:1515]
INFO: [Synth 8-3876] $readmem data file 'mem_2.init' is read successfully [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:1527]
INFO: [Synth 8-155] case statement is not full and has no default [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:1284]
INFO: [Synth 8-155] case statement is not full and has no default [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:1308]
INFO: [Synth 8-155] case statement is not full and has no default [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:1320]
INFO: [Synth 8-155] case statement is not full and has no default [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:1375]
INFO: [Synth 8-6157] synthesizing module 'VexRiscv' [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1038]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2214]
INFO: [Synth 8-6157] synthesizing module 'InstructionCache' [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:45]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:147]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:148]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_isIoAccess_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:317]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowRead_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:318]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowWrite_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:319]
INFO: [Synth 8-6155] done synthesizing module 'InstructionCache' (1#1) [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:45]
INFO: [Synth 8-6157] synthesizing module 'DataCache' [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:334]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:475]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:476]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:477]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:478]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:479]
INFO: [Synth 8-251] ERROR writeBack stuck by another plugin is not allowed [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:985]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_valid_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:937]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_way_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:938]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_address_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:939]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_valid_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:940]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_error_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:941]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_address_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:942]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_allowExecute_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:963]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_valid_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:968]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_address_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:970]
INFO: [Synth 8-6155] done synthesizing module 'DataCache' (2#1) [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:334]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_rspCounter_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5273]
WARNING: [Synth 8-6014] Unused sequential element DBusCachedPlugin_rspCounter_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5277]
WARNING: [Synth 8-6014] Unused sequential element execute_CsrPlugin_wfiWake_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5293]
WARNING: [Synth 8-6014] Unused sequential element _zz_134__reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4112]
WARNING: [Synth 8-6014] Unused sequential element _zz_141__reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4120]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mcycle_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5563]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_minstret_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5565]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_CSR_READ_OPCODE_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3385]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_FORMAL_PC_NEXT_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3337]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_FORMAL_PC_NEXT_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3336]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_FORMAL_PC_NEXT_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3335]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mtvec_mode_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5823]
INFO: [Synth 8-6155] done synthesizing module 'VexRiscv' (3#1) [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1038]
WARNING: [Synth 8-6014] Unused sequential element main_soccontroller_scratch_re_reg was removed.  [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:1303]
WARNING: [Synth 8-6014] Unused sequential element main_soccontroller_bus_errors_re_reg was removed.  [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:1304]
WARNING: [Synth 8-6014] Unused sequential element main_timer_load_re_reg was removed.  [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:1350]
WARNING: [Synth 8-6014] Unused sequential element main_timer_reload_re_reg was removed.  [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:1354]
WARNING: [Synth 8-6014] Unused sequential element main_timer_en_re_reg was removed.  [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:1358]
WARNING: [Synth 8-6014] Unused sequential element main_timer_value_re_reg was removed.  [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:1363]
WARNING: [Synth 8-6014] Unused sequential element main_timer_status_re_reg was removed.  [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:1364]
WARNING: [Synth 8-6014] Unused sequential element main_timer_enable_re_reg was removed.  [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:1372]
WARNING: [Synth 8-6014] Unused sequential element main_uart_txfull_re_reg was removed.  [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:1402]
WARNING: [Synth 8-6014] Unused sequential element main_uart_rxempty_re_reg was removed.  [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:1403]
WARNING: [Synth 8-6014] Unused sequential element main_uart_status_re_reg was removed.  [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:1404]
WARNING: [Synth 8-6014] Unused sequential element main_uart_enable_re_reg was removed.  [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:1412]
WARNING: [Synth 8-6014] Unused sequential element main_uart_txempty_re_reg was removed.  [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:1413]
WARNING: [Synth 8-6014] Unused sequential element main_uart_rxfull_re_reg was removed.  [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:1414]
WARNING: [Synth 8-6014] Unused sequential element memdat_1_reg was removed.  [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:1536]
WARNING: [Synth 8-6014] Unused sequential element memdat_3_reg was removed.  [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:1553]
INFO: [Synth 8-6155] done synthesizing module 'nexys4_tarjeta' (4#1) [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.v:4]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuBus_rsp_allowExecute
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuBus_busy
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_isUser
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[11]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[10]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[9]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[8]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[7]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[6]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[5]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[4]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[3]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[2]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[1]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[0]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_isValid
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[31]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[30]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[29]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[28]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[27]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[26]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[25]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[24]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[23]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[22]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[21]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[20]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[19]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[18]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[17]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[16]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[15]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[14]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[13]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[12]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[1]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[0]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_fetch_mmuBus_rsp_isIoAccess
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_fetch_mmuBus_rsp_allowRead
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_fetch_mmuBus_rsp_allowWrite
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_isValid
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[31]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[30]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[29]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[28]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[27]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[26]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[25]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[24]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[23]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[22]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[21]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[20]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[19]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[18]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[17]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[16]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[15]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1795.348 ; gain = 218.434 ; free physical = 6516 ; free virtual = 11198
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1815.160 ; gain = 238.246 ; free physical = 6521 ; free virtual = 11204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1815.160 ; gain = 238.246 ; free physical = 6521 ; free virtual = 11204
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.xdc:104]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.xdc:104]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.xdc:106]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.xdc:106]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.xdc:106]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.xdc:106]
Finished Parsing XDC File [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alex/Digital2/Material_Laboratorio_Digital2/Litex/build/nexys4_tarjeta/gateware/nexys4_tarjeta.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nexys4_tarjeta_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nexys4_tarjeta_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1997.816 ; gain = 0.000 ; free physical = 6369 ; free virtual = 11088
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1997.816 ; gain = 0.000 ; free physical = 6369 ; free virtual = 11088
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1997.816 ; gain = 420.902 ; free physical = 6472 ; free virtual = 11180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1997.816 ; gain = 420.902 ; free physical = 6472 ; free virtual = 11179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
1
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 146 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Tue Mar 23 13:22:22 2021...
