

================================================================
== Vivado HLS Report for 'sc_status_module'
================================================================
* Date:           Sun Mar  1 15:27:20 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        CNNAccel
* Solution:       default
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     0.000|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+---------------------------------------+-----+-----+-----+-----+---------+
        |                                                       |                                       |  Latency  |  Interval | Pipeline|
        |                        Instance                       |                 Module                | min | max | min | max |   Type  |
        +-------------------------------------------------------+---------------------------------------+-----+-----+-----+-----+---------+
        |call_ln48_sc_status_module_getStatus_egress_out_fu_66  |sc_status_module_getStatus_egress_out  |    0|    0|    0|    0|   none  |
        |call_ln51_sc_status_module_getStatus_egress_in_fu_86   |sc_status_module_getStatus_egress_in   |    0|    0|    0|    0|   none  |
        +-------------------------------------------------------+---------------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|      0|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|      0|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+---------------------------------------+---------+-------+---+----+-----+
    |                        Instance                       |                 Module                | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------------------------------------+---------------------------------------+---------+-------+---+----+-----+
    |call_ln51_sc_status_module_getStatus_egress_in_fu_86   |sc_status_module_getStatus_egress_in   |        0|      0|  0|   0|    0|
    |call_ln48_sc_status_module_getStatus_egress_out_fu_66  |sc_status_module_getStatus_egress_out  |        0|      0|  0|   0|    0|
    +-------------------------------------------------------+---------------------------------------+---------+-------+---+----+-----+
    |Total                                                  |                                       |        0|      0|  0|   0|    0|
    +-------------------------------------------------------+---------------------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------+-----+-----+------------+--------------------------------------+--------------+
|clk           |  in |    1| ap_ctrl_hs | sc_status_module::sc_status_module.1 | return value |
|reset         |  in |    1| ap_ctrl_hs | sc_status_module::sc_status_module.1 | return value |
|status_add    |  in |   32|   ap_none  |              status_add              |    pointer   |
|status_val    | out |   32|   ap_vld   |              status_val              |    pointer   |
|egress_out_0  | out |    8|   ap_vld   |             egress_out_0             |    pointer   |
|egress_out_1  | out |    8|   ap_vld   |             egress_out_1             |    pointer   |
|egress_out_2  | out |   32|   ap_vld   |             egress_out_2             |    pointer   |
|egress_in     |  in |   32|   ap_none  |               egress_in              |    pointer   |
+--------------+-----+-----+------------+--------------------------------------+--------------+

