Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Jul  9 18:39:48 2025
| Host         : DESKTOP-K4298A2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          
TIMING-20  Warning   Non-clocked latch              1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u_fsm/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_fsm/FSM_sequential_current_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.726        0.000                      0                  187        0.176        0.000                      0                  187        4.500        0.000                       0                   146  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.726        0.000                      0                  187        0.176        0.000                      0                  187        4.500        0.000                       0                   146  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 u_fsm/r_total_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/r_total_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 1.540ns (24.449%)  route 4.759ns (75.551%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.559     5.080    u_fsm/CLK
    SLICE_X57Y19         FDCE                                         r  u_fsm/r_total_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  u_fsm/r_total_reg[11]/Q
                         net (fo=51, routed)          1.118     6.654    u_fsm/Q[9]
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.124     6.778 r  u_fsm/r_total[13]_i_15/O
                         net (fo=1, routed)           0.945     7.723    u_fsm/r_total[13]_i_15_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.847 f  u_fsm/r_total[13]_i_4/O
                         net (fo=2, routed)           0.746     8.593    u_fsm/next_total2__10
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.150     8.743 r  u_fsm/FSM_sequential_current_state[1]_i_3/O
                         net (fo=4, routed)           0.689     9.432    u_fsm/next_state1__5
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.354     9.786 r  u_fsm/r_total[13]_i_7/O
                         net (fo=12, routed)          1.261    11.047    u_fsm/r_total[13]_i_7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.332    11.379 r  u_fsm/r_total[10]_i_1/O
                         net (fo=1, routed)           0.000    11.379    u_fsm/next_total0_in[10]
    SLICE_X58Y19         FDCE                                         r  u_fsm/r_total_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.507    14.848    u_fsm/CLK
    SLICE_X58Y19         FDCE                                         r  u_fsm/r_total_reg[10]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X58Y19         FDCE (Setup_fdce_C_D)        0.032    15.105    u_fsm/r_total_reg[10]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -11.379    
  -------------------------------------------------------------------
                         slack                                  3.726    

Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 u_fsm/r_total_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/r_total_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 1.540ns (24.454%)  route 4.758ns (75.546%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.559     5.080    u_fsm/CLK
    SLICE_X57Y19         FDCE                                         r  u_fsm/r_total_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  u_fsm/r_total_reg[11]/Q
                         net (fo=51, routed)          1.118     6.654    u_fsm/Q[9]
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.124     6.778 r  u_fsm/r_total[13]_i_15/O
                         net (fo=1, routed)           0.945     7.723    u_fsm/r_total[13]_i_15_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.847 f  u_fsm/r_total[13]_i_4/O
                         net (fo=2, routed)           0.746     8.593    u_fsm/next_total2__10
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.150     8.743 r  u_fsm/FSM_sequential_current_state[1]_i_3/O
                         net (fo=4, routed)           0.689     9.432    u_fsm/next_state1__5
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.354     9.786 r  u_fsm/r_total[13]_i_7/O
                         net (fo=12, routed)          1.260    11.046    u_fsm/r_total[13]_i_7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.332    11.378 r  u_fsm/r_total[9]_i_1/O
                         net (fo=1, routed)           0.000    11.378    u_fsm/next_total0_in[9]
    SLICE_X58Y19         FDCE                                         r  u_fsm/r_total_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.507    14.848    u_fsm/CLK
    SLICE_X58Y19         FDCE                                         r  u_fsm/r_total_reg[9]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X58Y19         FDCE (Setup_fdce_C_D)        0.031    15.104    u_fsm/r_total_reg[9]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -11.378    
  -------------------------------------------------------------------
                         slack                                  3.726    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 u_fsm/r_total_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/r_total_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 1.647ns (26.480%)  route 4.573ns (73.520%))
  Logic Levels:           6  (LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.559     5.080    u_fsm/CLK
    SLICE_X57Y19         FDCE                                         r  u_fsm/r_total_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  u_fsm/r_total_reg[11]/Q
                         net (fo=51, routed)          1.118     6.654    u_fsm/Q[9]
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.124     6.778 f  u_fsm/r_total[13]_i_15/O
                         net (fo=1, routed)           0.945     7.723    u_fsm/r_total[13]_i_15_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.847 r  u_fsm/r_total[13]_i_4/O
                         net (fo=2, routed)           0.746     8.593    u_fsm/next_total2__10
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.150     8.743 f  u_fsm/FSM_sequential_current_state[1]_i_3/O
                         net (fo=4, routed)           0.484     9.226    u_fsm/next_state1__5
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.328     9.554 f  u_fsm/r_total[13]_i_17/O
                         net (fo=1, routed)           0.436     9.991    u_fsm/r_total[13]_i_17_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.117    10.108 r  u_fsm/r_total[13]_i_12/O
                         net (fo=12, routed)          0.844    10.952    u_fsm/r_total[13]_i_12_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I5_O)        0.348    11.300 r  u_fsm/r_total[13]_i_2/O
                         net (fo=1, routed)           0.000    11.300    u_fsm/next_total0_in[13]
    SLICE_X58Y19         FDCE                                         r  u_fsm/r_total_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.507    14.848    u_fsm/CLK
    SLICE_X58Y19         FDCE                                         r  u_fsm/r_total_reg[13]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X58Y19         FDCE (Setup_fdce_C_D)        0.031    15.104    u_fsm/r_total_reg[13]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -11.300    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             3.805ns  (required time - arrival time)
  Source:                 u_fsm/r_total_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/r_total_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 1.647ns (26.481%)  route 4.573ns (73.519%))
  Logic Levels:           6  (LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.559     5.080    u_fsm/CLK
    SLICE_X57Y19         FDCE                                         r  u_fsm/r_total_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  u_fsm/r_total_reg[11]/Q
                         net (fo=51, routed)          1.118     6.654    u_fsm/Q[9]
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.124     6.778 f  u_fsm/r_total[13]_i_15/O
                         net (fo=1, routed)           0.945     7.723    u_fsm/r_total[13]_i_15_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.847 r  u_fsm/r_total[13]_i_4/O
                         net (fo=2, routed)           0.746     8.593    u_fsm/next_total2__10
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.150     8.743 f  u_fsm/FSM_sequential_current_state[1]_i_3/O
                         net (fo=4, routed)           0.484     9.226    u_fsm/next_state1__5
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.328     9.554 f  u_fsm/r_total[13]_i_17/O
                         net (fo=1, routed)           0.436     9.991    u_fsm/r_total[13]_i_17_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.117    10.108 r  u_fsm/r_total[13]_i_12/O
                         net (fo=12, routed)          0.844    10.952    u_fsm/r_total[13]_i_12_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.348    11.300 r  u_fsm/r_total[7]_i_1/O
                         net (fo=1, routed)           0.000    11.300    u_fsm/next_total0_in[7]
    SLICE_X58Y18         FDCE                                         r  u_fsm/r_total_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.508    14.849    u_fsm/CLK
    SLICE_X58Y18         FDCE                                         r  u_fsm/r_total_reg[7]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X58Y18         FDCE (Setup_fdce_C_D)        0.031    15.105    u_fsm/r_total_reg[7]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -11.300    
  -------------------------------------------------------------------
                         slack                                  3.805    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 u_fsm/r_total_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/r_total_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 1.647ns (26.501%)  route 4.568ns (73.499%))
  Logic Levels:           6  (LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.559     5.080    u_fsm/CLK
    SLICE_X57Y19         FDCE                                         r  u_fsm/r_total_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  u_fsm/r_total_reg[11]/Q
                         net (fo=51, routed)          1.118     6.654    u_fsm/Q[9]
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.124     6.778 f  u_fsm/r_total[13]_i_15/O
                         net (fo=1, routed)           0.945     7.723    u_fsm/r_total[13]_i_15_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.847 r  u_fsm/r_total[13]_i_4/O
                         net (fo=2, routed)           0.746     8.593    u_fsm/next_total2__10
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.150     8.743 f  u_fsm/FSM_sequential_current_state[1]_i_3/O
                         net (fo=4, routed)           0.484     9.226    u_fsm/next_state1__5
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.328     9.554 f  u_fsm/r_total[13]_i_17/O
                         net (fo=1, routed)           0.436     9.991    u_fsm/r_total[13]_i_17_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.117    10.108 r  u_fsm/r_total[13]_i_12/O
                         net (fo=12, routed)          0.839    10.947    u_fsm/r_total[13]_i_12_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.348    11.295 r  u_fsm/r_total[8]_i_1/O
                         net (fo=1, routed)           0.000    11.295    u_fsm/next_total0_in[8]
    SLICE_X58Y18         FDCE                                         r  u_fsm/r_total_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.508    14.849    u_fsm/CLK
    SLICE_X58Y18         FDCE                                         r  u_fsm/r_total_reg[8]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X58Y18         FDCE (Setup_fdce_C_D)        0.032    15.106    u_fsm/r_total_reg[8]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -11.295    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.903ns  (required time - arrival time)
  Source:                 u_fsm/r_total_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/r_total_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 1.647ns (26.919%)  route 4.471ns (73.081%))
  Logic Levels:           6  (LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.559     5.080    u_fsm/CLK
    SLICE_X57Y19         FDCE                                         r  u_fsm/r_total_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  u_fsm/r_total_reg[11]/Q
                         net (fo=51, routed)          1.118     6.654    u_fsm/Q[9]
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.124     6.778 f  u_fsm/r_total[13]_i_15/O
                         net (fo=1, routed)           0.945     7.723    u_fsm/r_total[13]_i_15_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.847 r  u_fsm/r_total[13]_i_4/O
                         net (fo=2, routed)           0.746     8.593    u_fsm/next_total2__10
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.150     8.743 f  u_fsm/FSM_sequential_current_state[1]_i_3/O
                         net (fo=4, routed)           0.484     9.226    u_fsm/next_state1__5
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.328     9.554 f  u_fsm/r_total[13]_i_17/O
                         net (fo=1, routed)           0.436     9.991    u_fsm/r_total[13]_i_17_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.117    10.108 r  u_fsm/r_total[13]_i_12/O
                         net (fo=12, routed)          0.743    10.851    u_fsm/r_total[13]_i_12_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I4_O)        0.348    11.199 r  u_fsm/r_total[12]_i_1/O
                         net (fo=1, routed)           0.000    11.199    u_fsm/next_total0_in[12]
    SLICE_X58Y19         FDCE                                         r  u_fsm/r_total_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.507    14.848    u_fsm/CLK
    SLICE_X58Y19         FDCE                                         r  u_fsm/r_total_reg[12]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X58Y19         FDCE (Setup_fdce_C_D)        0.029    15.102    u_fsm/r_total_reg[12]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -11.199    
  -------------------------------------------------------------------
                         slack                                  3.903    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 u_fsm/r_total_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/r_total_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.647ns (27.099%)  route 4.431ns (72.901%))
  Logic Levels:           6  (LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.559     5.080    u_fsm/CLK
    SLICE_X57Y19         FDCE                                         r  u_fsm/r_total_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  u_fsm/r_total_reg[11]/Q
                         net (fo=51, routed)          1.118     6.654    u_fsm/Q[9]
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.124     6.778 f  u_fsm/r_total[13]_i_15/O
                         net (fo=1, routed)           0.945     7.723    u_fsm/r_total[13]_i_15_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.847 r  u_fsm/r_total[13]_i_4/O
                         net (fo=2, routed)           0.746     8.593    u_fsm/next_total2__10
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.150     8.743 f  u_fsm/FSM_sequential_current_state[1]_i_3/O
                         net (fo=4, routed)           0.484     9.226    u_fsm/next_state1__5
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.328     9.554 f  u_fsm/r_total[13]_i_17/O
                         net (fo=1, routed)           0.436     9.991    u_fsm/r_total[13]_i_17_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.117    10.108 r  u_fsm/r_total[13]_i_12/O
                         net (fo=12, routed)          0.702    10.810    u_fsm/r_total[13]_i_12_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.348    11.158 r  u_fsm/r_total[6]_i_1/O
                         net (fo=1, routed)           0.000    11.158    u_fsm/next_total0_in[6]
    SLICE_X58Y18         FDCE                                         r  u_fsm/r_total_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.508    14.849    u_fsm/CLK
    SLICE_X58Y18         FDCE                                         r  u_fsm/r_total_reg[6]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X58Y18         FDCE (Setup_fdce_C_D)        0.031    15.105    u_fsm/r_total_reg[6]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 u_fsm/r_total_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/r_total_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 1.647ns (27.116%)  route 4.427ns (72.884%))
  Logic Levels:           6  (LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.559     5.080    u_fsm/CLK
    SLICE_X57Y19         FDCE                                         r  u_fsm/r_total_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  u_fsm/r_total_reg[11]/Q
                         net (fo=51, routed)          1.118     6.654    u_fsm/Q[9]
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.124     6.778 f  u_fsm/r_total[13]_i_15/O
                         net (fo=1, routed)           0.945     7.723    u_fsm/r_total[13]_i_15_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.847 r  u_fsm/r_total[13]_i_4/O
                         net (fo=2, routed)           0.746     8.593    u_fsm/next_total2__10
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.150     8.743 f  u_fsm/FSM_sequential_current_state[1]_i_3/O
                         net (fo=4, routed)           0.484     9.226    u_fsm/next_state1__5
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.328     9.554 f  u_fsm/r_total[13]_i_17/O
                         net (fo=1, routed)           0.436     9.991    u_fsm/r_total[13]_i_17_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.117    10.108 r  u_fsm/r_total[13]_i_12/O
                         net (fo=12, routed)          0.698    10.806    u_fsm/r_total[13]_i_12_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.348    11.154 r  u_fsm/r_total[5]_i_1/O
                         net (fo=1, routed)           0.000    11.154    u_fsm/next_total0_in[5]
    SLICE_X58Y18         FDCE                                         r  u_fsm/r_total_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.508    14.849    u_fsm/CLK
    SLICE_X58Y18         FDCE                                         r  u_fsm/r_total_reg[5]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X58Y18         FDCE (Setup_fdce_C_D)        0.029    15.103    u_fsm/r_total_reg[5]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 u_fsm/r_total_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/r_total_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.647ns (27.099%)  route 4.431ns (72.901%))
  Logic Levels:           6  (LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.559     5.080    u_fsm/CLK
    SLICE_X57Y19         FDCE                                         r  u_fsm/r_total_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  u_fsm/r_total_reg[11]/Q
                         net (fo=51, routed)          1.118     6.654    u_fsm/Q[9]
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.124     6.778 f  u_fsm/r_total[13]_i_15/O
                         net (fo=1, routed)           0.945     7.723    u_fsm/r_total[13]_i_15_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.847 r  u_fsm/r_total[13]_i_4/O
                         net (fo=2, routed)           0.746     8.593    u_fsm/next_total2__10
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.150     8.743 f  u_fsm/FSM_sequential_current_state[1]_i_3/O
                         net (fo=4, routed)           0.484     9.226    u_fsm/next_state1__5
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.328     9.554 f  u_fsm/r_total[13]_i_17/O
                         net (fo=1, routed)           0.436     9.991    u_fsm/r_total[13]_i_17_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.117    10.108 r  u_fsm/r_total[13]_i_12/O
                         net (fo=12, routed)          0.702    10.810    u_fsm/r_total[13]_i_12_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I4_O)        0.348    11.158 r  u_fsm/r_total[4]_i_1/O
                         net (fo=1, routed)           0.000    11.158    u_fsm/next_total0_in[4]
    SLICE_X58Y17         FDCE                                         r  u_fsm/r_total_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.510    14.851    u_fsm/CLK
    SLICE_X58Y17         FDCE                                         r  u_fsm/r_total_reg[4]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X58Y17         FDCE (Setup_fdce_C_D)        0.031    15.107    u_fsm/r_total_reg[4]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 u_fsm/r_total_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/r_total_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 1.647ns (27.645%)  route 4.311ns (72.355%))
  Logic Levels:           6  (LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.559     5.080    u_fsm/CLK
    SLICE_X57Y19         FDCE                                         r  u_fsm/r_total_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  u_fsm/r_total_reg[11]/Q
                         net (fo=51, routed)          1.118     6.654    u_fsm/Q[9]
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.124     6.778 f  u_fsm/r_total[13]_i_15/O
                         net (fo=1, routed)           0.945     7.723    u_fsm/r_total[13]_i_15_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.847 r  u_fsm/r_total[13]_i_4/O
                         net (fo=2, routed)           0.746     8.593    u_fsm/next_total2__10
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.150     8.743 f  u_fsm/FSM_sequential_current_state[1]_i_3/O
                         net (fo=4, routed)           0.484     9.226    u_fsm/next_state1__5
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.328     9.554 f  u_fsm/r_total[13]_i_17/O
                         net (fo=1, routed)           0.436     9.991    u_fsm/r_total[13]_i_17_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.117    10.108 r  u_fsm/r_total[13]_i_12/O
                         net (fo=12, routed)          0.582    10.690    u_fsm/r_total[13]_i_12_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I4_O)        0.348    11.038 r  u_fsm/r_total[2]_i_1/O
                         net (fo=1, routed)           0.000    11.038    u_fsm/next_total0_in[2]
    SLICE_X58Y17         FDCE                                         r  u_fsm/r_total_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.510    14.851    u_fsm/CLK
    SLICE_X58Y17         FDCE                                         r  u_fsm/r_total_reg[2]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X58Y17         FDCE (Setup_fdce_C_D)        0.029    15.105    u_fsm/r_total_reg[2]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -11.038    
  -------------------------------------------------------------------
                         slack                                  4.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_fsm/btnR_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.295%)  route 0.072ns (25.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.563     1.446    u_fsm/CLK
    SLICE_X56Y16         FDCE                                         r  u_fsm/btnR_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  u_fsm/btnR_prev_reg/Q
                         net (fo=3, routed)           0.072     1.682    u_fsm/btnR_prev
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.045     1.727 r  u_fsm/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.727    u_fsm/next_state[0]
    SLICE_X57Y16         FDCE                                         r  u_fsm/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.830     1.957    u_fsm/CLK
    SLICE_X57Y16         FDCE                                         r  u_fsm/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X57Y16         FDCE (Hold_fdce_C_D)         0.092     1.551    u_fsm/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u3_my_btn_debounce/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3_my_btn_debounce/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.562     1.445    u3_my_btn_debounce/CLK
    SLICE_X55Y15         FDCE                                         r  u3_my_btn_debounce/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  u3_my_btn_debounce/counter_reg[0]/Q
                         net (fo=6, routed)           0.132     1.718    u3_my_btn_debounce/counter_reg[0]
    SLICE_X54Y15         LUT5 (Prop_lut5_I2_O)        0.048     1.766 r  u3_my_btn_debounce/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.766    u3_my_btn_debounce/p_0_in__3[2]
    SLICE_X54Y15         FDCE                                         r  u3_my_btn_debounce/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.831     1.958    u3_my_btn_debounce/CLK
    SLICE_X54Y15         FDCE                                         r  u3_my_btn_debounce/counter_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X54Y15         FDCE (Hold_fdce_C_D)         0.131     1.589    u3_my_btn_debounce/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_fsm/btnR_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.563     1.446    u_fsm/CLK
    SLICE_X56Y16         FDCE                                         r  u_fsm/btnR_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  u_fsm/btnR_prev_reg/Q
                         net (fo=3, routed)           0.073     1.683    u_fsm/btnR_prev
    SLICE_X57Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.728 r  u_fsm/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.728    u_fsm/next_state[1]
    SLICE_X57Y16         FDCE                                         r  u_fsm/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.830     1.957    u_fsm/CLK
    SLICE_X57Y16         FDCE                                         r  u_fsm/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X57Y16         FDCE (Hold_fdce_C_D)         0.091     1.550    u_fsm/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u3_my_btn_debounce/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3_my_btn_debounce/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.562     1.445    u3_my_btn_debounce/CLK
    SLICE_X55Y15         FDCE                                         r  u3_my_btn_debounce/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  u3_my_btn_debounce/counter_reg[0]/Q
                         net (fo=6, routed)           0.132     1.718    u3_my_btn_debounce/counter_reg[0]
    SLICE_X54Y15         LUT4 (Prop_lut4_I2_O)        0.045     1.763 r  u3_my_btn_debounce/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.763    u3_my_btn_debounce/p_0_in__3[1]
    SLICE_X54Y15         FDCE                                         r  u3_my_btn_debounce/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.831     1.958    u3_my_btn_debounce/CLK
    SLICE_X54Y15         FDCE                                         r  u3_my_btn_debounce/counter_reg[1]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X54Y15         FDCE (Hold_fdce_C_D)         0.120     1.578    u3_my_btn_debounce/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u3_my_btn_debounce/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3_my_btn_debounce/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.562     1.445    u3_my_btn_debounce/CLK
    SLICE_X55Y15         FDCE                                         r  u3_my_btn_debounce/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  u3_my_btn_debounce/counter_reg[0]/Q
                         net (fo=6, routed)           0.136     1.722    u3_my_btn_debounce/counter_reg[0]
    SLICE_X54Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.767 r  u3_my_btn_debounce/counter[3]_i_2__1/O
                         net (fo=1, routed)           0.000     1.767    u3_my_btn_debounce/p_0_in__3[3]
    SLICE_X54Y15         FDCE                                         r  u3_my_btn_debounce/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.831     1.958    u3_my_btn_debounce/CLK
    SLICE_X54Y15         FDCE                                         r  u3_my_btn_debounce/counter_reg[3]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X54Y15         FDCE (Hold_fdce_C_D)         0.121     1.579    u3_my_btn_debounce/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_fsm/run_sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/run_sec_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.133%)  route 0.093ns (30.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.560     1.443    u_fsm/CLK
    SLICE_X54Y17         FDCE                                         r  u_fsm/run_sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  u_fsm/run_sec_reg[0]/Q
                         net (fo=7, routed)           0.093     1.700    u_fsm/run_sec_reg[0]
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.745 r  u_fsm/run_sec[4]_i_1/O
                         net (fo=1, routed)           0.000     1.745    u_fsm/p_0_in__0[4]
    SLICE_X55Y17         FDCE                                         r  u_fsm/run_sec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.829     1.956    u_fsm/CLK
    SLICE_X55Y17         FDCE                                         r  u_fsm/run_sec_reg[4]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X55Y17         FDCE (Hold_fdce_C_D)         0.092     1.548    u_fsm/run_sec_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_fsm/run_sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/run_sec_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.454%)  route 0.096ns (31.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.560     1.443    u_fsm/CLK
    SLICE_X54Y17         FDCE                                         r  u_fsm/run_sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  u_fsm/run_sec_reg[0]/Q
                         net (fo=7, routed)           0.096     1.703    u_fsm/run_sec_reg[0]
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.045     1.748 r  u_fsm/run_sec[3]_i_1/O
                         net (fo=1, routed)           0.000     1.748    u_fsm/p_0_in__0[3]
    SLICE_X55Y17         FDCE                                         r  u_fsm/run_sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.829     1.956    u_fsm/CLK
    SLICE_X55Y17         FDCE                                         r  u_fsm/run_sec_reg[3]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X55Y17         FDCE (Hold_fdce_C_D)         0.092     1.548    u_fsm/run_sec_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u1_my_btn_debounce/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1_my_btn_debounce/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.590     1.473    u1_my_btn_debounce/CLK
    SLICE_X59Y13         FDCE                                         r  u1_my_btn_debounce/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u1_my_btn_debounce/counter_reg[0]/Q
                         net (fo=6, routed)           0.141     1.755    u1_my_btn_debounce/counter_reg[0]
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.048     1.803 r  u1_my_btn_debounce/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.803    u1_my_btn_debounce/p_0_in__1[2]
    SLICE_X58Y13         FDCE                                         r  u1_my_btn_debounce/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.859     1.986    u1_my_btn_debounce/CLK
    SLICE_X58Y13         FDCE                                         r  u1_my_btn_debounce/counter_reg[2]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X58Y13         FDCE (Hold_fdce_C_D)         0.107     1.593    u1_my_btn_debounce/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u2_my_btn_debounce/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_my_btn_debounce/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.590     1.473    u2_my_btn_debounce/CLK
    SLICE_X59Y14         FDCE                                         r  u2_my_btn_debounce/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u2_my_btn_debounce/counter_reg[0]/Q
                         net (fo=6, routed)           0.141     1.755    u2_my_btn_debounce/counter_reg[0]
    SLICE_X58Y14         LUT5 (Prop_lut5_I2_O)        0.048     1.803 r  u2_my_btn_debounce/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.803    u2_my_btn_debounce/p_0_in__2[2]
    SLICE_X58Y14         FDCE                                         r  u2_my_btn_debounce/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.859     1.986    u2_my_btn_debounce/CLK
    SLICE_X58Y14         FDCE                                         r  u2_my_btn_debounce/counter_reg[2]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X58Y14         FDCE (Hold_fdce_C_D)         0.107     1.593    u2_my_btn_debounce/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u2_my_btn_debounce/clean_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/btnC_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.564     1.447    u2_my_btn_debounce/CLK
    SLICE_X56Y15         FDCE                                         r  u2_my_btn_debounce/clean_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  u2_my_btn_debounce/clean_btn_reg/Q
                         net (fo=3, routed)           0.121     1.732    u_fsm/w_btnC
    SLICE_X56Y16         FDCE                                         r  u_fsm/btnC_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.830     1.957    u_fsm/CLK
    SLICE_X56Y16         FDCE                                         r  u_fsm/btnC_prev_reg/C
                         clock pessimism             -0.497     1.460    
    SLICE_X56Y16         FDCE (Hold_fdce_C_D)         0.059     1.519    u_fsm/btnC_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y15   u1_my_btn_debounce/clean_btn_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y13   u1_my_btn_debounce/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y13   u1_my_btn_debounce/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y13   u1_my_btn_debounce/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y13   u1_my_btn_debounce/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y13   u1_my_btn_debounce/previous_btn_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y15   u2_my_btn_debounce/clean_btn_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y14   u2_my_btn_debounce/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y14   u2_my_btn_debounce/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   u1_my_btn_debounce/clean_btn_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   u1_my_btn_debounce/clean_btn_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y13   u1_my_btn_debounce/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y13   u1_my_btn_debounce/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y13   u1_my_btn_debounce/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y13   u1_my_btn_debounce/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y13   u1_my_btn_debounce/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y13   u1_my_btn_debounce/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y13   u1_my_btn_debounce/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y13   u1_my_btn_debounce/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   u1_my_btn_debounce/clean_btn_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   u1_my_btn_debounce/clean_btn_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y13   u1_my_btn_debounce/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y13   u1_my_btn_debounce/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y13   u1_my_btn_debounce/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y13   u1_my_btn_debounce/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y13   u1_my_btn_debounce/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y13   u1_my_btn_debounce/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y13   u1_my_btn_debounce/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y13   u1_my_btn_debounce/counter_reg[3]/C



