// Seed: 446816462
module module_0;
  supply1 [1 : 1  |  (  -1  )] id_1, id_2, id_3;
  logic id_4 = 1;
  assign id_2 = id_3 <-> 1'b0;
endmodule
module module_1 #(
    parameter id_5 = 32'd81
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5[1 : id_5]
);
  input logic [7:0] _id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_6;
  ;
  module_0 modCall_1 ();
  logic [7:0] id_7, id_8;
  assign id_8[id_5 : 1][1] = id_8;
  generate
    parameter id_9 = -1;
    logic id_10;
    ;
    wire id_11, id_12;
  endgenerate
  logic id_13;
endmodule
