\hypertarget{spi_8h}{}\doxysection{Файл include/spi.h}
\label{spi_8h}\index{include/spi.h@{include/spi.h}}


SPI Driver Definition File.  


{\ttfamily \#include \char`\"{}reg\+\_\+spi.\+h\char`\"{}}\newline
\doxysubsection*{Структуры данных}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structspi_d_a_t1_reg_config}{spi\+DAT1\+Reg\+Config}}
\begin{DoxyCompactList}\small\item\em SPI data register configuration. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structspi__config__reg}{spi\+\_\+config\+\_\+reg}}
\end{DoxyCompactItemize}
\doxysubsection*{Определения типов}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{spi_8h_aac9a33ab7553f3afb3c6f4da36178385}\label{spi_8h_aac9a33ab7553f3afb3c6f4da36178385}} 
typedef enum \mbox{\hyperlink{spi_8h_a14ca374b0171c2d86a0025a00a5bd8be}{dataformat}} {\bfseries SPIDATAFMT\+\_\+t}
\item 
\mbox{\Hypertarget{spi_8h_afb7f296ca7ae04c65ffff64e64c363b6}\label{spi_8h_afb7f296ca7ae04c65ffff64e64c363b6}} 
typedef struct \mbox{\hyperlink{structspi_d_a_t1_reg_config}{spi\+DAT1\+Reg\+Config}} {\bfseries spi\+DAT1\+\_\+t}
\item 
\mbox{\Hypertarget{spi_8h_a9677e4f0175fe5893a11c15391aba00a}\label{spi_8h_a9677e4f0175fe5893a11c15391aba00a}} 
typedef enum \mbox{\hyperlink{spi_8h_aa1121ce00f33b78eb4e3bb2c736a2056}{Spi\+Tx\+Rx\+Data\+Status}} {\bfseries Spi\+Data\+Status\+\_\+t}
\item 
\mbox{\Hypertarget{spi_8h_ace72271ad7cf8a90ff58dde138c93007}\label{spi_8h_ace72271ad7cf8a90ff58dde138c93007}} 
typedef struct \mbox{\hyperlink{structspi__config__reg}{spi\+\_\+config\+\_\+reg}} {\bfseries spi\+\_\+config\+\_\+reg\+\_\+t}
\end{DoxyCompactItemize}
\doxysubsection*{Перечисления}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{spi_8h_a4e0c288969f07edbc7b77fd78511c776}\label{spi_8h_a4e0c288969f07edbc7b77fd78511c776}} 
enum {\bfseries spi\+Chip\+Select} \{ \newline
{\bfseries SPI\+\_\+\+CS\+\_\+\+NONE} = 0x\+FFU
, {\bfseries SPI\+\_\+\+CS\+\_\+0} = 0x\+FEU
, {\bfseries SPI\+\_\+\+CS\+\_\+1} = 0x\+FDU
, {\bfseries SPI\+\_\+\+CS\+\_\+2} = 0x\+FBU
, \newline
{\bfseries SPI\+\_\+\+CS\+\_\+3} = 0x\+F7U
, {\bfseries SPI\+\_\+\+CS\+\_\+4} = 0x\+EFU
, {\bfseries SPI\+\_\+\+CS\+\_\+5} = 0x\+DFU
, {\bfseries SPI\+\_\+\+CS\+\_\+6} = 0x\+BFU
, \newline
{\bfseries SPI\+\_\+\+CS\+\_\+7} = 0x7\+FU
 \}
\item 
\mbox{\Hypertarget{spi_8h_ab7da9a33df212da48e764c0e0f73f7fe}\label{spi_8h_ab7da9a33df212da48e764c0e0f73f7fe}} 
enum \mbox{\hyperlink{spi_8h_ab7da9a33df212da48e764c0e0f73f7fe}{spi\+Pin\+Select}} \{ \newline
{\bfseries SPI\+\_\+\+PIN\+\_\+\+CS0} = 0U
, {\bfseries SPI\+\_\+\+PIN\+\_\+\+CS1} = 1U
, {\bfseries SPI\+\_\+\+PIN\+\_\+\+CS2} = 2U
, {\bfseries SPI\+\_\+\+PIN\+\_\+\+CS3} = 3U
, \newline
{\bfseries SPI\+\_\+\+PIN\+\_\+\+CS4} = 4U
, {\bfseries SPI\+\_\+\+PIN\+\_\+\+CS5} = 5U
, {\bfseries SPI\+\_\+\+PIN\+\_\+\+CS6} = 6U
, {\bfseries SPI\+\_\+\+PIN\+\_\+\+CS7} = 7U
, \newline
{\bfseries SPI\+\_\+\+PIN\+\_\+\+ENA} = 8U
, {\bfseries SPI\+\_\+\+PIN\+\_\+\+CLK} = 9U
, {\bfseries SPI\+\_\+\+PIN\+\_\+\+SIMO} = 10U
, {\bfseries SPI\+\_\+\+PIN\+\_\+\+SOMI} = 11U
, \newline
{\bfseries SPI\+\_\+\+PIN\+\_\+\+SIMO\+\_\+1} = 17U
, {\bfseries SPI\+\_\+\+PIN\+\_\+\+SIMO\+\_\+2} = 18U
, {\bfseries SPI\+\_\+\+PIN\+\_\+\+SIMO\+\_\+3} = 19U
, {\bfseries SPI\+\_\+\+PIN\+\_\+\+SIMO\+\_\+4} = 20U
, \newline
{\bfseries SPI\+\_\+\+PIN\+\_\+\+SIMO\+\_\+5} = 21U
, {\bfseries SPI\+\_\+\+PIN\+\_\+\+SIMO\+\_\+6} = 22U
, {\bfseries SPI\+\_\+\+PIN\+\_\+\+SIMO\+\_\+7} = 23U
, {\bfseries SPI\+\_\+\+PIN\+\_\+\+SOMI\+\_\+1} = 25U
, \newline
{\bfseries SPI\+\_\+\+PIN\+\_\+\+SOMI\+\_\+2} = 26U
, {\bfseries SPI\+\_\+\+PIN\+\_\+\+SOMI\+\_\+3} = 27U
, {\bfseries SPI\+\_\+\+PIN\+\_\+\+SOMI\+\_\+4} = 28U
, {\bfseries SPI\+\_\+\+PIN\+\_\+\+SOMI\+\_\+5} = 29U
, \newline
{\bfseries SPI\+\_\+\+PIN\+\_\+\+SOMI\+\_\+6} = 30U
, {\bfseries SPI\+\_\+\+PIN\+\_\+\+SOMI\+\_\+7} = 31U
 \}
\begin{DoxyCompactList}\small\item\em spi Pin Select \end{DoxyCompactList}\item 
\mbox{\Hypertarget{spi_8h_a14ca374b0171c2d86a0025a00a5bd8be}\label{spi_8h_a14ca374b0171c2d86a0025a00a5bd8be}} 
enum \mbox{\hyperlink{spi_8h_a14ca374b0171c2d86a0025a00a5bd8be}{dataformat}} \{ {\bfseries SPI\+\_\+\+FMT\+\_\+0} = 0U
, {\bfseries SPI\+\_\+\+FMT\+\_\+1} = 1U
, {\bfseries SPI\+\_\+\+FMT\+\_\+2} = 2U
, {\bfseries SPI\+\_\+\+FMT\+\_\+3} = 3U
 \}
\begin{DoxyCompactList}\small\item\em SPI dataformat register select. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{spi_8h_aa1121ce00f33b78eb4e3bb2c736a2056}\label{spi_8h_aa1121ce00f33b78eb4e3bb2c736a2056}} 
enum \mbox{\hyperlink{spi_8h_aa1121ce00f33b78eb4e3bb2c736a2056}{Spi\+Tx\+Rx\+Data\+Status}} \{ {\bfseries SPI\+\_\+\+READY} = 0U
, {\bfseries SPI\+\_\+\+PENDING} = 1U
, {\bfseries SPI\+\_\+\+COMPLETED} = 2U
 \}
\begin{DoxyCompactList}\small\item\em SPI Data Status. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Функции}
\begin{DoxyCompactItemize}
\item 
void {\bfseries spi\+Init} (void)
\item 
void {\bfseries spi\+Set\+Functional} (\mbox{\hyperlink{reg__spi_8h_af46e8a85339f9acf2cc93f22b3a0d1d7}{spi\+BASE\+\_\+t}} $\ast$spi, uint32 port)
\item 
void {\bfseries spi\+Enable\+Notification} (\mbox{\hyperlink{reg__spi_8h_af46e8a85339f9acf2cc93f22b3a0d1d7}{spi\+BASE\+\_\+t}} $\ast$spi, uint32 flags)
\item 
void {\bfseries spi\+Disable\+Notification} (\mbox{\hyperlink{reg__spi_8h_af46e8a85339f9acf2cc93f22b3a0d1d7}{spi\+BASE\+\_\+t}} $\ast$spi, uint32 flags)
\item 
uint32 {\bfseries spi\+Transmit\+Data} (\mbox{\hyperlink{reg__spi_8h_af46e8a85339f9acf2cc93f22b3a0d1d7}{spi\+BASE\+\_\+t}} $\ast$spi, \mbox{\hyperlink{structspi_d_a_t1_reg_config}{spi\+DAT1\+\_\+t}} $\ast$dataconfig\+\_\+t, uint32 blocksize, uint16 $\ast$srcbuff)
\item 
void {\bfseries spi\+Send\+Data} (\mbox{\hyperlink{reg__spi_8h_af46e8a85339f9acf2cc93f22b3a0d1d7}{spi\+BASE\+\_\+t}} $\ast$spi, \mbox{\hyperlink{structspi_d_a_t1_reg_config}{spi\+DAT1\+\_\+t}} $\ast$dataconfig\+\_\+t, uint32 blocksize, uint16 $\ast$srcbuff)
\item 
uint32 {\bfseries spi\+Receive\+Data} (\mbox{\hyperlink{reg__spi_8h_af46e8a85339f9acf2cc93f22b3a0d1d7}{spi\+BASE\+\_\+t}} $\ast$spi, \mbox{\hyperlink{structspi_d_a_t1_reg_config}{spi\+DAT1\+\_\+t}} $\ast$dataconfig\+\_\+t, uint32 blocksize, uint16 $\ast$destbuff)
\item 
void {\bfseries spi\+Get\+Data} (\mbox{\hyperlink{reg__spi_8h_af46e8a85339f9acf2cc93f22b3a0d1d7}{spi\+BASE\+\_\+t}} $\ast$spi, \mbox{\hyperlink{structspi_d_a_t1_reg_config}{spi\+DAT1\+\_\+t}} $\ast$dataconfig\+\_\+t, uint32 blocksize, uint16 $\ast$destbuff)
\item 
uint32 {\bfseries spi\+Transmit\+And\+Receive\+Data} (\mbox{\hyperlink{reg__spi_8h_af46e8a85339f9acf2cc93f22b3a0d1d7}{spi\+BASE\+\_\+t}} $\ast$spi, \mbox{\hyperlink{structspi_d_a_t1_reg_config}{spi\+DAT1\+\_\+t}} $\ast$dataconfig\+\_\+t, uint32 blocksize, uint16 $\ast$srcbuff, uint16 $\ast$destbuff)
\item 
void {\bfseries spi\+Send\+And\+Get\+Data} (\mbox{\hyperlink{reg__spi_8h_af46e8a85339f9acf2cc93f22b3a0d1d7}{spi\+BASE\+\_\+t}} $\ast$spi, \mbox{\hyperlink{structspi_d_a_t1_reg_config}{spi\+DAT1\+\_\+t}} $\ast$dataconfig\+\_\+t, uint32 blocksize, uint16 $\ast$srcbuff, uint16 $\ast$destbuff)
\item 
void {\bfseries spi\+Enable\+Loopback} (\mbox{\hyperlink{reg__spi_8h_af46e8a85339f9acf2cc93f22b3a0d1d7}{spi\+BASE\+\_\+t}} $\ast$spi, \mbox{\hyperlink{sys__common_8h_aa61c8f392939c8448c7e3f17a3ecb51c}{loop\+Back\+Type\+\_\+t}} Loopbacktype)
\item 
void {\bfseries spi\+Disable\+Loopback} (\mbox{\hyperlink{reg__spi_8h_af46e8a85339f9acf2cc93f22b3a0d1d7}{spi\+BASE\+\_\+t}} $\ast$spi)
\item 
Spi\+Data\+Status\+\_\+t {\bfseries Spi\+Tx\+Status} (\mbox{\hyperlink{reg__spi_8h_af46e8a85339f9acf2cc93f22b3a0d1d7}{spi\+BASE\+\_\+t}} $\ast$spi)
\item 
Spi\+Data\+Status\+\_\+t {\bfseries Spi\+Rx\+Status} (\mbox{\hyperlink{reg__spi_8h_af46e8a85339f9acf2cc93f22b3a0d1d7}{spi\+BASE\+\_\+t}} $\ast$spi)
\item 
void \mbox{\hyperlink{group___s_p_i_ga18e042a1628b90799aebaaf3876db589}{spi\+Notification}} (\mbox{\hyperlink{reg__spi_8h_af46e8a85339f9acf2cc93f22b3a0d1d7}{spi\+BASE\+\_\+t}} $\ast$spi, uint32 flags)
\begin{DoxyCompactList}\small\item\em Interrupt callback. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i_ga139a2bd5549f796f0e41bc9b334bab2c}{spi\+End\+Notification}} (\mbox{\hyperlink{reg__spi_8h_af46e8a85339f9acf2cc93f22b3a0d1d7}{spi\+BASE\+\_\+t}} $\ast$spi)
\begin{DoxyCompactList}\small\item\em Interrupt callback for End of TX or RX data length. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Подробное описание}
SPI Driver Definition File. 

\begin{DoxyDate}{Дата}
11-\/Dec-\/2018 
\end{DoxyDate}
\begin{DoxyVersion}{Версия}
04.\+07.\+01 
\end{DoxyVersion}
