{"metadata":{"name":"","language":"ocaml"},"worksheets":[{"cells":[{"metadata":{},"cell_type":"heading","source":"Sequential Logic","level":1},{"metadata":{},"cell_type":"markdown","source":"Sequential logic add the notion of time and state to HardCaml.  It basically boils down to a few functions for describing **registers** and **memories**.  Simulation, however, now becomes necessary - there is no shallow embedding equivalent for sequential logic.\n\nThe sequential world lives in the `HardCaml.Signal.Seq` module."},{"metadata":{},"input":"open HardCaml\nopen Signal.Comb\nopen Signal.Seq","cell_type":"code","prompt_number":1,"outputs":[],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"and most useful function here is `reg`"},{"metadata":{},"input":"reg","cell_type":"code","prompt_number":2,"outputs":[{"output_type":"pyout","prompt_number":2,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">- : Signal.Types.register -&gt; t -&gt; t -&gt; t = &lt;fun&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"This takes a register specification, clock enable and input signal and returns the input signal delayed by 1 clock cycle."},{"metadata":{},"input":"let d = wire 8\nlet q = reg r_sync enable d","cell_type":"code","prompt_number":3,"outputs":[{"output_type":"pyout","prompt_number":3,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">val d : t =\n  HardCaml.Signal.Types.Signal_wire\n   ({HardCaml.Signal.Types.s_id = 37L; s_names = []; s_width = 8;\n     s_deps = []},\n   {contents = HardCaml.Signal.Types.Signal_empty})\n</pre>","metadata":{}},{"output_type":"pyout","prompt_number":3,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">val q : t =\n  HardCaml.Signal.Types.Signal_reg\n   ({HardCaml.Signal.Types.s_id = 40L; s_names = []; s_width = 8;\n     s_deps =\n      [HardCaml.Signal.Types.Signal_wire\n        ({HardCaml.Signal.Types.s_id = 37L; s_names = []; s_width = 8;\n          s_deps = []},\n        {contents = HardCaml.Signal.Types.Signal_empty});\n       HardCaml.Signal.Types.Signal_wire\n        ({HardCaml.Signal.Types.s_id = 3L; s_names = [&quot;clock&quot;]; s_width = 1;\n          s_deps = []},\n        {contents = HardCaml.Signal.Types.Signal_empty});\n       HardCaml.Signal.Types.Signal_empty;\n       HardCaml.Signal.Types.Signal_const\n        ({HardCaml.Signal.Types.s_id = 39L; s_names = []; s_width = 8;\n          s_deps = []},\n        &quot;00000000&quot;);\n       HardCaml.Signal.Types.Signal_const\n        ({HardCaml.Signal.Types.s_id = 1L; s_names = [&quot;vdd&quot;]; s_width = 1;\n          s_deps = []},\n        &quot;1&quot;);\n       HardCaml.Signal.Types.Signal_wire\n        ({HardCaml.Signal.Types.s_id = 5L; s_names = [&quot;clear&quot;]; s_width = 1;\n          s_deps = []},\n        {contents = HardCaml.Signal.Types.Signal_empty});\n       HardCaml.Signal.Types.Signal_const\n        ({HardCaml.Signal.Types.s_id = 38L; s_names = []; s_width = 8;\n          s_deps = []},\n        &quot;00000000&quot;);\n       HardCaml.Signal.Types.Signal_const\n        ({HardCaml.Signal.Types.s_id = 1L; s_names = [&quot;vdd&quot;]; s_width = 1;\n          s_deps = []},\n        &quot;1&quot;);\n       HardCaml.Signal.Types.Signal_wire\n        ({HardCaml.Signal.Types.s_id = 6L; s_names = [&quot;enable&quot;]; s_width = 1;\n          s_deps = []},\n        {contents = HardCaml.Signal.Types.Signal_empty})]},\n   {HardCaml.Signal.Types.reg_clock =\n     HardCaml.Signal.Types.Signal_wire\n      ({HardCaml.Signal.Types.s_id = 3L; s_names = [&quot;clock&quot;]; s_width = 1;\n        s_deps = []},\n      {contents = HardCaml.Signal.Types.Signal_empty});\n    reg_clock_level =\n     HardCaml.Signal.Types.Signal_const\n      ({HardCaml.Signal.Types.s_id = 1L; s_names = [&quot;vdd&quot;]; s_width = 1;\n        s_deps = []},\n      &quot;1&quot;);\n    reg_reset = HardCaml.Signal.Types.Signal_empty;\n    reg_reset_level =\n     HardCaml.Signal.Types.Signal_const\n      ({HardCaml.Signal.Types.s_id = 1L; s_names = [&quot;vdd&quot;]; s_width = 1;\n        s_deps = []},\n      &quot;1&quot;);\n    reg_reset_value =\n     HardCaml.Signal.Types.Signal_const\n      ({HardCaml.Signal.Types.s_id = 39L; s_names = []; s_width = 8;\n        s_deps = []},\n      &quot;00000000&quot;);\n    reg_clear =\n     HardCaml.Signal.Types.Signal_wire\n      ({HardCaml.Signal.Types.s_id = 5L; s_names = [&quot;clear&quot;]; s_width = 1;\n        s_deps = []},\n      {contents = HardCaml.Signal.Types.Signal_empty});\n    reg_clear_level =\n     HardCaml.Signal.Types.Signal_const\n      ({HardCaml.Signal.Types.s_id = 1L; s_names = [&quot;vdd&quot;]; s_width = 1;\n        s_deps = []},\n      &quot;1&quot;);\n    reg_clear_value =\n     HardCaml.Signal.Types.Signal_const\n      ({HardCaml.Signal.Types.s_id = 38L; s_names = []; s_width = 8;\n        s_deps = []},\n      &quot;00000000&quot;);\n    reg_enable =\n     HardCaml.Signal.Types.Signal_wire\n      ({HardCaml.Signal.Types.s_id = 6L; s_names = [&quot;enable&quot;]; s_width = 1;\n        s_deps = []},\n      {contents = HardCaml.Signal.Types.Signal_empty})})\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"The `enable` signal can be any arbitrary 1 bit signal, including constants like `vdd` or (less usefully) `gnd` or even `empty` (which is equivalent to `vdd`).\n\nThe `r_sync` structure used above is one of a few predefined register specifications; `r_none`, `r_async`, `r_sync` and `r_full`.  Through this structure you can configure the exact details of the register you want to describe.  The predefined ones correspond to\n\n* `r_none` no reset or clear\n* `r_sync` synchronous clear\n* `r_async` asynchronous reset\n* `r_full` asynchronous reset and synchronous clear\n\nHere's the structure in all it's gory details:\n\n```ocaml\n    and register = \n        {\n            reg_clock : signal;             (* clock *)\n            reg_clock_level : signal;       (* active clock edge *)\n            reg_reset : signal;             (* asynchronous reset *)\n            reg_reset_level : signal;       (* asynchronous reset level *)\n            reg_reset_value : signal;       (* asynchronous reset value *)\n            reg_clear : signal;             (* synchronous reset *)\n            reg_clear_level : signal;       (* synchronous reset level *)\n            reg_clear_value : signal;       (* sycnhronous reset value *)\n            reg_enable : signal;            (* global system enable *) \n        }\n```\n\nand this is how `r_sync` is defined\n\n```ocaml\n    let r_sync = \n        {\n            reg_clock = clock;       (* clock signal *)\n            reg_clock_level = vdd;   (* rising edge *)\n            reg_reset = empty;       (* no asyncronous reset *)\n            reg_reset_level = empty;\n            reg_reset_value = empty;\n            reg_clear = clear;       (* synchronous clear *)\n            reg_clear_level = vdd;   (* active high *)\n            reg_clear_value = empty;\n            reg_enable = empty;\n        }\n\n```\n\nThrough this structure we can;\n\n* set the clock signal and it's active edge (rising or falling)\n* set the synchronous and asynchronous reset signal, level and value (what value the register becomes after a reset)\n* carry around a global enable signal, if required. The *local* enable passed to the `reg` function is merged (`and`ed) with the global enable given here, if any.\n\n> It's probably worth asking why things are done this way.  The idea is that there can be central place to set up register types which can then be globally changed to suit different FPGA/ASIC architectures."},{"metadata":{},"cell_type":"markdown","source":"There are a couple of other useful register oriented functions built using `reg`.  \n\n`pipeline n spec enable d` delays the input by n cycles (n>=0)."},{"metadata":{},"input":"pipeline","cell_type":"code","prompt_number":4,"outputs":[{"output_type":"pyout","prompt_number":4,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">- : int -&gt; Signal.Types.register -&gt; t -&gt; t -&gt; t = &lt;fun&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"reg_fb is a convenient way of creating feedback loops around a register."},{"metadata":{},"input":"reg_fb","cell_type":"code","prompt_number":5,"outputs":[{"output_type":"pyout","prompt_number":5,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">- : Signal.Types.register -&gt; t -&gt; int -&gt; (t -&gt; t) -&gt; t = &lt;fun&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"rather than provide some input data to register the function takes the required width and a function which takes the current register value and returns the next one."},{"metadata":{},"input":"reg_fb r_sync enable 8 (fun d -> d +:. 1)","cell_type":"code","prompt_number":6,"outputs":[{"output_type":"pyout","prompt_number":6,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">- : t =\nHardCaml.Signal.Types.Signal_reg\n ({HardCaml.Signal.Types.s_id = 44L; s_names = []; s_width = 8;\n   s_deps =\n    [HardCaml.Signal.Types.Signal_wire\n      ({HardCaml.Signal.Types.s_id = 41L; s_names = []; s_width = 8;\n        s_deps = []},\n      {contents =\n        HardCaml.Signal.Types.Signal_op\n         ({HardCaml.Signal.Types.s_id = 46L; s_names = []; s_width = 8;\n           s_deps =\n            [&lt;cycle&gt;;\n             HardCaml.Signal.Types.Signal_const\n              ({HardCaml.Signal.Types.s_id = 45L; s_names = []; s_width = 8;\n                s_deps = []},\n              &quot;00000001&quot;)]},\n         HardCaml.Signal.Types.Signal_add)});\n     HardCaml.Signal.Types.Signal_wire\n      ({HardCaml.Signal.Types.s_id = 3L; s_names = [&quot;clock&quot;]; s_width = 1;\n        s_deps = []},\n      {contents = HardCaml.Signal.Types.Signal_empty});\n     HardCaml.Signal.Types.Signal_empty;\n     HardCaml.Signal.Types.Signal_const\n      ({HardCaml.Signal.Types.s_id = 43L; s_names = []; s_width = 8;\n        s_deps = []},\n      &quot;00000000&quot;);\n     HardCaml.Signal.Types.Signal_const\n      ({HardCaml.Signal.Types.s_id = 1L; s_names = [&quot;vdd&quot;]; s_width = 1;\n        s_deps = []},\n      &quot;1&quot;);\n     HardCaml.Signal.Types.Signal_wire\n      ({HardCaml.Signal.Types.s_id = 5L; s_names = [&quot;clear&quot;]; s_width = 1;\n        s_deps = []},\n      {contents = HardCaml.Signal.Types.Signal_empty});\n     HardCaml.Signal.Types.Signal_const\n      ({HardCaml.Signal.Types.s_id = 42L; s_names = []; s_width = 8;\n        s_deps = []},\n      &quot;00000000&quot;);\n     HardCaml.Signal.Types.Signal_const\n      ({HardCaml.Signal.Types.s_id = 1L; s_names = [&quot;vdd&quot;]; s_width = 1;\n        s_deps = []},\n      &quot;1&quot;);\n     HardCaml.Signal.Types.Signal_wire\n      ({HardCaml.Signal.Types.s_id = 6L; s_names = [&quot;enable&quot;]; s_width = 1;\n        s_deps = []},\n      {contents = HardCaml.Signal.Types.Signal_empty})]},\n {HardCaml.Signal.Types.reg_clock =\n   HardCaml.Signal.Types.Signal_wire\n    ({HardCaml.Signal.Types.s_id = 3L; s_names = [&quot;clock&quot;]; s_width = 1;\n      s_deps = []},\n    {contents = HardCaml.Signal.Types.Signal_empty});\n  reg_clock_level =\n   HardCaml.Signal.Types.Signal_const\n    ({HardCaml.Signal.Types.s_id = 1L; s_names = [&quot;vdd&quot;]; s_width = 1;\n      s_deps = []},\n    &quot;1&quot;);\n  reg_reset = HardCaml.Signal.Types.Signal_empty;\n  reg_reset_level =\n   HardCaml.Signal.Types.Signal_const\n    ({HardCaml.Signal.Types.s_id = 1L; s_names = [&quot;vdd&quot;]; s_width = 1;\n      s_deps = []},\n    &quot;1&quot;);\n  reg_reset_value =\n   HardCaml.Signal.Types.Signal_const\n    ({HardCaml.Signal.Types.s_id = 43L; s_names = []; s_width = 8;\n      s_deps = []},\n    &quot;00000000&quot;);\n  reg_clear =\n   HardCaml.Signal.Types.Signal_wire\n    ({HardCaml.Signal.Types.s_id = 5L; s_names = [&quot;clear&quot;]; s_width = 1;\n      s_deps = []},\n    {contents = HardCaml.Signal.Types.Signal_empty});\n  reg_clear_level =\n   HardCaml.Signal.Types.Signal_const\n    ({HardCaml.Signal.Types.s_id = 1L; s_names = [&quot;vdd&quot;]; s_width = 1;\n      s_deps = []},\n    &quot;1&quot;);\n  reg_clear_value =\n   HardCaml.Signal.Types.Signal_const\n    ({HardCaml.Signal.Types.s_id = 42L; s_names = []; s_width = 8;\n      s_deps = []},\n    &quot;00000000&quot;);\n  reg_enable =\n   HardCaml.Signal.Types.Signal_wire\n    ({HardCaml.Signal.Types.s_id = 6L; s_names = [&quot;enable&quot;]; s_width = 1;\n      s_deps = []},\n    {contents = HardCaml.Signal.Types.Signal_empty})})\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"its worth looking at how this function is implemented"},{"metadata":{},"input":"let my_reg_fb spec enable width f = \n    let w = wire width in\n    let q = reg spec enable (f w) in\n    w <== q;\n    q","cell_type":"code","prompt_number":7,"outputs":[{"output_type":"pyout","prompt_number":7,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">val my_reg_fb : Signal.Types.register -&gt; t -&gt; int -&gt; (t -&gt; t) -&gt; t = &lt;fun&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"wires are what allow us to use a signal before it has been fully defined.  The following (illegal in OCaml) code is what we are trying to achieve."},{"metadata":{},"input":"let rec q = reg r_sync enable d\nand d = q +:. 1","cell_type":"code","prompt_number":8,"outputs":[{"output_type":"pyout","prompt_number":8,"html":"<pre style=\"color:red\">File &quot;[8]&quot;, line 1, characters 12-31:\nError: This kind of expression is not allowed as right-hand side of `let rec'\nCharacters 12-31:\n  let rec q = reg r_sync enable d\n              ^^^^^^^^^^^^^^^^^^^\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"heading","source":"Memories","level":1},{"metadata":{},"cell_type":"markdown","source":"The basic primitive for building memories in HardCaml is"},{"metadata":{},"input":"memory","cell_type":"code","prompt_number":9,"outputs":[{"output_type":"pyout","prompt_number":9,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">- : size:int -&gt; spec:Signal.Types.register -&gt; we:t -&gt; w:t -&gt; d:t -&gt; r:t -&gt; t\n= &lt;fun&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"From a RTL point of view describes an array.  The `we`, `w` and `d` signals perform a **synchronous** write of `d` at address `w` when `we` is enabled.  `r` provides the address for an **asynchronous** read the value of which is returned.\n\nThe `spec` argument allows the array to be reset if required though for memories this will usually be `r_none` which doesn't include a reset.\n\nFinally `size` gives the number of elements in the memory.  The widths of the `r` and `w` addresses are checked against size and must be consistent.\n\nThis primitive is sufficient to describe the asynchronous LUT based memories in FPGA devices ie `memory 16 r_none ...`."},{"metadata":{},"cell_type":"heading","source":"Synchronous RAMs","level":4},{"metadata":{},"cell_type":"markdown","source":"RAMs require a synchronous read port.  This is achieved by registering either the read address (write before read) or memory output (read before write).  Which is most appropriate depends on the target technology."},{"metadata":{},"input":"ram_rbw","cell_type":"code","prompt_number":10,"outputs":[{"output_type":"pyout","prompt_number":10,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">- : size:int -&gt;\n    spec:Signal.Types.register -&gt; we:t -&gt; wa:t -&gt; d:t -&gt; re:t -&gt; ra:t -&gt; t\n= &lt;fun&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"input":"ram_wbr","cell_type":"code","prompt_number":11,"outputs":[{"output_type":"pyout","prompt_number":11,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">- : size:int -&gt;\n    spec:Signal.Types.register -&gt; we:t -&gt; wa:t -&gt; d:t -&gt; re:t -&gt; ra:t -&gt; t\n= &lt;fun&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"These have very similar interfaces to the memory primitive with the addition of `re` - the read enable.\n\nIf the read and write addresses correspond to the same signal these functions will describe a single port RAM.  Otherwise they describe a dual port RAM with 1 read and 1 write address.\n\nMore complex RAM requirements (true dual port FPGA RAMs, for example) need to be instantiated using vendor libraries or core generators."}],"metadata":{}}],"nbformat":3,"nbformat_minor":0}