Item(by='rbanffy', descendants=None, kids=None, score=None, time=1605081859, title=None, item_type='comment', url=None, parent=25053964, text='Apple being Apple, we won&#x27;t know much before someone grinds down a couple chips to reveal what the interconnections are, but if you are feeding GPUs along with CPUs, a wider memory bus between DRAM and the SoC cache makes a lot of sense.')