$date
	Sun Oct 23 05:09:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#769167
b10011 !
1"
#769170
b10011 &
b10011 %
1$
#769171
0"
#769174
b111010 &
b111010 %
#769178
b11101 &
b11101 %
#769182
b1011000 &
b1011000 %
#769186
b101100 &
b101100 %
#769190
b10110 &
b10110 %
#769194
b1011 &
b1011 %
#769198
b100010 &
b100010 %
#769202
b10001 &
b10001 %
#769206
b110100 &
b110100 %
#769210
b11010 &
b11010 %
#769214
b1101 &
b1101 %
#769218
b101000 &
b101000 %
#769222
b10100 &
b10100 %
#769226
b1010 &
b1010 %
#769230
b101 &
b101 %
#769234
b10000 &
b10000 %
#769238
b1000 &
b1000 %
#769242
b100 &
b100 %
#769246
b10 &
b10 %
#769250
b1 &
b1 %
1#
#769254
b0 &
0#
b0 %
0$
#1782706
b1000 &
b1000 %
1$
b1000 !
1"
#1782707
0"
#1782710
b100 &
b100 %
#1782714
b10 &
b10 %
#1782718
b1 &
1#
b1 %
#1782722
b0 &
b0 %
0#
0$
#2745879
b1 !
1"
#2745882
b1 &
b1 %
1$
#2745883
0"
#2745886
1#
#2745890
b0 &
b0 %
0#
0$
#4500012
