{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688374491384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688374491387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 03 14:24:50 2023 " "Processing started: Mon Jul 03 14:24:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688374491387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1688374491387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Timer -c Timer " "Command: quartus_sta Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1688374491388 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1688374491495 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1688374491720 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1688374491720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688374491747 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688374491748 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "71 " "The Timing Analyzer is analyzing 71 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1688374491968 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Timer.sdc " "Synopsys Design Constraints File file not found: 'Timer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1688374492045 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1688374492045 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1688374492054 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pause_select_buffer pause_select_buffer " "create_clock -period 1.000 -name pause_select_buffer pause_select_buffer" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1688374492054 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name final_clock final_clock " "create_clock -period 1.000 -name final_clock final_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1688374492054 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lap_stopwatch_buffer lap_stopwatch_buffer " "create_clock -period 1.000 -name lap_stopwatch_buffer lap_stopwatch_buffer" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1688374492054 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pause_down_buffer pause_down_buffer " "create_clock -period 1.000 -name pause_down_buffer pause_down_buffer" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1688374492054 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pause_clock_buffer pause_clock_buffer " "create_clock -period 1.000 -name pause_clock_buffer pause_clock_buffer" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1688374492054 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst_down_buffer rst_down_buffer " "create_clock -period 1.000 -name rst_down_buffer rst_down_buffer" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1688374492054 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688374492054 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "my_count_down\|blink_hr~2\|combout " "Node \"my_count_down\|blink_hr~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492057 ""} { "Warning" "WSTA_SCC_NODE" "my_count_down\|blink_hr~9\|datad " "Node \"my_count_down\|blink_hr~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492057 ""} { "Warning" "WSTA_SCC_NODE" "my_count_down\|blink_hr~9\|combout " "Node \"my_count_down\|blink_hr~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492057 ""} { "Warning" "WSTA_SCC_NODE" "my_count_down\|blink_hr~2\|datab " "Node \"my_count_down\|blink_hr~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492057 ""}  } { { "count_down.v" "" { Text "C:/intelFPGA_lite/18.0/cc/count_down.v" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492057 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~62\|combout " "Node \"init\|Add1~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492058 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[31\]~2\|datad " "Node \"init\|count\[31\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492058 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[31\]~2\|combout " "Node \"init\|count\[31\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492058 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~62\|datad " "Node \"init\|Add1~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492058 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492058 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~60\|datab " "Node \"init\|Add1~60\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~60\|combout " "Node \"init\|Add1~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[30\]~7\|datac " "Node \"init\|count\[30\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[30\]~7\|combout " "Node \"init\|count\[30\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492059 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~58\|datab " "Node \"init\|Add1~58\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~58\|combout " "Node \"init\|Add1~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[29\]~12\|datad " "Node \"init\|count\[29\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[29\]~12\|combout " "Node \"init\|count\[29\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492059 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~56\|datab " "Node \"init\|Add1~56\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~56\|combout " "Node \"init\|Add1~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[28\]~17\|datad " "Node \"init\|count\[28\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[28\]~17\|combout " "Node \"init\|count\[28\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492059 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~54\|dataa " "Node \"init\|Add1~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~54\|combout " "Node \"init\|Add1~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[27\]~22\|datac " "Node \"init\|count\[27\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[27\]~22\|combout " "Node \"init\|count\[27\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492059 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~52\|datab " "Node \"init\|Add1~52\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~52\|combout " "Node \"init\|Add1~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[26\]~27\|datac " "Node \"init\|count\[26\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[26\]~27\|combout " "Node \"init\|count\[26\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492059 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~50\|combout " "Node \"init\|Add1~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[25\]~32\|datac " "Node \"init\|count\[25\]~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[25\]~32\|combout " "Node \"init\|count\[25\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~50\|datab " "Node \"init\|Add1~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492059 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~48\|combout " "Node \"init\|Add1~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[24\]~37\|datac " "Node \"init\|count\[24\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[24\]~37\|combout " "Node \"init\|count\[24\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~48\|datab " "Node \"init\|Add1~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492059 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~46\|combout " "Node \"init\|Add1~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[23\]~42\|datac " "Node \"init\|count\[23\]~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[23\]~42\|combout " "Node \"init\|count\[23\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~46\|datab " "Node \"init\|Add1~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492059 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~44\|combout " "Node \"init\|Add1~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[22\]~47\|datad " "Node \"init\|count\[22\]~47\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[22\]~47\|combout " "Node \"init\|count\[22\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~44\|dataa " "Node \"init\|Add1~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492059 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492059 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~42\|dataa " "Node \"init\|Add1~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~42\|combout " "Node \"init\|Add1~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[21\]~52\|datad " "Node \"init\|count\[21\]~52\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[21\]~52\|combout " "Node \"init\|count\[21\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492060 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~40\|datab " "Node \"init\|Add1~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~40\|combout " "Node \"init\|Add1~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[20\]~57\|datad " "Node \"init\|count\[20\]~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[20\]~57\|combout " "Node \"init\|count\[20\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492060 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~38\|datab " "Node \"init\|Add1~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~38\|combout " "Node \"init\|Add1~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[19\]~62\|datac " "Node \"init\|count\[19\]~62\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[19\]~62\|combout " "Node \"init\|count\[19\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492060 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~36\|combout " "Node \"init\|Add1~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[18\]~67\|datad " "Node \"init\|count\[18\]~67\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[18\]~67\|combout " "Node \"init\|count\[18\]~67\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~36\|dataa " "Node \"init\|Add1~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492060 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~34\|combout " "Node \"init\|Add1~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[17\]~72\|datad " "Node \"init\|count\[17\]~72\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[17\]~72\|combout " "Node \"init\|count\[17\]~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~34\|dataa " "Node \"init\|Add1~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492060 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~32\|combout " "Node \"init\|Add1~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[16\]~77\|datad " "Node \"init\|count\[16\]~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[16\]~77\|combout " "Node \"init\|count\[16\]~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~32\|datab " "Node \"init\|Add1~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492060 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~30\|combout " "Node \"init\|Add1~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[15\]~82\|datad " "Node \"init\|count\[15\]~82\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[15\]~82\|combout " "Node \"init\|count\[15\]~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~30\|dataa " "Node \"init\|Add1~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492060 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~28\|dataa " "Node \"init\|Add1~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~28\|combout " "Node \"init\|Add1~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[14\]~87\|datad " "Node \"init\|count\[14\]~87\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[14\]~87\|combout " "Node \"init\|count\[14\]~87\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492060 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~26\|dataa " "Node \"init\|Add1~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~26\|combout " "Node \"init\|Add1~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[13\]~92\|datac " "Node \"init\|count\[13\]~92\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[13\]~92\|combout " "Node \"init\|count\[13\]~92\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492060 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~24\|dataa " "Node \"init\|Add1~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~24\|combout " "Node \"init\|Add1~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[12\]~97\|datab " "Node \"init\|count\[12\]~97\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[12\]~97\|combout " "Node \"init\|count\[12\]~97\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492060 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~22\|combout " "Node \"init\|Add1~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[11\]~102\|datac " "Node \"init\|count\[11\]~102\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[11\]~102\|combout " "Node \"init\|count\[11\]~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~22\|dataa " "Node \"init\|Add1~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492060 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492060 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[3\]~54\|combout " "Node \"init_time_down_buffer\[3\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[3\]~111\|datab " "Node \"init_time_down_buffer\[3\]~111\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[3\]~111\|combout " "Node \"init_time_down_buffer\[3\]~111\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[3\]~54\|dataa " "Node \"init_time_down_buffer\[3\]~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492061 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[1\]~62\|combout " "Node \"init_time_down_buffer\[1\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[1\]~113\|datab " "Node \"init_time_down_buffer\[1\]~113\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[1\]~113\|combout " "Node \"init_time_down_buffer\[1\]~113\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[1\]~62\|dataa " "Node \"init_time_down_buffer\[1\]~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492061 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[4\]~50\|combout " "Node \"init_time_down_buffer\[4\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[4\]~110\|datac " "Node \"init_time_down_buffer\[4\]~110\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[4\]~110\|combout " "Node \"init_time_down_buffer\[4\]~110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[4\]~50\|datab " "Node \"init_time_down_buffer\[4\]~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492061 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[2\]~58\|combout " "Node \"init_time_down_buffer\[2\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[2\]~112\|dataa " "Node \"init_time_down_buffer\[2\]~112\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[2\]~112\|combout " "Node \"init_time_down_buffer\[2\]~112\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[2\]~58\|dataa " "Node \"init_time_down_buffer\[2\]~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492061 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[5\]~46\|combout " "Node \"init_time_down_buffer\[5\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[5\]~117\|dataa " "Node \"init_time_down_buffer\[5\]~117\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[5\]~117\|combout " "Node \"init_time_down_buffer\[5\]~117\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[5\]~46\|datab " "Node \"init_time_down_buffer\[5\]~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492061 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[7\]~38\|combout " "Node \"init_time_down_buffer\[7\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[7\]~115\|dataa " "Node \"init_time_down_buffer\[7\]~115\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[7\]~115\|combout " "Node \"init_time_down_buffer\[7\]~115\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[7\]~38\|dataa " "Node \"init_time_down_buffer\[7\]~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492061 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[8\]~34\|combout " "Node \"init_time_down_buffer\[8\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[8\]~114\|datad " "Node \"init_time_down_buffer\[8\]~114\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[8\]~114\|combout " "Node \"init_time_down_buffer\[8\]~114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[8\]~34\|dataa " "Node \"init_time_down_buffer\[8\]~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492061 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[6\]~42\|combout " "Node \"init_time_down_buffer\[6\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[6\]~116\|datab " "Node \"init_time_down_buffer\[6\]~116\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[6\]~116\|combout " "Node \"init_time_down_buffer\[6\]~116\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[6\]~42\|dataa " "Node \"init_time_down_buffer\[6\]~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492061 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[15\]~6\|combout " "Node \"init_time_down_buffer\[15\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[15\]~103\|datad " "Node \"init_time_down_buffer\[15\]~103\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[15\]~103\|combout " "Node \"init_time_down_buffer\[15\]~103\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[15\]~6\|dataa " "Node \"init_time_down_buffer\[15\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492061 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[16\]~2\|combout " "Node \"init_time_down_buffer\[16\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[16\]~102\|datad " "Node \"init_time_down_buffer\[16\]~102\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[16\]~102\|combout " "Node \"init_time_down_buffer\[16\]~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[16\]~2\|datab " "Node \"init_time_down_buffer\[16\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492061 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[13\]~14\|combout " "Node \"init_time_down_buffer\[13\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[13\]~109\|datab " "Node \"init_time_down_buffer\[13\]~109\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[13\]~109\|combout " "Node \"init_time_down_buffer\[13\]~109\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[13\]~14\|datac " "Node \"init_time_down_buffer\[13\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492061 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492061 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[11\]~22\|combout " "Node \"init_time_down_buffer\[11\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[11\]~105\|datac " "Node \"init_time_down_buffer\[11\]~105\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[11\]~105\|combout " "Node \"init_time_down_buffer\[11\]~105\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[11\]~22\|dataa " "Node \"init_time_down_buffer\[11\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492062 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[12\]~18\|combout " "Node \"init_time_down_buffer\[12\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[12\]~104\|datac " "Node \"init_time_down_buffer\[12\]~104\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[12\]~104\|combout " "Node \"init_time_down_buffer\[12\]~104\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[12\]~18\|dataa " "Node \"init_time_down_buffer\[12\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492062 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[10\]~26\|combout " "Node \"init_time_down_buffer\[10\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[10\]~106\|datac " "Node \"init_time_down_buffer\[10\]~106\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[10\]~106\|combout " "Node \"init_time_down_buffer\[10\]~106\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[10\]~26\|datab " "Node \"init_time_down_buffer\[10\]~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492062 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[9\]~30\|combout " "Node \"init_time_down_buffer\[9\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[9\]~107\|datab " "Node \"init_time_down_buffer\[9\]~107\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[9\]~107\|combout " "Node \"init_time_down_buffer\[9\]~107\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[9\]~30\|datab " "Node \"init_time_down_buffer\[9\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492062 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[14\]~10\|combout " "Node \"init_time_down_buffer\[14\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[14\]~108\|dataa " "Node \"init_time_down_buffer\[14\]~108\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[14\]~108\|combout " "Node \"init_time_down_buffer\[14\]~108\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[14\]~10\|datac " "Node \"init_time_down_buffer\[14\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492062 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[0\]~66\|combout " "Node \"init_time_down_buffer\[0\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[0\]~118\|datab " "Node \"init_time_down_buffer\[0\]~118\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[0\]~118\|combout " "Node \"init_time_down_buffer\[0\]~118\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[0\]~66\|dataa " "Node \"init_time_down_buffer\[0\]~66\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492062 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~20\|combout " "Node \"init\|Add1~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[10\]~107\|datad " "Node \"init\|count\[10\]~107\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[10\]~107\|combout " "Node \"init\|count\[10\]~107\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~20\|datab " "Node \"init\|Add1~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492062 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~18\|dataa " "Node \"init\|Add1~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~18\|combout " "Node \"init\|Add1~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[9\]~112\|datac " "Node \"init\|count\[9\]~112\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[9\]~112\|combout " "Node \"init\|count\[9\]~112\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492062 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~16\|dataa " "Node \"init\|Add1~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~16\|combout " "Node \"init\|Add1~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[8\]~117\|datad " "Node \"init\|count\[8\]~117\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[8\]~117\|combout " "Node \"init\|count\[8\]~117\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492062 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~14\|datab " "Node \"init\|Add1~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~14\|combout " "Node \"init\|Add1~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[7\]~122\|datad " "Node \"init\|count\[7\]~122\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[7\]~122\|combout " "Node \"init\|count\[7\]~122\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492062 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~12\|datab " "Node \"init\|Add1~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~12\|combout " "Node \"init\|Add1~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[6\]~127\|datab " "Node \"init\|count\[6\]~127\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[6\]~127\|combout " "Node \"init\|count\[6\]~127\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492062 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~10\|datab " "Node \"init\|Add1~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~10\|combout " "Node \"init\|Add1~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[5\]~137\|dataa " "Node \"init\|count\[5\]~137\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[5\]~137\|combout " "Node \"init\|count\[5\]~137\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492062 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492062 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~8\|datab " "Node \"init\|Add1~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492063 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~8\|combout " "Node \"init\|Add1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492063 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[4\]~142\|dataa " "Node \"init\|count\[4\]~142\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492063 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[4\]~142\|combout " "Node \"init\|count\[4\]~142\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492063 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492063 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~6\|dataa " "Node \"init\|Add1~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492063 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~6\|combout " "Node \"init\|Add1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492063 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[3\]~147\|datac " "Node \"init\|count\[3\]~147\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492063 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[3\]~147\|combout " "Node \"init\|count\[3\]~147\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492063 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492063 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~4\|dataa " "Node \"init\|Add1~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492063 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~4\|combout " "Node \"init\|Add1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492063 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[2\]~152\|dataa " "Node \"init\|count\[2\]~152\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492063 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[2\]~152\|combout " "Node \"init\|count\[2\]~152\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492063 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492063 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~2\|dataa " "Node \"init\|Add1~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492063 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~2\|combout " "Node \"init\|Add1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492063 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[1\]~157\|datac " "Node \"init\|count\[1\]~157\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492063 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[1\]~157\|combout " "Node \"init\|count\[1\]~157\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492063 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492063 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~0\|datab " "Node \"init\|Add1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492063 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~0\|combout " "Node \"init\|Add1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492063 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[0\]~132\|dataa " "Node \"init\|count\[0\]~132\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492063 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[0\]~132\|combout " "Node \"init\|count\[0\]~132\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374492063 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1688374492063 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1688374492071 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688374492071 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1688374492073 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1688374492093 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1688374492112 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1688374492127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -102.141 " "Worst-case setup slack is -102.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -102.141           -6852.290 clk  " " -102.141           -6852.290 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -101.066           -1768.296 pause_select_buffer  " " -101.066           -1768.296 pause_select_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.850              -9.782 rst_down_buffer  " "   -5.850              -9.782 rst_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.848              -4.848 lap_stopwatch_buffer  " "   -4.848              -4.848 lap_stopwatch_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.186             -88.932 final_clock  " "   -4.186             -88.932 final_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.866              -3.866 pause_clock_buffer  " "   -3.866              -3.866 pause_clock_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.507              -3.507 pause_down_buffer  " "   -3.507              -3.507 pause_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688374492129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.200 " "Worst-case hold slack is 0.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 clk  " "    0.200               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 pause_select_buffer  " "    0.414               0.000 pause_select_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.669               0.000 final_clock  " "    0.669               0.000 final_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.079               0.000 pause_down_buffer  " "    3.079               0.000 pause_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.148               0.000 rst_down_buffer  " "    3.148               0.000 rst_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.442               0.000 pause_clock_buffer  " "    3.442               0.000 pause_clock_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.985               0.000 lap_stopwatch_buffer  " "    3.985               0.000 lap_stopwatch_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688374492145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.347 " "Worst-case recovery slack is -6.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.347           -1097.700 clk  " "   -6.347           -1097.700 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.879              -4.879 lap_stopwatch_buffer  " "   -4.879              -4.879 lap_stopwatch_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.333              -4.333 pause_clock_buffer  " "   -4.333              -4.333 pause_clock_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.558             -43.905 pause_select_buffer  " "   -1.558             -43.905 pause_select_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.333              -2.199 rst_down_buffer  " "   -1.333              -2.199 rst_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.914              -0.914 pause_down_buffer  " "   -0.914              -0.914 pause_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688374492150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.077 " "Worst-case removal slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 rst_down_buffer  " "    0.077               0.000 rst_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 pause_down_buffer  " "    0.183               0.000 pause_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.560               0.000 pause_select_buffer  " "    0.560               0.000 pause_select_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.426               0.000 clk  " "    1.426               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.860               0.000 pause_clock_buffer  " "    3.860               0.000 pause_clock_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.997               0.000 lap_stopwatch_buffer  " "    3.997               0.000 lap_stopwatch_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688374492158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -784.471 clk  " "   -3.000            -784.471 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 final_clock  " "   -3.000              -3.000 final_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 pause_select_buffer  " "    0.391               0.000 pause_select_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 pause_down_buffer  " "    0.409               0.000 pause_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 lap_stopwatch_buffer  " "    0.413               0.000 lap_stopwatch_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 pause_clock_buffer  " "    0.413               0.000 pause_clock_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 rst_down_buffer  " "    0.417               0.000 rst_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374492159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688374492159 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1688374492188 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1688374492213 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1688374493830 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688374494009 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1688374494033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -94.516 " "Worst-case setup slack is -94.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -94.516           -6324.197 clk  " "  -94.516           -6324.197 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -93.704           -1640.720 pause_select_buffer  " "  -93.704           -1640.720 pause_select_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.347              -8.929 rst_down_buffer  " "   -5.347              -8.929 rst_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.395              -4.395 lap_stopwatch_buffer  " "   -4.395              -4.395 lap_stopwatch_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.781             -79.426 final_clock  " "   -3.781             -79.426 final_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.472              -3.472 pause_clock_buffer  " "   -3.472              -3.472 pause_clock_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.155              -3.155 pause_down_buffer  " "   -3.155              -3.155 pause_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688374494035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.254 " "Worst-case hold slack is 0.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 clk  " "    0.254               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.521               0.000 pause_select_buffer  " "    0.521               0.000 pause_select_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.639               0.000 final_clock  " "    0.639               0.000 final_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.826               0.000 rst_down_buffer  " "    2.826               0.000 rst_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.843               0.000 pause_down_buffer  " "    2.843               0.000 pause_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.158               0.000 pause_clock_buffer  " "    3.158               0.000 pause_clock_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.673               0.000 lap_stopwatch_buffer  " "    3.673               0.000 lap_stopwatch_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688374494049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.793 " "Worst-case recovery slack is -5.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.793            -985.679 clk  " "   -5.793            -985.679 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.476              -4.476 lap_stopwatch_buffer  " "   -4.476              -4.476 lap_stopwatch_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.945              -3.945 pause_clock_buffer  " "   -3.945              -3.945 pause_clock_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.466             -40.496 pause_select_buffer  " "   -1.466             -40.496 pause_select_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.181              -1.921 rst_down_buffer  " "   -1.181              -1.921 rst_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.841              -0.841 pause_down_buffer  " "   -0.841              -0.841 pause_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688374494055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.102 " "Worst-case removal slack is 0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 rst_down_buffer  " "    0.102               0.000 rst_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 pause_down_buffer  " "    0.153               0.000 pause_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.631               0.000 pause_select_buffer  " "    0.631               0.000 pause_select_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.361               0.000 clk  " "    1.361               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.586               0.000 pause_clock_buffer  " "    3.586               0.000 pause_clock_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.714               0.000 lap_stopwatch_buffer  " "    3.714               0.000 lap_stopwatch_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688374494062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -784.471 clk  " "   -3.000            -784.471 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 final_clock  " "   -3.000              -3.000 final_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 rst_down_buffer  " "    0.422               0.000 rst_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 pause_clock_buffer  " "    0.424               0.000 pause_clock_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 pause_select_buffer  " "    0.425               0.000 pause_select_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 lap_stopwatch_buffer  " "    0.427               0.000 lap_stopwatch_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 pause_down_buffer  " "    0.436               0.000 pause_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688374494064 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1688374494096 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688374494274 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1688374494283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -43.974 " "Worst-case setup slack is -43.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.974           -2754.340 clk  " "  -43.974           -2754.340 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.165            -754.636 pause_select_buffer  " "  -43.165            -754.636 pause_select_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.465              -4.427 rst_down_buffer  " "   -2.465              -4.427 rst_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.079              -2.079 lap_stopwatch_buffer  " "   -2.079              -2.079 lap_stopwatch_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.619              -1.619 pause_clock_buffer  " "   -1.619              -1.619 pause_clock_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.479              -1.479 pause_down_buffer  " "   -1.479              -1.479 pause_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.319             -25.381 final_clock  " "   -1.319             -25.381 final_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688374494294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 clk  " "    0.147               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 pause_select_buffer  " "    0.237               0.000 pause_select_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 final_clock  " "    0.382               0.000 final_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.402               0.000 rst_down_buffer  " "    1.402               0.000 rst_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.865               0.000 pause_down_buffer  " "    1.865               0.000 pause_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.998               0.000 pause_clock_buffer  " "    1.998               0.000 pause_clock_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.235               0.000 lap_stopwatch_buffer  " "    2.235               0.000 lap_stopwatch_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688374494309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.486 " "Worst-case recovery slack is -2.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.486            -309.070 clk  " "   -2.486            -309.070 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.971              -1.971 lap_stopwatch_buffer  " "   -1.971              -1.971 lap_stopwatch_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.682              -1.682 pause_clock_buffer  " "   -1.682              -1.682 pause_clock_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.234              -4.814 pause_select_buffer  " "   -0.234              -4.814 pause_select_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.233              -0.320 rst_down_buffer  " "   -0.233              -0.320 rst_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.035              -0.035 pause_down_buffer  " "   -0.035              -0.035 pause_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688374494318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.025 " "Worst-case removal slack is 0.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.025               0.000 rst_down_buffer  " "    0.025               0.000 rst_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 pause_down_buffer  " "    0.109               0.000 pause_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 pause_select_buffer  " "    0.322               0.000 pause_select_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 clk  " "    0.491               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.054               0.000 pause_clock_buffer  " "    2.054               0.000 pause_clock_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.143               0.000 lap_stopwatch_buffer  " "    2.143               0.000 lap_stopwatch_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688374494327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -664.167 clk  " "   -3.000            -664.167 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.227 final_clock  " "   -3.000              -3.227 final_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 pause_select_buffer  " "    0.281               0.000 pause_select_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 pause_down_buffer  " "    0.440               0.000 pause_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 rst_down_buffer  " "    0.446               0.000 rst_down_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 lap_stopwatch_buffer  " "    0.454               0.000 lap_stopwatch_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 pause_clock_buffer  " "    0.454               0.000 pause_clock_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688374494329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688374494329 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1688374495014 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1688374495048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 256 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 256 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688374495124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 03 14:24:55 2023 " "Processing ended: Mon Jul 03 14:24:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688374495124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688374495124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688374495124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1688374495124 ""}
