

================================================================
== Vitis HLS Report for 'get_image_stream_Pipeline_VITIS_LOOP_16_1'
================================================================
* Date:           Wed Jun  7 23:11:35 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  1.750 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32770|    32770|  0.360 ms|  0.360 ms|  32770|  32770|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_16_1  |    32768|    32768|         2|          1|          1|  32768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      53|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|      83|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      83|     107|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_101_p2                |         +|   0|  0|  23|          16|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln16_fu_95_p2                |      icmp|   0|  0|  24|          16|          17|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  53|          35|          22|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_sig_allocacmp_g_4      |   9|          2|   16|         32|
    |g_fu_58                   |   9|          2|   16|         32|
    |input_stream_TDATA_blk_n  |   9|          2|    1|          2|
    |msg_strm_blk_n            |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  54|         12|   36|         72|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |g_fu_58                  |  16|   0|   16|          0|
    |m_reg_126                |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  83|   0|   83|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  get_image_stream_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  get_image_stream_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  get_image_stream_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  get_image_stream_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  get_image_stream_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  get_image_stream_Pipeline_VITIS_LOOP_16_1|  return value|
|input_stream_TVALID      |   in|    1|        axis|                      input_stream_V_data_V|       pointer|
|input_stream_TDATA       |   in|   64|        axis|                      input_stream_V_data_V|       pointer|
|msg_strm_din             |  out|   64|     ap_fifo|                                   msg_strm|       pointer|
|msg_strm_num_data_valid  |   in|   16|     ap_fifo|                                   msg_strm|       pointer|
|msg_strm_fifo_cap        |   in|   16|     ap_fifo|                                   msg_strm|       pointer|
|msg_strm_full_n          |   in|    1|     ap_fifo|                                   msg_strm|       pointer|
|msg_strm_write           |  out|    1|     ap_fifo|                                   msg_strm|       pointer|
|input_stream_TREADY      |  out|    1|        axis|                      input_stream_V_dest_V|       pointer|
|input_stream_TDEST       |   in|    1|        axis|                      input_stream_V_dest_V|       pointer|
|input_stream_TKEEP       |   in|    8|        axis|                      input_stream_V_keep_V|       pointer|
|input_stream_TSTRB       |   in|    8|        axis|                      input_stream_V_strb_V|       pointer|
|input_stream_TUSER       |   in|    1|        axis|                      input_stream_V_user_V|       pointer|
|input_stream_TLAST       |   in|    1|        axis|                      input_stream_V_last_V|       pointer|
|input_stream_TID         |   in|    1|        axis|                        input_stream_V_id_V|       pointer|
+-------------------------+-----+-----+------------+-------------------------------------------+--------------+

