## verify following SAI Agents are Write protected 
## 1) "HOSTIA_SUNPASS_SAI" => 3 2)"PM_PCS_SAI" => 9; 3)	"DFX_INTEL_MANUFACTURING_SAI" => 24
## 4)	"DFX_INTEL_PRODUCTION_SAI" => 42, [ CP] )	"HOSTIA_UCODE_SAI" => 1, [ RAC,WAC LO]
##seq > default read-> wr and check wr protected not updated with legal sai

##1 Legal SAI 
#sai6 0x03 legal for wr/read  
SAI 0xf7
rd hqm_sif_csr.HQM_CSR_CP_LO  0x0100_0218
rd hqm_sif_csr.HQM_CSR_CP_HI  0x0000_0400
rd hqm_sif_csr.HQM_CSR_WAC_LO 0x0300_021f
rd hqm_sif_csr.HQM_CSR_WAC_HI 0x2000_0c00
rd hqm_sif_csr.HQM_CSR_RAC_LO 0xffff_ffff
rd hqm_sif_csr.HQM_CSR_RAC_HI 0xffff_ffff

wr hqm_sif_csr.HQM_CSR_CP_LO 0xffffffff
rd hqm_sif_csr.HQM_CSR_CP_LO 0xffffffff
wr hqm_sif_csr.HQM_CSR_CP_HI 0x00000000
rd hqm_sif_csr.HQM_CSR_CP_HI 0x00000400

wr hqm_sif_csr.HQM_CSR_CP_LO 0x00000000
rd hqm_sif_csr.HQM_CSR_CP_LO 0x01000208
wr hqm_sif_csr.HQM_CSR_CP_HI 0xffffffff
rd hqm_sif_csr.HQM_CSR_CP_HI 0xffffffff


wr hqm_sif_csr.HQM_CSR_WAC_LO 0xffffffff 
rd hqm_sif_csr.HQM_CSR_WAC_LO 0xffffffff
wr hqm_sif_csr.HQM_CSR_WAC_HI 0x00000000
rd hqm_sif_csr.HQM_CSR_WAC_HI 0x00000400

wr hqm_sif_csr.HQM_CSR_WAC_LO 0x00000000 
rd hqm_sif_csr.HQM_CSR_WAC_LO 0x0100020a
wr hqm_sif_csr.HQM_CSR_WAC_HI 0xffffffff
rd hqm_sif_csr.HQM_CSR_WAC_HI 0xffffffff


wr hqm_sif_csr.HQM_CSR_RAC_LO 0xffffffff 
rd hqm_sif_csr.HQM_CSR_RAC_LO 0xffffffff
wr hqm_sif_csr.HQM_CSR_RAC_HI 0x00000000
rd hqm_sif_csr.HQM_CSR_RAC_HI 0x00000400

wr hqm_sif_csr.HQM_CSR_RAC_LO 0x00000000 
rd hqm_sif_csr.HQM_CSR_RAC_LO 0x0100020a
wr hqm_sif_csr.HQM_CSR_RAC_HI 0xffffffff
rd hqm_sif_csr.HQM_CSR_RAC_HI 0xffffffff

###################################

## CP_LO bit 3,9,24
wr hqm_sif_csr.HQM_CSR_CP_LO  0xffffffff
wr hqm_sif_csr.HQM_CSR_CP_HI  0xffffffff
rd hqm_sif_csr.HQM_CSR_CP_LO  0xffffffff
rd hqm_sif_csr.HQM_CSR_CP_HI  0xffffffff
## bit 3
wr hqm_sif_csr.HQM_CSR_CP_LO  0xfffffff7
rd hqm_sif_csr.HQM_CSR_CP_LO  0xffffffff
## bit 9
wr hqm_sif_csr.HQM_CSR_CP_LO  0xfffffdff
rd hqm_sif_csr.HQM_CSR_CP_LO  0xffffffff
## bit 24
wr hqm_sif_csr.HQM_CSR_CP_LO  0xfeffffff
rd hqm_sif_csr.HQM_CSR_CP_LO  0xffffffff

## cp_hi bit 10
wr hqm_sif_csr.HQM_CSR_CP_HI  0xfffffbff
rd hqm_sif_csr.HQM_CSR_CP_HI  0xffffffff

## wac_lo ,1,3,9,24, wac_hi-> 10
wr hqm_sif_csr.HQM_CSR_WAC_LO 0xffffffff 
rd hqm_sif_csr.HQM_CSR_WAC_LO 0xffffffff
wr hqm_sif_csr.HQM_CSR_WAC_HI 0xffffffff
rd hqm_sif_csr.HQM_CSR_WAC_HI 0xffffffff
## bit 1 
wr hqm_sif_csr.HQM_CSR_WAC_LO 0xfffffffd 
rd hqm_sif_csr.HQM_CSR_WAC_LO 0xffffffff
## bit 3 
wr hqm_sif_csr.HQM_CSR_WAC_LO 0xfffffff7 
rd hqm_sif_csr.HQM_CSR_WAC_LO 0xffffffff
## bit 9 
wr hqm_sif_csr.HQM_CSR_WAC_LO 0xfffffdff 
rd hqm_sif_csr.HQM_CSR_WAC_LO 0xffffffff
## bit 24 
wr hqm_sif_csr.HQM_CSR_WAC_LO 0xfeffffff 
rd hqm_sif_csr.HQM_CSR_WAC_LO 0xffffffff
## bit 10 
wr hqm_sif_csr.HQM_CSR_WAC_HI 0xfffffbff
rd hqm_sif_csr.HQM_CSR_WAC_HI 0xffffffff

## rac_lo ,1,3,9,24, rac_hi-> 10
wr hqm_sif_csr.HQM_CSR_RAC_LO 0xffffffff 
rd hqm_sif_csr.HQM_CSR_RAC_LO 0xffffffff
wr hqm_sif_csr.HQM_CSR_RAC_HI 0xffffffff
rd hqm_sif_csr.HQM_CSR_RAC_HI 0xffffffff
## bit 1 
wr hqm_sif_csr.HQM_CSR_RAC_LO 0xfffffffd 
rd hqm_sif_csr.HQM_CSR_RAC_LO 0xffffffff
## bit 3 
wr hqm_sif_csr.HQM_CSR_RAC_LO 0xfffffff7 
rd hqm_sif_csr.HQM_CSR_RAC_LO 0xffffffff
## bit 9 
wr hqm_sif_csr.HQM_CSR_RAC_LO 0xfffffdff 
rd hqm_sif_csr.HQM_CSR_RAC_LO 0xffffffff
## bit 24 
wr hqm_sif_csr.HQM_CSR_RAC_LO 0xfeffffff 
rd hqm_sif_csr.HQM_CSR_RAC_LO 0xffffffff
## bit 10 
wr hqm_sif_csr.HQM_CSR_RAC_HI 0xfffffbff
rd hqm_sif_csr.HQM_CSR_RAC_HI 0xffffffff

## illegal SAI for CP and RAC 
# That is covered in register attribute test
