--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4348 paths analyzed, 921 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.940ns.
--------------------------------------------------------------------------------
Slack:                  13.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          gamestates/car1/M_carposition_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.900ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.749 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to gamestates/car1/M_carposition_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y17.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y60.SR      net (fanout=34)       5.969   M_reset_cond_out
    SLICE_X15Y60.CLK     Tsrck                 0.413   M_carposition_q_1_0
                                                       gamestates/car1/M_carposition_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.900ns (0.931ns logic, 5.969ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack:                  13.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          gamestates/car1/M_carposition_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.207ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.770 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to gamestates/car1/M_carposition_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y17.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y57.SR       net (fanout=34)       5.276   M_reset_cond_out
    SLICE_X9Y57.CLK      Tsrck                 0.413   M_carposition_q_3_0
                                                       gamestates/car1/M_carposition_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.207ns (0.931ns logic, 5.276ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  14.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player1right_cond/M_ctr_q_18 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.895ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.618 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player1right_cond/M_ctr_q_18 to gamestates/M_gamestates_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y63.CQ      Tcko                  0.476   player1right_cond/M_ctr_q[19]
                                                       player1right_cond/M_ctr_q_18
    SLICE_X15Y60.D1      net (fanout=2)        0.940   player1right_cond/M_ctr_q[18]
    SLICE_X15Y60.D       Tilo                  0.259   M_carposition_q_1_0
                                                       player1right_cond/out2
    SLICE_X15Y60.A6      net (fanout=2)        0.805   out1_1
    SLICE_X15Y60.A       Tilo                  0.259   M_carposition_q_1_0
                                                       player1right_cond/out4
    SLICE_X10Y48.C1      net (fanout=4)        1.649   M_player1right_cond_out
    SLICE_X10Y48.C       Tilo                  0.235   M_gamestates_q_FSM_FFd3
                                                       gamestates/M_gamestates_q_FSM_FFd2-In1
    SLICE_X11Y38.DX      net (fanout=1)        1.158   gamestates/M_gamestates_q_FSM_FFd2-In
    SLICE_X11Y38.CLK     Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd2_1
                                                       gamestates/M_gamestates_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.895ns (1.343ns logic, 4.552ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  14.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player1right_cond/M_ctr_q_19 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.892ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.618 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player1right_cond/M_ctr_q_19 to gamestates/M_gamestates_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y63.DQ      Tcko                  0.476   player1right_cond/M_ctr_q[19]
                                                       player1right_cond/M_ctr_q_19
    SLICE_X15Y60.D2      net (fanout=2)        0.937   player1right_cond/M_ctr_q[19]
    SLICE_X15Y60.D       Tilo                  0.259   M_carposition_q_1_0
                                                       player1right_cond/out2
    SLICE_X15Y60.A6      net (fanout=2)        0.805   out1_1
    SLICE_X15Y60.A       Tilo                  0.259   M_carposition_q_1_0
                                                       player1right_cond/out4
    SLICE_X10Y48.C1      net (fanout=4)        1.649   M_player1right_cond_out
    SLICE_X10Y48.C       Tilo                  0.235   M_gamestates_q_FSM_FFd3
                                                       gamestates/M_gamestates_q_FSM_FFd2-In1
    SLICE_X11Y38.DX      net (fanout=1)        1.158   gamestates/M_gamestates_q_FSM_FFd2-In
    SLICE_X11Y38.CLK     Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd2_1
                                                       gamestates/M_gamestates_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.892ns (1.343ns logic, 4.549ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  14.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player2right_cond/M_ctr_q_13 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.754ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (0.618 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player2right_cond/M_ctr_q_13 to gamestates/M_gamestates_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y52.BQ       Tcko                  0.525   player2right_cond/M_ctr_q[15]
                                                       player2right_cond/M_ctr_q_13
    SLICE_X1Y50.B2       net (fanout=2)        0.973   player2right_cond/M_ctr_q[13]
    SLICE_X1Y50.B        Tilo                  0.259   out1
                                                       player2right_cond/out3
    SLICE_X1Y50.A4       net (fanout=2)        0.960   out2
    SLICE_X1Y50.A        Tilo                  0.259   out1
                                                       player2right_cond/out4
    SLICE_X10Y48.C4      net (fanout=5)        1.271   M_player2right_cond_out
    SLICE_X10Y48.C       Tilo                  0.235   M_gamestates_q_FSM_FFd3
                                                       gamestates/M_gamestates_q_FSM_FFd2-In1
    SLICE_X11Y38.DX      net (fanout=1)        1.158   gamestates/M_gamestates_q_FSM_FFd2-In
    SLICE_X11Y38.CLK     Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd2_1
                                                       gamestates/M_gamestates_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.754ns (1.392ns logic, 4.362ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  14.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player1right_cond/M_ctr_q_16 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.755ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.618 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player1right_cond/M_ctr_q_16 to gamestates/M_gamestates_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y63.AQ      Tcko                  0.476   player1right_cond/M_ctr_q[19]
                                                       player1right_cond/M_ctr_q_16
    SLICE_X15Y60.D3      net (fanout=2)        0.800   player1right_cond/M_ctr_q[16]
    SLICE_X15Y60.D       Tilo                  0.259   M_carposition_q_1_0
                                                       player1right_cond/out2
    SLICE_X15Y60.A6      net (fanout=2)        0.805   out1_1
    SLICE_X15Y60.A       Tilo                  0.259   M_carposition_q_1_0
                                                       player1right_cond/out4
    SLICE_X10Y48.C1      net (fanout=4)        1.649   M_player1right_cond_out
    SLICE_X10Y48.C       Tilo                  0.235   M_gamestates_q_FSM_FFd3
                                                       gamestates/M_gamestates_q_FSM_FFd2-In1
    SLICE_X11Y38.DX      net (fanout=1)        1.158   gamestates/M_gamestates_q_FSM_FFd2-In
    SLICE_X11Y38.CLK     Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd2_1
                                                       gamestates/M_gamestates_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.755ns (1.343ns logic, 4.412ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  14.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player1right_cond/M_ctr_q_7 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.658ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.618 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player1right_cond/M_ctr_q_7 to gamestates/M_gamestates_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y60.DQ      Tcko                  0.476   player1right_cond/M_ctr_q[7]
                                                       player1right_cond/M_ctr_q_7
    SLICE_X15Y60.C3      net (fanout=2)        0.960   player1right_cond/M_ctr_q[7]
    SLICE_X15Y60.C       Tilo                  0.259   M_carposition_q_1_0
                                                       player1right_cond/out1
    SLICE_X15Y60.A2      net (fanout=2)        0.548   out_1
    SLICE_X15Y60.A       Tilo                  0.259   M_carposition_q_1_0
                                                       player1right_cond/out4
    SLICE_X10Y48.C1      net (fanout=4)        1.649   M_player1right_cond_out
    SLICE_X10Y48.C       Tilo                  0.235   M_gamestates_q_FSM_FFd3
                                                       gamestates/M_gamestates_q_FSM_FFd2-In1
    SLICE_X11Y38.DX      net (fanout=1)        1.158   gamestates/M_gamestates_q_FSM_FFd2-In
    SLICE_X11Y38.CLK     Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd2_1
                                                       gamestates/M_gamestates_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.658ns (1.343ns logic, 4.315ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  14.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player1right_cond/M_ctr_q_17 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.654ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.618 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player1right_cond/M_ctr_q_17 to gamestates/M_gamestates_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y63.BQ      Tcko                  0.476   player1right_cond/M_ctr_q[19]
                                                       player1right_cond/M_ctr_q_17
    SLICE_X15Y60.D4      net (fanout=2)        0.699   player1right_cond/M_ctr_q[17]
    SLICE_X15Y60.D       Tilo                  0.259   M_carposition_q_1_0
                                                       player1right_cond/out2
    SLICE_X15Y60.A6      net (fanout=2)        0.805   out1_1
    SLICE_X15Y60.A       Tilo                  0.259   M_carposition_q_1_0
                                                       player1right_cond/out4
    SLICE_X10Y48.C1      net (fanout=4)        1.649   M_player1right_cond_out
    SLICE_X10Y48.C       Tilo                  0.235   M_gamestates_q_FSM_FFd3
                                                       gamestates/M_gamestates_q_FSM_FFd2-In1
    SLICE_X11Y38.DX      net (fanout=1)        1.158   gamestates/M_gamestates_q_FSM_FFd2-In
    SLICE_X11Y38.CLK     Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd2_1
                                                       gamestates/M_gamestates_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.654ns (1.343ns logic, 4.311ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  14.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player2right_cond/M_ctr_q_11 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.527ns (Levels of Logic = 3)
  Clock Path Skew:      -0.110ns (0.618 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player2right_cond/M_ctr_q_11 to gamestates/M_gamestates_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y51.DQ       Tcko                  0.525   player2right_cond/M_ctr_q[11]
                                                       player2right_cond/M_ctr_q_11
    SLICE_X1Y50.B1       net (fanout=2)        0.746   player2right_cond/M_ctr_q[11]
    SLICE_X1Y50.B        Tilo                  0.259   out1
                                                       player2right_cond/out3
    SLICE_X1Y50.A4       net (fanout=2)        0.960   out2
    SLICE_X1Y50.A        Tilo                  0.259   out1
                                                       player2right_cond/out4
    SLICE_X10Y48.C4      net (fanout=5)        1.271   M_player2right_cond_out
    SLICE_X10Y48.C       Tilo                  0.235   M_gamestates_q_FSM_FFd3
                                                       gamestates/M_gamestates_q_FSM_FFd2-In1
    SLICE_X11Y38.DX      net (fanout=1)        1.158   gamestates/M_gamestates_q_FSM_FFd2-In
    SLICE_X11Y38.CLK     Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd2_1
                                                       gamestates/M_gamestates_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.527ns (1.392ns logic, 4.135ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  14.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player1right_cond/M_ctr_q_6 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.526ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.618 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player1right_cond/M_ctr_q_6 to gamestates/M_gamestates_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y60.CQ      Tcko                  0.476   player1right_cond/M_ctr_q[7]
                                                       player1right_cond/M_ctr_q_6
    SLICE_X15Y60.C1      net (fanout=2)        0.828   player1right_cond/M_ctr_q[6]
    SLICE_X15Y60.C       Tilo                  0.259   M_carposition_q_1_0
                                                       player1right_cond/out1
    SLICE_X15Y60.A2      net (fanout=2)        0.548   out_1
    SLICE_X15Y60.A       Tilo                  0.259   M_carposition_q_1_0
                                                       player1right_cond/out4
    SLICE_X10Y48.C1      net (fanout=4)        1.649   M_player1right_cond_out
    SLICE_X10Y48.C       Tilo                  0.235   M_gamestates_q_FSM_FFd3
                                                       gamestates/M_gamestates_q_FSM_FFd2-In1
    SLICE_X11Y38.DX      net (fanout=1)        1.158   gamestates/M_gamestates_q_FSM_FFd2-In
    SLICE_X11Y38.CLK     Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd2_1
                                                       gamestates/M_gamestates_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.526ns (1.343ns logic, 4.183ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  14.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player2right_cond/M_ctr_q_19 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.394ns (Levels of Logic = 3)
  Clock Path Skew:      -0.106ns (0.618 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player2right_cond/M_ctr_q_19 to gamestates/M_gamestates_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y53.DQ       Tcko                  0.525   player2right_cond/M_ctr_q[19]
                                                       player2right_cond/M_ctr_q_19
    SLICE_X1Y50.D1       net (fanout=2)        1.207   player2right_cond/M_ctr_q[19]
    SLICE_X1Y50.D        Tilo                  0.259   out1
                                                       player2right_cond/out2
    SLICE_X1Y50.A3       net (fanout=2)        0.366   out1
    SLICE_X1Y50.A        Tilo                  0.259   out1
                                                       player2right_cond/out4
    SLICE_X10Y48.C4      net (fanout=5)        1.271   M_player2right_cond_out
    SLICE_X10Y48.C       Tilo                  0.235   M_gamestates_q_FSM_FFd3
                                                       gamestates/M_gamestates_q_FSM_FFd2-In1
    SLICE_X11Y38.DX      net (fanout=1)        1.158   gamestates/M_gamestates_q_FSM_FFd2-In
    SLICE_X11Y38.CLK     Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd2_1
                                                       gamestates/M_gamestates_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.394ns (1.392ns logic, 4.002ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  14.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player2right_cond/M_ctr_q_18 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.391ns (Levels of Logic = 3)
  Clock Path Skew:      -0.106ns (0.618 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player2right_cond/M_ctr_q_18 to gamestates/M_gamestates_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y53.CQ       Tcko                  0.525   player2right_cond/M_ctr_q[19]
                                                       player2right_cond/M_ctr_q_18
    SLICE_X1Y50.D2       net (fanout=2)        1.204   player2right_cond/M_ctr_q[18]
    SLICE_X1Y50.D        Tilo                  0.259   out1
                                                       player2right_cond/out2
    SLICE_X1Y50.A3       net (fanout=2)        0.366   out1
    SLICE_X1Y50.A        Tilo                  0.259   out1
                                                       player2right_cond/out4
    SLICE_X10Y48.C4      net (fanout=5)        1.271   M_player2right_cond_out
    SLICE_X10Y48.C       Tilo                  0.235   M_gamestates_q_FSM_FFd3
                                                       gamestates/M_gamestates_q_FSM_FFd2-In1
    SLICE_X11Y38.DX      net (fanout=1)        1.158   gamestates/M_gamestates_q_FSM_FFd2-In
    SLICE_X11Y38.CLK     Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd2_1
                                                       gamestates/M_gamestates_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.391ns (1.392ns logic, 3.999ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  14.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player1right_cond/M_ctr_q_14 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.414ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.618 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player1right_cond/M_ctr_q_14 to gamestates/M_gamestates_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y62.CQ      Tcko                  0.476   player1right_cond/M_ctr_q[15]
                                                       player1right_cond/M_ctr_q_14
    SLICE_X15Y60.D5      net (fanout=2)        0.459   player1right_cond/M_ctr_q[14]
    SLICE_X15Y60.D       Tilo                  0.259   M_carposition_q_1_0
                                                       player1right_cond/out2
    SLICE_X15Y60.A6      net (fanout=2)        0.805   out1_1
    SLICE_X15Y60.A       Tilo                  0.259   M_carposition_q_1_0
                                                       player1right_cond/out4
    SLICE_X10Y48.C1      net (fanout=4)        1.649   M_player1right_cond_out
    SLICE_X10Y48.C       Tilo                  0.235   M_gamestates_q_FSM_FFd3
                                                       gamestates/M_gamestates_q_FSM_FFd2-In1
    SLICE_X11Y38.DX      net (fanout=1)        1.158   gamestates/M_gamestates_q_FSM_FFd2-In
    SLICE_X11Y38.CLK     Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd2_1
                                                       gamestates/M_gamestates_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.414ns (1.343ns logic, 4.071ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  14.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player2right_cond/M_ctr_q_10 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.345ns (Levels of Logic = 3)
  Clock Path Skew:      -0.110ns (0.618 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player2right_cond/M_ctr_q_10 to gamestates/M_gamestates_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y51.CQ       Tcko                  0.525   player2right_cond/M_ctr_q[11]
                                                       player2right_cond/M_ctr_q_10
    SLICE_X1Y50.B3       net (fanout=2)        0.564   player2right_cond/M_ctr_q[10]
    SLICE_X1Y50.B        Tilo                  0.259   out1
                                                       player2right_cond/out3
    SLICE_X1Y50.A4       net (fanout=2)        0.960   out2
    SLICE_X1Y50.A        Tilo                  0.259   out1
                                                       player2right_cond/out4
    SLICE_X10Y48.C4      net (fanout=5)        1.271   M_player2right_cond_out
    SLICE_X10Y48.C       Tilo                  0.235   M_gamestates_q_FSM_FFd3
                                                       gamestates/M_gamestates_q_FSM_FFd2-In1
    SLICE_X11Y38.DX      net (fanout=1)        1.158   gamestates/M_gamestates_q_FSM_FFd2-In
    SLICE_X11Y38.CLK     Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd2_1
                                                       gamestates/M_gamestates_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.345ns (1.392ns logic, 3.953ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  14.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player1right_cond/M_ctr_q_8 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.386ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.618 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player1right_cond/M_ctr_q_8 to gamestates/M_gamestates_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y61.AQ      Tcko                  0.476   player1right_cond/M_ctr_q[11]
                                                       player1right_cond/M_ctr_q_8
    SLICE_X15Y61.A1      net (fanout=2)        0.748   player1right_cond/M_ctr_q[8]
    SLICE_X15Y61.A       Tilo                  0.259   M_player1right_cond_out_inv
                                                       player1right_cond/out3
    SLICE_X15Y60.A4      net (fanout=2)        0.488   out2_1
    SLICE_X15Y60.A       Tilo                  0.259   M_carposition_q_1_0
                                                       player1right_cond/out4
    SLICE_X10Y48.C1      net (fanout=4)        1.649   M_player1right_cond_out
    SLICE_X10Y48.C       Tilo                  0.235   M_gamestates_q_FSM_FFd3
                                                       gamestates/M_gamestates_q_FSM_FFd2-In1
    SLICE_X11Y38.DX      net (fanout=1)        1.158   gamestates/M_gamestates_q_FSM_FFd2-In
    SLICE_X11Y38.CLK     Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd2_1
                                                       gamestates/M_gamestates_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.386ns (1.343ns logic, 4.043ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  14.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player2right_cond/M_ctr_q_9 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.327ns (Levels of Logic = 3)
  Clock Path Skew:      -0.110ns (0.618 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player2right_cond/M_ctr_q_9 to gamestates/M_gamestates_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y51.BQ       Tcko                  0.525   player2right_cond/M_ctr_q[11]
                                                       player2right_cond/M_ctr_q_9
    SLICE_X1Y50.B4       net (fanout=2)        0.546   player2right_cond/M_ctr_q[9]
    SLICE_X1Y50.B        Tilo                  0.259   out1
                                                       player2right_cond/out3
    SLICE_X1Y50.A4       net (fanout=2)        0.960   out2
    SLICE_X1Y50.A        Tilo                  0.259   out1
                                                       player2right_cond/out4
    SLICE_X10Y48.C4      net (fanout=5)        1.271   M_player2right_cond_out
    SLICE_X10Y48.C       Tilo                  0.235   M_gamestates_q_FSM_FFd3
                                                       gamestates/M_gamestates_q_FSM_FFd2-In1
    SLICE_X11Y38.DX      net (fanout=1)        1.158   gamestates/M_gamestates_q_FSM_FFd2-In
    SLICE_X11Y38.CLK     Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd2_1
                                                       gamestates/M_gamestates_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.327ns (1.392ns logic, 3.935ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  14.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player1right_cond/M_ctr_q_15 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.323ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.618 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player1right_cond/M_ctr_q_15 to gamestates/M_gamestates_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y62.DQ      Tcko                  0.476   player1right_cond/M_ctr_q[15]
                                                       player1right_cond/M_ctr_q_15
    SLICE_X15Y60.D6      net (fanout=2)        0.368   player1right_cond/M_ctr_q[15]
    SLICE_X15Y60.D       Tilo                  0.259   M_carposition_q_1_0
                                                       player1right_cond/out2
    SLICE_X15Y60.A6      net (fanout=2)        0.805   out1_1
    SLICE_X15Y60.A       Tilo                  0.259   M_carposition_q_1_0
                                                       player1right_cond/out4
    SLICE_X10Y48.C1      net (fanout=4)        1.649   M_player1right_cond_out
    SLICE_X10Y48.C       Tilo                  0.235   M_gamestates_q_FSM_FFd3
                                                       gamestates/M_gamestates_q_FSM_FFd2-In1
    SLICE_X11Y38.DX      net (fanout=1)        1.158   gamestates/M_gamestates_q_FSM_FFd2-In
    SLICE_X11Y38.CLK     Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd2_1
                                                       gamestates/M_gamestates_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.323ns (1.343ns logic, 3.980ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  14.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          gamestates/car2/M_carposition_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.417ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.787 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to gamestates/car2/M_carposition_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y17.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y48.SR       net (fanout=34)       4.470   M_reset_cond_out
    SLICE_X6Y48.CLK      Tsrck                 0.429   M_carposition_q_3
                                                       gamestates/car2/M_carposition_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.417ns (0.947ns logic, 4.470ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  14.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player1left_cond/M_ctr_q_9 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.290ns (Levels of Logic = 3)
  Clock Path Skew:      -0.090ns (0.618 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player1left_cond/M_ctr_q_9 to gamestates/M_gamestates_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y58.BQ       Tcko                  0.525   player1left_cond/M_ctr_q[11]
                                                       player1left_cond/M_ctr_q_9
    SLICE_X9Y58.C1       net (fanout=2)        0.714   player1left_cond/M_ctr_q[9]
    SLICE_X9Y58.C        Tilo                  0.259   M_player1left_cond_out_inv
                                                       player1left_cond/out3
    SLICE_X9Y57.A4       net (fanout=2)        0.896   out2_2
    SLICE_X9Y57.A        Tilo                  0.259   M_carposition_q_3_0
                                                       player1left_cond/out4
    SLICE_X10Y48.C5      net (fanout=4)        1.130   M_player1left_cond_out
    SLICE_X10Y48.C       Tilo                  0.235   M_gamestates_q_FSM_FFd3
                                                       gamestates/M_gamestates_q_FSM_FFd2-In1
    SLICE_X11Y38.DX      net (fanout=1)        1.158   gamestates/M_gamestates_q_FSM_FFd2-In
    SLICE_X11Y38.CLK     Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd2_1
                                                       gamestates/M_gamestates_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.290ns (1.392ns logic, 3.898ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  14.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          gamestates/car2/M_carposition_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.406ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.787 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to gamestates/car2/M_carposition_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y17.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y48.SR       net (fanout=34)       4.470   M_reset_cond_out
    SLICE_X6Y48.CLK      Tsrck                 0.418   M_carposition_q_3
                                                       gamestates/car2/M_carposition_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.406ns (0.936ns logic, 4.470ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  14.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player2right_cond/M_ctr_q_8 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.210ns (Levels of Logic = 3)
  Clock Path Skew:      -0.110ns (0.618 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player2right_cond/M_ctr_q_8 to gamestates/M_gamestates_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y51.AQ       Tcko                  0.525   player2right_cond/M_ctr_q[11]
                                                       player2right_cond/M_ctr_q_8
    SLICE_X1Y50.B5       net (fanout=2)        0.429   player2right_cond/M_ctr_q[8]
    SLICE_X1Y50.B        Tilo                  0.259   out1
                                                       player2right_cond/out3
    SLICE_X1Y50.A4       net (fanout=2)        0.960   out2
    SLICE_X1Y50.A        Tilo                  0.259   out1
                                                       player2right_cond/out4
    SLICE_X10Y48.C4      net (fanout=5)        1.271   M_player2right_cond_out
    SLICE_X10Y48.C       Tilo                  0.235   M_gamestates_q_FSM_FFd3
                                                       gamestates/M_gamestates_q_FSM_FFd2-In1
    SLICE_X11Y38.DX      net (fanout=1)        1.158   gamestates/M_gamestates_q_FSM_FFd2-In
    SLICE_X11Y38.CLK     Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd2_1
                                                       gamestates/M_gamestates_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.210ns (1.392ns logic, 3.818ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  14.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player1right_cond/M_ctr_q_4 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.239ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.618 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player1right_cond/M_ctr_q_4 to gamestates/M_gamestates_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y60.AQ      Tcko                  0.476   player1right_cond/M_ctr_q[7]
                                                       player1right_cond/M_ctr_q_4
    SLICE_X15Y60.C2      net (fanout=2)        0.541   player1right_cond/M_ctr_q[4]
    SLICE_X15Y60.C       Tilo                  0.259   M_carposition_q_1_0
                                                       player1right_cond/out1
    SLICE_X15Y60.A2      net (fanout=2)        0.548   out_1
    SLICE_X15Y60.A       Tilo                  0.259   M_carposition_q_1_0
                                                       player1right_cond/out4
    SLICE_X10Y48.C1      net (fanout=4)        1.649   M_player1right_cond_out
    SLICE_X10Y48.C       Tilo                  0.235   M_gamestates_q_FSM_FFd3
                                                       gamestates/M_gamestates_q_FSM_FFd2-In1
    SLICE_X11Y38.DX      net (fanout=1)        1.158   gamestates/M_gamestates_q_FSM_FFd2-In
    SLICE_X11Y38.CLK     Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd2_1
                                                       gamestates/M_gamestates_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.239ns (1.343ns logic, 3.896ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  14.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player1right_cond/M_ctr_q_10 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.191ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.618 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player1right_cond/M_ctr_q_10 to gamestates/M_gamestates_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y61.CQ      Tcko                  0.476   player1right_cond/M_ctr_q[11]
                                                       player1right_cond/M_ctr_q_10
    SLICE_X15Y61.A2      net (fanout=2)        0.553   player1right_cond/M_ctr_q[10]
    SLICE_X15Y61.A       Tilo                  0.259   M_player1right_cond_out_inv
                                                       player1right_cond/out3
    SLICE_X15Y60.A4      net (fanout=2)        0.488   out2_1
    SLICE_X15Y60.A       Tilo                  0.259   M_carposition_q_1_0
                                                       player1right_cond/out4
    SLICE_X10Y48.C1      net (fanout=4)        1.649   M_player1right_cond_out
    SLICE_X10Y48.C       Tilo                  0.235   M_gamestates_q_FSM_FFd3
                                                       gamestates/M_gamestates_q_FSM_FFd2-In1
    SLICE_X11Y38.DX      net (fanout=1)        1.158   gamestates/M_gamestates_q_FSM_FFd2-In
    SLICE_X11Y38.CLK     Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd2_1
                                                       gamestates/M_gamestates_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.191ns (1.343ns logic, 3.848ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  14.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player2right_cond/M_ctr_q_12 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.149ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (0.618 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player2right_cond/M_ctr_q_12 to gamestates/M_gamestates_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y52.AQ       Tcko                  0.525   player2right_cond/M_ctr_q[15]
                                                       player2right_cond/M_ctr_q_12
    SLICE_X1Y50.B6       net (fanout=2)        0.368   player2right_cond/M_ctr_q[12]
    SLICE_X1Y50.B        Tilo                  0.259   out1
                                                       player2right_cond/out3
    SLICE_X1Y50.A4       net (fanout=2)        0.960   out2
    SLICE_X1Y50.A        Tilo                  0.259   out1
                                                       player2right_cond/out4
    SLICE_X10Y48.C4      net (fanout=5)        1.271   M_player2right_cond_out
    SLICE_X10Y48.C       Tilo                  0.235   M_gamestates_q_FSM_FFd3
                                                       gamestates/M_gamestates_q_FSM_FFd2-In1
    SLICE_X11Y38.DX      net (fanout=1)        1.158   gamestates/M_gamestates_q_FSM_FFd2-In
    SLICE_X11Y38.CLK     Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd2_1
                                                       gamestates/M_gamestates_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.149ns (1.392ns logic, 3.757ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  14.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player1left_cond/M_ctr_q_10 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.128ns (Levels of Logic = 3)
  Clock Path Skew:      -0.090ns (0.618 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player1left_cond/M_ctr_q_10 to gamestates/M_gamestates_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y58.CQ       Tcko                  0.525   player1left_cond/M_ctr_q[11]
                                                       player1left_cond/M_ctr_q_10
    SLICE_X9Y58.C3       net (fanout=2)        0.552   player1left_cond/M_ctr_q[10]
    SLICE_X9Y58.C        Tilo                  0.259   M_player1left_cond_out_inv
                                                       player1left_cond/out3
    SLICE_X9Y57.A4       net (fanout=2)        0.896   out2_2
    SLICE_X9Y57.A        Tilo                  0.259   M_carposition_q_3_0
                                                       player1left_cond/out4
    SLICE_X10Y48.C5      net (fanout=4)        1.130   M_player1left_cond_out
    SLICE_X10Y48.C       Tilo                  0.235   M_gamestates_q_FSM_FFd3
                                                       gamestates/M_gamestates_q_FSM_FFd2-In1
    SLICE_X11Y38.DX      net (fanout=1)        1.158   gamestates/M_gamestates_q_FSM_FFd2-In
    SLICE_X11Y38.CLK     Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd2_1
                                                       gamestates/M_gamestates_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.128ns (1.392ns logic, 3.736ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  14.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player1left_cond/M_ctr_q_8 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.117ns (Levels of Logic = 3)
  Clock Path Skew:      -0.090ns (0.618 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player1left_cond/M_ctr_q_8 to gamestates/M_gamestates_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y58.AQ       Tcko                  0.525   player1left_cond/M_ctr_q[11]
                                                       player1left_cond/M_ctr_q_8
    SLICE_X9Y58.C2       net (fanout=2)        0.541   player1left_cond/M_ctr_q[8]
    SLICE_X9Y58.C        Tilo                  0.259   M_player1left_cond_out_inv
                                                       player1left_cond/out3
    SLICE_X9Y57.A4       net (fanout=2)        0.896   out2_2
    SLICE_X9Y57.A        Tilo                  0.259   M_carposition_q_3_0
                                                       player1left_cond/out4
    SLICE_X10Y48.C5      net (fanout=4)        1.130   M_player1left_cond_out
    SLICE_X10Y48.C       Tilo                  0.235   M_gamestates_q_FSM_FFd3
                                                       gamestates/M_gamestates_q_FSM_FFd2-In1
    SLICE_X11Y38.DX      net (fanout=1)        1.158   gamestates/M_gamestates_q_FSM_FFd2-In
    SLICE_X11Y38.CLK     Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd2_1
                                                       gamestates/M_gamestates_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.117ns (1.392ns logic, 3.725ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  14.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player1right_cond/M_ctr_q_12 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.130ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.618 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player1right_cond/M_ctr_q_12 to gamestates/M_gamestates_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y62.AQ      Tcko                  0.476   player1right_cond/M_ctr_q[15]
                                                       player1right_cond/M_ctr_q_12
    SLICE_X15Y61.A4      net (fanout=2)        0.492   player1right_cond/M_ctr_q[12]
    SLICE_X15Y61.A       Tilo                  0.259   M_player1right_cond_out_inv
                                                       player1right_cond/out3
    SLICE_X15Y60.A4      net (fanout=2)        0.488   out2_1
    SLICE_X15Y60.A       Tilo                  0.259   M_carposition_q_1_0
                                                       player1right_cond/out4
    SLICE_X10Y48.C1      net (fanout=4)        1.649   M_player1right_cond_out
    SLICE_X10Y48.C       Tilo                  0.235   M_gamestates_q_FSM_FFd3
                                                       gamestates/M_gamestates_q_FSM_FFd2-In1
    SLICE_X11Y38.DX      net (fanout=1)        1.158   gamestates/M_gamestates_q_FSM_FFd2-In
    SLICE_X11Y38.CLK     Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd2_1
                                                       gamestates/M_gamestates_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.130ns (1.343ns logic, 3.787ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  14.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player2right_cond/M_ctr_q_3 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.084ns (Levels of Logic = 3)
  Clock Path Skew:      -0.113ns (0.618 - 0.731)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player2right_cond/M_ctr_q_3 to gamestates/M_gamestates_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y49.DQ       Tcko                  0.525   player2right_cond/M_ctr_q[3]
                                                       player2right_cond/M_ctr_q_3
    SLICE_X1Y50.C1       net (fanout=2)        0.714   player2right_cond/M_ctr_q[3]
    SLICE_X1Y50.C        Tilo                  0.259   out1
                                                       player2right_cond/out1
    SLICE_X1Y50.A2       net (fanout=2)        0.549   out
    SLICE_X1Y50.A        Tilo                  0.259   out1
                                                       player2right_cond/out4
    SLICE_X10Y48.C4      net (fanout=5)        1.271   M_player2right_cond_out
    SLICE_X10Y48.C       Tilo                  0.235   M_gamestates_q_FSM_FFd3
                                                       gamestates/M_gamestates_q_FSM_FFd2-In1
    SLICE_X11Y38.DX      net (fanout=1)        1.158   gamestates/M_gamestates_q_FSM_FFd2-In
    SLICE_X11Y38.CLK     Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd2_1
                                                       gamestates/M_gamestates_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.084ns (1.392ns logic, 3.692ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  14.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player1left_cond/M_ctr_q_13 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.090ns (Levels of Logic = 3)
  Clock Path Skew:      -0.093ns (0.618 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player1left_cond/M_ctr_q_13 to gamestates/M_gamestates_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.BQ       Tcko                  0.525   player1left_cond/M_ctr_q[15]
                                                       player1left_cond/M_ctr_q_13
    SLICE_X9Y58.C4       net (fanout=2)        0.514   player1left_cond/M_ctr_q[13]
    SLICE_X9Y58.C        Tilo                  0.259   M_player1left_cond_out_inv
                                                       player1left_cond/out3
    SLICE_X9Y57.A4       net (fanout=2)        0.896   out2_2
    SLICE_X9Y57.A        Tilo                  0.259   M_carposition_q_3_0
                                                       player1left_cond/out4
    SLICE_X10Y48.C5      net (fanout=4)        1.130   M_player1left_cond_out
    SLICE_X10Y48.C       Tilo                  0.235   M_gamestates_q_FSM_FFd3
                                                       gamestates/M_gamestates_q_FSM_FFd2-In1
    SLICE_X11Y38.DX      net (fanout=1)        1.158   gamestates/M_gamestates_q_FSM_FFd2-In
    SLICE_X11Y38.CLK     Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd2_1
                                                       gamestates/M_gamestates_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.090ns (1.392ns logic, 3.698ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  14.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player1right_cond/M_ctr_q_2 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.093ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (0.618 - 0.682)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player1right_cond/M_ctr_q_2 to gamestates/M_gamestates_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y59.CQ      Tcko                  0.476   player1right_cond/M_ctr_q[3]
                                                       player1right_cond/M_ctr_q_2
    SLICE_X15Y60.C5      net (fanout=2)        0.395   player1right_cond/M_ctr_q[2]
    SLICE_X15Y60.C       Tilo                  0.259   M_carposition_q_1_0
                                                       player1right_cond/out1
    SLICE_X15Y60.A2      net (fanout=2)        0.548   out_1
    SLICE_X15Y60.A       Tilo                  0.259   M_carposition_q_1_0
                                                       player1right_cond/out4
    SLICE_X10Y48.C1      net (fanout=4)        1.649   M_player1right_cond_out
    SLICE_X10Y48.C       Tilo                  0.235   M_gamestates_q_FSM_FFd3
                                                       gamestates/M_gamestates_q_FSM_FFd2-In1
    SLICE_X11Y38.DX      net (fanout=1)        1.158   gamestates/M_gamestates_q_FSM_FFd2-In
    SLICE_X11Y38.CLK     Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd2_1
                                                       gamestates/M_gamestates_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.093ns (1.343ns logic, 3.750ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: player1right_cond/M_sync_out/CLK
  Logical resource: player2right_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: player1right_cond/M_sync_out/CLK
  Logical resource: player2left_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: player1right_cond/M_sync_out/CLK
  Logical resource: player1left_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: player1right_cond/M_sync_out/CLK
  Logical resource: player1right_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player1left_cond/M_ctr_q[3]/CLK
  Logical resource: player1left_cond/M_ctr_q_0/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player1left_cond/M_ctr_q[3]/CLK
  Logical resource: player1left_cond/M_ctr_q_1/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player1left_cond/M_ctr_q[3]/CLK
  Logical resource: player1left_cond/M_ctr_q_2/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player1left_cond/M_ctr_q[3]/CLK
  Logical resource: player1left_cond/M_ctr_q_3/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player1left_cond/M_ctr_q[7]/CLK
  Logical resource: player1left_cond/M_ctr_q_4/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player1left_cond/M_ctr_q[7]/CLK
  Logical resource: player1left_cond/M_ctr_q_5/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player1left_cond/M_ctr_q[7]/CLK
  Logical resource: player1left_cond/M_ctr_q_6/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player1left_cond/M_ctr_q[7]/CLK
  Logical resource: player1left_cond/M_ctr_q_7/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player1left_cond/M_ctr_q[11]/CLK
  Logical resource: player1left_cond/M_ctr_q_8/CK
  Location pin: SLICE_X8Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player1left_cond/M_ctr_q[11]/CLK
  Logical resource: player1left_cond/M_ctr_q_9/CK
  Location pin: SLICE_X8Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player1left_cond/M_ctr_q[11]/CLK
  Logical resource: player1left_cond/M_ctr_q_10/CK
  Location pin: SLICE_X8Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player1left_cond/M_ctr_q[11]/CLK
  Logical resource: player1left_cond/M_ctr_q_11/CK
  Location pin: SLICE_X8Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player1left_cond/M_ctr_q[15]/CLK
  Logical resource: player1left_cond/M_ctr_q_12/CK
  Location pin: SLICE_X8Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player1left_cond/M_ctr_q[15]/CLK
  Logical resource: player1left_cond/M_ctr_q_13/CK
  Location pin: SLICE_X8Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player1left_cond/M_ctr_q[15]/CLK
  Logical resource: player1left_cond/M_ctr_q_14/CK
  Location pin: SLICE_X8Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player1left_cond/M_ctr_q[15]/CLK
  Logical resource: player1left_cond/M_ctr_q_15/CK
  Location pin: SLICE_X8Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player1left_cond/M_ctr_q[19]/CLK
  Logical resource: player1left_cond/M_ctr_q_16/CK
  Location pin: SLICE_X8Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player1left_cond/M_ctr_q[19]/CLK
  Logical resource: player1left_cond/M_ctr_q_17/CK
  Location pin: SLICE_X8Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player1left_cond/M_ctr_q[19]/CLK
  Logical resource: player1left_cond/M_ctr_q_18/CK
  Location pin: SLICE_X8Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player1left_cond/M_ctr_q[19]/CLK
  Logical resource: player1left_cond/M_ctr_q_19/CK
  Location pin: SLICE_X8Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player2right_cond/M_ctr_q[3]/CLK
  Logical resource: player2right_cond/M_ctr_q_0/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player2right_cond/M_ctr_q[3]/CLK
  Logical resource: player2right_cond/M_ctr_q_1/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player2right_cond/M_ctr_q[3]/CLK
  Logical resource: player2right_cond/M_ctr_q_2/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player2right_cond/M_ctr_q[3]/CLK
  Logical resource: player2right_cond/M_ctr_q_3/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player2right_cond/M_ctr_q[7]/CLK
  Logical resource: player2right_cond/M_ctr_q_4/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.940|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4348 paths, 0 nets, and 703 connections

Design statistics:
   Minimum period:   6.940ns{1}   (Maximum frequency: 144.092MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 05 05:10:11 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4554 MB



