

================================================================
== Vitis HLS Report for 'RNI'
================================================================
* Date:           Wed Feb 28 20:09:41 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI_hls
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.909 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_RNI_Pipeline_WEIGHTS_LOOP_fu_227  |RNI_Pipeline_WEIGHTS_LOOP  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LAYERS_LOOP     |        ?|        ?|         ?|          -|          -|     4|        no|
        | + NEURONES_LOOP  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    627|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       26|    2|    1528|   1543|    -|
|Memory           |        3|    -|       1|      9|    0|
|Multiplexer      |        -|    -|       -|    354|    -|
|Register         |        -|    -|     794|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       29|    2|    2323|   2533|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       10|   ~0|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+---------------------------+---------+----+-----+-----+-----+
    |               Instance               |           Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+---------------------------+---------+----+-----+-----+-----+
    |grp_RNI_Pipeline_WEIGHTS_LOOP_fu_227  |RNI_Pipeline_WEIGHTS_LOOP  |       22|   2|  522|  473|    0|
    |control_s_axi_U                       |control_s_axi              |        0|   0|  176|  296|    0|
    |gmem_m_axi_U                          |gmem_m_axi                 |        4|   0|  830|  734|    0|
    |mux_4_2_10_1_1_U16                    |mux_4_2_10_1_1             |        0|   0|    0|   20|    0|
    |mux_4_2_1_1_1_U17                     |mux_4_2_1_1_1              |        0|   0|    0|   20|    0|
    +--------------------------------------+---------------------------+---------+----+-----+-----+-----+
    |Total                                 |                           |       26|   2| 1528| 1543|    0|
    +--------------------------------------+---------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |            Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |NEURONS_MEM_U    |NEURONS_MEM_RAM_AUTO_1R1W    |        2|  0|   0|    0|   548|   32|     1|        17536|
    |NEURONS_U        |NEURONS_ROM_AUTO_1R          |        1|  0|   0|    0|   548|   10|     1|         5480|
    |NEURONS_STATE_U  |NEURONS_STATE_RAM_AUTO_1R1W  |        0|  1|   9|    0|   548|    1|     1|          548|
    +-----------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                             |        3|  1|   9|    0|  1644|   43|     3|        23564|
    +-----------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add8_fu_485_p2         |         +|   0|  0|  39|          32|          32|
    |add_fu_327_p2          |         +|   0|  0|  39|          32|          32|
    |add_ln27_fu_295_p2     |         +|   0|  0|  11|           3|           1|
    |add_ln29_1_fu_373_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln29_2_fu_524_p2   |         +|   0|  0|  71|          64|           1|
    |add_ln29_fu_363_p2     |         +|   0|  0|  42|          35|           9|
    |add_ln50_1_fu_459_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln50_fu_450_p2     |         +|   0|  0|  12|          11|           2|
    |ap_block_state19_io    |       and|   0|  0|   2|           1|           1|
    |ap_block_state24       |       and|   0|  0|   2|           1|           1|
    |cmp12_fu_333_p2        |      icmp|   0|  0|  11|           3|           1|
    |cmp55_fu_339_p2        |      icmp|   0|  0|  11|           3|           2|
    |icmp_ln27_fu_289_p2    |      icmp|   0|  0|  13|           3|           4|
    |icmp_ln29_1_fu_468_p2  |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln29_fu_345_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln31_fu_491_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln50_fu_477_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln64_fu_520_p2    |      icmp|   0|  0|  39|          32|          32|
    |empty_23_fu_503_p3     |    select|   0|  0|  10|           1|          10|
    |select_ln29_fu_398_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln31_fu_497_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln70_fu_425_p3  |    select|   0|  0|   7|           1|           7|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 627|         480|         411|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |NEURONS_MEM_address0    |   20|          4|   10|         40|
    |NEURONS_MEM_ce0         |   14|          3|    1|          3|
    |NEURONS_MEM_d0          |   14|          3|   32|         96|
    |NEURONS_MEM_we0         |   14|          3|    1|          3|
    |NEURONS_STATE_address0  |   14|          3|   10|         30|
    |NEURONS_STATE_ce0       |   14|          3|    1|          3|
    |NEURONS_STATE_d0        |   14|          3|    1|          3|
    |NEURONS_STATE_we0       |   14|          3|    1|          3|
    |ap_NS_fsm               |  113|         25|    1|         25|
    |gmem_ARADDR             |   14|          3|   64|        192|
    |gmem_ARLEN              |   14|          3|   32|         96|
    |gmem_ARVALID            |   14|          3|    1|          3|
    |gmem_RREADY             |    9|          2|    1|          2|
    |gmem_blk_n_AR           |    9|          2|    1|          2|
    |gmem_blk_n_AW           |    9|          2|    1|          2|
    |gmem_blk_n_B            |    9|          2|    1|          2|
    |gmem_blk_n_W            |    9|          2|    1|          2|
    |i_fu_126                |    9|          2|    3|          6|
    |j_1_reg_204             |    9|          2|   64|        128|
    |j_fu_122                |    9|          2|   32|         64|
    |k_reg_217               |    9|          2|   32|         64|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  354|         77|  291|        769|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |NEURONS_MEM_addr_reg_703                           |  10|   0|   10|          0|
    |NEURONS_MEM_load_reg_708                           |  32|   0|   32|          0|
    |NEURONS_load_reg_675                               |  10|   0|   10|          0|
    |add8_reg_681                                       |  32|   0|   32|          0|
    |add_ln27_reg_576                                   |   3|   0|    3|          0|
    |add_ln50_1_reg_652                                 |  32|   0|   32|          0|
    |add_reg_598                                        |  32|   0|   32|          0|
    |ap_CS_fsm                                          |  24|   0|   24|          0|
    |cmp12_reg_604                                      |   1|   0|    1|          0|
    |cmp55_reg_610                                      |   1|   0|    1|          0|
    |empty_23_reg_688                                   |  10|   0|   10|          0|
    |empty_reg_588                                      |   2|   0|    2|          0|
    |gmem_addr_1_reg_618                                |  64|   0|   64|          0|
    |gmem_addr_reg_568                                  |  64|   0|   64|          0|
    |grp_RNI_Pipeline_WEIGHTS_LOOP_fu_227_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_126                                           |   3|   0|    3|          0|
    |icmp_ln29_reg_614                                  |   1|   0|    1|          0|
    |icmp_ln50_reg_670                                  |   1|   0|    1|          0|
    |j_1_reg_204                                        |  64|   0|   64|          0|
    |j_fu_122                                           |  32|   0|   32|          0|
    |j_load_1_reg_581                                   |  32|   0|   32|          0|
    |k_reg_217                                          |  32|   0|   32|          0|
    |n_i                                                |  32|   0|   32|          0|
    |output_r_read_reg_558                              |  64|   0|   64|          0|
    |p_cast_cast_cast2_cast6_reg_593                    |  10|   0|   11|          1|
    |select_ln29_reg_624                                |  10|   0|   10|          0|
    |select_ln70_reg_629                                |   7|   0|   32|         25|
    |sext_ln29_1_reg_647                                |  64|   0|   64|          0|
    |trunc_ln29_1_reg_657                               |  10|   0|   10|          0|
    |trunc_ln29_reg_642                                 |  10|   0|   10|          0|
    |trunc_ln31_reg_698                                 |  10|   0|   10|          0|
    |trunc_ln_reg_563                                   |  62|   0|   62|          0|
    |w_i                                                |  32|   0|   32|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              | 794|   0|  820|         26|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           RNI|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           RNI|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           RNI|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

