#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Jul 26 16:17:17 2022
# Process ID: 275720
# Current directory: C:/Users/rvele/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent275912
# Log file: C:/Users/rvele/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/rvele/AppData/Roaming/Xilinx/Vivado\vivado.jou
# Running On: sim-ro, OS: Windows, CPU Frequency: 2993 MHz, CPU Physical cores: 16, Host memory: 343200 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
source {D:\WorkRaduV\Projects\Zybo-Z7\hw\scripts/checkout.tcl}
# set idx [lsearch ${argv} "-r"]
# if {${idx} != -1} {
#     set repo_path [glob -nocomplain [file normalize [lindex ${argv} [expr {${idx}+1}]]]]
# } else {
#     # Default
#     set repo_path [file normalize [file dirname [info script]]/..]
# }
# set idx [lsearch ${argv} "-x"]
# if {${idx} != -1} {
#     set xpr_path [file normalize [lindex ${argv} [expr {${idx}+1}]]]
# } else {
#     # Default
#     set xpr_path [file join ${repo_path} proj [file tail $repo_path]].xpr]
# }
# set idx [lsearch ${argv} "-v"]
# if {${idx} != -1} {
#     set vivado_version [lindex ${argv} [expr {${idx}+1}]]
# } else {
#     # Default
#     set vivado_version [version -short]
# }
# set idx [lsearch ${argv} "-b"]
# if {${idx} != -1} {
#     set build_when_checked_out 1
# } else {
#     # Default
#     set build_when_checked_out 0
# }
# set idx [lsearch ${argv} "-no-block"]
# if {${idx} != -1} {
#     set wait_on_build 0
# } else {
#     # Default
#     set wait_on_build 1
# }
# set vivado_year [lindex [split $vivado_version "."] 0]
# set proj_name [file rootname [file tail $xpr_path]]
# puts "INFO: Creating new project \"$proj_name\" in [file dirname $xpr_path]"
INFO: Creating new project "hw" in D:/WorkRaduV/Projects/Zybo-Z7/hw/proj
# create_project $proj_name [file dirname $xpr_path]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
create_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 1439.488 ; gain = 0.000
# source $repo_path/project_info.tcl
## proc set_project_properties_post_create_project {proj_name} {
##     set project_obj [get_projects $proj_name]
##     set_property "part" "xc7z010clg400-1" $project_obj
##     set_property "board_part" "digilentinc.com:zybo-z7-10:part0:1.1" $project_obj
##     set_property "default_lib" "xil_defaultlib" $project_obj
##     set_property "simulator_language" "Mixed" $project_obj
##     set_property "target_language" "Verilog" $project_obj
## }
## proc set_project_properties_pre_add_repo {proj_name} {
##     set project_obj [get_projects $proj_name]
##     # default nothing
## }
## proc set_project_properties_post_create_runs {proj_name} {
##     set project_obj [get_projects $proj_name]
##     # default nothing
## }
# puts "INFO: Capturing board information from $repo_path/project_info.tcl"
INFO: Capturing board information from D:/WorkRaduV/Projects/Zybo-Z7/hw/project_info.tcl
# set_project_properties_post_create_project $proj_name
# set obj [get_projects $proj_name]
# set part_name [get_property "part" $obj]
# puts "INFO: Configuring project IP handling properties"
INFO: Configuring project IP handling properties
# set_property "corecontainer.enable" "0" $obj
# set_property "ip_cache_permissions" "read write" $obj
# set_property "ip_output_repo" "[file normalize "$repo_path/proj/cache"]" $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#     puts "INFO: Creating sources_1 fileset"
#     create_fileset -srcset sources_1
# }
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#     puts "INFO: Creating constrs_1 fileset"
#     create_fileset -constrset constrs_1
# }
# puts "INFO: capturing IP-related settings from $repo_path/project_info.tcl"
INFO: capturing IP-related settings from D:/WorkRaduV/Projects/Zybo-Z7/hw/project_info.tcl
# set_project_properties_pre_add_repo $proj_name
# puts "INFO: Setting IP repository paths"
INFO: Setting IP repository paths
# set obj [get_filesets sources_1]
# set_property "ip_repo_paths" "[file normalize $repo_path/repo]" $obj
# puts "INFO: Refreshing IP repositories"
INFO: Refreshing IP repositories
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkRaduV/Projects/Zybo-Z7/hw/repo'.
# puts "INFO: Adding HDL sources"
INFO: Adding HDL sources
# add_files -quiet -norecurse $repo_path/src/hdl
# puts "INFO: Adding XCI IP sources"
INFO: Adding XCI IP sources
# add_files -quiet [glob -nocomplain $repo_path/src/ip/*/*.xci]
# puts "INFO: Adding constraints"
INFO: Adding constraints
# add_files -quiet -norecurse -fileset constrs_1 $repo_path/src/constraints
# set ipi_tcl_files [glob -nocomplain "$repo_path/src/bd/*.tcl"]
# set ipi_bd_files [glob -nocomplain "$repo_path/src/bd/*/*.bd"]
# if {[llength $ipi_tcl_files] > 1} {
#     # TODO: quit and log the error
#     puts "ERROR: This script cannot handle projects containing more than one block design! More than one tcl script foudn in src/bd"
# } elseif {[llength $ipi_tcl_files] == 1} {
#     # Use TCL script to rebuild block design
#     puts "INFO: Rebuilding block design from script"
#     # Create local source directory for bd
#     if {[file exist "[file rootname $xpr_path].srcs"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs"
#     }
#     if {[file exist "[file rootname $xpr_path].srcs/sources_1"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs/sources_1"
#     }
#     if {[file exist "[file rootname $xpr_path].srcs/sources_1/bd"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs/sources_1/bd"
#     }
#     # Force Non-Remote BD Flow
#     set origin_dir [pwd]
#     cd "[file rootname $xpr_path].srcs/sources_1"
#     set run_remote_bd_flow 0
#     if {[set result [catch { source [lindex $ipi_tcl_files 0] } resulttext]]} {
#         # remember global error state
#         set einfo $::errorInfo
#         set ecode $::errorCode
#         catch {cd $origin_dir}
#         return -code $result -errorcode $ecode -errorinfo $einfo $resulttext
#     }
#     cd $origin_dir
# } elseif {[llength $ipi_bd_files] > 1} {
#     # TODO: quit and log the error
#     puts "ERROR: This script cannot handle projects containing more than one block design! More than one bd file foudn in src/bd"
# } elseif {[llength $ipi_bd_files] == 1} {
#     # Add block design from .bd file and sources
#     puts "INFO: Rebuilding block design from BD fileset"
#     add_files -norecurse -quiet -fileset sources_1 [glob -nocomplain $repo_path/src/bd/*/*.bd]
#     open_bd_design [glob -nocomplain $repo_path/src/bd/*/*.bd]
#     set design_name [get_bd_designs]
#     set file "$repo_path/src/bd/$design_name/$design_name.bd"
#     set file [file normalize $file]
#     set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
#     if { ![get_property "is_locked" $file_obj] } {
#         set_property "synth_checkpoint_mode" "Hierarchical" $file_obj
#     }
# }
INFO: Rebuilding block design from script
## _tcl::get_script_folder
## version -short
## get_projects -quiet
## current_bd_design -quiet
## get_bd_cells -quiet
INFO: [BD::TCL 103-2003] Currently there is no design <design_1> in project, so creating one...
Wrote  : <D:\WorkRaduV\Projects\Zybo-Z7\hw\proj\hw.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1525.555 ; gain = 86.066
INFO: [BD::TCL 103-2004] Making design <design_1> as current_bd_design.
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "design_1".
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
digilentinc.com:ip:axi_dynclk:* xilinx.com:ip:axi_gpio:* xilinx.com:ip:axi_vdma:* xilinx.com:ip:axis_subset_converter:* digilentinc.com:ip:dvi2rgb:* xilinx.com:ip:proc_sys_reset:* xilinx.com:ip:processing_system7:* digilentinc.com:ip:rgb2dvi:* xilinx.com:ip:xlconstant:* xilinx.com:ip:v_axi4s_vid_out:* xilinx.com:ip:v_tc:* xilinx.com:ip:v_vid_in_axi4s:* xilinx.com:ip:xlconcat:*  .
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_video/gpio2_io_i> is being overridden by the user with net <dvi2rgb_0_aPixelClkLckd>. This pin will not be connected as a part of interface connection <GPIO2>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_vdma_0/Data_MM2S' at <0x0000_0000 [ 1G ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_vdma_0/Data_S2MM' at <0x0000_0000 [ 1G ]>.
Slave segment '/axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
Slave segment '/axi_gpio_video/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4120_0000 [ 64K ]>.
Slave segment '/axi_vdma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4300_0000 [ 64K ]>.
Slave segment '/v_tc_in/ctrl/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C1_0000 [ 64K ]>.
Slave segment '/v_tc_out/ctrl/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C2_0000 [ 64K ]>.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [digilentinc.com:ip:axi_dynclk:1.1-17] /axi_dynclk_0FREQ_HZ of 100000000 propagated into CONFIG.kRefClkFreqHz
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip, but BD cell '/dvi2rgb_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 200000000 
Please resolve any mismatches by directly setting properties on BD cell </dvi2rgb_0> to completely resolve these warnings.
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1740.129 ; gain = 0.000
Wrote  : <D:\WorkRaduV\Projects\Zybo-Z7\hw\proj\hw.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [Coretcl 2-176] No IPs found
# foreach ip [get_ips -filter "IS_LOCKED==1"] {
#     upgrade_ip -vlnv [get_property UPGRADE_VERSIONS $ip] $ip
#     export_ip_user_files -of_objects $ip -no_script -sync -force -quiet
# }
# catch {
# 	# catch block prevents projects without a block design from erroring at this step
# 	set bd_name [get_bd_designs -of_objects [get_bd_cells /]]
# 	set bd_file [get_files $bd_name.bd]
# 	set wrapper_file [make_wrapper -files $bd_file -top -force]
# 	import_files -quiet -force -norecurse $wrapper_file
# 
# 	set obj [get_filesets sources_1]
# 	set_property "top" "${bd_name}_wrapper" $obj
# }
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_bid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_rid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_awid'(1) - Only lower order bits will be connected.
Verilog Output written to : D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_bid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_rid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_awid'(1) - Only lower order bits will be connected.
Verilog Output written to : D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     puts "INFO: Creating synth_1 run"
#     create_run -name synth_1 -part $part_name -flow {Vivado Synthesis $vivado_year} -strategy "Vivado Synthesis Defaults" -constrset constrs_1
# } else {
#     set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#     set_property flow "Vivado Synthesis $vivado_year" [get_runs synth_1]
# }
# puts "INFO: Configuring synth_1 run"
INFO: Configuring synth_1 run
# set obj [get_runs synth_1]
# set_property "part" $part_name $obj
# puts "INFO: Setting current synthesis run"
INFO: Setting current synthesis run
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#     puts "INFO: Creating impl_1 run"
#     create_run -name impl_1 -part $part_name -flow {Vivado Implementation $vivado_year} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1
# } else {
#     set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#     set_property flow "Vivado Implementation $vivado_year" [get_runs impl_1]
# }
# puts "INFO: Configuring impl_1 run"
INFO: Configuring impl_1 run
# set obj [get_runs impl_1]
# set_property "part" $part_name $obj
# puts "INFO: Setting current implementation run"
INFO: Setting current implementation run
# current_run -implementation [get_runs impl_1]
# puts "INFO: capturing run settings from $repo_path/project_info.tcl"
INFO: capturing run settings from D:/WorkRaduV/Projects/Zybo-Z7/hw/project_info.tcl
# set_project_properties_post_create_runs $proj_name
# set post_build_script_path [file join ${repo_path} post_build.tcl]
# set post_build_script [glob -nocomplain ${post_build_script_path}]
# if {${build_when_checked_out}} {
#     launch_runs -to_step write_bitstream impl_1
#     # Wait until the project has been built if -no-block wasn't specified
#     if {${wait_on_build}} {
#         wait_on_run impl_1
#         puts "INFO: Build complete"
# 
#         # If it exists, run the post_build script. This can be used to export 
#         if {${post_build_script} ne ""} {
#             source ${post_build_script}
#         } else {
#             puts "INFO: No post_build script found"
#         }
#     } else {
#         if {${post_build_script} ne ""} {
#             puts "WARNING: Build launched but ${post_build_script} has not been run"
#             puts "         After the bitstream has been generated, run the command 'source ${post_build_script}'"
#         } else {
#             puts "INFO: No post_build script found"
#         }
#     }
# }
# puts "INFO: Project created: [file tail $proj_name]"
INFO: Project created: hw
# puts "INFO: Exiting digilent_vivado_checkout"
INFO: Exiting digilent_vivado_checkout
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 28
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_bid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_rid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_awid'(1) - Only lower order bits will be connected.
Verilog Output written to : D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_bid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_rid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_awid'(1) - Only lower order bits will be connected.
Verilog Output written to : D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_video .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_gp0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_gp0/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/s01_couplers/s01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_in_0/design_1_axis_subset_converter_in_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_in .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_out_0/design_1_axis_subset_converter_out_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_out .
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_refclk was packaged with board value 'digilentinc.com:zybo-z7-20:part0:1.0'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded ila_refclk (ILA (Integrated Logic Analyzer) 6.2) from revision 9 to revision 12
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_pixclk was packaged with board value 'digilentinc.com:zybo-z7-20:part0:1.0'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded ila_pixclk (ILA (Integrated Logic Analyzer) 6.2) from revision 9 to revision 12
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_fclk0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_fclk1 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block subset_converter_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Tue Jul 26 16:20:17 2022] Launched design_1_m00_regslice_0_synth_1, design_1_auto_pc_1_synth_1, design_1_axi_vdma_0_0_synth_1, design_1_axis_subset_converter_in_0_synth_1, design_1_xbar_0_synth_1, design_1_axis_subset_converter_out_0_synth_1, design_1_s01_regslice_0_synth_1, design_1_s00_regslice_0_synth_1, design_1_xbar_1_synth_1, design_1_dvi2rgb_0_0_synth_1, design_1_axi_gpio_video_0_synth_1, design_1_axi_dynclk_0_0_synth_1, design_1_auto_pc_0_synth_1, design_1_proc_sys_reset_0_0_synth_1, design_1_proc_sys_reset_fclk0_0_synth_1, design_1_v_tc_out_0_synth_1, design_1_rgb2dvi_1_0_synth_1, design_1_v_axi4s_vid_out_0_0_synth_1, design_1_proc_sys_reset_fclk1_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_v_vid_in_axi4s_0_0_synth_1, design_1_v_tc_in_0_synth_1, synth_1...
Run output will be captured here:
design_1_m00_regslice_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/design_1_m00_regslice_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_axi_vdma_0_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/design_1_axi_vdma_0_0_synth_1/runme.log
design_1_axis_subset_converter_in_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/design_1_axis_subset_converter_in_0_synth_1/runme.log
design_1_xbar_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/design_1_xbar_0_synth_1/runme.log
design_1_axis_subset_converter_out_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/design_1_axis_subset_converter_out_0_synth_1/runme.log
design_1_s01_regslice_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/design_1_s01_regslice_0_synth_1/runme.log
design_1_s00_regslice_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/design_1_s00_regslice_0_synth_1/runme.log
design_1_xbar_1_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/design_1_xbar_1_synth_1/runme.log
design_1_dvi2rgb_0_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/design_1_dvi2rgb_0_0_synth_1/runme.log
design_1_axi_gpio_video_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/design_1_axi_gpio_video_0_synth_1/runme.log
design_1_axi_dynclk_0_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/design_1_axi_dynclk_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_proc_sys_reset_0_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
design_1_proc_sys_reset_fclk0_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/design_1_proc_sys_reset_fclk0_0_synth_1/runme.log
design_1_v_tc_out_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/design_1_v_tc_out_0_synth_1/runme.log
design_1_rgb2dvi_1_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/design_1_rgb2dvi_1_0_synth_1/runme.log
design_1_v_axi4s_vid_out_0_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/design_1_v_axi4s_vid_out_0_0_synth_1/runme.log
design_1_proc_sys_reset_fclk1_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/design_1_proc_sys_reset_fclk1_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_v_vid_in_axi4s_0_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/design_1_v_vid_in_axi4s_0_0_synth_1/runme.log
design_1_v_tc_in_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/design_1_v_tc_in_0_synth_1/runme.log
synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/synth_1/runme.log
[Tue Jul 26 16:20:18 2022] Launched impl_1...
Run output will be captured here: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:09 ; elapsed = 00:00:59 . Memory (MB): peak = 2426.523 ; gain = 199.125
archive_project D:/WorkRaduV/Projects/Zybo-Z7/hw/Zybo-Z7-10-HDMI-hw.xpr.zip -temp_dir C:/Users/rvele/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-275720-sim-ro -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/rvele/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-275720-sim-ro' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkRaduV/Projects/Zybo-Z7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_m00_regslice_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_auto_pc_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_vdma_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axis_subset_converter_in_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axis_subset_converter_out_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_s01_regslice_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_s00_regslice_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_xbar_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_dvi2rgb_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_gpio_video_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_dynclk_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_auto_pc_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_proc_sys_reset_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_proc_sys_reset_fclk0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_v_tc_out_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_rgb2dvi_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_v_axi4s_vid_out_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_proc_sys_reset_fclk1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_processing_system7_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_v_vid_in_axi4s_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_v_tc_in_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'design_1_m00_regslice_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_auto_pc_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_vdma_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axis_subset_converter_in_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axis_subset_converter_out_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_s01_regslice_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_s00_regslice_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_xbar_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_dvi2rgb_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_gpio_video_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_dynclk_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_auto_pc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_proc_sys_reset_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_proc_sys_reset_fclk0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_v_tc_out_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_rgb2dvi_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_v_axi4s_vid_out_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_proc_sys_reset_fclk1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_v_vid_in_axi4s_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_v_tc_in_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_auto_pc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_auto_pc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_auto_pc_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_auto_pc_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_dynclk_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_dynclk_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_gpio_video_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_gpio_video_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_vdma_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_vdma_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axis_subset_converter_in_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axis_subset_converter_in_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axis_subset_converter_out_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axis_subset_converter_out_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_dvi2rgb_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_dvi2rgb_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_m00_regslice_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_m00_regslice_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_proc_sys_reset_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_proc_sys_reset_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_proc_sys_reset_fclk0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_proc_sys_reset_fclk0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_proc_sys_reset_fclk1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_proc_sys_reset_fclk1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_rgb2dvi_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_rgb2dvi_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_s00_regslice_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_s00_regslice_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_s01_regslice_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_s01_regslice_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_v_axi4s_vid_out_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_v_axi4s_vid_out_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_v_tc_in_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_v_tc_in_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_v_tc_out_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_v_tc_out_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_v_vid_in_axi4s_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_v_vid_in_axi4s_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xbar_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xbar_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
