INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shengruizhang/Desktop/DigLogic-master/lab_4/vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shengruizhang/Desktop/DigLogic-master/lab_4/vending_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_sim
WARNING: [VRFC 10-159] /* in comment [C:/Users/shengruizhang/Desktop/DigLogic-master/lab_4/vending_sim.v:67]
WARNING: [VRFC 10-159] /* in comment [C:/Users/shengruizhang/Desktop/DigLogic-master/lab_4/vending_sim.v:101]
WARNING: [VRFC 10-159] /* in comment [C:/Users/shengruizhang/Desktop/DigLogic-master/lab_4/vending_sim.v:119]
