---
title :  "[ì „ìê³„ì‚°ê¸°êµ¬ì¡°] Computer Architecture TA_Week5"
date :   2021-04-01 15:50 +0900
categories: [ComputerArchitecture, TA]
tags: [ComputerArchitecture]
math: false
---

# ì „ìê³„ì‚°ê¸°êµ¬ì¡° TA _ Week5

## ğŸ“Œ Fundamental Data Types
* Bit
  * memoryì˜ ê°€ì¥ ì‘ì€ ë‹¨ìœ„
  * on / off ë˜ëŠ” 1 / 0 ìƒíƒœì¤‘ í•˜ë‚˜ë¥¼ ê°€ì§ˆ ìˆ˜ ìˆìŒ
		
* Byte		
  * 8bitsë¡œ êµ¬ì„± â†’ 256ê°€ì§€ì˜ patternsì„ ê°€ì§ˆ ìˆ˜ ìˆìŒ
  * CPUëŠ” memoryì— ìˆëŠ” byteì˜ ê°’ì„ ê²€ìƒ‰í•  ìˆ˜ ìˆìŒ â†’ ì£¼ì†Œì˜ ë‹¨ìœ„ê°€ ëœë‹¤		
  * CPUëŠ” addressë³„ë¡œ ê° byteë¥¼ ì‹ë³„í•¨
		
* Half-word
  * 2Bytesë¡œ êµ¬ì„±
  * short wordë¼ê³ ë„ ì•Œë ¤ì ¸ìˆë‹¤.
		
* Word
  * 4Bytes(32bits)ë¡œ êµ¬ì„±


## ğŸ“Œ Logical / Physical Memory Organization
1. Logical Memory Organization  
   
   ![LogicalMemoryOrganization](/assets/img/data/LogicalMemory.png)
   * MemoryëŠ” ì£¼ì†Œë¥¼ ê°–ëŠ” í° 1ì°¨ì› ë°°ì—´
   * Memory addressëŠ” ë°°ì—´ì˜ index
   * â€œByte addressingâ€*ì€ indexê°€ memoryì˜ byteë¥¼ ê°€ë¦¬í‚¤ëŠ” ê²ƒì„ ì˜ë¯¸
  
2. Physical Memory Organization
   
   ![PhysicalMemoryOrganization](/assets/img/data/PhysicalMemory.png)
   * BytesëŠ” ì¼ë°˜ì ì¸ ì‚°ìˆ  ì—°ì‚°ì„ í•˜ê¸°ì—” ë„ˆë¬´ ì‘ì€ ë‹¨ìœ„
   * ë˜í•œ ë„ˆë¬´ ì‘ì•„ì„œ ì¶©ë¶„í•œ ëª…ë ¹ì–´ë¥¼ ì €ì¥í•  ìˆ˜ ì—†ìŒ
   * MIPSì—ì„œëŠ” 4Byte ë‹¨ìœ„ì˜ **word**ë¡œ í‘œì¤€ì„ ì •í•¨
   * ë©”ëª¨ë¦¬ëŠ” í•œ word(4Byte) ê°ê°ì˜ ì›Œë“œì— í¬í•¨í•˜ëŠ” ì£¼ì†Œê°€ ë‹¤ìŒê³¼ ê°™ì´ ì§€ì •

## ğŸ“Œ Data Transfer: Memory to Register
* ë°ì´í„° ì›Œë“œ ì „ì†¡ì„ ìœ„í•´ì„œ
	1. Register		
		* 0 - 31 ë¡œ ëª…ì‹œ 
			
	2. Memory Address
		* memoryëŠ” ì£¼ì†Œê°€ ì¸ë±ìŠ¤ ì—­í• ì„ í•˜ëŠ” í° ì¼ì°¨ì› ë°°ì—´ 
		* Offsetê³¼ Base Addressê°€ í•„ìš”í•¨ 
	

* Load Instruction Syntax
```console
	 lw $t0, 12($s0)
```
  * lw : Load Word  
  		
  	Memory â†’ Registerë¡œ ë°ì´í„°ë¥¼ ë³µì‚¬í•´ì˜¤ëŠ” ë°ì´í„° ì „ì†¡ ëª…ë ¹
	
	1. ì—°ì‚°ì ì´ë¦„
	2. ë©”ëª¨ë¦¬ì—ì„œ ì½ì–´ ì˜¨ ê°’ì„ ì €ì¥ í•  Register
	3. Memory ì ‘ê·¼ì— ì‚¬ìš©í•  Offset â†’ ë°°ì—´ì˜ ì¸ë±ìŠ¤ì— ì ‘ê·¼í•˜ê¸° ìœ„í•´ ì‚¬ìš©
	4. Memory ì ‘ê·¼ì— ì‚¬ìš©í•  Base Register â†’ ë°°ì—´ì˜ ì‹œì‘ ë¶€ë¶„ì„ ê°€ë¦¬í‚´
	
* Store Instruction Syntax
```console
	sw $t0, 12($s0)
```
  * sw : Store Word  
  
  	Register â†’ Memoryë¡œ ë°ì´í„°ë¥¼ ë³´ë‚´ëŠ” ë°ì´í„° ì „ì†¡ ëª…ë ¹

	1. ì—°ì‚°ì ì´ë¦„
	2. ë©”ëª¨ë¦¬ì—ì„œ ì½ì–´ ì˜¨ ê°’ì„ ì €ì¥ í•  Register
	3. Memory ì ‘ê·¼ì— ì‚¬ìš©í•  Offset
	4. Memory ì ‘ê·¼ì— ì‚¬ìš©í•  Base Register
	

## â—ï¸ Memory Operand Example 
1. load, add
```c
g = h + A[6]
```
* &#36;s1 â†’ g, &#36;s2 â†’ h, &#36;s3 â†’ Base address of A
* ìœ„ C statementë¥¼ MIPS Assemblyë¡œ ì»´íŒŒì¼í•˜ë©´ ?
```console
lw $t0, 24($s3)			# load word, $t0 = A[6]
add $s1, $s2, $t0		# g = h + A[6]
```


1. load, add, sw
```c
A[14] = h + A[6]
```
* &#36;s2 â†’ h, &#36;s3 â†’ Base address of A
* ìœ„ C statementë¥¼ MIPS Assemblyë¡œ ì»´íŒŒì¼í•˜ë©´ ?
```console
lw $t0, 24($s3)			# load word, $t0 = A[6]
add $t0, $s2, $t0		# $t0 = h + A[6]
sw $t0, 56($s3)			# store word, A[14] = $t0 = h + A[6]
```	

3. load, sub, sw
```c
A[8] = A[2] - b
```
* &#36;s2 â†’ b, &#36;s3 â†’ Base address of array A
* ìœ„ C statementë¥¼ MIPS Assemblyë¡œ ì»´íŒŒì¼í•˜ë©´ ?
```console
lw $t0, 8($s3)			# load word, $t0 = A[2]
sub $t0, $t0, $s2		# $t0 = $t0 - b
sw $t0, 32($s3)			# store word, A[8] = $t0 = A[2] - b	
```


## ğŸ“Œ Accessing Memory
* MIPS â†’ two basic data transfer instructions
	   â†’ lw(load), sw(store)
	
* ë°ì´í„° ì „ì†¡ ëª…ë ¹ì—ì„œ ëª…ì‹œí•  ê²ƒ 
	* Memoryì—ì„œ load / store í•  ìœ„ì¹˜ â†’ **Memory address**
	* Register fileì—ì„œ load / storeë¥¼ ìˆ˜í–‰ í•  ìœ„ì¹˜ â†’ **Register Destination(source)**
			
* Memory addressëŠ” Offsetê³¼ Base Registerì˜ sumìœ¼ë¡œ í˜•ì„±í•œë‹¤.



