module CPU (Clock, Reset, Estado, SaidaPC, SaidaA, SaidaB, SaidaALU, Reg1, Reg2, entrada, funct, EntradaMem, SaidaMem);
input Clock;
input Reset;

output wire [5:0] Estado;
output wire [31:0] SaidaPC;
output wire [31:0] SaidaA;  
output wire [31:0] SaidaB;
output wire [31:0] SaidaALU;
output wire [31:0] Reg1;
output wire [31:0] Reg2;
output wire [31:0] entrada;
output wire [5:0] funct;
output wire [31:0] EntradaMem;
output wire [31:0] SaidaMem;

wire PCWrite;
wire IorD;
wire MemRead;
wire IRWrite;
wire AluSrcA;
wire [1:0] AluSrcB;
wire [5:0] WOP;
wire [4:0] WRS;
wire [4:0] WRT;
wire [31:0] WRD;
wire [15:0] WIMMED;
wire [31:0] WPC;
wire [31:0] WA;
wire [31:0] WAI;
wire [31:0] WB;
wire [31:0] WBI;
wire [31:0] WMemIn;
wire [31:0] WMemOut;
wire [31:0] WSL2;



endmodule
