Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: second_part.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "second_part.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "second_part"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : second_part
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\cs221_lab\quiz_three\second_part.v" into library work
Parsing module <second_part>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <second_part>.
WARNING:HDLCompiler:413 - "C:\cs221_lab\quiz_three\second_part.v" Line 36: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\cs221_lab\quiz_three\second_part.v" Line 64: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\cs221_lab\quiz_three\second_part.v" Line 71: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\cs221_lab\quiz_three\second_part.v" Line 73: Result of 4-bit expression is truncated to fit in 3-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <second_part>.
    Related source file is "C:\cs221_lab\quiz_three\second_part.v".
        T0 = 3'b000
        T1 = 3'b001
        T2 = 3'b010
        T3 = 3'b011
    Found 3-bit register for signal <curstate>.
    Found 3-bit adder for signal <x[2]_GND_1_o_add_21_OUT> created at line 71.
    Found 3-bit adder for signal <y[2]_GND_1_o_add_22_OUT> created at line 73.
    Found 3-bit subtractor for signal <GND_1_o_GND_1_o_sub_20_OUT<2:0>> created at line 64.
    Found 1-bit 4-to-1 multiplexer for signal <_n0131> created at line 46.
    Found 1-bit 4-to-1 multiplexer for signal <_n0214> created at line 46.
    Found 1-bit 4-to-1 multiplexer for signal <_n0223> created at line 46.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred  17 Latch(s).
	inferred  21 Multiplexer(s).
Unit <second_part> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
# Registers                                            : 1
 3-bit register                                        : 1
# Latches                                              : 17
 1-bit latch                                           : 17
# Multiplexers                                         : 21
 1-bit 2-to-1 multiplexer                              : 18
 1-bit 4-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Multiplexers                                         : 21
 1-bit 2-to-1 multiplexer                              : 18
 1-bit 4-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <nextstate_2> (without init value) has a constant value of 0 in block <second_part>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <curstate_2> (without init value) has a constant value of 0 in block <second_part>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <second_part> ...
WARNING:Xst:1294 - Latch <nextstate_0> is equivalent to a wire in block <second_part>.
WARNING:Xst:1294 - Latch <nextstate_1> is equivalent to a wire in block <second_part>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block second_part, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : second_part.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 19
#      INV                         : 1
#      LUT2                        : 2
#      LUT3                        : 9
#      LUT4                        : 4
#      LUT5                        : 2
#      LUT6                        : 1
# FlipFlops/Latches                : 16
#      FDC                         : 2
#      LD                          : 14
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 6
#      OBUF                        : 6

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              16  out of  126800     0%  
 Number of Slice LUTs:                   19  out of  63400     0%  
    Number used as Logic:                19  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     19
   Number with an unused Flip Flop:       3  out of     19    15%  
   Number with an unused LUT:             0  out of     19     0%  
   Number of fully used LUT-FF pairs:    16  out of     19    84%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    210     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                              | Clock buffer(FF name)  | Load  |
--------------------------------------------------------------------------+------------------------+-------+
curstate_1                                                                | NONE(counter_2)        | 8     |
clk                                                                       | BUFGP                  | 2     |
curstate[2]_PWR_9_o_Select_41_o(Mmux_curstate[2]_PWR_6_o_Select_35_o111:O)| NONE(*)(y_0)           | 3     |
curstate[2]_PWR_6_o_Select_35_o(Mmux_curstate[2]_PWR_6_o_Select_35_o11:O) | NONE(*)(x_1)           | 3     |
--------------------------------------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.094ns (Maximum Frequency: 913.826MHz)
   Minimum input arrival time before clock: 0.799ns
   Maximum output required time after clock: 0.765ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'curstate_1'
  Clock period: 1.084ns (frequency: 922.084MHz)
  Total number of paths / destination ports: 10 / 7
-------------------------------------------------------------------------
Delay:               1.084ns (Levels of Logic = 1)
  Source:            counter_2 (LATCH)
  Destination:       counter_2 (LATCH)
  Source Clock:      curstate_1 rising
  Destination Clock: curstate_1 rising

  Data Path: counter_2 to counter_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.515  counter_2 (counter_2)
     LUT4:I1->O            1   0.097   0.000  Mmux__n025811 (_n0258)
     LD:D                     -0.028          counter_2
    ----------------------------------------
    Total                      1.084ns (0.569ns logic, 0.515ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 0.924ns (frequency: 1082.603MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               0.924ns (Levels of Logic = 1)
  Source:            curstate_0 (FF)
  Destination:       curstate_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: curstate_0 to curstate_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.361   0.458  curstate_0 (curstate_0)
     LUT2:I0->O            1   0.097   0.000  Mmux__n022311 (nextstate<1>)
     FDC:D                     0.008          curstate_1
    ----------------------------------------
    Total                      0.924ns (0.466ns logic, 0.458ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'curstate[2]_PWR_9_o_Select_41_o'
  Clock period: 1.094ns (frequency: 913.826MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.094ns (Levels of Logic = 1)
  Source:            y_0 (LATCH)
  Destination:       y_2 (LATCH)
  Source Clock:      curstate[2]_PWR_9_o_Select_41_o falling
  Destination Clock: curstate[2]_PWR_9_o_Select_41_o falling

  Data Path: y_0 to y_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.472   0.525  y_0 (y_0)
     LUT5:I2->O            1   0.097   0.000  _n02441 (_n0244)
     LD:D                     -0.028          y_2
    ----------------------------------------
    Total                      1.094ns (0.569ns logic, 0.525ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'curstate[2]_PWR_6_o_Select_35_o'
  Clock period: 1.094ns (frequency: 913.826MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.094ns (Levels of Logic = 1)
  Source:            x_0 (LATCH)
  Destination:       x_2 (LATCH)
  Source Clock:      curstate[2]_PWR_6_o_Select_35_o falling
  Destination Clock: curstate[2]_PWR_6_o_Select_35_o falling

  Data Path: x_0 to x_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.472   0.525  x_0 (x_0)
     LUT5:I2->O            1   0.097   0.000  _n01391 (_n0139)
     LD:D                     -0.028          x_2
    ----------------------------------------
    Total                      1.094ns (0.569ns logic, 0.525ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.799ns (Levels of Logic = 2)
  Source:            S (PAD)
  Destination:       curstate_0 (FF)
  Destination Clock: clk rising

  Data Path: S to curstate_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.693  S_IBUF (S_IBUF)
     LUT6:I0->O            1   0.097   0.000  Mmux__n013111 (nextstate<0>)
     FDC:D                     0.008          curstate_0
    ----------------------------------------
    Total                      0.799ns (0.106ns logic, 0.693ns route)
                                       (13.3% logic, 86.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'curstate_1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.477ns (Levels of Logic = 2)
  Source:            A<2> (PAD)
  Destination:       B_2 (LATCH)
  Destination Clock: curstate_1 rising

  Data Path: A<2> to B_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.379  A_2_IBUF (A_2_IBUF)
     LUT3:I1->O            1   0.097   0.000  Mmux__n017011 (_n0170)
     LD:D                     -0.028          B_2
    ----------------------------------------
    Total                      0.477ns (0.098ns logic, 0.379ns route)
                                       (20.5% logic, 79.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'curstate[2]_PWR_6_o_Select_35_o'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.765ns (Levels of Logic = 1)
  Source:            x_0 (LATCH)
  Destination:       x<0> (PAD)
  Source Clock:      curstate[2]_PWR_6_o_Select_35_o falling

  Data Path: x_0 to x<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.472   0.293  x_0 (x_0)
     OBUF:I->O                 0.000          x_0_OBUF (x<0>)
    ----------------------------------------
    Total                      0.765ns (0.472ns logic, 0.293ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'curstate[2]_PWR_9_o_Select_41_o'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.765ns (Levels of Logic = 1)
  Source:            y_0 (LATCH)
  Destination:       y<0> (PAD)
  Source Clock:      curstate[2]_PWR_9_o_Select_41_o falling

  Data Path: y_0 to y<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.472   0.293  y_0 (y_0)
     OBUF:I->O                 0.000          y_0_OBUF (y<0>)
    ----------------------------------------
    Total                      0.765ns (0.472ns logic, 0.293ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    0.924|         |         |         |
curstate_1     |    1.265|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock curstate[2]_PWR_6_o_Select_35_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |         |         |    1.220|         |
curstate[2]_PWR_6_o_Select_35_o|         |         |    1.094|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock curstate[2]_PWR_9_o_Select_41_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |         |         |    1.220|         |
curstate[2]_PWR_9_o_Select_41_o|         |         |    1.094|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock curstate_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.093|         |         |         |
curstate_1     |    1.084|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.52 secs
 
--> 

Total memory usage is 4613724 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   25 (   0 filtered)
Number of infos    :    1 (   0 filtered)

