#Copyright (c) 2024 STMicroelectronics. All rights reserved.
#MicroXplorer Configuration settings - do not modify
ADC3.Channel-1\#ChannelRegularConversion=ADC_CHANNEL_2
ADC3.CommonPathInternal=ADC_INTERNAL_NONE
ADC3.IPParameters=Rank-1\#ChannelRegularConversion,Channel-1\#ChannelRegularConversion,SingleDiff-1\#ChannelRegularConversion,SamplingTime-1\#ChannelRegularConversion,OffsetNumber-1\#ChannelRegularConversion,NbrOfConversionFlag,CommonPathInternal
ADC3.NbrOfConversionFlag=1
ADC3.OffsetNumber-1\#ChannelRegularConversion=ADC_OFFSET_NONE
ADC3.Rank-1\#ChannelRegularConversion=1
ADC3.SamplingTime-1\#ChannelRegularConversion=ADC_SAMPLETIME_2CYCLES_5
ADC3.SingleDiff-1\#ChannelRegularConversion=ADC_DIFFERENTIAL_ENDED
BootROMA35.IPs=BSEC,HASH,IWDG1,IWDG2,LPDMA1,PKA,RNG,SAES,STGEN,TAMP,GPIO,PWR,SDMMC1
CAD.formats=
CAD.pinconfig=
CAD.provider=
COMBOPHY_REXT.GPIOParameters=PinAttribute
COMBOPHY_REXT.Mode=Root_Complex_External
COMBOPHY_REXT.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
COMBOPHY_REXT.Signal=COMBOPHY_REXT
COMBOPHY_RX1N.GPIOParameters=PinAttribute
COMBOPHY_RX1N.Mode=Root_Complex_External
COMBOPHY_RX1N.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
COMBOPHY_RX1N.Signal=COMBOPHY_RX1N
COMBOPHY_RX1P.GPIOParameters=PinAttribute
COMBOPHY_RX1P.Mode=Root_Complex_External
COMBOPHY_RX1P.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
COMBOPHY_RX1P.Signal=COMBOPHY_RX1P
COMBOPHY_TX1N.GPIOParameters=PinAttribute
COMBOPHY_TX1N.Mode=Root_Complex_External
COMBOPHY_TX1N.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
COMBOPHY_TX1N.Signal=COMBOPHY_TX1N
COMBOPHY_TX1P.GPIOParameters=PinAttribute
COMBOPHY_TX1P.Mode=Root_Complex_External
COMBOPHY_TX1P.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
COMBOPHY_TX1P.Signal=COMBOPHY_TX1P
CSI_CKN.GPIOParameters=PinAttribute
CSI_CKN.Locked=true
CSI_CKN.Mode=CSI_D0_D1
CSI_CKN.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
CSI_CKN.Signal=CSI_CKN
CSI_CKP.GPIOParameters=PinAttribute
CSI_CKP.Locked=true
CSI_CKP.Mode=CSI_D0_D1
CSI_CKP.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
CSI_CKP.Signal=CSI_CKP
CSI_D0N.GPIOParameters=PinAttribute
CSI_D0N.Locked=true
CSI_D0N.Mode=CSI_D0_D1
CSI_D0N.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
CSI_D0N.Signal=CSI_D0N
CSI_D0P.GPIOParameters=PinAttribute
CSI_D0P.Locked=true
CSI_D0P.Mode=CSI_D0_D1
CSI_D0P.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
CSI_D0P.Signal=CSI_D0P
CSI_D1N.GPIOParameters=PinAttribute
CSI_D1N.Locked=true
CSI_D1N.Mode=CSI_D0_D1
CSI_D1N.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
CSI_D1N.Signal=CSI_D1N
CSI_D1P.GPIOParameters=PinAttribute
CSI_D1P.Locked=true
CSI_D1P.Mode=CSI_D0_D1
CSI_D1P.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
CSI_D1P.Signal=CSI_D1P
CSI_REXT.GPIOParameters=PinAttribute
CSI_REXT.Locked=true
CSI_REXT.Mode=CSI_D0_D1
CSI_REXT.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
CSI_REXT.Signal=CSI_REXT
CortexA35NSOS.IPs=CRYP1,ETH1,GPU,HPDMA1,HPDMA2,HPDMA3,LPDMA1,PCIE,PWR,RCC,RTC,VDEC,VENC,GPIO,GIC,ETH2,I2C2,IWDG2,DDR_CTRL_PHY,SDMMC1,USB3DR,CORTEX_M33,LTDC,USBH_HS,LVDS,IPCC1,CSI,DCMIPP,DSIHOST,ADC1,ADC2,DTS,ETHSW,LPTIM2,LPTIM3,LPTIM4,TIM1,TIM3,TIM4,TIM5,TIM7,TIM10,TIM11,TIM12,TIM13,TIM14,TIM15,TIM16,TIM17,TIM20,LPTIM5,TIM8,USART2
CortexA35NSOS.Pins=PB10,PE10,PD12,PD9,PB12,PD13,PD8,PB14,PB1,PB7,PD10,PE7,PE9,PB13,PB3,PD11,PE6,PI11,PK4,PK0,PK3,PI12,PI13,PG14,PI0,PK7,PI10,PG6,PG15,PI5,PG12,PG11,PI3,PJ15,PG7,PI4,PI9,PG5,PJ12,PJ14,PG8,PI7,PJ9,PJ13,PJ11,PZ9,PZ0,PZ1,PZ2,PZ5,PZ6,PA9,PH7,PA3,PA12,PA10,PH8,PH2,PA6,PA1,PJ7,PF3,PA2,PH3,PJ1,PF5,PF4,PA5,PA7,PJ3,PG4,PH6,PJ2,PB15,PH4
CortexA35NSSSBL.IPs=HPDMA1,HPDMA2,HPDMA3,LPDMA1,RCC,GPIO,CORTEX_M33,LTDC,GIC,CRYP1,ETH1,ETH2,GPU,I2C2,IWDG2,PCIE,SDMMC1,USB3DR,DSIHOST,USART2,USART1,CSI
CortexA35SFSBLA.IPs=BSEC,DDR_CTRL_PHY,HASH,HPDMA1,HPDMA2,HPDMA3,IWDG1,LPDMA1,PKA,PWR,RCC,RNG,SAES,STGEN,TAMP,GPIO,I2C7,SDMMC1,USART2
CortexA35SSecureOS.IPs=BSEC,DDR_CTRL_PHY,HASH,HPDMA1,HPDMA2,HPDMA3,IWDG1,LPDMA1,PKA,PWR,RCC,SAES,STGEN,TAMP,GPIO,GIC\:I,I2C7,SERC,VREFBUF,CORTEX_M33,LPTIM1,OCTOSPIM,OCTOSPI2
CortexA35SSecureOS.Pins=PD6,PD7,PI8
CortexM33NS.IPs=HPDMA1,HPDMA2,HPDMA3,IWDG4,LPDMA1,PWR,RCC,RTC,SYS\:I,GPIO\:I,NVIC2\:I,WWDG1,ADC3,DCACHE,ICACHE,I2C1,TIM6,USBPD,UCPD1,CRC,TIM2,IPCC1
CortexM33NS.Pins=PF15,PJ8,PJ6
CortexM33SSecureOS.IPs=HPDMA1,HPDMA2,HPDMA3,IWDG3,LPDMA1,RCC,TAMP,GPIO,CRYP2,UART5,USART6,SYS_S\:I,OTFDEC2,SAES,BSEC
DDR_CTRL_PHY.ADDRMAP0_REG=\#define DDR_ADDRMAP0 0x0000001f
DDR_CTRL_PHY.ADDRMAP10_REG=\#define DDR_ADDRMAP10 0x07070707
DDR_CTRL_PHY.ADDRMAP11_REG=\#define DDR_ADDRMAP11 0x00000007
DDR_CTRL_PHY.ADDRMAP1_REG=\#define DDR_ADDRMAP1 0x003f0909
DDR_CTRL_PHY.ADDRMAP2_REG=\#define DDR_ADDRMAP2 0x00000700
DDR_CTRL_PHY.ADDRMAP3_REG=\#define DDR_ADDRMAP3 0x00000000
DDR_CTRL_PHY.ADDRMAP4_REG=\#define DDR_ADDRMAP4 0x00001f1f
DDR_CTRL_PHY.ADDRMAP5_REG=\#define DDR_ADDRMAP5 0x070f0707
DDR_CTRL_PHY.ADDRMAP6_REG=\#define DDR_ADDRMAP6 0x07070707
DDR_CTRL_PHY.ADDRMAP7_REG=\#define DDR_ADDRMAP7 0x00000f07
DDR_CTRL_PHY.ADDRMAP8_REG=\#define DDR_ADDRMAP8 0x00003f01
DDR_CTRL_PHY.ADDRMAP9_REG=\#define DDR_ADDRMAP9 0x07070707
DDR_CTRL_PHY.CRCPARCTL0_REG=\#define DDR_CRCPARCTL0 0x00000000
DDR_CTRL_PHY.CRCPARCTL1_REG=\#define DDR_CRCPARCTL1 0x00001000
DDR_CTRL_PHY.DBG0_REG=\#define DDR_DBG0 0x00000000
DDR_CTRL_PHY.DBG1_REG=\#define DDR_DBG1 0x00000000
DDR_CTRL_PHY.DBGCMD_REG=\#define DDR_DBGCMD 0x00000000
DDR_CTRL_PHY.DBICTL_REG=\#define DDR_DBICTL 0x00000001
DDR_CTRL_PHY.DERATECTL_REG=\#define DDR_DERATECTL 0x00000000
DDR_CTRL_PHY.DERATEEN_REG=\#define DDR_DERATEEN 0x00000000
DDR_CTRL_PHY.DERATEINT_REG=\#define DDR_DERATEINT 0x00000000
DDR_CTRL_PHY.DFILPCFG0_REG=\#define DDR_DFILPCFG0 0x07004111
DDR_CTRL_PHY.DFILPCFG1_REG=\#define DDR_DFILPCFG1 0x00000000
DDR_CTRL_PHY.DFIMISC_REG=\#define DDR_DFIMISC 0x00000041
DDR_CTRL_PHY.DFIPHYMSTR_REG=\#define DDR_DFIPHYMSTR 0x80000000
DDR_CTRL_PHY.DFITMG0_REG=\#define DDR_DFITMG0 0x038f8209
DDR_CTRL_PHY.DFITMG1_REG=\#define DDR_DFITMG1 0x00080303
DDR_CTRL_PHY.DFITMG2_REG=\#define DDR_DFITMG2 0x00000f09
DDR_CTRL_PHY.DFITMG3_REG=\#define DDR_DFITMG3 0x00000000
DDR_CTRL_PHY.DFIUPD0_REG=\#define DDR_DFIUPD0 0xc0300018
DDR_CTRL_PHY.DFIUPD1_REG=\#define DDR_DFIUPD1 0x005700b4
DDR_CTRL_PHY.DFIUPD2_REG=\#define DDR_DFIUPD2 0x80000000
DDR_CTRL_PHY.DIMMCTL_REG=\#define DDR_DIMMCTL 0x00000000
DDR_CTRL_PHY.DRAMTMG0_REG=\#define DDR_DRAMTMG0 0x11152815
DDR_CTRL_PHY.DRAMTMG10_REG=\#define DDR_DRAMTMG10 0x001c180a
DDR_CTRL_PHY.DRAMTMG11_REG=\#define DDR_DRAMTMG11 0x4408021c
DDR_CTRL_PHY.DRAMTMG12_REG=\#define DDR_DRAMTMG12 0x0c020010
DDR_CTRL_PHY.DRAMTMG13_REG=\#define DDR_DRAMTMG13 0x1c200004
DDR_CTRL_PHY.DRAMTMG14_REG=\#define DDR_DRAMTMG14 0x000000a0
DDR_CTRL_PHY.DRAMTMG15_REG=\#define DDR_DRAMTMG15 0x00000000
DDR_CTRL_PHY.DRAMTMG1_REG=\#define DDR_DRAMTMG1 0x0004051e
DDR_CTRL_PHY.DRAMTMG2_REG=\#define DDR_DRAMTMG2 0x0609060d
DDR_CTRL_PHY.DRAMTMG3_REG=\#define DDR_DRAMTMG3 0x0050400c
DDR_CTRL_PHY.DRAMTMG4_REG=\#define DDR_DRAMTMG4 0x0904050a
DDR_CTRL_PHY.DRAMTMG5_REG=\#define DDR_DRAMTMG5 0x06060403
DDR_CTRL_PHY.DRAMTMG6_REG=\#define DDR_DRAMTMG6 0x02020005
DDR_CTRL_PHY.DRAMTMG7_REG=\#define DDR_DRAMTMG7 0x00000202
DDR_CTRL_PHY.DRAMTMG8_REG=\#define DDR_DRAMTMG8 0x0606100b
DDR_CTRL_PHY.DRAMTMG9_REG=\#define DDR_DRAMTMG9 0x0002040a
DDR_CTRL_PHY.FREQUENCY_0=1200
DDR_CTRL_PHY.HWLPCTL_REG=\#define DDR_HWLPCTL 0x00000002
DDR_CTRL_PHY.INIT0_REG=\#define DDR_INIT0 0xc0020002
DDR_CTRL_PHY.INIT1_REG=\#define DDR_INIT1 0x00010002
DDR_CTRL_PHY.INIT2_REG=\#define DDR_INIT2 0x00000d00
DDR_CTRL_PHY.INIT3_REG=\#define DDR_INIT3 0x09400103
DDR_CTRL_PHY.INIT4_REG=\#define DDR_INIT4 0x00180000
DDR_CTRL_PHY.INIT5_REG=\#define DDR_INIT5 0x00100004
DDR_CTRL_PHY.INIT6_REG=\#define DDR_INIT6 0x00080460
DDR_CTRL_PHY.INIT7_REG=\#define DDR_INIT7 0x00000c16
DDR_CTRL_PHY.IPParameters=phyvref,RTT_WR,tRFC4,tRFC1,tRFC2,VREF (%),tRC,FREQUENCY_0,device_width,RTT_NOM,tDLLK,UIM_MR2_0_REG,DBGCMD_REG,MRCTRL0_REG,UIB_DIMMTYPE_REG,UIS_SWIZZLE_7_REG,DBICTL_REG,HWLPCTL_REG,UIS_SWIZZLE_14_REG,RFSHTMG_REG,ADDRMAP4_REG,UIA_ENABLEHIGHCLKSKEWFIX_REG,SWCTLSTATIC_REG,DERATEEN_REG,ADDRMAP8_REG,UIS_SWIZZLE_18_REG,UIA_CALINTERVAL_REG,SCHED3_REG,UIA_SNPSUMCTLF0RC5X_0_REG,UIM_MR14_0_REG,UIS_SWIZZLE_22_REG,PERFHPR1_REG,UIB_FREQUENCY_0_REG,UIS_SWIZZLE_0_REG,DRAMTMG13_REG,PCFGQOS1_1_REG,DRAMTMG0_REG,PERFLPR1_REG,UIS_SWIZZLE_34_REG,UIS_SWIZZLE_11_REG,ADDRMAP1_REG,SCHED_REG,UIB_NUMDBYTE_REG,DFILPCFG0_REG,UIB_NUMPSTATES_REG,UIA_ODTIMPEDANCE_0_REG,UIA_PHYMSTRMAXREQTOACK_0_REG,UIB_LP4XMODE_REG,UIS_SWIZZLE_37_REG,DFITMG2_REG,DBG1_REG,DRAMTMG7_REG,UIA_CALONCE_REG,RFSHCTL1_REG,UIS_SWIZZLE_30_REG,ADDRMAP10_REG,UIM_MR1_0_REG,UIS_SWIZZLE_4_REG,RFSHTMG1_REG,UIA_LP4NWR_0_REG,UIS_SWIZZLE_26_REG,INIT5_REG,ZQCTL0_REG,PCTRL_1_REG,PCFGQOS0_0_REG,UIA_DISABLEPHYUPDATE_REG,UIA_LP4RXPREAMBLEMODE_0_REG,UIS_SWIZZLE_33_REG,ADDRMAP7_REG,UIS_SWIZZLE_23_REG,CRCPARCTL0_REG,UIA_MEMALERTPUIMP_REG,UIB_DFI1EXISTS_REG,UIA_EXTCALRESVAL_REG,UIB_HARDMACROVER_REG,UIM_MR22_0_REG,DRAMTMG1_REG,UIA_LP4POSTAMBLEEXT_0_REG,ADDRMAP11_REG,UIS_SWIZZLE_8_REG,UIA_LP4DBIWR_0_REG,UIS_SWIZZLE_17_REG,UIA_TXSLEWRISEAC_REG,DRAMTMG12_REG,POISONCFG_REG,UIA_PHYINITSEQUENCENUM_REG,PCFGR_0_REG,UIB_NUMACTIVEDBYTEDFI1_REG,UIA_D4RXPREAMBLELENGTH_0_REG,UIB_DRAMDATAWIDTH_REG,UIA_TXSLEWRISEDQ_0_REG,DBG0_REG,UIA_LP4DBIRD_0_REG,DFITMG3_REG,DFILPCFG1_REG,UIS_SWIZZLE_27_REG,SWCTL_REG,UIS_SWIZZLE_3_REG,DRAMTMG6_REG,PWRCTL_REG,UIA_D4TXPREAMBLELENGTH_0_REG,UIS_SWIZZLE_12_REG,ADDRMAP2_REG,UIB_NUMRANK_DFI0_REG,UIS_SWIZZLE_38_REG,INIT4_REG,ZQCTL1_REG,ADDRMAP6_REG,UIA_MEMALERTVREFLEVEL_REG,UIS_SWIZZLE_16_REG,UIB_TRAIN2D_REG,CRCPARCTL1_REG,INIT7_REG,UIS_SWIZZLE_24_REG,DRAMTMG2_REG,UIB_PLLBYPASS_0_REG,UIM_MR5_0_REG,UIB_READDBIENABLE_0_REG,UIS_SWIZZLE_40_REG,RANKCTL1_REG,PCFGW_1_REG,UIM_MR11_0_REG,UIA_LP4LOWPOWERDRV_REG,UIS_SWIZZLE_32_REG,RANKCTL_REG,RFSHCTL0_REG,DRAMTMG11_REG,SCHED1_REG,PCFGWQOS1_0_REG,MRCTRL2_REG,UIA_ENABLEDFICSPOLARITYFIX_REG,UIS_SWIZZLE_9_REG,INIT0_REG,DRAMTMG9_REG,UIB_DFIFREQRATIO_0_REG,MSTR_REG,INIT3_REG,DRAMTMG14_REG,PWRTMG_REG,PCFGQOS1_0_REG,PCFGWQOS0_0_REG,UIM_MR0_0_REG,DERATEINT_REG,UIB_NUMACTIVEDBYTEDFI0_REG,PCFGR_1_REG,UIS_SWIZZLE_28_REG,UIS_SWIZZLE_2_REG,DIMMCTL_REG,UIA_DRAMBYTESWAP_REG,UIA_PHYMSTRTRAININTERVAL_0_REG,UIS_SWIZZLE_43_REG,UIB_NUMRANK_DFI1_REG,UIA_MEMALERTEN_REG,UIS_SWIZZLE_13_REG,DFIUPD0_REG,ADDRMAP3_REG,UIS_SWIZZLE_39_REG,RFSHCTL3_REG,DRAMTMG5_REG,ODTCFG_REG,UIB_DRAMTYPE_REG,UIA_MEMALERTSYNCBYPASS_REG,UIA_IS2TTIMING_0_REG,DERATECTL_REG,DFIUPD2_REG,UIS_SWIZZLE_6_REG,DRAMTMG3_REG,UIA_DISABLEUNUSEDADDRLNS_REG,UIS_SWIZZLE_41_REG,UIA_SNPSUMCTLOPT_REG,ODTMAP_REG,PCFGW_0_REG,ADDRMAP5_REG,DFIMISC_REG,ZQCTL2_REG,UIA_TXIMPEDANCE_0_REG,UIS_SWIZZLE_15_REG,UIS_SWIZZLE_31_REG,INIT6_REG,UIA_LP4WLS_0_REG,DRAMTMG10_REG,SCHED4_REG,UIS_SWIZZLE_35_REG,UIA_WDQSEXT_REG,PERFWR1_REG,INIT1_REG,PCFGWQOS1_1_REG,UIA_SEQUENCECTRL_0_REG,UIA_RXENBACKOFF_REG,UIB_NUMANIB_REG,UIM_MR6_0_REG,UIM_MR3_0_REG,UIA_ATXIMPEDANCE_REG,UIA_PHYVREF_REG,PCCFG_REG,DFITMG1_REG,UIS_SWIZZLE_21_REG,MRCTRL1_REG,DRAMTMG8_REG,UIS_SWIZZLE_1_REG,UIS_SWIZZLE_29_REG,UIA_TRAINSEQUENCECTRL_REG,UIM_MR13_0_REG,UIS_SWIZZLE_20_REG,UIA_LP4WL_0_REG,DFITMG0_REG,UIA_LP4RL_0_REG,PCFGWQOS0_1_REG,UIM_MR4_0_REG,UIA_DISDYNADRTRI_0_REG,DRAMTMG15_REG,ADDRMAP0_REG,UIS_SWIZZLE_19_REG,INIT2_REG,UIS_SWIZZLE_10_REG,UIS_SWIZZLE_36_REG,UIA_TXSLEWFALLDQ_0_REG,DFIPHYMSTR_REG,ADDRMAP9_REG,PCFGQOS0_1_REG,PCTRL_0_REG,DFIUPD1_REG,UIA_TXSLEWFALLAC_REG,UIS_SWIZZLE_5_REG,DRAMTMG4_REG,UIS_SWIZZLE_42_REG,UIA_DISABLERETRAINING_REG,UIS_SWIZZLE_25_REG,UIM_MR12_0_REG,UIB_DIMODE_REG
DDR_CTRL_PHY.MRCTRL0_REG=\#define DDR_MRCTRL0 0x00000030
DDR_CTRL_PHY.MRCTRL1_REG=\#define DDR_MRCTRL1 0x00000000
DDR_CTRL_PHY.MRCTRL2_REG=\#define DDR_MRCTRL2 0x00000000
DDR_CTRL_PHY.MSTR_REG=\#define DDR_MSTR 0x01040010
DDR_CTRL_PHY.ODTCFG_REG=\#define DDR_ODTCFG 0x06000618
DDR_CTRL_PHY.ODTMAP_REG=\#define DDR_ODTMAP 0x00000001
DDR_CTRL_PHY.PCCFG_REG=\#define DDR_PCCFG 0x00000000
DDR_CTRL_PHY.PCFGQOS0_0_REG=\#define DDR_PCFGQOS0_0 0x0021000c
DDR_CTRL_PHY.PCFGQOS0_1_REG=\#define DDR_PCFGQOS0_1 0x00100007
DDR_CTRL_PHY.PCFGQOS1_0_REG=\#define DDR_PCFGQOS1_0 0x01000080
DDR_CTRL_PHY.PCFGQOS1_1_REG=\#define DDR_PCFGQOS1_1 0x01000080
DDR_CTRL_PHY.PCFGR_0_REG=\#define DDR_PCFGR_0 0x00704100
DDR_CTRL_PHY.PCFGR_1_REG=\#define DDR_PCFGR_1 0x00704100
DDR_CTRL_PHY.PCFGWQOS0_0_REG=\#define DDR_PCFGWQOS0_0 0x01100c07
DDR_CTRL_PHY.PCFGWQOS0_1_REG=\#define DDR_PCFGWQOS0_1 0x01100c07
DDR_CTRL_PHY.PCFGWQOS1_0_REG=\#define DDR_PCFGWQOS1_0 0x04000200
DDR_CTRL_PHY.PCFGWQOS1_1_REG=\#define DDR_PCFGWQOS1_1 0x04000200
DDR_CTRL_PHY.PCFGW_0_REG=\#define DDR_PCFGW_0 0x00004100
DDR_CTRL_PHY.PCFGW_1_REG=\#define DDR_PCFGW_1 0x00004100
DDR_CTRL_PHY.PCTRL_0_REG=\#define DDR_PCTRL_0 0x00000000
DDR_CTRL_PHY.PCTRL_1_REG=\#define DDR_PCTRL_1 0x00000000
DDR_CTRL_PHY.PERFHPR1_REG=\#define DDR_PERFHPR1 0x04000200
DDR_CTRL_PHY.PERFLPR1_REG=\#define DDR_PERFLPR1 0x08000080
DDR_CTRL_PHY.PERFWR1_REG=\#define DDR_PERFWR1 0x08000400
DDR_CTRL_PHY.POISONCFG_REG=\#define DDR_POISONCFG 0x00000000
DDR_CTRL_PHY.PWRCTL_REG=\#define DDR_PWRCTL 0x00000000
DDR_CTRL_PHY.PWRTMG_REG=\#define DDR_PWRTMG 0x00130001
DDR_CTRL_PHY.RANKCTL1_REG=\#define DDR_RANKCTL1 0x0000000d
DDR_CTRL_PHY.RANKCTL_REG=\#define DDR_RANKCTL 0x0000066f
DDR_CTRL_PHY.RFSHCTL0_REG=\#define DDR_RFSHCTL0 0x00210010
DDR_CTRL_PHY.RFSHCTL1_REG=\#define DDR_RFSHCTL1 0x00000000
DDR_CTRL_PHY.RFSHCTL3_REG=\#define DDR_RFSHCTL3 0x00000000
DDR_CTRL_PHY.RFSHTMG1_REG=\#define DDR_RFSHTMG1 0x008c0000
DDR_CTRL_PHY.RFSHTMG_REG=\#define DDR_RFSHTMG 0x0092014a
DDR_CTRL_PHY.RTT_NOM=60
DDR_CTRL_PHY.RTT_WR=0
DDR_CTRL_PHY.SCHED1_REG=\#define DDR_SCHED1 0x00000000
DDR_CTRL_PHY.SCHED3_REG=\#define DDR_SCHED3 0x04040208
DDR_CTRL_PHY.SCHED4_REG=\#define DDR_SCHED4 0x08400810
DDR_CTRL_PHY.SCHED_REG=\#define DDR_SCHED 0x80001b00
DDR_CTRL_PHY.SWCTLSTATIC_REG=\#define DDR_SWCTLSTATIC 0x00000000
DDR_CTRL_PHY.SWCTL_REG=\#define DDR_SWCTL 0x00000000
DDR_CTRL_PHY.UIA_ATXIMPEDANCE_REG=\#define DDR_UIA_ATXIMPEDANCE 0x00000028
DDR_CTRL_PHY.UIA_CALINTERVAL_REG=\#define DDR_UIA_CALINTERVAL 0x00000009
DDR_CTRL_PHY.UIA_CALONCE_REG=\#define DDR_UIA_CALONCE 0x00000000
DDR_CTRL_PHY.UIA_D4RXPREAMBLELENGTH_0_REG=\#define DDR_UIA_D4RXPREAMBLELENGTH_0 0x00000000
DDR_CTRL_PHY.UIA_D4TXPREAMBLELENGTH_0_REG=\#define DDR_UIA_D4TXPREAMBLELENGTH_0 0x00000000
DDR_CTRL_PHY.UIA_DISABLEPHYUPDATE_REG=\#define DDR_UIA_DISABLEPHYUPDATE 0x00000000
DDR_CTRL_PHY.UIA_DISABLERETRAINING_REG=\#define DDR_UIA_DISABLERETRAINING 0x00000001
DDR_CTRL_PHY.UIA_DISABLEUNUSEDADDRLNS_REG=\#define DDR_UIA_DISABLEUNUSEDADDRLNS 0x00000001
DDR_CTRL_PHY.UIA_DISDYNADRTRI_0_REG=\#define DDR_UIA_DISDYNADRTRI_0 0x00000001
DDR_CTRL_PHY.UIA_DRAMBYTESWAP_REG=\#define DDR_UIA_DRAMBYTESWAP 0x00000000
DDR_CTRL_PHY.UIA_ENABLEDFICSPOLARITYFIX_REG=\#define DDR_UIA_ENABLEDFICSPOLARITYFIX 0x00000000
DDR_CTRL_PHY.UIA_ENABLEHIGHCLKSKEWFIX_REG=\#define DDR_UIA_ENABLEHIGHCLKSKEWFIX 0x00000000
DDR_CTRL_PHY.UIA_EXTCALRESVAL_REG=\#define DDR_UIA_EXTCALRESVAL 0x00000000
DDR_CTRL_PHY.UIA_IS2TTIMING_0_REG=\#define DDR_UIA_IS2TTIMING_0 0x00000000
DDR_CTRL_PHY.UIA_LP4DBIRD_0_REG=\#define DDR_UIA_LP4DBIRD_0 0x00000000
DDR_CTRL_PHY.UIA_LP4DBIWR_0_REG=\#define DDR_UIA_LP4DBIWR_0 0x00000000
DDR_CTRL_PHY.UIA_LP4LOWPOWERDRV_REG=\#define DDR_UIA_LP4LOWPOWERDRV 0x00000000
DDR_CTRL_PHY.UIA_LP4NWR_0_REG=\#define DDR_UIA_LP4NWR_0 0x00000000
DDR_CTRL_PHY.UIA_LP4POSTAMBLEEXT_0_REG=\#define DDR_UIA_LP4POSTAMBLEEXT_0 0x00000000
DDR_CTRL_PHY.UIA_LP4RL_0_REG=\#define DDR_UIA_LP4RL_0 0x00000000
DDR_CTRL_PHY.UIA_LP4RXPREAMBLEMODE_0_REG=\#define DDR_UIA_LP4RXPREAMBLEMODE_0 0x00000000
DDR_CTRL_PHY.UIA_LP4WLS_0_REG=\#define DDR_UIA_LP4WLS_0 0x00000000
DDR_CTRL_PHY.UIA_LP4WL_0_REG=\#define DDR_UIA_LP4WL_0 0x00000000
DDR_CTRL_PHY.UIA_MEMALERTEN_REG=\#define DDR_UIA_MEMALERTEN 0x00000000
DDR_CTRL_PHY.UIA_MEMALERTPUIMP_REG=\#define DDR_UIA_MEMALERTPUIMP 0x00000000
DDR_CTRL_PHY.UIA_MEMALERTSYNCBYPASS_REG=\#define DDR_UIA_MEMALERTSYNCBYPASS 0x00000000
DDR_CTRL_PHY.UIA_MEMALERTVREFLEVEL_REG=\#define DDR_UIA_MEMALERTVREFLEVEL 0x00000000
DDR_CTRL_PHY.UIA_ODTIMPEDANCE_0_REG=\#define DDR_UIA_ODTIMPEDANCE_0 0x00000035
DDR_CTRL_PHY.UIA_PHYINITSEQUENCENUM_REG=\#define DDR_UIA_PHYINITSEQUENCENUM 0x00000000
DDR_CTRL_PHY.UIA_PHYMSTRMAXREQTOACK_0_REG=\#define DDR_UIA_PHYMSTRMAXREQTOACK_0 0x00000000
DDR_CTRL_PHY.UIA_PHYMSTRTRAININTERVAL_0_REG=\#define DDR_UIA_PHYMSTRTRAININTERVAL_0 0x00000000
DDR_CTRL_PHY.UIA_PHYVREF_REG=\#define DDR_UIA_PHYVREF 0x0000005e
DDR_CTRL_PHY.UIA_RXENBACKOFF_REG=\#define DDR_UIA_RXENBACKOFF 0x00000000
DDR_CTRL_PHY.UIA_SEQUENCECTRL_0_REG=\#define DDR_UIA_SEQUENCECTRL_0 0x0000031f
DDR_CTRL_PHY.UIA_SNPSUMCTLF0RC5X_0_REG=\#define DDR_UIA_SNPSUMCTLF0RC5X_0 0x00000000
DDR_CTRL_PHY.UIA_SNPSUMCTLOPT_REG=\#define DDR_UIA_SNPSUMCTLOPT 0x00000000
DDR_CTRL_PHY.UIA_TRAINSEQUENCECTRL_REG=\#define DDR_UIA_TRAINSEQUENCECTRL 0x00000000
DDR_CTRL_PHY.UIA_TXIMPEDANCE_0_REG=\#define DDR_UIA_TXIMPEDANCE_0 0x00000028
DDR_CTRL_PHY.UIA_TXSLEWFALLAC_REG=\#define DDR_UIA_TXSLEWFALLAC 0x0000000f
DDR_CTRL_PHY.UIA_TXSLEWFALLDQ_0_REG=\#define DDR_UIA_TXSLEWFALLDQ_0 0x0000000f
DDR_CTRL_PHY.UIA_TXSLEWRISEAC_REG=\#define DDR_UIA_TXSLEWRISEAC 0x0000000f
DDR_CTRL_PHY.UIA_TXSLEWRISEDQ_0_REG=\#define DDR_UIA_TXSLEWRISEDQ_0 0x0000000f
DDR_CTRL_PHY.UIA_WDQSEXT_REG=\#define DDR_UIA_WDQSEXT 0x00000000
DDR_CTRL_PHY.UIB_DFI1EXISTS_REG=\#define DDR_UIB_DFI1EXISTS 0x00000001
DDR_CTRL_PHY.UIB_DFIFREQRATIO_0_REG=\#define DDR_UIB_DFIFREQRATIO_0 0x00000001
DDR_CTRL_PHY.UIB_DIMMTYPE_REG=\#define DDR_UIB_DIMMTYPE 0x00000004
DDR_CTRL_PHY.UIB_DIMODE_REG=\#define DDR_UIB_DFIMODE 0x00000000
DDR_CTRL_PHY.UIB_DRAMDATAWIDTH_REG=\#define DDR_UIB_DRAMDATAWIDTH 0x00000010
DDR_CTRL_PHY.UIB_DRAMTYPE_REG=\#define DDR_UIB_DRAMTYPE 0x00000000
DDR_CTRL_PHY.UIB_FREQUENCY_0_REG=\#define DDR_UIB_FREQUENCY_0 0x000004b0
DDR_CTRL_PHY.UIB_HARDMACROVER_REG=\#define DDR_UIB_HARDMACROVER 0x00000003
DDR_CTRL_PHY.UIB_LP4XMODE_REG=\#define DDR_UIB_LP4XMODE 0x00000000
DDR_CTRL_PHY.UIB_NUMACTIVEDBYTEDFI0_REG=\#define DDR_UIB_NUMACTIVEDBYTEDFI0 0x00000004
DDR_CTRL_PHY.UIB_NUMACTIVEDBYTEDFI1_REG=\#define DDR_UIB_NUMACTIVEDBYTEDFI1 0x00000000
DDR_CTRL_PHY.UIB_NUMANIB_REG=\#define DDR_UIB_NUMANIB 0x00000008
DDR_CTRL_PHY.UIB_NUMDBYTE_REG=\#define DDR_UIB_NUMDBYTE 0x00000004
DDR_CTRL_PHY.UIB_NUMPSTATES_REG=\#define DDR_UIB_NUMPSTATES 0x00000001
DDR_CTRL_PHY.UIB_NUMRANK_DFI0_REG=\#define DDR_UIB_NUMRANK_DFI0 0x00000001
DDR_CTRL_PHY.UIB_NUMRANK_DFI1_REG=\#define DDR_UIB_NUMRANK_DFI1 0x00000001
DDR_CTRL_PHY.UIB_PLLBYPASS_0_REG=\#define DDR_UIB_PLLBYPASS_0 0x00000000
DDR_CTRL_PHY.UIB_READDBIENABLE_0_REG=\#define DDR_UIB_READDBIENABLE_0 0x00000000
DDR_CTRL_PHY.UIB_TRAIN2D_REG=\#define DDR_UIB_TRAIN2D 0x00000000
DDR_CTRL_PHY.UIM_MR0_0_REG=\#define DDR_UIM_MR0_0 0x00000940
DDR_CTRL_PHY.UIM_MR11_0_REG=\#define DDR_UIM_MR11_0 0x00000000
DDR_CTRL_PHY.UIM_MR12_0_REG=\#define DDR_UIM_MR12_0 0x00000000
DDR_CTRL_PHY.UIM_MR13_0_REG=\#define DDR_UIM_MR13_0 0x00000000
DDR_CTRL_PHY.UIM_MR14_0_REG=\#define DDR_UIM_MR14_0 0x00000000
DDR_CTRL_PHY.UIM_MR1_0_REG=\#define DDR_UIM_MR1_0 0x00000103
DDR_CTRL_PHY.UIM_MR22_0_REG=\#define DDR_UIM_MR22_0 0x00000000
DDR_CTRL_PHY.UIM_MR2_0_REG=\#define DDR_UIM_MR2_0 0x00000018
DDR_CTRL_PHY.UIM_MR3_0_REG=\#define DDR_UIM_MR3_0 0x00000000
DDR_CTRL_PHY.UIM_MR4_0_REG=\#define DDR_UIM_MR4_0 0x00000008
DDR_CTRL_PHY.UIM_MR5_0_REG=\#define DDR_UIM_MR5_0 0x00000460
DDR_CTRL_PHY.UIM_MR6_0_REG=\#define DDR_UIM_MR6_0 0x00000c16
DDR_CTRL_PHY.UIS_SWIZZLE_0_REG=\#define DDR_UIS_SWIZZLE_0 0x0000000c
DDR_CTRL_PHY.UIS_SWIZZLE_10_REG=\#define DDR_UIS_SWIZZLE_10 0x0000000a
DDR_CTRL_PHY.UIS_SWIZZLE_11_REG=\#define DDR_UIS_SWIZZLE_11 0x0000000d
DDR_CTRL_PHY.UIS_SWIZZLE_12_REG=\#define DDR_UIS_SWIZZLE_12 0x00000014
DDR_CTRL_PHY.UIS_SWIZZLE_13_REG=\#define DDR_UIS_SWIZZLE_13 0x00000000
DDR_CTRL_PHY.UIS_SWIZZLE_14_REG=\#define DDR_UIS_SWIZZLE_14 0x00000000
DDR_CTRL_PHY.UIS_SWIZZLE_15_REG=\#define DDR_UIS_SWIZZLE_15 0x00000000
DDR_CTRL_PHY.UIS_SWIZZLE_16_REG=\#define DDR_UIS_SWIZZLE_16 0x00000000
DDR_CTRL_PHY.UIS_SWIZZLE_17_REG=\#define DDR_UIS_SWIZZLE_17 0x00000000
DDR_CTRL_PHY.UIS_SWIZZLE_18_REG=\#define DDR_UIS_SWIZZLE_18 0x00000006
DDR_CTRL_PHY.UIS_SWIZZLE_19_REG=\#define DDR_UIS_SWIZZLE_19 0x0000000b
DDR_CTRL_PHY.UIS_SWIZZLE_1_REG=\#define DDR_UIS_SWIZZLE_1 0x00000005
DDR_CTRL_PHY.UIS_SWIZZLE_20_REG=\#define DDR_UIS_SWIZZLE_20 0x00000000
DDR_CTRL_PHY.UIS_SWIZZLE_21_REG=\#define DDR_UIS_SWIZZLE_21 0x00000000
DDR_CTRL_PHY.UIS_SWIZZLE_22_REG=\#define DDR_UIS_SWIZZLE_22 0x00000000
DDR_CTRL_PHY.UIS_SWIZZLE_23_REG=\#define DDR_UIS_SWIZZLE_23 0x00000008
DDR_CTRL_PHY.UIS_SWIZZLE_24_REG=\#define DDR_UIS_SWIZZLE_24 0x00000002
DDR_CTRL_PHY.UIS_SWIZZLE_25_REG=\#define DDR_UIS_SWIZZLE_25 0x00000018
DDR_CTRL_PHY.UIS_SWIZZLE_26_REG=\#define DDR_UIS_SWIZZLE_26 0x1a13050c
DDR_CTRL_PHY.UIS_SWIZZLE_27_REG=\#define DDR_UIS_SWIZZLE_27 0x19010309
DDR_CTRL_PHY.UIS_SWIZZLE_28_REG=\#define DDR_UIS_SWIZZLE_28 0x0d0a0407
DDR_CTRL_PHY.UIS_SWIZZLE_29_REG=\#define DDR_UIS_SWIZZLE_29 0x00000014
DDR_CTRL_PHY.UIS_SWIZZLE_2_REG=\#define DDR_UIS_SWIZZLE_2 0x00000013
DDR_CTRL_PHY.UIS_SWIZZLE_30_REG=\#define DDR_UIS_SWIZZLE_30 0x000b0600
DDR_CTRL_PHY.UIS_SWIZZLE_31_REG=\#define DDR_UIS_SWIZZLE_31 0x02080000
DDR_CTRL_PHY.UIS_SWIZZLE_32_REG=\#define DDR_UIS_SWIZZLE_32 0x00000018
DDR_CTRL_PHY.UIS_SWIZZLE_33_REG=\#define DDR_UIS_SWIZZLE_33 0x00000000
DDR_CTRL_PHY.UIS_SWIZZLE_34_REG=\#define DDR_UIS_SWIZZLE_34 0x00000000
DDR_CTRL_PHY.UIS_SWIZZLE_35_REG=\#define DDR_UIS_SWIZZLE_35 0x00000000
DDR_CTRL_PHY.UIS_SWIZZLE_36_REG=\#define DDR_UIS_SWIZZLE_36 0x00000000
DDR_CTRL_PHY.UIS_SWIZZLE_37_REG=\#define DDR_UIS_SWIZZLE_37 0x00000000
DDR_CTRL_PHY.UIS_SWIZZLE_38_REG=\#define DDR_UIS_SWIZZLE_38 0x00000000
DDR_CTRL_PHY.UIS_SWIZZLE_39_REG=\#define DDR_UIS_SWIZZLE_39 0x00000000
DDR_CTRL_PHY.UIS_SWIZZLE_3_REG=\#define DDR_UIS_SWIZZLE_3 0x0000001a
DDR_CTRL_PHY.UIS_SWIZZLE_40_REG=\#define DDR_UIS_SWIZZLE_40 0x00000000
DDR_CTRL_PHY.UIS_SWIZZLE_41_REG=\#define DDR_UIS_SWIZZLE_41 0x00000000
DDR_CTRL_PHY.UIS_SWIZZLE_42_REG=\#define DDR_UIS_SWIZZLE_42 0x00000000
DDR_CTRL_PHY.UIS_SWIZZLE_43_REG=\#define DDR_UIS_SWIZZLE_43 0x00000000
DDR_CTRL_PHY.UIS_SWIZZLE_4_REG=\#define DDR_UIS_SWIZZLE_4 0x00000009
DDR_CTRL_PHY.UIS_SWIZZLE_5_REG=\#define DDR_UIS_SWIZZLE_5 0x00000003
DDR_CTRL_PHY.UIS_SWIZZLE_6_REG=\#define DDR_UIS_SWIZZLE_6 0x00000001
DDR_CTRL_PHY.UIS_SWIZZLE_7_REG=\#define DDR_UIS_SWIZZLE_7 0x00000019
DDR_CTRL_PHY.UIS_SWIZZLE_8_REG=\#define DDR_UIS_SWIZZLE_8 0x00000007
DDR_CTRL_PHY.UIS_SWIZZLE_9_REG=\#define DDR_UIS_SWIZZLE_9 0x00000004
DDR_CTRL_PHY.VREF\ (%)=0.7
DDR_CTRL_PHY.ZQCTL0_REG=\#define DDR_ZQCTL0 0x01000040
DDR_CTRL_PHY.ZQCTL1_REG=\#define DDR_ZQCTL1 0x2000493e
DDR_CTRL_PHY.ZQCTL2_REG=\#define DDR_ZQCTL2 0x00000000
DDR_CTRL_PHY.device_width=16
DDR_CTRL_PHY.phyvref=0.7376237623762376
DDR_CTRL_PHY.tDLLK=1024
DDR_CTRL_PHY.tRC=50
DDR_CTRL_PHY.tRFC1=550
DDR_CTRL_PHY.tRFC2=350
DDR_CTRL_PHY.tRFC4=260
ETH1.IPParameters=MediaInterface
ETH1.MediaInterface=HAL_ETH_RMII_MODE
ETH2.IPParameters=MediaInterface
ETH2.MediaInterface=HAL_ETH_RMII_MODE
File.Version=6
GIC.ETH1_LPI_IRQn=true\:false\:High level
GIC.ETH1_PMT_IRQn=true\:false\:High level
GIC.ETH1_SBD_IRQn=true\:false\:High level
GIC.HASH_IRQn=true\:false\:High level
GIC.I2C2_IRQn=true\:false\:High level
GIC.I2C7_IRQn=true\:false\:High level
GIC.IPCC1_RX_IRQn=true\:false\:High level
GIC.IPCC1_TX_IRQn=true\:false\:High level
GIC.LPTIM1_IRQn=true\:false\:High level
GIC.LTDC_IRQn=true\:false\:High level
GIC.OCTOSPI2_IRQn=true\:false\:High level
GIC.RCC_IRQn=true\:false\:High level
GIC.RCC_WAKEUP_IRQn=true\:false\:High level
GIC.RTC_IRQn=true\:false\:High level
GIC.RTC_S_IRQn=true\:false\:High level
GIC.SDMMC1_IRQn=true\:false\:High level
GIC.TIM8_BRK_IRQn=true\:false\:High level
GIC.TIM8_CC_IRQn=true\:false\:High level
GIC.TIM8_TRG_COM_IRQn=true\:false\:High level
GIC.TIM8_UP_IRQn=true\:false\:High level
GIC.USART2_IRQn=true\:false\:High level
GPIO.groupedBy=Group By Peripherals
I2C1.IPParameters=Timing
I2C1.Timing=0x10C0ECFF
I2C2.IPParameters=Timing
I2C2.Timing=0x10C0ECFF
I2C7.IPParameters=Timing
I2C7.Timing=0x307075B1
KeepUserPlacement=true
LVDS_D0N.GPIOParameters=PinAttribute
LVDS_D0N.Locked=true
LVDS_D0N.Mode=Single_Link
LVDS_D0N.PinAttribute=CortexA35NSOS
LVDS_D0N.Signal=LVDS_D0N
LVDS_D0P.GPIOParameters=PinAttribute
LVDS_D0P.Locked=true
LVDS_D0P.Mode=Single_Link
LVDS_D0P.PinAttribute=CortexA35NSOS
LVDS_D0P.Signal=LVDS_D0P
LVDS_D1N.GPIOParameters=PinAttribute
LVDS_D1N.Locked=true
LVDS_D1N.Mode=Single_Link
LVDS_D1N.PinAttribute=CortexA35NSOS
LVDS_D1N.Signal=LVDS_D1N
LVDS_D1P.GPIOParameters=PinAttribute
LVDS_D1P.Locked=true
LVDS_D1P.Mode=Single_Link
LVDS_D1P.PinAttribute=CortexA35NSOS
LVDS_D1P.Signal=LVDS_D1P
Mcu.CPN=STM32MP257FAI3
Mcu.Context0=BootROMA35
Mcu.Context1=CortexA35SFSBLA
Mcu.Context2=CortexA35SSecureOS
Mcu.Context3=CortexA35NSSSBL
Mcu.Context4=CortexA35NSOS
Mcu.Context5=CortexM33SSecureOS
Mcu.Context6=CortexM33NS
Mcu.ContextNb=7
Mcu.ContextProject=A35TD_TZEN
Mcu.Family=STM32MP2
Mcu.IP0=ADC3
Mcu.IP1=BSEC
Mcu.IP10=GPU
Mcu.IP11=HASH
Mcu.IP12=I2C1
Mcu.IP13=I2C2
Mcu.IP14=I2C7
Mcu.IP15=ICACHE
Mcu.IP16=IPCC1
Mcu.IP17=IWDG1
Mcu.IP18=LPTIM1
Mcu.IP19=LTDC
Mcu.IP2=CORTEX_M33
Mcu.IP20=LVDS
Mcu.IP21=NVIC2
Mcu.IP22=OCTOSPI2
Mcu.IP23=OCTOSPIM
Mcu.IP24=PCIE
Mcu.IP25=PKA
Mcu.IP26=PWR
Mcu.IP27=RCC
Mcu.IP28=RIF
Mcu.IP29=RNG
Mcu.IP3=CRYP1
Mcu.IP30=RTC
Mcu.IP31=SAES
Mcu.IP32=SDMMC1
Mcu.IP33=SERC
Mcu.IP34=STGEN
Mcu.IP35=SYS
Mcu.IP36=SYS_S
Mcu.IP37=TIM8
Mcu.IP38=UART5
Mcu.IP39=UCPD1
Mcu.IP4=CSI
Mcu.IP40=USART2
Mcu.IP41=USART6
Mcu.IP42=USB3DR
Mcu.IP43=USBH_HS
Mcu.IP44=VDEC
Mcu.IP45=VENC
Mcu.IP5=DCMIPP
Mcu.IP6=DDR_CTRL_PHY
Mcu.IP7=ETH1
Mcu.IP8=ETH2
Mcu.IP9=GIC
Mcu.IPNb=46
Mcu.Name=STM32MP257FAIx
Mcu.Package=TFBGA436
Mcu.Pin0=LVDS_D1P
Mcu.Pin1=LVDS_D1N
Mcu.Pin10=PB5
Mcu.Pin100=UCPD1_CC1
Mcu.Pin101=UCPD1_CC2
Mcu.Pin102=PJ6
Mcu.Pin103=PC9
Mcu.Pin104=PC5
Mcu.Pin105=PA14
Mcu.Pin106=PH10
Mcu.Pin107=PA12
Mcu.Pin108=PA10
Mcu.Pin109=PH8
Mcu.Pin11=PD9
Mcu.Pin110=PJ0
Mcu.Pin111=OSC_OUT
Mcu.Pin112=OSC_IN
Mcu.Pin113=PJ5
Mcu.Pin114=PC8
Mcu.Pin115=PC4
Mcu.Pin116=PF2
Mcu.Pin117=PC1
Mcu.Pin118=PF0
Mcu.Pin119=PH2
Mcu.Pin12=PD5
Mcu.Pin120=PA6
Mcu.Pin121=PA1
Mcu.Pin122=USBH_HS_TXRTUNE
Mcu.Pin123=USB3DR_TXRTUNE
Mcu.Pin124=PJ7
Mcu.Pin125=PJ4
Mcu.Pin126=PG3
Mcu.Pin127=PG1
Mcu.Pin128=PG0
Mcu.Pin129=PC3
Mcu.Pin13=PE1
Mcu.Pin130=PF3
Mcu.Pin131=PF1
Mcu.Pin132=PA11
Mcu.Pin133=PA2
Mcu.Pin134=PH3
Mcu.Pin135=PA8
Mcu.Pin136=USB3DR_DP
Mcu.Pin137=PA0
Mcu.Pin138=PJ1
Mcu.Pin139=PG2
Mcu.Pin14=PE4
Mcu.Pin140=PF11
Mcu.Pin141=PC12
Mcu.Pin142=PC7
Mcu.Pin143=PF5
Mcu.Pin144=PF4
Mcu.Pin145=PC2
Mcu.Pin146=PA13
Mcu.Pin147=PA5
Mcu.Pin148=PA7
Mcu.Pin149=PA4
Mcu.Pin15=PB12
Mcu.Pin150=USB3DR_DM
Mcu.Pin151=PCIE_CLKINP
Mcu.Pin152=COMBOPHY_REXT
Mcu.Pin153=PJ3
Mcu.Pin154=PG4
Mcu.Pin155=PF10
Mcu.Pin156=PF9
Mcu.Pin157=PF8
Mcu.Pin158=PC6
Mcu.Pin159=PH12
Mcu.Pin16=PD13
Mcu.Pin160=PC0
Mcu.Pin161=PH6
Mcu.Pin162=PH5
Mcu.Pin163=USBH_HS_DP
Mcu.Pin164=PCIE_CLKINN
Mcu.Pin165=COMBOPHY_TX1P
Mcu.Pin166=COMBOPHY_RX1P
Mcu.Pin167=PJ2
Mcu.Pin168=PB15
Mcu.Pin169=PC11
Mcu.Pin17=CSI_D0P
Mcu.Pin170=PF6
Mcu.Pin171=PH13
Mcu.Pin172=PH9
Mcu.Pin173=PH4
Mcu.Pin174=USBH_HS_DM
Mcu.Pin175=COMBOPHY_TX1N
Mcu.Pin176=COMBOPHY_RX1N
Mcu.Pin177=VP_BSEC_VS_BSEC
Mcu.Pin178=VP_CORTEX_M33_VS_CORTEX_M33
Mcu.Pin179=VP_CRYP1_VS_CRYP
Mcu.Pin18=CSI_CKP
Mcu.Pin180=VP_DCMIPP_VS_PIPE0
Mcu.Pin181=VP_DCMIPP_CSI
Mcu.Pin182=VP_DDR_CTRL_PHY_DDR4
Mcu.Pin183=VP_DDR_CTRL_PHY_VS_32BITS
Mcu.Pin184=VP_DDR_CTRL_PHY_VS_16Gb
Mcu.Pin185=VP_GPU_VS_GPU
Mcu.Pin186=VP_HASH_VS_HASH
Mcu.Pin187=VP_ICACHE_VS_SECURE_ICACHE_REG
Mcu.Pin188=VP_IPCC1_VS_IPCC
Mcu.Pin189=VP_IWDG1_VS_IWDG
Mcu.Pin19=PD8
Mcu.Pin190=VP_LPTIM1_VS_LPTIM_counterModeInternalClock
Mcu.Pin191=VP_LTDC_DSIMode
Mcu.Pin192=VP_OCTOSPI2_VS_dual
Mcu.Pin193=VP_OCTOSPIM_VS_IO
Mcu.Pin194=VP_PKA_VS_PKA
Mcu.Pin195=VP_PWR_V_PVD_IN
Mcu.Pin196=VP_RNG_VS_RNG
Mcu.Pin197=VP_RTC_VS_RTC_Activate
Mcu.Pin198=VP_RTC_VS_RTC_Calendar
Mcu.Pin199=VP_RTC_VS_RTC_WakeUp_intern
Mcu.Pin2=LVDS_D0P
Mcu.Pin20=PD4
Mcu.Pin200=VP_SAES_VS_SAES
Mcu.Pin201=VP_SERC_VS_SERC
Mcu.Pin202=VP_STGEN_VS_STGEN
Mcu.Pin203=VP_SYS_VS_Systick
Mcu.Pin204=VP_SYS_S_VS_Systick
Mcu.Pin205=VP_VDEC_VS_VDEC
Mcu.Pin206=VP_VENC_VS_VENC
Mcu.Pin21=PD3
Mcu.Pin22=PE2
Mcu.Pin23=PE5
Mcu.Pin24=PB14
Mcu.Pin25=CSI_CKN
Mcu.Pin26=CSI_D1P
Mcu.Pin27=PB4
Mcu.Pin28=PB1
Mcu.Pin29=PB7
Mcu.Pin3=PB10
Mcu.Pin30=PD10
Mcu.Pin31=PD0
Mcu.Pin32=PD7
Mcu.Pin33=PE3
Mcu.Pin34=PE7
Mcu.Pin35=PE9
Mcu.Pin36=PB13
Mcu.Pin37=CSI_REXT
Mcu.Pin38=CSI_D1N
Mcu.Pin39=PB3
Mcu.Pin4=PD6
Mcu.Pin40=PI15
Mcu.Pin41=PD11
Mcu.Pin42=PE6
Mcu.Pin43=PI11
Mcu.Pin44=PK4
Mcu.Pin45=PK0
Mcu.Pin46=PK2
Mcu.Pin47=PK3
Mcu.Pin48=PD15
Mcu.Pin49=PI12
Mcu.Pin5=PE0
Mcu.Pin50=PI13
Mcu.Pin51=PG9
Mcu.Pin52=PG14
Mcu.Pin53=PI0
Mcu.Pin54=PB8
Mcu.Pin55=PK7
Mcu.Pin56=PD14
Mcu.Pin57=PI10
Mcu.Pin58=PF14
Mcu.Pin59=PG6
Mcu.Pin6=PE10
Mcu.Pin60=PG10
Mcu.Pin61=PG15
Mcu.Pin62=PI5
Mcu.Pin63=PI1
Mcu.Pin64=PG12
Mcu.Pin65=PG11
Mcu.Pin66=PI3
Mcu.Pin67=PI6
Mcu.Pin68=PJ15
Mcu.Pin69=PG7
Mcu.Pin7=PD12
Mcu.Pin70=PG13
Mcu.Pin71=PI4
Mcu.Pin72=PI9
Mcu.Pin73=PG5
Mcu.Pin74=PJ12
Mcu.Pin75=PJ14
Mcu.Pin76=PF13
Mcu.Pin77=PG8
Mcu.Pin78=PI7
Mcu.Pin79=PF15
Mcu.Pin8=LVDS_D0N
Mcu.Pin80=PJ9
Mcu.Pin81=PJ8
Mcu.Pin82=PJ13
Mcu.Pin83=PJ11
Mcu.Pin84=PI8
Mcu.Pin85=PZ9
Mcu.Pin86=PZ0
Mcu.Pin87=PZ1
Mcu.Pin88=PZ2
Mcu.Pin89=PZ5
Mcu.Pin9=CSI_D0N
Mcu.Pin90=OSC32_IN
Mcu.Pin91=OSC32_OUT
Mcu.Pin92=PZ6
Mcu.Pin93=PC10
Mcu.Pin94=PF7
Mcu.Pin95=PA15
Mcu.Pin96=PH11
Mcu.Pin97=PA9
Mcu.Pin98=PH7
Mcu.Pin99=PA3
Mcu.PinsNb=207
Mcu.ThirdPartyNb=0
Mcu.UserConstants=
Mcu.UserName=STM32MP257FAIx
MxCube.Version=6.12.0
MxDb.Version=DB.6.0.120
NVIC2.BusFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC2.DebugMonitor_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC2.ForceEnableDMAVector=true
NVIC2.HardFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC2.MemoryManagement_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC2.NonMaskableInt_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC2.PendSV_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC2.PriorityGroup=NVIC_PRIORITYGROUP_4
NVIC2.RCC_WAKEUP_IRQn=true\:0\:0\:false\:false\:true\:false\:true\:true
NVIC2.SVCall_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC2.SecureFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC2.SysTick_IRQn=true\:15\:0\:false\:false\:true\:false\:true\:false
NVIC2.UsageFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
OSC32_IN.GPIOParameters=PinAttribute
OSC32_IN.Locked=true
OSC32_IN.Mode=LSE-External-Clock-Source
OSC32_IN.PinAttribute=
OSC32_IN.Signal=RCC_OSC32_IN
OSC32_OUT.GPIOParameters=PinAttribute
OSC32_OUT.Locked=true
OSC32_OUT.Mode=LSE-External-Clock-Source
OSC32_OUT.PinAttribute=
OSC32_OUT.Signal=RCC_OSC32_OUT
OSC_IN.GPIOParameters=PinAttribute
OSC_IN.Locked=true
OSC_IN.Mode=HSE-External-Clock-Source
OSC_IN.PinAttribute=
OSC_IN.Signal=RCC_OSC_IN
OSC_OUT.GPIOParameters=PinAttribute
OSC_OUT.Locked=true
OSC_OUT.Mode=HSE-External-Clock-Source
OSC_OUT.PinAttribute=
OSC_OUT.Signal=RCC_OSC_OUT
PA0.GPIOParameters=PinAttribute
PA0.Locked=true
PA0.Mode=WakeUp1
PA0.PinAttribute=CortexA35SFSBLA,CortexA35SSecureOS
PA0.Signal=PWR_WKUP1
PA1.ContextOwner=CortexA35NSOS
PA1.GPIOParameters=PinAttribute
PA1.Locked=true
PA1.PinAttribute=CortexA35NSOS
PA1.Signal=GPIO_Output
PA10.ContextOwner=CortexA35NSOS
PA10.GPIOParameters=PinAttribute
PA10.Locked=true
PA10.PinAttribute=CortexA35NSOS
PA10.Signal=GPIO_Input
PA11.GPIOParameters=PinAttribute
PA11.Locked=true
PA11.Mode=RGMII (Reduced GMII)
PA11.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PA11.Signal=ETH1_RGMII_RX_CTL
PA12.ContextOwner=CortexA35NSOS
PA12.GPIOParameters=PinAttribute
PA12.Locked=true
PA12.PinAttribute=CortexA35NSOS
PA12.Signal=GPIO_Input
PA13.GPIOParameters=PinAttribute
PA13.Locked=true
PA13.Mode=RGMII (Reduced GMII)
PA13.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PA13.Signal=ETH1_RGMII_TX_CTL
PA14.GPIOParameters=PinAttribute
PA14.Locked=true
PA14.Mode=RGMII (Reduced GMII)
PA14.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PA14.Signal=ETH1_RGMII_RX_CLK
PA15.GPIOParameters=PinAttribute
PA15.Locked=true
PA15.Mode=RGMII (Reduced GMII)
PA15.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PA15.Signal=ETH1_RGMII_TXD0
PA2.ContextOwner=CortexA35NSOS
PA2.GPIOParameters=PinAttribute
PA2.Locked=true
PA2.PinAttribute=CortexA35NSOS
PA2.Signal=GPIO_Output
PA3.ContextOwner=CortexA35NSOS
PA3.GPIOParameters=PinAttribute
PA3.Locked=true
PA3.PinAttribute=CortexA35NSOS
PA3.Signal=GPIO_Input
PA4.GPIOParameters=PinAttribute
PA4.Locked=true
PA4.Mode=Asynchronous
PA4.PinAttribute=CortexA35SFSBLA,CortexA35NSSSBL,CortexA35NSOS
PA4.Signal=USART2_TX
PA5.ContextOwner=CortexA35NSOS
PA5.GPIOParameters=PinAttribute
PA5.Locked=true
PA5.PinAttribute=CortexA35NSOS
PA5.Signal=GPIO_Input
PA6.ContextOwner=CortexA35NSOS
PA6.GPIOParameters=PinAttribute
PA6.Locked=true
PA6.PinAttribute=CortexA35NSOS
PA6.Signal=GPIO_Input
PA7.ContextOwner=CortexA35NSOS
PA7.GPIOParameters=PinAttribute
PA7.Locked=true
PA7.PinAttribute=CortexA35NSOS
PA7.Signal=GPIO_Input
PA8.GPIOParameters=PinAttribute
PA8.Locked=true
PA8.Mode=Asynchronous
PA8.PinAttribute=CortexA35SFSBLA,CortexA35NSSSBL,CortexA35NSOS
PA8.Signal=USART2_RX
PA9.ContextOwner=CortexA35NSOS
PA9.GPIOParameters=PinAttribute
PA9.Locked=true
PA9.PinAttribute=CortexA35NSOS
PA9.Signal=GPIO_Input
PB1.ContextOwner=CortexA35NSOS
PB1.GPIOParameters=PinAttribute
PB1.Locked=true
PB1.PinAttribute=CortexA35NSOS
PB1.Signal=GPIO_Input
PB10.ContextOwner=CortexA35NSOS
PB10.GPIOParameters=PinAttribute
PB10.Locked=true
PB10.PinAttribute=CortexA35NSOS
PB10.Signal=GPIO_Input
PB12.ContextOwner=CortexA35NSOS
PB12.GPIOParameters=PinAttribute
PB12.Locked=true
PB12.PinAttribute=CortexA35NSOS
PB12.Signal=GPIO_Input
PB13.ContextOwner=CortexA35NSOS
PB13.GPIOParameters=PinAttribute
PB13.Locked=true
PB13.PinAttribute=CortexA35NSOS
PB13.Signal=GPIO_Input
PB14.ContextOwner=CortexA35NSOS
PB14.GPIOParameters=PinAttribute
PB14.Locked=true
PB14.PinAttribute=CortexA35NSOS
PB14.Signal=GPIO_Input
PB15.ContextOwner=CortexA35NSOS
PB15.GPIOParameters=PinAttribute
PB15.Locked=true
PB15.PinAttribute=CortexA35NSOS
PB15.Signal=GPIO_Input
PB3.ContextOwner=CortexA35NSOS
PB3.GPIOParameters=PinAttribute
PB3.Locked=true
PB3.PinAttribute=CortexA35NSOS
PB3.Signal=GPIO_Input
PB4.GPIOParameters=PinAttribute
PB4.Locked=true
PB4.Mode=I2C
PB4.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PB4.Signal=I2C2_SDA
PB5.GPIOParameters=PinAttribute
PB5.Locked=true
PB5.Mode=I2C
PB5.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PB5.Signal=I2C2_SCL
PB7.ContextOwner=CortexA35NSOS
PB7.GPIOParameters=PinAttribute
PB7.Locked=true
PB7.PinAttribute=CortexA35NSOS
PB7.Signal=GPIO_Input
PB8.GPIOParameters=PinAttribute
PB8.Locked=true
PB8.PinAttribute=Free
PB8.Signal=GPIO_Input
PC0.GPIOParameters=PinAttribute
PC0.Locked=true
PC0.Mode=RGMII (Reduced GMII)
PC0.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC0.Signal=ETH1_RGMII_GTX_CLK
PC1.GPIOParameters=PinAttribute
PC1.Locked=true
PC1.Mode=RGMII (Reduced GMII)
PC1.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC1.Signal=ETH1_RGMII_TXD1
PC10.GPIOParameters=PinAttribute
PC10.Locked=true
PC10.Mode=RGMII (Reduced GMII)
PC10.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC10.Signal=ETH2_RGMII_TXD3
PC11.GPIOParameters=PinAttribute
PC11.Locked=true
PC11.Mode=RGMII (Reduced GMII)
PC11.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC11.Signal=ETH2_RGMII_RXD3
PC12.GPIOParameters=PinAttribute
PC12.Locked=true
PC12.Mode=RGMII (Reduced GMII)
PC12.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC12.Signal=ETH2_RGMII_RXD1
PC2.GPIOParameters=PinAttribute
PC2.Locked=true
PC2.Mode=RGMII (Reduced GMII)
PC2.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC2.Signal=ETH1_RGMII_RXD1
PC3.GPIOParameters=PinAttribute
PC3.Locked=true
PC3.Mode=RGMII (Reduced GMII)
PC3.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC3.Signal=ETH2_RGMII_RX_CTL
PC4.GPIOParameters=PinAttribute
PC4.Locked=true
PC4.Mode=RGMII (Reduced GMII)
PC4.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC4.Signal=ETH2_RGMII_TX_CTL
PC5.GPIOParameters=PinAttribute
PC5.Locked=true
PC5.Mode=RGMII (Reduced GMII)
PC5.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC5.Signal=ETH2_MDIO
PC6.GPIOParameters=PinAttribute
PC6.Locked=true
PC6.Mode=RGMII (Reduced GMII)
PC6.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC6.Signal=ETH2_MDC
PC7.GPIOParameters=PinAttribute
PC7.Locked=true
PC7.Mode=RGMII (Reduced GMII)
PC7.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC7.Signal=ETH2_RGMII_TXD0
PC8.GPIOParameters=PinAttribute
PC8.Locked=true
PC8.Mode=RGMII (Reduced GMII)
PC8.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC8.Signal=ETH2_RGMII_TXD1
PC9.GPIOParameters=PinAttribute
PC9.Locked=true
PC9.Mode=RGMII (Reduced GMII)
PC9.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC9.Signal=ETH2_RGMII_TXD2
PCIE_CLKINN.GPIOParameters=PinAttribute
PCIE_CLKINN.Mode=Root_Complex_External
PCIE_CLKINN.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PCIE_CLKINN.Signal=PCIE_CLKINN
PCIE_CLKINP.GPIOParameters=PinAttribute
PCIE_CLKINP.Mode=Root_Complex_External
PCIE_CLKINP.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PCIE_CLKINP.Signal=PCIE_CLKINP
PD0.GPIOParameters=PinAttribute
PD0.Locked=true
PD0.Mode=OCTOSPI2_Port1Single
PD0.PinAttribute=CortexA35SSecureOS
PD0.Signal=OCTOSPIM_P1_CLK
PD10.ContextOwner=CortexA35NSOS
PD10.GPIOParameters=PinAttribute
PD10.Locked=true
PD10.PinAttribute=CortexA35NSOS
PD10.Signal=GPIO_Input
PD11.ContextOwner=CortexA35NSOS
PD11.GPIOParameters=PinAttribute
PD11.Locked=true
PD11.PinAttribute=CortexA35NSOS
PD11.Signal=GPIO_Input
PD12.ContextOwner=CortexA35NSOS
PD12.GPIOParameters=PinAttribute
PD12.Locked=true
PD12.PinAttribute=CortexA35NSOS
PD12.Signal=GPIO_Input
PD13.ContextOwner=CortexA35NSOS
PD13.GPIOParameters=PinAttribute
PD13.Locked=true
PD13.PinAttribute=CortexA35NSOS
PD13.Signal=GPXTI13
PD14.GPIOParameters=PinAttribute
PD14.Locked=true
PD14.Mode=I2C
PD14.PinAttribute=CortexA35SFSBLA,CortexA35SSecureOS
PD14.Signal=I2C7_SDA
PD15.GPIOParameters=PinAttribute
PD15.Locked=true
PD15.Mode=I2C
PD15.PinAttribute=CortexA35SFSBLA,CortexA35SSecureOS
PD15.Signal=I2C7_SCL
PD3.GPIOParameters=PinAttribute
PD3.Locked=true
PD3.Mode=OCTOSPI2_Port1_NCS1
PD3.PinAttribute=CortexA35SSecureOS
PD3.Signal=OCTOSPIM_P1_NCS1
PD4.GPIOParameters=PinAttribute
PD4.Locked=true
PD4.Mode=OCTOSPI2_Port1Single
PD4.PinAttribute=CortexA35SSecureOS
PD4.Signal=OCTOSPIM_P1_IO0
PD5.GPIOParameters=PinAttribute
PD5.Locked=true
PD5.Mode=OCTOSPI2_Port1Single
PD5.PinAttribute=CortexA35SSecureOS
PD5.Signal=OCTOSPIM_P1_IO1
PD6.ContextOwner=CortexA35SSecureOS
PD6.GPIOParameters=PinAttribute
PD6.Locked=true
PD6.PinAttribute=CortexA35SSecureOS
PD6.Signal=GPIO_Input
PD7.ContextOwner=CortexA35SSecureOS
PD7.GPIOParameters=PinAttribute
PD7.Locked=true
PD7.PinAttribute=CortexA35SSecureOS
PD7.Signal=GPIO_Input
PD8.ContextOwner=CortexA35NSOS
PD8.GPIOParameters=PinAttribute
PD8.Locked=true
PD8.PinAttribute=CortexA35NSOS
PD8.Signal=GPIO_Input
PD9.ContextOwner=CortexA35NSOS
PD9.GPIOParameters=PinAttribute
PD9.Locked=true
PD9.PinAttribute=CortexA35NSOS
PD9.Signal=GPIO_Input
PE0.GPIOParameters=PinAttribute
PE0.Locked=true
PE0.Mode=SD_4_bits_Wide_bus
PE0.PinAttribute=BootROMA35,CortexA35SFSBLA,CortexA35NSSSBL,CortexA35NSOS
PE0.Signal=SDMMC1_D2
PE1.GPIOParameters=PinAttribute
PE1.Locked=true
PE1.Mode=SD_4_bits_Wide_bus
PE1.PinAttribute=BootROMA35,CortexA35SFSBLA,CortexA35NSSSBL,CortexA35NSOS
PE1.Signal=SDMMC1_D3
PE10.ContextOwner=CortexA35NSOS
PE10.GPIOParameters=PinAttribute
PE10.Locked=true
PE10.PinAttribute=CortexA35NSOS
PE10.Signal=GPIO_Input
PE2.GPIOParameters=PinAttribute
PE2.Locked=true
PE2.Mode=SD_4_bits_Wide_bus
PE2.PinAttribute=BootROMA35,CortexA35SFSBLA,CortexA35NSSSBL,CortexA35NSOS
PE2.Signal=SDMMC1_CMD
PE3.GPIOParameters=PinAttribute
PE3.Locked=true
PE3.Mode=SD_4_bits_Wide_bus
PE3.PinAttribute=BootROMA35,CortexA35SFSBLA,CortexA35NSSSBL,CortexA35NSOS
PE3.Signal=SDMMC1_CK
PE4.GPIOParameters=PinAttribute
PE4.Locked=true
PE4.Mode=SD_4_bits_Wide_bus
PE4.PinAttribute=BootROMA35,CortexA35SFSBLA,CortexA35NSSSBL,CortexA35NSOS
PE4.Signal=SDMMC1_D0
PE5.GPIOParameters=PinAttribute
PE5.Locked=true
PE5.Mode=SD_4_bits_Wide_bus
PE5.PinAttribute=BootROMA35,CortexA35SFSBLA,CortexA35NSSSBL,CortexA35NSOS
PE5.Signal=SDMMC1_D1
PE6.ContextOwner=CortexA35NSOS
PE6.GPIOParameters=PinAttribute
PE6.Locked=true
PE6.PinAttribute=CortexA35NSOS
PE6.Signal=GPIO_Input
PE7.ContextOwner=CortexA35NSOS
PE7.GPIOParameters=PinAttribute
PE7.Locked=true
PE7.PinAttribute=CortexA35NSOS
PE7.Signal=GPIO_Input
PE9.ContextOwner=CortexA35NSOS
PE9.GPIOParameters=PinAttribute
PE9.Locked=true
PE9.PinAttribute=CortexA35NSOS
PE9.Signal=GPIO_Input
PF0.GPIOParameters=PinAttribute
PF0.Locked=true
PF0.Mode=RGMII (Reduced GMII)
PF0.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PF0.Signal=ETH1_MDC
PF1.GPIOParameters=PinAttribute
PF1.Locked=true
PF1.Mode=RGMII (Reduced GMII)
PF1.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PF1.Signal=ETH1_RGMII_RXD0
PF10.GPIOParameters=PinAttribute
PF10.Locked=true
PF10.Mode=IN2-Differential
PF10.PinAttribute=CortexM33NS
PF10.Signal=ADC3_INP2
PF11.GPIOParameters=PinAttribute
PF11.Mode=IN2-Differential
PF11.PinAttribute=CortexM33NS
PF11.Signal=ADC3_INN2
PF13.GPIOParameters=PinAttribute
PF13.Locked=true
PF13.Mode=Asynchronous
PF13.PinAttribute=CortexM33SSecureOS
PF13.Signal=USART6_TX
PF14.GPIOParameters=PinAttribute
PF14.Locked=true
PF14.Mode=Asynchronous
PF14.PinAttribute=CortexM33SSecureOS
PF14.Signal=USART6_RX
PF15.ContextOwner=CortexM33NS
PF15.GPIOParameters=PinAttribute
PF15.Locked=true
PF15.PinAttribute=CortexM33NS
PF15.Signal=GPIO_Input
PF2.GPIOParameters=PinAttribute
PF2.Locked=true
PF2.Mode=RGMII (Reduced GMII)
PF2.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PF2.Signal=ETH1_MDIO
PF3.ContextOwner=CortexA35NSOS
PF3.GPIOParameters=PinAttribute
PF3.Locked=true
PF3.PinAttribute=CortexA35NSOS
PF3.Signal=GPIO_Input
PF4.ContextOwner=CortexA35NSOS
PF4.GPIOParameters=PinAttribute
PF4.Locked=true
PF4.PinAttribute=CortexA35NSOS
PF4.Signal=GPIO_Input
PF5.ContextOwner=CortexA35NSOS
PF5.GPIOParameters=PinAttribute
PF5.Locked=true
PF5.PinAttribute=CortexA35NSOS
PF5.Signal=GPIO_Input
PF6.GPIOParameters=PinAttribute
PF6.Locked=true
PF6.Mode=RGMII (Reduced GMII)
PF6.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PF6.Signal=ETH2_RGMII_RX_CLK
PF7.GPIOParameters=PinAttribute
PF7.Locked=true
PF7.Mode=RGMII (Reduced GMII)
PF7.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PF7.Signal=ETH2_RGMII_GTX_CLK
PF8.GPIOParameters=PinAttribute
PF8.Locked=true
PF8.Mode=ETH 125MHz Clock Input
PF8.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PF8.Signal=ETH2_RGMII_CLK125
PF9.GPIOParameters=PinAttribute
PF9.Locked=true
PF9.Mode=RGMII (Reduced GMII)
PF9.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PF9.Signal=ETH2_RGMII_RXD2
PG0.GPIOParameters=PinAttribute
PG0.Locked=true
PG0.Mode=RGMII (Reduced GMII)
PG0.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PG0.Signal=ETH2_RGMII_RXD0
PG1.GPIOParameters=PinAttribute
PG1.Locked=true
PG1.Mode=WakeUp3
PG1.PinAttribute=CortexA35SFSBLA,CortexA35SSecureOS
PG1.Signal=PWR_WKUP3
PG10.GPIOParameters=PinAttribute
PG10.Locked=true
PG10.Mode=Asynchronous
PG10.PinAttribute=CortexM33SSecureOS
PG10.Signal=UART5_RX
PG11.ContextOwner=CortexA35NSOS
PG11.GPIOParameters=PinAttribute
PG11.Locked=true
PG11.PinAttribute=CortexA35NSOS
PG11.Signal=GPIO_Input
PG12.ContextOwner=CortexA35NSOS
PG12.GPIOParameters=PinAttribute
PG12.Locked=true
PG12.PinAttribute=CortexA35NSOS
PG12.Signal=GPIO_Input
PG13.GPIOParameters=PinAttribute
PG13.Locked=true
PG13.Mode=I2C
PG13.PinAttribute=CortexM33NS
PG13.Signal=I2C1_SCL
PG14.ContextOwner=CortexA35NSOS
PG14.GPIOParameters=PinAttribute
PG14.Locked=true
PG14.PinAttribute=CortexA35NSOS
PG14.Signal=GPIO_Input
PG15.ContextOwner=CortexA35NSOS
PG15.GPIOParameters=PinAttribute
PG15.Locked=true
PG15.PinAttribute=CortexA35NSOS
PG15.Signal=GPIO_Input
PG2.GPIOParameters=PinAttribute
PG2.Locked=true
PG2.Mode=WakeUp5
PG2.PinAttribute=CortexA35SFSBLA,CortexA35SSecureOS
PG2.Signal=PWR_WKUP5
PG3.GPIOParameters=PinAttribute
PG3.Locked=true
PG3.Mode=WakeUp6
PG3.PinAttribute=CortexA35SFSBLA,CortexA35SSecureOS
PG3.Signal=PWR_WKUP6
PG4.ContextOwner=CortexA35NSOS
PG4.GPIOParameters=PinAttribute
PG4.Locked=true
PG4.PinAttribute=CortexA35NSOS
PG4.Signal=GPIO_Input
PG5.ContextOwner=CortexA35NSOS
PG5.GPIOParameters=PinAttribute
PG5.Locked=true
PG5.PinAttribute=CortexA35NSOS
PG5.Signal=GPIO_Input
PG6.ContextOwner=CortexA35NSOS
PG6.GPIOParameters=PinAttribute
PG6.Locked=true
PG6.PinAttribute=CortexA35NSOS
PG6.Signal=GPIO_Input
PG7.ContextOwner=CortexA35NSOS
PG7.GPIOParameters=PinAttribute
PG7.Locked=true
PG7.PinAttribute=CortexA35NSOS
PG7.Signal=GPIO_Input
PG8.ContextOwner=CortexA35NSOS
PG8.GPIOParameters=PinAttribute
PG8.Locked=true
PG8.PinAttribute=CortexA35NSOS
PG8.Signal=GPIO_Input
PG9.GPIOParameters=PinAttribute
PG9.Locked=true
PG9.Mode=Asynchronous
PG9.PinAttribute=CortexM33SSecureOS
PG9.Signal=UART5_TX
PH10.GPIOParameters=PinAttribute
PH10.Locked=true
PH10.Mode=RGMII (Reduced GMII)
PH10.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PH10.Signal=ETH1_RGMII_TXD2
PH11.GPIOParameters=PinAttribute
PH11.Locked=true
PH11.Mode=RGMII (Reduced GMII)
PH11.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PH11.Signal=ETH1_RGMII_TXD3
PH12.GPIOParameters=PinAttribute
PH12.Locked=true
PH12.Mode=RGMII (Reduced GMII)
PH12.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PH12.Signal=ETH1_RGMII_RXD2
PH13.GPIOParameters=PinAttribute
PH13.Locked=true
PH13.Mode=RGMII (Reduced GMII)
PH13.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PH13.Signal=ETH1_RGMII_RXD3
PH2.ContextOwner=CortexA35NSOS
PH2.GPIOParameters=PinAttribute
PH2.Locked=true
PH2.PinAttribute=CortexA35NSOS
PH2.Signal=GPIO_Input
PH3.ContextOwner=CortexA35NSOS
PH3.GPIOParameters=PinAttribute
PH3.Locked=true
PH3.PinAttribute=CortexA35NSOS
PH3.Signal=GPIO_Input
PH4.ContextOwner=CortexA35NSOS
PH4.GPIOParameters=PinAttribute
PH4.Locked=true
PH4.PinAttribute=CortexA35NSOS
PH4.Signal=GPIO_Input
PH5.GPIOParameters=PinAttribute
PH5.Locked=true
PH5.Mode=WakeUp2
PH5.PinAttribute=CortexA35SFSBLA,CortexA35SSecureOS
PH5.Signal=PWR_WKUP2
PH6.ContextOwner=CortexA35NSOS
PH6.GPIOParameters=PinAttribute
PH6.Locked=true
PH6.PinAttribute=CortexA35NSOS
PH6.Signal=GPIO_Input
PH7.ContextOwner=CortexA35NSOS
PH7.GPIOParameters=PinAttribute
PH7.Locked=true
PH7.PinAttribute=CortexA35NSOS
PH7.Signal=GPIO_Input
PH8.ContextOwner=CortexA35NSOS
PH8.GPIOParameters=PinAttribute
PH8.Locked=true
PH8.PinAttribute=CortexA35NSOS
PH8.Signal=GPIO_Input
PH9.GPIOParameters=PinAttribute
PH9.Locked=true
PH9.Mode=ETH 125MHz Clock Input
PH9.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PH9.Signal=ETH1_RGMII_CLK125
PI0.ContextOwner=CortexA35NSOS
PI0.GPIOParameters=PinAttribute
PI0.Locked=true
PI0.PinAttribute=CortexA35NSOS
PI0.Signal=GPIO_Input
PI1.GPIOParameters=PinAttribute
PI1.Locked=true
PI1.Mode=I2C
PI1.PinAttribute=CortexM33NS
PI1.Signal=I2C1_SDA
PI10.ContextOwner=CortexA35NSOS
PI10.GPIOParameters=PinAttribute
PI10.Locked=true
PI10.PinAttribute=CortexA35NSOS
PI10.Signal=GPIO_Input
PI11.ContextOwner=CortexA35NSOS
PI11.GPIOParameters=PinAttribute
PI11.Locked=true
PI11.PinAttribute=CortexA35NSOS
PI11.Signal=GPIO_Input
PI12.ContextOwner=CortexA35NSOS
PI12.GPIOParameters=PinAttribute
PI12.Locked=true
PI12.PinAttribute=CortexA35NSOS
PI12.Signal=GPIO_Input
PI13.ContextOwner=CortexA35NSOS
PI13.GPIOParameters=PinAttribute
PI13.Locked=true
PI13.PinAttribute=CortexA35NSOS
PI13.Signal=GPIO_Input
PI15.GPIOParameters=PinAttribute
PI15.Locked=true
PI15.PinAttribute=Free
PI15.Signal=GPIO_Input
PI3.ContextOwner=CortexA35NSOS
PI3.GPIOParameters=PinAttribute
PI3.Locked=true
PI3.PinAttribute=CortexA35NSOS
PI3.Signal=GPXTI3
PI4.ContextOwner=CortexA35NSOS
PI4.GPIOParameters=PinAttribute
PI4.Locked=true
PI4.PinAttribute=CortexA35NSOS
PI4.Signal=GPIO_Input
PI5.ContextOwner=CortexA35NSOS
PI5.GPIOParameters=PinAttribute
PI5.Locked=true
PI5.PinAttribute=CortexA35NSOS
PI5.Signal=GPIO_Input
PI6.GPIOParameters=PinAttribute
PI6.Locked=true
PI6.Mode=WakeUp4
PI6.PinAttribute=CortexA35SFSBLA,CortexA35SSecureOS
PI6.Signal=PWR_WKUP4
PI7.ContextOwner=CortexA35NSOS
PI7.GPIOParameters=PinAttribute
PI7.Locked=true
PI7.PinAttribute=CortexA35NSOS
PI7.Signal=GPIO_Input
PI8.ContextOwner=CortexA35SSecureOS
PI8.GPIOParameters=PinAttribute
PI8.Locked=true
PI8.PinAttribute=CortexA35SSecureOS
PI8.Signal=GPIO_Input
PI9.ContextOwner=CortexA35NSOS
PI9.GPIOParameters=PinAttribute
PI9.Locked=true
PI9.PinAttribute=CortexA35NSOS
PI9.Signal=GPIO_Input
PJ0.GPIOParameters=PinAttribute
PJ0.Locked=true
PJ0.Mode=Enable
PJ0.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PJ0.Signal=PCIE_CLKREQN
PJ1.ContextOwner=CortexA35NSOS
PJ1.GPIOParameters=PinAttribute
PJ1.Locked=true
PJ1.PinAttribute=CortexA35NSOS
PJ1.Signal=GPIO_Input
PJ11.ContextOwner=CortexA35NSOS
PJ11.GPIOParameters=PinAttribute
PJ11.Locked=true
PJ11.PinAttribute=CortexA35NSOS
PJ11.Signal=GPIO_Input
PJ12.ContextOwner=CortexA35NSOS
PJ12.GPIOParameters=PinAttribute
PJ12.Locked=true
PJ12.PinAttribute=CortexA35NSOS
PJ12.Signal=GPIO_Input
PJ13.ContextOwner=CortexA35NSOS
PJ13.GPIOParameters=PinAttribute
PJ13.Locked=true
PJ13.PinAttribute=CortexA35NSOS
PJ13.Signal=GPIO_Input
PJ14.ContextOwner=CortexA35NSOS
PJ14.GPIOParameters=PinAttribute
PJ14.Locked=true
PJ14.PinAttribute=CortexA35NSOS
PJ14.Signal=GPIO_Input
PJ15.ContextOwner=CortexA35NSOS
PJ15.GPIOParameters=PinAttribute
PJ15.Locked=true
PJ15.PinAttribute=CortexA35NSOS
PJ15.Signal=GPIO_Input
PJ2.ContextOwner=CortexA35NSOS
PJ2.GPIOParameters=PinAttribute
PJ2.Locked=true
PJ2.PinAttribute=CortexA35NSOS
PJ2.Signal=GPIO_Input
PJ3.ContextOwner=CortexA35NSOS
PJ3.GPIOParameters=PinAttribute
PJ3.Locked=true
PJ3.PinAttribute=CortexA35NSOS
PJ3.Signal=GPIO_Input
PJ4.GPIOParameters=PinAttribute
PJ4.Locked=true
PJ4.PinAttribute=CortexA35NSOS
PJ4.Signal=S_TIM8_CH4
PJ5.GPIOParameters=PinAttribute
PJ5.Locked=true
PJ5.PinAttribute=CortexA35NSOS
PJ5.Signal=S_TIM8_CH1
PJ6.ContextOwner=CortexM33NS
PJ6.GPIOParameters=PinAttribute
PJ6.Locked=true
PJ6.PinAttribute=CortexM33NS
PJ6.Signal=GPIO_Input
PJ7.ContextOwner=CortexA35NSOS
PJ7.GPIOParameters=PinAttribute
PJ7.Locked=true
PJ7.PinAttribute=CortexA35NSOS
PJ7.Signal=GPIO_Input
PJ8.ContextOwner=CortexM33NS
PJ8.GPIOParameters=PinAttribute
PJ8.Locked=true
PJ8.PinAttribute=CortexM33NS
PJ8.Signal=GPXTI8
PJ9.ContextOwner=CortexA35NSOS
PJ9.GPIOParameters=PinAttribute
PJ9.Locked=true
PJ9.PinAttribute=CortexA35NSOS
PJ9.Signal=GPIO_Input
PK0.ContextOwner=CortexA35NSOS
PK0.GPIOParameters=PinAttribute
PK0.Locked=true
PK0.PinAttribute=CortexA35NSOS
PK0.Signal=GPIO_Input
PK2.GPIOParameters=PinAttribute
PK2.Locked=true
PK2.PinAttribute=Free
PK2.Signal=GPXTI2
PK3.ContextOwner=CortexA35NSOS
PK3.GPIOParameters=PinAttribute
PK3.Locked=true
PK3.PinAttribute=CortexA35NSOS
PK3.Signal=GPIO_Input
PK4.ContextOwner=CortexA35NSOS
PK4.GPIOParameters=PinAttribute
PK4.Locked=true
PK4.PinAttribute=CortexA35NSOS
PK4.Signal=GPXTI4
PK7.ContextOwner=CortexA35NSOS
PK7.GPIOParameters=PinAttribute
PK7.Locked=true
PK7.PinAttribute=CortexA35NSOS
PK7.Signal=GPIO_Input
PZ0.ContextOwner=CortexA35NSOS
PZ0.GPIOParameters=PinAttribute
PZ0.Locked=true
PZ0.PinAttribute=CortexA35NSOS
PZ0.Signal=GPIO_Input
PZ1.ContextOwner=CortexA35NSOS
PZ1.GPIOParameters=PinAttribute
PZ1.Locked=true
PZ1.PinAttribute=CortexA35NSOS
PZ1.Signal=GPIO_Input
PZ2.ContextOwner=CortexA35NSOS
PZ2.GPIOParameters=PinAttribute
PZ2.Locked=true
PZ2.PinAttribute=CortexA35NSOS
PZ2.Signal=GPIO_Input
PZ5.ContextOwner=CortexA35NSOS
PZ5.GPIOParameters=PinAttribute
PZ5.Locked=true
PZ5.PinAttribute=CortexA35NSOS
PZ5.Signal=GPIO_Input
PZ6.ContextOwner=CortexA35NSOS
PZ6.GPIOParameters=PinAttribute
PZ6.Locked=true
PZ6.PinAttribute=CortexA35NSOS
PZ6.Signal=GPIO_Input
PZ9.ContextOwner=CortexA35NSOS
PZ9.GPIOParameters=PinAttribute
PZ9.Locked=true
PZ9.PinAttribute=CortexA35NSOS
PZ9.Signal=GPIO_Input
PinOutPanel.CurrentBGAView=Top
PinOutPanel.RotationAngle=0
RCC.ADC12Freq_Value=64000000
RCC.ADC3Freq_Value=64000000
RCC.AHB1234Freq_Value=32000000
RCC.APB1Freq_Value=32000000
RCC.APB2Freq_Value=32000000
RCC.APB3Freq_Value=32000000
RCC.APB4Freq_Value=32000000
RCC.APBDBGFreq_Value=32000000
RCC.D3PERCLKSource=MUX_D3PER_LSI
RCC.D3PERFreq_Value=32000
RCC.DSIBLANEFreq_Value=21333333.333333332
RCC.DSIPHYFreq_Value=21333333.333333332
RCC.DTSCLKSource=MUX_DTS_HSE
RCC.DTSFreq_Value=40000000
RCC.FBDIV1=30
RCC.FBDIV2=30
RCC.FBDIV3=20
RCC.FBDIV4=30
RCC.FBDIV5=133
RCC.FBDIV8=297
RCC.FOUTPOSTDIV1Freq_Value=1200000000
RCC.FOUTPOSTDIV2Freq_Value=600000000
RCC.FOUTPOSTDIV3Freq_Value=800000000
RCC.FOUTPOSTDIV4Freq_Value=1200000000
RCC.FOUTPOSTDIV5Freq_Value=532000000
RCC.FOUTPOSTDIV6Freq_Value=500000000
RCC.FOUTPOSTDIV7Freq_Value=1600000000
RCC.FOUTPOSTDIV8Freq_Value=594000000
RCC.FREFDIV5=5
RCC.FREFDIV8=5
RCC.FamilyName=M
RCC.HSE_VALUE=40000000
RCC.HSI_VALUE=64000000
RCC.IPParameters=ADC12Freq_Value,ADC3Freq_Value,AHB1234Freq_Value,APB1Freq_Value,APB2Freq_Value,APB3Freq_Value,APB4Freq_Value,APBDBGFreq_Value,D3PERCLKSource,D3PERFreq_Value,DSIBLANEFreq_Value,DSIPHYFreq_Value,DTSCLKSource,DTSFreq_Value,FBDIV1,FBDIV2,FBDIV3,FBDIV4,FBDIV5,FBDIV8,FOUTPOSTDIV1Freq_Value,FOUTPOSTDIV2Freq_Value,FOUTPOSTDIV3Freq_Value,FOUTPOSTDIV4Freq_Value,FOUTPOSTDIV5Freq_Value,FOUTPOSTDIV6Freq_Value,FOUTPOSTDIV7Freq_Value,FOUTPOSTDIV8Freq_Value,FREFDIV5,FREFDIV8,FamilyName,HSE_VALUE,HSI_VALUE,LSE_VALUE,LSI_VALUE,LVDSFreq_Value,MCO1PinFreq_Value,MCO2PinFreq_Value,MCUCLKFreq_VALUE,MCUClockFreq_Value,MCUDIVCLKFreq_Value,MCU_Div,MSI_VALUE,Obs0Freq_Value,Obs1Freq_Value,PLL1Source,PLL2FRACV,PLL2Source,PLL3FRACV,PLL3Source,PLL4Source,PLL5Source,PLL6Source,PLL8Source,POSTDIV2_2,POSTDIV2_5,POSTDIV2_6,POSTDIV2_8,ROOT0Freq_VALUE,ROOT10Freq_VALUE,ROOT11Freq_VALUE,ROOT12Freq_VALUE,ROOT13Freq_VALUE,ROOT14Freq_VALUE,ROOT15Freq_VALUE,ROOT16Freq_VALUE,ROOT17Freq_VALUE,ROOT18Freq_VALUE,ROOT19Freq_VALUE,ROOT1Freq_VALUE,ROOT20Freq_VALUE,ROOT21Freq_VALUE,ROOT22Freq_VALUE,ROOT23Freq_VALUE,ROOT24Freq_VALUE,ROOT25Freq_VALUE,ROOT26Freq_VALUE,ROOT27Freq_VALUE,ROOT28Freq_VALUE,ROOT29Freq_VALUE,ROOT2Freq_VALUE,ROOT30Freq_VALUE,ROOT31Freq_VALUE,ROOT32Freq_VALUE,ROOT33Freq_VALUE,ROOT34Freq_VALUE,ROOT36Freq_VALUE,ROOT37Freq_VALUE,ROOT38Freq_VALUE,ROOT39Freq_VALUE,ROOT3Freq_VALUE,ROOT40Freq_VALUE,ROOT41Freq_VALUE,ROOT42Freq_VALUE,ROOT43Freq_VALUE,ROOT44Freq_VALUE,ROOT45Freq_VALUE,ROOT46Freq_VALUE,ROOT47Freq_VALUE,ROOT48Freq_VALUE,ROOT49Freq_VALUE,ROOT4Freq_VALUE,ROOT50Freq_VALUE,ROOT51Freq_VALUE,ROOT52Freq_VALUE,ROOT53Freq_VALUE,ROOT54Freq_VALUE,ROOT55Freq_VALUE,ROOT56Freq_VALUE,ROOT57Freq_VALUE,ROOT58Freq_VALUE,ROOT59Freq_VALUE,ROOT5Freq_VALUE,ROOT60Freq_VALUE,ROOT61Freq_VALUE,ROOT62Freq_VALUE,ROOT63Freq_VALUE,ROOT6Freq_VALUE,ROOT7Freq_VALUE,ROOT8Freq_VALUE,ROOT9Freq_VALUE,RTCCLockSelection,RTCCLockSelectionVirtual,RTCFreq_Value,Tim1OutputFreq_Value,Tim2OutputFreq_Value,USB2PHY1Freq_Value,USB2PHY2Freq_Value,USB3PCIPHYFreq_Value,VCO1OutputFreq_Value,VCO2OutputFreq_Value,VCO3OutputFreq_Value,VCO4OutputFreq_Value,VCO5OutputFreq_Value,VCO6OutputFreq_Value,VCO7OutputFreq_Value,VCO8OutputFreq_Value,VCOInput1Freq_Value,VCOInput2Freq_Value,VCOInput3Freq_Value,VCOInput4Freq_Value,VCOInput5Freq_Value,VCOInput6Freq_Value,VCOInput7Freq_Value,VCOInput8Freq_Value,XBAR0CLKSource,XBAR0Findiv,XBAR12CLKSource,XBAR12Findiv,XBAR15CLKSource,XBAR15Findiv,XBAR1CLKSource,XBAR1Findiv,XBAR26CLKSource,XBAR26Findiv,XBAR27CLKSource,XBAR27Findiv,XBAR28Findiv,XBAR29CLKSource,XBAR29Findiv,XBAR2CLKSource,XBAR2Findiv,XBAR30CLKSource,XBAR30Findiv,XBAR31CLKSource,XBAR31Findiv,XBAR32CLKSource,XBAR32Findiv,XBAR33CLKSource,XBAR33Findiv,XBAR34CLKSource,XBAR34Findiv,XBAR3CLKSource,XBAR3Findiv,XBAR43CLKSource,XBAR43Findiv,XBAR44CLKSource,XBAR44Findiv,XBAR45CLKSource,XBAR45Findiv,XBAR49CLKSource,XBAR49Findiv,XBAR4CLKSource,XBAR4Findiv,XBAR51CLKSource,XBAR51Findiv,XBAR52CLKSource,XBAR52Findiv,XBAR54CLKSource,XBAR54Findiv,XBAR55CLKSource,XBAR55Findiv,XBAR56CLKSource,XBAR56Findiv,XBAR57CLKSource,XBAR57Findiv,XBAR58CLKSource,XBAR58Findiv,XBAR59CLKSource,XBAR59Findiv,XBAR5CLKSource,XBAR5Findiv,XBAR60CLKSource,XBAR60Findiv,XBAR63CLKSource,XBAR63Findiv,XBAR6CLKSource,XBAR6Findiv,XBAR7CLKSource,XBAR7Findiv,XBAR8Findiv
RCC.LSE_VALUE=32768
RCC.LSI_VALUE=32000
RCC.LVDSFreq_Value=26600000
RCC.MCO1PinFreq_Value=64000000
RCC.MCO2PinFreq_Value=64000000
RCC.MCUCLKFreq_VALUE=64000000
RCC.MCUClockFreq_Value=64000000
RCC.MCUDIVCLKFreq_Value=32000000
RCC.MCU_Div=RCC_MCU_DIV2
RCC.MSI_VALUE=16000000
RCC.Obs0Freq_Value=16000000
RCC.Obs1Freq_Value=16000000
RCC.PLL1Source=RCC_PLL1SOURCE_HSE
RCC.PLL2FRACV=0
RCC.PLL2Source=RCC_PLL2SOURCE_HSE
RCC.PLL3FRACV=0
RCC.PLL3Source=RCC_PLL3SOURCE_HSE
RCC.PLL4Source=RCC_PLL4SOURCE_HSE
RCC.PLL5Source=RCC_PLL5SOURCE_HSE
RCC.PLL6Source=RCC_PLL6SOURCE_HSE
RCC.PLL8Source=RCC_PLL8SOURCE_HSE
RCC.POSTDIV2_2=2
RCC.POSTDIV2_5=2
RCC.POSTDIV2_6=2
RCC.POSTDIV2_8=4
RCC.ROOT0Freq_VALUE=400000000
RCC.ROOT10Freq_VALUE=64000000
RCC.ROOT11Freq_VALUE=64000000
RCC.ROOT12Freq_VALUE=100000000
RCC.ROOT13Freq_VALUE=64000000
RCC.ROOT14Freq_VALUE=64000000
RCC.ROOT15Freq_VALUE=120000000
RCC.ROOT16Freq_VALUE=64000000
RCC.ROOT17Freq_VALUE=64000000
RCC.ROOT18Freq_VALUE=64000000
RCC.ROOT19Freq_VALUE=64000000
RCC.ROOT1Freq_VALUE=200000000
RCC.ROOT20Freq_VALUE=64000000
RCC.ROOT21Freq_VALUE=64000000
RCC.ROOT22Freq_VALUE=64000000
RCC.ROOT23Freq_VALUE=64000000
RCC.ROOT24Freq_VALUE=64000000
RCC.ROOT25Freq_VALUE=64000000
RCC.ROOT26Freq_VALUE=120000000
RCC.ROOT27Freq_VALUE=297000000
RCC.ROOT28Freq_VALUE=21333333.333333332
RCC.ROOT29Freq_VALUE=266000000
RCC.ROOT2Freq_VALUE=600000000
RCC.ROOT30Freq_VALUE=20000000
RCC.ROOT31Freq_VALUE=26600000
RCC.ROOT32Freq_VALUE=26600000
RCC.ROOT33Freq_VALUE=50000000
RCC.ROOT34Freq_VALUE=25000000
RCC.ROOT36Freq_VALUE=16000000
RCC.ROOT37Freq_VALUE=64000000
RCC.ROOT38Freq_VALUE=64000000
RCC.ROOT39Freq_VALUE=64000000
RCC.ROOT3Freq_VALUE=400000000
RCC.ROOT40Freq_VALUE=64000000
RCC.ROOT41Freq_VALUE=64000000
RCC.ROOT42Freq_VALUE=64000000
RCC.ROOT43Freq_VALUE=50000000
RCC.ROOT44Freq_VALUE=200000000
RCC.ROOT45Freq_VALUE=400000000
RCC.ROOT46Freq_VALUE=64000000
RCC.ROOT47Freq_VALUE=64000000
RCC.ROOT48Freq_VALUE=64000000
RCC.ROOT49Freq_VALUE=133000000
RCC.ROOT4Freq_VALUE=300000000
RCC.ROOT50Freq_VALUE=64000000
RCC.ROOT51Freq_VALUE=200000000
RCC.ROOT52Freq_VALUE=200000000
RCC.ROOT53Freq_VALUE=64000000
RCC.ROOT54Freq_VALUE=125000000
RCC.ROOT55Freq_VALUE=125000000
RCC.ROOT56Freq_VALUE=200000000
RCC.ROOT57Freq_VALUE=20000000
RCC.ROOT58Freq_VALUE=20000000
RCC.ROOT59Freq_VALUE=600000000
RCC.ROOT5Freq_VALUE=400000000
RCC.ROOT60Freq_VALUE=50000000
RCC.ROOT61Freq_VALUE=64000000
RCC.ROOT62Freq_VALUE=64000000
RCC.ROOT63Freq_VALUE=400000000
RCC.ROOT6Freq_VALUE=600000000
RCC.ROOT7Freq_VALUE=100000000
RCC.ROOT8Freq_VALUE=5333333.333333333
RCC.ROOT9Freq_VALUE=64000000
RCC.RTCCLockSelection=RCC_RTCCLKSOURCE_LSE
RCC.RTCCLockSelectionVirtual=RCC_RTCCLKSOURCE_LSE
RCC.RTCFreq_Value=32768
RCC.Tim1OutputFreq_Value=32000000
RCC.Tim2OutputFreq_Value=32000000
RCC.USB2PHY1Freq_Value=20000000
RCC.USB2PHY2Freq_Value=20000000
RCC.USB3PCIPHYFreq_Value=25000000
RCC.VCO1OutputFreq_Value=1200000000
RCC.VCO2OutputFreq_Value=1200000000
RCC.VCO3OutputFreq_Value=800000000
RCC.VCO4OutputFreq_Value=1200000000
RCC.VCO5OutputFreq_Value=1064000000
RCC.VCO6OutputFreq_Value=1000000000
RCC.VCO7OutputFreq_Value=1600000000
RCC.VCO8OutputFreq_Value=2376000000
RCC.VCOInput1Freq_Value=40000000
RCC.VCOInput2Freq_Value=40000000
RCC.VCOInput3Freq_Value=40000000
RCC.VCOInput4Freq_Value=40000000
RCC.VCOInput5Freq_Value=8000000
RCC.VCOInput6Freq_Value=40000000
RCC.VCOInput7Freq_Value=64000000
RCC.VCOInput8Freq_Value=8000000
RCC.XBAR0CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR0Findiv=3
RCC.XBAR12CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR12Findiv=12
RCC.XBAR15CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR15Findiv=10
RCC.XBAR1CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR1Findiv=6
RCC.XBAR26CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR26Findiv=10
RCC.XBAR27CLKSource=RCC_XBAR_CLKSRC_PLL8
RCC.XBAR27Findiv=2
RCC.XBAR28Findiv=3
RCC.XBAR29CLKSource=RCC_XBAR_CLKSRC_PLL5
RCC.XBAR29Findiv=2
RCC.XBAR2CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR2Findiv=2
RCC.XBAR30CLKSource=RCC_XBAR_CLKSRC_HSE
RCC.XBAR30Findiv=2
RCC.XBAR31CLKSource=RCC_XBAR_CLKSRC_PLL5
RCC.XBAR31Findiv=20
RCC.XBAR32CLKSource=RCC_XBAR_CLKSRC_PLL5
RCC.XBAR32Findiv=20
RCC.XBAR33CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR33Findiv=24
RCC.XBAR34CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR34Findiv=48
RCC.XBAR3CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR3Findiv=3
RCC.XBAR43CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR43Findiv=24
RCC.XBAR44CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR44Findiv=6
RCC.XBAR45CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR45Findiv=3
RCC.XBAR49CLKSource=RCC_XBAR_CLKSRC_PLL5
RCC.XBAR49Findiv=4
RCC.XBAR4CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR4Findiv=4
RCC.XBAR51CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR51Findiv=6
RCC.XBAR52CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR52Findiv=6
RCC.XBAR54CLKSource=RCC_XBAR_CLKSRC_PLL6
RCC.XBAR54Findiv=4
RCC.XBAR55CLKSource=RCC_XBAR_CLKSRC_PLL6
RCC.XBAR55Findiv=4
RCC.XBAR56CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR56Findiv=6
RCC.XBAR57CLKSource=RCC_XBAR_CLKSRC_HSE
RCC.XBAR57Findiv=2
RCC.XBAR58CLKSource=RCC_XBAR_CLKSRC_HSE
RCC.XBAR58Findiv=2
RCC.XBAR59CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR59Findiv=2
RCC.XBAR5CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR5Findiv=3
RCC.XBAR60CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR60Findiv=24
RCC.XBAR63CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR63Findiv=3
RCC.XBAR6CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR6Findiv=2
RCC.XBAR7CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR7Findiv=12
RCC.XBAR8Findiv=12
RIF.DCMIPP_CID_RIMU=1
RIF.DCMIPP_CID_RIMU-10=-
RIF.DCMIPP_Privilege_RIMU=true
RIF.DCMIPP_Privilege_RIMU-10=true
RIF.ETH1_CID_RIMU=1
RIF.ETH1_CID_RIMU-6=-
RIF.ETH1_Privilege_RIMU=true
RIF.ETH1_Privilege_RIMU-6=true
RIF.ETH2_CID_RIMU=1
RIF.ETH2_CID_RIMU-7=-
RIF.ETH2_Privilege_RIMU=true
RIF.ETH2_Privilege_RIMU-7=true
RIF.GPU_CID_RIMU=1
RIF.GPU_CID_RIMU-9=-
RIF.GPU_Privilege_RIMU=true
RIF.GPU_Privilege_RIMU-9=true
RIF.IPParameters=VENC_CID_RIMU-15,OCTOSPI1_Secured,RISAF_DDR_End_Address,SYSRAM1_region1_Region_Name,SRAM1_region2_Region_Name,SRAM2_region1_Region_Name,RETRAM_region1_Region_Name,RISAF_OCTOSPI_region1_Region_Size,RISAF_DDR6_Region_Size_4GO,RISAF_DDR9_Region_Size_4GO,RISAF_DDR11_Region_Size_4GO,RISAF_DDR12_Region_Size_4GO,RISAF_DDR14_Region_Size_4GO,RETRAM_region1_Region_Size,RETRAM_region3_Region_Size,RETRAM_region4_Region_Size,RETRAM_region5_Region_Size,RETRAM_region6_Region_Size,VDERAM_region2_Region_Name,RISAF_BKPSRAM_Region1_Name,VDERAM_region1_Region_Size,VDERAM_region2_Region_Size,VDERAM_region3_Region_Size,VDERAM_region4_Region_Size,VDERAM_region5_Region_Size,VDERAM_region6_Region_Size,RISAF_DDR_Region_ID_7_Master_CID0_Read,RISAF_DDR_Region_ID_7_Master_CID0_Write,RISAF_DDR_Region7_Encrypted,RISAF_DDR_Region8_Encrypted,RISAF_DDR_Region_ID_8_Master_CID0_Read,RISAF_DDR_Region_ID_8_Master_CID0_Write,RISAF_DDR_Region_ID_7_Master_CID1_Read,RISAF_DDR_Region_ID_7_Master_CID0_Privilege,RISAF_DDR_Region_ID_8_Master_CID0_Privilege,RISAF_DDR_Region_ID_8_Master_CID1_Read,RISAF_DDR_Region_ID_8_Master_CID1_Write,RISAF_DDR_Region8_Secured,RISAF_DDR_Region7_Secured,RISAF_DDR_Region_ID_7_Master_CID1_Privilege,RISAF_DDR_Region_ID_7_Master_CID1_Write,RISAF_BKPSRAM_Region_ID_1_Master_CID1_Read,RISAF_BKPSRAM_Region_ID_1_Master_CID1_Write,RISAF_BKPSRAM_Region_ID_1_Master_CID1_Privilege,SRAM1_region1_secured,SRAM1_region1_priv,SRAM1_region1_CID_Filtering,SRAM1_region1_Master_CID1_Read,SRAM1_region1_Master_CID2_Read,SRAM1_region1_Master_CID1_Write,SRAM1_region1_Master_CID1_Privilege,SRAM1_region1_Master_CID2_Privilege,RISAF_DDR_Region_ID_4_Master_CID2_Read,RISAF_DDR_Region_ID_4_Master_CID2_Write,RISAF_DDR_Region_ID_2_Master_CID2_Read,RISAF_DDR_Region_ID_2_Master_CID2_Write,RETRAM_region1_secured,RETRAM_region1_priv,RETRAM_region1_CID_Filtering,RETRAM_region1_Master_CID2_Read,RETRAM_region1_Master_CID2_Write,SRAM2_region1_priv,SRAM2_region1_CID_Filtering,SRAM2_region1_Master_CID2_Read,SRAM2_region1_Master_CID2_Write,RETRAM_region2_secured,RETRAM_region2_CID_Filtering,RETRAM_region2_Master_CID1_Read,RETRAM_region2_Master_CID1_Write,RETRAM_region2_Master_CID1_Privilege,RISAF_BKPSRAM_Region1_Secured,SRAM1_region2_priv,VDERAM_region2_secured,VDERAM_region2_priv,VDERAM_region2_CID_Filtering,VDERAM_region2_Master_CID1_Read,VDERAM_region2_Master_CID1_Write,VDERAM_region2_Master_CID1_Privilege,SRAM1_region2_CID_Filtering,SRAM1_region2_Master_CID2_Read,SRAM1_region2_Master_CID2_Write,SDMMC1_CID_RIMU-1,SDMMC2_CID_RIMU-2,SDMMC3_CID_RIMU-3,USB3DR_CID_RIMU-4,USBH_CID_RIMU-5,ETH1_CID_RIMU-6,ETH2_CID_RIMU-7,PCIE_CID_RIMU-8,GPU_CID_RIMU-9,DCMIPP_CID_RIMU-10,LTDC_ROT_CID_Selection_RIMU,VDEC_CID_RIMU-14,SDMMC1_Privilege_RIMU-1,SDMMC1_Privilege_RIMU,SDMMC2_Privilege_RIMU-2,SDMMC2_Privilege_RIMU,SDMMC3_Privilege_RIMU-3,SDMMC3_Privilege_RIMU,USBH_Privilege_RIMU-5,USBH_Privilege_RIMU,ETH1_Privilege_RIMU-6,ETH1_Privilege_RIMU,ETH2_Privilege_RIMU-7,ETH2_Privilege_RIMU,PCIE_Privilege_RIMU-8,PCIE_Privilege_RIMU,GPU_Privilege_RIMU-9,GPU_Privilege_RIMU,DCMIPP_Privilege_RIMU-10,DCMIPP_Privilege_RIMU,LTDC_L3_Privilege_RIMU-12,LTDC_L3_Privilege_RIMU,VDEC_Privilege_RIMU-14,VDEC_Privilege_RIMU,VENC_Privilege_RIMU-15,VENC_Privilege_RIMU,RISAF_PCIE_Region_ID_1_Master_CID1_Read,RISAF_PCIE_Region_ID_1_Master_CID1_Write,LTDC_L3_Secure_RIMU-12,LTDC_L3_CID_Selection_RIMU,LTDC_ROT_Privilege_RIMU-13,LTDC_ROT_Privilege_RIMU,LTDC_L1L2_Privilege_RIMU-11,LTDC_L1L2_Privilege_RIMU,USB3DR_Privilege_RIMU-4,USB3DR_Privilege_RIMU,RISAF_DDR_Region_ID_9_Master_CID1_Read,RISAF_DDR_Region_ID_9_Master_CID1_Write,RISAF_DDR_Region_ID_9_Master_CID4_Read,RISAF_DDR_Region_ID_9_Master_CID4_Write,RISAF_DDR_Region_ID_15_Master_CID1_Read,RISAF_DDR_Region_ID_15_Master_CID1_Write,RISAF_DDR_Region_ID_13_Master_CID1_Read,RISAF_DDR_Region_ID_13_Master_CID1_Write,RISAF_DDR_Region_ID_13_Master_CID4_Read,RISAF_DDR_Region_ID_13_Master_CID4_Write,RISAF_DDR_Region_ID_14_Master_CID1_Read,RISAF_DDR_Region_ID_14_Master_CID1_Write,RISAF_DDR_Region_ID_14_Master_CID4_Read,RISAF_DDR_Region_ID_14_Master_CID4_Write,RISAF_OCTOSPI_Region_ID_2_Master_CID2_Read,RISAF_OCTOSPI_Region_ID_2_Master_CID2_Write,SYSRAM1_region1_CID_Filtering,SYSRAM1_region1_priv,SYSRAM1_region1_Master_CID1_Read,SYSRAM1_region1_Master_CID1_Write,SYSRAM1_region1_Master_CID1_Privilege,RISAF_DDR_Region_ID_1_Master_CID2_Read,RISAF_DDR_Region_ID_1_Master_CID2_Write,RISAF_DDR_Region1_Secured,RISAF_DDR_Region1_Encrypted,RISAF_DDR_Region_ID_3_Master_CID2_Read,RISAF_DDR_Region_ID_3_Master_CID2_Write,RISAF_DDR_Region3_Secured,RISAF_DDR_Region3_Encrypted,RISAF_BKPSRAM_Region_ID_2_Master_CID2_Read,RISAF_BKPSRAM_Region_ID_2_Master_CID2_Write,RISAF_BKPSRAM_Region_ID_2_Master_CID2_Privilege,RISAF_BKPSRAM_Region2_Secured,RISAF_DDR_Region_ID_10_Master_CID1_Read,RISAF_DDR_Region_ID_10_Master_CID1_Write,RISAF_DDR_Region_ID_10_Master_CID4_Read,RISAF_DDR_Region_ID_10_Master_CID4_Write,RISAF_DDR_Region_ID_5_Master_CID2_Read,RISAF_DDR_Region_ID_5_Master_CID2_Write,RISAF_DDR_Region_ID_5_Master_CID1_Read,RISAF_DDR_Region_ID_5_Master_CID1_Write,SYSRAM2_region1_CID_Filtering,SYSRAM2_region1_Master_CID1_Read,SYSRAM2_region1_Master_CID1_Write,SYSRAM2_region1_Master_CID1_Privilege,SYSRAM1_region1_secured,SDMMC1_CID_RIMU,SDMMC2_CID_RIMU,SDMMC3_CID_RIMU,USB3DR_CID_RIMU,USBH_CID_RIMU,ETH1_CID_RIMU,ETH2_CID_RIMU,PCIE_CID_RIMU,GPU_CID_RIMU,DCMIPP_CID_RIMU,VDEC_CID_RIMU,VENC_CID_RIMU,RISAF_OCTOSPI_Region_ID_2_Master_CID1_Privilege,OCTOSPI2_Secured,RISAF_OCTOSPI_Region_ID_1_Master_CID0_Privilege,RISAF_OCTOSPI_Region_ID_1_Master_CID1_Privilege,RISAF_OCTOSPI_Region_ID_1_Master_CID2_Privilege,RISAF_OCTOSPI_Region_ID_2_Master_CID0_Privilege,RISAF_OCTOSPI_Region_ID_2_Master_CID2_Privilege,RISAF_OCTOSPI_Region1_Encrypted,RISAF_DDR6_Region_Size,RISAF_DDR7_Region_Size,RISAF_DDR11_Region_Size,RISAF_DDR12_Region_Size,RISAF_DDR9_Region_Size,RISAF_DDR14_Region_Size,RISAF_DDR_Region9_Name,RISAF_DDR_Region15_Name
RIF.LTDC_L1L2_Privilege_RIMU=true
RIF.LTDC_L1L2_Privilege_RIMU-11=true
RIF.LTDC_L3_CID_Selection_RIMU=false
RIF.LTDC_L3_Privilege_RIMU=true
RIF.LTDC_L3_Privilege_RIMU-12=true
RIF.LTDC_L3_Secure_RIMU-12=false
RIF.LTDC_ROT_CID_Selection_RIMU=false
RIF.LTDC_ROT_Privilege_RIMU=true
RIF.LTDC_ROT_Privilege_RIMU-13=true
RIF.OCTOSPI1_Secured=true
RIF.OCTOSPI2_Secured=true
RIF.PCIE_CID_RIMU=1
RIF.PCIE_CID_RIMU-8=-
RIF.PCIE_Privilege_RIMU=true
RIF.PCIE_Privilege_RIMU-8=true
RIF.RETRAM_region1_CID_Filtering=true
RIF.RETRAM_region1_Master_CID2_Read=true
RIF.RETRAM_region1_Master_CID2_Write=true
RIF.RETRAM_region1_Region_Name=cm33_retram
RIF.RETRAM_region1_Region_Size=0x1f000
RIF.RETRAM_region1_priv=false
RIF.RETRAM_region1_secured=true
RIF.RETRAM_region2_CID_Filtering=true
RIF.RETRAM_region2_Master_CID1_Privilege=true
RIF.RETRAM_region2_Master_CID1_Read=true
RIF.RETRAM_region2_Master_CID1_Write=true
RIF.RETRAM_region2_secured=true
RIF.RETRAM_region3_Region_Size=0x0
RIF.RETRAM_region4_Region_Size=0x0
RIF.RETRAM_region5_Region_Size=0x0
RIF.RETRAM_region6_Region_Size=0x0
RIF.RIFAWARE.DSIHOST\ Feature\ DSI_CMN\ Cid=1
RIF.RIFAWARE.DSIHOST\ Feature\ DSI_CMN\ CortexA35NSOS=true
RIF.RIFAWARE.DSIHOST\ Feature\ DSI_CMN\ CortexA35NSSSBL=true
RIF.RIFAWARE.DSIHOST\ Feature\ DSI_CMN\ Secure=false
RIF.RIFAWARE.DSIHOST\ Feature\ DSI_RDFIFO\ Cid=1
RIF.RIFAWARE.DSIHOST\ Feature\ DSI_RDFIFO\ CortexA35NSOS=true
RIF.RIFAWARE.DSIHOST\ Feature\ DSI_RDFIFO\ CortexA35NSSSBL=true
RIF.RIFAWARE.DSIHOST\ Feature\ DSI_RDFIFO\ Secure=false
RIF.RIFAWARE.DSIHOST\ Feature\ DSI_TRIG\ Cid=1
RIF.RIFAWARE.DSIHOST\ Feature\ DSI_TRIG\ CortexA35NSOS=true
RIF.RIFAWARE.DSIHOST\ Feature\ DSI_TRIG\ CortexA35NSSSBL=true
RIF.RIFAWARE.DSIHOST\ Feature\ DSI_TRIG\ Secure=false
RIF.RIFAWARE.ETHSW\ Feature\ ETHSW_ACM_CFG\ Cid=1
RIF.RIFAWARE.ETHSW\ Feature\ ETHSW_ACM_CFG\ CortexA35NSOS=true
RIF.RIFAWARE.ETHSW\ Feature\ ETHSW_ACM_CFG\ Secure=false
RIF.RIFAWARE.ETHSW\ Feature\ ETHSW_ACM_MSGBUF\ Cid=1
RIF.RIFAWARE.ETHSW\ Feature\ ETHSW_ACM_MSGBUF\ CortexA35NSOS=true
RIF.RIFAWARE.ETHSW\ Feature\ ETHSW_ACM_MSGBUF\ Secure=false
RIF.RIFAWARE.ETHSW\ Feature\ ETHSW_DEIP\ Cid=1
RIF.RIFAWARE.ETHSW\ Feature\ ETHSW_DEIP\ CortexA35NSOS=true
RIF.RIFAWARE.ETHSW\ Feature\ ETHSW_DEIP\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ COMBOPHY\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ COMBOPHY\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ COMBOPHY\ CortexA35NSSSBL=true
RIF.RIFAWARE.EXTI1\ Feature\ COMBOPHY\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ COMBOPHY\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ CPU2\ SYSRESETREQ\ local\ CPU2\ reset\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ CPU2\ SYSRESETREQ\ local\ CPU2\ reset\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ CPU2\ SYSRESETREQ\ local\ CPU2\ reset\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ DTS\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ DTS\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ DTS\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ ETH1_PMT\ wakeup\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ ETH1_PMT\ wakeup\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ ETH1_PMT\ wakeup\ CortexA35NSSSBL=true
RIF.RIFAWARE.EXTI1\ Feature\ ETH1_PMT\ wakeup\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ ETH1_PMT\ wakeup\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ ETH1_SBD\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ ETH1_SBD\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ ETH1_SBD\ CortexA35NSSSBL=true
RIF.RIFAWARE.EXTI1\ Feature\ ETH1_SBD\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ ETH1_SBD\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ ETH2_PMT\ wakeup\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ ETH2_PMT\ wakeup\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ ETH2_PMT\ wakeup\ CortexA35NSSSBL=true
RIF.RIFAWARE.EXTI1\ Feature\ ETH2_PMT\ wakeup\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ ETH2_PMT\ wakeup\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ ETH2_SBD\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ ETH2_SBD\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ ETH2_SBD\ CortexA35NSSSBL=true
RIF.RIFAWARE.EXTI1\ Feature\ ETH2_SBD\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ ETH2_SBD\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[0]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[0]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[10]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[10]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[11]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[11]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[12]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[12]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[13]\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[13]\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[13]\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[13]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[14]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[14]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[15]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[15]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[1]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[1]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[2]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[2]\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[2]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[3]\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[3]\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[3]\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[3]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[4]\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[4]\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[4]\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[4]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[5]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[5]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[6]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[6]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[7]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[7]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[8]\ Cid=2
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[8]\ CortexM33NS=true
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[8]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[9]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[9]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ HPDMA1\ Channel\ 0\ to\ 15\ CPU1\ irq\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ HPDMA1\ Channel\ 0\ to\ 15\ CPU1\ irq\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ HPDMA1\ Channel\ 0\ to\ 15\ CPU2\ irq\ Cid=2
RIF.RIFAWARE.EXTI1\ Feature\ HPDMA2\ Channel\ 0\ to\ 15\ CPU1\ irq\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ HPDMA2\ Channel\ 0\ to\ 15\ CPU1\ irq\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ HPDMA2\ Channel\ 0\ to\ 15\ CPU2\ irq\ Cid=2
RIF.RIFAWARE.EXTI1\ Feature\ HPDMA3\ Channel\ 0\ to\ 15\ CPU1\ irq\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ HPDMA3\ Channel\ 0\ to\ 15\ CPU1\ irq\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ HPDMA3\ Channel\ 0\ to\ 15\ CPU2\ irq\ Cid=2
RIF.RIFAWARE.EXTI1\ Feature\ I2C1\ Cid=2
RIF.RIFAWARE.EXTI1\ Feature\ I2C1\ CortexM33NS=true
RIF.RIFAWARE.EXTI1\ Feature\ I2C1\ Privilege=false
RIF.RIFAWARE.EXTI1\ Feature\ I2C1\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ I2C2\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ I2C2\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ I2C2\ CortexA35NSSSBL=true
RIF.RIFAWARE.EXTI1\ Feature\ I2C2\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ I2C3\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ I2C3\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ I2C4\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ I2C4\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ I2C5\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ I2C5\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ I2C6\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ I2C6\ Privilege=false
RIF.RIFAWARE.EXTI1\ Feature\ I2C6\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ I2C7\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ I2C7\ CortexA35SFSBLA=true
RIF.RIFAWARE.EXTI1\ Feature\ I2C7\ CortexA35SSecureOS=true
RIF.RIFAWARE.EXTI1\ Feature\ I2C7\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ I2C7\ Secure=true
RIF.RIFAWARE.EXTI1\ Feature\ I3C1\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ I3C1\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ I3C2\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ I3C2\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ I3C3\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ I3C3\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ non\ secure\ interrupt\ CPU1\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ non\ secure\ interrupt\ CPU1\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ non\ secure\ interrupt\ CPU1\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ non\ secure\ interrupt\ CPU2\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ non\ secure\ interrupt\ CPU2\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ secure\ interrupt\ CPU1\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ secure\ interrupt\ CPU1\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ secure\ interrupt\ CPU1\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ secure\ interrupt\ CPU2\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ secure\ interrupt\ CPU2\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ secure\ interrupt\ CPU2\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ LPTIM1\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ LPTIM1\ CortexA35SSecureOS=true
RIF.RIFAWARE.EXTI1\ Feature\ LPTIM1\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ LPTIM1\ Secure=true
RIF.RIFAWARE.EXTI1\ Feature\ LPTIM2\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ LPTIM2\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ LPTIM2\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ PVD\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ PVD\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ PVD\ Secure=true
RIF.RIFAWARE.EXTI1\ Feature\ PVM\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ PVM\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ PVM\ Secure=true
RIF.RIFAWARE.EXTI1\ Feature\ RCC_HSI_FMON\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ RCC_HSI_FMON\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ RCC_HSI_FMON\ Secure=true
RIF.RIFAWARE.EXTI1\ Feature\ SPI1\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ SPI1\ Privilege=false
RIF.RIFAWARE.EXTI1\ Feature\ SPI1\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ SPI2\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ SPI2\ Privilege=false
RIF.RIFAWARE.EXTI1\ Feature\ SPI2\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ SPI3\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ SPI3\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ SPI4\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ SPI4\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ SPI5\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ SPI5\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ SPI6\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ SPI6\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ SPI7\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ SPI7\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ UART4\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ UART4\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ UART5\ Cid=2
RIF.RIFAWARE.EXTI1\ Feature\ UART5\ CortexM33SSecureOS=true
RIF.RIFAWARE.EXTI1\ Feature\ UART5\ Secure=true
RIF.RIFAWARE.EXTI1\ Feature\ UART7\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ UART7\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ UART8\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ UART8\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ UART9\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ UART9\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ UCPD\ Cid=2
RIF.RIFAWARE.EXTI1\ Feature\ UCPD\ CortexM33NS=true
RIF.RIFAWARE.EXTI1\ Feature\ UCPD\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ UCPD\ VBUS\ DETECT\ Cid=2
RIF.RIFAWARE.EXTI1\ Feature\ UCPD\ VBUS\ DETECT\ CortexM33NS=true
RIF.RIFAWARE.EXTI1\ Feature\ UCPD\ VBUS\ DETECT\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ UCPD\ VBUS\ VSAFE5V\ Cid=2
RIF.RIFAWARE.EXTI1\ Feature\ UCPD\ VBUS\ VSAFE5V\ CortexM33NS=true
RIF.RIFAWARE.EXTI1\ Feature\ UCPD\ VBUS\ VSAFE5V\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ USART1\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ USART1\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ USART2\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ USART2\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ USART2\ CortexA35NSSSBL=true
RIF.RIFAWARE.EXTI1\ Feature\ USART2\ CortexA35SFSBLA=true
RIF.RIFAWARE.EXTI1\ Feature\ USART2\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ USART2\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ USART3\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ USART3\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ USART6\ Cid=2
RIF.RIFAWARE.EXTI1\ Feature\ USART6\ CortexM33SSecureOS=true
RIF.RIFAWARE.EXTI1\ Feature\ USART6\ Secure=true
RIF.RIFAWARE.EXTI1\ Feature\ USB3DR\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ USB3DR\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ USB3DR\ CortexA35NSSSBL=true
RIF.RIFAWARE.EXTI1\ Feature\ USB3DR\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ USB3DR\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ USBH\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ USBH\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ USBH\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ USBH\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ VDDGPU_VD\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ WKUP1\ wakeup\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ WKUP1\ wakeup\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ WKUP1\ wakeup\ CortexA35SSecureOS=false
RIF.RIFAWARE.EXTI1\ Feature\ WKUP1\ wakeup\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ WKUP1\ wakeup\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ WKUP2\ wakeup\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ WKUP2\ wakeup\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ WKUP2\ wakeup\ CortexA35SSecureOS=false
RIF.RIFAWARE.EXTI1\ Feature\ WKUP2\ wakeup\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ WKUP2\ wakeup\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ WKUP3\ wakeup\ Cid=2
RIF.RIFAWARE.EXTI1\ Feature\ WKUP3\ wakeup\ CortexA35SSecureOS=false
RIF.RIFAWARE.EXTI1\ Feature\ WKUP3\ wakeup\ CortexM33NS=true
RIF.RIFAWARE.EXTI1\ Feature\ WKUP3\ wakeup\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ WKUP4\ wakeup\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ WKUP4\ wakeup\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ WKUP5\ wakeup\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ WKUP5\ wakeup\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ WKUP6\ wakeup\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ WKUP6\ wakeup\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ WWDG1\ Reset\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ WWDG1\ Reset\ Privilege=false
RIF.RIFAWARE.EXTI2\ Feature\ ADF1\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ ADF1\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ CA35\ SEV\ interrupt\ to\ CPU3\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ CA35\ SEV\ interrupt\ to\ CPU3\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ CM0\ SEV\ interrupt\ Cid=1
RIF.RIFAWARE.EXTI2\ Feature\ CM0\ SEV\ interrupt\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ CM33\ SEV\ interrupt\ to\ CPU3\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ CM33\ SEV\ interrupt\ to\ CPU3\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[0]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[0]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[10]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[10]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[11]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[11]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[12]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[12]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[13]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[13]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[14]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[14]\ Privilege=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[14]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[15]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[15]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[1]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[1]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[2]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[2]\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[2]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[3]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[3]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[4]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[4]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[5]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[5]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[6]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[6]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[7]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[7]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[8]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[8]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[9]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[9]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ HSEM1\ non\ secure\ interrupt\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ HSEM1\ non\ secure\ interrupt\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ HSEM1\ secure\ interrupt\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ HSEM1\ secure\ interrupt\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ HSEM2\ non\ secure\ interrupt\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ HSEM2\ non\ secure\ interrupt\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ HSEM2\ secure\ interrupt\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ HSEM2\ secure\ interrupt\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ HSEM3\ non\ secure\ interrupt\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ HSEM3\ non\ secure\ interrupt\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ I2C8\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ I2C8\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ I2C8\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ I3C4\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ I3C4\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IAC\ interrupt\ CPU1\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ IAC\ interrupt\ CPU1\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ IAC\ interrupt\ CPU1\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IAC\ interrupt\ CPU2\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ IAC\ interrupt\ CPU2\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ IAC\ interrupt\ CPU2\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IPCC2\ non\ secure\ interrupt\ CPU1\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ IPCC2\ non\ secure\ interrupt\ CPU1\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ IPCC2\ non\ secure\ interrupt\ CPU1\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IPCC2\ non\ secure\ interrupt\ CPU2\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ IPCC2\ non\ secure\ interrupt\ CPU2\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IPCC2\ non\ secure\ interrupt\ CPU3\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ IPCC2\ non\ secure\ interrupt\ CPU3\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IPCC2\ secure\ interrupt\ CPU1\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ IPCC2\ secure\ interrupt\ CPU1\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ IPCC2\ secure\ interrupt\ CPU1\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IPCC2\ secure\ interrupt\ CPU2\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ IPCC2\ secure\ interrupt\ CPU2\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ IPCC2\ secure\ interrupt\ CPU2\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IWDG1\ early\ wake\ Cid=1
RIF.RIFAWARE.EXTI2\ Feature\ IWDG1\ early\ wake\ CortexA35SFSBLA=true
RIF.RIFAWARE.EXTI2\ Feature\ IWDG1\ early\ wake\ CortexA35SSecureOS=true
RIF.RIFAWARE.EXTI2\ Feature\ IWDG1\ early\ wake\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ IWDG1\ early\ wake\ Secure=true
RIF.RIFAWARE.EXTI2\ Feature\ IWDG1\ reset\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ IWDG1\ reset\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ IWDG1\ reset\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IWDG2\ early\ wake\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ IWDG2\ early\ wake\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ IWDG2\ early\ wake\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IWDG2\ reset\ Cid=1
RIF.RIFAWARE.EXTI2\ Feature\ IWDG2\ reset\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ IWDG3\ early\ wake\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ IWDG3\ early\ wake\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ IWDG3\ early\ wake\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IWDG3\ reset\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ IWDG3\ reset\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ IWDG4\ early\ wake\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ IWDG4\ early\ wake\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IWDG4\ reset\ Cid=2
RIF.RIFAWARE.EXTI2\ Feature\ IWDG5\ early\ wake\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ IWDG5\ early\ wake\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM3\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM3\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM3\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM4\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM4\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM4\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM5\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM5\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM5\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ LPUART1\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ LPUART1\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ RETRAM\ CRC\ error\ wakeup\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ RETRAM\ CRC\ error\ wakeup\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ RETRAM\ CRC\ error\ wakeup\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ non\ secure\ Wakeup\ CPU1\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ non\ secure\ Wakeup\ CPU1\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ non\ secure\ Wakeup\ CPU1\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ non\ secure\ Wakeup\ CPU2\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ non\ secure\ Wakeup\ CPU2\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ secure\ Wakeup\ CPU1\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ secure\ Wakeup\ CPU1\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ secure\ Wakeup\ CPU1\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ secure\ Wakeup\ CPU2\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ secure\ Wakeup\ CPU2\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ secure\ Wakeup\ CPU2\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ SPI8\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ SPI8\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ SPI8\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ non\ secure\ tamper\ CPU1\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ non\ secure\ tamper\ CPU1\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ non\ secure\ tamper\ CPU1\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ non\ secure\ tamper\ CPU2\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ non\ secure\ tamper\ CPU2\ Privilege=false
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ non\ secure\ tamper\ CPU2\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ non\ secure\ tamper\ CPU3\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ non\ secure\ tamper\ CPU3\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ secure\ tamper\ CPU1\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ secure\ tamper\ CPU1\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ secure\ tamper\ CPU1\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ secure\ tamper\ CPU2\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ secure\ tamper\ CPU2\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ secure\ tamper\ CPU2\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ VDDCORE_VD\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ VDDCORE_VD\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ VDDCORE_VD\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ VDDCPU_VD\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ VDDCPU_VD\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ VDDCPU_VD\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ WWDG2\ reset\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ WWDG2\ reset\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ lpdma1_ch0123_CPU1_irq\ Cid=1
RIF.RIFAWARE.EXTI2\ Feature\ lpdma1_ch0123_CPU1_irq\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ lpdma1_ch0123_CPU2_irq\ Cid=2
RIF.RIFAWARE.EXTI2\ Feature\ lpdma1_ch0123_CPU2_irq\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ lpdma1_ch0123_CPU3_irq\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ lpdma1_ch0123_CPU3_irq\ Secure=false
RIF.RIFAWARE.FMC\ Feature\ FMC_CFGR\ Cid=-
RIF.RIFAWARE.FMC\ Feature\ FMC_CFGR\ Secure=false
RIF.RIFAWARE.FMC\ Feature\ FMC_NAND\ Cid=-
RIF.RIFAWARE.FMC\ Feature\ FMC_NAND\ Secure=false
RIF.RIFAWARE.FMC\ Feature\ FMC_NOR/PSRAM1\ Cid=-
RIF.RIFAWARE.FMC\ Feature\ FMC_NOR/PSRAM1\ Secure=false
RIF.RIFAWARE.FMC\ Feature\ FMC_NOR/PSRAM2\ Cid=-
RIF.RIFAWARE.FMC\ Feature\ FMC_NOR/PSRAM2\ Secure=false
RIF.RIFAWARE.FMC\ Feature\ FMC_NOR/PSRAM3\ Cid=-
RIF.RIFAWARE.FMC\ Feature\ FMC_NOR/PSRAM3\ Secure=false
RIF.RIFAWARE.FMC\ Feature\ FMC_NOR/PSRAM4\ Cid=-
RIF.RIFAWARE.FMC\ Feature\ FMC_NOR/PSRAM4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA0\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA0\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PA0\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA0\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA0\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PA1\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA1\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA1\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA10\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA10\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA10\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA11\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA11\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA11\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PA11\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA12\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA12\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA12\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA13\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA13\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA13\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PA13\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA14\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA14\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA14\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PA14\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA14\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA15\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA15\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA15\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PA15\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA15\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA2\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA2\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA2\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA3\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA3\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA3\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA4\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA4\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA4\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PA4\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PA4\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA5\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA5\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA5\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA6\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA6\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA6\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA7\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA7\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA7\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA8\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA8\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA8\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PA8\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PA8\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA9\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA9\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA9\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB0\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB0\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PB0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB1\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PB1\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PB1\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PB1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB10\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PB10\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PB10\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PB10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB11\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB11\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PB11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB12\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PB12\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PB12\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PB12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB13\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PB13\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PB13\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PB13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB14\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PB14\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PB14\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PB14\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB15\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PB15\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PB15\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PB15\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB2\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB2\ Privilege=false
RIF.RIFAWARE.GPIO\ Feature\ PB2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB3\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PB3\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PB3\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PB3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB4\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PB4\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PB4\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PB4\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PB4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB5\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PB5\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PB5\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PB5\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PB5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB6\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB6\ Privilege=false
RIF.RIFAWARE.GPIO\ Feature\ PB6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB7\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PB7\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PB7\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PB7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB8\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB8\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PB8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB9\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB9\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PB9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC0\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC0\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC0\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC0\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PC0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC1\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC1\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC1\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC1\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PC1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC10\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC10\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC10\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC10\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PC10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC11\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC11\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC11\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC11\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PC11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC12\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC12\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC12\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC12\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PC12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC13\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PC13\ Privilege=false
RIF.RIFAWARE.GPIO\ Feature\ PC13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC2\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC2\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC2\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC2\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PC2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC3\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC3\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC3\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC3\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PC3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC4\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC4\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC4\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC4\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PC4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC5\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC5\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC5\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC5\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PC5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC6\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC6\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC6\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC6\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PC6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC7\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC7\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC7\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC7\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PC7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC8\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC8\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC8\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC8\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PC8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC9\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC9\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC9\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC9\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PC9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD0\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD0\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD0\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD0\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PD1\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PD1\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD10\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD10\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD10\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD11\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD11\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD11\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD12\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD12\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD12\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD13\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD13\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD13\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD14\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD14\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PD14\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD14\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD14\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PD15\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD15\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PD15\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD15\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD15\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PD2\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PD2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD3\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD3\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD3\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD3\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PD4\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD4\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD4\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD4\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PD5\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD5\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD5\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD5\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PD6\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD6\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD6\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD6\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PD7\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD7\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD7\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD7\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PD8\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD8\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD8\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD9\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD9\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD9\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE0\ BootROMA35=true
RIF.RIFAWARE.GPIO\ Feature\ PE0\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE0\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PE0\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PE0\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PE0\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PE0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE1\ BootROMA35=true
RIF.RIFAWARE.GPIO\ Feature\ PE1\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE1\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PE1\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PE1\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PE1\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PE1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE10\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE10\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PE10\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PE10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE11\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE11\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PE11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE12\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE12\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PE12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE13\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE13\ Privilege=false
RIF.RIFAWARE.GPIO\ Feature\ PE13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE14\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE14\ Privilege=false
RIF.RIFAWARE.GPIO\ Feature\ PE14\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE15\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE15\ Privilege=false
RIF.RIFAWARE.GPIO\ Feature\ PE15\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE2\ BootROMA35=true
RIF.RIFAWARE.GPIO\ Feature\ PE2\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE2\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PE2\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PE2\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PE2\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PE2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE3\ BootROMA35=true
RIF.RIFAWARE.GPIO\ Feature\ PE3\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE3\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PE3\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PE3\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PE3\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PE3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE4\ BootROMA35=true
RIF.RIFAWARE.GPIO\ Feature\ PE4\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE4\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PE4\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PE4\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PE4\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PE4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE5\ BootROMA35=true
RIF.RIFAWARE.GPIO\ Feature\ PE5\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE5\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PE5\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PE5\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PE5\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PE5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE6\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE6\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PE6\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PE6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE7\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE7\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PE7\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PE7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE8\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE8\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PE8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE9\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE9\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PE9\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PE9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF0\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF0\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF0\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PF0\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF1\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF1\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF1\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PF1\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF10\ Cid=2
RIF.RIFAWARE.GPIO\ Feature\ PF10\ CortexM33NS=true
RIF.RIFAWARE.GPIO\ Feature\ PF10\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF11\ Cid=2
RIF.RIFAWARE.GPIO\ Feature\ PF11\ CortexM33NS=true
RIF.RIFAWARE.GPIO\ Feature\ PF11\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF12\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PF12\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF13\ Cid=2
RIF.RIFAWARE.GPIO\ Feature\ PF13\ CortexM33SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF13\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF13\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PF14\ Cid=2
RIF.RIFAWARE.GPIO\ Feature\ PF14\ CortexM33SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF14\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF14\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PF15\ Cid=2
RIF.RIFAWARE.GPIO\ Feature\ PF15\ CortexM33NS=true
RIF.RIFAWARE.GPIO\ Feature\ PF15\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF15\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF2\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF2\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF2\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PF2\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF3\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF3\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF3\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF4\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF4\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF4\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF5\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF5\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF5\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF6\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF6\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF6\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PF6\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF7\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF7\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF7\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PF7\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF8\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF8\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF8\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PF8\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF9\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF9\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF9\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PF9\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG0\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG0\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG0\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PG0\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG1\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG1\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PG1\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG1\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG1\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PG10\ Cid=2
RIF.RIFAWARE.GPIO\ Feature\ PG10\ CortexM33SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG10\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG10\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PG11\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG11\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG11\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG12\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG12\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG12\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG13\ Cid=2
RIF.RIFAWARE.GPIO\ Feature\ PG13\ CortexM33NS=true
RIF.RIFAWARE.GPIO\ Feature\ PG13\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG14\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG14\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG14\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG14\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG15\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG15\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG15\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG15\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG2\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG2\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PG2\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG2\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG2\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PG3\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG3\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PG3\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG3\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG3\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PG4\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG4\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG4\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG5\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG5\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG5\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG6\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG6\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG6\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG7\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG7\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG7\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG8\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG8\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG8\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG9\ Cid=2
RIF.RIFAWARE.GPIO\ Feature\ PG9\ CortexM33SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG9\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG9\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PH10\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PH10\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PH10\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PH10\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PH10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH11\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PH11\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PH11\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PH11\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PH11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH12\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PH12\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PH12\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PH12\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PH12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH13\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PH13\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PH13\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PH13\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PH13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH2\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PH2\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PH2\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PH2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH3\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PH3\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PH3\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PH3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH4\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PH4\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PH4\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PH4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH5\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PH5\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PH5\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PH5\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PH5\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PH6\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PH6\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PH6\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PH6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH7\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PH7\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PH7\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PH7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH8\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PH8\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PH8\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PH8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH9\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PH9\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PH9\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PH9\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PH9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI0\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PI0\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PI0\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PI0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI1\ Cid=2
RIF.RIFAWARE.GPIO\ Feature\ PI1\ CortexM33NS=true
RIF.RIFAWARE.GPIO\ Feature\ PI1\ Privilege=false
RIF.RIFAWARE.GPIO\ Feature\ PI1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI10\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PI10\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PI10\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PI10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI11\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PI11\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PI11\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PI11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI12\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PI12\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PI12\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PI12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI13\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PI13\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PI13\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PI13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI14\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PI14\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PI14\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI15\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PI15\ Privilege=false
RIF.RIFAWARE.GPIO\ Feature\ PI15\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI2\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PI2\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PI2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI3\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PI3\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PI3\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PI3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI4\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PI4\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PI4\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PI4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI5\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PI5\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PI5\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PI5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI6\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PI6\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PI6\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PI6\ Privilege=false
RIF.RIFAWARE.GPIO\ Feature\ PI6\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PI7\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PI7\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PI7\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PI7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI8\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PI8\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PI8\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PI8\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PI9\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PI9\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PI9\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PI9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ0\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PJ0\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PJ0\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PJ0\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PJ0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ1\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PJ1\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PJ1\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PJ1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ10\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PJ10\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PJ10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ11\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PJ11\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PJ11\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PJ11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ12\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PJ12\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PJ12\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PJ12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ13\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PJ13\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PJ13\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PJ13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ14\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PJ14\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PJ14\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PJ14\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ15\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PJ15\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PJ15\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PJ15\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ2\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PJ2\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PJ2\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PJ2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ3\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PJ3\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PJ3\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PJ3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ4\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PJ4\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PJ4\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PJ4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ5\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PJ5\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PJ5\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PJ5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ6\ Cid=2
RIF.RIFAWARE.GPIO\ Feature\ PJ6\ CortexM33NS=true
RIF.RIFAWARE.GPIO\ Feature\ PJ6\ Privilege=false
RIF.RIFAWARE.GPIO\ Feature\ PJ6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ7\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PJ7\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PJ7\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PJ7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ8\ Cid=2
RIF.RIFAWARE.GPIO\ Feature\ PJ8\ CortexM33NS=true
RIF.RIFAWARE.GPIO\ Feature\ PJ8\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PJ8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ9\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PJ9\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PJ9\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PJ9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PK0\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PK0\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PK0\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PK0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PK1\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PK1\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PK1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PK2\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PK2\ Privilege=false
RIF.RIFAWARE.GPIO\ Feature\ PK2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PK3\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PK3\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PK3\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PK3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PK4\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PK4\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PK4\ Privilege=false
RIF.RIFAWARE.GPIO\ Feature\ PK4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PK5\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PK5\ Privilege=false
RIF.RIFAWARE.GPIO\ Feature\ PK5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PK6\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PK6\ Privilege=false
RIF.RIFAWARE.GPIO\ Feature\ PK6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PK7\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PK7\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PK7\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PK7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PZ0\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PZ0\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PZ0\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PZ0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PZ1\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PZ1\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PZ1\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PZ1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PZ2\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PZ2\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PZ2\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PZ2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PZ3\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PZ3\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PZ3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PZ4\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PZ4\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PZ4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PZ5\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PZ5\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PZ5\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PZ5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PZ6\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PZ6\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PZ6\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PZ6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PZ7\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PZ7\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PZ7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PZ8\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PZ8\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PZ8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PZ9\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PZ9\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PZ9\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PZ9\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 0\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 0\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 0\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 0\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 1\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 1\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 1\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 1\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 10\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 10\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 10\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 10\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 11\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 11\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 11\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 11\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 12\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 12\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 12\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 12\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 13\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 13\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 13\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 13\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 14\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 14\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 14\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 14\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 15\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 15\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 15\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 15\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 2\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 2\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 2\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 2\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 3\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 3\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 3\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 3\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 4\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 4\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 4\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 4\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 5\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 5\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 5\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 5\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 6\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 6\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 6\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 6\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 7\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 7\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 7\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 7\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 8\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 8\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 8\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 8\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 9\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 9\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 9\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 9\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 0\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 0\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 0\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 0\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 1\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 1\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 1\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 1\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 10\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 10\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 10\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 10\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 11\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 11\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 11\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 11\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 12\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 12\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 12\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 12\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 13\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 13\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 13\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 13\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 14\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 14\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 14\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 14\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 15\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 15\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 15\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 15\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 2\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 2\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 2\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 2\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 3\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 3\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 3\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 3\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 4\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 4\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 4\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 4\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 5\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 5\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 5\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 5\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 6\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 6\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 6\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 7\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 7\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 7\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 7\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 8\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 8\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 8\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 8\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 9\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 9\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 9\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 9\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 0\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 0\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 0\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 0\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 1\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 1\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 1\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 1\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 10\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 10\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 10\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 10\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 11\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 11\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 11\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 11\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 12\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 12\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 12\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 12\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 13\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 13\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 13\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 13\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 14\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 14\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 14\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 14\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 15\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 15\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 15\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 15\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 2\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 2\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 2\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 2\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 3\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 3\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 3\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 3\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 4\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 4\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 4\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 4\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 5\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 5\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 5\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 5\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 6\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 6\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 6\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 6\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 7\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 7\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 7\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 7\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 8\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 8\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 8\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 8\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 9\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 9\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 9\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 9\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 0\ Semaphore\ 0\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 0\ Semaphore\ 0\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 0\ Semaphore\ 1\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 0\ Semaphore\ 1\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 0\ Semaphore\ 2\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 0\ Semaphore\ 2\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 0\ Semaphore\ 3\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 0\ Semaphore\ 3\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 1\ Semaphore\ 4\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 1\ Semaphore\ 4\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 1\ Semaphore\ 5\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 1\ Semaphore\ 5\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 1\ Semaphore\ 6\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 1\ Semaphore\ 6\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 1\ Semaphore\ 7\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 1\ Semaphore\ 7\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 2\ Semaphore\ 10\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 2\ Semaphore\ 10\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 2\ Semaphore\ 11\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 2\ Semaphore\ 11\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 2\ Semaphore\ 8\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 2\ Semaphore\ 8\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 2\ Semaphore\ 9\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 2\ Semaphore\ 9\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 3\ Semaphore\ 12\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 3\ Semaphore\ 12\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 3\ Semaphore\ 13\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 3\ Semaphore\ 13\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 3\ Semaphore\ 14\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 3\ Semaphore\ 14\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 3\ Semaphore\ 15\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 3\ Semaphore\ 15\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 1\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 1\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 1\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 10\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 10\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 10\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 11\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 11\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 11\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 12\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 12\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 12\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 13\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 13\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 13\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 14\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 14\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 14\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 15\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 15\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 15\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 16\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 16\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 16\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 2\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 2\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 2\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 3\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 3\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 3\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 4\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 4\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 4\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 5\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 5\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 5\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 6\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 6\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 6\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 7\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 7\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 7\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 8\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 8\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 8\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 9\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 9\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 9\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 1\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 1\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 1\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 10\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 10\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 10\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 11\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 11\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 11\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 12\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 12\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 12\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 13\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 13\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 13\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 14\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 14\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 14\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 15\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 15\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 15\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 16\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 16\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 16\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 2\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 2\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 2\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 3\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 3\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 3\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 4\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 4\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 4\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 5\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 5\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 5\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 6\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 6\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 6\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 7\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 7\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 7\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 8\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 8\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 8\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 9\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 9\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 9\ Secure=false
RIF.RIFAWARE.LTDC\ Feature\ LTDC_CMN\ Cid=1
RIF.RIFAWARE.LTDC\ Feature\ LTDC_CMN\ CortexA35NSOS=true
RIF.RIFAWARE.LTDC\ Feature\ LTDC_CMN\ CortexA35NSSSBL=true
RIF.RIFAWARE.LTDC\ Feature\ LTDC_CMN\ CortexA35SSecureOS=false
RIF.RIFAWARE.LTDC\ Feature\ LTDC_CMN\ Secure=false
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L0L1\ Cid=1
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L0L1\ CortexA35NSOS=true
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L0L1\ CortexA35NSSSBL=true
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L0L1\ Secure=false
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L2\ Cid=1
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L2\ CortexA35NSOS=true
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L2\ CortexA35NSSSBL=true
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L2\ CortexA35SSecureOS=false
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L2\ Secure=false
RIF.RIFAWARE.LTDC\ Feature\ LTDC_ROT\ Cid=1
RIF.RIFAWARE.LTDC\ Feature\ LTDC_ROT\ CortexA35NSOS=true
RIF.RIFAWARE.LTDC\ Feature\ LTDC_ROT\ CortexA35NSSSBL=true
RIF.RIFAWARE.LTDC\ Feature\ LTDC_ROT\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ CPU1\ power\ control\ BootROMA35=true
RIF.RIFAWARE.PWR\ Feature\ CPU1\ power\ control\ Cid=1
RIF.RIFAWARE.PWR\ Feature\ CPU1\ power\ control\ CortexA35SFSBLA=true
RIF.RIFAWARE.PWR\ Feature\ CPU1\ power\ control\ CortexA35SSecureOS=true
RIF.RIFAWARE.PWR\ Feature\ CPU1\ power\ control\ Privilege=true
RIF.RIFAWARE.PWR\ Feature\ CPU1\ power\ control\ Secure=true
RIF.RIFAWARE.PWR\ Feature\ CPU2\ power\ control\ Cid=1
RIF.RIFAWARE.PWR\ Feature\ CPU2\ power\ control\ CortexA35NSOS=false
RIF.RIFAWARE.PWR\ Feature\ CPU2\ power\ control\ CortexA35SSecureOS=true
RIF.RIFAWARE.PWR\ Feature\ CPU2\ power\ control\ CortexM33NS=false
RIF.RIFAWARE.PWR\ Feature\ CPU2\ power\ control\ CortexM33SSecureOS=false
RIF.RIFAWARE.PWR\ Feature\ CPU2\ power\ control\ Privilege=true
RIF.RIFAWARE.PWR\ Feature\ CPU2\ power\ control\ Secure=true
RIF.RIFAWARE.PWR\ Feature\ CPU3\ power\ control\ Cid=1
RIF.RIFAWARE.PWR\ Feature\ CPU3\ power\ control\ CortexA35SSecureOS=true
RIF.RIFAWARE.PWR\ Feature\ CPU3\ power\ control\ Privilege=true
RIF.RIFAWARE.PWR\ Feature\ CPU3\ power\ control\ Secure=true
RIF.RIFAWARE.PWR\ Feature\ RAM\ and\ low\ power\ Cid=1
RIF.RIFAWARE.PWR\ Feature\ RAM\ and\ low\ power\ CortexA35SFSBLA=true
RIF.RIFAWARE.PWR\ Feature\ RAM\ and\ low\ power\ CortexA35SSecureOS=true
RIF.RIFAWARE.PWR\ Feature\ RAM\ and\ low\ power\ Privilege=true
RIF.RIFAWARE.PWR\ Feature\ RAM\ and\ low\ power\ Secure=true
RIF.RIFAWARE.PWR\ Feature\ VDD\ SD\ Cid=1
RIF.RIFAWARE.PWR\ Feature\ VDD\ SD\ CortexA35SSecureOS=true
RIF.RIFAWARE.PWR\ Feature\ VDD\ SD\ Privilege=true
RIF.RIFAWARE.PWR\ Feature\ VDD\ SD\ Secure=true
RIF.RIFAWARE.PWR\ Feature\ VDD\ eMMC\ Cid=1
RIF.RIFAWARE.PWR\ Feature\ VDD\ eMMC\ CortexA35SSecureOS=true
RIF.RIFAWARE.PWR\ Feature\ VDD\ eMMC\ Privilege=true
RIF.RIFAWARE.PWR\ Feature\ VDD\ eMMC\ Secure=true
RIF.RIFAWARE.PWR\ Feature\ Voltage\ monitoring\ Cid=1
RIF.RIFAWARE.PWR\ Feature\ Voltage\ monitoring\ CortexA35SFSBLA=true
RIF.RIFAWARE.PWR\ Feature\ Voltage\ monitoring\ CortexA35SSecureOS=true
RIF.RIFAWARE.PWR\ Feature\ Voltage\ monitoring\ Privilege=true
RIF.RIFAWARE.PWR\ Feature\ Voltage\ monitoring\ Secure=true
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 1\ Cid=1
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 1\ CortexA35NSOS=true
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 1\ CortexA35SSecureOS=false
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 1\ Privilege=true
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 1\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 2\ Cid=1
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 2\ CortexA35NSOS=true
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 2\ CortexA35SSecureOS=false
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 2\ Privilege=true
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 2\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 3\ Cid=2
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 3\ CortexA35SSecureOS=false
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 3\ CortexM33NS=true
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 3\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 4\ Cid=-
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 4\ CortexA35SSecureOS=false
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 4\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 5\ Cid=-
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 5\ CortexA35SSecureOS=false
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 5\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 6\ Cid=-
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 6\ CortexA35SSecureOS=false
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 6\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ BKPSRAM_CFGR\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ BKPSRAM_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ BKPSRAM_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ BOOT_STDB\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ BOOT_STDB\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ BOOT_STDB\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ BOOT_STDB\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ BOOT_STDB\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ BSEC_CFGR\ BootROMA35=true
RIF.RIFAWARE.RCC\ Feature\ BSEC_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ BSEC_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ BSEC_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_CPU1_EXT2F\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_CPU1_EXT2F\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_CPU1_EXT2F\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_CPU1_EXT2F\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_DDR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_DDR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_DDR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_DISPLAY\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_DISPLAY\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_DISPLAY\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_DISPLAY\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_HSL\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_HSL\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_HSL\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_HSL\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_HS_MCU\\nCK_ICN_LS_MCU\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_HS_MCU\\nCK_ICN_LS_MCU\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_HS_MCU\\nCK_ICN_LS_MCU\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_HS_MCU\\nCK_ICN_LS_MCU\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_M_GPU\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_M_GPU\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_M_GPU\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_M_GPU\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_NIC\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_NIC\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_NIC\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_SDMMC\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_SDMMC\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_SDMMC\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_SDMMC\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_VID\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_VID\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_VID\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_VID\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ADC12\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ADC12\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ADC12\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ADC3\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ADC3\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ADC3\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ADC3\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ADF1\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ADF1\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ADF1\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_CSIPHY\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_CSIPHY\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_CSIPHY\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_CSIPHY\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_CSITXESC\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_CSITXESC\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_CSITXESC\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_CSITXESC\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_DCMIPP\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_DCMIPP\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_DCMIPP\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_DCMIPP\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_DSIPHY\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_DSIPHY\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_DSIPHY\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH1PTP\\nCK_KER_ETH2PTP\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH1PTP\\nCK_KER_ETH2PTP\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH1PTP\\nCK_KER_ETH2PTP\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH1PTP\\nCK_KER_ETH2PTP\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH1\\nCK_KER_ETHSW\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH1\\nCK_KER_ETHSW\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH1\\nCK_KER_ETHSW\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH1\\nCK_KER_ETHSW\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH2\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH2\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH2\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH2\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETHSWREF\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETHSWREF\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETHSWREF\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETHSWREF\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_FDCAN\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_FDCAN\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_FDCAN\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_FMC\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_FMC\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_FMC\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C1,2\\nCK_KER_I3C1,2\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C1,2\\nCK_KER_I3C1,2\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C1,2\\nCK_KER_I3C1,2\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C1,2\\nCK_KER_I3C1,2\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C3,5\\nCK_KER_I3C3\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C3,5\\nCK_KER_I3C3\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C3,5\\nCK_KER_I3C3\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C4,6\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C4,6\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C4,6\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C7\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C7\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C7\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C7\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C8\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C8\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C8\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I3C4\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I3C4\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I3C4\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM1,2\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM1,2\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM1,2\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM1,2\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM3\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM3\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM3\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM4,5\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM4,5\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM4,5\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPUART1\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPUART1\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPUART1\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LTDC\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LTDC\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LTDC\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LTDC\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LVDSPHY\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LVDSPHY\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LVDSPHY\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_OSPI1\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_OSPI1\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_OSPI1\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_OSPI2\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_OSPI2\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_OSPI2\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_OSPI2\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI1\\nCK_KER_MDF1\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI1\\nCK_KER_MDF1\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI1\\nCK_KER_MDF1\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI2\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI2\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI2\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI3,4\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI3,4\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI3,4\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC1\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC1\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC1\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC1\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC2\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC2\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC2\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC3\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC3\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC3\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPDIFRX\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPDIFRX\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPDIFRX\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI1\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI1\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI1\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI2,3\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI2,3\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI2,3\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI4,5\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI4,5\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI4,5\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI6,7\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI6,7\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI6,7\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI8\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI8\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI8\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_STGEN\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_STGEN\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_STGEN\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_STGEN\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_TPIU\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_TPIU\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_TPIU\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_TPIU\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_TSDBG\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_TSDBG\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_TSDBG\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_TSDBG\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_UART7,8\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_UART7,8\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_UART7,8\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_UART9\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_UART9\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_UART9\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART1\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART1\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART1\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART2,4\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART2,4\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART2,4\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART2,4\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART3,5\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART3,5\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART3,5\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART3,5\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART6\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART6\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART6\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART6\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB2PHY1\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB2PHY1\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB2PHY1\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB2PHY1\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB2PHY2\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB2PHY2\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB2PHY2\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB2PHY2\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB3PCIEPHY\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB3PCIEPHY\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB3PCIEPHY\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB3PCIEPHY\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USBTC\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USBTC\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USBTC\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USBTC\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_MCO1\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_MCO1\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_MCO1\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_MCO1\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_MCO2\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_MCO2\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_MCO2\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_MCO2\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_SYS_ATB\\nCK_ICN_M_ETR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_SYS_ATB\\nCK_ICN_M_ETR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_SYS_ATB\\nCK_ICN_M_ETR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_SYS_ATB\\nCK_ICN_M_ETR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_SYS_PLL4,5,6,7,8\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_SYS_PLL4,5,6,7,8\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_SYS_PLL4,5,6,7,8\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_SYS_PLL4,5,6,7,8\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CPU1_RES\ BootROMA35=true
RIF.RIFAWARE.RCC\ Feature\ CPU1_RES\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CPU1_RES\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ CPU1_RES\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CPU1_RES\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CPU1_RES\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CPU2_RES\ Cid=1&2
RIF.RIFAWARE.RCC\ Feature\ CPU2_RES\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CPU2_RES\ CortexM33NS=true
RIF.RIFAWARE.RCC\ Feature\ CPU2_RES\ CortexM33SSecureOS=false
RIF.RIFAWARE.RCC\ Feature\ CPU2_RES\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CPU2_RES\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CPU3_RES\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CPU3_RES\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CPU3_RES\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CPU3_RES\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ DDRC_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ DDRC_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ DDRC_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ DEBUG_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ DEBUG_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ DEBUG_CFGR\ CortexM33SSecureOS=false
RIF.RIFAWARE.RCC\ Feature\ DEBUG_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ DEBUG_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ FCALC\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ FCALC\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ FCALC\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ FCALC\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ FMC_CFGR\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ FMC_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ GPIOA_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ GPIOA_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOA_CFGR\ CortexA35NSSSBL=true
RIF.RIFAWARE.RCC\ Feature\ GPIOA_CFGR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ GPIOA_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOA_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ GPIOB_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ GPIOB_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOB_CFGR\ CortexA35NSSSBL=true
RIF.RIFAWARE.RCC\ Feature\ GPIOB_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ GPIOC_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ GPIOC_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOC_CFGR\ CortexA35NSSSBL=true
RIF.RIFAWARE.RCC\ Feature\ GPIOC_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ GPIOD_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ GPIOD_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOD_CFGR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ GPIOD_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOD_CFGR\ Lock=false
RIF.RIFAWARE.RCC\ Feature\ GPIOD_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ GPIOE_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ GPIOE_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOE_CFGR\ CortexA35NSSSBL=true
RIF.RIFAWARE.RCC\ Feature\ GPIOE_CFGR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ GPIOE_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ GPIOF_CFGR\ Cid=1&2
RIF.RIFAWARE.RCC\ Feature\ GPIOF_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOF_CFGR\ CortexA35NSSSBL=true
RIF.RIFAWARE.RCC\ Feature\ GPIOF_CFGR\ CortexM33NS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOF_CFGR\ CortexM33SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOF_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ GPIOG_CFGR\ Cid=1&2
RIF.RIFAWARE.RCC\ Feature\ GPIOG_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOG_CFGR\ CortexA35NSSSBL=true
RIF.RIFAWARE.RCC\ Feature\ GPIOG_CFGR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ GPIOG_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOG_CFGR\ CortexM33NS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOG_CFGR\ CortexM33SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOG_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ GPIOH_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ GPIOH_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOH_CFGR\ CortexA35NSSSBL=true
RIF.RIFAWARE.RCC\ Feature\ GPIOH_CFGR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ GPIOH_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOH_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ GPIOI_CFGR\ Cid=1&2
RIF.RIFAWARE.RCC\ Feature\ GPIOI_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOI_CFGR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ GPIOI_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOI_CFGR\ CortexM33NS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOI_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ GPIOJ_CFGR\ Cid=1&2
RIF.RIFAWARE.RCC\ Feature\ GPIOJ_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOJ_CFGR\ CortexA35NSSSBL=true
RIF.RIFAWARE.RCC\ Feature\ GPIOJ_CFGR\ CortexM33NS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOJ_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ GPIOK_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ GPIOK_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOK_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ GPIOK_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ GPIOZ_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ GPIOZ_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOZ_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ GPIOZ_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ HPDMA1_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ HPDMA1_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ HPDMA1_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ HPDMA1_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ HPDMA2_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ HPDMA2_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ HPDMA2_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ HPDMA2_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ HPDMA3_CFGR\ Cid=2
RIF.RIFAWARE.RCC\ Feature\ HPDMA3_CFGR\ CortexM33SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ HPDMA3_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ HPDMA3_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ HSEM_CFGR\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ HSEM_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ HSI_MON\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ HSI_MON\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ HSI_MON\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ IPCC1_CFGR\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ IPCC1_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ IPCC2_CFGR\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ IPCC2_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ LPDMA_CFGR\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ LPDMA_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ LPSRAM1_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ LPSRAM1_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ LPSRAM1_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ LPSRAM1_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ LPSRAM2_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ LPSRAM2_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ LPSRAM2_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ LPSRAM2_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ LPSRAM3_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ LPSRAM3_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ LPSRAM3_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ LPSRAM3_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ MCO1_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ MCO1_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ MCO1_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ MCO2_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ MCO2_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ MCO2_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ OSPI1_CFGR\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ OSPI1_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ OSPI2_CFGR\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ OSPI2_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ PLL3_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ PLL3_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ PLL3_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ RCC_FMCCFGR\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ RCC_FMCCFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ RDCR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ RDCR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ RDCR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ RDCR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ RDCR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ RETRAM_CFGR\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ RETRAM_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ RETRAM_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ RTC_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ RTC_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ RTC_CFGR\ CortexA35SFSBLA=false
RIF.RIFAWARE.RCC\ Feature\ RTC_CFGR\ CortexA35SSecureOS=false
RIF.RIFAWARE.RCC\ Feature\ RTC_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ RTC_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ SRAM1_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ SRAM1_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ SRAM1_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ SRAM1_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ SRAM2_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ SRAM2_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ SRAM2_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ SRAM2_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ SYSCLK\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ SYSCLK\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ SYSCLK\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ SYSCLK\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ SYSCLK\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ SYSCPU1_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ SYSCPU1_CFGR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ SYSCPU1_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ SYSCPU1_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ SYSRAM_CFGR\ BootROMA35=true
RIF.RIFAWARE.RCC\ Feature\ SYSRAM_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ SYSRAM_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ SYSRAM_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ SYSRST\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ SYSRST\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ SYSRST\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ SYSRST\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ SYSRST\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ VDERAM_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ VDERAM_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ VDERAM_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ VDERAM_CFGR\ Secure=true
RIF.RIFAWARE.RTC\ Feature\ Alarm\ A\ Cid=1
RIF.RIFAWARE.RTC\ Feature\ Alarm\ A\ CortexA35NSOS=true
RIF.RIFAWARE.RTC\ Feature\ Alarm\ A\ CortexA35SSecureOS=false
RIF.RIFAWARE.RTC\ Feature\ Alarm\ A\ Privilege=true
RIF.RIFAWARE.RTC\ Feature\ Alarm\ A\ Secure=false
RIF.RIFAWARE.RTC\ Feature\ Alarm\ B\ Cid=2
RIF.RIFAWARE.RTC\ Feature\ Alarm\ B\ CortexA35NSOS=false
RIF.RIFAWARE.RTC\ Feature\ Alarm\ B\ CortexM33NS=true
RIF.RIFAWARE.RTC\ Feature\ Alarm\ B\ CortexM33SSecureOS=false
RIF.RIFAWARE.RTC\ Feature\ Alarm\ B\ Secure=false
RIF.RIFAWARE.RTC\ Feature\ Calibration\ Cid=1
RIF.RIFAWARE.RTC\ Feature\ Calibration\ CortexA35NSOS=true
RIF.RIFAWARE.RTC\ Feature\ Calibration\ CortexA35SSecureOS=false
RIF.RIFAWARE.RTC\ Feature\ Calibration\ Privilege=true
RIF.RIFAWARE.RTC\ Feature\ Calibration\ Secure=false
RIF.RIFAWARE.RTC\ Feature\ Initialization\ Cid=1
RIF.RIFAWARE.RTC\ Feature\ Initialization\ CortexA35NSOS=true
RIF.RIFAWARE.RTC\ Feature\ Initialization\ CortexA35SFSBLA=false
RIF.RIFAWARE.RTC\ Feature\ Initialization\ CortexA35SSecureOS=false
RIF.RIFAWARE.RTC\ Feature\ Initialization\ Privilege=true
RIF.RIFAWARE.RTC\ Feature\ Initialization\ Secure=false
RIF.RIFAWARE.RTC\ Feature\ Timestamp\ Cid=1
RIF.RIFAWARE.RTC\ Feature\ Timestamp\ CortexA35NSOS=true
RIF.RIFAWARE.RTC\ Feature\ Timestamp\ CortexA35SSecureOS=false
RIF.RIFAWARE.RTC\ Feature\ Timestamp\ Privilege=true
RIF.RIFAWARE.RTC\ Feature\ Timestamp\ Secure=false
RIF.RIFAWARE.RTC\ Feature\ Wakeup\ timer\ Cid=1
RIF.RIFAWARE.RTC\ Feature\ Wakeup\ timer\ CortexA35NSOS=true
RIF.RIFAWARE.RTC\ Feature\ Wakeup\ timer\ CortexA35SSecureOS=false
RIF.RIFAWARE.RTC\ Feature\ Wakeup\ timer\ Privilege=true
RIF.RIFAWARE.RTC\ Feature\ Wakeup\ timer\ Secure=false
RIF.RIFAWARE.TAMP\ End\ Address=1174471424
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 0\ Cid=1
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 0\ CortexA35SSecureOS=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 0\ Privilege=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 0\ Secure=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 1\ BootROMA35=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 1\ Cid=1
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 1\ CortexA35SFSBLA=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 1\ CortexA35SSecureOS=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 1\ Privilege=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 1\ Secure=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 2\ Cid=2
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 2\ CortexM33SSecureOS=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 2\ Privilege=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 2\ Secure=true
RIF.RIFAWARE.TAMP\ Size=512
RIF.RIFAWARE.TAMP\ Start\ Address=1174470912
RIF.RIFAWARE.Zone1-RIF1\ End\ Address=1174471008
RIF.RIFAWARE.Zone1-RIF1\ Size=96
RIF.RIFAWARE.Zone1-RIF1\ Start\ Address=1174470912
RIF.RIFAWARE.Zone1-RIF2\ End\ Address=1174471104
RIF.RIFAWARE.Zone1-RIF2\ Size=96
RIF.RIFAWARE.Zone1-RIF2\ Start\ Address=1174471008
RIF.RIFAWARE.Zone2-RIF1\ End\ Address=1174471200
RIF.RIFAWARE.Zone2-RIF1\ Size=96
RIF.RIFAWARE.Zone2-RIF1\ Start\ Address=1174471104
RIF.RIFAWARE.Zone2-RIF2\ End\ Address=1174471296
RIF.RIFAWARE.Zone2-RIF2\ Size=96
RIF.RIFAWARE.Zone2-RIF2\ Start\ Address=1174471200
RIF.RIFAWARE.Zone3-RIF0\ End\ Address=1174471392
RIF.RIFAWARE.Zone3-RIF0\ Size=48
RIF.RIFAWARE.Zone3-RIF0\ Start\ Address=1174471344
RIF.RIFAWARE.Zone3-RIF1\ End\ Address=1174471344
RIF.RIFAWARE.Zone3-RIF1\ Size=48
RIF.RIFAWARE.Zone3-RIF1\ Start\ Address=1174471296
RIF.RIFAWARE.Zone3-RIF2\ End\ Address=1174471424
RIF.RIFAWARE.Zone3-RIF2\ Size=32
RIF.RIFAWARE.Zone3-RIF2\ Start\ Address=1174471392
RIF.RISAF_BKPSRAM_Region1_Name=bl31_lowpower
RIF.RISAF_BKPSRAM_Region1_Secured=true
RIF.RISAF_BKPSRAM_Region2_Secured=true
RIF.RISAF_BKPSRAM_Region_ID_1_Master_CID1_Privilege=true
RIF.RISAF_BKPSRAM_Region_ID_1_Master_CID1_Read=true
RIF.RISAF_BKPSRAM_Region_ID_1_Master_CID1_Write=true
RIF.RISAF_BKPSRAM_Region_ID_2_Master_CID2_Privilege=true
RIF.RISAF_BKPSRAM_Region_ID_2_Master_CID2_Read=true
RIF.RISAF_BKPSRAM_Region_ID_2_Master_CID2_Write=true
RIF.RISAF_DDR11_Region_Size=0x0
RIF.RISAF_DDR11_Region_Size_4GO=0x0
RIF.RISAF_DDR12_Region_Size=0x0
RIF.RISAF_DDR12_Region_Size_4GO=0x0
RIF.RISAF_DDR14_Region_Size=0x1000000
RIF.RISAF_DDR14_Region_Size_4GO=0x1000000
RIF.RISAF_DDR6_Region_Size=0xCC0000
RIF.RISAF_DDR6_Region_Size_4GO=0xcc0000
RIF.RISAF_DDR7_Region_Size=0x40000
RIF.RISAF_DDR9_Region_Size=0x76800000
RIF.RISAF_DDR9_Region_Size_4GO=0x76800000
RIF.RISAF_DDR_End_Address=0x180000000
RIF.RISAF_DDR_Region15_Name=\ linuxkernel2
RIF.RISAF_DDR_Region1_Encrypted=true
RIF.RISAF_DDR_Region1_Secured=true
RIF.RISAF_DDR_Region3_Encrypted=true
RIF.RISAF_DDR_Region3_Secured=true
RIF.RISAF_DDR_Region7_Encrypted=true
RIF.RISAF_DDR_Region7_Secured=true
RIF.RISAF_DDR_Region8_Encrypted=true
RIF.RISAF_DDR_Region8_Secured=true
RIF.RISAF_DDR_Region9_Name=linuxkernel1
RIF.RISAF_DDR_Region_ID_10_Master_CID1_Read=true
RIF.RISAF_DDR_Region_ID_10_Master_CID1_Write=true
RIF.RISAF_DDR_Region_ID_10_Master_CID4_Read=true
RIF.RISAF_DDR_Region_ID_10_Master_CID4_Write=true
RIF.RISAF_DDR_Region_ID_13_Master_CID1_Read=true
RIF.RISAF_DDR_Region_ID_13_Master_CID1_Write=true
RIF.RISAF_DDR_Region_ID_13_Master_CID4_Read=true
RIF.RISAF_DDR_Region_ID_13_Master_CID4_Write=true
RIF.RISAF_DDR_Region_ID_14_Master_CID1_Read=true
RIF.RISAF_DDR_Region_ID_14_Master_CID1_Write=true
RIF.RISAF_DDR_Region_ID_14_Master_CID4_Read=true
RIF.RISAF_DDR_Region_ID_14_Master_CID4_Write=true
RIF.RISAF_DDR_Region_ID_15_Master_CID1_Read=true
RIF.RISAF_DDR_Region_ID_15_Master_CID1_Write=true
RIF.RISAF_DDR_Region_ID_1_Master_CID2_Read=true
RIF.RISAF_DDR_Region_ID_1_Master_CID2_Write=true
RIF.RISAF_DDR_Region_ID_2_Master_CID2_Read=true
RIF.RISAF_DDR_Region_ID_2_Master_CID2_Write=true
RIF.RISAF_DDR_Region_ID_3_Master_CID2_Read=true
RIF.RISAF_DDR_Region_ID_3_Master_CID2_Write=true
RIF.RISAF_DDR_Region_ID_4_Master_CID2_Read=true
RIF.RISAF_DDR_Region_ID_4_Master_CID2_Write=true
RIF.RISAF_DDR_Region_ID_5_Master_CID1_Read=true
RIF.RISAF_DDR_Region_ID_5_Master_CID1_Write=true
RIF.RISAF_DDR_Region_ID_5_Master_CID2_Read=true
RIF.RISAF_DDR_Region_ID_5_Master_CID2_Write=true
RIF.RISAF_DDR_Region_ID_7_Master_CID0_Privilege=false
RIF.RISAF_DDR_Region_ID_7_Master_CID0_Read=false
RIF.RISAF_DDR_Region_ID_7_Master_CID0_Write=false
RIF.RISAF_DDR_Region_ID_7_Master_CID1_Privilege=true
RIF.RISAF_DDR_Region_ID_7_Master_CID1_Read=true
RIF.RISAF_DDR_Region_ID_7_Master_CID1_Write=true
RIF.RISAF_DDR_Region_ID_8_Master_CID0_Privilege=false
RIF.RISAF_DDR_Region_ID_8_Master_CID0_Read=false
RIF.RISAF_DDR_Region_ID_8_Master_CID0_Write=false
RIF.RISAF_DDR_Region_ID_8_Master_CID1_Read=true
RIF.RISAF_DDR_Region_ID_8_Master_CID1_Write=true
RIF.RISAF_DDR_Region_ID_9_Master_CID1_Read=true
RIF.RISAF_DDR_Region_ID_9_Master_CID1_Write=true
RIF.RISAF_DDR_Region_ID_9_Master_CID4_Read=true
RIF.RISAF_DDR_Region_ID_9_Master_CID4_Write=true
RIF.RISAF_OCTOSPI_Region1_Encrypted=false
RIF.RISAF_OCTOSPI_Region_ID_1_Master_CID0_Privilege=false
RIF.RISAF_OCTOSPI_Region_ID_1_Master_CID1_Privilege=false
RIF.RISAF_OCTOSPI_Region_ID_1_Master_CID2_Privilege=false
RIF.RISAF_OCTOSPI_Region_ID_2_Master_CID0_Privilege=false
RIF.RISAF_OCTOSPI_Region_ID_2_Master_CID1_Privilege=true
RIF.RISAF_OCTOSPI_Region_ID_2_Master_CID2_Privilege=false
RIF.RISAF_OCTOSPI_Region_ID_2_Master_CID2_Read=true
RIF.RISAF_OCTOSPI_Region_ID_2_Master_CID2_Write=true
RIF.RISAF_OCTOSPI_region1_Region_Size=0x0
RIF.RISAF_PCIE_Region_ID_1_Master_CID1_Read=true
RIF.RISAF_PCIE_Region_ID_1_Master_CID1_Write=true
RIF.RISUP.ADC12.Privilege=true
RIF.RISUP.COMBOPHY.Privilege=true
RIF.RISUP.CRYP1.Privilege=true
RIF.RISUP.CRYP2.Privilege=true
RIF.RISUP.CSI.Privilege=true
RIF.RISUP.DCMIPP.Privilege=true
RIF.RISUP.DSI_CMN.Privilege=true
RIF.RISUP.DSI_RDFIFO.Privilege=true
RIF.RISUP.DSI_TRIG.Privilege=true
RIF.RISUP.DTS.Privilege=true
RIF.RISUP.ETH1.Privilege=true
RIF.RISUP.ETH2.Privilege=true
RIF.RISUP.ETHSW_ACM_CFG.Privilege=true
RIF.RISUP.ETHSW_ACM_MSGBUF.Privilege=true
RIF.RISUP.ETHSW_DEIP.Privilege=true
RIF.RISUP.FDCAN.Privilege=true
RIF.RISUP.GICV2M.Privilege=true
RIF.RISUP.GPU.Privilege=true
RIF.RISUP.HASH.Lock=true
RIF.RISUP.HASH.Privilege=true
RIF.RISUP.I2C2.Privilege=true
RIF.RISUP.I2C7.Privilege=true
RIF.RISUP.I2C8.Privilege=true
RIF.RISUP.IAC.Privilege=true
RIF.RISUP.IWDG1.Lock=true
RIF.RISUP.IWDG1.Privilege=true
RIF.RISUP.IWDG2.Privilege=true
RIF.RISUP.IWDG3.Privilege=true
RIF.RISUP.LPTIM1.Privilege=true
RIF.RISUP.LPTIM2.Privilege=true
RIF.RISUP.LPTIM3.Privilege=true
RIF.RISUP.LPTIM4.Privilege=true
RIF.RISUP.LPTIM5.Privilege=true
RIF.RISUP.LPUART1.Privilege=true
RIF.RISUP.LTDC_CMN.Privilege=true
RIF.RISUP.LTDC_L0L1.Privilege=true
RIF.RISUP.LTDC_L2.Privilege=true
RIF.RISUP.LTDC_ROT.Privilege=true
RIF.RISUP.LVDS.Privilege=true
RIF.RISUP.MDF1.Privilege=true
RIF.RISUP.OCTOSPI2.Privilege=true
RIF.RISUP.OCTOSPIM.Privilege=true
RIF.RISUP.OTFDEC1.Privilege=true
RIF.RISUP.OTFDEC2.Privilege=true
RIF.RISUP.PCIE.Privilege=true
RIF.RISUP.PKA.Lock=true
RIF.RISUP.PKA.Privilege=true
RIF.RISUP.RAMCFG.Privilege=true
RIF.RISUP.RNG.Lock=true
RIF.RISUP.RNG.Privilege=true
RIF.RISUP.SAES.Lock=true
RIF.RISUP.SAES.Privilege=true
RIF.RISUP.SAI2.Privilege=true
RIF.RISUP.SDMMC1.Privilege=true
RIF.RISUP.SDMMC2.Privilege=true
RIF.RISUP.SDMMC3.Privilege=true
RIF.RISUP.SERC.Privilege=true
RIF.RISUP.SPI2.Privilege=true
RIF.RISUP.SPI3.Privilege=true
RIF.RISUP.SPI8.Privilege=true
RIF.RISUP.STGEN.Lock=true
RIF.RISUP.STGEN.Privilege=true
RIF.RISUP.TIM1.Privilege=true
RIF.RISUP.TIM10.Privilege=true
RIF.RISUP.TIM11.Privilege=true
RIF.RISUP.TIM12.Privilege=true
RIF.RISUP.TIM13.Privilege=true
RIF.RISUP.TIM14.Privilege=true
RIF.RISUP.TIM15.Privilege=true
RIF.RISUP.TIM16.Privilege=true
RIF.RISUP.TIM17.Privilege=true
RIF.RISUP.TIM20.Privilege=true
RIF.RISUP.TIM3.Privilege=true
RIF.RISUP.TIM4.Privilege=true
RIF.RISUP.TIM5.Privilege=true
RIF.RISUP.TIM6.Privilege=true
RIF.RISUP.TIM7.Privilege=true
RIF.RISUP.TIM8.Privilege=true
RIF.RISUP.USART2.Privilege=true
RIF.RISUP.USB3DR.Privilege=true
RIF.RISUP.USBH.Privilege=true
RIF.RISUP.VDEC.Privilege=true
RIF.RISUP.VENC.Privilege=true
RIF.RISUP.VREFBUF.Privilege=true
RIF.SDMMC1_CID_RIMU=1
RIF.SDMMC1_CID_RIMU-1=-
RIF.SDMMC1_Privilege_RIMU=true
RIF.SDMMC1_Privilege_RIMU-1=true
RIF.SDMMC2_CID_RIMU=0
RIF.SDMMC2_CID_RIMU-2=-
RIF.SDMMC2_Privilege_RIMU=true
RIF.SDMMC2_Privilege_RIMU-2=true
RIF.SDMMC3_CID_RIMU=0
RIF.SDMMC3_CID_RIMU-3=-
RIF.SDMMC3_Privilege_RIMU=true
RIF.SDMMC3_Privilege_RIMU-3=true
RIF.SRAM1_region1_CID_Filtering=true
RIF.SRAM1_region1_Master_CID1_Privilege=true
RIF.SRAM1_region1_Master_CID1_Read=true
RIF.SRAM1_region1_Master_CID1_Write=true
RIF.SRAM1_region1_Master_CID2_Privilege=true
RIF.SRAM1_region1_Master_CID2_Read=true
RIF.SRAM1_region1_priv=false
RIF.SRAM1_region1_secured=true
RIF.SRAM1_region2_CID_Filtering=true
RIF.SRAM1_region2_Master_CID2_Read=true
RIF.SRAM1_region2_Master_CID2_Write=true
RIF.SRAM1_region2_Region_Name=cm33_sram1
RIF.SRAM1_region2_priv=false
RIF.SRAM2_region1_CID_Filtering=true
RIF.SRAM2_region1_Master_CID2_Read=true
RIF.SRAM2_region1_Master_CID2_Write=true
RIF.SRAM2_region1_Region_Name=cm33_sram2
RIF.SRAM2_region1_priv=false
RIF.SYSRAM1_region1_CID_Filtering=true
RIF.SYSRAM1_region1_Master_CID1_Privilege=true
RIF.SYSRAM1_region1_Master_CID1_Read=true
RIF.SYSRAM1_region1_Master_CID1_Write=true
RIF.SYSRAM1_region1_Region_Name=tfa_bl31
RIF.SYSRAM1_region1_priv=false
RIF.SYSRAM1_region1_secured=true
RIF.SYSRAM2_region1_CID_Filtering=true
RIF.SYSRAM2_region1_Master_CID1_Privilege=true
RIF.SYSRAM2_region1_Master_CID1_Read=true
RIF.SYSRAM2_region1_Master_CID1_Write=true
RIF.USB3DR_CID_RIMU=1
RIF.USB3DR_CID_RIMU-4=-
RIF.USB3DR_Privilege_RIMU=true
RIF.USB3DR_Privilege_RIMU-4=true
RIF.USBH_CID_RIMU=1
RIF.USBH_CID_RIMU-5=-
RIF.USBH_Privilege_RIMU=true
RIF.USBH_Privilege_RIMU-5=true
RIF.VDEC_CID_RIMU=1
RIF.VDEC_CID_RIMU-14=-
RIF.VDEC_Privilege_RIMU=true
RIF.VDEC_Privilege_RIMU-14=true
RIF.VDERAM_region1_Region_Size=0x0
RIF.VDERAM_region2_CID_Filtering=true
RIF.VDERAM_region2_Master_CID1_Privilege=true
RIF.VDERAM_region2_Master_CID1_Read=true
RIF.VDERAM_region2_Master_CID1_Write=true
RIF.VDERAM_region2_Region_Name=ddr_param
RIF.VDERAM_region2_Region_Size=0x0
RIF.VDERAM_region2_priv=true
RIF.VDERAM_region2_secured=true
RIF.VDERAM_region3_Region_Size=0x0
RIF.VDERAM_region4_Region_Size=0x0
RIF.VDERAM_region5_Region_Size=0x0
RIF.VDERAM_region6_Region_Size=0x0
RIF.VENC_CID_RIMU=1
RIF.VENC_CID_RIMU-15=-
RIF.VENC_Privilege_RIMU=true
RIF.VENC_Privilege_RIMU-15=true
RIF.default_config=false
SH.GPXTI13.0=GPIO_EXTI1_13
SH.GPXTI13.ConfNb=1
SH.GPXTI2.0=GPIO_EXTI1_2
SH.GPXTI2.ConfNb=1
SH.GPXTI3.0=GPIO_EXTI1_3
SH.GPXTI3.ConfNb=1
SH.GPXTI4.0=GPIO_EXTI1_4
SH.GPXTI4.ConfNb=1
SH.GPXTI8.0=GPIO_EXTI1_8
SH.GPXTI8.ConfNb=1
SH.S_TIM8_CH1.0=TIM8_CH1,Input_Capture1_from_TI1
SH.S_TIM8_CH1.ConfNb=1
SH.S_TIM8_CH4.0=TIM8_CH4,Input_Capture4_from_TI4
SH.S_TIM8_CH4.ConfNb=1
SYS.userName=SYS_NS
TIM8.Channel-Input_Capture1_from_TI1=TIM_CHANNEL_1
TIM8.Channel-Input_Capture4_from_TI4=TIM_CHANNEL_4
TIM8.IPParameters=Channel-Input_Capture1_from_TI1,Channel-Input_Capture4_from_TI4
UCPD1_CC1.GPIOParameters=PinAttribute
UCPD1_CC1.Locked=true
UCPD1_CC1.Mode=Source_AllSignals
UCPD1_CC1.PinAttribute=CortexM33NS
UCPD1_CC1.Signal=UCPD1_CC1
UCPD1_CC2.GPIOParameters=PinAttribute
UCPD1_CC2.Locked=true
UCPD1_CC2.Mode=Source_AllSignals
UCPD1_CC2.PinAttribute=CortexM33NS
UCPD1_CC2.Signal=UCPD1_CC2
USART2.IPParameters=VirtualMode-Asynchronous
USART2.VirtualMode-Asynchronous=VM_ASYNC
USART6.IPParameters=VirtualMode-Asynchronous
USART6.VirtualMode-Asynchronous=VM_ASYNC
USB3DR_DM.GPIOParameters=PinAttribute
USB3DR_DM.Mode=Device_mode_USB2
USB3DR_DM.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
USB3DR_DM.Signal=USB3DR_DM
USB3DR_DP.GPIOParameters=PinAttribute
USB3DR_DP.Mode=Device_mode_USB2
USB3DR_DP.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
USB3DR_DP.Signal=USB3DR_DP
USB3DR_TXRTUNE.GPIOParameters=PinAttribute
USB3DR_TXRTUNE.Mode=Device_mode_USB2
USB3DR_TXRTUNE.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
USB3DR_TXRTUNE.Signal=USB3DR_TXRTUNE
USBH_HS_DM.GPIOParameters=PinAttribute
USBH_HS_DM.Locked=true
USBH_HS_DM.Mode=Enable
USBH_HS_DM.PinAttribute=CortexA35NSOS
USBH_HS_DM.Signal=USBH_HS_DM
USBH_HS_DP.GPIOParameters=PinAttribute
USBH_HS_DP.Locked=true
USBH_HS_DP.Mode=Enable
USBH_HS_DP.PinAttribute=CortexA35NSOS
USBH_HS_DP.Signal=USBH_HS_DP
USBH_HS_TXRTUNE.GPIOParameters=PinAttribute
USBH_HS_TXRTUNE.Locked=true
USBH_HS_TXRTUNE.Mode=Enable
USBH_HS_TXRTUNE.PinAttribute=CortexA35NSOS
USBH_HS_TXRTUNE.Signal=USBH_HS_TXRTUNE
VP_BSEC_VS_BSEC.Mode=BSEC_Activate
VP_BSEC_VS_BSEC.Signal=BSEC_VS_BSEC
VP_CORTEX_M33_VS_CORTEX_M33.Mode=CORTEX_M33_Activate
VP_CORTEX_M33_VS_CORTEX_M33.Signal=CORTEX_M33_VS_CORTEX_M33
VP_CRYP1_VS_CRYP.Mode=CRYP_Activate
VP_CRYP1_VS_CRYP.Signal=CRYP1_VS_CRYP
VP_DCMIPP_CSI.Mode=SerialInterface
VP_DCMIPP_CSI.Signal=DCMIPP_CSI
VP_DCMIPP_VS_PIPE0.Mode=Pipe 0
VP_DCMIPP_VS_PIPE0.Signal=DCMIPP_VS_PIPE0
VP_DDR_CTRL_PHY_DDR4.Mode=DDR4
VP_DDR_CTRL_PHY_DDR4.Signal=DDR_CTRL_PHY_DDR4
VP_DDR_CTRL_PHY_VS_16Gb.Mode=16Gb
VP_DDR_CTRL_PHY_VS_16Gb.Signal=DDR_CTRL_PHY_VS_16Gb
VP_DDR_CTRL_PHY_VS_32BITS.Mode=32bits
VP_DDR_CTRL_PHY_VS_32BITS.Signal=DDR_CTRL_PHY_VS_32BITS
VP_GPU_VS_GPU.Mode=GPU_Activate
VP_GPU_VS_GPU.Signal=GPU_VS_GPU
VP_HASH_VS_HASH.Mode=HASH_Activate
VP_HASH_VS_HASH.Signal=HASH_VS_HASH
VP_ICACHE_VS_SECURE_ICACHE_REG.Mode=ICACHE_REG_Not_Secured
VP_ICACHE_VS_SECURE_ICACHE_REG.Signal=ICACHE_VS_SECURE_ICACHE_REG
VP_IPCC1_VS_IPCC.Mode=IPCC_Activate
VP_IPCC1_VS_IPCC.Signal=IPCC1_VS_IPCC
VP_IWDG1_VS_IWDG.Mode=IWDG_Activate
VP_IWDG1_VS_IWDG.Signal=IWDG1_VS_IWDG
VP_LPTIM1_VS_LPTIM_counterModeInternalClock.Mode=Counts__internal_clock_event_00
VP_LPTIM1_VS_LPTIM_counterModeInternalClock.Signal=LPTIM1_VS_LPTIM_counterModeInternalClock
VP_LTDC_DSIMode.Mode=RGB888
VP_LTDC_DSIMode.Signal=LTDC_DSIMode
VP_OCTOSPI2_VS_dual.Mode=single_mode
VP_OCTOSPI2_VS_dual.Signal=OCTOSPI2_VS_dual
VP_OCTOSPIM_VS_IO.Mode=Swapped
VP_OCTOSPIM_VS_IO.Signal=OCTOSPIM_VS_IO
VP_PKA_VS_PKA.Mode=PKA_Activate
VP_PKA_VS_PKA.Signal=PKA_VS_PKA
VP_PWR_V_PVD_IN.Mode=Mode_PVD_Int
VP_PWR_V_PVD_IN.Signal=PWR_V_PVD_IN
VP_RNG_VS_RNG.Mode=RNG_Activate
VP_RNG_VS_RNG.Signal=RNG_VS_RNG
VP_RTC_VS_RTC_Activate.Mode=RTC_Enabled
VP_RTC_VS_RTC_Activate.Signal=RTC_VS_RTC_Activate
VP_RTC_VS_RTC_Calendar.Mode=RTC_Calendar
VP_RTC_VS_RTC_Calendar.Signal=RTC_VS_RTC_Calendar
VP_RTC_VS_RTC_WakeUp_intern.Mode=WakeUp
VP_RTC_VS_RTC_WakeUp_intern.Signal=RTC_VS_RTC_WakeUp_intern
VP_SAES_VS_SAES.Mode=SAES_Activate
VP_SAES_VS_SAES.Signal=SAES_VS_SAES
VP_SERC_VS_SERC.Mode=SERC_Activate
VP_SERC_VS_SERC.Signal=SERC_VS_SERC
VP_STGEN_VS_STGEN.Mode=STGEN_Activate
VP_STGEN_VS_STGEN.Signal=STGEN_VS_STGEN
VP_SYS_S_VS_Systick.Mode=SysTick
VP_SYS_S_VS_Systick.Signal=SYS_S_VS_Systick
VP_SYS_VS_Systick.Mode=SysTick
VP_SYS_VS_Systick.Signal=SYS_VS_Systick
VP_VDEC_VS_VDEC.Mode=VDEC_Activate
VP_VDEC_VS_VDEC.Signal=VDEC_VS_VDEC
VP_VENC_VS_VENC.Mode=VENC_Activate
VP_VENC_VS_VENC.Signal=VENC_VS_VENC
board=STM32MP257F-EV1
boardIOC=true
