============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Wed May 15 16:51:23 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(158)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.317708s wall, 0.890625s user + 0.078125s system = 0.968750s CPU (73.5%)

RUN-1004 : used memory is 272 MB, reserved memory is 244 MB, peak memory is 277 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[0]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 7.5000 -phase 270 [get_pins {clk_gen_inst/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[0] -source  -master_clock clk -multiply_by 7.5000 -phase 270 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 7.5000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 7.5000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96039763705856"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4230542786560"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5.2460000000000004 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5.2460000000000004"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5.2460000000000004 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5.2460000000000004"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96039763705856"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5.2460000000000004 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5.2460000000000004"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5.2460000000000004 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5.2460000000000004"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 85414014615552"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net U_APB_VGA_CONTROL/vga_en will be merged to another kept net vga_en
SYN-5055 WARNING: The kept net u_logic/HWDATA[31] will be merged to another kept net ISP/HWDATA[31]
SYN-5055 WARNING: The kept net u_logic/HWDATA[30] will be merged to another kept net ISP/HWDATA[30]
SYN-5055 WARNING: The kept net u_logic/HWDATA[29] will be merged to another kept net ISP/HWDATA[29]
SYN-5055 WARNING: The kept net u_logic/HWDATA[28] will be merged to another kept net ISP/HWDATA[28]
SYN-5055 WARNING: The kept net u_logic/HWDATA[27] will be merged to another kept net ISP/HWDATA[27]
SYN-5055 WARNING: The kept net u_logic/HWDATA[26] will be merged to another kept net ISP/HWDATA[26]
SYN-5055 WARNING: The kept net u_logic/HWDATA[25] will be merged to another kept net ISP/HWDATA[25]
SYN-5055 WARNING: The kept net u_logic/HWDATA[24] will be merged to another kept net ISP/HWDATA[24]
SYN-5055 WARNING: The kept net u_logic/HWDATA[23] will be merged to another kept net ISP/HWDATA[23]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sdram_top_inst/clk_out is clkc0 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/clk_out as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 9951 instances
RUN-0007 : 6138 luts, 2960 seqs, 473 mslices, 250 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 11136 nets
RUN-1001 : 6581 nets have 2 pins
RUN-1001 : 3283 nets have [3 - 5] pins
RUN-1001 : 755 nets have [6 - 10] pins
RUN-1001 : 289 nets have [11 - 20] pins
RUN-1001 : 214 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     227     
RUN-1001 :   No   |  No   |  Yes  |    1284     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     646     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  60   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 79
PHY-3001 : Initial placement ...
PHY-3001 : design contains 9949 instances, 6138 luts, 2960 seqs, 723 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47165, tnet num: 11134, tinst num: 9949, tnode num: 56993, tedge num: 77171.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11134 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.965646s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (58.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.66581e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 9949.
PHY-3001 : Level 1 #clusters 1408.
PHY-3001 : End clustering;  0.084609s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (55.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 746485, overlap = 284.906
PHY-3002 : Step(2): len = 661834, overlap = 312.312
PHY-3002 : Step(3): len = 453135, overlap = 456.562
PHY-3002 : Step(4): len = 408116, overlap = 488.562
PHY-3002 : Step(5): len = 326540, overlap = 575.031
PHY-3002 : Step(6): len = 290243, overlap = 618.688
PHY-3002 : Step(7): len = 231152, overlap = 697.812
PHY-3002 : Step(8): len = 208461, overlap = 742.344
PHY-3002 : Step(9): len = 180449, overlap = 784.406
PHY-3002 : Step(10): len = 169054, overlap = 805.688
PHY-3002 : Step(11): len = 148208, overlap = 838.312
PHY-3002 : Step(12): len = 134969, overlap = 863.281
PHY-3002 : Step(13): len = 123860, overlap = 882.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.3827e-06
PHY-3002 : Step(14): len = 141653, overlap = 847.25
PHY-3002 : Step(15): len = 200176, overlap = 675.344
PHY-3002 : Step(16): len = 219623, overlap = 658.344
PHY-3002 : Step(17): len = 221157, overlap = 618.281
PHY-3002 : Step(18): len = 212052, overlap = 589.906
PHY-3002 : Step(19): len = 203393, overlap = 604.562
PHY-3002 : Step(20): len = 195147, overlap = 617
PHY-3002 : Step(21): len = 190708, overlap = 626.469
PHY-3002 : Step(22): len = 188112, overlap = 631.625
PHY-3002 : Step(23): len = 186339, overlap = 640.281
PHY-3002 : Step(24): len = 184478, overlap = 637.875
PHY-3002 : Step(25): len = 181502, overlap = 625.219
PHY-3002 : Step(26): len = 180340, overlap = 609.406
PHY-3002 : Step(27): len = 178682, overlap = 609.469
PHY-3002 : Step(28): len = 177711, overlap = 614.219
PHY-3002 : Step(29): len = 175938, overlap = 593.688
PHY-3002 : Step(30): len = 174805, overlap = 587.438
PHY-3002 : Step(31): len = 174058, overlap = 553.469
PHY-3002 : Step(32): len = 173910, overlap = 538.156
PHY-3002 : Step(33): len = 172887, overlap = 554.688
PHY-3002 : Step(34): len = 173417, overlap = 566.312
PHY-3002 : Step(35): len = 172018, overlap = 572.656
PHY-3002 : Step(36): len = 171055, overlap = 592.688
PHY-3002 : Step(37): len = 169934, overlap = 600.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.76541e-06
PHY-3002 : Step(38): len = 178294, overlap = 548.625
PHY-3002 : Step(39): len = 192507, overlap = 524.781
PHY-3002 : Step(40): len = 199691, overlap = 477.75
PHY-3002 : Step(41): len = 203562, overlap = 471.469
PHY-3002 : Step(42): len = 203811, overlap = 476.656
PHY-3002 : Step(43): len = 203540, overlap = 475.375
PHY-3002 : Step(44): len = 202718, overlap = 466.688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.53081e-06
PHY-3002 : Step(45): len = 214864, overlap = 458.062
PHY-3002 : Step(46): len = 230053, overlap = 442.062
PHY-3002 : Step(47): len = 238784, overlap = 432.281
PHY-3002 : Step(48): len = 243206, overlap = 414.719
PHY-3002 : Step(49): len = 244215, overlap = 397.25
PHY-3002 : Step(50): len = 245753, overlap = 374
PHY-3002 : Step(51): len = 245459, overlap = 351.188
PHY-3002 : Step(52): len = 245217, overlap = 332.594
PHY-3002 : Step(53): len = 243508, overlap = 344.969
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.90616e-05
PHY-3002 : Step(54): len = 258166, overlap = 322.375
PHY-3002 : Step(55): len = 275749, overlap = 301.469
PHY-3002 : Step(56): len = 285915, overlap = 287.906
PHY-3002 : Step(57): len = 289504, overlap = 291.938
PHY-3002 : Step(58): len = 289311, overlap = 280.844
PHY-3002 : Step(59): len = 289404, overlap = 274.875
PHY-3002 : Step(60): len = 289742, overlap = 268.594
PHY-3002 : Step(61): len = 289748, overlap = 273.75
PHY-3002 : Step(62): len = 288648, overlap = 294.094
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.81233e-05
PHY-3002 : Step(63): len = 304021, overlap = 268.031
PHY-3002 : Step(64): len = 321580, overlap = 232.062
PHY-3002 : Step(65): len = 329945, overlap = 228.469
PHY-3002 : Step(66): len = 335773, overlap = 211.625
PHY-3002 : Step(67): len = 338942, overlap = 188.656
PHY-3002 : Step(68): len = 341055, overlap = 171.031
PHY-3002 : Step(69): len = 339380, overlap = 158.281
PHY-3002 : Step(70): len = 337773, overlap = 142.906
PHY-3002 : Step(71): len = 336536, overlap = 129
PHY-3002 : Step(72): len = 336418, overlap = 133.25
PHY-3002 : Step(73): len = 335884, overlap = 135.188
PHY-3002 : Step(74): len = 336324, overlap = 133.312
PHY-3002 : Step(75): len = 336075, overlap = 146.469
PHY-3002 : Step(76): len = 336268, overlap = 157.656
PHY-3002 : Step(77): len = 336727, overlap = 163.969
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.62465e-05
PHY-3002 : Step(78): len = 352534, overlap = 147.844
PHY-3002 : Step(79): len = 364143, overlap = 149.5
PHY-3002 : Step(80): len = 365934, overlap = 135.969
PHY-3002 : Step(81): len = 368236, overlap = 148.688
PHY-3002 : Step(82): len = 370919, overlap = 155.156
PHY-3002 : Step(83): len = 372592, overlap = 163.875
PHY-3002 : Step(84): len = 371413, overlap = 165.094
PHY-3002 : Step(85): len = 371135, overlap = 153.219
PHY-3002 : Step(86): len = 371531, overlap = 165.75
PHY-3002 : Step(87): len = 371789, overlap = 159.562
PHY-3002 : Step(88): len = 370893, overlap = 160.531
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000152493
PHY-3002 : Step(89): len = 383188, overlap = 127.188
PHY-3002 : Step(90): len = 390110, overlap = 118.844
PHY-3002 : Step(91): len = 390632, overlap = 120.156
PHY-3002 : Step(92): len = 393720, overlap = 119.531
PHY-3002 : Step(93): len = 399786, overlap = 110.906
PHY-3002 : Step(94): len = 403350, overlap = 105.031
PHY-3002 : Step(95): len = 401608, overlap = 111.062
PHY-3002 : Step(96): len = 400788, overlap = 104.812
PHY-3002 : Step(97): len = 401359, overlap = 110.5
PHY-3002 : Step(98): len = 402186, overlap = 101.125
PHY-3002 : Step(99): len = 401070, overlap = 92.9375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000304986
PHY-3002 : Step(100): len = 409232, overlap = 92.0312
PHY-3002 : Step(101): len = 414972, overlap = 86.375
PHY-3002 : Step(102): len = 416467, overlap = 79.3438
PHY-3002 : Step(103): len = 418645, overlap = 73.125
PHY-3002 : Step(104): len = 422708, overlap = 70.6562
PHY-3002 : Step(105): len = 424648, overlap = 63.625
PHY-3002 : Step(106): len = 423548, overlap = 63.4375
PHY-3002 : Step(107): len = 423317, overlap = 67.75
PHY-3002 : Step(108): len = 424337, overlap = 64.7188
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000609972
PHY-3002 : Step(109): len = 430188, overlap = 70.7812
PHY-3002 : Step(110): len = 435209, overlap = 70.0312
PHY-3002 : Step(111): len = 436135, overlap = 66.7812
PHY-3002 : Step(112): len = 438143, overlap = 68.9062
PHY-3002 : Step(113): len = 441557, overlap = 70.7188
PHY-3002 : Step(114): len = 443454, overlap = 71.5312
PHY-3002 : Step(115): len = 442728, overlap = 65.25
PHY-3002 : Step(116): len = 443305, overlap = 65.125
PHY-3002 : Step(117): len = 445167, overlap = 71.375
PHY-3002 : Step(118): len = 446687, overlap = 76.1562
PHY-3002 : Step(119): len = 446472, overlap = 69.1562
PHY-3002 : Step(120): len = 446905, overlap = 67.2812
PHY-3002 : Step(121): len = 447964, overlap = 68.3438
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00121994
PHY-3002 : Step(122): len = 450473, overlap = 65.6562
PHY-3002 : Step(123): len = 453487, overlap = 65.5312
PHY-3002 : Step(124): len = 454738, overlap = 65.3438
PHY-3002 : Step(125): len = 456002, overlap = 69.7188
PHY-3002 : Step(126): len = 457724, overlap = 61.0312
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00201876
PHY-3002 : Step(127): len = 458905, overlap = 62.4688
PHY-3002 : Step(128): len = 460183, overlap = 60.9688
PHY-3002 : Step(129): len = 461186, overlap = 55.5312
PHY-3002 : Step(130): len = 463227, overlap = 53.4375
PHY-3002 : Step(131): len = 464733, overlap = 49.5
PHY-3002 : Step(132): len = 465100, overlap = 48.25
PHY-3002 : Step(133): len = 465028, overlap = 48.0625
PHY-3002 : Step(134): len = 465274, overlap = 43.1875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022001s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11136.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 596920, over cnt = 1301(3%), over = 6697, worst = 32
PHY-1001 : End global iterations;  0.309196s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (50.5%)

PHY-1001 : Congestion index: top1 = 75.58, top5 = 58.80, top10 = 50.16, top15 = 44.37.
PHY-3001 : End congestion estimation;  0.421429s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (51.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11134 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.515394s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (84.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00015246
PHY-3002 : Step(135): len = 498072, overlap = 10.75
PHY-3002 : Step(136): len = 505813, overlap = 11.6875
PHY-3002 : Step(137): len = 502871, overlap = 10.6562
PHY-3002 : Step(138): len = 500906, overlap = 8.03125
PHY-3002 : Step(139): len = 500116, overlap = 9.21875
PHY-3002 : Step(140): len = 498488, overlap = 7.6875
PHY-3002 : Step(141): len = 496369, overlap = 8.34375
PHY-3002 : Step(142): len = 494618, overlap = 9.4375
PHY-3002 : Step(143): len = 490787, overlap = 11.875
PHY-3002 : Step(144): len = 488179, overlap = 12.5625
PHY-3002 : Step(145): len = 484186, overlap = 14.9375
PHY-3002 : Step(146): len = 480172, overlap = 15.125
PHY-3002 : Step(147): len = 476782, overlap = 16.5
PHY-3002 : Step(148): len = 473180, overlap = 17.1562
PHY-3002 : Step(149): len = 471041, overlap = 17.8438
PHY-3002 : Step(150): len = 468164, overlap = 19.2188
PHY-3002 : Step(151): len = 466328, overlap = 19.5
PHY-3002 : Step(152): len = 465488, overlap = 19.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00030492
PHY-3002 : Step(153): len = 467480, overlap = 18.6562
PHY-3002 : Step(154): len = 471262, overlap = 17.0625
PHY-3002 : Step(155): len = 474773, overlap = 13.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000609841
PHY-3002 : Step(156): len = 478734, overlap = 11.7188
PHY-3002 : Step(157): len = 485090, overlap = 8.15625
PHY-3002 : Step(158): len = 488482, overlap = 7.21875
PHY-3002 : Step(159): len = 490491, overlap = 7.46875
PHY-3002 : Step(160): len = 491988, overlap = 6.21875
PHY-3002 : Step(161): len = 493332, overlap = 6.875
PHY-3002 : Step(162): len = 493190, overlap = 4.75
PHY-3002 : Step(163): len = 493087, overlap = 4.375
PHY-3002 : Step(164): len = 493334, overlap = 3.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00121968
PHY-3002 : Step(165): len = 494754, overlap = 4.8125
PHY-3002 : Step(166): len = 497221, overlap = 3.625
PHY-3002 : Step(167): len = 499098, overlap = 3.375
PHY-3002 : Step(168): len = 503192, overlap = 3.125
PHY-3002 : Step(169): len = 504858, overlap = 3.0625
PHY-3002 : Step(170): len = 505175, overlap = 2.5
PHY-3002 : Step(171): len = 505429, overlap = 1.4375
PHY-3002 : Step(172): len = 504428, overlap = 1.875
PHY-3002 : Step(173): len = 503587, overlap = 1.9375
PHY-3002 : Step(174): len = 503936, overlap = 2.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 55/11136.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 600936, over cnt = 1680(4%), over = 6684, worst = 34
PHY-1001 : End global iterations;  0.380966s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (90.2%)

PHY-1001 : Congestion index: top1 = 70.37, top5 = 54.02, top10 = 47.03, top15 = 42.72.
PHY-3001 : End congestion estimation;  0.504154s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (93.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11134 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.414322s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (86.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000155961
PHY-3002 : Step(175): len = 502206, overlap = 87
PHY-3002 : Step(176): len = 501861, overlap = 66.6875
PHY-3002 : Step(177): len = 493524, overlap = 63.0625
PHY-3002 : Step(178): len = 489140, overlap = 57.75
PHY-3002 : Step(179): len = 482932, overlap = 62.3438
PHY-3002 : Step(180): len = 478166, overlap = 62.3438
PHY-3002 : Step(181): len = 473699, overlap = 59.1875
PHY-3002 : Step(182): len = 469855, overlap = 58.6562
PHY-3002 : Step(183): len = 466703, overlap = 57.375
PHY-3002 : Step(184): len = 463222, overlap = 53.2188
PHY-3002 : Step(185): len = 460150, overlap = 55.5938
PHY-3002 : Step(186): len = 457649, overlap = 57.875
PHY-3002 : Step(187): len = 454852, overlap = 52.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000311922
PHY-3002 : Step(188): len = 456736, overlap = 46.6562
PHY-3002 : Step(189): len = 459824, overlap = 42.5
PHY-3002 : Step(190): len = 461043, overlap = 40.875
PHY-3002 : Step(191): len = 461973, overlap = 39.5
PHY-3002 : Step(192): len = 462342, overlap = 41.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000623844
PHY-3002 : Step(193): len = 463861, overlap = 36.75
PHY-3002 : Step(194): len = 465016, overlap = 36.4062
PHY-3002 : Step(195): len = 468394, overlap = 34.7812
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47165, tnet num: 11134, tinst num: 9949, tnode num: 56993, tedge num: 77171.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 250.97 peak overflow 3.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 210/11136.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 574928, over cnt = 1852(5%), over = 6123, worst = 24
PHY-1001 : End global iterations;  0.431675s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (47.1%)

PHY-1001 : Congestion index: top1 = 59.09, top5 = 48.34, top10 = 42.83, top15 = 39.54.
PHY-1001 : End incremental global routing;  0.549521s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (51.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11134 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.405317s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (61.7%)

OPT-1001 : 7 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9840 has valid locations, 64 needs to be replaced
PHY-3001 : design contains 10006 instances, 6172 luts, 2983 seqs, 723 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 474439
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9392/11193.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 579872, over cnt = 1851(5%), over = 6126, worst = 24
PHY-1001 : End global iterations;  0.074590s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (62.8%)

PHY-1001 : Congestion index: top1 = 59.22, top5 = 48.36, top10 = 42.95, top15 = 39.63.
PHY-3001 : End congestion estimation;  0.215033s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (65.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47365, tnet num: 11191, tinst num: 10006, tnode num: 57262, tedge num: 77457.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11191 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.180376s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (55.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(196): len = 473932, overlap = 0
PHY-3002 : Step(197): len = 473925, overlap = 0
PHY-3002 : Step(198): len = 474065, overlap = 0
PHY-3002 : Step(199): len = 474055, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9401/11193.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 578304, over cnt = 1844(5%), over = 6114, worst = 24
PHY-1001 : End global iterations;  0.078505s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (59.7%)

PHY-1001 : Congestion index: top1 = 59.18, top5 = 48.38, top10 = 42.95, top15 = 39.63.
PHY-3001 : End congestion estimation;  0.227047s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (75.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11191 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.427030s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (76.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000468899
PHY-3002 : Step(200): len = 474191, overlap = 34.8438
PHY-3002 : Step(201): len = 474305, overlap = 35
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000937799
PHY-3002 : Step(202): len = 474210, overlap = 34.8438
PHY-3002 : Step(203): len = 474281, overlap = 34.7812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0018756
PHY-3002 : Step(204): len = 474317, overlap = 35
PHY-3002 : Step(205): len = 474451, overlap = 35.25
PHY-3001 : Final: Len = 474451, Over = 35.25
PHY-3001 : End incremental placement;  2.438180s wall, 1.390625s user + 0.031250s system = 1.421875s CPU (58.3%)

OPT-1001 : Total overflow 252.22 peak overflow 3.19
OPT-1001 : End high-fanout net optimization;  3.634575s wall, 2.000000s user + 0.031250s system = 2.031250s CPU (55.9%)

OPT-1001 : Current memory(MB): used = 512, reserve = 493, peak = 522.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9396/11193.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 578800, over cnt = 1828(5%), over = 5979, worst = 24
PHY-1002 : len = 608376, over cnt = 1107(3%), over = 2578, worst = 18
PHY-1002 : len = 625992, over cnt = 256(0%), over = 653, worst = 18
PHY-1002 : len = 631328, over cnt = 72(0%), over = 155, worst = 10
PHY-1002 : len = 633096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.621379s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (62.9%)

PHY-1001 : Congestion index: top1 = 48.86, top5 = 42.85, top10 = 39.42, top15 = 37.23.
OPT-1001 : End congestion update;  0.763919s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (69.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11191 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.373347s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (62.8%)

OPT-0007 : Start: WNS -3361 TNS -382908 NUM_FEPS 413
OPT-0007 : Iter 1: improved WNS -3361 TNS -329058 NUM_FEPS 413 with 45 cells processed and 3750 slack improved
OPT-0007 : Iter 2: improved WNS -3361 TNS -328092 NUM_FEPS 413 with 13 cells processed and 366 slack improved
OPT-1001 : End global optimization;  1.159955s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (68.7%)

OPT-1001 : Current memory(MB): used = 513, reserve = 493, peak = 522.
OPT-1001 : End physical optimization;  5.758144s wall, 3.578125s user + 0.062500s system = 3.640625s CPU (63.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6172 LUT to BLE ...
SYN-4008 : Packed 6172 LUT and 1203 SEQ to BLE.
SYN-4003 : Packing 1780 remaining SEQ's ...
SYN-4005 : Packed 1317 SEQ with LUT/SLICE
SYN-4006 : 3778 single LUT's are left
SYN-4006 : 463 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6635/7802 primitive instances ...
PHY-3001 : End packing;  0.439751s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (71.1%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4485 instances
RUN-1001 : 2177 mslices, 2178 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 10200 nets
RUN-1001 : 5369 nets have 2 pins
RUN-1001 : 3409 nets have [3 - 5] pins
RUN-1001 : 831 nets have [6 - 10] pins
RUN-1001 : 334 nets have [11 - 20] pins
RUN-1001 : 251 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 4483 instances, 4355 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : After packing: Len = 486939, Over = 100.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5203/10200.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 624616, over cnt = 1065(3%), over = 1660, worst = 9
PHY-1002 : len = 630456, over cnt = 509(1%), over = 663, worst = 6
PHY-1002 : len = 635832, over cnt = 123(0%), over = 146, worst = 3
PHY-1002 : len = 636960, over cnt = 44(0%), over = 55, worst = 3
PHY-1002 : len = 637680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.670886s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (81.5%)

PHY-1001 : Congestion index: top1 = 49.16, top5 = 43.36, top10 = 39.68, top15 = 37.32.
PHY-3001 : End congestion estimation;  0.872183s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (80.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44506, tnet num: 10198, tinst num: 4483, tnode num: 52224, tedge num: 75360.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.252498s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (81.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.79266e-05
PHY-3002 : Step(206): len = 479430, overlap = 105.25
PHY-3002 : Step(207): len = 474861, overlap = 112.5
PHY-3002 : Step(208): len = 472765, overlap = 121
PHY-3002 : Step(209): len = 471489, overlap = 125.75
PHY-3002 : Step(210): len = 471195, overlap = 121.5
PHY-3002 : Step(211): len = 470832, overlap = 125.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000135853
PHY-3002 : Step(212): len = 476640, overlap = 113.75
PHY-3002 : Step(213): len = 483382, overlap = 106
PHY-3002 : Step(214): len = 483116, overlap = 106.5
PHY-3002 : Step(215): len = 483198, overlap = 105.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000271707
PHY-3002 : Step(216): len = 489949, overlap = 101.5
PHY-3002 : Step(217): len = 497832, overlap = 87.75
PHY-3002 : Step(218): len = 500432, overlap = 87.75
PHY-3002 : Step(219): len = 501776, overlap = 83.5
PHY-3002 : Step(220): len = 502781, overlap = 80.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.840308s wall, 0.187500s user + 0.281250s system = 0.468750s CPU (55.8%)

PHY-3001 : Trial Legalized: Len = 543098
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 584/10200.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 655552, over cnt = 1396(3%), over = 2347, worst = 9
PHY-1002 : len = 664224, over cnt = 726(2%), over = 1090, worst = 6
PHY-1002 : len = 669664, over cnt = 369(1%), over = 561, worst = 6
PHY-1002 : len = 674216, over cnt = 148(0%), over = 200, worst = 4
PHY-1002 : len = 677088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.996928s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (59.6%)

PHY-1001 : Congestion index: top1 = 50.52, top5 = 43.62, top10 = 40.12, top15 = 37.70.
PHY-3001 : End congestion estimation;  1.209162s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (62.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.427723s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (84.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000179646
PHY-3002 : Step(221): len = 528099, overlap = 11.25
PHY-3002 : Step(222): len = 519702, overlap = 19.75
PHY-3002 : Step(223): len = 513079, overlap = 27.25
PHY-3002 : Step(224): len = 507207, overlap = 43.75
PHY-3002 : Step(225): len = 504534, overlap = 50
PHY-3002 : Step(226): len = 503608, overlap = 54.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000359293
PHY-3002 : Step(227): len = 510117, overlap = 46.5
PHY-3002 : Step(228): len = 512780, overlap = 44.5
PHY-3002 : Step(229): len = 513939, overlap = 45
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000718585
PHY-3002 : Step(230): len = 519239, overlap = 42.75
PHY-3002 : Step(231): len = 526083, overlap = 39.75
PHY-3002 : Step(232): len = 529078, overlap = 39.75
PHY-3002 : Step(233): len = 529188, overlap = 38.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010707s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (145.9%)

PHY-3001 : Legalized: Len = 542682, Over = 0
PHY-3001 : Spreading special nets. 38 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030077s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 55 instances has been re-located, deltaX = 9, deltaY = 32, maxDist = 2.
PHY-3001 : Final: Len = 543630, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44506, tnet num: 10198, tinst num: 4483, tnode num: 52224, tedge num: 75360.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2798/10200.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 668552, over cnt = 1342(3%), over = 2094, worst = 6
PHY-1002 : len = 675432, over cnt = 716(2%), over = 1001, worst = 6
PHY-1002 : len = 683224, over cnt = 189(0%), over = 256, worst = 6
PHY-1002 : len = 683960, over cnt = 142(0%), over = 193, worst = 4
PHY-1002 : len = 686136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.877492s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (67.7%)

PHY-1001 : Congestion index: top1 = 48.45, top5 = 42.09, top10 = 38.85, top15 = 36.73.
PHY-1001 : End incremental global routing;  1.066126s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (67.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.401574s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (73.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.700442s wall, 1.218750s user + 0.031250s system = 1.250000s CPU (73.5%)

OPT-1001 : Current memory(MB): used = 518, reserve = 506, peak = 534.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9332/10200.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 686136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.081185s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (57.7%)

PHY-1001 : Congestion index: top1 = 48.45, top5 = 42.09, top10 = 38.85, top15 = 36.73.
OPT-1001 : End congestion update;  0.271358s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (80.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.355496s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (65.9%)

OPT-0007 : Start: WNS -3250 TNS -235330 NUM_FEPS 294
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4381 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4483 instances, 4355 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 553696, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026505s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.0%)

PHY-3001 : 13 instances has been re-located, deltaX = 5, deltaY = 8, maxDist = 2.
PHY-3001 : Final: Len = 553794, Over = 0
PHY-3001 : End incremental legalization;  0.205784s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (38.0%)

OPT-0007 : Iter 1: improved WNS -3005 TNS -167850 NUM_FEPS 291 with 151 cells processed and 26123 slack improved
OPT-0007 : Iter 2: improved WNS -3005 TNS -167850 NUM_FEPS 291 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.986015s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (66.6%)

OPT-1001 : Current memory(MB): used = 536, reserve = 524, peak = 538.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.336489s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (55.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8836/10200.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 696184, over cnt = 138(0%), over = 208, worst = 6
PHY-1002 : len = 697096, over cnt = 46(0%), over = 61, worst = 6
PHY-1002 : len = 697504, over cnt = 13(0%), over = 16, worst = 3
PHY-1002 : len = 697696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.436018s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (46.6%)

PHY-1001 : Congestion index: top1 = 49.25, top5 = 42.76, top10 = 39.44, top15 = 37.31.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.342841s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (36.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3005 TNS -170677 NUM_FEPS 291
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 48.862069
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3005ps with logic level 2 and starts from PAD
RUN-1001 :       #2 path slack -3000ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10200 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10200 nets
OPT-1001 : End physical optimization;  5.179131s wall, 3.437500s user + 0.046875s system = 3.484375s CPU (67.3%)

RUN-1003 : finish command "place" in  24.885774s wall, 14.671875s user + 1.359375s system = 16.031250s CPU (64.4%)

RUN-1004 : used memory is 449 MB, reserved memory is 429 MB, peak memory is 538 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.113984s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (110.8%)

RUN-1004 : used memory is 450 MB, reserved memory is 431 MB, peak memory is 538 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4485 instances
RUN-1001 : 2177 mslices, 2178 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 10200 nets
RUN-1001 : 5369 nets have 2 pins
RUN-1001 : 3409 nets have [3 - 5] pins
RUN-1001 : 831 nets have [6 - 10] pins
RUN-1001 : 334 nets have [11 - 20] pins
RUN-1001 : 251 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44506, tnet num: 10198, tinst num: 4483, tnode num: 52224, tedge num: 75360.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2177 mslices, 2178 lslices, 100 pads, 23 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 665736, over cnt = 1374(3%), over = 2309, worst = 9
PHY-1002 : len = 675856, over cnt = 697(1%), over = 973, worst = 6
PHY-1002 : len = 682888, over cnt = 259(0%), over = 362, worst = 5
PHY-1002 : len = 687112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.776166s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (70.5%)

PHY-1001 : Congestion index: top1 = 48.97, top5 = 42.38, top10 = 39.02, top15 = 36.90.
PHY-1001 : End global routing;  0.956059s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (58.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 549, reserve = 534, peak = 550.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/clk_out will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 803, reserve = 791, peak = 803.
PHY-1001 : End build detailed router design. 2.788989s wall, 1.640625s user + 0.015625s system = 1.656250s CPU (59.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 116992, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.467955s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (55.3%)

PHY-1001 : Current memory(MB): used = 837, reserve = 826, peak = 837.
PHY-1001 : End phase 1; 1.473573s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (55.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.77324e+06, over cnt = 666(0%), over = 671, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 841, reserve = 829, peak = 841.
PHY-1001 : End initial routed; 26.785429s wall, 16.875000s user + 0.093750s system = 16.968750s CPU (63.4%)

PHY-1001 : Update timing.....
PHY-1001 : 314/9569(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.857   |  -1040.419  |  382  
RUN-1001 :   Hold   |   0.080   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.550155s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (53.4%)

PHY-1001 : Current memory(MB): used = 848, reserve = 837, peak = 848.
PHY-1001 : End phase 2; 28.335645s wall, 17.703125s user + 0.093750s system = 17.796875s CPU (62.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 39 pins with SWNS -4.693ns STNS -1036.874ns FEP 382.
PHY-1001 : End OPT Iter 1; 0.253461s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (86.3%)

PHY-1022 : len = 1.77349e+06, over cnt = 695(0%), over = 700, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.379579s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (70.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.7517e+06, over cnt = 207(0%), over = 207, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.930702s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (57.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.74824e+06, over cnt = 40(0%), over = 40, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.352364s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (39.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.7484e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.160678s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (58.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.74827e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.130257s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (48.0%)

PHY-1001 : Update timing.....
PHY-1001 : 310/9569(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.693   |  -1038.057  |  382  
RUN-1001 :   Hold   |   0.080   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.576458s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (56.5%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 225 feed throughs used by 121 nets
PHY-1001 : End commit to database; 1.089618s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (44.5%)

PHY-1001 : Current memory(MB): used = 914, reserve = 905, peak = 914.
PHY-1001 : End phase 3; 4.811218s wall, 2.546875s user + 0.000000s system = 2.546875s CPU (52.9%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 29 pins with SWNS -4.415ns STNS -969.168ns FEP 381.
PHY-1001 : End OPT Iter 1; 0.285504s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (87.6%)

PHY-1022 : len = 1.74834e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.408898s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (65.0%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.415ns, -969.168ns, 381}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.74832e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.096939s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (16.1%)

PHY-1001 : Update timing.....
PHY-1001 : 307/9569(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.415   |  -970.099  |  381  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.591380s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (51.1%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 229 feed throughs used by 124 nets
PHY-1001 : End commit to database; 1.153734s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (32.5%)

PHY-1001 : Current memory(MB): used = 922, reserve = 913, peak = 922.
PHY-1001 : End phase 4; 3.274589s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (45.3%)

PHY-1003 : Routed, final wirelength = 1.74832e+06
PHY-1001 : Current memory(MB): used = 924, reserve = 916, peak = 924.
PHY-1001 : End export database. 0.030961s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (50.5%)

PHY-1001 : End detail routing;  40.947851s wall, 24.328125s user + 0.109375s system = 24.437500s CPU (59.7%)

RUN-1003 : finish command "route" in  43.261287s wall, 25.609375s user + 0.156250s system = 25.765625s CPU (59.6%)

RUN-1004 : used memory is 872 MB, reserved memory is 862 MB, peak memory is 924 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     7996   out of  19600   40.80%
#reg                     3112   out of  19600   15.88%
#le                      8450
  #lut only              5338   out of   8450   63.17%
  #reg only               454   out of   8450    5.37%
  #lut&reg               2658   out of   8450   31.46%
#dsp                        3   out of     29   10.34%
#bram                      15   out of     64   23.44%
  #bram9k                  15
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1568
#2        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    258
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    244
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 77
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    52
#6        sdram_top_inst/clk_out                   GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                  |8450   |7273    |723     |3124    |23      |3       |
|  ISP                       |AHBISP                                        |1378   |726     |339     |760     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                             |597    |253     |145     |324     |8       |0       |
|      u_fifo_1              |fifo_buf                                      |79     |22      |18      |54      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |0       |0       |8       |2       |0       |
|      u_fifo_2              |fifo_buf                                      |64     |28      |18      |35      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |2      |2       |0       |2       |2       |0       |
|      u_fifo_3              |fifo_buf                                      |70     |40      |18      |36      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |7      |3       |0       |7       |2       |0       |
|      u_fifo_4              |fifo_buf                                      |65     |23      |18      |38      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |6      |0       |0       |6       |2       |0       |
|    u_bypass                |bypass                                        |128    |88      |40      |33      |0       |0       |
|    u_demosaic              |demosaic                                      |453    |216     |142     |290     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                    |104    |37      |31      |73      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                    |80     |33      |27      |52      |0       |0       |
|      u_conv_mask4          |conv_mask4                                    |82     |37      |27      |56      |0       |0       |
|      u_conv_mask6          |conv_mask6                                    |91     |45      |33      |72      |0       |0       |
|    u_gamma                 |gamma                                         |27     |27      |0       |16      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                     |12     |12      |0       |9       |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                     |7      |7       |0       |5       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                     |8      |8       |0       |2       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                          |11     |7       |4       |4       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                              |11     |7       |4       |4       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                             |16     |12      |0       |15      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                             |26     |24      |0       |17      |0       |0       |
|  RAM_CODE                  |Block_RAM                                     |4      |4       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                     |2      |2       |0       |1       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                      |3      |3       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                            |28     |11      |0       |28      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                               |5      |5       |0       |3       |0       |0       |
|  U_sdram                   |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                              |9      |9       |0       |7       |0       |0       |
|  clk_gen_inst              |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                   |134    |83      |18      |109     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                         |7      |2       |0       |7       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |41     |28      |0       |41      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |34     |30      |0       |34      |0       |0       |
|  kb                        |Keyboard                                      |88     |72      |16      |42      |0       |0       |
|  sd_reader                 |sd_reader                                     |702    |590     |100     |335     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                    |298    |262     |34      |153     |0       |0       |
|  sdram_top_inst            |sdram_top                                     |746    |556     |124     |425     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                     |427    |285     |78      |289     |6       |0       |
|      rd_fifo_data          |fifo_data                                     |156    |86      |24      |119     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                           |15     |12      |0       |15      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |33     |21      |0       |33      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |39     |29      |0       |39      |0       |0       |
|      wr_fifo_data          |fifo_data                                     |168    |120     |30      |130     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                           |29     |22      |0       |29      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |36     |27      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |40     |39      |0       |38      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                    |310    |262     |46      |132     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                   |56     |44      |12      |20      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                   |52     |52      |0       |17      |0       |0       |
|      sdram_init_inst       |sdram_init                                    |44     |38      |4       |28      |0       |0       |
|      sdram_read_inst       |sdram_read                                    |100    |82      |18      |33      |0       |0       |
|      sdram_write_inst      |sdram_write                                   |58     |46      |12      |34      |0       |0       |
|  u_logic                   |cortexm0ds_logic                              |5113   |5057    |51      |1334    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                      |151    |84      |65      |31      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5323  
    #2          2       2076  
    #3          3       736   
    #4          4       597   
    #5        5-10      892   
    #6        11-50     503   
    #7       51-100      19   
    #8       101-500     1    
  Average     3.16            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.354946s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (104.9%)

RUN-1004 : used memory is 872 MB, reserved memory is 863 MB, peak memory is 927 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44506, tnet num: 10198, tinst num: 4483, tnode num: 52224, tedge num: 75360.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 5. Number of clock nets = 6 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 7419571ecd4dd60b891a51d32c11b39a58f68b625c562a9a9cb03610bf121b46 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4483
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10200, pip num: 115894
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 229
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3123 valid insts, and 315940 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010011100000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  16.190995s wall, 89.046875s user + 1.062500s system = 90.109375s CPU (556.5%)

RUN-1004 : used memory is 921 MB, reserved memory is 915 MB, peak memory is 1095 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240515_165123.log"
