0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/11248/Desktop/FPGA/wyj_test_3-5/wyj_test_3-5.gen/sources_1/bd/wyj_test_3_5/hdl/wyj_test_3_5_wrapper.v,1745727948,verilog,,,,wyj_test_3_5_wrapper,,,../../../../wyj_test_3-5.gen/sources_1/bd/wyj_test_3_5/ipshared/3cbc,,,,,
C:/Users/11248/Desktop/FPGA/wyj_test_3-5/wyj_test_3-5.ip_user_files/bd/wyj_test_3_5/ip/wyj_test_3_5_clk_wiz_0_0/wyj_test_3_5_clk_wiz_0_0.v,1745727948,verilog,,C:/Users/11248/Desktop/FPGA/wyj_test_3-5/wyj_test_3-5.ip_user_files/bd/wyj_test_3_5/sim/wyj_test_3_5.v,,wyj_test_3_5_clk_wiz_0_0,,,../../../../wyj_test_3-5.gen/sources_1/bd/wyj_test_3_5/ipshared/3cbc,,,,,
C:/Users/11248/Desktop/FPGA/wyj_test_3-5/wyj_test_3-5.ip_user_files/bd/wyj_test_3_5/ip/wyj_test_3_5_clk_wiz_0_0/wyj_test_3_5_clk_wiz_0_0_clk_wiz.v,1745727948,verilog,,C:/Users/11248/Desktop/FPGA/wyj_test_3-5/wyj_test_3-5.ip_user_files/bd/wyj_test_3_5/ip/wyj_test_3_5_clk_wiz_0_0/wyj_test_3_5_clk_wiz_0_0.v,,wyj_test_3_5_clk_wiz_0_0_clk_wiz,,,../../../../wyj_test_3-5.gen/sources_1/bd/wyj_test_3_5/ipshared/3cbc,,,,,
C:/Users/11248/Desktop/FPGA/wyj_test_3-5/wyj_test_3-5.ip_user_files/bd/wyj_test_3_5/sim/wyj_test_3_5.v,1745727948,verilog,,C:/Users/11248/Desktop/FPGA/wyj_test_3-5/wyj_test_3-5.gen/sources_1/bd/wyj_test_3_5/hdl/wyj_test_3_5_wrapper.v,,wyj_test_3_5,,,../../../../wyj_test_3-5.gen/sources_1/bd/wyj_test_3_5/ipshared/3cbc,,,,,
C:/Users/11248/Desktop/FPGA/wyj_test_3-5/wyj_test_3-5.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
