C:/Users/swagg/OneDrive/Desktop/PVLSI/Projektovanje-VLSI/z4-kvadrata-b/Three_state.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/swagg/OneDrive/Desktop/PVLSI/Projektovanje-VLSI/z4-kvadrata-b/Three_state.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Three_state
-- Compiling architecture Three_state of Three_state

} {} {}} C:/Users/swagg/OneDrive/Desktop/PVLSI/Projektovanje-VLSI/z4-kvadrata-b/MAR.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/swagg/OneDrive/Desktop/PVLSI/Projektovanje-VLSI/z4-kvadrata-b/MAR.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity MAR
-- Compiling architecture MAR of MAR

} {} {}} C:/Users/swagg/OneDrive/Desktop/PVLSI/Projektovanje-VLSI/z4-kvadrata-b/DEFS.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/swagg/OneDrive/Desktop/PVLSI/Projektovanje-VLSI/z4-kvadrata-b/DEFS.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package DEFS

} {} {}} C:/Users/swagg/OneDrive/Desktop/PVLSI/Projektovanje-VLSI/z4-kvadrata-b/pc.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/swagg/OneDrive/Desktop/PVLSI/Projektovanje-VLSI/z4-kvadrata-b/pc.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pc
-- Compiling architecture pc_arch of pc

} {} {}} C:/Users/swagg/OneDrive/Desktop/PVLSI/Projektovanje-VLSI/z4-kvadrata-b/IR.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/swagg/OneDrive/Desktop/PVLSI/Projektovanje-VLSI/z4-kvadrata-b/IR.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity IR
-- Compiling architecture IR of IR

} {} {}} C:/Users/swagg/OneDrive/Desktop/PVLSI/Projektovanje-VLSI/z4-kvadrata-b/controller.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/swagg/OneDrive/Desktop/PVLSI/Projektovanje-VLSI/z4-kvadrata-b/controller.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package DEFS
-- Compiling entity Controller
-- Compiling architecture Controller of Controller

} {} {}} C:/Users/swagg/OneDrive/Desktop/PVLSI/Projektovanje-VLSI/z4-kvadrata-b/Debounce.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/swagg/OneDrive/Desktop/PVLSI/Projektovanje-VLSI/z4-kvadrata-b/Debounce.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity Debounce
-- Compiling architecture Debounce of Debounce

} {} {}} C:/Users/swagg/OneDrive/Desktop/PVLSI/Projektovanje-VLSI/z4-kvadrata-b/memory.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/swagg/OneDrive/Desktop/PVLSI/Projektovanje-VLSI/z4-kvadrata-b/memory.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity memory
-- Compiling architecture SYN of memory

} {} {}} C:/Users/swagg/OneDrive/Desktop/PVLSI/Projektovanje-VLSI/z4-kvadrata-b/ALU.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/swagg/OneDrive/Desktop/PVLSI/Projektovanje-VLSI/z4-kvadrata-b/ALU.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package DEFS
-- Compiling entity ALU
-- Compiling architecture ALU of ALU

} {} {}} C:/Users/swagg/OneDrive/Desktop/PVLSI/Projektovanje-VLSI/z4-kvadrata-b/microcontroller_TB.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/swagg/OneDrive/Desktop/PVLSI/Projektovanje-VLSI/z4-kvadrata-b/microcontroller_TB.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity microcontroller_tb
-- Compiling architecture TB_ARCHITECTURE of microcontroller_tb
-- Compiling configuration TESTBENCH_FOR_microcontroller
-- Loading entity microcontroller_tb
-- Loading architecture TB_ARCHITECTURE of microcontroller_tb
-- Loading entity microcontroller

} {} {}} C:/Users/swagg/OneDrive/Desktop/PVLSI/Projektovanje-VLSI/z4-kvadrata-b/SevenSegDec.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/swagg/OneDrive/Desktop/PVLSI/Projektovanje-VLSI/z4-kvadrata-b/SevenSegDec.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity SevenSegDec
-- Compiling architecture SevenSegDec of SevenSegDec

} {} {}} C:/Users/swagg/OneDrive/Desktop/PVLSI/Projektovanje-VLSI/z4-kvadrata-b/Reg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/swagg/OneDrive/Desktop/PVLSI/Projektovanje-VLSI/z4-kvadrata-b/Reg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Reg
-- Compiling architecture Reg of Reg

} {} {}} C:/Users/swagg/OneDrive/Desktop/PVLSI/Projektovanje-VLSI/z4-kvadrata-b/microcontroller.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/swagg/OneDrive/Desktop/PVLSI/Projektovanje-VLSI/z4-kvadrata-b/microcontroller.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity microcontroller
-- Compiling architecture microcontroller of microcontroller

} {} {}}
