module serial_adder (
    input clk,
    input reset,
    input shift_control,
    input serial_in,
    output reg sum_out
);

    reg [7:0] A, B;
    reg carry;
    wire a_bit, b_bit;
    
    assign a_bit = A[0];
    assign b_bit = B[0];

    always @(posedge clk or posedge reset) begin
        if (reset) begin
            A <= 0;
            B <= 0;
            carry <= 0;
            sum_out <= 0;
        end else if (shift_control) begin
            {carry, sum_out} <= a_bit + b_bit + carry;
            A <= A >> 1;
            B <= B >> 1;
        end
    end
endmodule
