Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/hp/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/hp/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/hp/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/home/hp/openlane2/project1/runs/RUN_2025-09-14_22-17-56/33-openroad-detailedplacement/Systolic4x4_serial_io.odb'…
Reading design constraints file at 'constraints.sdc'…
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting RC values…
[INFO] Configuring cts characterization…
[INFO] Performing clock tree synthesis…
[INFO] Looking for the following net(s): clk
[INFO] Running Clock Tree Synthesis…
[INFO CTS-0050] Root buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0051] Sink buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sky130_fd_sc_hd__clkbuf_2
                    sky130_fd_sc_hd__clkbuf_4
                    sky130_fd_sc_hd__clkbuf_8
[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 56 sinks.
[WARNING CTS-0041] Net "net8" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "C_out_serial_clk" has 0 sinks. Skipping...
[INFO CTS-0007] Net "A_in_serial_clk" found for clock "A_in_serial_clk".
[INFO CTS-0010]  Clock net "A_in_serial_clk" has 146 sinks.
[INFO CTS-0007] Net "B_in_serial_clk" found for clock "B_in_serial_clk".
[INFO CTS-0010]  Clock net "B_in_serial_clk" has 146 sinks.
[INFO CTS-0008] TritonCTS found 3 clock nets.
[INFO CTS-0097] Characterization used 3 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 56.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(7165, 66580), (56775, 156460)].
[INFO CTS-0024]  Normalized sink region: [(0.526838, 4.89559), (4.17463, 11.5044)].
[INFO CTS-0025]     Width:  3.6478.
[INFO CTS-0026]     Height: 6.6088.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 28
    Sub-region size: 3.6478 X 3.3044
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 14
    Sub-region size: 1.8239 X 3.3044
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 56.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net A_in_serial_clk.
[INFO CTS-0028]  Total number of sinks: 146.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(68805, 15020), (181435, 104660)].
[INFO CTS-0024]  Normalized sink region: [(5.05919, 1.10441), (13.3408, 7.69559)].
[INFO CTS-0025]     Width:  8.2816.
[INFO CTS-0026]     Height: 6.5912.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 73
    Sub-region size: 4.1408 X 6.5912
[INFO CTS-0034]     Segment length (rounded): 2.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 37
    Sub-region size: 4.1408 X 3.2956
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 19
    Sub-region size: 2.0704 X 3.2956
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 4
    Direction: Vertical
    Sinks per sub-region: 10
    Sub-region size: 2.0704 X 1.6478
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 146.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net B_in_serial_clk.
[INFO CTS-0028]  Total number of sinks: 146.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(57765, 110100), (177295, 186260)].
[INFO CTS-0024]  Normalized sink region: [(4.24743, 8.09559), (13.0364, 13.6956)].
[INFO CTS-0025]     Width:  8.7890.
[INFO CTS-0026]     Height: 5.6000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 73
    Sub-region size: 4.3945 X 5.6000
[INFO CTS-0034]     Segment length (rounded): 2.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 37
    Sub-region size: 4.3945 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 19
    Sub-region size: 2.1972 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 4
    Direction: Vertical
    Sinks per sub-region: 10
    Sub-region size: 2.1972 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 146.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 12:1, 13:2, 18:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 17 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 17 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:2, 8:4, 9:4, 10:2, 11:4..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0018]     Created 17 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 17 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:4, 8:2, 9:3, 10:5, 11:1, 14:1..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 59
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 112.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Leaf load cells 30
[INFO CTS-0098] Clock net "A_in_serial_clk"
[INFO CTS-0099]  Sinks 158
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 196.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Leaf load cells 30
[INFO CTS-0098] Clock net "B_in_serial_clk"
[INFO CTS-0099]  Sinks 161
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 146.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Leaf load cells 30
[INFO] Repairing long wires on clock nets…
[INFO RSZ-0058] Using max wire length 6335um.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               132     495.48
  Tap cell                                442     553.03
  Buffer                                    1       5.00
  Clock buffer                             46     689.41
  Timing Repair Buffer                     14     195.19
  Inverter                                 18      67.56
  Clock inverter                           24     332.82
  Sequential cell                         347    8698.34
  Multi-Input combinational cell          511    4620.68
  Total                                  1535   15657.52
Writing OpenROAD database to '/home/hp/openlane2/project1/runs/RUN_2025-09-14_22-17-56/34-openroad-cts/Systolic4x4_serial_io.odb'…
Writing netlist to '/home/hp/openlane2/project1/runs/RUN_2025-09-14_22-17-56/34-openroad-cts/Systolic4x4_serial_io.nl.v'…
Writing powered netlist to '/home/hp/openlane2/project1/runs/RUN_2025-09-14_22-17-56/34-openroad-cts/Systolic4x4_serial_io.pnl.v'…
Writing layout to '/home/hp/openlane2/project1/runs/RUN_2025-09-14_22-17-56/34-openroad-cts/Systolic4x4_serial_io.def'…
Writing timing constraints to '/home/hp/openlane2/project1/runs/RUN_2025-09-14_22-17-56/34-openroad-cts/Systolic4x4_serial_io.sdc'…
[INFO] Legalizing…
Placement Analysis
---------------------------------
total displacement        538.2 u
average displacement        0.3 u
max displacement           13.3 u
original HPWL           11999.6 u
legalized HPWL          12860.6 u
delta HPWL                    7 %

[INFO DPL-0020] Mirrored 266 instances
[INFO DPL-0021] HPWL before           12860.6 u
[INFO DPL-0022] HPWL after            12277.7 u
[INFO DPL-0023] HPWL delta               -4.5 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               132     495.48
  Tap cell                                442     553.03
  Buffer                                    1       5.00
  Clock buffer                             46     689.41
  Timing Repair Buffer                     14     195.19
  Inverter                                 18      67.56
  Clock inverter                           24     332.82
  Sequential cell                         347    8698.34
  Multi-Input combinational cell          511    4620.68
  Total                                  1535   15657.52
Writing OpenROAD database to '/home/hp/openlane2/project1/runs/RUN_2025-09-14_22-17-56/34-openroad-cts/Systolic4x4_serial_io.odb'…
Writing netlist to '/home/hp/openlane2/project1/runs/RUN_2025-09-14_22-17-56/34-openroad-cts/Systolic4x4_serial_io.nl.v'…
Writing powered netlist to '/home/hp/openlane2/project1/runs/RUN_2025-09-14_22-17-56/34-openroad-cts/Systolic4x4_serial_io.pnl.v'…
Writing layout to '/home/hp/openlane2/project1/runs/RUN_2025-09-14_22-17-56/34-openroad-cts/Systolic4x4_serial_io.def'…
Writing timing constraints to '/home/hp/openlane2/project1/runs/RUN_2025-09-14_22-17-56/34-openroad-cts/Systolic4x4_serial_io.sdc'…
%OL_CREATE_REPORT cts.rpt
[INFO CTS-0003] Total number of Clock Roots: 3.
[INFO CTS-0004] Total number of Buffers Inserted: 39.
[INFO CTS-0005] Total number of Clock Subnets: 39.
[INFO CTS-0006] Total number of Sinks: 348.
%OL_END_REPORT
