

================================================================
== Vivado HLS Report for 'b_sort_hw'
================================================================
* Date:           Tue Jun 20 15:08:20 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        TEST
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.735|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   72|  882|   72|  882|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1     |   10|   10|         1|          -|          -|     10|    no    |
        |- Loop 2     |   20|   20|         2|          -|          -|     10|    no    |
        |- Loop 3     |   18|  828|  2 ~ 92  |          -|          -|      9|    no    |
        | + Loop 3.1  |    0|   90|  4 ~ 10  |          -|          -| 0 ~ 9 |    no    |
        |- Loop 4     |   20|   20|         2|          -|          -|     10|    no    |
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    662|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     406|    793|    -|
|Memory           |        2|      -|      64|      5|    0|
|Multiplexer      |        -|      -|       -|    251|    -|
|Register         |        -|      -|     200|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     670|   1711|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |b_sort_hw_fcmp_32cud_U2  |b_sort_hw_fcmp_32cud  |        0|      0|   66|  239|    0|
    |b_sort_hw_sitofp_bkb_U1  |b_sort_hw_sitofp_bkb  |        0|      0|  340|  554|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      0|  406|  793|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |      Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |arr1_U    |b_sort_hw_arr1    |        0|  64|   5|    0|    10|   32|     1|          320|
    |result_U  |b_sort_hw_result  |        2|   0|   0|    0|    10|   32|     1|          320|
    +----------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                  |        2|  64|   5|    0|    20|   64|     2|          640|
    +----------+------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |add_ln339_fu_436_p2        |     +    |      0|  0|   15|           9|           8|
    |add_ln34_fu_322_p2         |     +    |      0|  0|   13|           4|           2|
    |i_2_fu_277_p2              |     +    |      0|  0|   13|           4|           1|
    |i_3_fu_539_p2              |     +    |      0|  0|   13|           4|           1|
    |i_4_fu_306_p2              |     +    |      0|  0|   13|           4|           1|
    |i_fu_255_p2                |     +    |      0|  0|   13|           4|           1|
    |j_fu_294_p2                |     +    |      0|  0|   13|           4|           1|
    |result_V_1_fu_522_p2       |     -    |      0|  0|   39|           1|          32|
    |sub_ln1311_fu_450_p2       |     -    |      0|  0|   15|           7|           8|
    |and_ln38_1_fu_404_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln38_fu_398_p2         |    and   |      0|  0|    2|           1|           1|
    |ap_block_state2            |    and   |      0|  0|    2|           1|           1|
    |io_acc_block_signal_op137  |    and   |      0|  0|    2|           1|           1|
    |io_acc_block_signal_op36   |    and   |      0|  0|    2|           1|           1|
    |icmp_ln19_fu_249_p2        |   icmp   |      0|  0|    9|           4|           4|
    |icmp_ln29_fu_271_p2        |   icmp   |      0|  0|    9|           4|           4|
    |icmp_ln34_fu_288_p2        |   icmp   |      0|  0|    9|           4|           4|
    |icmp_ln35_fu_300_p2        |   icmp   |      0|  0|    9|           4|           4|
    |icmp_ln38_1_fu_368_p2      |   icmp   |      0|  0|   18|          23|           1|
    |icmp_ln38_2_fu_380_p2      |   icmp   |      0|  0|   11|           8|           2|
    |icmp_ln38_3_fu_386_p2      |   icmp   |      0|  0|   18|          23|           1|
    |icmp_ln38_fu_362_p2        |   icmp   |      0|  0|   11|           8|           2|
    |icmp_ln48_fu_533_p2        |   icmp   |      0|  0|    9|           4|           4|
    |tmp_last_V_fu_550_p2       |   icmp   |      0|  0|    9|           4|           4|
    |r_V_fu_480_p2              |   lshr   |      0|  0|   73|          25|          25|
    |or_ln38_1_fu_392_p2        |    or    |      0|  0|    2|           1|           1|
    |or_ln38_fu_374_p2          |    or    |      0|  0|    2|           1|           1|
    |p_Val2_5_fu_514_p3         |  select  |      0|  0|   32|           1|          32|
    |p_Val2_6_fu_527_p3         |  select  |      0|  0|   32|           1|          32|
    |ush_fu_460_p3              |  select  |      0|  0|    9|           1|           9|
    |r_V_1_fu_486_p2            |    shl   |      0|  0|  243|          79|          79|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |Total                      |          |      0|  0|  662|         241|         269|
    +---------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  89|         18|    1|         18|
    |arr1_address0          |  15|          3|    4|         12|
    |i1_0_reg_183           |   9|          2|    4|          8|
    |i2_0_reg_217           |   9|          2|    4|          8|
    |i_0_reg_172            |   9|          2|    4|          8|
    |i_1_reg_228            |   9|          2|    4|          8|
    |indvars_iv_reg_194     |   9|          2|    4|          8|
    |input_V_data_blk_n     |   9|          2|    1|          2|
    |input_V_last_V_blk_n   |   9|          2|    1|          2|
    |j_0_reg_206            |   9|          2|    4|          8|
    |output_V_data_blk_n    |   9|          2|    1|          2|
    |output_V_last_V_blk_n  |   9|          2|    1|          2|
    |result_address0        |  21|          4|    4|         16|
    |result_address1        |  21|          4|    4|         16|
    |result_d0              |  15|          3|   32|         96|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 251|         52|   73|        214|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |and_ln38_1_reg_628     |   1|   0|    1|          0|
    |ap_CS_fsm              |  17|   0|   17|          0|
    |i1_0_reg_183           |   4|   0|    4|          0|
    |i2_0_reg_217           |   4|   0|    4|          0|
    |i_0_reg_172            |   4|   0|    4|          0|
    |i_1_reg_228            |   4|   0|    4|          0|
    |i_2_reg_567            |   4|   0|    4|          0|
    |i_3_reg_651            |   4|   0|    4|          0|
    |i_4_reg_593            |   4|   0|    4|          0|
    |indvars_iv_reg_194     |   4|   0|    4|          0|
    |j_0_reg_206            |   4|   0|    4|          0|
    |j_reg_585              |   4|   0|    4|          0|
    |p_Result_s_reg_632     |   1|   0|    1|          0|
    |p_Val2_5_reg_637       |  32|   0|   32|          0|
    |p_Val2_6_reg_643       |  32|   0|   32|          0|
    |result_addr_2_reg_598  |   4|   0|    4|          0|
    |result_addr_3_reg_604  |   4|   0|    4|          0|
    |result_load_1_reg_621  |  32|   0|   32|          0|
    |result_load_reg_615    |  32|   0|   32|          0|
    |tmp_last_V_reg_661     |   1|   0|    1|          0|
    |zext_ln31_reg_572      |   4|   0|   64|         60|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 200|   0|  260|         60|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+------------------------+-----+-----+--------------+-----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_none |    b_sort_hw    | return value |
|ap_rst                  |  in |    1| ap_ctrl_none |    b_sort_hw    | return value |
|input_V_data_dout       |  in |   32|    ap_fifo   |   input_V_data  |    pointer   |
|input_V_data_empty_n    |  in |    1|    ap_fifo   |   input_V_data  |    pointer   |
|input_V_data_read       | out |    1|    ap_fifo   |   input_V_data  |    pointer   |
|input_V_last_V_dout     |  in |    1|    ap_fifo   |  input_V_last_V |    pointer   |
|input_V_last_V_empty_n  |  in |    1|    ap_fifo   |  input_V_last_V |    pointer   |
|input_V_last_V_read     | out |    1|    ap_fifo   |  input_V_last_V |    pointer   |
|output_V_data_din       | out |   32|    ap_fifo   |  output_V_data  |    pointer   |
|output_V_data_full_n    |  in |    1|    ap_fifo   |  output_V_data  |    pointer   |
|output_V_data_write     | out |    1|    ap_fifo   |  output_V_data  |    pointer   |
|output_V_last_V_din     | out |    1|    ap_fifo   | output_V_last_V |    pointer   |
|output_V_last_V_full_n  |  in |    1|    ap_fifo   | output_V_last_V |    pointer   |
|output_V_last_V_write   | out |    1|    ap_fifo   | output_V_last_V |    pointer   |
+------------------------+-----+-----+--------------+-----------------+--------------+

