<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.19">
  <compounddef id="d2/d14/rTwoBFStage_8vhd" kind="file" language="VHDL">
    <compoundname>rTwoBFStage.vhd</compoundname>
    <innerclass refid="dd/dc9/classrTwoBFStage" prot="public">rTwoBFStage</innerclass>
    <innerclass refid="da/d82/classrTwoBFStage_1_1str" prot="private">rTwoBFStage::str</innerclass>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">--------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="2"><highlight class="comment">--</highlight></codeline>
<codeline lineno="3"><highlight class="comment">--<sp/>Copyright<sp/>2020</highlight></codeline>
<codeline lineno="4"><highlight class="comment">--<sp/>ASTRON<sp/>(Netherlands<sp/>Institute<sp/>for<sp/>Radio<sp/>Astronomy)<sp/>&lt;http://www.astron.nl/&gt;</highlight></codeline>
<codeline lineno="5"><highlight class="comment">--<sp/>P.O.Box<sp/>2,<sp/>7990<sp/>AA<sp/>Dwingeloo,<sp/>The<sp/>Netherlands</highlight></codeline>
<codeline lineno="6"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="7"><highlight class="comment">--<sp/>Licensed<sp/>under<sp/>the<sp/>Apache<sp/>License,<sp/>Version<sp/>2.0<sp/>(the<sp/>&quot;License&quot;);</highlight></codeline>
<codeline lineno="8"><highlight class="comment">--<sp/>you<sp/>may<sp/>not<sp/>use<sp/>this<sp/>file<sp/>except<sp/>in<sp/>compliance<sp/>with<sp/>the<sp/>License.</highlight></codeline>
<codeline lineno="9"><highlight class="comment">--<sp/>You<sp/>may<sp/>obtain<sp/>a<sp/>copy<sp/>of<sp/>the<sp/>License<sp/>at</highlight></codeline>
<codeline lineno="10"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="11"><highlight class="comment">--<sp/><sp/><sp/><sp/><sp/>http://www.apache.org/licenses/LICENSE-2.0</highlight></codeline>
<codeline lineno="12"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="13"><highlight class="comment">--<sp/>Unless<sp/>required<sp/>by<sp/>applicable<sp/>law<sp/>or<sp/>agreed<sp/>to<sp/>in<sp/>writing,<sp/>software</highlight></codeline>
<codeline lineno="14"><highlight class="comment">--<sp/>distributed<sp/>under<sp/>the<sp/>License<sp/>is<sp/>distributed<sp/>on<sp/>an<sp/>&quot;AS<sp/>IS&quot;<sp/>BASIS,</highlight></codeline>
<codeline lineno="15"><highlight class="comment">--<sp/>WITHOUT<sp/>WARRANTIES<sp/>OR<sp/>CONDITIONS<sp/>OF<sp/>ANY<sp/>KIND,<sp/>either<sp/>express<sp/>or<sp/>implied.</highlight></codeline>
<codeline lineno="16"><highlight class="comment">--<sp/>See<sp/>the<sp/>License<sp/>for<sp/>the<sp/>specific<sp/>language<sp/>governing<sp/>permissions<sp/>and</highlight></codeline>
<codeline lineno="17"><highlight class="comment">--<sp/>limitations<sp/>under<sp/>the<sp/>License.</highlight></codeline>
<codeline lineno="18"><highlight class="comment">--</highlight></codeline>
<codeline lineno="19"><highlight class="comment">--------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="20"></codeline>
<codeline lineno="21" refid="dd/dc9/classrTwoBFStage_1a29b870e2995b8bd809601488c822adad" refkind="member"><highlight class="vhdlkeyword">library<sp/></highlight><highlight class="keywordflow">ieee,<sp/>common_pkg_lib,<sp/>common_components_lib</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="22" refid="dd/dc9/classrTwoBFStage_1acd03516902501cd1c7296a98e22c6fcb" refkind="member"><highlight class="vhdlkeyword">use<sp/></highlight><highlight class="normal">IEEE.std_logic_1164.</highlight><highlight class="keywordflow">all</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="23" refid="dd/dc9/classrTwoBFStage_1a2ab0f5c2024b78be223a07febed70b0b" refkind="member"><highlight class="vhdlkeyword">use<sp/></highlight><highlight class="normal"><ref refid="dc/d77/classrTwoBF_1a52e8feec37d3182c926725569c712ce8" kindref="member">common_pkg_lib</ref>.common_pkg.</highlight><highlight class="keywordflow">all</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="24"></codeline>
<codeline lineno="25" refid="dd/dc9/classrTwoBFStage" refkind="compound"><highlight class="keywordflow">entity<sp/></highlight><highlight class="normal"><ref refid="dd/dc9/classrTwoBFStage" kindref="compound">rTwoBFStage</ref><sp/></highlight><highlight class="keywordflow">is</highlight></codeline>
<codeline lineno="26"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="27"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>--<sp/>generics<sp/>for<sp/>this<sp/>stage</highlight></codeline>
<codeline lineno="28" refid="dd/dc9/classrTwoBFStage_1ad423f7e95f137aee4ab8cbcd6c4ce189" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1ad423f7e95f137aee4ab8cbcd6c4ce189" kindref="member">g_nof_chan</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="29" refid="dd/dc9/classrTwoBFStage_1a5dd0d4a6da00bea6c30f71d1fcd08b0f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a5dd0d4a6da00bea6c30f71d1fcd08b0f" kindref="member">g_stage</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="30" refid="dd/dc9/classrTwoBFStage_1a777e800c179f1ee26ac6952c1c684f8b" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a777e800c179f1ee26ac6952c1c684f8b" kindref="member">g_bf_lat</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="31"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>--<sp/>generics<sp/>for<sp/>rTwoBF</highlight></codeline>
<codeline lineno="32" refid="dd/dc9/classrTwoBFStage_1a5a437908622f62e023dba86934b67f46" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a5a437908622f62e023dba86934b67f46" kindref="member">g_bf_use_zdly</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="33" refid="dd/dc9/classrTwoBFStage_1a29fc58e2ba44ddecb5e0342175b42059" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a29fc58e2ba44ddecb5e0342175b42059" kindref="member">g_bf_in_a_zdly</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="34"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a1ced56f1871afd46ad2d5a547af1e278" kindref="member">g_bf_out_d_zdly</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight></codeline>
<codeline lineno="35" refid="dd/dc9/classrTwoBFStage_1a1ced56f1871afd46ad2d5a547af1e278" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="36"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="37" refid="dd/dc9/classrTwoBFStage_1a50da91b765765ac486df1b41692e962f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="38" refid="dd/dc9/classrTwoBFStage_1ae106f17a2b73445119c8eb039d3e102e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1ae106f17a2b73445119c8eb039d3e102e" kindref="member">rst</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="39" refid="dd/dc9/classrTwoBFStage_1a49a562993216f997b21d6a881c0f72ad" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a49a562993216f997b21d6a881c0f72ad" kindref="member">in_re</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="40" refid="dd/dc9/classrTwoBFStage_1a3b3b91975d79b33245caaa02ecc51959" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a3b3b91975d79b33245caaa02ecc51959" kindref="member">in_im</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="41" refid="dd/dc9/classrTwoBFStage_1a3be166bb31449a4e95b74d5f66e28dd3" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a3be166bb31449a4e95b74d5f66e28dd3" kindref="member">in_val</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="42" refid="dd/dc9/classrTwoBFStage_1a8bdb8114f5697b1b7a502ecbe641cc37" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a8bdb8114f5697b1b7a502ecbe641cc37" kindref="member">in_sel</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="43" refid="dd/dc9/classrTwoBFStage_1a77c3a2ae46a92a6048e561c8e0a834f1" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a77c3a2ae46a92a6048e561c8e0a834f1" kindref="member">out_re</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">out</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="44" refid="dd/dc9/classrTwoBFStage_1a4dc77f30871b5e20cfa926396d780375" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a4dc77f30871b5e20cfa926396d780375" kindref="member">out_im</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">out</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="45" refid="dd/dc9/classrTwoBFStage_1a871c6adc4a6cfa475a6396d52e927bec" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a871c6adc4a6cfa475a6396d52e927bec" kindref="member">out_val</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">out</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="46"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1ac23bdaa9a8dea11633a8918475ccff54" kindref="member">out_sel</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">out</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic</highlight></codeline>
<codeline lineno="47" refid="dd/dc9/classrTwoBFStage_1ac23bdaa9a8dea11633a8918475ccff54" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="48"><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">entity</highlight><highlight class="normal"><sp/><ref refid="dd/dc9/classrTwoBFStage" kindref="compound">rTwoBFStage</ref>;</highlight></codeline>
<codeline lineno="49"></codeline>
<codeline lineno="50" refid="da/d82/classrTwoBFStage_1_1str" refkind="compound"><highlight class="keywordflow">architecture</highlight><highlight class="normal"><sp/><ref refid="da/d82/classrTwoBFStage_1_1str" kindref="compound">str</ref><sp/></highlight><highlight class="keywordflow">of</highlight><highlight class="normal"><sp/><ref refid="dd/dc9/classrTwoBFStage" kindref="compound">rTwoBFStage</ref><sp/></highlight><highlight class="keywordflow">is</highlight></codeline>
<codeline lineno="51"></codeline>
<codeline lineno="52"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Optionally<sp/>move<sp/>some<sp/>z-1<sp/>delay<sp/>into<sp/>this<sp/>BF<sp/>stage,<sp/>default<sp/>0</highlight></codeline>
<codeline lineno="53" refid="da/d82/classrTwoBFStage_1_1str_1a9f64fb1c23086163b264e0e083810087" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">constant</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a9f64fb1c23086163b264e0e083810087" kindref="member">c_bf_in_a_zdly</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">sel_a_b</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a5dd0d4a6da00bea6c30f71d1fcd08b0f" kindref="member">g_stage</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&gt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a5a437908622f62e023dba86934b67f46" kindref="member">g_bf_use_zdly</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a29fc58e2ba44ddecb5e0342175b42059" kindref="member">g_bf_in_a_zdly</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="54" refid="da/d82/classrTwoBFStage_1_1str_1a04542c68fc44b6f200d8cc707f1c4918" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">constant</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a04542c68fc44b6f200d8cc707f1c4918" kindref="member">c_bf_out_b_zdly</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">sel_a_b</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a5dd0d4a6da00bea6c30f71d1fcd08b0f" kindref="member">g_stage</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&gt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a5a437908622f62e023dba86934b67f46" kindref="member">g_bf_use_zdly</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a1ced56f1871afd46ad2d5a547af1e278" kindref="member">g_bf_out_d_zdly</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="55"></codeline>
<codeline lineno="56" refid="da/d82/classrTwoBFStage_1_1str_1a87be53004b337edc89137fa2aa8716d2" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">constant</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a87be53004b337edc89137fa2aa8716d2" kindref="member">c_bf_zdly</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a9f64fb1c23086163b264e0e083810087" kindref="member">c_bf_in_a_zdly</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">+</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a04542c68fc44b6f200d8cc707f1c4918" kindref="member">c_bf_out_b_zdly</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="57" refid="da/d82/classrTwoBFStage_1_1str_1a3577794a828872d2eb2245a8751bd947" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">constant</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a3577794a828872d2eb2245a8751bd947" kindref="member">c_feedback_zdly</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">pow2</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a5dd0d4a6da00bea6c30f71d1fcd08b0f" kindref="member">g_stage</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="58"></codeline>
<codeline lineno="59"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>The<sp/>BF<sp/>adds,<sp/>subtracts<sp/>or<sp/>passes<sp/>the<sp/>data<sp/>on,<sp/>so<sp/>typically<sp/>c_out_dat_w<sp/>=<sp/>c_in_dat_w<sp/>+<sp/>1</highlight></codeline>
<codeline lineno="60" refid="da/d82/classrTwoBFStage_1_1str_1a57c0f50acb04c297e9ca670bf353dbdb" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">constant</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a57c0f50acb04c297e9ca670bf353dbdb" kindref="member">c_in_dat_w</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a49a562993216f997b21d6a881c0f72ad" kindref="member">in_re</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlkeyword">length</highlight><highlight class="normal">;</highlight><highlight class="comment"><sp/>--<sp/>re<sp/>and<sp/>im<sp/>have<sp/>same<sp/>width</highlight></codeline>
<codeline lineno="61" refid="da/d82/classrTwoBFStage_1_1str_1a94e11e5ebb7d0a01c10262c5f426c4b2" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">constant</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a94e11e5ebb7d0a01c10262c5f426c4b2" kindref="member">c_out_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a77c3a2ae46a92a6048e561c8e0a834f1" kindref="member">out_re</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlkeyword">length</highlight><highlight class="normal">;</highlight><highlight class="comment"><sp/>--<sp/>re<sp/>and<sp/>im<sp/>have<sp/>same<sp/>width</highlight></codeline>
<codeline lineno="62"></codeline>
<codeline lineno="63"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Concatenate<sp/>im<sp/>&amp;<sp/>re<sp/>into<sp/>complex<sp/>data<sp/>to<sp/>potentially<sp/>ease<sp/>synthesis<sp/>to<sp/>make<sp/>more<sp/>efficient<sp/>use<sp/>of<sp/>block<sp/>RAM<sp/>memory<sp/>for<sp/>z-1<sp/>data<sp/>feedback<sp/>line</highlight></codeline>
<codeline lineno="64" refid="da/d82/classrTwoBFStage_1_1str_1a219ef66a25781019bf317d360bd6dbc3" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a219ef66a25781019bf317d360bd6dbc3" kindref="member">bf_complex</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">c_nof_complex</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a57c0f50acb04c297e9ca670bf353dbdb" kindref="member">c_in_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="65" refid="da/d82/classrTwoBFStage_1_1str_1a5bf84617b109138d9c819ba028abbe37" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a5bf84617b109138d9c819ba028abbe37" kindref="member">bf_complex_dly</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a219ef66a25781019bf317d360bd6dbc3" kindref="member">bf_complex</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="keywordflow">range</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="66" refid="da/d82/classrTwoBFStage_1_1str_1a55e924f3aefd2c06b0d50773e6167789" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a55e924f3aefd2c06b0d50773e6167789" kindref="member">bf_re</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a49a562993216f997b21d6a881c0f72ad" kindref="member">in_re</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="keywordflow">range</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="67" refid="da/d82/classrTwoBFStage_1_1str_1af84dfaddcd31da49659783aa0672ea63" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1af84dfaddcd31da49659783aa0672ea63" kindref="member">bf_re_dly</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a49a562993216f997b21d6a881c0f72ad" kindref="member">in_re</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="keywordflow">range</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="68" refid="da/d82/classrTwoBFStage_1_1str_1a26407a5a99e090d5755067f5f56a113b" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a26407a5a99e090d5755067f5f56a113b" kindref="member">bf_im</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a3b3b91975d79b33245caaa02ecc51959" kindref="member">in_im</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="keywordflow">range</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="69" refid="da/d82/classrTwoBFStage_1_1str_1a2d8290e06122807b1632dd14fbafbd61" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a2d8290e06122807b1632dd14fbafbd61" kindref="member">bf_im_dly</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a3b3b91975d79b33245caaa02ecc51959" kindref="member">in_im</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="keywordflow">range</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="70" refid="da/d82/classrTwoBFStage_1_1str_1a8dce787af1a3bb48d94d339fe45cc818" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a8dce787af1a3bb48d94d339fe45cc818" kindref="member">bf_sel</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="71" refid="da/d82/classrTwoBFStage_1_1str_1a6bd2b3775545e969708d3ef541aa17b6" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a6bd2b3775545e969708d3ef541aa17b6" kindref="member">bf_val</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="72" refid="da/d82/classrTwoBFStage_1_1str_1aee90cee6e173d8f155ce85fbae8a8b0a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1aee90cee6e173d8f155ce85fbae8a8b0a" kindref="member">bf_val_dly</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="73"></codeline>
<codeline lineno="74" refid="da/d82/classrTwoBFStage_1_1str_1af4012f796c3651cba239e1a017b6ecc8" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1af4012f796c3651cba239e1a017b6ecc8" kindref="member">stage_complex</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">c_nof_complex</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a94e11e5ebb7d0a01c10262c5f426c4b2" kindref="member">c_out_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="75" refid="da/d82/classrTwoBFStage_1_1str_1af323a048ee1c85e4ade77ac2f3ec86b7" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1af323a048ee1c85e4ade77ac2f3ec86b7" kindref="member">stage_complex_dly</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1af4012f796c3651cba239e1a017b6ecc8" kindref="member">stage_complex</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="keywordflow">range</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="76" refid="da/d82/classrTwoBFStage_1_1str_1aa86e61fe5c1a93d03e14ff9a7f5a3491" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1aa86e61fe5c1a93d03e14ff9a7f5a3491" kindref="member">stage_re</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a77c3a2ae46a92a6048e561c8e0a834f1" kindref="member">out_re</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="keywordflow">range</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="77" refid="da/d82/classrTwoBFStage_1_1str_1a4709e8528ac48e83f8439728c52b6475" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a4709e8528ac48e83f8439728c52b6475" kindref="member">stage_im</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a4dc77f30871b5e20cfa926396d780375" kindref="member">out_im</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="keywordflow">range</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="78" refid="da/d82/classrTwoBFStage_1_1str_1acbf81325151f9cc85ef4d2a0db369225" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1acbf81325151f9cc85ef4d2a0db369225" kindref="member">stage_sel</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="79" refid="da/d82/classrTwoBFStage_1_1str_1a5fe017222db7b6ec370249f41bef7b92" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a5fe017222db7b6ec370249f41bef7b92" kindref="member">stage_val</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="80"></codeline>
<codeline lineno="81"><highlight class="vhdlkeyword">begin</highlight></codeline>
<codeline lineno="82"></codeline>
<codeline lineno="83"><highlight class="comment"><sp/><sp/><sp/><sp/>------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="84"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>butterfly</highlight></codeline>
<codeline lineno="85"><highlight class="comment"><sp/><sp/><sp/><sp/>------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="86"></codeline>
<codeline lineno="87"><highlight class="normal"><sp/><sp/><sp/><sp/>u_bf_re<sp/>:<sp/></highlight><highlight class="keywordflow">entity</highlight><highlight class="normal"><sp/>work.<ref refid="dc/d77/classrTwoBF" kindref="compound">rTwoBF</ref></highlight></codeline>
<codeline lineno="88"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="89"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="dc/d77/classrTwoBF_1a302a62069272b57ab8f157ddd0f2ff43" kindref="member">g_in_a_zdly</ref><sp/><sp/>=&gt;<sp/><ref refid="da/d82/classrTwoBFStage_1_1str_1a9f64fb1c23086163b264e0e083810087" kindref="member">c_bf_in_a_zdly</ref>,</highlight></codeline>
<codeline lineno="90"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="dc/d77/classrTwoBF_1af8616f560a2b1b61561ad9ae8a1d3a73" kindref="member">g_out_d_zdly</ref><sp/>=&gt;<sp/><ref refid="da/d82/classrTwoBFStage_1_1str_1a04542c68fc44b6f200d8cc707f1c4918" kindref="member">c_bf_out_b_zdly</ref></highlight></codeline>
<codeline lineno="91"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="92"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="93"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="dc/d77/classrTwoBF_1aec3fb464350f4999866a4771531ecd24" kindref="member">clk</ref><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="dd/dc9/classrTwoBFStage_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref>,</highlight></codeline>
<codeline lineno="94"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="dc/d77/classrTwoBF_1a80d94276e404738c398b66d2b7ed0931" kindref="member">in_a</ref><sp/><sp/><sp/>=&gt;<sp/><ref refid="da/d82/classrTwoBFStage_1_1str_1af84dfaddcd31da49659783aa0672ea63" kindref="member">bf_re_dly</ref>,</highlight></codeline>
<codeline lineno="95"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="dc/d77/classrTwoBF_1a7ffc176a1117052c28cd6b3b53179f6d" kindref="member">in_b</ref><sp/><sp/><sp/>=&gt;<sp/><ref refid="dd/dc9/classrTwoBFStage_1a49a562993216f997b21d6a881c0f72ad" kindref="member">in_re</ref>,</highlight></codeline>
<codeline lineno="96"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="dc/d77/classrTwoBF_1a8bdb8114f5697b1b7a502ecbe641cc37" kindref="member">in_sel</ref><sp/>=&gt;<sp/><ref refid="dd/dc9/classrTwoBFStage_1a8bdb8114f5697b1b7a502ecbe641cc37" kindref="member">in_sel</ref>,</highlight></codeline>
<codeline lineno="97"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="dc/d77/classrTwoBF_1a203605699656bdaf3e9b841cabe6518a" kindref="member">in_val</ref><sp/>=&gt;<sp/><ref refid="dd/dc9/classrTwoBFStage_1a3be166bb31449a4e95b74d5f66e28dd3" kindref="member">in_val</ref>,</highlight></codeline>
<codeline lineno="98"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="dc/d77/classrTwoBF_1ad982d697f803c222f9255b1ae24758e8" kindref="member">out_c</ref><sp/><sp/>=&gt;<sp/><ref refid="da/d82/classrTwoBFStage_1_1str_1aa86e61fe5c1a93d03e14ff9a7f5a3491" kindref="member">stage_re</ref>,</highlight></codeline>
<codeline lineno="99"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="dc/d77/classrTwoBF_1adb63c560713267c64637a10e1627a5a7" kindref="member">out_d</ref><sp/><sp/>=&gt;<sp/><ref refid="da/d82/classrTwoBFStage_1_1str_1a55e924f3aefd2c06b0d50773e6167789" kindref="member">bf_re</ref></highlight></codeline>
<codeline lineno="100"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="101"></codeline>
<codeline lineno="102"><highlight class="normal"><sp/><sp/><sp/><sp/>u_bf_im<sp/>:<sp/></highlight><highlight class="keywordflow">entity</highlight><highlight class="normal"><sp/>work.<ref refid="dc/d77/classrTwoBF" kindref="compound">rTwoBF</ref></highlight></codeline>
<codeline lineno="103"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="104"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="dc/d77/classrTwoBF_1a302a62069272b57ab8f157ddd0f2ff43" kindref="member">g_in_a_zdly</ref><sp/><sp/>=&gt;<sp/><ref refid="da/d82/classrTwoBFStage_1_1str_1a9f64fb1c23086163b264e0e083810087" kindref="member">c_bf_in_a_zdly</ref>,</highlight></codeline>
<codeline lineno="105"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="dc/d77/classrTwoBF_1af8616f560a2b1b61561ad9ae8a1d3a73" kindref="member">g_out_d_zdly</ref><sp/>=&gt;<sp/><ref refid="da/d82/classrTwoBFStage_1_1str_1a04542c68fc44b6f200d8cc707f1c4918" kindref="member">c_bf_out_b_zdly</ref></highlight></codeline>
<codeline lineno="106"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="107"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="108"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="dc/d77/classrTwoBF_1aec3fb464350f4999866a4771531ecd24" kindref="member">clk</ref><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="dd/dc9/classrTwoBFStage_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref>,</highlight></codeline>
<codeline lineno="109"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="dc/d77/classrTwoBF_1a80d94276e404738c398b66d2b7ed0931" kindref="member">in_a</ref><sp/><sp/><sp/>=&gt;<sp/><ref refid="da/d82/classrTwoBFStage_1_1str_1a2d8290e06122807b1632dd14fbafbd61" kindref="member">bf_im_dly</ref>,</highlight></codeline>
<codeline lineno="110"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="dc/d77/classrTwoBF_1a7ffc176a1117052c28cd6b3b53179f6d" kindref="member">in_b</ref><sp/><sp/><sp/>=&gt;<sp/><ref refid="dd/dc9/classrTwoBFStage_1a3b3b91975d79b33245caaa02ecc51959" kindref="member">in_im</ref>,</highlight></codeline>
<codeline lineno="111"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="dc/d77/classrTwoBF_1a8bdb8114f5697b1b7a502ecbe641cc37" kindref="member">in_sel</ref><sp/>=&gt;<sp/><ref refid="dd/dc9/classrTwoBFStage_1a8bdb8114f5697b1b7a502ecbe641cc37" kindref="member">in_sel</ref>,</highlight></codeline>
<codeline lineno="112"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="dc/d77/classrTwoBF_1a203605699656bdaf3e9b841cabe6518a" kindref="member">in_val</ref><sp/>=&gt;<sp/><ref refid="dd/dc9/classrTwoBFStage_1a3be166bb31449a4e95b74d5f66e28dd3" kindref="member">in_val</ref>,</highlight></codeline>
<codeline lineno="113"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="dc/d77/classrTwoBF_1ad982d697f803c222f9255b1ae24758e8" kindref="member">out_c</ref><sp/><sp/>=&gt;<sp/><ref refid="da/d82/classrTwoBFStage_1_1str_1a4709e8528ac48e83f8439728c52b6475" kindref="member">stage_im</ref>,</highlight></codeline>
<codeline lineno="114"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="dc/d77/classrTwoBF_1adb63c560713267c64637a10e1627a5a7" kindref="member">out_d</ref><sp/><sp/>=&gt;<sp/><ref refid="da/d82/classrTwoBFStage_1_1str_1a26407a5a99e090d5755067f5f56a113b" kindref="member">bf_im</ref></highlight></codeline>
<codeline lineno="115"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="116"></codeline>
<codeline lineno="117"><highlight class="comment"><sp/><sp/><sp/><sp/>------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="118"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>feedback<sp/>fifo</highlight></codeline>
<codeline lineno="119"><highlight class="comment"><sp/><sp/><sp/><sp/>------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="120"></codeline>
<codeline lineno="121"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a8dce787af1a3bb48d94d339fe45cc818" kindref="member">bf_sel</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a8bdb8114f5697b1b7a502ecbe641cc37" kindref="member">in_sel</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="122"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a6bd2b3775545e969708d3ef541aa17b6" kindref="member">bf_val</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a3be166bb31449a4e95b74d5f66e28dd3" kindref="member">in_val</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="123"></codeline>
<codeline lineno="124"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a219ef66a25781019bf317d360bd6dbc3" kindref="member">bf_complex</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a26407a5a99e090d5755067f5f56a113b" kindref="member">bf_im</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&amp;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a55e924f3aefd2c06b0d50773e6167789" kindref="member">bf_re</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="125"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1af84dfaddcd31da49659783aa0672ea63" kindref="member">bf_re_dly</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a5bf84617b109138d9c819ba028abbe37" kindref="member">bf_complex_dly</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a57c0f50acb04c297e9ca670bf353dbdb" kindref="member">c_in_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="126"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a2d8290e06122807b1632dd14fbafbd61" kindref="member">bf_im_dly</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a5bf84617b109138d9c819ba028abbe37" kindref="member">bf_complex_dly</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a57c0f50acb04c297e9ca670bf353dbdb" kindref="member">c_in_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a57c0f50acb04c297e9ca670bf353dbdb" kindref="member">c_in_dat_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="127"></codeline>
<codeline lineno="128"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>share<sp/>FIFO<sp/>for<sp/>Im<sp/>&amp;<sp/>Re</highlight></codeline>
<codeline lineno="129"><highlight class="normal"><sp/><sp/><sp/><sp/>u_feedback<sp/>:<sp/></highlight><highlight class="keywordflow">entity</highlight><highlight class="normal"><sp/>common_components_lib.<ref refid="d6/ddb/classcommon__delay" kindref="compound">common_delay</ref></highlight></codeline>
<codeline lineno="130"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="131"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d6/ddb/classcommon__delay_1aa606d3c5f84e6a3856b0c58c5e8f3f26" kindref="member">g_dat_w</ref><sp/>=&gt;<sp/>bf_complex&apos;length,</highlight></codeline>
<codeline lineno="132"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d6/ddb/classcommon__delay_1ad003b1a7231a119f6e0c31bd22a78d55" kindref="member">g_depth</ref><sp/>=&gt;<sp/>c_feedback_zdly<sp/>*<sp/><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="normal">2**g_nof_chan</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/>-<sp/><ref refid="da/d82/classrTwoBFStage_1_1str_1a87be53004b337edc89137fa2aa8716d2" kindref="member">c_bf_zdly</ref></highlight></codeline>
<codeline lineno="133"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="134"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="135"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d6/ddb/classcommon__delay_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="dd/dc9/classrTwoBFStage_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref>,</highlight></codeline>
<codeline lineno="136"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d6/ddb/classcommon__delay_1a9e162f717010fc6c9a484616acf2a8db" kindref="member">in_dat</ref><sp/><sp/>=&gt;<sp/><ref refid="da/d82/classrTwoBFStage_1_1str_1a219ef66a25781019bf317d360bd6dbc3" kindref="member">bf_complex</ref>,</highlight></codeline>
<codeline lineno="137"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d6/ddb/classcommon__delay_1a7c6f1bd13167860b38ff6aa2a36a4b9a" kindref="member">in_val</ref><sp/><sp/>=&gt;<sp/><ref refid="da/d82/classrTwoBFStage_1_1str_1a6bd2b3775545e969708d3ef541aa17b6" kindref="member">bf_val</ref>,</highlight></codeline>
<codeline lineno="138"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d6/ddb/classcommon__delay_1a15eab8d2ac228eee18fb64b2aba83e28" kindref="member">out_dat</ref><sp/>=&gt;<sp/><ref refid="da/d82/classrTwoBFStage_1_1str_1a5bf84617b109138d9c819ba028abbe37" kindref="member">bf_complex_dly</ref></highlight></codeline>
<codeline lineno="139"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="140"></codeline>
<codeline lineno="141"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>compensate<sp/>for<sp/>feedback<sp/>fifo</highlight></codeline>
<codeline lineno="142"><highlight class="normal"><sp/><sp/><sp/><sp/>u_stage_sel<sp/>:<sp/></highlight><highlight class="keywordflow">entity</highlight><highlight class="normal"><sp/>common_components_lib.<ref refid="d5/dd7/classcommon__bit__delay" kindref="compound">common_bit_delay</ref></highlight></codeline>
<codeline lineno="143"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="144"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dd7/classcommon__bit__delay_1ad003b1a7231a119f6e0c31bd22a78d55" kindref="member">g_depth</ref><sp/>=&gt;<sp/>c_feedback_zdly<sp/>*<sp/><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="normal">2**g_nof_chan</highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="145"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="146"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="147"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dd7/classcommon__bit__delay_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="dd/dc9/classrTwoBFStage_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref>,</highlight></codeline>
<codeline lineno="148"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dd7/classcommon__bit__delay_1a0ebcfc65d6083066c6dd98dc8b3f093c" kindref="member">rst</ref><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="dd/dc9/classrTwoBFStage_1ae106f17a2b73445119c8eb039d3e102e" kindref="member">rst</ref>,</highlight></codeline>
<codeline lineno="149"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dd7/classcommon__bit__delay_1aa42d87caaed7cf76d96659c79fd08320" kindref="member">in_clr</ref><sp/><sp/>=&gt;<sp/>&apos;0&apos;,</highlight></codeline>
<codeline lineno="150"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dd7/classcommon__bit__delay_1a97aa1e13903f3136639f5e372d290144" kindref="member">in_val</ref><sp/><sp/>=&gt;<sp/><ref refid="da/d82/classrTwoBFStage_1_1str_1a6bd2b3775545e969708d3ef541aa17b6" kindref="member">bf_val</ref>,</highlight></codeline>
<codeline lineno="151"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dd7/classcommon__bit__delay_1aa70978d49f341a8de33c7e341882f41e" kindref="member">in_bit</ref><sp/><sp/>=&gt;<sp/><ref refid="da/d82/classrTwoBFStage_1_1str_1a8dce787af1a3bb48d94d339fe45cc818" kindref="member">bf_sel</ref>,</highlight></codeline>
<codeline lineno="152"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dd7/classcommon__bit__delay_1af3182dc9f8bd091d2c696849a37bcec3" kindref="member">out_bit</ref><sp/>=&gt;<sp/><ref refid="da/d82/classrTwoBFStage_1_1str_1acbf81325151f9cc85ef4d2a0db369225" kindref="member">stage_sel</ref></highlight></codeline>
<codeline lineno="153"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="154"></codeline>
<codeline lineno="155"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>compensate<sp/>for<sp/>feedback<sp/>fifo</highlight></codeline>
<codeline lineno="156"><highlight class="normal"><sp/><sp/><sp/><sp/>u_stage_val<sp/>:<sp/></highlight><highlight class="keywordflow">entity</highlight><highlight class="normal"><sp/>common_components_lib.<ref refid="d5/dd7/classcommon__bit__delay" kindref="compound">common_bit_delay</ref></highlight></codeline>
<codeline lineno="157"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="158"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dd7/classcommon__bit__delay_1ad003b1a7231a119f6e0c31bd22a78d55" kindref="member">g_depth</ref><sp/>=&gt;<sp/>c_feedback_zdly<sp/>*<sp/><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="normal">2**g_nof_chan</highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="159"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="160"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="161"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dd7/classcommon__bit__delay_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="dd/dc9/classrTwoBFStage_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref>,</highlight></codeline>
<codeline lineno="162"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dd7/classcommon__bit__delay_1a0ebcfc65d6083066c6dd98dc8b3f093c" kindref="member">rst</ref><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="dd/dc9/classrTwoBFStage_1ae106f17a2b73445119c8eb039d3e102e" kindref="member">rst</ref>,</highlight></codeline>
<codeline lineno="163"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dd7/classcommon__bit__delay_1aa42d87caaed7cf76d96659c79fd08320" kindref="member">in_clr</ref><sp/><sp/>=&gt;<sp/>&apos;0&apos;,</highlight></codeline>
<codeline lineno="164"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dd7/classcommon__bit__delay_1a97aa1e13903f3136639f5e372d290144" kindref="member">in_val</ref><sp/><sp/>=&gt;<sp/><ref refid="da/d82/classrTwoBFStage_1_1str_1a6bd2b3775545e969708d3ef541aa17b6" kindref="member">bf_val</ref>,</highlight></codeline>
<codeline lineno="165"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dd7/classcommon__bit__delay_1aa70978d49f341a8de33c7e341882f41e" kindref="member">in_bit</ref><sp/><sp/>=&gt;<sp/><ref refid="da/d82/classrTwoBFStage_1_1str_1a6bd2b3775545e969708d3ef541aa17b6" kindref="member">bf_val</ref>,</highlight></codeline>
<codeline lineno="166"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dd7/classcommon__bit__delay_1af3182dc9f8bd091d2c696849a37bcec3" kindref="member">out_bit</ref><sp/>=&gt;<sp/><ref refid="da/d82/classrTwoBFStage_1_1str_1aee90cee6e173d8f155ce85fbae8a8b0a" kindref="member">bf_val_dly</ref></highlight></codeline>
<codeline lineno="167"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="168"></codeline>
<codeline lineno="169"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>after<sp/>the<sp/>z^(-1)<sp/>stage<sp/>delay<sp/>the<sp/>bf_val_dly<sp/>goes<sp/>high<sp/>and<sp/>remains<sp/>high<sp/>and<sp/>acts<sp/>as<sp/>an<sp/>enable<sp/>for<sp/>in_val<sp/>to<sp/>out_val</highlight></codeline>
<codeline lineno="170"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a5fe017222db7b6ec370249f41bef7b92" kindref="member">stage_val</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a3be166bb31449a4e95b74d5f66e28dd3" kindref="member">in_val</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">and</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1aee90cee6e173d8f155ce85fbae8a8b0a" kindref="member">bf_val_dly</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="171"></codeline>
<codeline lineno="172"><highlight class="comment"><sp/><sp/><sp/><sp/>------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="173"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>stage<sp/>output<sp/>pipelining</highlight></codeline>
<codeline lineno="174"><highlight class="comment"><sp/><sp/><sp/><sp/>------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="175"></codeline>
<codeline lineno="176"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1af4012f796c3651cba239e1a017b6ecc8" kindref="member">stage_complex</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a4709e8528ac48e83f8439728c52b6475" kindref="member">stage_im</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&amp;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1aa86e61fe5c1a93d03e14ff9a7f5a3491" kindref="member">stage_re</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="177"></codeline>
<codeline lineno="178"><highlight class="normal"><sp/><sp/><sp/><sp/>u_pipeline_out<sp/>:<sp/></highlight><highlight class="keywordflow">entity</highlight><highlight class="normal"><sp/>common_components_lib.<ref refid="d3/d5d/classcommon__pipeline" kindref="compound">common_pipeline</ref></highlight></codeline>
<codeline lineno="179"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="180"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/d5d/classcommon__pipeline_1ae0677aa1031770c217381bdb170498dc" kindref="member">g_pipeline</ref><sp/><sp/>=&gt;<sp/><ref refid="dd/dc9/classrTwoBFStage_1a777e800c179f1ee26ac6952c1c684f8b" kindref="member">g_bf_lat</ref>,</highlight></codeline>
<codeline lineno="181"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/d5d/classcommon__pipeline_1a2a9792e15af50383bf6156af163d2ae6" kindref="member">g_in_dat_w</ref><sp/><sp/>=&gt;<sp/>stage_complex&apos;length,</highlight></codeline>
<codeline lineno="182"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/d5d/classcommon__pipeline_1a702f1fa3d48604774c322fd2e8130b96" kindref="member">g_out_dat_w</ref><sp/>=&gt;<sp/>stage_complex&apos;length</highlight></codeline>
<codeline lineno="183"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="184"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="185"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/d5d/classcommon__pipeline_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="dd/dc9/classrTwoBFStage_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref>,</highlight></codeline>
<codeline lineno="186"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/d5d/classcommon__pipeline_1adc27c695c03d5f1a657bc84366825eac" kindref="member">in_dat</ref><sp/><sp/>=&gt;<sp/><ref refid="da/d82/classrTwoBFStage_1_1str_1af4012f796c3651cba239e1a017b6ecc8" kindref="member">stage_complex</ref>,</highlight></codeline>
<codeline lineno="187"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/d5d/classcommon__pipeline_1ad227931aff3b2b721b0c0dd832970031" kindref="member">out_dat</ref><sp/>=&gt;<sp/><ref refid="da/d82/classrTwoBFStage_1_1str_1af323a048ee1c85e4ade77ac2f3ec86b7" kindref="member">stage_complex_dly</ref></highlight></codeline>
<codeline lineno="188"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="189"></codeline>
<codeline lineno="190"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a77c3a2ae46a92a6048e561c8e0a834f1" kindref="member">out_re</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1af323a048ee1c85e4ade77ac2f3ec86b7" kindref="member">stage_complex_dly</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a94e11e5ebb7d0a01c10262c5f426c4b2" kindref="member">c_out_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="191"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/dc9/classrTwoBFStage_1a4dc77f30871b5e20cfa926396d780375" kindref="member">out_im</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1af323a048ee1c85e4ade77ac2f3ec86b7" kindref="member">stage_complex_dly</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a94e11e5ebb7d0a01c10262c5f426c4b2" kindref="member">c_out_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d82/classrTwoBFStage_1_1str_1a94e11e5ebb7d0a01c10262c5f426c4b2" kindref="member">c_out_dat_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="192"></codeline>
<codeline lineno="193"><highlight class="normal"><sp/><sp/><sp/><sp/>u_out_sel<sp/>:<sp/></highlight><highlight class="keywordflow">entity</highlight><highlight class="normal"><sp/>common_components_lib.<ref refid="d5/dc5/classcommon__pipeline__sl" kindref="compound">common_pipeline_sl</ref></highlight></codeline>
<codeline lineno="194"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="195"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dc5/classcommon__pipeline__sl_1ae0677aa1031770c217381bdb170498dc" kindref="member">g_pipeline</ref><sp/>=&gt;<sp/><ref refid="dd/dc9/classrTwoBFStage_1a777e800c179f1ee26ac6952c1c684f8b" kindref="member">g_bf_lat</ref></highlight></codeline>
<codeline lineno="196"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="197"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="198"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dc5/classcommon__pipeline__sl_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="dd/dc9/classrTwoBFStage_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref>,</highlight></codeline>
<codeline lineno="199"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dc5/classcommon__pipeline__sl_1a509609b8402062d61e95d9387345ec3b" kindref="member">in_dat</ref><sp/><sp/>=&gt;<sp/><ref refid="da/d82/classrTwoBFStage_1_1str_1acbf81325151f9cc85ef4d2a0db369225" kindref="member">stage_sel</ref>,</highlight></codeline>
<codeline lineno="200"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dc5/classcommon__pipeline__sl_1abc31e929f1ff9ec19e9400b234d29897" kindref="member">out_dat</ref><sp/>=&gt;<sp/><ref refid="dd/dc9/classrTwoBFStage_1ac23bdaa9a8dea11633a8918475ccff54" kindref="member">out_sel</ref></highlight></codeline>
<codeline lineno="201"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="202"></codeline>
<codeline lineno="203"><highlight class="normal"><sp/><sp/><sp/><sp/>u_out_val<sp/>:<sp/></highlight><highlight class="keywordflow">entity</highlight><highlight class="normal"><sp/>common_components_lib.<ref refid="d5/dc5/classcommon__pipeline__sl" kindref="compound">common_pipeline_sl</ref></highlight></codeline>
<codeline lineno="204"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="205"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dc5/classcommon__pipeline__sl_1ae0677aa1031770c217381bdb170498dc" kindref="member">g_pipeline</ref><sp/>=&gt;<sp/><ref refid="dd/dc9/classrTwoBFStage_1a777e800c179f1ee26ac6952c1c684f8b" kindref="member">g_bf_lat</ref></highlight></codeline>
<codeline lineno="206"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="207"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="208"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dc5/classcommon__pipeline__sl_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="dd/dc9/classrTwoBFStage_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref>,</highlight></codeline>
<codeline lineno="209"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dc5/classcommon__pipeline__sl_1a509609b8402062d61e95d9387345ec3b" kindref="member">in_dat</ref><sp/><sp/>=&gt;<sp/><ref refid="da/d82/classrTwoBFStage_1_1str_1a5fe017222db7b6ec370249f41bef7b92" kindref="member">stage_val</ref>,</highlight></codeline>
<codeline lineno="210"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dc5/classcommon__pipeline__sl_1abc31e929f1ff9ec19e9400b234d29897" kindref="member">out_dat</ref><sp/>=&gt;<sp/><ref refid="dd/dc9/classrTwoBFStage_1a871c6adc4a6cfa475a6396d52e927bec" kindref="member">out_val</ref></highlight></codeline>
<codeline lineno="211"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="212"></codeline>
<codeline lineno="213"><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/><ref refid="da/d82/classrTwoBFStage_1_1str" kindref="compound">str</ref>;</highlight></codeline>
    </programlisting>
    <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/r2SDF_fft/rTwoBFStage.vhd"/>
  </compounddef>
</doxygen>
