-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II 64-Bit Version 12.1 (Build Build 177 11/07/2012)
-- Created on Wed Nov 06 20:31:48 2019

COMPONENT REG
	PORT
	(
		CLK		:	 IN STD_LOGIC;
		CLR		:	 IN STD_LOGIC;
		CE		:	 IN STD_LOGIC;
		D0		:	 IN STD_LOGIC;
		D1		:	 IN STD_LOGIC;
		D2		:	 IN STD_LOGIC;
		D3		:	 IN STD_LOGIC;
		D4		:	 IN STD_LOGIC;
		D5		:	 IN STD_LOGIC;
		D6		:	 IN STD_LOGIC;
		D7		:	 IN STD_LOGIC;
		Q0		:	 OUT STD_LOGIC;
		Q1		:	 OUT STD_LOGIC;
		Q2		:	 OUT STD_LOGIC;
		Q3		:	 OUT STD_LOGIC;
		Q4		:	 OUT STD_LOGIC;
		Q5		:	 OUT STD_LOGIC;
		Q6		:	 OUT STD_LOGIC;
		Q7		:	 OUT STD_LOGIC
	);
END COMPONENT;