
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[11/12] MIPS: mm: Simplify build_update_entries - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [11/12] MIPS: mm: Simplify build_update_entries</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=86321">Paul Burton</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>April 15, 2016, 10:36 a.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;1460716620-13382-12-git-send-email-paul.burton@imgtec.com&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/8847191/mbox/"
   >mbox</a>
|
   <a href="/patch/8847191/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/8847191/">/patch/8847191/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
X-Original-To: patchwork-LKML@patchwork.kernel.org
Delivered-To: patchwork-parsemail@patchwork1.web.kernel.org
Received: from mail.kernel.org (mail.kernel.org [198.145.29.136])
	by patchwork1.web.kernel.org (Postfix) with ESMTP id D5EB99F54F
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri, 15 Apr 2016 10:40:18 +0000 (UTC)
Received: from mail.kernel.org (localhost [127.0.0.1])
	by mail.kernel.org (Postfix) with ESMTP id 3C3D720374
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri, 15 Apr 2016 10:40:18 +0000 (UTC)
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.kernel.org (Postfix) with ESMTP id 8180E2037C
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri, 15 Apr 2016 10:40:17 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1752615AbcDOKkN (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Fri, 15 Apr 2016 06:40:13 -0400
Received: from mailapp01.imgtec.com ([195.59.15.196]:51167 &quot;EHLO
	mailapp01.imgtec.com&quot; rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1752049AbcDOKkI (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Fri, 15 Apr 2016 06:40:08 -0400
Received: from hhmail02.hh.imgtec.org (unknown [10.100.10.20])
	by Websense Email with ESMTPS id B0E704831B4CE;
	Fri, 15 Apr 2016 11:40:03 +0100 (IST)
Received: from LEMAIL01.le.imgtec.org (192.168.152.62) by
	hhmail02.hh.imgtec.org (10.100.10.20) with Microsoft SMTP Server
	(TLS) id 14.3.266.1; Fri, 15 Apr 2016 11:40:06 +0100
Received: from localhost (10.100.200.59) by LEMAIL01.le.imgtec.org
	(192.168.152.62) with Microsoft SMTP Server (TLS) id 14.3.266.1;
	Fri, 15 Apr 2016 11:40:05 +0100
From: Paul Burton &lt;paul.burton@imgtec.com&gt;
To: &lt;linux-mips@linux-mips.org&gt;, Ralf Baechle &lt;ralf@linux-mips.org&gt;
CC: James Hogan &lt;james.hogan@imgtec.com&gt;,
	Paul Burton &lt;paul.burton@imgtec.com&gt;, Huacai Chen &lt;chenhc@lemote.com&gt;,
	Paul Gortmaker &lt;paul.gortmaker@windriver.com&gt;,
	&lt;linux-kernel@vger.kernel.org&gt;,
	&quot;Kirill A. Shutemov&quot; &lt;kirill.shutemov@linux.intel.com&gt;
Subject: [PATCH 11/12] MIPS: mm: Simplify build_update_entries
Date: Fri, 15 Apr 2016 11:36:59 +0100
Message-ID: &lt;1460716620-13382-12-git-send-email-paul.burton@imgtec.com&gt;
X-Mailer: git-send-email 2.8.0
In-Reply-To: &lt;1460716620-13382-1-git-send-email-paul.burton@imgtec.com&gt;
References: &lt;1460716620-13382-1-git-send-email-paul.burton@imgtec.com&gt;
MIME-Version: 1.0
Content-Type: text/plain
X-Originating-IP: [10.100.200.59]
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Spam-Status: No, score=-7.9 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_HI, 
	RP_MATCHES_RCVD,
	UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=86321">Paul Burton</a> - April 15, 2016, 10:36 a.m.</div>
<pre class="content">
We can simplify build_update_entries by unifying the code for the 36 bit
physical addressing with MIPS32 case with the general case, by using
pte_off_ variables in all cases &amp; handling the trivial
_PAGE_GLOBAL_SHIFT == 0 case in build_convert_pte_to_entrylo. This
leaves XPA as the only special case.
<span class="signed-off-by">
Signed-off-by: Paul Burton &lt;paul.burton@imgtec.com&gt;</span>
---

 arch/mips/mm/tlbex.c | 38 +++++++++++++++++---------------------
 1 file changed, 17 insertions(+), 21 deletions(-)
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=31692">James Hogan</a> - April 15, 2016, 11:09 p.m.</div>
<pre class="content">
On Fri, Apr 15, 2016 at 11:36:59AM +0100, Paul Burton wrote:
<span class="quote">&gt; We can simplify build_update_entries by unifying the code for the 36 bit</span>
<span class="quote">&gt; physical addressing with MIPS32 case with the general case, by using</span>
<span class="quote">&gt; pte_off_ variables in all cases &amp; handling the trivial</span>
<span class="quote">&gt; _PAGE_GLOBAL_SHIFT == 0 case in build_convert_pte_to_entrylo. This</span>
<span class="quote">&gt; leaves XPA as the only special case.</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; Signed-off-by: Paul Burton &lt;paul.burton@imgtec.com&gt;</span>
<span class="quote">&gt; ---</span>
<span class="quote">&gt; </span>
<span class="quote">&gt;  arch/mips/mm/tlbex.c | 38 +++++++++++++++++---------------------</span>
<span class="quote">&gt;  1 file changed, 17 insertions(+), 21 deletions(-)</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; diff --git a/arch/mips/mm/tlbex.c b/arch/mips/mm/tlbex.c</span>
<span class="quote">&gt; index 0bd3755..45234ad 100644</span>
<span class="quote">&gt; --- a/arch/mips/mm/tlbex.c</span>
<span class="quote">&gt; +++ b/arch/mips/mm/tlbex.c</span>
<span class="quote">&gt; @@ -626,6 +626,11 @@ static void build_tlb_write_entry(u32 **p, struct uasm_label **l,</span>
<span class="quote">&gt;  static __maybe_unused void build_convert_pte_to_entrylo(u32 **p,</span>
<span class="quote">&gt;  							unsigned int reg)</span>
<span class="quote">&gt;  {</span>
<span class="quote">&gt; +	if (_PAGE_GLOBAL_SHIFT == 0) {</span>
<span class="quote">&gt; +		/* pte_t is already in EntryLo format */</span>
<span class="quote">&gt; +		return;</span>
<span class="quote">&gt; +	}</span>
<span class="quote">&gt; +</span>
<span class="quote">&gt;  	if (cpu_has_rixi &amp;&amp; _PAGE_NO_EXEC) {</span>
<span class="quote">&gt;  		if (fill_includes_sw_bits) {</span>
<span class="quote">&gt;  			UASM_i_ROTR(p, reg, reg, ilog2(_PAGE_GLOBAL));</span>
<span class="quote">&gt; @@ -1003,10 +1008,17 @@ static void build_get_ptep(u32 **p, unsigned int tmp, unsigned int ptr)</span>
<span class="quote">&gt;  </span>
<span class="quote">&gt;  static void build_update_entries(u32 **p, unsigned int tmp, unsigned int ptep)</span>
<span class="quote">&gt;  {</span>
<span class="quote">&gt; -	if (config_enabled(CONFIG_XPA)) {</span>
<span class="quote">&gt; -		int pte_off_even = sizeof(pte_t) / 2;</span>
<span class="quote">&gt; -		int pte_off_odd = pte_off_even + sizeof(pte_t);</span>
<span class="quote">&gt; +	int pte_off_even = 0;</span>
<span class="quote">&gt; +	int pte_off_odd = sizeof(pte_t);</span>
<span class="quote">&gt; +</span>
<span class="quote">&gt; +	if (config_enabled(CONFIG_PHYS_ADDR_T_64BIT) &amp;&amp;</span>
<span class="quote">&gt; +	    config_enabled(CONFIG_32BIT)) {</span>
<span class="quote">&gt; +		/* The low 32 bits of EntryLo is stored in pte_high */</span>
<span class="quote">&gt; +		pte_off_even += offsetof(pte_t, pte_high);</span>
<span class="quote">&gt; +		pte_off_odd += offsetof(pte_t, pte_high);</span>

pte_high doesn&#39;t exist unless CONFIG_CPU_MIPS32=y (e.g. you
can set CONFIG_CPU_MIPS64=y, CONFIG_CPU_MIPS32=n and CONFIG_32BIT=y).

With that fixed it looks good to me.
<span class="reviewed-by">Reviewed-by: James Hogan &lt;james.hogan@imgtec.com&gt;</span>

Cheers
James
<span class="quote">
&gt; +	}</span>
<span class="quote">&gt;  </span>
<span class="quote">&gt; +	if (config_enabled(CONFIG_XPA)) {</span>
<span class="quote">&gt;  		uasm_i_lw(p, tmp, pte_off_even, ptep); /* even pte */</span>
<span class="quote">&gt;  		UASM_i_ROTR(p, tmp, tmp, ilog2(_PAGE_GLOBAL));</span>
<span class="quote">&gt;  		UASM_i_MTC0(p, tmp, C0_ENTRYLO0);</span>
<span class="quote">&gt; @@ -1025,24 +1037,8 @@ static void build_update_entries(u32 **p, unsigned int tmp, unsigned int ptep)</span>
<span class="quote">&gt;  		return;</span>
<span class="quote">&gt;  	}</span>
<span class="quote">&gt;  </span>
<span class="quote">&gt; -	/*</span>
<span class="quote">&gt; -	 * 64bit address support (36bit on a 32bit CPU) in a 32bit</span>
<span class="quote">&gt; -	 * Kernel is a special case. Only a few CPUs use it.</span>
<span class="quote">&gt; -	 */</span>
<span class="quote">&gt; -	if (config_enabled(CONFIG_PHYS_ADDR_T_64BIT) &amp;&amp; !cpu_has_64bits) {</span>
<span class="quote">&gt; -		int pte_off_even = sizeof(pte_t) / 2;</span>
<span class="quote">&gt; -		int pte_off_odd = pte_off_even + sizeof(pte_t);</span>
<span class="quote">&gt; -</span>
<span class="quote">&gt; -		uasm_i_lw(p, tmp, pte_off_even, ptep); /* even pte */</span>
<span class="quote">&gt; -		UASM_i_MTC0(p, tmp, C0_ENTRYLO0);</span>
<span class="quote">&gt; -</span>
<span class="quote">&gt; -		uasm_i_lw(p, ptep, pte_off_odd, ptep); /* odd pte */</span>
<span class="quote">&gt; -		UASM_i_MTC0(p, ptep, C0_ENTRYLO1);</span>
<span class="quote">&gt; -		return;</span>
<span class="quote">&gt; -	}</span>
<span class="quote">&gt; -</span>
<span class="quote">&gt; -	UASM_i_LW(p, tmp, 0, ptep); /* get even pte */</span>
<span class="quote">&gt; -	UASM_i_LW(p, ptep, sizeof(pte_t), ptep); /* get odd pte */</span>
<span class="quote">&gt; +	UASM_i_LW(p, tmp, pte_off_even, ptep); /* get even pte */</span>
<span class="quote">&gt; +	UASM_i_LW(p, ptep, pte_off_odd, ptep); /* get odd pte */</span>
<span class="quote">&gt;  	if (r45k_bvahwbug())</span>
<span class="quote">&gt;  		build_tlb_probe_entry(p);</span>
<span class="quote">&gt;  	build_convert_pte_to_entrylo(p, tmp);</span>
<span class="quote">&gt; -- </span>
<span class="quote">&gt; 2.8.0</span>
<span class="quote">&gt;</span>
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/mips/mm/tlbex.c b/arch/mips/mm/tlbex.c</span>
<span class="p_header">index 0bd3755..45234ad 100644</span>
<span class="p_header">--- a/arch/mips/mm/tlbex.c</span>
<span class="p_header">+++ b/arch/mips/mm/tlbex.c</span>
<span class="p_chunk">@@ -626,6 +626,11 @@</span> <span class="p_context"> static void build_tlb_write_entry(u32 **p, struct uasm_label **l,</span>
 static __maybe_unused void build_convert_pte_to_entrylo(u32 **p,
 							unsigned int reg)
 {
<span class="p_add">+	if (_PAGE_GLOBAL_SHIFT == 0) {</span>
<span class="p_add">+		/* pte_t is already in EntryLo format */</span>
<span class="p_add">+		return;</span>
<span class="p_add">+	}</span>
<span class="p_add">+</span>
 	if (cpu_has_rixi &amp;&amp; _PAGE_NO_EXEC) {
 		if (fill_includes_sw_bits) {
 			UASM_i_ROTR(p, reg, reg, ilog2(_PAGE_GLOBAL));
<span class="p_chunk">@@ -1003,10 +1008,17 @@</span> <span class="p_context"> static void build_get_ptep(u32 **p, unsigned int tmp, unsigned int ptr)</span>
 
 static void build_update_entries(u32 **p, unsigned int tmp, unsigned int ptep)
 {
<span class="p_del">-	if (config_enabled(CONFIG_XPA)) {</span>
<span class="p_del">-		int pte_off_even = sizeof(pte_t) / 2;</span>
<span class="p_del">-		int pte_off_odd = pte_off_even + sizeof(pte_t);</span>
<span class="p_add">+	int pte_off_even = 0;</span>
<span class="p_add">+	int pte_off_odd = sizeof(pte_t);</span>
<span class="p_add">+</span>
<span class="p_add">+	if (config_enabled(CONFIG_PHYS_ADDR_T_64BIT) &amp;&amp;</span>
<span class="p_add">+	    config_enabled(CONFIG_32BIT)) {</span>
<span class="p_add">+		/* The low 32 bits of EntryLo is stored in pte_high */</span>
<span class="p_add">+		pte_off_even += offsetof(pte_t, pte_high);</span>
<span class="p_add">+		pte_off_odd += offsetof(pte_t, pte_high);</span>
<span class="p_add">+	}</span>
 
<span class="p_add">+	if (config_enabled(CONFIG_XPA)) {</span>
 		uasm_i_lw(p, tmp, pte_off_even, ptep); /* even pte */
 		UASM_i_ROTR(p, tmp, tmp, ilog2(_PAGE_GLOBAL));
 		UASM_i_MTC0(p, tmp, C0_ENTRYLO0);
<span class="p_chunk">@@ -1025,24 +1037,8 @@</span> <span class="p_context"> static void build_update_entries(u32 **p, unsigned int tmp, unsigned int ptep)</span>
 		return;
 	}
 
<span class="p_del">-	/*</span>
<span class="p_del">-	 * 64bit address support (36bit on a 32bit CPU) in a 32bit</span>
<span class="p_del">-	 * Kernel is a special case. Only a few CPUs use it.</span>
<span class="p_del">-	 */</span>
<span class="p_del">-	if (config_enabled(CONFIG_PHYS_ADDR_T_64BIT) &amp;&amp; !cpu_has_64bits) {</span>
<span class="p_del">-		int pte_off_even = sizeof(pte_t) / 2;</span>
<span class="p_del">-		int pte_off_odd = pte_off_even + sizeof(pte_t);</span>
<span class="p_del">-</span>
<span class="p_del">-		uasm_i_lw(p, tmp, pte_off_even, ptep); /* even pte */</span>
<span class="p_del">-		UASM_i_MTC0(p, tmp, C0_ENTRYLO0);</span>
<span class="p_del">-</span>
<span class="p_del">-		uasm_i_lw(p, ptep, pte_off_odd, ptep); /* odd pte */</span>
<span class="p_del">-		UASM_i_MTC0(p, ptep, C0_ENTRYLO1);</span>
<span class="p_del">-		return;</span>
<span class="p_del">-	}</span>
<span class="p_del">-</span>
<span class="p_del">-	UASM_i_LW(p, tmp, 0, ptep); /* get even pte */</span>
<span class="p_del">-	UASM_i_LW(p, ptep, sizeof(pte_t), ptep); /* get odd pte */</span>
<span class="p_add">+	UASM_i_LW(p, tmp, pte_off_even, ptep); /* get even pte */</span>
<span class="p_add">+	UASM_i_LW(p, ptep, pte_off_odd, ptep); /* get odd pte */</span>
 	if (r45k_bvahwbug())
 		build_tlb_probe_entry(p);
 	build_convert_pte_to_entrylo(p, tmp);

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



