
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003316                       # Number of seconds simulated
sim_ticks                                  3316119525                       # Number of ticks simulated
final_tick                               574819042644                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  60237                       # Simulator instruction rate (inst/s)
host_op_rate                                    79042                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  94847                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892376                       # Number of bytes of host memory used
host_seconds                                 34962.76                       # Real time elapsed on the host
sim_insts                                  2106068761                       # Number of instructions simulated
sim_ops                                    2763531560                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       220672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       296576                       # Number of bytes read from this memory
system.physmem.bytes_read::total               520960                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        90112                       # Number of bytes written to this memory
system.physmem.bytes_written::total             90112                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1724                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2317                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4070                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             704                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  704                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       617589                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     66545249                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       501791                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     89434653                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               157099283                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       617589                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       501791                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1119381                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27173930                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27173930                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27173930                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       617589                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     66545249                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       501791                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     89434653                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              184273213                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7952326                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2873888                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2510511                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185737                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1412705                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374927                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207579                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5831                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3384809                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15983702                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2873888                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582506                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3291562                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         910080                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        399634                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1668767                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74319                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7799329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.361589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.172177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4507767     57.80%     57.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163559      2.10%     59.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298898      3.83%     63.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          281017      3.60%     67.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456816      5.86%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          476473      6.11%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113982      1.46%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85655      1.10%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1415162     18.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7799329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361390                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.009940                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3494355                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       386505                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3182930                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12932                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        722597                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313481                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          723                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17888654                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        722597                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3643758                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         138218                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        43718                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3045280                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       205749                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17407628                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69773                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        84200                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23126108                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79255173                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79255173                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8213058                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2052                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           551158                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2669966                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       583182                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9870                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       243894                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16457228                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13845446                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18627                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5026910                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13796010                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7799329                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.775210                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.837238                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2728337     34.98%     34.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1436469     18.42%     53.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1285674     16.48%     69.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       772618      9.91%     79.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       798998     10.24%     90.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472814      6.06%     96.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       209744      2.69%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56151      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38524      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7799329                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54876     66.31%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17910     21.64%     87.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9974     12.05%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10865729     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109651      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2376262     17.16%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       492804      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13845446                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.741056                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82760                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005977                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35591607                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21486188                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13383651                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13928206                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34853                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       785012                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       144241                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        722597                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          76378                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6123                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16459232                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19694                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2669966                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       583182                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3083                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           36                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97761                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110374                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208135                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13580445                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2281042                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265000                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2762255                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048795                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            481213                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.707732                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13399292                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13383651                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8221876                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20113979                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.682986                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408764                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5087519                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       186030                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7076732                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.606925                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.307099                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3280937     46.36%     46.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493084     21.10%     67.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       832515     11.76%     79.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283186      4.00%     83.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       273667      3.87%     87.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115940      1.64%     88.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       300222      4.24%     92.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89042      1.26%     94.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       408139      5.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7076732                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       408139                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23127890                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33641827                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3229                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 152997                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.795232                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.795232                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.257494                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.257494                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62795584                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17555496                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18408849                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7952326                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2848736                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2316922                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       195828                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1161475                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1103594                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          298980                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8329                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2850469                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15781176                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2848736                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1402574                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3467007                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1049606                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        606816                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1395856                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        83940                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7773815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.509214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4306808     55.40%     55.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          304248      3.91%     59.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          244446      3.14%     62.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          595581      7.66%     70.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          161478      2.08%     72.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          207521      2.67%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          151345      1.95%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           84409      1.09%     77.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1717979     22.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7773815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.358227                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.984473                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2983619                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       590222                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3331507                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23135                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        845327                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       484465                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4240                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18863379                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         9286                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        845327                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3203276                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         131798                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       134578                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3129785                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       329046                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18193112                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3201                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        135038                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102991                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          447                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25466665                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84912785                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84912785                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15538817                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9927750                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3740                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2105                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           905804                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1702260                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       864312                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13993                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       258410                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17191610                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3584                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13626630                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27510                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5985180                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18276077                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          572                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7773815                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.752888                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.888087                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2728480     35.10%     35.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1667864     21.45%     56.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1080418     13.90%     70.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       806644     10.38%     80.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       697320      8.97%     89.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       358827      4.62%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       310713      4.00%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        58087      0.75%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65462      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7773815                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          79816     70.53%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17029     15.05%     85.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16325     14.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11354397     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193222      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1505      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1350639      9.91%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       726867      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13626630                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.713540                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             113172                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008305                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35167756                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23180437                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13276104                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13739802                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50729                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       679580                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          220                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       224783                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        845327                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          53912                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7441                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17195195                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        36550                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1702260                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       864312                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2078                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6595                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       115065                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       112026                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       227091                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13407327                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1268177                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       219302                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1975142                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1891064                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            706965                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.685963                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13285183                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13276104                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8646408                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24424805                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.669462                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354001                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9102960                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11179305                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6015914                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3012                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       195869                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6928488                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.613527                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.137167                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2719685     39.25%     39.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1909644     27.56%     66.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       775474     11.19%     78.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       436922      6.31%     84.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       356216      5.14%     89.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       143412      2.07%     91.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       172245      2.49%     94.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86567      1.25%     95.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       328323      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6928488                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9102960                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11179305                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1662201                       # Number of memory references committed
system.switch_cpus1.commit.loads              1022675                       # Number of loads committed
system.switch_cpus1.commit.membars               1506                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1606232                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10072972                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       227586                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       328323                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23795384                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35236388                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4279                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 178511                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9102960                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11179305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9102960                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.873598                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.873598                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.144692                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.144692                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60307326                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18349119                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17404324                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3012                       # number of misc regfile writes
system.l2.replacements                           4070                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           281377                       # Total number of references to valid blocks.
system.l2.sampled_refs                          12262                       # Sample count of references to valid blocks.
system.l2.avg_refs                          22.947072                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            61.503873                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.103936                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    856.970572                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.448623                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1074.490158                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3230.412924                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2943.069914                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007508                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001722                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.104611                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001398                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.131163                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.394338                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.359261                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3340                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4342                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7682                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1810                       # number of Writeback hits
system.l2.Writeback_hits::total                  1810                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3340                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4342                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7682                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3340                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4342                       # number of overall hits
system.l2.overall_hits::total                    7682                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1724                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2317                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4070                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1724                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2317                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4070                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1724                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2317                       # number of overall misses
system.l2.overall_misses::total                  4070                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       904995                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    109014987                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       755427                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    140093272                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       250768681                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       904995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    109014987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       755427                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    140093272                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        250768681                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       904995                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    109014987                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       755427                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    140093272                       # number of overall miss cycles
system.l2.overall_miss_latency::total       250768681                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5064                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6659                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               11752                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1810                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1810                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5064                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6659                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11752                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5064                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6659                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11752                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.340442                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.347950                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.346324                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.340442                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.347950                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.346324                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.340442                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.347950                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.346324                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 56562.187500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 63233.751160                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 58109.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 60463.216228                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61613.926536                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 56562.187500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 63233.751160                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 58109.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 60463.216228                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61613.926536                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 56562.187500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 63233.751160                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 58109.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 60463.216228                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61613.926536                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  704                       # number of writebacks
system.l2.writebacks::total                       704                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1724                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2317                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4070                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1724                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2317                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4070                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1724                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2317                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4070                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       814512                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     99024682                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       678299                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    126728577                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    227246070                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       814512                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     99024682                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       678299                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    126728577                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    227246070                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       814512                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     99024682                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       678299                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    126728577                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    227246070                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.340442                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.347950                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.346324                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.340442                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.347950                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.346324                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.340442                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.347950                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.346324                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        50907                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 57438.910673                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52176.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54695.113077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55834.415233                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        50907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 57438.910673                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 52176.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 54695.113077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55834.415233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        50907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 57438.910673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 52176.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 54695.113077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55834.415233                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.897070                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001700862                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1844752.968692                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.897070                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025476                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870027                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1668748                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1668748                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1668748                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1668748                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1668748                       # number of overall hits
system.cpu0.icache.overall_hits::total        1668748                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1058564                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1058564                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1058564                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1058564                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1058564                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1058564                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1668767                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1668767                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1668767                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1668767                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1668767                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1668767                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 55713.894737                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55713.894737                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 55713.894737                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55713.894737                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 55713.894737                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55713.894737                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       924622                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       924622                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       924622                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       924622                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       924622                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       924622                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57788.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57788.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 57788.875000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57788.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 57788.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57788.875000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5064                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936046                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5320                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42093.241729                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.071258                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.928742                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777622                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222378                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2067689                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2067689                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2504629                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2504629                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2504629                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2504629                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16539                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16539                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16539                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16539                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16539                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16539                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    795236051                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    795236051                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    795236051                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    795236051                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    795236051                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    795236051                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2084228                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2084228                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2521168                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2521168                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2521168                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2521168                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007935                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007935                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006560                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006560                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006560                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006560                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 48082.474817                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48082.474817                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 48082.474817                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48082.474817                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 48082.474817                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48082.474817                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          812                       # number of writebacks
system.cpu0.dcache.writebacks::total              812                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11475                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11475                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11475                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11475                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11475                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11475                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5064                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5064                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5064                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5064                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5064                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5064                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    135892280                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    135892280                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    135892280                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    135892280                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    135892280                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    135892280                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002430                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002430                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002009                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002009                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002009                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002009                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 26834.968404                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26834.968404                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 26834.968404                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26834.968404                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 26834.968404                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26834.968404                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.969280                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088369252                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194292.846774                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.969280                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020784                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794823                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1395838                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1395838                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1395838                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1395838                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1395838                       # number of overall hits
system.cpu1.icache.overall_hits::total        1395838                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1060651                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1060651                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1060651                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1060651                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1060651                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1060651                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1395856                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1395856                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1395856                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1395856                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1395856                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1395856                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 58925.055556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58925.055556                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 58925.055556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58925.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 58925.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58925.055556                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       781935                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       781935                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       781935                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       781935                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       781935                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       781935                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 60148.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60148.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 60148.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60148.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 60148.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60148.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6659                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177804675                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6915                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25712.895879                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.174268                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.825732                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867868                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132132                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       963995                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         963995                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       636510                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        636510                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1980                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1980                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1506                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1506                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1600505                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1600505                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1600505                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1600505                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14124                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14124                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14124                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14124                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14124                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14124                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    544334465                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    544334465                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    544334465                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    544334465                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    544334465                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    544334465                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       978119                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       978119                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       636510                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       636510                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1980                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1980                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1506                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1506                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1614629                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1614629                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1614629                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1614629                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014440                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014440                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008748                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008748                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008748                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008748                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 38539.681747                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38539.681747                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 38539.681747                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38539.681747                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 38539.681747                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38539.681747                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          998                       # number of writebacks
system.cpu1.dcache.writebacks::total              998                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7465                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7465                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7465                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7465                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7465                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7465                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6659                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6659                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6659                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6659                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6659                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6659                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    176865236                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    176865236                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    176865236                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    176865236                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    176865236                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    176865236                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006808                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006808                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004124                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004124                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004124                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004124                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 26560.329779                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 26560.329779                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 26560.329779                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26560.329779                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 26560.329779                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26560.329779                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
