sim_main.o: /home/hs/Verilog_test/pre_study/csrc/sim_main.cpp \
 /home/hs/ysyx-workbench/nvboard/include/nvboard.h \
 /home/hs/ysyx-workbench/nvboard/include/configs.h \
 /home/hs/ysyx-workbench/nvboard/include/constrs.h \
 /home/hs/ysyx-workbench/nvboard/include/render.h \
 /home/hs/ysyx-workbench/nvboard/include/component.h \
 /home/hs/ysyx-workbench/nvboard/include/vga.h \
 /home/hs/ysyx-workbench/nvboard/include/keyboard.h \
 /home/hs/ysyx-workbench/nvboard/include/at_scancode.h \
 /home/hs/ysyx-workbench/nvboard/include/macro.h Vlight.h \
 /usr/local/share/verilator/include/verilated_heavy.h \
 /usr/local/share/verilator/include/verilated.h \
 /usr/local/share/verilator/include/verilatedos.h
