/*****************************************************************************
*  Copyright Statement:
*  --------------------
*  This software is protected by Copyright and the information contained
*  herein is confidential. The software may not be copied and the information
*  contained herein may not be used or disclosed except with the written
*  permission of MediaTek Inc. (C) 2005
*
*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
*
*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
*
*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
*
*****************************************************************************/

/*****************************************************************************
 *
 * Filename:
 * ---------
 *   mml1_rf_cwreg_gen_mt6177l.h
 *
 * Project:
 * --------
 *   MT6293
 *
 * Description:
 * ------------
 *   Multi-Mode RF CW register gen definition
 *
 * Author:
 * -------
 * -------
 *
 *============================================================================
 *             HISTORY
 * Below this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *----------------------------------------------------------------------------
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 *
 *----------------------------------------------------------------------------
 * Upper this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *============================================================================
 ****************************************************************************/

#ifndef __MML1_RF_CWREG_GEN_MT6177L_H__
#define __MML1_RF_CWREG_GEN_MT6177L_H__

/*******************************************************************************
* #define
******************************************************************************/

/** CW1  **/
#define MMRF_CW1_POR_DATA  0x10200


#define MMRF_CW1_PACK(pOR, rEGcW1_TOP_SRX, rEGcW1_TOP_RAT, rEGcW1_TOP_TRX, rEGcW1_TOP_MODE, rEGcW1_TOP_RXFSM, rEGcW1_TOP_STD)\
( (pOR & 0x00001)\
| (rEGcW1_TOP_SRX)\
| (rEGcW1_TOP_RAT)\
| (rEGcW1_TOP_TRX)\
| (rEGcW1_TOP_MODE)\
| (rEGcW1_TOP_RXFSM)\
| (rEGcW1_TOP_STD)\
)

/** CW45  **/
#define MMRF_CW45_POR_DATA  0x00200

#define MMRF_CW45_TTG_OFF_TRIG_LSB (18)
#define MMRF_CW45_TTG_OFF_TRIG_MASK (0x40000)
#define MMRF_CW45_TTG_ON_TRIG_LSB (19)
#define MMRF_CW45_TTG_ON_TRIG_MASK (0x80000)

#define MMRF_CW45_PACK(pOR, rEGtTG_OFF_TRIG, rEGtTG_ON_TRIG)\
( (pOR & 0x3FFFF)\
| ((rEGtTG_OFF_TRIG                    << MMRF_CW45_TTG_OFF_TRIG_LSB               ) & MMRF_CW45_TTG_OFF_TRIG_MASK )\
| ((rEGtTG_ON_TRIG                     << MMRF_CW45_TTG_ON_TRIG_LSB                ) & MMRF_CW45_TTG_ON_TRIG_MASK )\
)

/** CW47  **/
#define MMRF_CW47_POR_DATA  0x00025


#define MMRF_CW47_PACK(pOR, rEGcW047_12_12_08_08)\
( (pOR & 0xFEEFF)\
| (rEGcW047_12_12_08_08)\
)

/** CW48  **/
#define MMRF_CW48_POR_DATA  0x80170


#define MMRF_CW48_PACK(pOR, rEGcW048_03_03)\
( (pOR & 0xFFFF7)\
| (rEGcW048_03_03)\
)

/** CW50  **/
#define MMRF_CW50_POR_DATA  0x00000

#define MMRF_CW50_TTG_SDM_FRAC_LSB (0)
#define MMRF_CW50_TTG_SDM_FRAC_MASK (0xFFFFF)

#define MMRF_CW50_PACK(pOR, rEGtTG_SDM_FRAC)\
( (pOR & 0x00000)\
| ((rEGtTG_SDM_FRAC                    << MMRF_CW50_TTG_SDM_FRAC_LSB               ) & MMRF_CW50_TTG_SDM_FRAC_MASK )\
)

/** CW51  **/
#define MMRF_CW51_POR_DATA  0x10000

#define MMRF_CW51_RG_TTG_5G_EN_LSB (6)
#define MMRF_CW51_RG_TTG_5G_EN_MASK (0x00040)
#define MMRF_CW51_RG_TTG_5G_HF_ENB_LSB (5)
#define MMRF_CW51_RG_TTG_5G_HF_ENB_MASK (0x00020)
#define MMRF_CW51_RG_TTG_HF_ENB_LSB (3)
#define MMRF_CW51_RG_TTG_HF_ENB_MASK (0x00008)
#define MMRF_CW51_RG_TTG_ICO_BUF_SUPPLY_SEL_LSB (4)
#define MMRF_CW51_RG_TTG_ICO_BUF_SUPPLY_SEL_MASK (0x00010)
#define MMRF_CW51_RG_TTG_SDM_INT_LSB (9)
#define MMRF_CW51_RG_TTG_SDM_INT_MASK (0x1FE00)
#define MMRF_CW51_TTG_SDM_FRAC_2_LSB (17)
#define MMRF_CW51_TTG_SDM_FRAC_2_MASK (0xE0000)

#define MMRF_CW51_PACK(pOR, rEGrG_TTG_5G_EN, rEGrG_TTG_5G_HF_ENB, rEGrG_TTG_HF_ENB, rEGrG_TTG_ICO_BUF_SUPPLY_SEL, rEGrG_TTG_SDM_INT, rEGtTG_SDM_FRAC_2, rEGcW051_08_07_02_02_01_01_00_00)\
( (pOR & 0x00000)\
| ((rEGrG_TTG_5G_EN                    << MMRF_CW51_RG_TTG_5G_EN_LSB               ) & MMRF_CW51_RG_TTG_5G_EN_MASK )\
| ((rEGrG_TTG_5G_HF_ENB                << MMRF_CW51_RG_TTG_5G_HF_ENB_LSB           ) & MMRF_CW51_RG_TTG_5G_HF_ENB_MASK )\
| ((rEGrG_TTG_HF_ENB                   << MMRF_CW51_RG_TTG_HF_ENB_LSB              ) & MMRF_CW51_RG_TTG_HF_ENB_MASK )\
| ((rEGrG_TTG_ICO_BUF_SUPPLY_SEL       << MMRF_CW51_RG_TTG_ICO_BUF_SUPPLY_SEL_LSB  ) & MMRF_CW51_RG_TTG_ICO_BUF_SUPPLY_SEL_MASK )\
| ((rEGrG_TTG_SDM_INT                  << MMRF_CW51_RG_TTG_SDM_INT_LSB             ) & MMRF_CW51_RG_TTG_SDM_INT_MASK )\
| ((rEGtTG_SDM_FRAC_2                  << MMRF_CW51_TTG_SDM_FRAC_2_LSB             ) & MMRF_CW51_TTG_SDM_FRAC_2_MASK )\
| (rEGcW051_08_07_02_02_01_01_00_00)\
)

/** CW126  **/
#define MMRF_CW126_POR_DATA  0x00000

#define MMRF_CW126_SRX2_AFC_2SCOMP_LSB (0)
#define MMRF_CW126_SRX2_AFC_2SCOMP_MASK (0xFFFFF)

#define MMRF_CW126_PACK(pOR, rEGsRX2_AFC_2SCOMP)\
( (pOR & 0x00000)\
| ((rEGsRX2_AFC_2SCOMP                << MMRF_CW126_SRX2_AFC_2SCOMP_LSB           ) & MMRF_CW126_SRX2_AFC_2SCOMP_MASK )\
)

/** CW127  **/
#define MMRF_CW127_POR_DATA  0x00000

#define MMRF_CW127_SRX1_AFC_2SCOMP_LSB (0)
#define MMRF_CW127_SRX1_AFC_2SCOMP_MASK (0xFFFFF)

#define MMRF_CW127_PACK(pOR, rEGsRX1_AFC_2SCOMP)\
( (pOR & 0x00000)\
| ((rEGsRX1_AFC_2SCOMP                << MMRF_CW127_SRX1_AFC_2SCOMP_LSB           ) & MMRF_CW127_SRX1_AFC_2SCOMP_MASK )\
)

/** CW128  **/
#define MMRF_CW128_POR_DATA  0x0F001

#define MMRF_CW128_SRX1_BAND_LSB (0)
#define MMRF_CW128_SRX1_BAND_MASK (0x000FF)

#define MMRF_CW128_PACK(pOR, rEGsRX1_BAND, rEGcW128_19_16_15_09_08_08)\
( (pOR & 0x00000)\
| ((rEGsRX1_BAND                      << MMRF_CW128_SRX1_BAND_LSB                 ) & MMRF_CW128_SRX1_BAND_MASK )\
| (rEGcW128_19_16_15_09_08_08)\
)

/** CW129  **/
#define MMRF_CW129_POR_DATA  0x0F007

#define MMRF_CW129_SRX2_BAND_LSB (0)
#define MMRF_CW129_SRX2_BAND_MASK (0x000FF)

#define MMRF_CW129_PACK(pOR, rEGsRX2_BAND, rEGcW129_19_16_15_09_08_08)\
( (pOR & 0x00000)\
| ((rEGsRX2_BAND                      << MMRF_CW129_SRX2_BAND_LSB                 ) & MMRF_CW129_SRX2_BAND_MASK )\
| (rEGcW129_19_16_15_09_08_08)\
)

/** CW130  **/
#define MMRF_CW130_POR_DATA  0x29BB1

#define MMRF_CW130_SRX1_NFRAC1_LSB (0)
#define MMRF_CW130_SRX1_NFRAC1_MASK (0x007FF)
#define MMRF_CW130_SRX1_NINT_LSB (11)
#define MMRF_CW130_SRX1_NINT_MASK (0xFF800)

#define MMRF_CW130_PACK(pOR, rEGsRX1_NFRAC1, rEGsRX1_NINT)\
( (pOR & 0x00000)\
| ((rEGsRX1_NFRAC1                    << MMRF_CW130_SRX1_NFRAC1_LSB               ) & MMRF_CW130_SRX1_NFRAC1_MASK )\
| ((rEGsRX1_NINT                      << MMRF_CW130_SRX1_NINT_LSB                 ) & MMRF_CW130_SRX1_NINT_MASK )\
)

/** CW131  **/
#define MMRF_CW131_POR_DATA  0x3B1A8

#define MMRF_CW131_SRX1_NFRAC0_LSB (8)
#define MMRF_CW131_SRX1_NFRAC0_MASK (0xFFF00)

#define MMRF_CW131_PACK(pOR, rEGsRX1_NFRAC0, rEGcW131_07_07_06_06_03_03_02_00)\
( (pOR & 0x00030)\
| ((rEGsRX1_NFRAC0                    << MMRF_CW131_SRX1_NFRAC0_LSB               ) & MMRF_CW131_SRX1_NFRAC0_MASK )\
| (rEGcW131_07_07_06_06_03_03_02_00)\
)

/** CW132  **/
#define MMRF_CW132_POR_DATA  0x33BB1

#define MMRF_CW132_SRX2_NFRAC1_LSB (0)
#define MMRF_CW132_SRX2_NFRAC1_MASK (0x007FF)
#define MMRF_CW132_SRX2_NINT_LSB (11)
#define MMRF_CW132_SRX2_NINT_MASK (0xFF800)

#define MMRF_CW132_PACK(pOR, rEGsRX2_NFRAC1, rEGsRX2_NINT)\
( (pOR & 0x00000)\
| ((rEGsRX2_NFRAC1                    << MMRF_CW132_SRX2_NFRAC1_LSB               ) & MMRF_CW132_SRX2_NFRAC1_MASK )\
| ((rEGsRX2_NINT                      << MMRF_CW132_SRX2_NINT_LSB                 ) & MMRF_CW132_SRX2_NINT_MASK )\
)

/** CW133  **/
#define MMRF_CW133_POR_DATA  0x3B1E8

#define MMRF_CW133_SRX2_NFRAC0_LSB (8)
#define MMRF_CW133_SRX2_NFRAC0_MASK (0xFFF00)

#define MMRF_CW133_PACK(pOR, rEGsRX2_NFRAC0, rEGcW133_07_07_06_06_03_03_02_00)\
( (pOR & 0x00030)\
| ((rEGsRX2_NFRAC0                    << MMRF_CW133_SRX2_NFRAC0_LSB               ) & MMRF_CW133_SRX2_NFRAC0_MASK )\
| (rEGcW133_07_07_06_06_03_03_02_00)\
)

/** CW134  **/
#define MMRF_CW134_POR_DATA  0x10040

#define MMRF_CW134_SRX1_NFRAC_OFFSET1_LSB (0)
#define MMRF_CW134_SRX1_NFRAC_OFFSET1_MASK (0x00007)
#define MMRF_CW134_SRX1_NINT_OFFSET_LSB (3)
#define MMRF_CW134_SRX1_NINT_OFFSET_MASK (0x00018)
#define MMRF_CW134_SRX1_N_OFFSET_SIGN_LSB (6)
#define MMRF_CW134_SRX1_N_OFFSET_SIGN_MASK (0x00040)
#define MMRF_CW134_SRX1_VCO_SUB_OFFSET_SIGN_LSB (16)
#define MMRF_CW134_SRX1_VCO_SUB_OFFSET_SIGN_MASK (0x10000)

#define MMRF_CW134_PACK(pOR, rEGsRX1_NFRAC_OFFSET1, rEGsRX1_NINT_OFFSET, rEGsRX1_N_OFFSET_SIGN, rEGsRX1_VCO_SUB_OFFSET_SIGN, rEGcW134_19_19_18_18_07_07)\
( (pOR & 0x2FF20)\
| ((rEGsRX1_NFRAC_OFFSET1             << MMRF_CW134_SRX1_NFRAC_OFFSET1_LSB        ) & MMRF_CW134_SRX1_NFRAC_OFFSET1_MASK )\
| ((rEGsRX1_NINT_OFFSET               << MMRF_CW134_SRX1_NINT_OFFSET_LSB          ) & MMRF_CW134_SRX1_NINT_OFFSET_MASK )\
| ((rEGsRX1_N_OFFSET_SIGN             << MMRF_CW134_SRX1_N_OFFSET_SIGN_LSB        ) & MMRF_CW134_SRX1_N_OFFSET_SIGN_MASK )\
| ((rEGsRX1_VCO_SUB_OFFSET_SIGN       << MMRF_CW134_SRX1_VCO_SUB_OFFSET_SIGN_LSB  ) & MMRF_CW134_SRX1_VCO_SUB_OFFSET_SIGN_MASK )\
| (rEGcW134_19_19_18_18_07_07)\
)

/** CW135  **/
#define MMRF_CW135_POR_DATA  0x00000

#define MMRF_CW135_SRX1_NFRAC_OFFSET0_LSB (0)
#define MMRF_CW135_SRX1_NFRAC_OFFSET0_MASK (0xFFFFF)

#define MMRF_CW135_PACK(pOR, rEGsRX1_NFRAC_OFFSET0)\
( (pOR & 0x00000)\
| ((rEGsRX1_NFRAC_OFFSET0             << MMRF_CW135_SRX1_NFRAC_OFFSET0_LSB        ) & MMRF_CW135_SRX1_NFRAC_OFFSET0_MASK )\
)

/** CW136  **/
#define MMRF_CW136_POR_DATA  0x10040

#define MMRF_CW136_SRX2_NFRAC_OFFSET1_LSB (0)
#define MMRF_CW136_SRX2_NFRAC_OFFSET1_MASK (0x00007)
#define MMRF_CW136_SRX2_NINT_OFFSET_LSB (3)
#define MMRF_CW136_SRX2_NINT_OFFSET_MASK (0x00018)
#define MMRF_CW136_SRX2_N_OFFSET_SIGN_LSB (6)
#define MMRF_CW136_SRX2_N_OFFSET_SIGN_MASK (0x00040)
#define MMRF_CW136_SRX2_VCO_SUB_OFFSET_SIGN_LSB (16)
#define MMRF_CW136_SRX2_VCO_SUB_OFFSET_SIGN_MASK (0x10000)

#define MMRF_CW136_PACK(pOR, rEGsRX2_NFRAC_OFFSET1, rEGsRX2_NINT_OFFSET, rEGsRX2_N_OFFSET_SIGN, rEGsRX2_VCO_SUB_OFFSET_SIGN, rEGcW136_19_19_18_18_07_07)\
( (pOR & 0x2FF20)\
| ((rEGsRX2_NFRAC_OFFSET1             << MMRF_CW136_SRX2_NFRAC_OFFSET1_LSB        ) & MMRF_CW136_SRX2_NFRAC_OFFSET1_MASK )\
| ((rEGsRX2_NINT_OFFSET               << MMRF_CW136_SRX2_NINT_OFFSET_LSB          ) & MMRF_CW136_SRX2_NINT_OFFSET_MASK )\
| ((rEGsRX2_N_OFFSET_SIGN             << MMRF_CW136_SRX2_N_OFFSET_SIGN_LSB        ) & MMRF_CW136_SRX2_N_OFFSET_SIGN_MASK )\
| ((rEGsRX2_VCO_SUB_OFFSET_SIGN       << MMRF_CW136_SRX2_VCO_SUB_OFFSET_SIGN_LSB  ) & MMRF_CW136_SRX2_VCO_SUB_OFFSET_SIGN_MASK )\
| (rEGcW136_19_19_18_18_07_07)\
)

/** CW137  **/
#define MMRF_CW137_POR_DATA  0x00000

#define MMRF_CW137_SRX2_NFRAC_OFFSET0_LSB (0)
#define MMRF_CW137_SRX2_NFRAC_OFFSET0_MASK (0xFFFFF)

#define MMRF_CW137_PACK(pOR, rEGsRX2_NFRAC_OFFSET0)\
( (pOR & 0x00000)\
| ((rEGsRX2_NFRAC_OFFSET0             << MMRF_CW137_SRX2_NFRAC_OFFSET0_LSB        ) & MMRF_CW137_SRX2_NFRAC_OFFSET0_MASK )\
)

/** CW179  **/
#define MMRF_CW179_POR_DATA  0xE738C


#define MMRF_CW179_PACK(pOR, rEGcW179_19_18_17_16_15_11_10_06_05_00)\
( (pOR & 0x00000)\
| (rEGcW179_19_18_17_16_15_11_10_06_05_00)\
)

/** CW181  **/
#define MMRF_CW181_POR_DATA  0xE298A


#define MMRF_CW181_PACK(pOR, rEGcW181_19_18_17_16_15_11_10_06_05_00)\
( (pOR & 0x00000)\
| (rEGcW181_19_18_17_16_15_11_10_06_05_00)\
)

/** CW183  **/
#define MMRF_CW183_POR_DATA  0xE5E11


#define MMRF_CW183_PACK(pOR, rEGcW183_19_18_17_16_15_11_10_06_05_00)\
( (pOR & 0x00000)\
| (rEGcW183_19_18_17_16_15_11_10_06_05_00)\
)

/** CW279  **/
#define MMRF_CW279_POR_DATA  0xE738C


#define MMRF_CW279_PACK(pOR, rEGcW279_19_18_17_16_15_11_10_06_05_00)\
( (pOR & 0x00000)\
| (rEGcW279_19_18_17_16_15_11_10_06_05_00)\
)

/** CW281  **/
#define MMRF_CW281_POR_DATA  0xE298A


#define MMRF_CW281_PACK(pOR, rEGcW281_19_18_17_16_15_11_10_06_05_00)\
( (pOR & 0x00000)\
| (rEGcW281_19_18_17_16_15_11_10_06_05_00)\
)

/** CW283  **/
#define MMRF_CW283_POR_DATA  0xE5E11


#define MMRF_CW283_PACK(pOR, rEGcW283_19_18_17_16_15_11_10_06_05_00)\
( (pOR & 0x00000)\
| (rEGcW283_19_18_17_16_15_11_10_06_05_00)\
)

/** CW320  **/
#define MMRF_CW320_POR_DATA  0x00000


#define MMRF_CW320_PACK(pOR, rEGcW320_RX1_IIP2C)\
( (pOR & 0xC1FFF)\
| (rEGcW320_RX1_IIP2C)\
)

/** CW322  **/
#define MMRF_CW322_POR_DATA  0x00000


#define MMRF_CW322_PACK(pOR, rEGcW322_PRX1_RG, rEGcW322_PRX1_MIXSEL, rEGcW322_PRX1_LNASEL, rEGcW322_RX1_SAWLESS)\
( (pOR & 0xC8010)\
| (rEGcW322_PRX1_RG)\
| (rEGcW322_PRX1_MIXSEL)\
| (rEGcW322_PRX1_LNASEL)\
| (rEGcW322_RX1_SAWLESS)\
)

/** CW323  **/
#define MMRF_CW323_POR_DATA  0x2000F


#define MMRF_CW323_PACK(pOR, rEGcW323_PRX1_RG, rEGcW323_RX1_SAWLESS)\
( (pOR & 0x00000)\
| (rEGcW323_PRX1_RG)\
| (rEGcW323_RX1_SAWLESS)\
)

/** CW324  **/
#define MMRF_CW324_POR_DATA  0x00000


#define MMRF_CW324_PACK(pOR, rEGcW324_DRX1_MIXSEL, rEGcW324_DRX1_RG, rEGcW324_DRX1_LNASEL)\
( (pOR & 0xF8010)\
| (rEGcW324_DRX1_MIXSEL)\
| (rEGcW324_DRX1_RG)\
| (rEGcW324_DRX1_LNASEL)\
)

/** CW325  **/
#define MMRF_CW325_POR_DATA  0x2000F


#define MMRF_CW325_PACK(pOR, rEGcW325_DRX1_RG)\
( (pOR & 0xC0000)\
| (rEGcW325_DRX1_RG)\
)

/** CW326  **/
#define MMRF_CW326_POR_DATA  0x00000


#define MMRF_CW326_PACK(pOR, rEGcW326_RX1_BW, rEGcW326_RX1_GSYNC)\
( (pOR & 0xEC000)\
| (rEGcW326_RX1_BW)\
| (rEGcW326_RX1_GSYNC)\
)

/** CW327  **/
#define MMRF_CW327_POR_DATA  0x00000


#define MMRF_CW327_PACK(pOR, rEGcW327_RX2_IIP2C)\
( (pOR & 0xC1FFF)\
| (rEGcW327_RX2_IIP2C)\
)

/** CW329  **/
#define MMRF_CW329_POR_DATA  0x00000


#define MMRF_CW329_PACK(pOR, rEGcW329_PRX2_RG, rEGcW329_PRX2_MIXSEL, rEGcW329_PRX2_LNASEL)\
( (pOR & 0xF8010)\
| (rEGcW329_PRX2_RG)\
| (rEGcW329_PRX2_MIXSEL)\
| (rEGcW329_PRX2_LNASEL)\
)

/** CW330  **/
#define MMRF_CW330_POR_DATA  0x2000F


#define MMRF_CW330_PACK(pOR, rEGcW330_PRX2_RG)\
( (pOR & 0xC0000)\
| (rEGcW330_PRX2_RG)\
)

/** CW331  **/
#define MMRF_CW331_POR_DATA  0x00000


#define MMRF_CW331_PACK(pOR, rEGcW331_DRX2_MIXSEL, rEGcW331_DRX2_RG, rEGcW331_DRX2_LNASEL)\
( (pOR & 0xF8010)\
| (rEGcW331_DRX2_MIXSEL)\
| (rEGcW331_DRX2_RG)\
| (rEGcW331_DRX2_LNASEL)\
)

/** CW332  **/
#define MMRF_CW332_POR_DATA  0x2000F


#define MMRF_CW332_PACK(pOR, rEGcW332_DRX2_RG)\
( (pOR & 0xC0000)\
| (rEGcW332_DRX2_RG)\
)

/** CW333  **/
#define MMRF_CW333_POR_DATA  0x00000


#define MMRF_CW333_PACK(pOR, rEGcW333_RX2_GSYNC, rEGcW333_RX2_BW)\
( (pOR & 0xEC000)\
| (rEGcW333_RX2_GSYNC)\
| (rEGcW333_RX2_BW)\
)

/** CW334  **/
#define MMRF_CW334_POR_DATA  0x001CE


#define MMRF_CW334_PACK(pOR, rEGcW334_RX1_GAIN)\
( (pOR & 0xFE000)\
| (rEGcW334_RX1_GAIN)\
)

/** CW335  **/
#define MMRF_CW335_POR_DATA  0x04104

#define MMRF_CW335_RXIF1_DC_EST_I_LSB (9)
#define MMRF_CW335_RXIF1_DC_EST_I_MASK (0x07E00)
#define MMRF_CW335_RXIF1_DC_EST_Q_LSB (3)
#define MMRF_CW335_RXIF1_DC_EST_Q_MASK (0x001F8)

#define MMRF_CW335_PACK(pOR, rEGrXIF1_DC_EST_I, rEGrXIF1_DC_EST_Q)\
( (pOR & 0xF8007)\
| ((rEGrXIF1_DC_EST_I                 << MMRF_CW335_RXIF1_DC_EST_I_LSB            ) & MMRF_CW335_RXIF1_DC_EST_I_MASK )\
| ((rEGrXIF1_DC_EST_Q                 << MMRF_CW335_RXIF1_DC_EST_Q_LSB            ) & MMRF_CW335_RXIF1_DC_EST_Q_MASK )\
)

/** CW336  **/
#define MMRF_CW336_POR_DATA  0x001CE


#define MMRF_CW336_PACK(pOR, rEGcW336_RX1_GAIN)\
( (pOR & 0xFE000)\
| (rEGcW336_RX1_GAIN)\
)

/** CW337  **/
#define MMRF_CW337_POR_DATA  0x04104

#define MMRF_CW337_RXDIF1_DC_EST_I_LSB (9)
#define MMRF_CW337_RXDIF1_DC_EST_I_MASK (0x07E00)
#define MMRF_CW337_RXDIF1_DC_EST_Q_LSB (3)
#define MMRF_CW337_RXDIF1_DC_EST_Q_MASK (0x001F8)

#define MMRF_CW337_PACK(pOR, rEGrXDIF1_DC_EST_I, rEGrXDIF1_DC_EST_Q)\
( (pOR & 0xF8007)\
| ((rEGrXDIF1_DC_EST_I                << MMRF_CW337_RXDIF1_DC_EST_I_LSB           ) & MMRF_CW337_RXDIF1_DC_EST_I_MASK )\
| ((rEGrXDIF1_DC_EST_Q                << MMRF_CW337_RXDIF1_DC_EST_Q_LSB           ) & MMRF_CW337_RXDIF1_DC_EST_Q_MASK )\
)

/** CW338  **/
#define MMRF_CW338_POR_DATA  0x00000

#define MMRF_CW338_RXRXD_GAIN_LATCH_PATH1_LSB (18)
#define MMRF_CW338_RXRXD_GAIN_LATCH_PATH1_MASK (0x40000)
#define MMRF_CW338_RXRXD_GAIN_LATCH_PATH2_LSB (19)
#define MMRF_CW338_RXRXD_GAIN_LATCH_PATH2_MASK (0x80000)

#define MMRF_CW338_PACK(pOR, rEGrXRXD_GAIN_LATCH_PATH1, rEGrXRXD_GAIN_LATCH_PATH2)\
( (pOR & 0x3FFFF)\
| ((rEGrXRXD_GAIN_LATCH_PATH1         << MMRF_CW338_RXRXD_GAIN_LATCH_PATH1_LSB    ) & MMRF_CW338_RXRXD_GAIN_LATCH_PATH1_MASK )\
| ((rEGrXRXD_GAIN_LATCH_PATH2         << MMRF_CW338_RXRXD_GAIN_LATCH_PATH2_LSB    ) & MMRF_CW338_RXRXD_GAIN_LATCH_PATH2_MASK )\
)

/** CW339  **/
#define MMRF_CW339_POR_DATA  0x00000

#define MMRF_CW339_RXD_PATH1_GAIN_DELAY_LSB (10)
#define MMRF_CW339_RXD_PATH1_GAIN_DELAY_MASK (0xFFC00)
#define MMRF_CW339_RX_PATH1_GAIN_DELAY_LSB (0)
#define MMRF_CW339_RX_PATH1_GAIN_DELAY_MASK (0x003FF)

#define MMRF_CW339_PACK(pOR, rEGrXD_PATH1_GAIN_DELAY, rEGrX_PATH1_GAIN_DELAY)\
( (pOR & 0x00000)\
| ((rEGrXD_PATH1_GAIN_DELAY           << MMRF_CW339_RXD_PATH1_GAIN_DELAY_LSB      ) & MMRF_CW339_RXD_PATH1_GAIN_DELAY_MASK )\
| ((rEGrX_PATH1_GAIN_DELAY            << MMRF_CW339_RX_PATH1_GAIN_DELAY_LSB       ) & MMRF_CW339_RX_PATH1_GAIN_DELAY_MASK )\
)

/** CW340  **/
#define MMRF_CW340_POR_DATA  0x001CE


#define MMRF_CW340_PACK(pOR, rEGcW340_RX2_GAIN)\
( (pOR & 0xFE000)\
| (rEGcW340_RX2_GAIN)\
)

/** CW341  **/
#define MMRF_CW341_POR_DATA  0x04104

#define MMRF_CW341_RXIF2_DC_EST_I_LSB (9)
#define MMRF_CW341_RXIF2_DC_EST_I_MASK (0x07E00)
#define MMRF_CW341_RXIF2_DC_EST_Q_LSB (3)
#define MMRF_CW341_RXIF2_DC_EST_Q_MASK (0x001F8)

#define MMRF_CW341_PACK(pOR, rEGrXIF2_DC_EST_I, rEGrXIF2_DC_EST_Q)\
( (pOR & 0xF8007)\
| ((rEGrXIF2_DC_EST_I                 << MMRF_CW341_RXIF2_DC_EST_I_LSB            ) & MMRF_CW341_RXIF2_DC_EST_I_MASK )\
| ((rEGrXIF2_DC_EST_Q                 << MMRF_CW341_RXIF2_DC_EST_Q_LSB            ) & MMRF_CW341_RXIF2_DC_EST_Q_MASK )\
)

/** CW342  **/
#define MMRF_CW342_POR_DATA  0x001CE


#define MMRF_CW342_PACK(pOR, rEGcW342_RX2_GAIN)\
( (pOR & 0xFE000)\
| (rEGcW342_RX2_GAIN)\
)

/** CW343  **/
#define MMRF_CW343_POR_DATA  0x04104

#define MMRF_CW343_RXDIF2_DC_EST_I_LSB (9)
#define MMRF_CW343_RXDIF2_DC_EST_I_MASK (0x07E00)
#define MMRF_CW343_RXDIF2_DC_EST_Q_LSB (3)
#define MMRF_CW343_RXDIF2_DC_EST_Q_MASK (0x001F8)

#define MMRF_CW343_PACK(pOR, rEGrXDIF2_DC_EST_I, rEGrXDIF2_DC_EST_Q)\
( (pOR & 0xF8007)\
| ((rEGrXDIF2_DC_EST_I                << MMRF_CW343_RXDIF2_DC_EST_I_LSB           ) & MMRF_CW343_RXDIF2_DC_EST_I_MASK )\
| ((rEGrXDIF2_DC_EST_Q                << MMRF_CW343_RXDIF2_DC_EST_Q_LSB           ) & MMRF_CW343_RXDIF2_DC_EST_Q_MASK )\
)

/** CW345  **/
#define MMRF_CW345_POR_DATA  0x00000

#define MMRF_CW345_RXD_PATH2_GAIN_DELAY_LSB (10)
#define MMRF_CW345_RXD_PATH2_GAIN_DELAY_MASK (0xFFC00)
#define MMRF_CW345_RX_PATH2_GAIN_DELAY_LSB (0)
#define MMRF_CW345_RX_PATH2_GAIN_DELAY_MASK (0x003FF)

#define MMRF_CW345_PACK(pOR, rEGrXD_PATH2_GAIN_DELAY, rEGrX_PATH2_GAIN_DELAY)\
( (pOR & 0x00000)\
| ((rEGrXD_PATH2_GAIN_DELAY           << MMRF_CW345_RXD_PATH2_GAIN_DELAY_LSB      ) & MMRF_CW345_RXD_PATH2_GAIN_DELAY_MASK )\
| ((rEGrX_PATH2_GAIN_DELAY            << MMRF_CW345_RX_PATH2_GAIN_DELAY_LSB       ) & MMRF_CW345_RX_PATH2_GAIN_DELAY_MASK )\
)

/** CW348  **/
#define MMRF_CW348_POR_DATA  0x00000


#define MMRF_CW348_PACK(pOR, rEGcW348_RX1_OBBFLAG)\
( (pOR & 0xFFFFE)\
| (rEGcW348_RX1_OBBFLAG)\
)

/** CW349  **/
#define MMRF_CW349_POR_DATA  0x02040

#define MMRF_CW349_RG_RXD_BIAS_MIXER1_IIP2C_I_LSB (0)
#define MMRF_CW349_RG_RXD_BIAS_MIXER1_IIP2C_I_MASK (0x0007F)
#define MMRF_CW349_RG_RXD_BIAS_MIXER1_IIP2C_Q_LSB (7)
#define MMRF_CW349_RG_RXD_BIAS_MIXER1_IIP2C_Q_MASK (0x03F80)

#define MMRF_CW349_PACK(pOR, rEGrG_RXD_BIAS_MIXER1_IIP2C_I, rEGrG_RXD_BIAS_MIXER1_IIP2C_Q)\
( (pOR & 0xFC000)\
| ((rEGrG_RXD_BIAS_MIXER1_IIP2C_I     << MMRF_CW349_RG_RXD_BIAS_MIXER1_IIP2C_I_LSB ) & MMRF_CW349_RG_RXD_BIAS_MIXER1_IIP2C_I_MASK )\
| ((rEGrG_RXD_BIAS_MIXER1_IIP2C_Q     << MMRF_CW349_RG_RXD_BIAS_MIXER1_IIP2C_Q_LSB ) & MMRF_CW349_RG_RXD_BIAS_MIXER1_IIP2C_Q_MASK )\
)

/** CW350  **/
#define MMRF_CW350_POR_DATA  0x02040

#define MMRF_CW350_RG_RXD_BIAS_MIXER2_IIP2C_I_LSB (0)
#define MMRF_CW350_RG_RXD_BIAS_MIXER2_IIP2C_I_MASK (0x0007F)
#define MMRF_CW350_RG_RXD_BIAS_MIXER2_IIP2C_Q_LSB (7)
#define MMRF_CW350_RG_RXD_BIAS_MIXER2_IIP2C_Q_MASK (0x03F80)

#define MMRF_CW350_PACK(pOR, rEGrG_RXD_BIAS_MIXER2_IIP2C_I, rEGrG_RXD_BIAS_MIXER2_IIP2C_Q)\
( (pOR & 0xFC000)\
| ((rEGrG_RXD_BIAS_MIXER2_IIP2C_I     << MMRF_CW350_RG_RXD_BIAS_MIXER2_IIP2C_I_LSB ) & MMRF_CW350_RG_RXD_BIAS_MIXER2_IIP2C_I_MASK )\
| ((rEGrG_RXD_BIAS_MIXER2_IIP2C_Q     << MMRF_CW350_RG_RXD_BIAS_MIXER2_IIP2C_Q_LSB ) & MMRF_CW350_RG_RXD_BIAS_MIXER2_IIP2C_Q_MASK )\
)

/** CW370  **/
#define MMRF_CW370_POR_DATA  0x00000


#define MMRF_CW370_PACK(pOR, rEGcW370_LNA_MANUAL, rEGcW370_PRX1_LNAMSEL)\
( (pOR & 0xE0000)\
| (rEGcW370_LNA_MANUAL)\
| (rEGcW370_PRX1_LNAMSEL)\
)

/** CW371  **/
#define MMRF_CW371_POR_DATA  0x00000


#define MMRF_CW371_PACK(pOR, rEGcW371_PRX2_LNAMSEL)\
( (pOR & 0xE0001)\
| (rEGcW371_PRX2_LNAMSEL)\
)

/** CW373  **/
#define MMRF_CW373_POR_DATA  0x00000


#define MMRF_CW373_PACK(pOR, rEGcW373_DRX1_LNAMSEL)\
( (pOR & 0xE0001)\
| (rEGcW373_DRX1_LNAMSEL)\
)

/** CW374  **/
#define MMRF_CW374_POR_DATA  0x00000


#define MMRF_CW374_PACK(pOR, rEGcW374_DRX2_LNAMSEL)\
( (pOR & 0xE0001)\
| (rEGcW374_DRX2_LNAMSEL)\
)

/** CW399  **/
#define MMRF_CW399_POR_DATA  0x3E142


#define MMRF_CW399_PACK(pOR, rEGcW399_PRX1_RG, rEGcW399_DRX1_RG)\
( (pOR & 0xC0387)\
| (rEGcW399_PRX1_RG)\
| (rEGcW399_DRX1_RG)\
)

/** CW400  **/
#define MMRF_CW400_POR_DATA  0x3E142


#define MMRF_CW400_PACK(pOR, rEGcW400_PRX2_RG, rEGcW400_DRX2_RG)\
( (pOR & 0xC0387)\
| (rEGcW400_PRX2_RG)\
| (rEGcW400_DRX2_RG)\
)

/** CW413  **/
#define MMRF_CW413_POR_DATA  0x027F8


#define MMRF_CW413_PACK(pOR, rEGcW413_RX1_PM)\
( (pOR & 0xF8000)\
| (rEGcW413_RX1_PM)\
)

/** CW414  **/
#define MMRF_CW414_POR_DATA  0x027F8


#define MMRF_CW414_PACK(pOR, rEGcW414_RX1_PM)\
( (pOR & 0xFC000)\
| (rEGcW414_RX1_PM)\
)

/** CW415  **/
#define MMRF_CW415_POR_DATA  0x027F8


#define MMRF_CW415_PACK(pOR, rEGcW415_RX2_PM)\
( (pOR & 0xF8000)\
| (rEGcW415_RX2_PM)\
)

/** CW416  **/
#define MMRF_CW416_POR_DATA  0x027F8


#define MMRF_CW416_PACK(pOR, rEGcW416_RX2_PM)\
( (pOR & 0xFC000)\
| (rEGcW416_RX2_PM)\
)

/** CW448  **/
#define MMRF_CW448_POR_DATA  0x54860


#define MMRF_CW448_PACK(pOR, rEGcW448_RX1_PM)\
( (pOR & 0xC01FF)\
| (rEGcW448_RX1_PM)\
)

/** CW452  **/
#define MMRF_CW452_POR_DATA  0x54860


#define MMRF_CW452_PACK(pOR, rEGcW452_RX2_PM)\
( (pOR & 0xC01FF)\
| (rEGcW452_RX2_PM)\
)

/** CW456  **/
#define MMRF_CW456_POR_DATA  0x54860


#define MMRF_CW456_PACK(pOR, rEGcW456_RX1_PM)\
( (pOR & 0xC01FF)\
| (rEGcW456_RX1_PM)\
)

/** CW460  **/
#define MMRF_CW460_POR_DATA  0x54860


#define MMRF_CW460_PACK(pOR, rEGcW460_RX2_PM)\
( (pOR & 0xC01FF)\
| (rEGcW460_RX2_PM)\
)

/** CW473  **/
#define MMRF_CW473_POR_DATA  0x02040

#define MMRF_CW473_RG_RX_BIAS_MIXER1_IIP2C_I_LSB (0)
#define MMRF_CW473_RG_RX_BIAS_MIXER1_IIP2C_I_MASK (0x0007F)
#define MMRF_CW473_RG_RX_BIAS_MIXER1_IIP2C_Q_LSB (7)
#define MMRF_CW473_RG_RX_BIAS_MIXER1_IIP2C_Q_MASK (0x03F80)

#define MMRF_CW473_PACK(pOR, rEGrG_RX_BIAS_MIXER1_IIP2C_I, rEGrG_RX_BIAS_MIXER1_IIP2C_Q)\
( (pOR & 0xFC000)\
| ((rEGrG_RX_BIAS_MIXER1_IIP2C_I      << MMRF_CW473_RG_RX_BIAS_MIXER1_IIP2C_I_LSB ) & MMRF_CW473_RG_RX_BIAS_MIXER1_IIP2C_I_MASK )\
| ((rEGrG_RX_BIAS_MIXER1_IIP2C_Q      << MMRF_CW473_RG_RX_BIAS_MIXER1_IIP2C_Q_LSB ) & MMRF_CW473_RG_RX_BIAS_MIXER1_IIP2C_Q_MASK )\
)

/** CW482  **/
#define MMRF_CW482_POR_DATA  0x02040

#define MMRF_CW482_RG_RX_BIAS_MIXER2_IIP2C_I_LSB (0)
#define MMRF_CW482_RG_RX_BIAS_MIXER2_IIP2C_I_MASK (0x0007F)
#define MMRF_CW482_RG_RX_BIAS_MIXER2_IIP2C_Q_LSB (7)
#define MMRF_CW482_RG_RX_BIAS_MIXER2_IIP2C_Q_MASK (0x03F80)

#define MMRF_CW482_PACK(pOR, rEGrG_RX_BIAS_MIXER2_IIP2C_I, rEGrG_RX_BIAS_MIXER2_IIP2C_Q)\
( (pOR & 0xFC000)\
| ((rEGrG_RX_BIAS_MIXER2_IIP2C_I      << MMRF_CW482_RG_RX_BIAS_MIXER2_IIP2C_I_LSB ) & MMRF_CW482_RG_RX_BIAS_MIXER2_IIP2C_I_MASK )\
| ((rEGrG_RX_BIAS_MIXER2_IIP2C_Q      << MMRF_CW482_RG_RX_BIAS_MIXER2_IIP2C_Q_LSB ) & MMRF_CW482_RG_RX_BIAS_MIXER2_IIP2C_Q_MASK )\
)

/** CW490  **/
#define MMRF_CW490_POR_DATA  0x00000

#define MMRF_CW490_RX1_LO_QDL_UHMBQ_EN_LSB (6)
#define MMRF_CW490_RX1_LO_QDL_UHMBQ_EN_MASK (0x000C0)

#define MMRF_CW490_PACK(pOR, rEGrX1_LO_QDL_UHMBQ_EN)\
( (pOR & 0xFFF3F)\
| ((rEGrX1_LO_QDL_UHMBQ_EN            << MMRF_CW490_RX1_LO_QDL_UHMBQ_EN_LSB       ) & MMRF_CW490_RX1_LO_QDL_UHMBQ_EN_MASK )\
)

/** CW495  **/
#define MMRF_CW495_POR_DATA  0x00020


#define MMRF_CW495_PACK(pOR, rEGcW495_RX1_LO)\
( (pOR & 0xBE000)\
| (rEGcW495_RX1_LO)\
)

/** CW499  **/
#define MMRF_CW499_POR_DATA  0x00120


#define MMRF_CW499_PACK(pOR, rEGcW499_RX2_LO)\
( (pOR & 0xFF400)\
| (rEGcW499_RX2_LO)\
)

/** CW500  **/
#define MMRF_CW500_POR_DATA  0x00000


#define MMRF_CW500_PACK(pOR, rEGcW500_RXT_IIP2C)\
( (pOR & 0xC1FFF)\
| (rEGcW500_RXT_IIP2C)\
)

/** CW502  **/
#define MMRF_CW502_POR_DATA  0x00000


#define MMRF_CW502_PACK(pOR, rEGcW502_PRXT_RG, rEGcW502_PRXT_GROUPSEL, rEGcW502_PRXT_LNASEL)\
( (pOR & 0xF8E1C)\
| (rEGcW502_PRXT_RG)\
| (rEGcW502_PRXT_GROUPSEL)\
| (rEGcW502_PRXT_LNASEL)\
)

/** CW503  **/
#define MMRF_CW503_POR_DATA  0x0000F


#define MMRF_CW503_PACK(pOR, rEGcW503_PRXT_RG, rEGcW503_RXT_GSYNC)\
( (pOR & 0xF8000)\
| (rEGcW503_PRXT_RG)\
| (rEGcW503_RXT_GSYNC)\
)

/** CW504  **/
#define MMRF_CW504_POR_DATA  0x00000


#define MMRF_CW504_PACK(pOR, rEGcW504_DRXT_GROUPSEL, rEGcW504_DRXT_RG, rEGcW504_DRXT_LNASEL)\
( (pOR & 0xF8E1C)\
| (rEGcW504_DRXT_GROUPSEL)\
| (rEGcW504_DRXT_RG)\
| (rEGcW504_DRXT_LNASEL)\
)

/** CW505  **/
#define MMRF_CW505_POR_DATA  0x0000F


#define MMRF_CW505_PACK(pOR, rEGcW505_DRXT_RG)\
( (pOR & 0xFC000)\
| (rEGcW505_DRXT_RG)\
)

/** CW506  **/
#define MMRF_CW506_POR_DATA  0x00006


#define MMRF_CW506_PACK(pOR, rEGcW506_RXT_GAIN)\
( (pOR & 0xFE7F8)\
| (rEGcW506_RXT_GAIN)\
)

/** CW508  **/
#define MMRF_CW508_POR_DATA  0x00006


#define MMRF_CW508_PACK(pOR, rEGcW508_RXT_GAIN)\
( (pOR & 0xFE7F8)\
| (rEGcW508_RXT_GAIN)\
)

/** CW511  **/
#define MMRF_CW511_POR_DATA  0x00001

#define MMRF_CW511_BAND_STX_LSB (12)
#define MMRF_CW511_BAND_STX_MASK (0xFF000)

#define MMRF_CW511_PACK(pOR, rEGbAND_STX, rEGcW511_10_06_05_05_04_04_03_02_01_01)\
( (pOR & 0x00801)\
| ((rEGbAND_STX                       << MMRF_CW511_BAND_STX_LSB                  ) & MMRF_CW511_BAND_STX_MASK )\
| (rEGcW511_10_06_05_05_04_04_03_02_01_01)\
)

/** CW521  **/
#define MMRF_CW521_POR_DATA  0x82060


#define MMRF_CW521_PACK(pOR, rEGcW521_12_09)\
( (pOR & 0xFE1FF)\
| (rEGcW521_12_09)\
)

/** CW529  **/
#define MMRF_CW529_POR_DATA  0x00010

#define MMRF_CW529_DCO_SCAK_CODETYP_LSB (8)
#define MMRF_CW529_DCO_SCAK_CODETYP_MASK (0xFFF00)

#define MMRF_CW529_PACK(pOR, rEGdCO_SCAK_CODETYP)\
( (pOR & 0x000FF)\
| ((rEGdCO_SCAK_CODETYP               << MMRF_CW529_DCO_SCAK_CODETYP_LSB          ) & MMRF_CW529_DCO_SCAK_CODETYP_MASK )\
)

/** CW549  **/
#define MMRF_CW549_POR_DATA  0x80000

#define MMRF_CW549_MMD_SDM_NFRAC_LSB (0)
#define MMRF_CW549_MMD_SDM_NFRAC_MASK (0x00FFF)
#define MMRF_CW549_MMD_SDM_NINT_LSB (12)
#define MMRF_CW549_MMD_SDM_NINT_MASK (0xFF000)

#define MMRF_CW549_PACK(pOR, rEGmMD_SDM_NFRAC, rEGmMD_SDM_NINT)\
( (pOR & 0x00000)\
| ((rEGmMD_SDM_NFRAC                  << MMRF_CW549_MMD_SDM_NFRAC_LSB             ) & MMRF_CW549_MMD_SDM_NFRAC_MASK )\
| ((rEGmMD_SDM_NINT                   << MMRF_CW549_MMD_SDM_NINT_LSB              ) & MMRF_CW549_MMD_SDM_NINT_MASK )\
)

/** CW550  **/
#define MMRF_CW550_POR_DATA  0x00000

#define MMRF_CW550_MMD_SDM_NFRAC_2_LSB (9)
#define MMRF_CW550_MMD_SDM_NFRAC_2_MASK (0xFFE00)

#define MMRF_CW550_PACK(pOR, rEGmMD_SDM_NFRAC_2)\
( (pOR & 0x001FF)\
| ((rEGmMD_SDM_NFRAC_2                << MMRF_CW550_MMD_SDM_NFRAC_2_LSB           ) & MMRF_CW550_MMD_SDM_NFRAC_2_MASK )\
)

/** CW551  **/
#define MMRF_CW551_POR_DATA  0x80000

#define MMRF_CW551_MMD_SDM_NFRAC1_LSB (0)
#define MMRF_CW551_MMD_SDM_NFRAC1_MASK (0x00FFF)
#define MMRF_CW551_MMD_SDM_NINT1_LSB (12)
#define MMRF_CW551_MMD_SDM_NINT1_MASK (0xFF000)

#define MMRF_CW551_PACK(pOR, rEGmMD_SDM_NFRAC1, rEGmMD_SDM_NINT1)\
( (pOR & 0x00000)\
| ((rEGmMD_SDM_NFRAC1                 << MMRF_CW551_MMD_SDM_NFRAC1_LSB            ) & MMRF_CW551_MMD_SDM_NFRAC1_MASK )\
| ((rEGmMD_SDM_NINT1                  << MMRF_CW551_MMD_SDM_NINT1_LSB             ) & MMRF_CW551_MMD_SDM_NINT1_MASK )\
)

/** CW552  **/
#define MMRF_CW552_POR_DATA  0x00000

#define MMRF_CW552_DCO_SCAK_NOFFSET_LSB (2)
#define MMRF_CW552_DCO_SCAK_NOFFSET_MASK (0x0003C)
#define MMRF_CW552_MMD_SDM_NFRAC1_2_LSB (9)
#define MMRF_CW552_MMD_SDM_NFRAC1_2_MASK (0xFFE00)

#define MMRF_CW552_PACK(pOR, rEGdCO_SCAK_NOFFSET, rEGmMD_SDM_NFRAC1_2)\
( (pOR & 0x001C3)\
| ((rEGdCO_SCAK_NOFFSET               << MMRF_CW552_DCO_SCAK_NOFFSET_LSB          ) & MMRF_CW552_DCO_SCAK_NOFFSET_MASK )\
| ((rEGmMD_SDM_NFRAC1_2               << MMRF_CW552_MMD_SDM_NFRAC1_2_LSB          ) & MMRF_CW552_MMD_SDM_NFRAC1_2_MASK )\
)

/** CW568  **/
#define MMRF_CW568_POR_DATA  0x00000

#define MMRF_CW568_DCC_DELTA_NC_LSB (9)
#define MMRF_CW568_DCC_DELTA_NC_MASK (0xFFE00)
#define MMRF_CW568_DCC_EST_EN_LSB (0)
#define MMRF_CW568_DCC_EST_EN_MASK (0x00001)

#define MMRF_CW568_PACK(pOR, rEGdCC_DELTA_NC, rEGdCC_EST_EN)\
( (pOR & 0x001FE)\
| ((rEGdCC_DELTA_NC                   << MMRF_CW568_DCC_DELTA_NC_LSB              ) & MMRF_CW568_DCC_DELTA_NC_MASK )\
| ((rEGdCC_EST_EN                     << MMRF_CW568_DCC_EST_EN_LSB                ) & MMRF_CW568_DCC_EST_EN_MASK )\
)

/** CW582  **/
#define MMRF_CW582_POR_DATA  0x00000

#define MMRF_CW582_MMD_SDM_NOFFSET_LSB (0)
#define MMRF_CW582_MMD_SDM_NOFFSET_MASK (0xFFFFF)

#define MMRF_CW582_PACK(pOR, rEGmMD_SDM_NOFFSET)\
( (pOR & 0x00000)\
| ((rEGmMD_SDM_NOFFSET                << MMRF_CW582_MMD_SDM_NOFFSET_LSB           ) & MMRF_CW582_MMD_SDM_NOFFSET_MASK )\
)

/** CW617  **/
#define MMRF_CW617_POR_DATA  0x00000


#define MMRF_CW617_PACK(pOR, rEGcW617_DRX2_POFF, rEGcW617_PRX1_POFF, rEGcW617_PRX2_POFF, rEGcW617_DRX1_POFF)\
( (pOR & 0xFF000)\
| (rEGcW617_DRX2_POFF)\
| (rEGcW617_PRX1_POFF)\
| (rEGcW617_PRX2_POFF)\
| (rEGcW617_DRX1_POFF)\
)

/** CW704  **/
#define MMRF_CW704_POR_DATA  0x00000


#define MMRF_CW704_PACK(pOR, rEGcW704_00_00)\
( (pOR & 0xFFFFE)\
| (rEGcW704_00_00)\
)

/** CW705  **/
#define MMRF_CW705_POR_DATA  0x02064


#define MMRF_CW705_PACK(pOR, rEGcW705_DET_GAIN_TABLE, rEGcW705_TXLPF)\
( (pOR & 0xFF000)\
| (rEGcW705_DET_GAIN_TABLE)\
| (rEGcW705_TXLPF)\
)

/** CW706  **/
#define MMRF_CW706_POR_DATA  0x7BFC0


#define MMRF_CW706_PACK(pOR, rEGcW706_TX_GAIN_TABLE)\
( (pOR & 0x00000)\
| (rEGcW706_TX_GAIN_TABLE)\
)

/** CW707  **/
#define MMRF_CW707_POR_DATA  0x00000


#define MMRF_CW707_PACK(pOR, rEGcW707_19_19_14_14_13_13, rEGcW707_TX_PORT)\
( (pOR & 0x00000)\
| (rEGcW707_19_19_14_14_13_13)\
| (rEGcW707_TX_PORT)\
)

/** CW708  **/
#define MMRF_CW708_POR_DATA  0x00000


#define MMRF_CW708_PACK(pOR, rEGcW708_01_01)\
( (pOR & 0xFFFFD)\
| (rEGcW708_01_01)\
)

/** CW710  **/
#define MMRF_CW710_POR_DATA  0x065C7


#define MMRF_CW710_PACK(pOR, rEGcW710_TXLPF, rEGcW710_TX_LPF_GAIN)\
( (pOR & 0xE6000)\
| (rEGcW710_TXLPF)\
| (rEGcW710_TX_LPF_GAIN)\
)

/** CW711  **/
#define MMRF_CW711_POR_DATA  0x00002


#define MMRF_CW711_PACK(pOR, rEGcW711_13_11_07_07_01_01)\
( (pOR & 0xFC77D)\
| (rEGcW711_13_11_07_07_01_01)\
)

/** CW712  **/
#define MMRF_CW712_POR_DATA  0x00000


#define MMRF_CW712_PACK(pOR, rEGcW712_19_17_13_10_03_01)\
( (pOR & 0x1C3F1)\
| (rEGcW712_19_17_13_10_03_01)\
)

/** CW714  **/
#define MMRF_CW714_POR_DATA  0x00000

#define MMRF_CW714_TX_LO_CAP_ARRAY_LSB (13)
#define MMRF_CW714_TX_LO_CAP_ARRAY_MASK (0xFE000)
#define MMRF_CW714_TX_LO_FE_IN_BIAS_HPM_LSB (0)
#define MMRF_CW714_TX_LO_FE_IN_BIAS_HPM_MASK (0x0003F)
#define MMRF_CW714_TX_LO_FE_IN_BIAS_LPM_LSB (6)
#define MMRF_CW714_TX_LO_FE_IN_BIAS_LPM_MASK (0x00FC0)
#define MMRF_CW714_TX_LO_IND_SW_LSB (12)
#define MMRF_CW714_TX_LO_IND_SW_MASK (0x01000)

#define MMRF_CW714_PACK(pOR, rEGtX_LO_CAP_ARRAY, rEGtX_LO_FE_IN_BIAS_HPM, rEGtX_LO_FE_IN_BIAS_LPM, rEGtX_LO_IND_SW)\
( (pOR & 0x00000)\
| ((rEGtX_LO_CAP_ARRAY                << MMRF_CW714_TX_LO_CAP_ARRAY_LSB           ) & MMRF_CW714_TX_LO_CAP_ARRAY_MASK )\
| ((rEGtX_LO_FE_IN_BIAS_HPM           << MMRF_CW714_TX_LO_FE_IN_BIAS_HPM_LSB      ) & MMRF_CW714_TX_LO_FE_IN_BIAS_HPM_MASK )\
| ((rEGtX_LO_FE_IN_BIAS_LPM           << MMRF_CW714_TX_LO_FE_IN_BIAS_LPM_LSB      ) & MMRF_CW714_TX_LO_FE_IN_BIAS_LPM_MASK )\
| ((rEGtX_LO_IND_SW                   << MMRF_CW714_TX_LO_IND_SW_LSB              ) & MMRF_CW714_TX_LO_IND_SW_MASK )\
)

/** CW786  **/
#define MMRF_CW786_POR_DATA  0x22000


#define MMRF_CW786_PACK(pOR, rEGcW786_19_19_18_18_17_15_13_13_12_12_11_10_09_00)\
( (pOR & 0x04000)\
| (rEGcW786_19_19_18_18_17_15_13_13_12_12_11_10_09_00)\
)

/** CW787  **/
#define MMRF_CW787_POR_DATA  0xE0000

#define MMRF_CW787_TX_LPF_RCCAL_CSEL_LSB (12)
#define MMRF_CW787_TX_LPF_RCCAL_CSEL_MASK (0xFF000)

#define MMRF_CW787_PACK(pOR, rEGtX_LPF_RCCAL_CSEL)\
( (pOR & 0x00FFF)\
| ((rEGtX_LPF_RCCAL_CSEL              << MMRF_CW787_TX_LPF_RCCAL_CSEL_LSB         ) & MMRF_CW787_TX_LPF_RCCAL_CSEL_MASK )\
)

/** CW793  **/
#define MMRF_CW793_POR_DATA  0x00607

#define MMRF_CW793_RG_TX_RCF_CSEL_LSB (4)
#define MMRF_CW793_RG_TX_RCF_CSEL_MASK (0x007F0)

#define MMRF_CW793_PACK(pOR, rEGrG_TX_RCF_CSEL, rEGcW793_TXRCF)\
( (pOR & 0xFF800)\
| ((rEGrG_TX_RCF_CSEL                 << MMRF_CW793_RG_TX_RCF_CSEL_LSB            ) & MMRF_CW793_RG_TX_RCF_CSEL_MASK )\
| (rEGcW793_TXRCF)\
)

/** CW794  **/
#define MMRF_CW794_POR_DATA  0x00000

#define MMRF_CW794_TX_BAL_RESA_AACT_LSB (10)
#define MMRF_CW794_TX_BAL_RESA_AACT_MASK (0x07C00)
#define MMRF_CW794_TX_BAL_RESA_BACT_LSB (15)
#define MMRF_CW794_TX_BAL_RESA_BACT_MASK (0xF8000)
#define MMRF_CW794_TX_BAL_RESB_AACT_LSB (0)
#define MMRF_CW794_TX_BAL_RESB_AACT_MASK (0x0001F)
#define MMRF_CW794_TX_BAL_RESB_BACT_LSB (5)
#define MMRF_CW794_TX_BAL_RESB_BACT_MASK (0x003E0)

#define MMRF_CW794_PACK(pOR, rEGtX_BAL_RESA_AACT, rEGtX_BAL_RESA_BACT, rEGtX_BAL_RESB_AACT, rEGtX_BAL_RESB_BACT)\
( (pOR & 0x00000)\
| ((rEGtX_BAL_RESA_AACT               << MMRF_CW794_TX_BAL_RESA_AACT_LSB          ) & MMRF_CW794_TX_BAL_RESA_AACT_MASK )\
| ((rEGtX_BAL_RESA_BACT               << MMRF_CW794_TX_BAL_RESA_BACT_LSB          ) & MMRF_CW794_TX_BAL_RESA_BACT_MASK )\
| ((rEGtX_BAL_RESB_AACT               << MMRF_CW794_TX_BAL_RESB_AACT_LSB          ) & MMRF_CW794_TX_BAL_RESB_AACT_MASK )\
| ((rEGtX_BAL_RESB_BACT               << MMRF_CW794_TX_BAL_RESB_BACT_LSB          ) & MMRF_CW794_TX_BAL_RESB_BACT_MASK )\
)

/** CW795  **/
#define MMRF_CW795_POR_DATA  0x20820

#define MMRF_CW795_TX_BAL_CAPA_AACT_LSB (6)
#define MMRF_CW795_TX_BAL_CAPA_AACT_MASK (0x00FC0)
#define MMRF_CW795_TX_BAL_CAPB_AACT_LSB (0)
#define MMRF_CW795_TX_BAL_CAPB_AACT_MASK (0x0003F)

#define MMRF_CW795_PACK(pOR, rEGtX_BAL_CAPA_AACT, rEGtX_BAL_CAPB_AACT)\
( (pOR & 0xFF000)\
| ((rEGtX_BAL_CAPA_AACT               << MMRF_CW795_TX_BAL_CAPA_AACT_LSB          ) & MMRF_CW795_TX_BAL_CAPA_AACT_MASK )\
| ((rEGtX_BAL_CAPB_AACT               << MMRF_CW795_TX_BAL_CAPB_AACT_LSB          ) & MMRF_CW795_TX_BAL_CAPB_AACT_MASK )\
)

/** CW796  **/
#define MMRF_CW796_POR_DATA  0x20820

#define MMRF_CW796_TX_BAL_CAPA_BACT_LSB (6)
#define MMRF_CW796_TX_BAL_CAPA_BACT_MASK (0x00FC0)
#define MMRF_CW796_TX_BAL_CAPB_BACT_LSB (0)
#define MMRF_CW796_TX_BAL_CAPB_BACT_MASK (0x0003F)

#define MMRF_CW796_PACK(pOR, rEGtX_BAL_CAPA_BACT, rEGtX_BAL_CAPB_BACT)\
( (pOR & 0xFF000)\
| ((rEGtX_BAL_CAPA_BACT               << MMRF_CW796_TX_BAL_CAPA_BACT_LSB          ) & MMRF_CW796_TX_BAL_CAPA_BACT_MASK )\
| ((rEGtX_BAL_CAPB_BACT               << MMRF_CW796_TX_BAL_CAPB_BACT_LSB          ) & MMRF_CW796_TX_BAL_CAPB_BACT_MASK )\
)

/** CW797  **/
#define MMRF_CW797_POR_DATA  0x00000


#define MMRF_CW797_PACK(pOR, rEGcW797_17_12_11_06_05_03_02_00)\
( (pOR & 0xC0000)\
| (rEGcW797_17_12_11_06_05_03_02_00)\
)

/** CW799  **/
#define MMRF_CW799_POR_DATA  0x00000


#define MMRF_CW799_PACK(pOR, rEGcW799_09_04_02_00)\
( (pOR & 0xFFC08)\
| (rEGcW799_09_04_02_00)\
)

/** CW802  **/
#define MMRF_CW802_POR_DATA  0x04025


#define MMRF_CW802_PACK(pOR, rEGcW802_19_15_14_08_07_07_06_04_03_01)\
( (pOR & 0x00001)\
| (rEGcW802_19_15_14_08_07_07_06_04_03_01)\
)

/** CW803  **/
#define MMRF_CW803_POR_DATA  0x00004


#define MMRF_CW803_PACK(pOR, rEGcW803_19_13_03_02_01_00)\
( (pOR & 0x01FF0)\
| (rEGcW803_19_13_03_02_01_00)\
)

/** CW807  **/
#define MMRF_CW807_POR_DATA  0x00000

#define MMRF_CW807_TXDET_CDCOC_I1_M_LSB (15)
#define MMRF_CW807_TXDET_CDCOC_I1_M_MASK (0xF8000)
#define MMRF_CW807_TXDET_CDCOC_I2_M_LSB (5)
#define MMRF_CW807_TXDET_CDCOC_I2_M_MASK (0x003E0)
#define MMRF_CW807_TXDET_CDCOC_Q1_M_LSB (10)
#define MMRF_CW807_TXDET_CDCOC_Q1_M_MASK (0x07C00)
#define MMRF_CW807_TXDET_CDCOC_Q2_M_LSB (0)
#define MMRF_CW807_TXDET_CDCOC_Q2_M_MASK (0x0001F)

#define MMRF_CW807_PACK(pOR, rEGtXDET_CDCOC_I1_M, rEGtXDET_CDCOC_I2_M, rEGtXDET_CDCOC_Q1_M, rEGtXDET_CDCOC_Q2_M)\
( (pOR & 0x00000)\
| ((rEGtXDET_CDCOC_I1_M               << MMRF_CW807_TXDET_CDCOC_I1_M_LSB          ) & MMRF_CW807_TXDET_CDCOC_I1_M_MASK )\
| ((rEGtXDET_CDCOC_I2_M               << MMRF_CW807_TXDET_CDCOC_I2_M_LSB          ) & MMRF_CW807_TXDET_CDCOC_I2_M_MASK )\
| ((rEGtXDET_CDCOC_Q1_M               << MMRF_CW807_TXDET_CDCOC_Q1_M_LSB          ) & MMRF_CW807_TXDET_CDCOC_Q1_M_MASK )\
| ((rEGtXDET_CDCOC_Q2_M               << MMRF_CW807_TXDET_CDCOC_Q2_M_LSB          ) & MMRF_CW807_TXDET_CDCOC_Q2_M_MASK )\
)

/** CW808  **/
#define MMRF_CW808_POR_DATA  0x00000

#define MMRF_CW808_TXDET_CDCOC_I3_M_LSB (15)
#define MMRF_CW808_TXDET_CDCOC_I3_M_MASK (0xF8000)
#define MMRF_CW808_TXDET_CDCOC_I4_M_LSB (5)
#define MMRF_CW808_TXDET_CDCOC_I4_M_MASK (0x003E0)
#define MMRF_CW808_TXDET_CDCOC_Q3_M_LSB (10)
#define MMRF_CW808_TXDET_CDCOC_Q3_M_MASK (0x07C00)
#define MMRF_CW808_TXDET_CDCOC_Q4_M_LSB (0)
#define MMRF_CW808_TXDET_CDCOC_Q4_M_MASK (0x0001F)

#define MMRF_CW808_PACK(pOR, rEGtXDET_CDCOC_I3_M, rEGtXDET_CDCOC_I4_M, rEGtXDET_CDCOC_Q3_M, rEGtXDET_CDCOC_Q4_M)\
( (pOR & 0x00000)\
| ((rEGtXDET_CDCOC_I3_M               << MMRF_CW808_TXDET_CDCOC_I3_M_LSB          ) & MMRF_CW808_TXDET_CDCOC_I3_M_MASK )\
| ((rEGtXDET_CDCOC_I4_M               << MMRF_CW808_TXDET_CDCOC_I4_M_LSB          ) & MMRF_CW808_TXDET_CDCOC_I4_M_MASK )\
| ((rEGtXDET_CDCOC_Q3_M               << MMRF_CW808_TXDET_CDCOC_Q3_M_LSB          ) & MMRF_CW808_TXDET_CDCOC_Q3_M_MASK )\
| ((rEGtXDET_CDCOC_Q4_M               << MMRF_CW808_TXDET_CDCOC_Q4_M_LSB          ) & MMRF_CW808_TXDET_CDCOC_Q4_M_MASK )\
)

/** CW814  **/
#define MMRF_CW814_POR_DATA  0x0D556


#define MMRF_CW814_PACK(pOR, rEGcW814_16_14_11_10_09_08_07_06_05_03)\
( (pOR & 0xE3007)\
| (rEGcW814_16_14_11_10_09_08_07_06_05_03)\
)

/** CW816  **/
#define MMRF_CW816_POR_DATA  0x0023E


#define MMRF_CW816_PACK(pOR, rEGcW816_09_07_06_05)\
( (pOR & 0xFFC1F)\
| (rEGcW816_09_07_06_05)\
)

/** CW818  **/
#define MMRF_CW818_POR_DATA  0x00036


#define MMRF_CW818_PACK(pOR, rEGcW818_05_04_01_00)\
( (pOR & 0xFFFCC)\
| (rEGcW818_05_04_01_00)\
)

/** CW819  **/
#define MMRF_CW819_POR_DATA  0x00005


#define MMRF_CW819_PACK(pOR, rEGcW819_19_12_02_00)\
( (pOR & 0x00FF8)\
| (rEGcW819_19_12_02_00)\
)

/*******************************************************************************
*                       Common info                                             *
******************************************************************************/

typedef enum
{
   SRX2_2_GGE_2G_DCS1800,
   SRX2_2_GGE_2G_GSM850,
   SRX2_2_GGE_2G_GSM900,
   SRX2_2_GGE_2G_PCS1900,
   SRX2_2_WCDMA_3G_FDD_Band01,
   SRX2_2_WCDMA_3G_FDD_Band02,
   SRX2_2_WCDMA_3G_FDD_Band03,
   SRX2_2_WCDMA_3G_FDD_Band04,
   SRX2_2_WCDMA_3G_FDD_Band05,
   SRX2_2_WCDMA_3G_FDD_Band06,
   SRX2_2_WCDMA_3G_FDD_Band08,
   SRX2_2_WCDMA_3G_FDD_Band09,
   SRX2_2_WCDMA_3G_FDD_Band11,
   SRX2_2_WCDMA_3G_FDD_Band18,
   SRX2_2_WCDMA_3G_FDD_Band19,
   SRX2_2_TDSCDMA_3G_TDD_Band34,
   SRX2_2_TDSCDMA_3G_TDD_Band38,
   SRX2_2_TDSCDMA_3G_TDD_Band39,
   SRX2_2_TDSCDMA_3G_TDD_Band40,
   SRX2_2_LTE_4G_FDD_Band01,
   SRX2_2_LTE_4G_FDD_Band02,
   SRX2_2_LTE_4G_FDD_Band03,
   SRX2_2_LTE_4G_FDD_Band04,
   SRX2_2_LTE_4G_FDD_Band05,
   SRX2_2_LTE_4G_FDD_Band06,
   SRX2_2_LTE_4G_FDD_Band07,
   SRX2_2_LTE_4G_FDD_Band07ISO,
   SRX2_2_LTE_4G_FDD_Band08,
   SRX2_2_LTE_4G_FDD_Band09,
   SRX2_2_LTE_4G_FDD_Band10,
   SRX2_2_LTE_4G_FDD_Band11,
   SRX2_2_LTE_4G_FDD_Band12,
   SRX2_2_LTE_4G_FDD_Band13,
   SRX2_2_LTE_4G_FDD_Band14,
   SRX2_2_LTE_4G_FDD_Band17,
   SRX2_2_LTE_4G_FDD_Band18,
   SRX2_2_LTE_4G_FDD_Band19,
   SRX2_2_LTE_4G_FDD_Band20,
   SRX2_2_LTE_4G_FDD_Band21,
   SRX2_2_LTE_4G_FDD_Band22,
   SRX2_2_LTE_4G_FDD_Band23,
   SRX2_2_LTE_4G_FDD_Band24,
   SRX2_2_LTE_4G_FDD_Band25,
   SRX2_2_LTE_4G_FDD_Band252,
   SRX2_2_LTE_4G_FDD_Band253,
   SRX2_2_LTE_4G_FDD_Band254,
   SRX2_2_LTE_4G_FDD_Band255,
   SRX2_2_LTE_4G_FDD_Band26,
   SRX2_2_LTE_4G_FDD_Band27,
   SRX2_2_LTE_4G_FDD_Band28,
   SRX2_2_LTE_4G_FDD_Band29,
   SRX2_2_LTE_4G_FDD_Band30,
   SRX2_2_LTE_4G_FDD_Band30ISO,
   SRX2_2_LTE_4G_FDD_Band32,
   SRX2_2_LTE_4G_FDD_Band33,
   SRX2_2_LTE_4G_FDD_Band34,
   SRX2_2_LTE_4G_FDD_Band35,
   SRX2_2_LTE_4G_FDD_Band36,
   SRX2_2_LTE_4G_FDD_Band37,
   SRX2_2_LTE_4G_FDD_Band38,
   SRX2_2_LTE_4G_FDD_Band38ISO,
   SRX2_2_LTE_4G_FDD_Band39,
   SRX2_2_LTE_4G_FDD_Band40,
   SRX2_2_LTE_4G_FDD_Band40ISO,
   SRX2_2_LTE_4G_FDD_Band41,
   SRX2_2_LTE_4G_FDD_Band41ISO,
   SRX2_2_LTE_4G_FDD_Band42,
   SRX2_2_LTE_4G_FDD_Band43,
   SRX2_2_LTE_4G_FDD_Band44HRM,
   SRX2_2_LTE_4G_FDD_Band44NHRM,
   SRX2_2_LTE_4G_FDD_Band63,
   SRX2_2_LTE_4G_FDD_Band66,
   SRX2_2_LTE_4G_FDD_Band67,
   SRX2_2_LTE_4G_FDD_Band68,
   SRX2_2_LTE_4G_FDD_Band69,
   SRX2_2_LTE_4G_FDD_Band70,
   SRX2_2_LTE_4G_FDD_Band71,
   SRX2_2_LTE_4G_TDD_Band33,
   SRX2_2_LTE_4G_TDD_Band34,
   SRX2_2_LTE_4G_TDD_Band35,
   SRX2_2_LTE_4G_TDD_Band36,
   SRX2_2_LTE_4G_TDD_Band37,
   SRX2_2_LTE_4G_TDD_Band38,
   SRX2_2_LTE_4G_TDD_Band38CCA,
   SRX2_2_LTE_4G_TDD_Band38ISO,
   SRX2_2_LTE_4G_TDD_Band38TRSW,
   SRX2_2_LTE_4G_TDD_Band38TRSW_FEW,
   SRX2_2_LTE_4G_TDD_Band39,
   SRX2_2_LTE_4G_TDD_Band40,
   SRX2_2_LTE_4G_TDD_Band40CCA,
   SRX2_2_LTE_4G_TDD_Band40ISO,
   SRX2_2_LTE_4G_TDD_Band40TRSW,
   SRX2_2_LTE_4G_TDD_Band40TRSW_FEW,
   SRX2_2_LTE_4G_TDD_Band41,
   SRX2_2_LTE_4G_TDD_Band41CCA,
   SRX2_2_LTE_4G_TDD_Band41HPUE,
   SRX2_2_LTE_4G_TDD_Band41HPUECCA,
   SRX2_2_LTE_4G_TDD_Band41ISO,
   SRX2_2_LTE_4G_TDD_Band41TRSW,
   SRX2_2_LTE_4G_TDD_Band41TRSW_FEW,
   SRX2_2_LTE_4G_TDD_Band42,
   SRX2_2_LTE_4G_TDD_Band43,
   SRX2_2_LTE_4G_TDD_Band44HRM,
   SRX2_2_LTE_4G_TDD_Band44NHRM,
   SRX2_2_LTE_4G_TDD_Band45,
   SRX2_2_LTE_4G_TDD_Band45TRSW,
   SRX2_2_LTE_4G_TDD_Band63,
   SRX2_2_C2K_Band00,
   SRX2_2_C2K_Band01,
   SRX2_2_C2K_Band04,
   SRX2_2_C2K_Band06,
   SRX2_2_C2K_Band10,
   SRX2_2_C2K_Band14,
   SRX2_2_C2K_Band15,
   SRX2_2_BAND_CNT,
}SRX2_2_BAND_E;

typedef enum
{
   TTG_RX_GGE_2G_DCS1800,
   TTG_RX_GGE_2G_GSM850,
   TTG_RX_GGE_2G_GSM900,
   TTG_RX_GGE_2G_PCS1900,
   TTG_RX_WCDMA_3G_FDD_Band01,
   TTG_RX_WCDMA_3G_FDD_Band02,
   TTG_RX_WCDMA_3G_FDD_Band03,
   TTG_RX_WCDMA_3G_FDD_Band04,
   TTG_RX_WCDMA_3G_FDD_Band05,
   TTG_RX_WCDMA_3G_FDD_Band06,
   TTG_RX_WCDMA_3G_FDD_Band08,
   TTG_RX_WCDMA_3G_FDD_Band09,
   TTG_RX_WCDMA_3G_FDD_Band11,
   TTG_RX_WCDMA_3G_FDD_Band18,
   TTG_RX_WCDMA_3G_FDD_Band19,
   TTG_RX_TDSCDMA_3G_TDD_Band34,
   TTG_RX_TDSCDMA_3G_TDD_Band38,
   TTG_RX_TDSCDMA_3G_TDD_Band39,
   TTG_RX_TDSCDMA_3G_TDD_Band40,
   TTG_RX_LTE_4G_FDD_Band01,
   TTG_RX_LTE_4G_FDD_Band01ISO,
   TTG_RX_LTE_4G_FDD_Band02,
   TTG_RX_LTE_4G_FDD_Band02ISO,
   TTG_RX_LTE_4G_FDD_Band03,
   TTG_RX_LTE_4G_FDD_Band03ISO,
   TTG_RX_LTE_4G_FDD_Band04,
   TTG_RX_LTE_4G_FDD_Band04ISO,
   TTG_RX_LTE_4G_FDD_Band05,
   TTG_RX_LTE_4G_FDD_Band05ISO,
   TTG_RX_LTE_4G_FDD_Band06,
   TTG_RX_LTE_4G_FDD_Band07,
   TTG_RX_LTE_4G_FDD_Band07ISO,
   TTG_RX_LTE_4G_FDD_Band08,
   TTG_RX_LTE_4G_FDD_Band08ISO,
   TTG_RX_LTE_4G_FDD_Band09,
   TTG_RX_LTE_4G_FDD_Band10,
   TTG_RX_LTE_4G_FDD_Band11,
   TTG_RX_LTE_4G_FDD_Band12,
   TTG_RX_LTE_4G_FDD_Band12ISO,
   TTG_RX_LTE_4G_FDD_Band13,
   TTG_RX_LTE_4G_FDD_Band13ISO,
   TTG_RX_LTE_4G_FDD_Band14,
   TTG_RX_LTE_4G_FDD_Band17,
   TTG_RX_LTE_4G_FDD_Band17ISO,
   TTG_RX_LTE_4G_FDD_Band18,
   TTG_RX_LTE_4G_FDD_Band18ISO,
   TTG_RX_LTE_4G_FDD_Band19,
   TTG_RX_LTE_4G_FDD_Band19ISO,
   TTG_RX_LTE_4G_FDD_Band20,
   TTG_RX_LTE_4G_FDD_Band20ISO,
   TTG_RX_LTE_4G_FDD_Band21,
   TTG_RX_LTE_4G_FDD_Band22,
   TTG_RX_LTE_4G_FDD_Band22ISO,
   TTG_RX_LTE_4G_FDD_Band23,
   TTG_RX_LTE_4G_FDD_Band24,
   TTG_RX_LTE_4G_FDD_Band25,
   TTG_RX_LTE_4G_FDD_Band252,
   TTG_RX_LTE_4G_FDD_Band253,
   TTG_RX_LTE_4G_FDD_Band254,
   TTG_RX_LTE_4G_FDD_Band255,
   TTG_RX_LTE_4G_FDD_Band25ISO,
   TTG_RX_LTE_4G_FDD_Band26,
   TTG_RX_LTE_4G_FDD_Band26ISO,
   TTG_RX_LTE_4G_FDD_Band27,
   TTG_RX_LTE_4G_FDD_Band27ISO,
   TTG_RX_LTE_4G_FDD_Band28,
   TTG_RX_LTE_4G_FDD_Band28ISO,
   TTG_RX_LTE_4G_FDD_Band29,
   TTG_RX_LTE_4G_FDD_Band29ISO,
   TTG_RX_LTE_4G_FDD_Band30,
   TTG_RX_LTE_4G_FDD_Band30ISO,
   TTG_RX_LTE_4G_FDD_Band32,
   TTG_RX_LTE_4G_FDD_Band65,
   TTG_RX_LTE_4G_FDD_Band65ISO,
   TTG_RX_LTE_4G_FDD_Band66,
   TTG_RX_LTE_4G_FDD_Band66ISO,
   TTG_RX_LTE_4G_FDD_Band67,
   TTG_RX_LTE_4G_FDD_Band68,
   TTG_RX_LTE_4G_FDD_Band69,
   TTG_RX_LTE_4G_FDD_Band70,
   TTG_RX_LTE_4G_FDD_Band71,
   TTG_RX_LTE_4G_TDD_Band33,
   TTG_RX_LTE_4G_TDD_Band34,
   TTG_RX_LTE_4G_TDD_Band34ISO,
   TTG_RX_LTE_4G_TDD_Band35,
   TTG_RX_LTE_4G_TDD_Band36,
   TTG_RX_LTE_4G_TDD_Band37,
   TTG_RX_LTE_4G_TDD_Band38,
   TTG_RX_LTE_4G_TDD_Band38ISO,
   TTG_RX_LTE_4G_TDD_Band39,
   TTG_RX_LTE_4G_TDD_Band39ISO,
   TTG_RX_LTE_4G_TDD_Band40,
   TTG_RX_LTE_4G_TDD_Band40ISO,
   TTG_RX_LTE_4G_TDD_Band41,
   TTG_RX_LTE_4G_TDD_Band41ISO,
   TTG_RX_LTE_4G_TDD_Band42,
   TTG_RX_LTE_4G_TDD_Band42ISO,
   TTG_RX_LTE_4G_TDD_Band43,
   TTG_RX_LTE_4G_TDD_Band43ISO,
   TTG_RX_LTE_4G_TDD_Band44,
   TTG_RX_LTE_4G_TDD_Band45,
   TTG_RX_LTE_4G_TDD_Band46HRM,
   TTG_RX_LTE_4G_TDD_Band46NHRM,
   TTG_RX_LTE_4G_TDD_Band63,
   TTG_RX_C2K_Band00,
   TTG_RX_C2K_Band01,
   TTG_RX_C2K_Band04,
   TTG_RX_C2K_Band06,
   TTG_RX_C2K_Band10,
   TTG_RX_C2K_Band14,
   TTG_RX_C2K_Band15,
   TTG_RX_BAND_CNT,
}TTG_RX_BAND_E;

typedef enum
{
   SRX1_1_GGE_2G_DCS1800,
   SRX1_1_GGE_2G_GSM850,
   SRX1_1_GGE_2G_GSM900,
   SRX1_1_GGE_2G_PCS1900,
   SRX1_1_WCDMA_3G_FDD_Band01,
   SRX1_1_WCDMA_3G_FDD_Band02,
   SRX1_1_WCDMA_3G_FDD_Band03,
   SRX1_1_WCDMA_3G_FDD_Band04,
   SRX1_1_WCDMA_3G_FDD_Band05,
   SRX1_1_WCDMA_3G_FDD_Band06,
   SRX1_1_WCDMA_3G_FDD_Band08,
   SRX1_1_WCDMA_3G_FDD_Band09,
   SRX1_1_WCDMA_3G_FDD_Band11,
   SRX1_1_WCDMA_3G_FDD_Band18,
   SRX1_1_WCDMA_3G_FDD_Band19,
   SRX1_1_TDSCDMA_3G_TDD_Band34,
   SRX1_1_TDSCDMA_3G_TDD_Band38,
   SRX1_1_TDSCDMA_3G_TDD_Band39,
   SRX1_1_TDSCDMA_3G_TDD_Band40,
   SRX1_1_LTE_4G_FDD_Band01,
   SRX1_1_LTE_4G_FDD_Band02,
   SRX1_1_LTE_4G_FDD_Band02ISO,
   SRX1_1_LTE_4G_FDD_Band03,
   SRX1_1_LTE_4G_FDD_Band03ISO,
   SRX1_1_LTE_4G_FDD_Band04,
   SRX1_1_LTE_4G_FDD_Band05,
   SRX1_1_LTE_4G_FDD_Band05ISO,
   SRX1_1_LTE_4G_FDD_Band06,
   SRX1_1_LTE_4G_FDD_Band07,
   SRX1_1_LTE_4G_FDD_Band08,
   SRX1_1_LTE_4G_FDD_Band08ISO,
   SRX1_1_LTE_4G_FDD_Band09,
   SRX1_1_LTE_4G_FDD_Band10,
   SRX1_1_LTE_4G_FDD_Band11,
   SRX1_1_LTE_4G_FDD_Band12,
   SRX1_1_LTE_4G_FDD_Band12ISO,
   SRX1_1_LTE_4G_FDD_Band13,
   SRX1_1_LTE_4G_FDD_Band13ISO,
   SRX1_1_LTE_4G_FDD_Band14,
   SRX1_1_LTE_4G_FDD_Band17,
   SRX1_1_LTE_4G_FDD_Band17ISO,
   SRX1_1_LTE_4G_FDD_Band18,
   SRX1_1_LTE_4G_FDD_Band18ISO,
   SRX1_1_LTE_4G_FDD_Band19,
   SRX1_1_LTE_4G_FDD_Band19ISO,
   SRX1_1_LTE_4G_FDD_Band20,
   SRX1_1_LTE_4G_FDD_Band21,
   SRX1_1_LTE_4G_FDD_Band22,
   SRX1_1_LTE_4G_FDD_Band23,
   SRX1_1_LTE_4G_FDD_Band24,
   SRX1_1_LTE_4G_FDD_Band25,
   SRX1_1_LTE_4G_FDD_Band252,
   SRX1_1_LTE_4G_FDD_Band253,
   SRX1_1_LTE_4G_FDD_Band254,
   SRX1_1_LTE_4G_FDD_Band255,
   SRX1_1_LTE_4G_FDD_Band25ISO,
   SRX1_1_LTE_4G_FDD_Band26,
   SRX1_1_LTE_4G_FDD_Band26ISO,
   SRX1_1_LTE_4G_FDD_Band27,
   SRX1_1_LTE_4G_FDD_Band27ISO,
   SRX1_1_LTE_4G_FDD_Band28,
   SRX1_1_LTE_4G_FDD_Band28ISO,
   SRX1_1_LTE_4G_FDD_Band29,
   SRX1_1_LTE_4G_FDD_Band29ISO,
   SRX1_1_LTE_4G_FDD_Band30,
   SRX1_1_LTE_4G_FDD_Band32,
   SRX1_1_LTE_4G_FDD_Band33,
   SRX1_1_LTE_4G_FDD_Band34,
   SRX1_1_LTE_4G_FDD_Band34ISO,
   SRX1_1_LTE_4G_FDD_Band35,
   SRX1_1_LTE_4G_FDD_Band36,
   SRX1_1_LTE_4G_FDD_Band37,
   SRX1_1_LTE_4G_FDD_Band39,
   SRX1_1_LTE_4G_FDD_Band39ISO,
   SRX1_1_LTE_4G_FDD_Band40,
   SRX1_1_LTE_4G_FDD_Band44,
   SRX1_1_LTE_4G_FDD_Band63,
   SRX1_1_LTE_4G_FDD_Band65,
   SRX1_1_LTE_4G_FDD_Band66,
   SRX1_1_LTE_4G_FDD_Band67,
   SRX1_1_LTE_4G_FDD_Band68,
   SRX1_1_LTE_4G_FDD_Band69,
   SRX1_1_LTE_4G_FDD_Band70,
   SRX1_1_LTE_4G_FDD_Band71,
   SRX1_1_LTE_4G_TDD_Band33,
   SRX1_1_LTE_4G_TDD_Band34,
   SRX1_1_LTE_4G_TDD_Band34ISO,
   SRX1_1_LTE_4G_TDD_Band35,
   SRX1_1_LTE_4G_TDD_Band35TRSW,
   SRX1_1_LTE_4G_TDD_Band36,
   SRX1_1_LTE_4G_TDD_Band36TRSW,
   SRX1_1_LTE_4G_TDD_Band37,
   SRX1_1_LTE_4G_TDD_Band38,
   SRX1_1_LTE_4G_TDD_Band39,
   SRX1_1_LTE_4G_TDD_Band39CCA,
   SRX1_1_LTE_4G_TDD_Band39ISO,
   SRX1_1_LTE_4G_TDD_Band39TRSW,
   SRX1_1_LTE_4G_TDD_Band39TRSW_FEW,
   SRX1_1_LTE_4G_TDD_Band40,
   SRX1_1_LTE_4G_TDD_Band40CCA,
   SRX1_1_LTE_4G_TDD_Band40TRSW,
   SRX1_1_LTE_4G_TDD_Band40TRSW_FEW,
   SRX1_1_LTE_4G_TDD_Band41,
   SRX1_1_LTE_4G_TDD_Band42,
   SRX1_1_LTE_4G_TDD_Band43,
   SRX1_1_LTE_4G_TDD_Band44,
   SRX1_1_LTE_4G_TDD_Band44TRSW,
   SRX1_1_LTE_4G_TDD_Band45,
   SRX1_1_LTE_4G_TDD_Band45TRSW,
   SRX1_1_LTE_4G_TDD_Band63,
   SRX1_1_LTE_4G_TDD_Band63TRSW,
   SRX1_1_C2K_Band00,
   SRX1_1_C2K_Band01,
   SRX1_1_C2K_Band04,
   SRX1_1_C2K_Band06,
   SRX1_1_C2K_Band10,
   SRX1_1_C2K_Band14,
   SRX1_1_C2K_Band15,
   SRX1_1_BAND_CNT,
}SRX1_1_BAND_E;

typedef enum
{
   RX1_GGE_2G_DCS1800,
   RX1_GGE_2G_GSM850,
   RX1_GGE_2G_GSM900,
   RX1_GGE_2G_PCS1900,
   RX1_WCDMA_3G_FDD_Band01,
   RX1_WCDMA_3G_FDD_Band02,
   RX1_WCDMA_3G_FDD_Band03,
   RX1_WCDMA_3G_FDD_Band04,
   RX1_WCDMA_3G_FDD_Band05,
   RX1_WCDMA_3G_FDD_Band06,
   RX1_WCDMA_3G_FDD_Band08,
   RX1_WCDMA_3G_FDD_Band09,
   RX1_WCDMA_3G_FDD_Band11,
   RX1_WCDMA_3G_FDD_Band18,
   RX1_WCDMA_3G_FDD_Band19,
   RX1_TDSCDMA_3G_TDD_Band34,
   RX1_TDSCDMA_3G_TDD_Band38,
   RX1_TDSCDMA_3G_TDD_Band39,
   RX1_TDSCDMA_3G_TDD_Band40,
   RX1_LTE_4G_FDD_Band01,
   RX1_LTE_4G_FDD_Band02,
   RX1_LTE_4G_FDD_Band02ISO,
   RX1_LTE_4G_FDD_Band03,
   RX1_LTE_4G_FDD_Band03ISO,
   RX1_LTE_4G_FDD_Band04,
   RX1_LTE_4G_FDD_Band05,
   RX1_LTE_4G_FDD_Band05ISO,
   RX1_LTE_4G_FDD_Band06,
   RX1_LTE_4G_FDD_Band07,
   RX1_LTE_4G_FDD_Band08,
   RX1_LTE_4G_FDD_Band08ISO,
   RX1_LTE_4G_FDD_Band09,
   RX1_LTE_4G_FDD_Band10,
   RX1_LTE_4G_FDD_Band11,
   RX1_LTE_4G_FDD_Band12,
   RX1_LTE_4G_FDD_Band12ISO,
   RX1_LTE_4G_FDD_Band13,
   RX1_LTE_4G_FDD_Band13ISO,
   RX1_LTE_4G_FDD_Band14,
   RX1_LTE_4G_FDD_Band17,
   RX1_LTE_4G_FDD_Band17ISO,
   RX1_LTE_4G_FDD_Band18,
   RX1_LTE_4G_FDD_Band18ISO,
   RX1_LTE_4G_FDD_Band19,
   RX1_LTE_4G_FDD_Band19ISO,
   RX1_LTE_4G_FDD_Band20ISO,
   RX1_LTE_4G_FDD_Band21,
   RX1_LTE_4G_FDD_Band22,
   RX1_LTE_4G_FDD_Band23,
   RX1_LTE_4G_FDD_Band24,
   RX1_LTE_4G_FDD_Band25,
   RX1_LTE_4G_FDD_Band252,
   RX1_LTE_4G_FDD_Band253,
   RX1_LTE_4G_FDD_Band254,
   RX1_LTE_4G_FDD_Band255,
   RX1_LTE_4G_FDD_Band25ISO,
   RX1_LTE_4G_FDD_Band26,
   RX1_LTE_4G_FDD_Band26ISO,
   RX1_LTE_4G_FDD_Band27,
   RX1_LTE_4G_FDD_Band27ISO,
   RX1_LTE_4G_FDD_Band28,
   RX1_LTE_4G_FDD_Band28ISO,
   RX1_LTE_4G_FDD_Band29,
   RX1_LTE_4G_FDD_Band29ISO,
   RX1_LTE_4G_FDD_Band30,
   RX1_LTE_4G_FDD_Band32,
   RX1_LTE_4G_FDD_Band33,
   RX1_LTE_4G_FDD_Band34,
   RX1_LTE_4G_FDD_Band34ISO,
   RX1_LTE_4G_FDD_Band35,
   RX1_LTE_4G_FDD_Band36,
   RX1_LTE_4G_FDD_Band37,
   RX1_LTE_4G_FDD_Band38,
   RX1_LTE_4G_FDD_Band39,
   RX1_LTE_4G_FDD_Band39ISO,
   RX1_LTE_4G_FDD_Band40,
   RX1_LTE_4G_FDD_Band41,
   RX1_LTE_4G_FDD_Band42,
   RX1_LTE_4G_FDD_Band43,
   RX1_LTE_4G_FDD_Band44,
   RX1_LTE_4G_FDD_Band46HRM,
   RX1_LTE_4G_FDD_Band46NHRM,
   RX1_LTE_4G_FDD_Band65,
   RX1_LTE_4G_FDD_Band66,
   RX1_LTE_4G_FDD_Band67,
   RX1_LTE_4G_FDD_Band68,
   RX1_LTE_4G_FDD_Band69,
   RX1_LTE_4G_FDD_Band70,
   RX1_LTE_4G_FDD_Band71,
   RX1_LTE_4G_TDD_Band33,
   RX1_LTE_4G_TDD_Band34,
   RX1_LTE_4G_TDD_Band34ISO,
   RX1_LTE_4G_TDD_Band35,
   RX1_LTE_4G_TDD_Band35TRSW,
   RX1_LTE_4G_TDD_Band36,
   RX1_LTE_4G_TDD_Band36TRSW,
   RX1_LTE_4G_TDD_Band37,
   RX1_LTE_4G_TDD_Band38,
   RX1_LTE_4G_TDD_Band38CCA,
   RX1_LTE_4G_TDD_Band39,
   RX1_LTE_4G_TDD_Band39CCA,
   RX1_LTE_4G_TDD_Band39ISO,
   RX1_LTE_4G_TDD_Band39TRSW,
   RX1_LTE_4G_TDD_Band39TRSW_FEW,
   RX1_LTE_4G_TDD_Band40,
   RX1_LTE_4G_TDD_Band40CCA,
   RX1_LTE_4G_TDD_Band40TRSW,
   RX1_LTE_4G_TDD_Band40TRSW_FEW,
   RX1_LTE_4G_TDD_Band41,
   RX1_LTE_4G_TDD_Band42,
   RX1_LTE_4G_TDD_Band42CCA,
   RX1_LTE_4G_TDD_Band43,
   RX1_LTE_4G_TDD_Band44,
   RX1_LTE_4G_TDD_Band44TRSW,
   RX1_LTE_4G_TDD_Band45,
   RX1_LTE_4G_TDD_Band45TRSW,
   RX1_LTE_4G_TDD_Band46HRM,
   RX1_LTE_4G_TDD_Band46NHRM,
   RX1_C2K_Band00,
   RX1_C2K_Band01,
   RX1_C2K_Band04,
   RX1_C2K_Band06,
   RX1_C2K_Band10,
   RX1_C2K_Band14,
   RX1_C2K_Band15,
   RX1_BAND_CNT,
}RX1_BAND_E;

typedef enum
{
   TX_GGE_2G_DCS1800,
   TX_GGE_2G_GSM850,
   TX_GGE_2G_GSM900,
   TX_GGE_2G_PCS1900,
   TX_WCDMA_3G_FDD_Band01,
   TX_WCDMA_3G_FDD_Band02,
   TX_WCDMA_3G_FDD_Band03,
   TX_WCDMA_3G_FDD_Band04,
   TX_WCDMA_3G_FDD_Band05,
   TX_WCDMA_3G_FDD_Band05HRM,
   TX_WCDMA_3G_FDD_Band06,
   TX_WCDMA_3G_FDD_Band06HRM,
   TX_WCDMA_3G_FDD_Band08,
   TX_WCDMA_3G_FDD_Band08HRM,
   TX_WCDMA_3G_FDD_Band09,
   TX_WCDMA_3G_FDD_Band11,
   TX_WCDMA_3G_FDD_Band18,
   TX_WCDMA_3G_FDD_Band18HRM,
   TX_WCDMA_3G_FDD_Band19,
   TX_WCDMA_3G_FDD_Band19HRM,
   TX_TDSCDMA_3G_TDD_Band34,
   TX_TDSCDMA_3G_TDD_Band38,
   TX_TDSCDMA_3G_TDD_Band39,
   TX_TDSCDMA_3G_TDD_Band40,
   TX_LTE_4G_FDD_Band01,
   TX_LTE_4G_FDD_Band01CCA,
   TX_LTE_4G_FDD_Band02,
   TX_LTE_4G_FDD_Band03,
   TX_LTE_4G_FDD_Band03CCA,
   TX_LTE_4G_FDD_Band04,
   TX_LTE_4G_FDD_Band05,
   TX_LTE_4G_FDD_Band05HRM,
   TX_LTE_4G_FDD_Band06,
   TX_LTE_4G_FDD_Band06HRM,
   TX_LTE_4G_FDD_Band07,
   TX_LTE_4G_FDD_Band07CCA,
   TX_LTE_4G_FDD_Band08,
   TX_LTE_4G_FDD_Band08HRM,
   TX_LTE_4G_FDD_Band09,
   TX_LTE_4G_FDD_Band10,
   TX_LTE_4G_FDD_Band11,
   TX_LTE_4G_FDD_Band12,
   TX_LTE_4G_FDD_Band12HRM,
   TX_LTE_4G_FDD_Band13,
   TX_LTE_4G_FDD_Band14,
   TX_LTE_4G_FDD_Band17,
   TX_LTE_4G_FDD_Band17HRM,
   TX_LTE_4G_FDD_Band18,
   TX_LTE_4G_FDD_Band18HRM,
   TX_LTE_4G_FDD_Band19,
   TX_LTE_4G_FDD_Band19HRM,
   TX_LTE_4G_FDD_Band20,
   TX_LTE_4G_FDD_Band20HRM,
   TX_LTE_4G_FDD_Band21,
   TX_LTE_4G_FDD_Band22,
   TX_LTE_4G_FDD_Band23,
   TX_LTE_4G_FDD_Band24,
   TX_LTE_4G_FDD_Band25,
   TX_LTE_4G_FDD_Band26,
   TX_LTE_4G_FDD_Band27,
   TX_LTE_4G_FDD_Band27HRM,
   TX_LTE_4G_FDD_Band28,
   TX_LTE_4G_FDD_Band28HRM,
   TX_LTE_4G_FDD_Band30,
   TX_LTE_4G_FDD_Band33,
   TX_LTE_4G_FDD_Band34,
   TX_LTE_4G_FDD_Band35,
   TX_LTE_4G_FDD_Band36,
   TX_LTE_4G_FDD_Band37,
   TX_LTE_4G_FDD_Band38,
   TX_LTE_4G_FDD_Band39,
   TX_LTE_4G_FDD_Band40,
   TX_LTE_4G_FDD_Band41,
   TX_LTE_4G_FDD_Band42,
   TX_LTE_4G_FDD_Band43,
   TX_LTE_4G_FDD_Band44,
   TX_LTE_4G_FDD_Band44HRM,
   TX_LTE_4G_FDD_Band44NHRM,
   TX_LTE_4G_FDD_Band63,
   TX_LTE_4G_FDD_Band65,
   TX_LTE_4G_FDD_Band66,
   TX_LTE_4G_FDD_Band68,
   TX_LTE_4G_FDD_Band70,
   TX_LTE_4G_FDD_Band71,
   TX_LTE_4G_TDD_Band33,
   TX_LTE_4G_TDD_Band34,
   TX_LTE_4G_TDD_Band35,
   TX_LTE_4G_TDD_Band35TRSW,
   TX_LTE_4G_TDD_Band36,
   TX_LTE_4G_TDD_Band36TRSW,
   TX_LTE_4G_TDD_Band37,
   TX_LTE_4G_TDD_Band38,
   TX_LTE_4G_TDD_Band38CCA,
   TX_LTE_4G_TDD_Band38TRSW,
   TX_LTE_4G_TDD_Band38TRSW_FEW,
   TX_LTE_4G_TDD_Band39,
   TX_LTE_4G_TDD_Band39CCA,
   TX_LTE_4G_TDD_Band39TRSW,
   TX_LTE_4G_TDD_Band39TRSW_FEW,
   TX_LTE_4G_TDD_Band40,
   TX_LTE_4G_TDD_Band40CCA,
   TX_LTE_4G_TDD_Band40TRSW,
   TX_LTE_4G_TDD_Band40TRSW_FEW,
   TX_LTE_4G_TDD_Band41,
   TX_LTE_4G_TDD_Band41CCA,
   TX_LTE_4G_TDD_Band41HPUE,
   TX_LTE_4G_TDD_Band41HPUECCA,
   TX_LTE_4G_TDD_Band41TRSW,
   TX_LTE_4G_TDD_Band41TRSW_FEW,
   TX_LTE_4G_TDD_Band42,
   TX_LTE_4G_TDD_Band42CCA,
   TX_LTE_4G_TDD_Band42TRSW,
   TX_LTE_4G_TDD_Band42TRSW_FEW,
   TX_LTE_4G_TDD_Band43,
   TX_LTE_4G_TDD_Band44,
   TX_LTE_4G_TDD_Band44HRM,
   TX_LTE_4G_TDD_Band44NHRM,
   TX_LTE_4G_TDD_Band44TRSW,
   TX_LTE_4G_TDD_Band45,
   TX_LTE_4G_TDD_Band45TRSW,
   TX_LTE_4G_TDD_Band63,
   TX_LTE_4G_TDD_Band63TRSW,
   TX_C2K_Band00,
   TX_C2K_Band00HRM,
   TX_C2K_Band01,
   TX_C2K_Band04,
   TX_C2K_Band06,
   TX_C2K_Band10,
   TX_C2K_Band10HRM,
   TX_C2K_Band14,
   TX_C2K_Band15,
   TX_BAND_CNT,
}TX_BAND_E;

typedef enum
{
   RX2_GGE_2G_DCS1800,
   RX2_GGE_2G_GSM850,
   RX2_GGE_2G_GSM900,
   RX2_GGE_2G_PCS1900,
   RX2_WCDMA_3G_FDD_Band01,
   RX2_WCDMA_3G_FDD_Band02,
   RX2_WCDMA_3G_FDD_Band03,
   RX2_WCDMA_3G_FDD_Band04,
   RX2_WCDMA_3G_FDD_Band05,
   RX2_WCDMA_3G_FDD_Band06,
   RX2_WCDMA_3G_FDD_Band08,
   RX2_WCDMA_3G_FDD_Band09,
   RX2_WCDMA_3G_FDD_Band11,
   RX2_WCDMA_3G_FDD_Band18,
   RX2_WCDMA_3G_FDD_Band19,
   RX2_TDSCDMA_3G_TDD_Band34,
   RX2_TDSCDMA_3G_TDD_Band38,
   RX2_TDSCDMA_3G_TDD_Band39,
   RX2_TDSCDMA_3G_TDD_Band40,
   RX2_LTE_4G_FDD_Band01,
   RX2_LTE_4G_FDD_Band01ISO,
   RX2_LTE_4G_FDD_Band02,
   RX2_LTE_4G_FDD_Band03,
   RX2_LTE_4G_FDD_Band04,
   RX2_LTE_4G_FDD_Band04ISO,
   RX2_LTE_4G_FDD_Band05,
   RX2_LTE_4G_FDD_Band06,
   RX2_LTE_4G_FDD_Band07,
   RX2_LTE_4G_FDD_Band07ISO,
   RX2_LTE_4G_FDD_Band08,
   RX2_LTE_4G_FDD_Band09,
   RX2_LTE_4G_FDD_Band10,
   RX2_LTE_4G_FDD_Band11,
   RX2_LTE_4G_FDD_Band12,
   RX2_LTE_4G_FDD_Band13,
   RX2_LTE_4G_FDD_Band14,
   RX2_LTE_4G_FDD_Band17,
   RX2_LTE_4G_FDD_Band18,
   RX2_LTE_4G_FDD_Band19,
   RX2_LTE_4G_FDD_Band20,
   RX2_LTE_4G_FDD_Band21,
   RX2_LTE_4G_FDD_Band22,
   RX2_LTE_4G_FDD_Band22ISO,
   RX2_LTE_4G_FDD_Band23,
   RX2_LTE_4G_FDD_Band24,
   RX2_LTE_4G_FDD_Band25,
   RX2_LTE_4G_FDD_Band26,
   RX2_LTE_4G_FDD_Band27,
   RX2_LTE_4G_FDD_Band28,
   RX2_LTE_4G_FDD_Band29,
   RX2_LTE_4G_FDD_Band30,
   RX2_LTE_4G_FDD_Band30ISO,
   RX2_LTE_4G_FDD_Band32,
   RX2_LTE_4G_FDD_Band33,
   RX2_LTE_4G_FDD_Band34,
   RX2_LTE_4G_FDD_Band35,
   RX2_LTE_4G_FDD_Band36,
   RX2_LTE_4G_FDD_Band37,
   RX2_LTE_4G_FDD_Band38,
   RX2_LTE_4G_FDD_Band38ISO,
   RX2_LTE_4G_FDD_Band39,
   RX2_LTE_4G_FDD_Band40,
   RX2_LTE_4G_FDD_Band40ISO,
   RX2_LTE_4G_FDD_Band41,
   RX2_LTE_4G_FDD_Band41ISO,
   RX2_LTE_4G_FDD_Band42,
   RX2_LTE_4G_FDD_Band42ISO,
   RX2_LTE_4G_FDD_Band43,
   RX2_LTE_4G_FDD_Band43ISO,
   RX2_LTE_4G_FDD_Band44HRM,
   RX2_LTE_4G_FDD_Band44NHRM,
   RX2_LTE_4G_FDD_Band65,
   RX2_LTE_4G_FDD_Band65ISO,
   RX2_LTE_4G_FDD_Band66,
   RX2_LTE_4G_FDD_Band66ISO,
   RX2_LTE_4G_FDD_Band67,
   RX2_LTE_4G_FDD_Band68,
   RX2_LTE_4G_FDD_Band69,
   RX2_LTE_4G_FDD_Band70,
   RX2_LTE_4G_FDD_Band71,
   RX2_LTE_4G_TDD_Band33,
   RX2_LTE_4G_TDD_Band34,
   RX2_LTE_4G_TDD_Band35,
   RX2_LTE_4G_TDD_Band36,
   RX2_LTE_4G_TDD_Band37,
   RX2_LTE_4G_TDD_Band38,
   RX2_LTE_4G_TDD_Band38CCA,
   RX2_LTE_4G_TDD_Band38ISO,
   RX2_LTE_4G_TDD_Band38TRSW,
   RX2_LTE_4G_TDD_Band38TRSW_FEW,
   RX2_LTE_4G_TDD_Band39,
   RX2_LTE_4G_TDD_Band39CCA,
   RX2_LTE_4G_TDD_Band40,
   RX2_LTE_4G_TDD_Band40CCA,
   RX2_LTE_4G_TDD_Band40ISO,
   RX2_LTE_4G_TDD_Band40TRSW,
   RX2_LTE_4G_TDD_Band40TRSW_FEW,
   RX2_LTE_4G_TDD_Band41,
   RX2_LTE_4G_TDD_Band41CCA,
   RX2_LTE_4G_TDD_Band41HPUE,
   RX2_LTE_4G_TDD_Band41HPUECCA,
   RX2_LTE_4G_TDD_Band41ISO,
   RX2_LTE_4G_TDD_Band41TRSW,
   RX2_LTE_4G_TDD_Band41TRSW_FEW,
   RX2_LTE_4G_TDD_Band42,
   RX2_LTE_4G_TDD_Band42CCA,
   RX2_LTE_4G_TDD_Band42ISO,
   RX2_LTE_4G_TDD_Band42TRSW,
   RX2_LTE_4G_TDD_Band42TRSW_FEW,
   RX2_LTE_4G_TDD_Band43,
   RX2_LTE_4G_TDD_Band43ISO,
   RX2_LTE_4G_TDD_Band44HRM,
   RX2_LTE_4G_TDD_Band44NHRM,
   RX2_LTE_4G_TDD_Band45,
   RX2_LTE_4G_TDD_Band45TRSW,
   RX2_C2K_Band00,
   RX2_C2K_Band01,
   RX2_C2K_Band04,
   RX2_C2K_Band06,
   RX2_C2K_Band10,
   RX2_C2K_Band14,
   RX2_C2K_Band15,
   RX2_BAND_CNT,
}RX2_BAND_E;

typedef enum
{
   SRX2_3_GGE_2G_DCS1800,
   SRX2_3_GGE_2G_GSM850,
   SRX2_3_GGE_2G_GSM900,
   SRX2_3_GGE_2G_PCS1900,
   SRX2_3_WCDMA_3G_FDD_Band01,
   SRX2_3_WCDMA_3G_FDD_Band02,
   SRX2_3_WCDMA_3G_FDD_Band03,
   SRX2_3_WCDMA_3G_FDD_Band04,
   SRX2_3_WCDMA_3G_FDD_Band05,
   SRX2_3_WCDMA_3G_FDD_Band06,
   SRX2_3_WCDMA_3G_FDD_Band08,
   SRX2_3_WCDMA_3G_FDD_Band09,
   SRX2_3_WCDMA_3G_FDD_Band11,
   SRX2_3_WCDMA_3G_FDD_Band18,
   SRX2_3_WCDMA_3G_FDD_Band19,
   SRX2_3_TDSCDMA_3G_TDD_Band34,
   SRX2_3_TDSCDMA_3G_TDD_Band38,
   SRX2_3_TDSCDMA_3G_TDD_Band39,
   SRX2_3_TDSCDMA_3G_TDD_Band40,
   SRX2_3_LTE_4G_FDD_Band01,
   SRX2_3_LTE_4G_FDD_Band01ISO,
   SRX2_3_LTE_4G_FDD_Band02,
   SRX2_3_LTE_4G_FDD_Band03,
   SRX2_3_LTE_4G_FDD_Band04,
   SRX2_3_LTE_4G_FDD_Band04ISO,
   SRX2_3_LTE_4G_FDD_Band05,
   SRX2_3_LTE_4G_FDD_Band06,
   SRX2_3_LTE_4G_FDD_Band07,
   SRX2_3_LTE_4G_FDD_Band08,
   SRX2_3_LTE_4G_FDD_Band09,
   SRX2_3_LTE_4G_FDD_Band10,
   SRX2_3_LTE_4G_FDD_Band11,
   SRX2_3_LTE_4G_FDD_Band12,
   SRX2_3_LTE_4G_FDD_Band13,
   SRX2_3_LTE_4G_FDD_Band14,
   SRX2_3_LTE_4G_FDD_Band17,
   SRX2_3_LTE_4G_FDD_Band18,
   SRX2_3_LTE_4G_FDD_Band19,
   SRX2_3_LTE_4G_FDD_Band20,
   SRX2_3_LTE_4G_FDD_Band21,
   SRX2_3_LTE_4G_FDD_Band22,
   SRX2_3_LTE_4G_FDD_Band22ISO,
   SRX2_3_LTE_4G_FDD_Band23,
   SRX2_3_LTE_4G_FDD_Band24,
   SRX2_3_LTE_4G_FDD_Band25,
   SRX2_3_LTE_4G_FDD_Band26,
   SRX2_3_LTE_4G_FDD_Band27,
   SRX2_3_LTE_4G_FDD_Band28,
   SRX2_3_LTE_4G_FDD_Band29,
   SRX2_3_LTE_4G_FDD_Band30,
   SRX2_3_LTE_4G_FDD_Band33,
   SRX2_3_LTE_4G_FDD_Band34,
   SRX2_3_LTE_4G_FDD_Band35,
   SRX2_3_LTE_4G_FDD_Band36,
   SRX2_3_LTE_4G_FDD_Band37,
   SRX2_3_LTE_4G_FDD_Band38,
   SRX2_3_LTE_4G_FDD_Band39,
   SRX2_3_LTE_4G_FDD_Band40,
   SRX2_3_LTE_4G_FDD_Band41,
   SRX2_3_LTE_4G_FDD_Band42,
   SRX2_3_LTE_4G_FDD_Band42ISO,
   SRX2_3_LTE_4G_FDD_Band43,
   SRX2_3_LTE_4G_FDD_Band43ISO,
   SRX2_3_LTE_4G_FDD_Band44HRM,
   SRX2_3_LTE_4G_FDD_Band44NHRM,
   SRX2_3_LTE_4G_FDD_Band65,
   SRX2_3_LTE_4G_FDD_Band65ISO,
   SRX2_3_LTE_4G_FDD_Band66,
   SRX2_3_LTE_4G_FDD_Band66ISO,
   SRX2_3_LTE_4G_FDD_Band67,
   SRX2_3_LTE_4G_FDD_Band68,
   SRX2_3_LTE_4G_FDD_Band69,
   SRX2_3_LTE_4G_FDD_Band70,
   SRX2_3_LTE_4G_TDD_Band33,
   SRX2_3_LTE_4G_TDD_Band34,
   SRX2_3_LTE_4G_TDD_Band35,
   SRX2_3_LTE_4G_TDD_Band36,
   SRX2_3_LTE_4G_TDD_Band37,
   SRX2_3_LTE_4G_TDD_Band38,
   SRX2_3_LTE_4G_TDD_Band39,
   SRX2_3_LTE_4G_TDD_Band39CCA,
   SRX2_3_LTE_4G_TDD_Band40,
   SRX2_3_LTE_4G_TDD_Band41,
   SRX2_3_LTE_4G_TDD_Band42,
   SRX2_3_LTE_4G_TDD_Band42CCA,
   SRX2_3_LTE_4G_TDD_Band42ISO,
   SRX2_3_LTE_4G_TDD_Band42TRSW,
   SRX2_3_LTE_4G_TDD_Band42TRSW_FEW,
   SRX2_3_LTE_4G_TDD_Band43,
   SRX2_3_LTE_4G_TDD_Band43ISO,
   SRX2_3_LTE_4G_TDD_Band44HRM,
   SRX2_3_LTE_4G_TDD_Band44NHRM,
   SRX2_3_LTE_4G_TDD_Band45,
   SRX2_3_C2K_Band00,
   SRX2_3_C2K_Band01,
   SRX2_3_C2K_Band04,
   SRX2_3_C2K_Band06,
   SRX2_3_C2K_Band10,
   SRX2_3_C2K_Band14,
   SRX2_3_C2K_Band15,
   SRX2_3_BAND_CNT,
}SRX2_3_BAND_E;

typedef enum
{
   TTG_TX_GGE_2G_DCS1800,
   TTG_TX_GGE_2G_GSM850,
   TTG_TX_GGE_2G_GSM900,
   TTG_TX_GGE_2G_PCS1900,
   TTG_TX_WCDMA_3G_FDD_Band01,
   TTG_TX_WCDMA_3G_FDD_Band02,
   TTG_TX_WCDMA_3G_FDD_Band03,
   TTG_TX_WCDMA_3G_FDD_Band04,
   TTG_TX_WCDMA_3G_FDD_Band05,
   TTG_TX_WCDMA_3G_FDD_Band06,
   TTG_TX_WCDMA_3G_FDD_Band08,
   TTG_TX_WCDMA_3G_FDD_Band09,
   TTG_TX_WCDMA_3G_FDD_Band11,
   TTG_TX_WCDMA_3G_FDD_Band18,
   TTG_TX_WCDMA_3G_FDD_Band19,
   TTG_TX_TDSCDMA_3G_TDD_Band34,
   TTG_TX_TDSCDMA_3G_TDD_Band38,
   TTG_TX_TDSCDMA_3G_TDD_Band39,
   TTG_TX_TDSCDMA_3G_TDD_Band40,
   TTG_TX_LTE_4G_FDD_Band01,
   TTG_TX_LTE_4G_FDD_Band01CCA,
   TTG_TX_LTE_4G_FDD_Band02,
   TTG_TX_LTE_4G_FDD_Band03,
   TTG_TX_LTE_4G_FDD_Band03CCA,
   TTG_TX_LTE_4G_FDD_Band04,
   TTG_TX_LTE_4G_FDD_Band05,
   TTG_TX_LTE_4G_FDD_Band05HRM,
   TTG_TX_LTE_4G_FDD_Band06,
   TTG_TX_LTE_4G_FDD_Band07,
   TTG_TX_LTE_4G_FDD_Band07CCA,
   TTG_TX_LTE_4G_FDD_Band08,
   TTG_TX_LTE_4G_FDD_Band08HRM,
   TTG_TX_LTE_4G_FDD_Band09,
   TTG_TX_LTE_4G_FDD_Band10,
   TTG_TX_LTE_4G_FDD_Band11,
   TTG_TX_LTE_4G_FDD_Band12,
   TTG_TX_LTE_4G_FDD_Band12HRM,
   TTG_TX_LTE_4G_FDD_Band13,
   TTG_TX_LTE_4G_FDD_Band14,
   TTG_TX_LTE_4G_FDD_Band17,
   TTG_TX_LTE_4G_FDD_Band17HRM,
   TTG_TX_LTE_4G_FDD_Band18,
   TTG_TX_LTE_4G_FDD_Band18HRM,
   TTG_TX_LTE_4G_FDD_Band19,
   TTG_TX_LTE_4G_FDD_Band19HRM,
   TTG_TX_LTE_4G_FDD_Band20,
   TTG_TX_LTE_4G_FDD_Band20HRM,
   TTG_TX_LTE_4G_FDD_Band21,
   TTG_TX_LTE_4G_FDD_Band22,
   TTG_TX_LTE_4G_FDD_Band23,
   TTG_TX_LTE_4G_FDD_Band24,
   TTG_TX_LTE_4G_FDD_Band25,
   TTG_TX_LTE_4G_FDD_Band26,
   TTG_TX_LTE_4G_FDD_Band27,
   TTG_TX_LTE_4G_FDD_Band28,
   TTG_TX_LTE_4G_FDD_Band28HRM,
   TTG_TX_LTE_4G_FDD_Band30,
   TTG_TX_LTE_4G_FDD_Band66,
   TTG_TX_LTE_4G_FDD_Band68,
   TTG_TX_LTE_4G_FDD_Band70,
   TTG_TX_LTE_4G_FDD_Band71,
   TTG_TX_LTE_4G_TDD_Band33,
   TTG_TX_LTE_4G_TDD_Band34,
   TTG_TX_LTE_4G_TDD_Band35,
   TTG_TX_LTE_4G_TDD_Band36,
   TTG_TX_LTE_4G_TDD_Band37,
   TTG_TX_LTE_4G_TDD_Band38,
   TTG_TX_LTE_4G_TDD_Band38CCA,
   TTG_TX_LTE_4G_TDD_Band39,
   TTG_TX_LTE_4G_TDD_Band39CCA,
   TTG_TX_LTE_4G_TDD_Band40,
   TTG_TX_LTE_4G_TDD_Band40CCA,
   TTG_TX_LTE_4G_TDD_Band41,
   TTG_TX_LTE_4G_TDD_Band41CCA,
   TTG_TX_LTE_4G_TDD_Band42,
   TTG_TX_LTE_4G_TDD_Band42CCA,
   TTG_TX_LTE_4G_TDD_Band43,
   TTG_TX_LTE_4G_TDD_Band44,
   TTG_TX_LTE_4G_TDD_Band44HRM,
   TTG_TX_LTE_4G_TDD_Band44NHRM,
   TTG_TX_LTE_4G_TDD_Band45,
   TTG_TX_LTE_4G_TDD_Band63,
   TTG_TX_C2K_Band00,
   TTG_TX_C2K_Band01,
   TTG_TX_C2K_Band04,
   TTG_TX_C2K_Band06,
   TTG_TX_C2K_Band10,
   TTG_TX_C2K_Band14,
   TTG_TX_C2K_Band15,
   TTG_TX_BAND_CNT,
}TTG_TX_BAND_E;

typedef enum
{
   SRX1_4_GGE_2G_DCS1800,
   SRX1_4_GGE_2G_GSM850,
   SRX1_4_GGE_2G_GSM900,
   SRX1_4_GGE_2G_PCS1900,
   SRX1_4_WCDMA_3G_FDD_Band01,
   SRX1_4_WCDMA_3G_FDD_Band02,
   SRX1_4_WCDMA_3G_FDD_Band03,
   SRX1_4_WCDMA_3G_FDD_Band04,
   SRX1_4_WCDMA_3G_FDD_Band05,
   SRX1_4_WCDMA_3G_FDD_Band06,
   SRX1_4_WCDMA_3G_FDD_Band08,
   SRX1_4_WCDMA_3G_FDD_Band09,
   SRX1_4_WCDMA_3G_FDD_Band11,
   SRX1_4_WCDMA_3G_FDD_Band18,
   SRX1_4_WCDMA_3G_FDD_Band19,
   SRX1_4_TDSCDMA_3G_TDD_Band34,
   SRX1_4_TDSCDMA_3G_TDD_Band38,
   SRX1_4_TDSCDMA_3G_TDD_Band39,
   SRX1_4_TDSCDMA_3G_TDD_Band40,
   SRX1_4_LTE_4G_FDD_Band01,
   SRX1_4_LTE_4G_FDD_Band02,
   SRX1_4_LTE_4G_FDD_Band02ISO,
   SRX1_4_LTE_4G_FDD_Band03,
   SRX1_4_LTE_4G_FDD_Band03ISO,
   SRX1_4_LTE_4G_FDD_Band04,
   SRX1_4_LTE_4G_FDD_Band05,
   SRX1_4_LTE_4G_FDD_Band06,
   SRX1_4_LTE_4G_FDD_Band07,
   SRX1_4_LTE_4G_FDD_Band08,
   SRX1_4_LTE_4G_FDD_Band09,
   SRX1_4_LTE_4G_FDD_Band10,
   SRX1_4_LTE_4G_FDD_Band11,
   SRX1_4_LTE_4G_FDD_Band12,
   SRX1_4_LTE_4G_FDD_Band12ISO,
   SRX1_4_LTE_4G_FDD_Band13,
   SRX1_4_LTE_4G_FDD_Band13ISO,
   SRX1_4_LTE_4G_FDD_Band14,
   SRX1_4_LTE_4G_FDD_Band17,
   SRX1_4_LTE_4G_FDD_Band17ISO,
   SRX1_4_LTE_4G_FDD_Band18,
   SRX1_4_LTE_4G_FDD_Band19,
   SRX1_4_LTE_4G_FDD_Band20,
   SRX1_4_LTE_4G_FDD_Band20ISO,
   SRX1_4_LTE_4G_FDD_Band21,
   SRX1_4_LTE_4G_FDD_Band22,
   SRX1_4_LTE_4G_FDD_Band23,
   SRX1_4_LTE_4G_FDD_Band24,
   SRX1_4_LTE_4G_FDD_Band25,
   SRX1_4_LTE_4G_FDD_Band252,
   SRX1_4_LTE_4G_FDD_Band253,
   SRX1_4_LTE_4G_FDD_Band254,
   SRX1_4_LTE_4G_FDD_Band255,
   SRX1_4_LTE_4G_FDD_Band26,
   SRX1_4_LTE_4G_FDD_Band27,
   SRX1_4_LTE_4G_FDD_Band28,
   SRX1_4_LTE_4G_FDD_Band28ISO,
   SRX1_4_LTE_4G_FDD_Band29,
   SRX1_4_LTE_4G_FDD_Band29ISO,
   SRX1_4_LTE_4G_FDD_Band30,
   SRX1_4_LTE_4G_FDD_Band32,
   SRX1_4_LTE_4G_FDD_Band33,
   SRX1_4_LTE_4G_FDD_Band35,
   SRX1_4_LTE_4G_FDD_Band36,
   SRX1_4_LTE_4G_FDD_Band37,
   SRX1_4_LTE_4G_FDD_Band38,
   SRX1_4_LTE_4G_FDD_Band39,
   SRX1_4_LTE_4G_FDD_Band39ISO,
   SRX1_4_LTE_4G_FDD_Band41,
   SRX1_4_LTE_4G_FDD_Band42,
   SRX1_4_LTE_4G_FDD_Band43,
   SRX1_4_LTE_4G_FDD_Band44,
   SRX1_4_LTE_4G_FDD_Band46HRM,
   SRX1_4_LTE_4G_FDD_Band46NHRM,
   SRX1_4_LTE_4G_FDD_Band67,
   SRX1_4_LTE_4G_FDD_Band68,
   SRX1_4_LTE_4G_FDD_Band69,
   SRX1_4_LTE_4G_FDD_Band70,
   SRX1_4_LTE_4G_TDD_Band33,
   SRX1_4_LTE_4G_TDD_Band34,
   SRX1_4_LTE_4G_TDD_Band35,
   SRX1_4_LTE_4G_TDD_Band36,
   SRX1_4_LTE_4G_TDD_Band37,
   SRX1_4_LTE_4G_TDD_Band38,
   SRX1_4_LTE_4G_TDD_Band38CCA,
   SRX1_4_LTE_4G_TDD_Band39,
   SRX1_4_LTE_4G_TDD_Band39CCA,
   SRX1_4_LTE_4G_TDD_Band39ISO,
   SRX1_4_LTE_4G_TDD_Band40,
   SRX1_4_LTE_4G_TDD_Band41,
   SRX1_4_LTE_4G_TDD_Band41CCA,
   SRX1_4_LTE_4G_TDD_Band41HPUE,
   SRX1_4_LTE_4G_TDD_Band41HPUECCA,
   SRX1_4_LTE_4G_TDD_Band42,
   SRX1_4_LTE_4G_TDD_Band42CCA,
   SRX1_4_LTE_4G_TDD_Band43,
   SRX1_4_LTE_4G_TDD_Band44,
   SRX1_4_LTE_4G_TDD_Band45,
   SRX1_4_LTE_4G_TDD_Band46HRM,
   SRX1_4_LTE_4G_TDD_Band46NHRM,
   SRX1_4_C2K_Band00,
   SRX1_4_C2K_Band01,
   SRX1_4_C2K_Band04,
   SRX1_4_C2K_Band06,
   SRX1_4_C2K_Band10,
   SRX1_4_C2K_Band14,
   SRX1_4_C2K_Band15,
   SRX1_4_BAND_CNT,
}SRX1_4_BAND_E;

typedef enum
{
   STX_GGE_2G_DCS1800,
   STX_GGE_2G_GSM850,
   STX_GGE_2G_GSM900,
   STX_GGE_2G_PCS1900,
   STX_WCDMA_3G_FDD_Band01,
   STX_WCDMA_3G_FDD_Band02,
   STX_WCDMA_3G_FDD_Band03,
   STX_WCDMA_3G_FDD_Band04,
   STX_WCDMA_3G_FDD_Band05,
   STX_WCDMA_3G_FDD_Band05HRM,
   STX_WCDMA_3G_FDD_Band06,
   STX_WCDMA_3G_FDD_Band06HRM,
   STX_WCDMA_3G_FDD_Band08,
   STX_WCDMA_3G_FDD_Band08HRM,
   STX_WCDMA_3G_FDD_Band09,
   STX_WCDMA_3G_FDD_Band11,
   STX_WCDMA_3G_FDD_Band18,
   STX_WCDMA_3G_FDD_Band18HRM,
   STX_WCDMA_3G_FDD_Band19,
   STX_WCDMA_3G_FDD_Band19HRM,
   STX_LTE_4G_FDD_Band01,
   STX_LTE_4G_FDD_Band01CCA,
   STX_LTE_4G_FDD_Band02,
   STX_LTE_4G_FDD_Band03,
   STX_LTE_4G_FDD_Band03CCA,
   STX_LTE_4G_FDD_Band04,
   STX_LTE_4G_FDD_Band05,
   STX_LTE_4G_FDD_Band05HRM,
   STX_LTE_4G_FDD_Band06,
   STX_LTE_4G_FDD_Band06HRM,
   STX_LTE_4G_FDD_Band07,
   STX_LTE_4G_FDD_Band07CCA,
   STX_LTE_4G_FDD_Band08,
   STX_LTE_4G_FDD_Band08HRM,
   STX_LTE_4G_FDD_Band09,
   STX_LTE_4G_FDD_Band10,
   STX_LTE_4G_FDD_Band11,
   STX_LTE_4G_FDD_Band12,
   STX_LTE_4G_FDD_Band12HRM,
   STX_LTE_4G_FDD_Band13,
   STX_LTE_4G_FDD_Band14,
   STX_LTE_4G_FDD_Band17,
   STX_LTE_4G_FDD_Band17HRM,
   STX_LTE_4G_FDD_Band18,
   STX_LTE_4G_FDD_Band18HRM,
   STX_LTE_4G_FDD_Band19,
   STX_LTE_4G_FDD_Band19HRM,
   STX_LTE_4G_FDD_Band20,
   STX_LTE_4G_FDD_Band20HRM,
   STX_LTE_4G_FDD_Band21,
   STX_LTE_4G_FDD_Band22,
   STX_LTE_4G_FDD_Band23,
   STX_LTE_4G_FDD_Band24,
   STX_LTE_4G_FDD_Band25,
   STX_LTE_4G_FDD_Band26,
   STX_LTE_4G_FDD_Band27,
   STX_LTE_4G_FDD_Band27HRM,
   STX_LTE_4G_FDD_Band28,
   STX_LTE_4G_FDD_Band28HRM,
   STX_LTE_4G_FDD_Band30,
   STX_LTE_4G_FDD_Band65,
   STX_LTE_4G_FDD_Band66,
   STX_LTE_4G_FDD_Band68,
   STX_LTE_4G_FDD_Band70,
   STX_LTE_4G_FDD_Band71,
   STX_C2K_Band00,
   STX_C2K_Band00HRM,
   STX_C2K_Band01,
   STX_C2K_Band04,
   STX_C2K_Band06,
   STX_C2K_Band10,
   STX_C2K_Band10HRM,
   STX_C2K_Band14,
   STX_C2K_Band15,
   STX_BAND_CNT,
}STX_BAND_E;

typedef struct
{
   SRX2_2_BAND_E     band;
   kal_uint32 cw129_19_16_15_09_08_08;
   kal_uint32 cw133_07_07_06_06_03_03_02_00;
   kal_uint32 cw136_19_19_18_18_07_07;
   kal_uint32 cw279_19_18_17_16_15_11_10_06_05_00;
   kal_uint32 cw281_19_18_17_16_15_11_10_06_05_00;
   kal_uint32 cw283_19_18_17_16_15_11_10_06_05_00;
}SRX2_2_CW_T;

typedef struct
{
   TTG_RX_BAND_E     band;
   kal_uint32 cw047_12_12_08_08;
   kal_uint32 cw048_03_03;
   kal_uint32 cw051_08_07_02_02_01_01_00_00;
}TTG_RX_CW_T;

typedef struct
{
   SRX1_1_BAND_E     band;
   kal_uint32 cw128_19_16_15_09_08_08;
   kal_uint32 cw131_07_07_06_06_03_03_02_00;
   kal_uint32 cw134_19_19_18_18_07_07;
   kal_uint32 cw179_19_18_17_16_15_11_10_06_05_00;
   kal_uint32 cw181_19_18_17_16_15_11_10_06_05_00;
   kal_uint32 cw183_19_18_17_16_15_11_10_06_05_00;
}SRX1_1_CW_T;

typedef struct
{
   SRX2_3_BAND_E     band;
   kal_uint32 cw129_19_16_15_09_08_08;
   kal_uint32 cw133_07_07_06_06_03_03_02_00;
   kal_uint32 cw136_19_19_18_18_07_07;
   kal_uint32 cw279_19_18_17_16_15_11_10_06_05_00;
   kal_uint32 cw281_19_18_17_16_15_11_10_06_05_00;
   kal_uint32 cw283_19_18_17_16_15_11_10_06_05_00;
}SRX2_3_CW_T;

typedef struct
{
   TTG_TX_BAND_E     band;
   kal_uint32 cw047_12_12_08_08;
   kal_uint32 cw048_03_03;
   kal_uint32 cw051_08_07_02_02_01_01_00_00;
}TTG_TX_CW_T;

typedef struct
{
   STX_BAND_E     band;
   kal_uint32 cw511_10_06_05_05_04_04_03_02_01_01;
   kal_uint32 cw521_12_09;
   kal_uint32 cw704_00_00;
}STX_CW_T;

typedef struct
{
   SRX1_4_BAND_E     band;
   kal_uint32 cw128_19_16_15_09_08_08;
   kal_uint32 cw131_07_07_06_06_03_03_02_00;
   kal_uint32 cw134_19_19_18_18_07_07;
   kal_uint32 cw179_19_18_17_16_15_11_10_06_05_00;
   kal_uint32 cw181_19_18_17_16_15_11_10_06_05_00;
   kal_uint32 cw183_19_18_17_16_15_11_10_06_05_00;
}SRX1_4_CW_T;

typedef struct
{
   TX_BAND_E     band;
   kal_uint32 cw707_19_19_14_14_13_13;
   kal_uint32 cw708_01_01;
   kal_uint32 cw711_13_11_07_07_01_01;
   kal_uint32 cw712_19_17_13_10_03_01;
   kal_uint32 cw786_19_19_18_18_17_15_13_13_12_12_11_10_09_00;
   kal_uint32 cw797_17_12_11_06_05_03_02_00;
   kal_uint32 cw799_09_04_02_00;
   kal_uint32 cw802_19_15_14_08_07_07_06_04_03_01;
   kal_uint32 cw803_19_13_03_02_01_00;
   kal_uint32 cw814_16_14_11_10_09_08_07_06_05_03;
   kal_uint32 cw816_09_07_06_05;
   kal_uint32 cw818_05_04_01_00;
   kal_uint32 cw819_19_12_02_00;
}TX_CW_T;

/*******************************************************************************
*                       *Reg-base info*                                         *
******************************************************************************/

typedef enum
{
   DET_GAIN_TABLE_DT_00,
   DET_GAIN_TABLE_DT_01,
   DET_GAIN_TABLE_DT_02,
   DET_GAIN_TABLE_DT_03,
   DET_GAIN_TABLE_DT_04,
   DET_GAIN_TABLE_DT_05,
   DET_GAIN_TABLE_DT_06,
   DET_GAIN_TABLE_DT_07,
   DET_GAIN_TABLE_DT_08,
   DET_GAIN_TABLE_DT_09,
   DET_GAIN_TABLE_DT_10,
   DET_GAIN_TABLE_DT_11,
   DET_GAIN_TABLE_DT_12,
   DET_GAIN_TABLE_DT_13,
   DET_GAIN_TABLE_DT_14,
   DET_GAIN_TABLE_RFLBPK_DT_15,
   DET_GAIN_TABLE_RFLBPK_DT_16,
   DET_GAIN_TABLE_CNT,
}DET_GAIN_TABLE_E;

typedef enum
{
   DRX1_LNAMSEL_G1_LNA0,
   DRX1_LNAMSEL_G1_LNA1,
   DRX1_LNAMSEL_G1_LNA2,
   DRX1_LNAMSEL_G1_LNA3,
   DRX1_LNAMSEL_G1_LNA4,
   DRX1_LNAMSEL_G1_LNA5,
   DRX1_LNAMSEL_G1_LNA6,
   DRX1_LNAMSEL_G1_LNA7,
   DRX1_LNAMSEL_G2_LNA0,
   DRX1_LNAMSEL_G2_LNA1,
   DRX1_LNAMSEL_G2_LNA2,
   DRX1_LNAMSEL_G2_LNA3,
   DRX1_LNAMSEL_G2_LNA4,
   DRX1_LNAMSEL_G2_LNA5,
   DRX1_LNAMSEL_G2_LNA6,
   DRX1_LNAMSEL_G2_LNA7,
   DRX1_LNAMSEL_OFF,
   DRX1_LNAMSEL_CNT,
}DRX1_LNAMSEL_E;

typedef enum
{
   DRX1_LNASEL_LNA0,
   DRX1_LNASEL_LNA1,
   DRX1_LNASEL_LNA2,
   DRX1_LNASEL_LNA3,
   DRX1_LNASEL_LNA4,
   DRX1_LNASEL_LNA5,
   DRX1_LNASEL_LNA6,
   DRX1_LNASEL_LNA7,
   DRX1_LNASEL_OFF,
   DRX1_LNASEL_CNT,
}DRX1_LNASEL_E;

typedef enum
{
   DRX1_MIXSEL_G1_2GHB,
   DRX1_MIXSEL_G1_2GLB,
   DRX1_MIXSEL_G1_MLB_WIBUF,
   DRX1_MIXSEL_G1_MLB_WOBUF,
   DRX1_MIXSEL_G2_HMB_WIQDL,
   DRX1_MIXSEL_G2_HMB_WOQDL,
   DRX1_MIXSEL_G3_LAA,
   DRX1_MIXSEL_G4_TUNNEL,
   DRX1_MIXSEL_OFF,
   DRX1_MIXSEL_CNT,
}DRX1_MIXSEL_E;

typedef enum
{
   DRX1_POFF_ALL_OFF,
   DRX1_POFF_DCOC_LNA_OFF,
   DRX1_POFF_KEEP_LAST_VALUE,
   DRX1_POFF_NORMAL_OPERATION,
   DRX1_POFF_PARTIAL_OFF,
   DRX1_POFF_PARTIAL_OFF_BY_CW321,
   DRX1_POFF_PARTIAL_OFF_LORX,
   DRX1_POFF_CNT,
}DRX1_POFF_E;

typedef enum
{
   DRX1_RG_B11B21_WIBUF,
   DRX1_RG_B252,
   DRX1_RG_B252_COBAND,
   DRX1_RG_B253,
   DRX1_RG_B253_COBAND,
   DRX1_RG_B254,
   DRX1_RG_B254_COBAND,
   DRX1_RG_B255,
   DRX1_RG_B255_COBAND,
   DRX1_RG_C2K_BC0_BC2_BC3_BC10,
   DRX1_RG_C2K_BC1_BC14,
   DRX1_RG_C2K_BC4,
   DRX1_RG_C2K_BC6_BC15,
   DRX1_RG_DEFAULT,
   DRX1_RG_FROM_1400M_TO_1800M,
   DRX1_RG_FROM_1800M_TO_1930M,
   DRX1_RG_FROM_1930M_TO_2025M,
   DRX1_RG_FROM_2110M_TO_2200M,
   DRX1_RG_FROM_2200M_TO_2400M,
   DRX1_RG_FROM_2400M_TO_2700M,
   DRX1_RG_FROM_3400M_TO_3600M,
   DRX1_RG_FROM_3600M_TO_3800M,
   DRX1_RG_FROM_550M_TO_700M,
   DRX1_RG_FROM_700M_TO_1000M,
   DRX1_RG_GGE_HB,
   DRX1_RG_GGE_LB,
   DRX1_RG_CNT,
}DRX1_RG_E;

typedef enum
{
   DRX2_LNAMSEL_G1_LNA0,
   DRX2_LNAMSEL_G1_LNA1,
   DRX2_LNAMSEL_G1_LNA2,
   DRX2_LNAMSEL_G1_LNA3,
   DRX2_LNAMSEL_G1_LNA4,
   DRX2_LNAMSEL_G1_LNA5,
   DRX2_LNAMSEL_G1_LNA6,
   DRX2_LNAMSEL_G1_LNA7,
   DRX2_LNAMSEL_G2_LNA0,
   DRX2_LNAMSEL_G2_LNA1,
   DRX2_LNAMSEL_G2_LNA2,
   DRX2_LNAMSEL_G2_LNA3,
   DRX2_LNAMSEL_G2_LNA4,
   DRX2_LNAMSEL_G2_LNA5,
   DRX2_LNAMSEL_G2_LNA6,
   DRX2_LNAMSEL_G2_LNA7,
   DRX2_LNAMSEL_OFF,
   DRX2_LNAMSEL_CNT,
}DRX2_LNAMSEL_E;

typedef enum
{
   DRX2_LNASEL_LNA0,
   DRX2_LNASEL_LNA1,
   DRX2_LNASEL_LNA2,
   DRX2_LNASEL_LNA3,
   DRX2_LNASEL_LNA4,
   DRX2_LNASEL_LNA5,
   DRX2_LNASEL_LNA6,
   DRX2_LNASEL_LNA7,
   DRX2_LNASEL_OFF,
   DRX2_LNASEL_CNT,
}DRX2_LNASEL_E;

typedef enum
{
   DRX2_MIXSEL_G1_MLB,
   DRX2_MIXSEL_G2_HMB_WIQDL,
   DRX2_MIXSEL_G2_HMB_WOQDL,
   DRX2_MIXSEL_G2_UHB_WOQDL,
   DRX2_MIXSEL_G4_TUNNEL,
   DRX2_MIXSEL_OFF,
   DRX2_MIXSEL_CNT,
}DRX2_MIXSEL_E;

typedef enum
{
   DRX2_POFF_ALL_OFF,
   DRX2_POFF_DCOC_LNA_OFF,
   DRX2_POFF_KEEP_LAST_VALUE,
   DRX2_POFF_NORMAL_OPERATION,
   DRX2_POFF_PARTIAL_OFF,
   DRX2_POFF_PARTIAL_OFF_BY_CW328,
   DRX2_POFF_PARTIAL_OFF_LORX,
   DRX2_POFF_CNT,
}DRX2_POFF_E;

typedef enum
{
   DRX2_RG_B252,
   DRX2_RG_B252_COBAND,
   DRX2_RG_B253,
   DRX2_RG_B253_COBAND,
   DRX2_RG_B254,
   DRX2_RG_B254_COBAND,
   DRX2_RG_B255,
   DRX2_RG_B255_COBAND,
   DRX2_RG_C2K_BC0_BC2_BC3_BC10,
   DRX2_RG_C2K_BC1_BC14,
   DRX2_RG_C2K_BC4,
   DRX2_RG_C2K_BC6_BC15,
   DRX2_RG_DEFAULT,
   DRX2_RG_FROM_1400M_TO_1800M,
   DRX2_RG_FROM_1800M_TO_1930M,
   DRX2_RG_FROM_1930M_TO_2025M,
   DRX2_RG_FROM_2110M_TO_2200M,
   DRX2_RG_FROM_2200M_TO_2400M,
   DRX2_RG_FROM_2400M_TO_2700M,
   DRX2_RG_FROM_3400M_TO_3600M,
   DRX2_RG_FROM_3600M_TO_3800M,
   DRX2_RG_FROM_550M_TO_700M,
   DRX2_RG_FROM_700M_TO_1000M,
   DRX2_RG_CNT,
}DRX2_RG_E;

typedef enum
{
   DRXT_GROUPSEL_G1_MLB,
   DRXT_GROUPSEL_G2_HMB,
   DRXT_GROUPSEL_CNT,
}DRXT_GROUPSEL_E;

typedef enum
{
   DRXT_LNASEL_LNA0,
   DRXT_LNASEL_LNA1,
   DRXT_LNASEL_LNA2,
   DRXT_LNASEL_LNA3,
   DRXT_LNASEL_LNA4,
   DRXT_LNASEL_LNA5,
   DRXT_LNASEL_LNA6,
   DRXT_LNASEL_LNA7,
   DRXT_LNASEL_OFF,
   DRXT_LNASEL_CNT,
}DRXT_LNASEL_E;

typedef enum
{
   DRXT_RG_B252,
   DRXT_RG_B252_COBAND,
   DRXT_RG_B253,
   DRXT_RG_B253_COBAND,
   DRXT_RG_B254,
   DRXT_RG_B254_COBAND,
   DRXT_RG_B255,
   DRXT_RG_B255_COBAND,
   DRXT_RG_FROM_1400M_TO_1800M,
   DRXT_RG_FROM_1800M_TO_1930M,
   DRXT_RG_FROM_1930M_TO_2025M,
   DRXT_RG_FROM_2110M_TO_2200M,
   DRXT_RG_FROM_2200M_TO_2400M,
   DRXT_RG_FROM_2400M_TO_2700M,
   DRXT_RG_FROM_3400M_TO_3600M,
   DRXT_RG_FROM_3600M_TO_3800M,
   DRXT_RG_FROM_550M_TO_700M,
   DRXT_RG_FROM_700M_TO_1000M,
   DRXT_RG_CNT,
}DRXT_RG_E;

typedef enum
{
   LNA_MANUAL_4G_FDD_BAND01_JCA,
   LNA_MANUAL_4G_FDD_BAND07_JCA,
   LNA_MANUAL_4G_TDD_BAND38,
   LNA_MANUAL_4G_TDD_BAND40,
   LNA_MANUAL_4G_TDD_BAND41,
   LNA_MANUAL_4G_TDD_BAND42,
   LNA_MANUAL_DISABLE,
   LNA_MANUAL_CNT,
}LNA_MANUAL_E;

typedef enum
{
   PRX1_LNAMSEL_G1_LNA0,
   PRX1_LNAMSEL_G1_LNA1,
   PRX1_LNAMSEL_G1_LNA2,
   PRX1_LNAMSEL_G1_LNA3,
   PRX1_LNAMSEL_G1_LNA4,
   PRX1_LNAMSEL_G1_LNA5,
   PRX1_LNAMSEL_G1_LNA6,
   PRX1_LNAMSEL_G1_LNA7,
   PRX1_LNAMSEL_G2_LNA0,
   PRX1_LNAMSEL_G2_LNA1,
   PRX1_LNAMSEL_G2_LNA2,
   PRX1_LNAMSEL_G2_LNA3,
   PRX1_LNAMSEL_G2_LNA4,
   PRX1_LNAMSEL_G2_LNA5,
   PRX1_LNAMSEL_G2_LNA6,
   PRX1_LNAMSEL_G2_LNA7,
   PRX1_LNAMSEL_OFF,
   PRX1_LNAMSEL_CNT,
}PRX1_LNAMSEL_E;

typedef enum
{
   PRX1_LNASEL_LNA0,
   PRX1_LNASEL_LNA1,
   PRX1_LNASEL_LNA2,
   PRX1_LNASEL_LNA3,
   PRX1_LNASEL_LNA4,
   PRX1_LNASEL_LNA5,
   PRX1_LNASEL_LNA6,
   PRX1_LNASEL_LNA7,
   PRX1_LNASEL_OFF,
   PRX1_LNASEL_CNT,
}PRX1_LNASEL_E;

typedef enum
{
   PRX1_MIXSEL_G1_2GHB,
   PRX1_MIXSEL_G1_2GLB,
   PRX1_MIXSEL_G1_MLB_WIBUF,
   PRX1_MIXSEL_G1_MLB_WOBUF,
   PRX1_MIXSEL_G2_HMB_WIQDL,
   PRX1_MIXSEL_G2_HMB_WOQDL,
   PRX1_MIXSEL_G3_LAA,
   PRX1_MIXSEL_G4_TUNNEL,
   PRX1_MIXSEL_OFF,
   PRX1_MIXSEL_CNT,
}PRX1_MIXSEL_E;

typedef enum
{
   PRX1_POFF_ALL_OFF,
   PRX1_POFF_DCOC_LNA_OFF,
   PRX1_POFF_KEEP_LAST_VALUE,
   PRX1_POFF_NORMAL_OPERATION,
   PRX1_POFF_PARTIAL_OFF,
   PRX1_POFF_PARTIAL_OFF_BY_CW320,
   PRX1_POFF_PARTIAL_OFF_LORX,
   PRX1_POFF_CNT,
}PRX1_POFF_E;

typedef enum
{
   PRX1_RG_B11B21_WIBUF,
   PRX1_RG_B252,
   PRX1_RG_B252_COBAND,
   PRX1_RG_B253,
   PRX1_RG_B253_COBAND,
   PRX1_RG_B254,
   PRX1_RG_B254_COBAND,
   PRX1_RG_B255,
   PRX1_RG_B255_COBAND,
   PRX1_RG_C2K_BC0_BC2_BC3_BC10,
   PRX1_RG_C2K_BC1_BC14,
   PRX1_RG_C2K_BC4,
   PRX1_RG_C2K_BC6_BC15,
   PRX1_RG_DEFAULT,
   PRX1_RG_FROM_1400M_TO_1800M,
   PRX1_RG_FROM_1800M_TO_1930M,
   PRX1_RG_FROM_1930M_TO_2025M,
   PRX1_RG_FROM_2110M_TO_2200M,
   PRX1_RG_FROM_2200M_TO_2400M,
   PRX1_RG_FROM_2400M_TO_2700M,
   PRX1_RG_FROM_3400M_TO_3600M,
   PRX1_RG_FROM_3600M_TO_3800M,
   PRX1_RG_FROM_550M_TO_700M,
   PRX1_RG_FROM_700M_TO_1000M,
   PRX1_RG_GGE_HB,
   PRX1_RG_GGE_LB,
   PRX1_RG_SAWLESS_3G_TDD_B34_B39,
   PRX1_RG_CNT,
}PRX1_RG_E;

typedef enum
{
   PRX2_LNAMSEL_G1_LNA0,
   PRX2_LNAMSEL_G1_LNA1,
   PRX2_LNAMSEL_G1_LNA2,
   PRX2_LNAMSEL_G1_LNA3,
   PRX2_LNAMSEL_G1_LNA4,
   PRX2_LNAMSEL_G1_LNA5,
   PRX2_LNAMSEL_G1_LNA6,
   PRX2_LNAMSEL_G1_LNA7,
   PRX2_LNAMSEL_G2_LNA0,
   PRX2_LNAMSEL_G2_LNA1,
   PRX2_LNAMSEL_G2_LNA2,
   PRX2_LNAMSEL_G2_LNA3,
   PRX2_LNAMSEL_G2_LNA4,
   PRX2_LNAMSEL_G2_LNA5,
   PRX2_LNAMSEL_G2_LNA6,
   PRX2_LNAMSEL_G2_LNA7,
   PRX2_LNAMSEL_OFF,
   PRX2_LNAMSEL_CNT,
}PRX2_LNAMSEL_E;

typedef enum
{
   PRX2_LNASEL_LNA0,
   PRX2_LNASEL_LNA1,
   PRX2_LNASEL_LNA2,
   PRX2_LNASEL_LNA3,
   PRX2_LNASEL_LNA4,
   PRX2_LNASEL_LNA5,
   PRX2_LNASEL_LNA6,
   PRX2_LNASEL_LNA7,
   PRX2_LNASEL_OFF,
   PRX2_LNASEL_CNT,
}PRX2_LNASEL_E;

typedef enum
{
   PRX2_MIXSEL_G1_MLB,
   PRX2_MIXSEL_G2_HMB_WIQDL,
   PRX2_MIXSEL_G2_HMB_WOQDL,
   PRX2_MIXSEL_G2_UHB_WOQDL,
   PRX2_MIXSEL_G4_TUNNEL,
   PRX2_MIXSEL_OFF,
   PRX2_MIXSEL_CNT,
}PRX2_MIXSEL_E;

typedef enum
{
   PRX2_POFF_ALL_OFF,
   PRX2_POFF_DCOC_LNA_OFF,
   PRX2_POFF_KEEP_LAST_VALUE,
   PRX2_POFF_NORMAL_OPERATION,
   PRX2_POFF_PARTIAL_OFF,
   PRX2_POFF_PARTIAL_OFF_BY_CW327,
   PRX2_POFF_PARTIAL_OFF_LORX,
   PRX2_POFF_CNT,
}PRX2_POFF_E;

typedef enum
{
   PRX2_RG_B252,
   PRX2_RG_B252_COBAND,
   PRX2_RG_B253,
   PRX2_RG_B253_COBAND,
   PRX2_RG_B254,
   PRX2_RG_B254_COBAND,
   PRX2_RG_B255,
   PRX2_RG_B255_COBAND,
   PRX2_RG_C2K_BC0_BC2_BC3_BC10,
   PRX2_RG_C2K_BC1_BC14,
   PRX2_RG_C2K_BC4,
   PRX2_RG_C2K_BC6_BC15,
   PRX2_RG_DEFAULT,
   PRX2_RG_FROM_1400M_TO_1800M,
   PRX2_RG_FROM_1800M_TO_1930M,
   PRX2_RG_FROM_1930M_TO_2025M,
   PRX2_RG_FROM_2110M_TO_2200M,
   PRX2_RG_FROM_2200M_TO_2400M,
   PRX2_RG_FROM_2400M_TO_2700M,
   PRX2_RG_FROM_3400M_TO_3600M,
   PRX2_RG_FROM_3600M_TO_3800M,
   PRX2_RG_FROM_550M_TO_700M,
   PRX2_RG_FROM_700M_TO_1000M,
   PRX2_RG_CNT,
}PRX2_RG_E;

typedef enum
{
   PRXT_GROUPSEL_G1_MLB,
   PRXT_GROUPSEL_G2_HMB,
   PRXT_GROUPSEL_CNT,
}PRXT_GROUPSEL_E;

typedef enum
{
   PRXT_LNASEL_LNA0,
   PRXT_LNASEL_LNA1,
   PRXT_LNASEL_LNA2,
   PRXT_LNASEL_LNA3,
   PRXT_LNASEL_LNA4,
   PRXT_LNASEL_LNA5,
   PRXT_LNASEL_LNA6,
   PRXT_LNASEL_LNA7,
   PRXT_LNASEL_OFF,
   PRXT_LNASEL_CNT,
}PRXT_LNASEL_E;

typedef enum
{
   PRXT_RG_B252,
   PRXT_RG_B252_COBAND,
   PRXT_RG_B253,
   PRXT_RG_B253_COBAND,
   PRXT_RG_B254,
   PRXT_RG_B254_COBAND,
   PRXT_RG_B255,
   PRXT_RG_B255_COBAND,
   PRXT_RG_FROM_1400M_TO_1800M,
   PRXT_RG_FROM_1800M_TO_1930M,
   PRXT_RG_FROM_1930M_TO_2025M,
   PRXT_RG_FROM_2110M_TO_2200M,
   PRXT_RG_FROM_2200M_TO_2400M,
   PRXT_RG_FROM_2400M_TO_2700M,
   PRXT_RG_FROM_3400M_TO_3600M,
   PRXT_RG_FROM_3600M_TO_3800M,
   PRXT_RG_FROM_550M_TO_700M,
   PRXT_RG_FROM_700M_TO_1000M,
   PRXT_RG_CNT,
}PRXT_RG_E;

typedef enum
{
   RX1_BW_GGE_TDSCDMA_SC_C2K_LTE1P4M,
   RX1_BW_LTE20M,
   RX1_BW_LTEA30M,
   RX1_BW_LTEA35M,
   RX1_BW_LTEA40M,
   RX1_BW_LTEA50M,
   RX1_BW_LTEA60M,
   RX1_BW_TDSCDMA_DC,
   RX1_BW_WCDMA_3C_LTE15M,
   RX1_BW_WCDMA_DC_LTE10M,
   RX1_BW_WCDMA_SC_LTE3M_LTE5M,
   RX1_BW_CNT,
}RX1_BW_E;

typedef enum
{
   RX1_GAIN_DCOC_CAL_HPM_TIA_HG_BQ_0DB,
   RX1_GAIN_DCOC_CAL_HPM_TIA_HG_BQ_12DB,
   RX1_GAIN_DCOC_CAL_HPM_TIA_HG_BQ_15DB,
   RX1_GAIN_DCOC_CAL_HPM_TIA_HG_BQ_18DB,
   RX1_GAIN_DCOC_CAL_HPM_TIA_HG_BQ_3DB,
   RX1_GAIN_DCOC_CAL_HPM_TIA_HG_BQ_6DB,
   RX1_GAIN_DCOC_CAL_HPM_TIA_HG_BQ_9DB,
   RX1_GAIN_DCOC_CAL_HPM_TIA_MG_BQ_0DB,
   RX1_GAIN_DCOC_CAL_HPM_TIA_MG_BQ_12DB,
   RX1_GAIN_DCOC_CAL_HPM_TIA_MG_BQ_3DB,
   RX1_GAIN_DCOC_CAL_HPM_TIA_MG_BQ_6DB,
   RX1_GAIN_DCOC_CAL_HPM_TIA_MG_BQ_9DB,
   RX1_GAIN_DCOC_CAL_HPM_TIA_UHG_BQ_15DB,
   RX1_GAIN_DCOC_CAL_HPM_TIA_UHG_BQ_18DB,
   RX1_GAIN_DCOC_CAL_LPM_TIA_UHG_BQ_0DB,
   RX1_GAIN_DCOC_CAL_LPM_TIA_UHG_BQ_12DB,
   RX1_GAIN_DCOC_CAL_LPM_TIA_UHG_BQ_15DB,
   RX1_GAIN_DCOC_CAL_LPM_TIA_UHG_BQ_3DB,
   RX1_GAIN_DCOC_CAL_LPM_TIA_UHG_BQ_6DB,
   RX1_GAIN_DCOC_CAL_LPM_TIA_UHG_BQ_9DB,
   RX1_GAIN_GDCAL_50P6DB,
   RX1_GAIN_HPM_11P6DB,
   RX1_GAIN_HPM_14P6DB,
   RX1_GAIN_HPM_17P6DB,
   RX1_GAIN_HPM_20P6DB,
   RX1_GAIN_HPM_23P6DB,
   RX1_GAIN_HPM_26P6DB,
   RX1_GAIN_HPM_29P6DB,
   RX1_GAIN_HPM_32P6DB,
   RX1_GAIN_HPM_35P6DB,
   RX1_GAIN_HPM_38P6DB,
   RX1_GAIN_HPM_41P6DB,
   RX1_GAIN_HPM_44P6DB_FREQ_BELOW_1800MHZ,
   RX1_GAIN_HPM_44P6DB_WIBOOST_FREQ_BEYOND_1800MHZ,
   RX1_GAIN_HPM_47P6DB_FREQ_BELOW_1800MHZ,
   RX1_GAIN_HPM_47P6DB_WIBOOST_FREQ_BEYOND_1800MHZ,
   RX1_GAIN_HPM_50P6DB_FREQ_BELOW_1800MHZ,
   RX1_GAIN_HPM_50P6DB_WIBOOST_FREQ_BEYOND_1800MHZ,
   RX1_GAIN_HPM_53P6DB_FREQ_BELOW_1800MHZ,
   RX1_GAIN_HPM_53P6DB_WIBOOST_FREQ_BEYOND_1800MHZ,
   RX1_GAIN_HPM_56P6DB_FREQ_BELOW_1800MHZ,
   RX1_GAIN_HPM_56P6DB_WIBOOST_FREQ_BEYOND_1800MHZ,
   RX1_GAIN_HPM_59P6DB_FREQ_BELOW_1800MHZ,
   RX1_GAIN_HPM_59P6DB_WIBOOST_FREQ_BEYOND_1800MHZ,
   RX1_GAIN_HPM_62P6DB_FREQ_BELOW_1800MHZ,
   RX1_GAIN_HPM_62P6DB_WIBOOST_FREQ_BEYOND_1800MHZ,
   RX1_GAIN_HPM_8P6DB,
   RX1_GAIN_IRRCAL_50P6DB,
   RX1_GAIN_IRRCAL_C2K3GTDD_32P6DB,
   RX1_GAIN_LPM_12P6DB,
   RX1_GAIN_LPM_15P6DB,
   RX1_GAIN_LPM_18P6DB,
   RX1_GAIN_LPM_21P6DB,
   RX1_GAIN_LPM_24P6DB,
   RX1_GAIN_LPM_27P6DB,
   RX1_GAIN_LPM_30P6DB,
   RX1_GAIN_LPM_33P6DB,
   RX1_GAIN_LPM_36P6DB,
   RX1_GAIN_LPM_39P6DB,
   RX1_GAIN_LPM_42P6DB,
   RX1_GAIN_LPM_45P6DB_WIBOOST_FREQ_BEYOND_1800MHZ,
   RX1_GAIN_LPM_45P6DB__FREQ_BELOW_1800MHZ,
   RX1_GAIN_LPM_48P6DB_WIBOOST_FREQ_BEYOND_1800MHZ,
   RX1_GAIN_LPM_48P6DB__FREQ_BELOW_1800MHZ,
   RX1_GAIN_WI_IIP2_CAL_HPM_56P6DB_FREQ_BELOW_1800MHZ,
   RX1_GAIN_WI_IIP2_CAL_HPM_56P6DB_WIBOOST_FREQ_BEYOND_1800MHZ,
   RX1_GAIN_WI_IIP2_CAL_HPM_59P6DB,
   RX1_GAIN_WI_IIP2_CAL_HPM_62P6DB,
   RX1_GAIN_WO_IIP2_CAL_HPM_59P6DB,
   RX1_GAIN_WO_IIP2_CAL_HPM_62P6DB,
   RX1_GAIN_CNT,
}RX1_GAIN_E;

typedef enum
{
   RX1_GSYNC_DISABLE,
   RX1_GSYNC_ENABLE,
   RX1_GSYNC_CNT,
}RX1_GSYNC_E;

typedef enum
{
   RX1_IIP2C_DISABLE,
   RX1_IIP2C_ENABLE,
   RX1_IIP2C_CNT,
}RX1_IIP2C_E;

typedef enum
{
   RX1_LO_2GHB_VCO1,
   RX1_LO_2GLB_VCO1,
   RX1_LO_FDD_D14_VCO4,
   RX1_LO_FDD_D2_VCO1,
   RX1_LO_FDD_D2_VCO4,
   RX1_LO_FDD_D3_VCO4,
   RX1_LO_FDD_D4_VCO1,
   RX1_LO_FDD_D4_VCO4,
   RX1_LO_FDD_D6_VCO1,
   RX1_LO_FDD_D6_VCO4,
   RX1_LO_FDD_D8_VCO1,
   RX1_LO_FDD_D8_VCO4,
   RX1_LO_TDDB44_D6_VCO1,
   RX1_LO_TDD_D14_VCO4,
   RX1_LO_TDD_D2_VCO1,
   RX1_LO_TDD_D3_VCO4,
   RX1_LO_TDD_D4_VCO4,
   RX1_LO_TDD_D6_VCO1,
   RX1_LO_TDD_D6_VCO4,
   RX1_LO_CNT,
}RX1_LO_E;

typedef enum
{
   RX1_OBBFLAG_OFF,
   RX1_OBBFLAG_ON,
   RX1_OBBFLAG_CNT,
}RX1_OBBFLAG_E;

typedef enum
{
   RX1_PM_HPM,
   RX1_PM_LTE15_20MHZ_LPM,
   RX1_PM_LTE1P4_3_5_10MHZ_LPM,
   RX1_PM_LTEA30_35_40_50_60_LPM,
   RX1_PM_QDL_HPM,
   RX1_PM_WCDMA_VOICE_LPM,
   RX1_PM_CNT,
}RX1_PM_E;

typedef enum
{
   RX1_SAWLESS_DISABLE,
   RX1_SAWLESS_ENABLE_GGE_HB,
   RX1_SAWLESS_ENABLE_GGE_LB,
   RX1_SAWLESS_ENABLE_TDD,
   RX1_SAWLESS_CNT,
}RX1_SAWLESS_E;

typedef enum
{
   RX2_BW_GGE_TDSCDMA_SC_C2K_LTE1P4M,
   RX2_BW_LTE20M,
   RX2_BW_LTEA30M,
   RX2_BW_LTEA35M,
   RX2_BW_LTEA40M,
   RX2_BW_LTEA50M,
   RX2_BW_LTEA60M,
   RX2_BW_TDSCDMA_DC,
   RX2_BW_WCDMA_3C_LTE15M,
   RX2_BW_WCDMA_DC_LTE10M,
   RX2_BW_WCDMA_SC_LTE3M_LTE5M,
   RX2_BW_CNT,
}RX2_BW_E;

typedef enum
{
   RX2_GAIN_DCOC_CAL_HPM_TIA_HG_BQ_0DB,
   RX2_GAIN_DCOC_CAL_HPM_TIA_HG_BQ_12DB,
   RX2_GAIN_DCOC_CAL_HPM_TIA_HG_BQ_15DB,
   RX2_GAIN_DCOC_CAL_HPM_TIA_HG_BQ_18DB,
   RX2_GAIN_DCOC_CAL_HPM_TIA_HG_BQ_3DB,
   RX2_GAIN_DCOC_CAL_HPM_TIA_HG_BQ_6DB,
   RX2_GAIN_DCOC_CAL_HPM_TIA_HG_BQ_9DB,
   RX2_GAIN_DCOC_CAL_HPM_TIA_MG_BQ_0DB,
   RX2_GAIN_DCOC_CAL_HPM_TIA_MG_BQ_12DB,
   RX2_GAIN_DCOC_CAL_HPM_TIA_MG_BQ_3DB,
   RX2_GAIN_DCOC_CAL_HPM_TIA_MG_BQ_6DB,
   RX2_GAIN_DCOC_CAL_HPM_TIA_MG_BQ_9DB,
   RX2_GAIN_DCOC_CAL_HPM_TIA_UHG_BQ_15DB,
   RX2_GAIN_DCOC_CAL_HPM_TIA_UHG_BQ_18DB,
   RX2_GAIN_DCOC_CAL_LPM_TIA_UHG_BQ_0DB,
   RX2_GAIN_DCOC_CAL_LPM_TIA_UHG_BQ_12DB,
   RX2_GAIN_DCOC_CAL_LPM_TIA_UHG_BQ_15DB,
   RX2_GAIN_DCOC_CAL_LPM_TIA_UHG_BQ_3DB,
   RX2_GAIN_DCOC_CAL_LPM_TIA_UHG_BQ_6DB,
   RX2_GAIN_DCOC_CAL_LPM_TIA_UHG_BQ_9DB,
   RX2_GAIN_GDCAL_50P6DB,
   RX2_GAIN_HPM_11P6DB,
   RX2_GAIN_HPM_14P6DB,
   RX2_GAIN_HPM_17P6DB,
   RX2_GAIN_HPM_20P6DB,
   RX2_GAIN_HPM_23P6DB,
   RX2_GAIN_HPM_26P6DB,
   RX2_GAIN_HPM_29P6DB,
   RX2_GAIN_HPM_32P6DB,
   RX2_GAIN_HPM_35P6DB,
   RX2_GAIN_HPM_38P6DB,
   RX2_GAIN_HPM_41P6DB,
   RX2_GAIN_HPM_44P6DB_FREQ_BELOW_1800MHZ,
   RX2_GAIN_HPM_44P6DB_WIBOOST_FREQ_BEYOND_1800MHZ,
   RX2_GAIN_HPM_47P6DB_FREQ_BELOW_1800MHZ,
   RX2_GAIN_HPM_47P6DB_WIBOOST_FREQ_BEYOND_1800MHZ,
   RX2_GAIN_HPM_50P6DB_FREQ_BELOW_1800MHZ,
   RX2_GAIN_HPM_50P6DB_WIBOOST_FREQ_BEYOND_1800MHZ,
   RX2_GAIN_HPM_53P6DB_FREQ_BELOW_1800MHZ,
   RX2_GAIN_HPM_53P6DB_WIBOOST_FREQ_BEYOND_1800MHZ,
   RX2_GAIN_HPM_56P6DB_FREQ_BELOW_1800MHZ,
   RX2_GAIN_HPM_56P6DB_WIBOOST_FREQ_BEYOND_1800MHZ,
   RX2_GAIN_HPM_59P6DB_FREQ_BELOW_1800MHZ,
   RX2_GAIN_HPM_59P6DB_WIBOOST_FREQ_BEYOND_1800MHZ,
   RX2_GAIN_HPM_62P6DB_FREQ_BELOW_1800MHZ,
   RX2_GAIN_HPM_62P6DB_WIBOOST_FREQ_BEYOND_1800MHZ,
   RX2_GAIN_HPM_8P6DB,
   RX2_GAIN_IRRCAL_50P6DB,
   RX2_GAIN_IRRCAL_C2K3GTDD_32P6DB,
   RX2_GAIN_LPM_12P6DB,
   RX2_GAIN_LPM_15P6DB,
   RX2_GAIN_LPM_18P6DB,
   RX2_GAIN_LPM_21P6DB,
   RX2_GAIN_LPM_24P6DB,
   RX2_GAIN_LPM_27P6DB,
   RX2_GAIN_LPM_30P6DB,
   RX2_GAIN_LPM_33P6DB,
   RX2_GAIN_LPM_36P6DB,
   RX2_GAIN_LPM_39P6DB,
   RX2_GAIN_LPM_42P6DB,
   RX2_GAIN_LPM_45P6DB_WIBOOST_FREQ_BEYOND_1800MHZ,
   RX2_GAIN_LPM_45P6DB__FREQ_BELOW_1800MHZ,
   RX2_GAIN_LPM_48P6DB_WIBOOST_FREQ_BEYOND_1800MHZ,
   RX2_GAIN_LPM_48P6DB__FREQ_BELOW_1800MHZ,
   RX2_GAIN_WI_IIP2_CAL_HPM_56P6DB_FREQ_BELOW_1800MHZ,
   RX2_GAIN_WI_IIP2_CAL_HPM_56P6DB_WIBOOST_FREQ_BEYOND_1800MHZ,
   RX2_GAIN_WI_IIP2_CAL_HPM_59P6DB,
   RX2_GAIN_WI_IIP2_CAL_HPM_62P6DB,
   RX2_GAIN_WO_IIP2_CAL_HPM_59P6DB,
   RX2_GAIN_WO_IIP2_CAL_HPM_62P6DB,
   RX2_GAIN_CNT,
}RX2_GAIN_E;

typedef enum
{
   RX2_GSYNC_DISABLE,
   RX2_GSYNC_ENABLE,
   RX2_GSYNC_CNT,
}RX2_GSYNC_E;

typedef enum
{
   RX2_IIP2C_DISABLE,
   RX2_IIP2C_ENABLE,
   RX2_IIP2C_CNT,
}RX2_IIP2C_E;

typedef enum
{
   RX2_LO_FDD_D10_MLB,
   RX2_LO_FDD_D2_HMB,
   RX2_LO_FDD_D4_HMB,
   RX2_LO_FDD_D4_MLB,
   RX2_LO_FDD_D6_MLB,
   RX2_LO_FDD_D8_MLB,
   RX2_LO_TDD_D10_MLB,
   RX2_LO_TDD_D2_HMB,
   RX2_LO_TDD_D4_HMB,
   RX2_LO_TDD_D4_MLB,
   RX2_LO_CNT,
}RX2_LO_E;

typedef enum
{
   RX2_PM_HPM,
   RX2_PM_LTE15_20MHZ_LPM,
   RX2_PM_LTE1P4_3_5_10MHZ_LPM,
   RX2_PM_LTEA30_35_40_50_60_LPM,
   RX2_PM_WCDMA_VOICE_LPM,
   RX2_PM_CNT,
}RX2_PM_E;

typedef enum
{
   RXT_GAIN_G1,
   RXT_GAIN_G2,
   RXT_GAIN_G3,
   RXT_GAIN_G4,
   RXT_GAIN_G5,
   RXT_GAIN_G6_FREQ_BELOW_1000MHZ,
   RXT_GAIN_G6_WIBOOST_FREQ_BEYOND_1000MHZ,
   RXT_GAIN_CNT,
}RXT_GAIN_E;

typedef enum
{
   RXT_GSYNC_DISABLE,
   RXT_GSYNC_ENABLE,
   RXT_GSYNC_CNT,
}RXT_GSYNC_E;

typedef enum
{
   RXT_IIP2C_DISABLE,
   RXT_IIP2C_ENABLE,
   RXT_IIP2C_CNT,
}RXT_IIP2C_E;

typedef enum
{
   TOP_MODE_BST,
   TOP_MODE_CAL,
   TOP_MODE_DEFAULT,
   TOP_MODE_SLP,
   TOP_MODE_WUP,
   TOP_MODE_CNT,
}TOP_MODE_E;

typedef enum
{
   TOP_RAT_C2K,
   TOP_RAT_FDD,
   TOP_RAT_GGE,
   TOP_RAT_TDD,
   TOP_RAT_CNT,
}TOP_RAT_E;

typedef enum
{
   TOP_RXFSM_DEFAULT,
   TOP_RXFSM_RX1_FSM_ON,
   TOP_RXFSM_RX2_FSM_ON,
   TOP_RXFSM_RXT_FSM_ON,
   TOP_RXFSM_CNT,
}TOP_RXFSM_E;

typedef enum
{
   TOP_SRX_DEFAULT,
   TOP_SRX_SRX1_PCC,
   TOP_SRX_SRX2_PCC,
   TOP_SRX_CNT,
}TOP_SRX_E;

typedef enum
{
   TOP_STD_C2K,
   TOP_STD_GGE_EDGE,
   TOP_STD_GGE_GMSK,
   TOP_STD_LTE,
   TOP_STD_TDSCDMA,
   TOP_STD_WCDMA,
   TOP_STD_CNT,
}TOP_STD_E;

typedef enum
{
   TOP_TRX_DEFAULT,
   TOP_TRX_RX,
   TOP_TRX_TRX,
   TOP_TRX_TX,
   TOP_TRX_CNT,
}TOP_TRX_E;

typedef enum
{
   TXLPF_TX_2G,
   TXLPF_TX_3G_FDD,
   TXLPF_TX_3G_TDD,
   TXLPF_TX_4G_FDD_LTE10M,
   TXLPF_TX_4G_FDD_LTE15M,
   TXLPF_TX_4G_FDD_LTE1P4M,
   TXLPF_TX_4G_FDD_LTE20M,
   TXLPF_TX_4G_FDD_LTE3M,
   TXLPF_TX_4G_FDD_LTE5M,
   TXLPF_TX_4G_LTE_CCA,
   TXLPF_TX_4G_TDD_LTE10M,
   TXLPF_TX_4G_TDD_LTE15M,
   TXLPF_TX_4G_TDD_LTE1P4M,
   TXLPF_TX_4G_TDD_LTE20M,
   TXLPF_TX_4G_TDD_LTE3M,
   TXLPF_TX_4G_TDD_LTE5M,
   TXLPF_TX_C2K,
   TXLPF_CNT,
}TXLPF_E;

typedef enum
{
   TXRCF_RCF_16M,
   TXRCF_RCF_20M,
   TXRCF_RCF_28M,
   TXRCF_RCF_32M,
   TXRCF_RCF_40M,
   TXRCF_RCF_4M,
   TXRCF_RCF_80M,
   TXRCF_RCF_8M,
   TXRCF_CNT,
}TXRCF_E;

typedef enum
{
   TX_GAIN_TABLE_G0,
   TX_GAIN_TABLE_G1,
   TX_GAIN_TABLE_G10,
   TX_GAIN_TABLE_G11,
   TX_GAIN_TABLE_G12A,
   TX_GAIN_TABLE_G12B,
   TX_GAIN_TABLE_G13A,
   TX_GAIN_TABLE_G13B,
   TX_GAIN_TABLE_G14A,
   TX_GAIN_TABLE_G14B,
   TX_GAIN_TABLE_G15A,
   TX_GAIN_TABLE_G15B,
   TX_GAIN_TABLE_G16A,
   TX_GAIN_TABLE_G16B,
   TX_GAIN_TABLE_G17A,
   TX_GAIN_TABLE_G17B,
   TX_GAIN_TABLE_G18A,
   TX_GAIN_TABLE_G18B,
   TX_GAIN_TABLE_G19A,
   TX_GAIN_TABLE_G19B,
   TX_GAIN_TABLE_G2,
   TX_GAIN_TABLE_G20A,
   TX_GAIN_TABLE_G20B,
   TX_GAIN_TABLE_G21B,
   TX_GAIN_TABLE_G22HB_LB,
   TX_GAIN_TABLE_G22MB,
   TX_GAIN_TABLE_G23HB_LB,
   TX_GAIN_TABLE_G23MB,
   TX_GAIN_TABLE_G24HB_LB,
   TX_GAIN_TABLE_G24MB,
   TX_GAIN_TABLE_G25DNL_LBHB,
   TX_GAIN_TABLE_G25DNL_MB,
   TX_GAIN_TABLE_G25HB_LB,
   TX_GAIN_TABLE_G25MB,
   TX_GAIN_TABLE_G26DNL1_MB,
   TX_GAIN_TABLE_G26DNL2_MB,
   TX_GAIN_TABLE_G26DNL_LBHB,
   TX_GAIN_TABLE_G26HB_LB,
   TX_GAIN_TABLE_G26MB,
   TX_GAIN_TABLE_G27DNL1_ALL,
   TX_GAIN_TABLE_G27DNL2_ALL,
   TX_GAIN_TABLE_G27HB_LB,
   TX_GAIN_TABLE_G27MB,
   TX_GAIN_TABLE_G28DNL_ALL,
   TX_GAIN_TABLE_G28HB_LB,
   TX_GAIN_TABLE_G28MB,
   TX_GAIN_TABLE_G3,
   TX_GAIN_TABLE_G4,
   TX_GAIN_TABLE_G5,
   TX_GAIN_TABLE_G6,
   TX_GAIN_TABLE_G7,
   TX_GAIN_TABLE_G8,
   TX_GAIN_TABLE_G9,
   TX_GAIN_TABLE_CNT,
}TX_GAIN_TABLE_E;

typedef enum
{
   TX_LPF_GAIN_ABB_0DB,
   TX_LPF_GAIN_ABB_4DB,
   TX_LPF_GAIN_CNT,
}TX_LPF_GAIN_E;

typedef enum
{
   TX_PORT_HB1,
   TX_PORT_HB2,
   TX_PORT_HB_OPEN_SW,
   TX_PORT_LB1,
   TX_PORT_LB2,
   TX_PORT_LB3,
   TX_PORT_LB3_GMSK,
   TX_PORT_LB4,
   TX_PORT_LB_ON_CHIP_TERM,
   TX_PORT_LB_OPEN_SW,
   TX_PORT_MB1,
   TX_PORT_MB2,
   TX_PORT_MB3,
   TX_PORT_MB3_GMSK,
   TX_PORT_MB_ON_CHIP_TERM,
   TX_PORT_MB_OPEN_SW,
   TX_PORT_NONE,
   TX_PORT_UHB,
   TX_PORT_UHB_OPEN_SW,
   TX_PORT_CNT,
}TX_PORT_E;

/*******************************************************************************
*                       *CW-base info*                                         *
******************************************************************************/


typedef enum
{
   SRX2_2,
   SRX2_3,
}SRX2_2_SRX2_3_E;

typedef enum
{
   SRX1_1,
   SRX1_4,
}SRX1_1_SRX1_4_E;

typedef enum
{
   TTG_RX,
   TTG_TX,
}TTG_RX_TTG_TX_E;

//*** CW1_INFO_T *** 

typedef struct
{
   TOP_RAT_E top_rat;
   TOP_MODE_E top_mode;
   TOP_RXFSM_E top_rxfsm;
   TOP_TRX_E top_trx;
   TOP_SRX_E top_srx;
   TOP_STD_E top_std;
}CW1_INFO_T;


//*** CW45_INFO_T *** 

typedef struct
{
   kal_uint32 ttg_off_trig;
   kal_uint32 ttg_on_trig;
}CW45_INFO_T;


//*** CW47_INFO_T *** 

typedef struct
{
   TTG_RX_TTG_TX_E ttg_rx_ttg_tx_s;/*register value define in two_sheet*/
   TTG_RX_BAND_E ttg_rx_band;
   TTG_TX_BAND_E ttg_tx_band;
}CW47_INFO_T;


//*** CW48_INFO_T *** 

typedef struct
{
   TTG_RX_TTG_TX_E ttg_rx_ttg_tx_s;/*register value define in two_sheet*/
   TTG_RX_BAND_E ttg_rx_band;
   TTG_TX_BAND_E ttg_tx_band;
}CW48_INFO_T;


//*** CW50_INFO_T *** 

typedef struct
{
   kal_uint32 ttg_sdm_frac;
}CW50_INFO_T;


//*** CW51_INFO_T *** 

typedef struct
{
   TTG_RX_TTG_TX_E ttg_rx_ttg_tx_s;/*register value define in two_sheet*/
   kal_uint32 rg_ttg_5g_en;
   kal_uint32 rg_ttg_5g_hf_enb;
   kal_uint32 rg_ttg_hf_enb;
   kal_uint32 rg_ttg_ico_buf_supply_sel;
   kal_uint32 rg_ttg_sdm_int;
   kal_uint32 ttg_sdm_frac_2;
   TTG_RX_BAND_E ttg_rx_band;
   TTG_TX_BAND_E ttg_tx_band;
}CW51_INFO_T;


//*** CW126_INFO_T *** 

typedef struct
{
   kal_uint32 srx2_afc_2scomp;
}CW126_INFO_T;


//*** CW127_INFO_T *** 

typedef struct
{
   kal_uint32 srx1_afc_2scomp;
}CW127_INFO_T;


//*** CW128_INFO_T *** 

typedef struct
{
   SRX1_1_SRX1_4_E srx1_1_srx1_4_s;/*register value define in two_sheet*/
   kal_uint32 srx1_band;
   SRX1_4_BAND_E srx1_4_band;
   SRX1_1_BAND_E srx1_1_band;
}CW128_INFO_T;


//*** CW129_INFO_T *** 

typedef struct
{
   SRX2_2_SRX2_3_E srx2_2_srx2_3_s;/*register value define in two_sheet*/
   kal_uint32 srx2_band;
   SRX2_2_BAND_E srx2_2_band;
   SRX2_3_BAND_E srx2_3_band;
}CW129_INFO_T;


//*** CW130_INFO_T *** 

typedef struct
{
   kal_uint32 srx1_nfrac1;
   kal_uint32 srx1_nint;
}CW130_INFO_T;


//*** CW131_INFO_T *** 

typedef struct
{
   SRX1_1_SRX1_4_E srx1_1_srx1_4_s;/*register value define in two_sheet*/
   kal_uint32 srx1_nfrac0;
   SRX1_4_BAND_E srx1_4_band;
   SRX1_1_BAND_E srx1_1_band;
}CW131_INFO_T;


//*** CW132_INFO_T *** 

typedef struct
{
   kal_uint32 srx2_nfrac1;
   kal_uint32 srx2_nint;
}CW132_INFO_T;


//*** CW133_INFO_T *** 

typedef struct
{
   SRX2_2_SRX2_3_E srx2_2_srx2_3_s;/*register value define in two_sheet*/
   kal_uint32 srx2_nfrac0;
   SRX2_2_BAND_E srx2_2_band;
   SRX2_3_BAND_E srx2_3_band;
}CW133_INFO_T;


//*** CW134_INFO_T *** 

typedef struct
{
   SRX1_1_SRX1_4_E srx1_1_srx1_4_s;/*register value define in two_sheet*/
   kal_uint32 srx1_nfrac_offset1;
   kal_uint32 srx1_nint_offset;
   kal_uint32 srx1_n_offset_sign;
   kal_uint32 srx1_vco_sub_offset_sign;
   SRX1_4_BAND_E srx1_4_band;
   SRX1_1_BAND_E srx1_1_band;
}CW134_INFO_T;


//*** CW135_INFO_T *** 

typedef struct
{
   kal_uint32 srx1_nfrac_offset0;
}CW135_INFO_T;


//*** CW136_INFO_T *** 

typedef struct
{
   SRX2_2_SRX2_3_E srx2_2_srx2_3_s;/*register value define in two_sheet*/
   kal_uint32 srx2_nfrac_offset1;
   kal_uint32 srx2_nint_offset;
   kal_uint32 srx2_n_offset_sign;
   kal_uint32 srx2_vco_sub_offset_sign;
   SRX2_2_BAND_E srx2_2_band;
   SRX2_3_BAND_E srx2_3_band;
}CW136_INFO_T;


//*** CW137_INFO_T *** 

typedef struct
{
   kal_uint32 srx2_nfrac_offset0;
}CW137_INFO_T;


//*** CW179_INFO_T *** 

typedef struct
{
   SRX1_1_SRX1_4_E srx1_1_srx1_4_s;/*register value define in two_sheet*/
   SRX1_4_BAND_E srx1_4_band;
   SRX1_1_BAND_E srx1_1_band;
}CW179_INFO_T;


//*** CW181_INFO_T *** 

typedef struct
{
   SRX1_1_SRX1_4_E srx1_1_srx1_4_s;/*register value define in two_sheet*/
   SRX1_4_BAND_E srx1_4_band;
   SRX1_1_BAND_E srx1_1_band;
}CW181_INFO_T;


//*** CW183_INFO_T *** 

typedef struct
{
   SRX1_1_SRX1_4_E srx1_1_srx1_4_s;/*register value define in two_sheet*/
   SRX1_4_BAND_E srx1_4_band;
   SRX1_1_BAND_E srx1_1_band;
}CW183_INFO_T;


//*** CW279_INFO_T *** 

typedef struct
{
   SRX2_2_SRX2_3_E srx2_2_srx2_3_s;/*register value define in two_sheet*/
   SRX2_2_BAND_E srx2_2_band;
   SRX2_3_BAND_E srx2_3_band;
}CW279_INFO_T;


//*** CW281_INFO_T *** 

typedef struct
{
   SRX2_2_SRX2_3_E srx2_2_srx2_3_s;/*register value define in two_sheet*/
   SRX2_2_BAND_E srx2_2_band;
   SRX2_3_BAND_E srx2_3_band;
}CW281_INFO_T;


//*** CW283_INFO_T *** 

typedef struct
{
   SRX2_2_SRX2_3_E srx2_2_srx2_3_s;/*register value define in two_sheet*/
   SRX2_2_BAND_E srx2_2_band;
   SRX2_3_BAND_E srx2_3_band;
}CW283_INFO_T;


//*** CW320_INFO_T *** 

typedef struct
{
   RX1_IIP2C_E rx1_iip2c;
}CW320_INFO_T;


//*** CW322_INFO_T *** 

typedef struct
{
   RX1_SAWLESS_E rx1_sawless;
   PRX1_RG_E prx1_rg;
   PRX1_LNASEL_E prx1_lnasel;
   PRX1_MIXSEL_E prx1_mixsel;
}CW322_INFO_T;


//*** CW323_INFO_T *** 

typedef struct
{
   RX1_SAWLESS_E rx1_sawless;
   PRX1_RG_E prx1_rg;
}CW323_INFO_T;


//*** CW324_INFO_T *** 

typedef struct
{
   DRX1_MIXSEL_E drx1_mixsel;
   DRX1_LNASEL_E drx1_lnasel;
   DRX1_RG_E drx1_rg;
}CW324_INFO_T;


//*** CW325_INFO_T *** 

typedef struct
{
   DRX1_RG_E drx1_rg;
}CW325_INFO_T;


//*** CW326_INFO_T *** 

typedef struct
{
   RX1_BW_E rx1_bw;
   RX1_GSYNC_E rx1_gsync;
}CW326_INFO_T;


//*** CW327_INFO_T *** 

typedef struct
{
   RX2_IIP2C_E rx2_iip2c;
}CW327_INFO_T;


//*** CW329_INFO_T *** 

typedef struct
{
   PRX2_RG_E prx2_rg;
   PRX2_LNASEL_E prx2_lnasel;
   PRX2_MIXSEL_E prx2_mixsel;
}CW329_INFO_T;


//*** CW330_INFO_T *** 

typedef struct
{
   PRX2_RG_E prx2_rg;
}CW330_INFO_T;


//*** CW331_INFO_T *** 

typedef struct
{
   DRX2_LNASEL_E drx2_lnasel;
   DRX2_RG_E drx2_rg;
   DRX2_MIXSEL_E drx2_mixsel;
}CW331_INFO_T;


//*** CW332_INFO_T *** 

typedef struct
{
   DRX2_RG_E drx2_rg;
}CW332_INFO_T;


//*** CW333_INFO_T *** 

typedef struct
{
   RX2_GSYNC_E rx2_gsync;
   RX2_BW_E rx2_bw;
}CW333_INFO_T;


//*** CW334_INFO_T *** 

typedef struct
{
   RX1_GAIN_E rx1_gain;
}CW334_INFO_T;


//*** CW335_INFO_T *** 

typedef struct
{
   kal_uint32 rxif1_dc_est_i;
   kal_uint32 rxif1_dc_est_q;
}CW335_INFO_T;


//*** CW336_INFO_T *** 

typedef struct
{
   RX1_GAIN_E rx1_gain;
}CW336_INFO_T;


//*** CW337_INFO_T *** 

typedef struct
{
   kal_uint32 rxdif1_dc_est_i;
   kal_uint32 rxdif1_dc_est_q;
}CW337_INFO_T;


//*** CW338_INFO_T *** 

typedef struct
{
   kal_uint32 rxrxd_gain_latch_path1;
   kal_uint32 rxrxd_gain_latch_path2;
}CW338_INFO_T;


//*** CW339_INFO_T *** 

typedef struct
{
   kal_uint32 rxd_path1_gain_delay;
   kal_uint32 rx_path1_gain_delay;
}CW339_INFO_T;


//*** CW340_INFO_T *** 

typedef struct
{
   RX2_GAIN_E rx2_gain;
}CW340_INFO_T;


//*** CW341_INFO_T *** 

typedef struct
{
   kal_uint32 rxif2_dc_est_i;
   kal_uint32 rxif2_dc_est_q;
}CW341_INFO_T;


//*** CW342_INFO_T *** 

typedef struct
{
   RX2_GAIN_E rx2_gain;
}CW342_INFO_T;


//*** CW343_INFO_T *** 

typedef struct
{
   kal_uint32 rxdif2_dc_est_i;
   kal_uint32 rxdif2_dc_est_q;
}CW343_INFO_T;


//*** CW345_INFO_T *** 

typedef struct
{
   kal_uint32 rxd_path2_gain_delay;
   kal_uint32 rx_path2_gain_delay;
}CW345_INFO_T;


//*** CW348_INFO_T *** 

typedef struct
{
   RX1_OBBFLAG_E rx1_obbflag;
}CW348_INFO_T;


//*** CW349_INFO_T *** 

typedef struct
{
   kal_uint32 rg_rxd_bias_mixer1_iip2c_i;
   kal_uint32 rg_rxd_bias_mixer1_iip2c_q;
}CW349_INFO_T;


//*** CW350_INFO_T *** 

typedef struct
{
   kal_uint32 rg_rxd_bias_mixer2_iip2c_i;
   kal_uint32 rg_rxd_bias_mixer2_iip2c_q;
}CW350_INFO_T;


//*** CW370_INFO_T *** 

typedef struct
{
   PRX1_LNAMSEL_E prx1_lnamsel;
   LNA_MANUAL_E lna_manual;
}CW370_INFO_T;


//*** CW371_INFO_T *** 

typedef struct
{
   PRX2_LNAMSEL_E prx2_lnamsel;
}CW371_INFO_T;


//*** CW373_INFO_T *** 

typedef struct
{
   DRX1_LNAMSEL_E drx1_lnamsel;
}CW373_INFO_T;


//*** CW374_INFO_T *** 

typedef struct
{
   DRX2_LNAMSEL_E drx2_lnamsel;
}CW374_INFO_T;


//*** CW399_INFO_T *** 

typedef struct
{
   PRX1_RG_E prx1_rg;
   DRX1_RG_E drx1_rg;
}CW399_INFO_T;


//*** CW400_INFO_T *** 

typedef struct
{
   PRX2_RG_E prx2_rg;
   DRX2_RG_E drx2_rg;
}CW400_INFO_T;


//*** CW413_INFO_T *** 

typedef struct
{
   RX1_PM_E rx1_pm;
}CW413_INFO_T;


//*** CW414_INFO_T *** 

typedef struct
{
   RX1_PM_E rx1_pm;
}CW414_INFO_T;


//*** CW415_INFO_T *** 

typedef struct
{
   RX2_PM_E rx2_pm;
}CW415_INFO_T;


//*** CW416_INFO_T *** 

typedef struct
{
   RX2_PM_E rx2_pm;
}CW416_INFO_T;


//*** CW448_INFO_T *** 

typedef struct
{
   RX1_PM_E rx1_pm;
}CW448_INFO_T;


//*** CW452_INFO_T *** 

typedef struct
{
   RX2_PM_E rx2_pm;
}CW452_INFO_T;


//*** CW456_INFO_T *** 

typedef struct
{
   RX1_PM_E rx1_pm;
}CW456_INFO_T;


//*** CW460_INFO_T *** 

typedef struct
{
   RX2_PM_E rx2_pm;
}CW460_INFO_T;


//*** CW473_INFO_T *** 

typedef struct
{
   kal_uint32 rg_rx_bias_mixer1_iip2c_i;
   kal_uint32 rg_rx_bias_mixer1_iip2c_q;
}CW473_INFO_T;


//*** CW482_INFO_T *** 

typedef struct
{
   kal_uint32 rg_rx_bias_mixer2_iip2c_i;
   kal_uint32 rg_rx_bias_mixer2_iip2c_q;
}CW482_INFO_T;


//*** CW490_INFO_T *** 

typedef struct
{
   kal_uint32 rx1_lo_qdl_uhmbq_en;
}CW490_INFO_T;


//*** CW495_INFO_T *** 

typedef struct
{
   RX1_LO_E rx1_lo;
}CW495_INFO_T;


//*** CW499_INFO_T *** 

typedef struct
{
   RX2_LO_E rx2_lo;
}CW499_INFO_T;


//*** CW500_INFO_T *** 

typedef struct
{
   RXT_IIP2C_E rxt_iip2c;
}CW500_INFO_T;


//*** CW502_INFO_T *** 

typedef struct
{
   PRXT_GROUPSEL_E prxt_groupsel;
   PRXT_RG_E prxt_rg;
   PRXT_LNASEL_E prxt_lnasel;
}CW502_INFO_T;


//*** CW503_INFO_T *** 

typedef struct
{
   PRXT_RG_E prxt_rg;
   RXT_GSYNC_E rxt_gsync;
}CW503_INFO_T;


//*** CW504_INFO_T *** 

typedef struct
{
   DRXT_LNASEL_E drxt_lnasel;
   DRXT_GROUPSEL_E drxt_groupsel;
   DRXT_RG_E drxt_rg;
}CW504_INFO_T;


//*** CW505_INFO_T *** 

typedef struct
{
   DRXT_RG_E drxt_rg;
}CW505_INFO_T;


//*** CW506_INFO_T *** 

typedef struct
{
   RXT_GAIN_E rxt_gain;
}CW506_INFO_T;


//*** CW508_INFO_T *** 

typedef struct
{
   RXT_GAIN_E rxt_gain;
}CW508_INFO_T;


//*** CW511_INFO_T *** 

typedef struct
{
   kal_uint32 band_stx;
   STX_BAND_E stx_band;
}CW511_INFO_T;


//*** CW521_INFO_T *** 

typedef struct
{
   STX_BAND_E stx_band;
}CW521_INFO_T;


//*** CW529_INFO_T *** 

typedef struct
{
   kal_uint32 dco_scak_codetyp;
}CW529_INFO_T;


//*** CW549_INFO_T *** 

typedef struct
{
   kal_uint32 mmd_sdm_nfrac;
   kal_uint32 mmd_sdm_nint;
}CW549_INFO_T;


//*** CW550_INFO_T *** 

typedef struct
{
   kal_uint32 mmd_sdm_nfrac_2;
}CW550_INFO_T;


//*** CW551_INFO_T *** 

typedef struct
{
   kal_uint32 mmd_sdm_nfrac1;
   kal_uint32 mmd_sdm_nint1;
}CW551_INFO_T;


//*** CW552_INFO_T *** 

typedef struct
{
   kal_uint32 dco_scak_noffset;
   kal_uint32 mmd_sdm_nfrac1_2;
}CW552_INFO_T;


//*** CW568_INFO_T *** 

typedef struct
{
   kal_uint32 dcc_delta_nc;
   kal_uint32 dcc_est_en;
}CW568_INFO_T;


//*** CW582_INFO_T *** 

typedef struct
{
   kal_uint32 mmd_sdm_noffset;
}CW582_INFO_T;


//*** CW617_INFO_T *** 

typedef struct
{
   DRX2_POFF_E drx2_poff;
   DRX1_POFF_E drx1_poff;
   PRX2_POFF_E prx2_poff;
   PRX1_POFF_E prx1_poff;
}CW617_INFO_T;


//*** CW704_INFO_T *** 

typedef struct
{
   STX_BAND_E stx_band;
}CW704_INFO_T;


//*** CW705_INFO_T *** 

typedef struct
{
   TXLPF_E txlpf;
   DET_GAIN_TABLE_E det_gain_table;
}CW705_INFO_T;


//*** CW706_INFO_T *** 

typedef struct
{
   TX_GAIN_TABLE_E tx_gain_table;
}CW706_INFO_T;


//*** CW707_INFO_T *** 

typedef struct
{
   TX_BAND_E tx_band;
   TX_PORT_E tx_port;
}CW707_INFO_T;


//*** CW708_INFO_T *** 

typedef struct
{
   TX_BAND_E tx_band;
}CW708_INFO_T;


//*** CW710_INFO_T *** 

typedef struct
{
   TXLPF_E txlpf;
   TX_LPF_GAIN_E tx_lpf_gain;
}CW710_INFO_T;


//*** CW711_INFO_T *** 

typedef struct
{
   TX_BAND_E tx_band;
}CW711_INFO_T;


//*** CW712_INFO_T *** 

typedef struct
{
   TX_BAND_E tx_band;
}CW712_INFO_T;


//*** CW714_INFO_T *** 

typedef struct
{
   kal_uint32 tx_lo_cap_array;
   kal_uint32 tx_lo_fe_in_bias_hpm;
   kal_uint32 tx_lo_fe_in_bias_lpm;
   kal_uint32 tx_lo_ind_sw;
}CW714_INFO_T;


//*** CW786_INFO_T *** 

typedef struct
{
   TX_BAND_E tx_band;
}CW786_INFO_T;


//*** CW787_INFO_T *** 

typedef struct
{
   kal_uint32 tx_lpf_rccal_csel;
}CW787_INFO_T;


//*** CW793_INFO_T *** 

typedef struct
{
   kal_uint32 rg_tx_rcf_csel;
   TXRCF_E txrcf;
}CW793_INFO_T;


//*** CW794_INFO_T *** 

typedef struct
{
   kal_uint32 tx_bal_resa_aact;
   kal_uint32 tx_bal_resa_bact;
   kal_uint32 tx_bal_resb_aact;
   kal_uint32 tx_bal_resb_bact;
}CW794_INFO_T;


//*** CW795_INFO_T *** 

typedef struct
{
   kal_uint32 tx_bal_capa_aact;
   kal_uint32 tx_bal_capb_aact;
}CW795_INFO_T;


//*** CW796_INFO_T *** 

typedef struct
{
   kal_uint32 tx_bal_capa_bact;
   kal_uint32 tx_bal_capb_bact;
}CW796_INFO_T;


//*** CW797_INFO_T *** 

typedef struct
{
   TX_BAND_E tx_band;
}CW797_INFO_T;


//*** CW799_INFO_T *** 

typedef struct
{
   TX_BAND_E tx_band;
}CW799_INFO_T;


//*** CW802_INFO_T *** 

typedef struct
{
   TX_BAND_E tx_band;
}CW802_INFO_T;


//*** CW803_INFO_T *** 

typedef struct
{
   TX_BAND_E tx_band;
}CW803_INFO_T;


//*** CW807_INFO_T *** 

typedef struct
{
   kal_uint32 txdet_cdcoc_i1_m;
   kal_uint32 txdet_cdcoc_i2_m;
   kal_uint32 txdet_cdcoc_q1_m;
   kal_uint32 txdet_cdcoc_q2_m;
}CW807_INFO_T;


//*** CW808_INFO_T *** 

typedef struct
{
   kal_uint32 txdet_cdcoc_i3_m;
   kal_uint32 txdet_cdcoc_i4_m;
   kal_uint32 txdet_cdcoc_q3_m;
   kal_uint32 txdet_cdcoc_q4_m;
}CW808_INFO_T;


//*** CW814_INFO_T *** 

typedef struct
{
   TX_BAND_E tx_band;
}CW814_INFO_T;


//*** CW816_INFO_T *** 

typedef struct
{
   TX_BAND_E tx_band;
}CW816_INFO_T;


//*** CW818_INFO_T *** 

typedef struct
{
   TX_BAND_E tx_band;
}CW818_INFO_T;


//*** CW819_INFO_T *** 

typedef struct
{
   TX_BAND_E tx_band;
}CW819_INFO_T;

/*******************************************************************************
*                 Global Functions Prototype (Interface)                        *
******************************************************************************/

kal_uint32 MMRF_CW1_Gen(CW1_INFO_T *cw1_info);
kal_uint32 MMRF_CW45_Gen(CW45_INFO_T *cw45_info);
kal_uint32 MMRF_CW47_Gen(CW47_INFO_T *cw47_info);
kal_uint32 MMRF_CW48_Gen(CW48_INFO_T *cw48_info);
kal_uint32 MMRF_CW50_Gen(CW50_INFO_T *cw50_info);
kal_uint32 MMRF_CW51_Gen(CW51_INFO_T *cw51_info);
kal_uint32 MMRF_CW126_Gen(CW126_INFO_T *cw126_info);
kal_uint32 MMRF_CW127_Gen(CW127_INFO_T *cw127_info);
kal_uint32 MMRF_CW128_Gen(CW128_INFO_T *cw128_info);
kal_uint32 MMRF_CW129_Gen(CW129_INFO_T *cw129_info);
kal_uint32 MMRF_CW130_Gen(CW130_INFO_T *cw130_info);
kal_uint32 MMRF_CW131_Gen(CW131_INFO_T *cw131_info);
kal_uint32 MMRF_CW132_Gen(CW132_INFO_T *cw132_info);
kal_uint32 MMRF_CW133_Gen(CW133_INFO_T *cw133_info);
kal_uint32 MMRF_CW134_Gen(CW134_INFO_T *cw134_info);
kal_uint32 MMRF_CW135_Gen(CW135_INFO_T *cw135_info);
kal_uint32 MMRF_CW136_Gen(CW136_INFO_T *cw136_info);
kal_uint32 MMRF_CW137_Gen(CW137_INFO_T *cw137_info);
kal_uint32 MMRF_CW179_Gen(CW179_INFO_T *cw179_info);
kal_uint32 MMRF_CW181_Gen(CW181_INFO_T *cw181_info);
kal_uint32 MMRF_CW183_Gen(CW183_INFO_T *cw183_info);
kal_uint32 MMRF_CW279_Gen(CW279_INFO_T *cw279_info);
kal_uint32 MMRF_CW281_Gen(CW281_INFO_T *cw281_info);
kal_uint32 MMRF_CW283_Gen(CW283_INFO_T *cw283_info);
kal_uint32 MMRF_CW320_Gen(CW320_INFO_T *cw320_info);
kal_uint32 MMRF_CW322_Gen(CW322_INFO_T *cw322_info);
kal_uint32 MMRF_CW323_Gen(CW323_INFO_T *cw323_info);
kal_uint32 MMRF_CW324_Gen(CW324_INFO_T *cw324_info);
kal_uint32 MMRF_CW325_Gen(CW325_INFO_T *cw325_info);
kal_uint32 MMRF_CW326_Gen(CW326_INFO_T *cw326_info);
kal_uint32 MMRF_CW327_Gen(CW327_INFO_T *cw327_info);
kal_uint32 MMRF_CW329_Gen(CW329_INFO_T *cw329_info);
kal_uint32 MMRF_CW330_Gen(CW330_INFO_T *cw330_info);
kal_uint32 MMRF_CW331_Gen(CW331_INFO_T *cw331_info);
kal_uint32 MMRF_CW332_Gen(CW332_INFO_T *cw332_info);
kal_uint32 MMRF_CW333_Gen(CW333_INFO_T *cw333_info);
kal_uint32 MMRF_CW334_Gen(CW334_INFO_T *cw334_info);
kal_uint32 MMRF_CW335_Gen(CW335_INFO_T *cw335_info);
kal_uint32 MMRF_CW336_Gen(CW336_INFO_T *cw336_info);
kal_uint32 MMRF_CW337_Gen(CW337_INFO_T *cw337_info);
kal_uint32 MMRF_CW338_Gen(CW338_INFO_T *cw338_info);
kal_uint32 MMRF_CW339_Gen(CW339_INFO_T *cw339_info);
kal_uint32 MMRF_CW340_Gen(CW340_INFO_T *cw340_info);
kal_uint32 MMRF_CW341_Gen(CW341_INFO_T *cw341_info);
kal_uint32 MMRF_CW342_Gen(CW342_INFO_T *cw342_info);
kal_uint32 MMRF_CW343_Gen(CW343_INFO_T *cw343_info);
kal_uint32 MMRF_CW345_Gen(CW345_INFO_T *cw345_info);
kal_uint32 MMRF_CW348_Gen(CW348_INFO_T *cw348_info);
kal_uint32 MMRF_CW349_Gen(CW349_INFO_T *cw349_info);
kal_uint32 MMRF_CW350_Gen(CW350_INFO_T *cw350_info);
kal_uint32 MMRF_CW370_Gen(CW370_INFO_T *cw370_info);
kal_uint32 MMRF_CW371_Gen(CW371_INFO_T *cw371_info);
kal_uint32 MMRF_CW373_Gen(CW373_INFO_T *cw373_info);
kal_uint32 MMRF_CW374_Gen(CW374_INFO_T *cw374_info);
kal_uint32 MMRF_CW399_Gen(CW399_INFO_T *cw399_info);
kal_uint32 MMRF_CW400_Gen(CW400_INFO_T *cw400_info);
kal_uint32 MMRF_CW413_Gen(CW413_INFO_T *cw413_info);
kal_uint32 MMRF_CW414_Gen(CW414_INFO_T *cw414_info);
kal_uint32 MMRF_CW415_Gen(CW415_INFO_T *cw415_info);
kal_uint32 MMRF_CW416_Gen(CW416_INFO_T *cw416_info);
kal_uint32 MMRF_CW448_Gen(CW448_INFO_T *cw448_info);
kal_uint32 MMRF_CW452_Gen(CW452_INFO_T *cw452_info);
kal_uint32 MMRF_CW456_Gen(CW456_INFO_T *cw456_info);
kal_uint32 MMRF_CW460_Gen(CW460_INFO_T *cw460_info);
kal_uint32 MMRF_CW473_Gen(CW473_INFO_T *cw473_info);
kal_uint32 MMRF_CW482_Gen(CW482_INFO_T *cw482_info);
kal_uint32 MMRF_CW490_Gen(CW490_INFO_T *cw490_info);
kal_uint32 MMRF_CW495_Gen(CW495_INFO_T *cw495_info);
kal_uint32 MMRF_CW499_Gen(CW499_INFO_T *cw499_info);
kal_uint32 MMRF_CW500_Gen(CW500_INFO_T *cw500_info);
kal_uint32 MMRF_CW502_Gen(CW502_INFO_T *cw502_info);
kal_uint32 MMRF_CW503_Gen(CW503_INFO_T *cw503_info);
kal_uint32 MMRF_CW504_Gen(CW504_INFO_T *cw504_info);
kal_uint32 MMRF_CW505_Gen(CW505_INFO_T *cw505_info);
kal_uint32 MMRF_CW506_Gen(CW506_INFO_T *cw506_info);
kal_uint32 MMRF_CW508_Gen(CW508_INFO_T *cw508_info);
kal_uint32 MMRF_CW511_Gen(CW511_INFO_T *cw511_info);
kal_uint32 MMRF_CW521_Gen(CW521_INFO_T *cw521_info);
kal_uint32 MMRF_CW529_Gen(CW529_INFO_T *cw529_info);
kal_uint32 MMRF_CW549_Gen(CW549_INFO_T *cw549_info);
kal_uint32 MMRF_CW550_Gen(CW550_INFO_T *cw550_info);
kal_uint32 MMRF_CW551_Gen(CW551_INFO_T *cw551_info);
kal_uint32 MMRF_CW552_Gen(CW552_INFO_T *cw552_info);
kal_uint32 MMRF_CW568_Gen(CW568_INFO_T *cw568_info);
kal_uint32 MMRF_CW582_Gen(CW582_INFO_T *cw582_info);
kal_uint32 MMRF_CW617_Gen(CW617_INFO_T *cw617_info);
kal_uint32 MMRF_CW704_Gen(CW704_INFO_T *cw704_info);
kal_uint32 MMRF_CW705_Gen(CW705_INFO_T *cw705_info);
kal_uint32 MMRF_CW706_Gen(CW706_INFO_T *cw706_info);
kal_uint32 MMRF_CW707_Gen(CW707_INFO_T *cw707_info);
kal_uint32 MMRF_CW708_Gen(CW708_INFO_T *cw708_info);
kal_uint32 MMRF_CW710_Gen(CW710_INFO_T *cw710_info);
kal_uint32 MMRF_CW711_Gen(CW711_INFO_T *cw711_info);
kal_uint32 MMRF_CW712_Gen(CW712_INFO_T *cw712_info);
kal_uint32 MMRF_CW714_Gen(CW714_INFO_T *cw714_info);
kal_uint32 MMRF_CW786_Gen(CW786_INFO_T *cw786_info);
kal_uint32 MMRF_CW787_Gen(CW787_INFO_T *cw787_info);
kal_uint32 MMRF_CW793_Gen(CW793_INFO_T *cw793_info);
kal_uint32 MMRF_CW794_Gen(CW794_INFO_T *cw794_info);
kal_uint32 MMRF_CW795_Gen(CW795_INFO_T *cw795_info);
kal_uint32 MMRF_CW796_Gen(CW796_INFO_T *cw796_info);
kal_uint32 MMRF_CW797_Gen(CW797_INFO_T *cw797_info);
kal_uint32 MMRF_CW799_Gen(CW799_INFO_T *cw799_info);
kal_uint32 MMRF_CW802_Gen(CW802_INFO_T *cw802_info);
kal_uint32 MMRF_CW803_Gen(CW803_INFO_T *cw803_info);
kal_uint32 MMRF_CW807_Gen(CW807_INFO_T *cw807_info);
kal_uint32 MMRF_CW808_Gen(CW808_INFO_T *cw808_info);
kal_uint32 MMRF_CW814_Gen(CW814_INFO_T *cw814_info);
kal_uint32 MMRF_CW816_Gen(CW816_INFO_T *cw816_info);
kal_uint32 MMRF_CW818_Gen(CW818_INFO_T *cw818_info);
kal_uint32 MMRF_CW819_Gen(CW819_INFO_T *cw819_info);

extern void MMRF_CW_Gen_MT6177L_Replace();

#endif /*__MML1_RF_CWREG_GEN_MT6177L_H__*/
