#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x11ee04220 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11ee04420 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x11ee1b3e0_0 .net "active", 0 0, v0x11ee19940_0;  1 drivers
v0x11ee1b470_0 .var "clk", 0 0;
v0x11ee1b500_0 .var "clk_enable", 0 0;
v0x11ee1b590_0 .net "data_address", 31 0, L_0x11ee1eac0;  1 drivers
v0x11ee1b620_0 .net "data_read", 0 0, v0x11ee1a400_0;  1 drivers
v0x11ee1b6f0_0 .var "data_readdata", 31 0;
v0x11ee1b780_0 .net "data_write", 0 0, v0x11ee1a530_0;  1 drivers
v0x11ee1b830_0 .net "data_writedata", 31 0, v0x11ee1a5d0_0;  1 drivers
v0x11ee1b8e0_0 .net "instr_address", 31 0, L_0x11ee1fc90;  1 drivers
v0x11ee1ba10_0 .var "instr_readdata", 31 0;
v0x11ee1baa0_0 .net "register_v0", 31 0, L_0x11ee1e530;  1 drivers
v0x11ee1bb70_0 .var "reset", 0 0;
S_0x11ee049e0 .scope module, "dut" "mips_cpu_harvard" 3 59, 4 1 0, S_0x11ee04420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x11ee1df20 .functor BUFZ 1, L_0x11ee1d320, C4<0>, C4<0>, C4<0>;
L_0x11ee1e680 .functor BUFZ 32, L_0x11ee1e190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11ee1eac0 .functor BUFZ 32, v0x11ee152f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11ee1f2c0 .functor OR 1, L_0x11ee1ef60, L_0x11ee1f1e0, C4<0>, C4<0>;
L_0x11ee1fab0 .functor OR 1, L_0x11ee1f840, L_0x11ee1f660, C4<0>, C4<0>;
L_0x11ee1fba0 .functor AND 1, L_0x11ee1f520, L_0x11ee1fab0, C4<1>, C4<1>;
L_0x11ee1fc90 .functor BUFZ 32, v0x11ee16fe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x110040208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ee18720_0 .net/2u *"_ivl_20", 15 0, L_0x110040208;  1 drivers
v0x11ee187b0_0 .net *"_ivl_23", 15 0, L_0x11ee1e730;  1 drivers
L_0x110040298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x11ee18840_0 .net/2u *"_ivl_30", 31 0, L_0x110040298;  1 drivers
v0x11ee188d0_0 .net *"_ivl_34", 31 0, L_0x11ee1ee10;  1 drivers
L_0x1100402e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ee18960_0 .net *"_ivl_37", 25 0, L_0x1100402e0;  1 drivers
L_0x110040328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x11ee18a10_0 .net/2u *"_ivl_38", 31 0, L_0x110040328;  1 drivers
v0x11ee18ac0_0 .net *"_ivl_40", 0 0, L_0x11ee1ef60;  1 drivers
v0x11ee18b60_0 .net *"_ivl_42", 31 0, L_0x11ee1f040;  1 drivers
L_0x110040370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ee18c10_0 .net *"_ivl_45", 25 0, L_0x110040370;  1 drivers
L_0x1100403b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x11ee18d20_0 .net/2u *"_ivl_46", 31 0, L_0x1100403b8;  1 drivers
v0x11ee18dd0_0 .net *"_ivl_48", 0 0, L_0x11ee1f1e0;  1 drivers
v0x11ee18e70_0 .net *"_ivl_52", 31 0, L_0x11ee1f3b0;  1 drivers
L_0x110040400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ee18f20_0 .net *"_ivl_55", 25 0, L_0x110040400;  1 drivers
L_0x110040448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ee18fd0_0 .net/2u *"_ivl_56", 31 0, L_0x110040448;  1 drivers
v0x11ee19080_0 .net *"_ivl_58", 0 0, L_0x11ee1f520;  1 drivers
v0x11ee19120_0 .net *"_ivl_60", 31 0, L_0x11ee1f5c0;  1 drivers
L_0x110040490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ee191d0_0 .net *"_ivl_63", 25 0, L_0x110040490;  1 drivers
L_0x1100404d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x11ee19360_0 .net/2u *"_ivl_64", 31 0, L_0x1100404d8;  1 drivers
v0x11ee193f0_0 .net *"_ivl_66", 0 0, L_0x11ee1f840;  1 drivers
v0x11ee19490_0 .net *"_ivl_68", 31 0, L_0x11ee1f8e0;  1 drivers
v0x11ee19540_0 .net *"_ivl_7", 4 0, L_0x11ee1db20;  1 drivers
L_0x110040520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ee195f0_0 .net *"_ivl_71", 25 0, L_0x110040520;  1 drivers
L_0x110040568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x11ee196a0_0 .net/2u *"_ivl_72", 31 0, L_0x110040568;  1 drivers
v0x11ee19750_0 .net *"_ivl_74", 0 0, L_0x11ee1f660;  1 drivers
v0x11ee197f0_0 .net *"_ivl_77", 0 0, L_0x11ee1fab0;  1 drivers
v0x11ee19890_0 .net *"_ivl_9", 4 0, L_0x11ee1dbc0;  1 drivers
v0x11ee19940_0 .var "active", 0 0;
v0x11ee199e0_0 .net "alu_control_out", 3 0, v0x11ee15740_0;  1 drivers
v0x11ee19ac0_0 .net "alu_fcode", 5 0, L_0x11ee1e5a0;  1 drivers
v0x11ee19b50_0 .net "alu_op", 1 0, L_0x11ee1d740;  1 drivers
v0x11ee19be0_0 .net "alu_op1", 31 0, L_0x11ee1e680;  1 drivers
v0x11ee19c70_0 .net "alu_op2", 31 0, L_0x11ee1e9c0;  1 drivers
v0x11ee19d00_0 .net "alu_out", 31 0, v0x11ee152f0_0;  1 drivers
v0x11ee19280_0 .net "alu_src", 0 0, L_0x11ee1d140;  1 drivers
v0x11ee19f90_0 .net "alu_z_flag", 0 0, L_0x11ee1ebf0;  1 drivers
v0x11ee1a020_0 .net "branch", 0 0, L_0x11ee1d5a0;  1 drivers
v0x11ee1a0d0_0 .net "clk", 0 0, v0x11ee1b470_0;  1 drivers
v0x11ee1a1a0_0 .net "clk_enable", 0 0, v0x11ee1b500_0;  1 drivers
v0x11ee1a230_0 .net "curr_addr", 31 0, v0x11ee16fe0_0;  1 drivers
v0x11ee1a2e0_0 .net "curr_addr_p4", 31 0, L_0x11ee1ed10;  1 drivers
v0x11ee1a370_0 .net "data_address", 31 0, L_0x11ee1eac0;  alias, 1 drivers
v0x11ee1a400_0 .var "data_read", 0 0;
v0x11ee1a490_0 .net "data_readdata", 31 0, v0x11ee1b6f0_0;  1 drivers
v0x11ee1a530_0 .var "data_write", 0 0;
v0x11ee1a5d0_0 .var "data_writedata", 31 0;
v0x11ee1a680_0 .net "instr_address", 31 0, L_0x11ee1fc90;  alias, 1 drivers
v0x11ee1a730_0 .net "instr_opcode", 5 0, L_0x11ee1c930;  1 drivers
v0x11ee1a7f0_0 .net "instr_readdata", 31 0, v0x11ee1ba10_0;  1 drivers
v0x11ee1a890_0 .net "j_type", 0 0, L_0x11ee1f2c0;  1 drivers
v0x11ee1a930_0 .net "jr_type", 0 0, L_0x11ee1fba0;  1 drivers
v0x11ee1a9d0_0 .net "mem_read", 0 0, L_0x11ee1d450;  1 drivers
v0x11ee1aa80_0 .net "mem_to_reg", 0 0, L_0x11ee1d270;  1 drivers
v0x11ee1ab30_0 .net "mem_write", 0 0, L_0x11ee1d4f0;  1 drivers
v0x11ee1abe0_0 .var "next_instr_addr", 31 0;
v0x11ee1ac90_0 .net "offset", 31 0, L_0x11ee1e920;  1 drivers
v0x11ee1ad20_0 .net "reg_a_read_data", 31 0, L_0x11ee1e190;  1 drivers
v0x11ee1add0_0 .net "reg_a_read_index", 4 0, L_0x11ee1d920;  1 drivers
v0x11ee1ae80_0 .net "reg_b_read_data", 31 0, L_0x11ee1e440;  1 drivers
v0x11ee1af30_0 .net "reg_b_read_index", 4 0, L_0x11ee1d9c0;  1 drivers
v0x11ee1afe0_0 .net "reg_dst", 0 0, L_0x11ee1d050;  1 drivers
v0x11ee1b090_0 .net "reg_write", 0 0, L_0x11ee1d320;  1 drivers
v0x11ee1b140_0 .net "reg_write_data", 31 0, L_0x11ee1dd80;  1 drivers
v0x11ee1b1f0_0 .net "reg_write_enable", 0 0, L_0x11ee1df20;  1 drivers
v0x11ee1b2a0_0 .net "reg_write_index", 4 0, L_0x11ee1dc60;  1 drivers
v0x11ee1b350_0 .net "register_v0", 31 0, L_0x11ee1e530;  alias, 1 drivers
v0x11ee19db0_0 .net "reset", 0 0, v0x11ee1bb70_0;  1 drivers
E_0x11ee043d0/0 .event edge, v0x11ee164d0_0, v0x11ee153e0_0, v0x11ee1a2e0_0, v0x11ee1ac90_0;
E_0x11ee043d0/1 .event edge, v0x11ee1a890_0, v0x11ee1a7f0_0, v0x11ee1a930_0, v0x11ee17b20_0;
E_0x11ee043d0 .event/or E_0x11ee043d0/0, E_0x11ee043d0/1;
L_0x11ee1c930 .part v0x11ee1ba10_0, 26, 6;
L_0x11ee1d920 .part v0x11ee1ba10_0, 21, 5;
L_0x11ee1d9c0 .part v0x11ee1ba10_0, 16, 5;
L_0x11ee1db20 .part v0x11ee1ba10_0, 11, 5;
L_0x11ee1dbc0 .part v0x11ee1ba10_0, 16, 5;
L_0x11ee1dc60 .functor MUXZ 5, L_0x11ee1dbc0, L_0x11ee1db20, L_0x11ee1d050, C4<>;
L_0x11ee1dd80 .functor MUXZ 32, v0x11ee152f0_0, v0x11ee1b6f0_0, L_0x11ee1d270, C4<>;
L_0x11ee1e5a0 .part v0x11ee1ba10_0, 0, 6;
L_0x11ee1e730 .part v0x11ee1ba10_0, 0, 16;
L_0x11ee1e920 .concat [ 16 16 0 0], L_0x11ee1e730, L_0x110040208;
L_0x11ee1e9c0 .functor MUXZ 32, L_0x11ee1e440, L_0x11ee1e920, L_0x11ee1d140, C4<>;
L_0x11ee1ed10 .arith/sum 32, v0x11ee16fe0_0, L_0x110040298;
L_0x11ee1ee10 .concat [ 6 26 0 0], L_0x11ee1c930, L_0x1100402e0;
L_0x11ee1ef60 .cmp/eq 32, L_0x11ee1ee10, L_0x110040328;
L_0x11ee1f040 .concat [ 6 26 0 0], L_0x11ee1c930, L_0x110040370;
L_0x11ee1f1e0 .cmp/eq 32, L_0x11ee1f040, L_0x1100403b8;
L_0x11ee1f3b0 .concat [ 6 26 0 0], L_0x11ee1c930, L_0x110040400;
L_0x11ee1f520 .cmp/eq 32, L_0x11ee1f3b0, L_0x110040448;
L_0x11ee1f5c0 .concat [ 6 26 0 0], L_0x11ee1e5a0, L_0x110040490;
L_0x11ee1f840 .cmp/eq 32, L_0x11ee1f5c0, L_0x1100404d8;
L_0x11ee1f8e0 .concat [ 6 26 0 0], L_0x11ee1e5a0, L_0x110040520;
L_0x11ee1f660 .cmp/eq 32, L_0x11ee1f8e0, L_0x110040568;
S_0x11ee04d60 .scope module, "cpu_alu" "alu" 4 114, 5 1 0, S_0x11ee049e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x110040250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ee05010_0 .net/2u *"_ivl_0", 31 0, L_0x110040250;  1 drivers
v0x11ee150d0_0 .net "control", 3 0, v0x11ee15740_0;  alias, 1 drivers
v0x11ee15180_0 .net "op1", 31 0, L_0x11ee1e680;  alias, 1 drivers
v0x11ee15240_0 .net "op2", 31 0, L_0x11ee1e9c0;  alias, 1 drivers
v0x11ee152f0_0 .var "result", 31 0;
v0x11ee153e0_0 .net "z_flag", 0 0, L_0x11ee1ebf0;  alias, 1 drivers
E_0x11ee04fd0 .event edge, v0x11ee15240_0, v0x11ee15180_0, v0x11ee150d0_0;
L_0x11ee1ebf0 .cmp/eq 32, v0x11ee152f0_0, L_0x110040250;
S_0x11ee15500 .scope module, "cpu_alu_control" "alu_control" 4 99, 6 1 0, S_0x11ee049e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x11ee15740_0 .var "alu_control_out", 3 0;
v0x11ee15800_0 .net "alu_fcode", 5 0, L_0x11ee1e5a0;  alias, 1 drivers
v0x11ee158a0_0 .net "alu_opcode", 1 0, L_0x11ee1d740;  alias, 1 drivers
E_0x11ee15710 .event edge, v0x11ee158a0_0, v0x11ee15800_0;
S_0x11ee159b0 .scope module, "cpu_control" "control" 4 42, 7 1 0, S_0x11ee049e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x11ee1d050 .functor BUFZ 1, L_0x11ee1cb80, C4<0>, C4<0>, C4<0>;
L_0x11ee1d140 .functor OR 1, L_0x11ee1cca0, L_0x11ee1ce00, C4<0>, C4<0>;
L_0x11ee1d270 .functor BUFZ 1, L_0x11ee1cca0, C4<0>, C4<0>, C4<0>;
L_0x11ee1d320 .functor BUFZ 1, L_0x11ee1cca0, C4<0>, C4<0>, C4<0>;
L_0x11ee1d450 .functor BUFZ 1, L_0x11ee1cca0, C4<0>, C4<0>, C4<0>;
L_0x11ee1d4f0 .functor BUFZ 1, L_0x11ee1ce00, C4<0>, C4<0>, C4<0>;
L_0x11ee1d5a0 .functor BUFZ 1, L_0x11ee1cf40, C4<0>, C4<0>, C4<0>;
L_0x11ee1d6d0 .functor BUFZ 1, L_0x11ee1cb80, C4<0>, C4<0>, C4<0>;
L_0x11ee1d820 .functor BUFZ 1, L_0x11ee1cf40, C4<0>, C4<0>, C4<0>;
v0x11ee15cb0_0 .net *"_ivl_0", 31 0, L_0x11ee1ca50;  1 drivers
L_0x1100400e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x11ee15d60_0 .net/2u *"_ivl_12", 5 0, L_0x1100400e8;  1 drivers
L_0x110040130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x11ee15e10_0 .net/2u *"_ivl_16", 5 0, L_0x110040130;  1 drivers
L_0x110040010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ee15ed0_0 .net *"_ivl_3", 25 0, L_0x110040010;  1 drivers
v0x11ee15f80_0 .net *"_ivl_37", 0 0, L_0x11ee1d6d0;  1 drivers
L_0x110040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ee16070_0 .net/2u *"_ivl_4", 31 0, L_0x110040058;  1 drivers
v0x11ee16120_0 .net *"_ivl_42", 0 0, L_0x11ee1d820;  1 drivers
L_0x1100400a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x11ee161d0_0 .net/2u *"_ivl_8", 5 0, L_0x1100400a0;  1 drivers
v0x11ee16280_0 .net "alu_op", 1 0, L_0x11ee1d740;  alias, 1 drivers
v0x11ee163b0_0 .net "alu_src", 0 0, L_0x11ee1d140;  alias, 1 drivers
v0x11ee16440_0 .net "beq", 0 0, L_0x11ee1cf40;  1 drivers
v0x11ee164d0_0 .net "branch", 0 0, L_0x11ee1d5a0;  alias, 1 drivers
v0x11ee16560_0 .net "instr_opcode", 5 0, L_0x11ee1c930;  alias, 1 drivers
v0x11ee165f0_0 .var "jump", 0 0;
v0x11ee16680_0 .net "lw", 0 0, L_0x11ee1cca0;  1 drivers
v0x11ee16720_0 .net "mem_read", 0 0, L_0x11ee1d450;  alias, 1 drivers
v0x11ee167c0_0 .net "mem_to_reg", 0 0, L_0x11ee1d270;  alias, 1 drivers
v0x11ee16960_0 .net "mem_write", 0 0, L_0x11ee1d4f0;  alias, 1 drivers
v0x11ee16a00_0 .net "r_format", 0 0, L_0x11ee1cb80;  1 drivers
v0x11ee16aa0_0 .net "reg_dst", 0 0, L_0x11ee1d050;  alias, 1 drivers
v0x11ee16b40_0 .net "reg_write", 0 0, L_0x11ee1d320;  alias, 1 drivers
v0x11ee16be0_0 .net "sw", 0 0, L_0x11ee1ce00;  1 drivers
L_0x11ee1ca50 .concat [ 6 26 0 0], L_0x11ee1c930, L_0x110040010;
L_0x11ee1cb80 .cmp/eq 32, L_0x11ee1ca50, L_0x110040058;
L_0x11ee1cca0 .cmp/eq 6, L_0x11ee1c930, L_0x1100400a0;
L_0x11ee1ce00 .cmp/eq 6, L_0x11ee1c930, L_0x1100400e8;
L_0x11ee1cf40 .cmp/eq 6, L_0x11ee1c930, L_0x110040130;
L_0x11ee1d740 .concat8 [ 1 1 0 0], L_0x11ee1d820, L_0x11ee1d6d0;
S_0x11ee16d70 .scope module, "cpu_pc" "pc" 4 151, 8 1 0, S_0x11ee049e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x11ee16f30_0 .net "clk", 0 0, v0x11ee1b470_0;  alias, 1 drivers
v0x11ee16fe0_0 .var "curr_addr", 31 0;
v0x11ee17090_0 .net "next_addr", 31 0, v0x11ee1abe0_0;  1 drivers
v0x11ee17150_0 .net "reset", 0 0, v0x11ee1bb70_0;  alias, 1 drivers
E_0x11ee16ee0 .event posedge, v0x11ee16f30_0;
S_0x11ee17250 .scope module, "register" "regfile" 4 73, 9 1 0, S_0x11ee049e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x11ee1e190 .functor BUFZ 32, L_0x11ee1dfd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11ee1e440 .functor BUFZ 32, L_0x11ee1e280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11ee17f10_12 .array/port v0x11ee17f10, 12;
L_0x11ee1e530 .functor BUFZ 32, v0x11ee17f10_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11ee175c0_0 .net *"_ivl_0", 31 0, L_0x11ee1dfd0;  1 drivers
v0x11ee17660_0 .net *"_ivl_10", 6 0, L_0x11ee1e320;  1 drivers
L_0x1100401c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11ee17700_0 .net *"_ivl_13", 1 0, L_0x1100401c0;  1 drivers
v0x11ee177b0_0 .net *"_ivl_2", 6 0, L_0x11ee1e070;  1 drivers
L_0x110040178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11ee17860_0 .net *"_ivl_5", 1 0, L_0x110040178;  1 drivers
v0x11ee17950_0 .net *"_ivl_8", 31 0, L_0x11ee1e280;  1 drivers
v0x11ee17a00_0 .net "r_clk", 0 0, v0x11ee1b470_0;  alias, 1 drivers
v0x11ee17a90_0 .net "r_clk_enable", 0 0, v0x11ee1b500_0;  alias, 1 drivers
v0x11ee17b20_0 .net "read_data1", 31 0, L_0x11ee1e190;  alias, 1 drivers
v0x11ee17c50_0 .net "read_data2", 31 0, L_0x11ee1e440;  alias, 1 drivers
v0x11ee17d00_0 .net "read_reg1", 4 0, L_0x11ee1d920;  alias, 1 drivers
v0x11ee17db0_0 .net "read_reg2", 4 0, L_0x11ee1d9c0;  alias, 1 drivers
v0x11ee17e60_0 .net "register_v0", 31 0, L_0x11ee1e530;  alias, 1 drivers
v0x11ee17f10 .array "registers", 0 31, 31 0;
v0x11ee182b0_0 .net "reset", 0 0, v0x11ee1bb70_0;  alias, 1 drivers
v0x11ee18360_0 .net "write_control", 0 0, L_0x11ee1df20;  alias, 1 drivers
v0x11ee183f0_0 .net "write_data", 31 0, L_0x11ee1dd80;  alias, 1 drivers
v0x11ee18580_0 .net "write_reg", 4 0, L_0x11ee1dc60;  alias, 1 drivers
L_0x11ee1dfd0 .array/port v0x11ee17f10, L_0x11ee1e070;
L_0x11ee1e070 .concat [ 5 2 0 0], L_0x11ee1d920, L_0x110040178;
L_0x11ee1e280 .array/port v0x11ee17f10, L_0x11ee1e320;
L_0x11ee1e320 .concat [ 5 2 0 0], L_0x11ee1d9c0, L_0x1100401c0;
S_0x11ee04590 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x11ee1fe20 .functor BUFZ 32, L_0x11ee1fd80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11ee1bc30_0 .net *"_ivl_0", 31 0, L_0x11ee1fd80;  1 drivers
o0x110009ed0 .functor BUFZ 1, C4<z>; HiZ drive
v0x11ee1bcc0_0 .net "clk", 0 0, o0x110009ed0;  0 drivers
o0x110009f00 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11ee1bd60_0 .net "data_address", 31 0, o0x110009f00;  0 drivers
o0x110009f30 .functor BUFZ 1, C4<z>; HiZ drive
v0x11ee1be00_0 .net "data_read", 0 0, o0x110009f30;  0 drivers
v0x11ee1bea0_0 .net "data_readdata", 31 0, L_0x11ee1fe20;  1 drivers
o0x110009f90 .functor BUFZ 1, C4<z>; HiZ drive
v0x11ee1bf90_0 .net "data_write", 0 0, o0x110009f90;  0 drivers
o0x110009fc0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11ee1c030_0 .net "data_writedata", 31 0, o0x110009fc0;  0 drivers
v0x11ee1c0e0_0 .var/i "i", 31 0;
v0x11ee1c190 .array "ram", 0 65535, 31 0;
E_0x11ee1bc00 .event posedge, v0x11ee1bcc0_0;
L_0x11ee1fd80 .array/port v0x11ee1c190, o0x110009f00;
S_0x11ee047c0 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x11ee04930 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x11ee20050 .functor BUFZ 32, L_0x11ee1fed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11ee1c570_0 .net *"_ivl_0", 31 0, L_0x11ee1fed0;  1 drivers
v0x11ee1c630_0 .net *"_ivl_3", 29 0, L_0x11ee1ff70;  1 drivers
o0x11000a1d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11ee1c6d0_0 .net "instr_address", 31 0, o0x11000a1d0;  0 drivers
v0x11ee1c770_0 .net "instr_readdata", 31 0, L_0x11ee20050;  1 drivers
v0x11ee1c820 .array "memory1", 0 65535, 31 0;
L_0x11ee1fed0 .array/port v0x11ee1c820, L_0x11ee1ff70;
L_0x11ee1ff70 .part o0x11000a1d0, 0, 30;
S_0x11ee1c320 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x11ee047c0;
 .timescale 0 0;
v0x11ee1c4e0_0 .var/i "i", 31 0;
    .scope S_0x11ee17250;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee17f10, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x11ee17250;
T_1 ;
    %wait E_0x11ee16ee0;
    %load/vec4 v0x11ee182b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x11ee17a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x11ee18360_0;
    %load/vec4 v0x11ee18580_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x11ee183f0_0;
    %load/vec4 v0x11ee18580_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee17f10, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x11ee15500;
T_2 ;
    %wait E_0x11ee15710;
    %load/vec4 v0x11ee158a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x11ee15740_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x11ee158a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x11ee15740_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x11ee158a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x11ee15800_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x11ee15740_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x11ee15740_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11ee15740_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x11ee15740_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x11ee15740_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x11ee04d60;
T_3 ;
    %wait E_0x11ee04fd0;
    %load/vec4 v0x11ee150d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11ee152f0_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x11ee15180_0;
    %load/vec4 v0x11ee15240_0;
    %and;
    %assign/vec4 v0x11ee152f0_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x11ee15180_0;
    %load/vec4 v0x11ee15240_0;
    %or;
    %assign/vec4 v0x11ee152f0_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x11ee15180_0;
    %load/vec4 v0x11ee15240_0;
    %add;
    %assign/vec4 v0x11ee152f0_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x11ee15180_0;
    %load/vec4 v0x11ee15240_0;
    %sub;
    %assign/vec4 v0x11ee152f0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x11ee15180_0;
    %load/vec4 v0x11ee15240_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x11ee152f0_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x11ee15180_0;
    %load/vec4 v0x11ee15240_0;
    %or;
    %inv;
    %assign/vec4 v0x11ee152f0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x11ee16d70;
T_4 ;
    %wait E_0x11ee16ee0;
    %load/vec4 v0x11ee17150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x11ee16fe0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x11ee17090_0;
    %assign/vec4 v0x11ee16fe0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x11ee049e0;
T_5 ;
    %pushi/vec4 10, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11ee16ee0;
    %delay 1, 0;
    %vpi_call/w 4 26 "$display", "mem_to_reg=%b, instr_readdate=%b, reg_write_data=%b, clk_enable=%b, reg_write_index=%b, reg_write_enable=%b", v0x11ee1aa80_0, v0x11ee1a7f0_0, v0x11ee1b140_0, v0x11ee1a1a0_0, v0x11ee1b2a0_0, v0x11ee1b1f0_0 {0 0 0};
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %end;
    .thread T_5;
    .scope S_0x11ee049e0;
T_6 ;
    %wait E_0x11ee043d0;
    %load/vec4 v0x11ee1a020_0;
    %load/vec4 v0x11ee19f90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x11ee1a2e0_0;
    %load/vec4 v0x11ee1ac90_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x11ee1abe0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x11ee1a890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x11ee1a2e0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x11ee1a7f0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x11ee1abe0_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x11ee1a930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x11ee1ad20_0;
    %store/vec4 v0x11ee1abe0_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x11ee1a2e0_0;
    %store/vec4 v0x11ee1abe0_0, 0, 32;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x11ee04420;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ee1b470_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x11ee1b470_0;
    %inv;
    %store/vec4 v0x11ee1b470_0, 0, 1;
    %delay 1, 0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %end;
    .thread T_7;
    .scope S_0x11ee04420;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ee1b500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ee1bb70_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2349596672, 0, 32;
    %store/vec4 v0x11ee1ba10_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x11ee1b6f0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 629342312, 0, 32;
    %store/vec4 v0x11ee1ba10_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2885877760, 0, 32;
    %store/vec4 v0x11ee1ba10_0, 0, 32;
    %delay 2, 0;
    %load/vec4 v0x11ee1b830_0;
    %cmpi/e 104, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 54 "$fatal", 32'sb00000000000000000000000000000001, "expected output=104, got output=%d", v0x11ee1b830_0 {0 0 0};
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x11ee04590;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11ee1c0e0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x11ee1c0e0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x11ee1c0e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee1c190, 0, 4;
    %load/vec4 v0x11ee1c0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11ee1c0e0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x11ee04590;
T_10 ;
    %wait E_0x11ee1bc00;
    %load/vec4 v0x11ee1bf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x11ee1c030_0;
    %ix/getv 3, v0x11ee1bd60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ee1c190, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x11ee047c0;
T_11 ;
    %fork t_1, S_0x11ee1c320;
    %jmp t_0;
    .scope S_0x11ee1c320;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11ee1c4e0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x11ee1c4e0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x11ee1c4e0_0;
    %store/vec4a v0x11ee1c820, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11ee1c4e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x11ee1c4e0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee1c820, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee1c820, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11ee1c820, 4, 0;
    %end;
    .scope S_0x11ee047c0;
t_0 %join;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
