# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Circuito_resistivo_read_mem.srcs/sources_1/new/sinus_gen.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
