# xilinx.yaml  â€“ primitive cell library
# ------------------------------------

# Name:
#   weight - used for probability of cell selection
#   ports - list of ports with direction and width
#   params - list of parameters with type and width
#   resource - list of resources used by the cell (io, lc)
#   combinational - if true, the cell is combinational default is false
#   type - type of the port, can be ext_in, ext_out, ext_clk, clk

OBUF:
  weight: 1
  ports:
    I: { dir: input,  width: 1 }
    O: { dir: output, width: 1, type: ext_out }
  params:   {}
  resource: { io: 1 }

IBUF:
  weight: 0
  ports:
    I: { dir: input,  width: 1, type: ext_in }
    O: { dir: output, width: 1 }
  params:   {}
  resource: { io: 1 }

BUFG:
  weight: 0
  ports:
    I: { dir: input,  width: 1, type: ext_clk }
    O: { dir: output, width: 1, type: clk }
  params:   {}
  resource: { lc: 1 }

LUT2:
  weight: 2
  ports:
    I0: { dir: input,  width: 1 }
    I1: { dir: input,  width: 1 }
    O:  { dir: output, width: 1 }
  params:
    INIT: { width: 4 }
  resource: { lc: 1 }

FDRE:
  weight: 3
  ports:
    C:  { dir: input,  width: 1, type: clk }
    CE: { dir: input,  width: 1 }
    D:  { dir: input,  width: 1 }
    Q:  { dir: output, width: 1 }
    R:  { dir: input,  width: 1 }
  params:
    INIT: { width: 1 }
  combinational: false
  resource: { lc: 1 }