##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: Clock_1   | Frequency: 48.35 MHz  | Target: 20.00 MHz  | 
Clock: CyHFCLK   | N/A                   | Target: 40.00 MHz  | 
Clock: CyILO     | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO     | N/A                   | Target: 40.00 MHz  | 
Clock: CyLFCLK   | N/A                   | Target: 0.03 MHz   | 
Clock: CySYSCLK  | N/A                   | Target: 40.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        50000            29319       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase  
------------  ------------  ----------------  
Pin_1(0)_PAD  26260         Clock_1:R         
Pin_2(0)_PAD  26452         Clock_1:R         
Pin_3(0)_PAD  28238         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 48.35 MHz | Target: 20.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter:u0\/so_comb
Path End       : \WS2812driver_1:pulseGen\/p_in_4
Capture Clock  : \WS2812driver_1:pulseGen\/clock
Path slack     : 29319p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -8280
--------------------------------------------   ----- 
End-of-path required time (ps)                 41720

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12401
-------------------------------------   ----- 
End-of-path arrival time (ps)           12401
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter:u0\/clock                         datapathcell2              0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter:u0\/so_comb  datapathcell2   4550   4550  29319  RISE       1
\WS2812driver_1:comp_val_4\/main_0   macrocell3      2250   6800  29319  RISE       1
\WS2812driver_1:comp_val_4\/q        macrocell3      3350  10150  29319  RISE       1
\WS2812driver_1:pulseGen\/p_in_4     datapathcell1   2251  12401  29319  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pulseGen\/clock                           datapathcell1              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter:u0\/so_comb
Path End       : \WS2812driver_1:pulseGen\/p_in_4
Capture Clock  : \WS2812driver_1:pulseGen\/clock
Path slack     : 29319p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -8280
--------------------------------------------   ----- 
End-of-path required time (ps)                 41720

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12401
-------------------------------------   ----- 
End-of-path arrival time (ps)           12401
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter:u0\/clock                         datapathcell2              0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter:u0\/so_comb  datapathcell2   4550   4550  29319  RISE       1
\WS2812driver_1:comp_val_4\/main_0   macrocell3      2250   6800  29319  RISE       1
\WS2812driver_1:comp_val_4\/q        macrocell3      3350  10150  29319  RISE       1
\WS2812driver_1:pulseGen\/p_in_4     datapathcell1   2251  12401  29319  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pulseGen\/clock                           datapathcell1              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter:u0\/so_comb
Path End       : \WS2812driver_1:pulseGen\/p_in_4
Capture Clock  : \WS2812driver_1:pulseGen\/clock
Path slack     : 29319p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -8280
--------------------------------------------   ----- 
End-of-path required time (ps)                 41720

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12401
-------------------------------------   ----- 
End-of-path arrival time (ps)           12401
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter:u0\/clock                         datapathcell2              0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter:u0\/so_comb  datapathcell2   4550   4550  29319  RISE       1
\WS2812driver_1:comp_val_4\/main_0   macrocell3      2250   6800  29319  RISE       1
\WS2812driver_1:comp_val_4\/q        macrocell3      3350  10150  29319  RISE       1
\WS2812driver_1:pulseGen\/p_in_4     datapathcell1   2251  12401  29319  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pulseGen\/clock                           datapathcell1              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_state_1\/q
Path End       : \WS2812driver_1:pg_state_0\/main_3
Capture Clock  : \WS2812driver_1:pg_state_0\/clock_0
Path slack     : 29491p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16999
-------------------------------------   ----- 
End-of-path arrival time (ps)           16999
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_1\/clock_0                       macrocell6                 0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_state_1\/q        macrocell6      1250   1250  29491  RISE       1
\WS2812driver_1:pulseGen\/cs_addr_1  datapathcell1   3462   4712  29491  RISE       1
\WS2812driver_1:pulseGen\/ce1_comb   datapathcell1   9740  14452  29491  RISE       1
\WS2812driver_1:pg_state_0\/main_3   macrocell5      2547  16999  29491  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_0\/clock_0                       macrocell5                 0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_state_1\/q
Path End       : Net_187/main_2
Capture Clock  : Net_187/clock_0
Path slack     : 29499p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16991
-------------------------------------   ----- 
End-of-path arrival time (ps)           16991
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_1\/clock_0                       macrocell6                 0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_state_1\/q        macrocell6      1250   1250  29491  RISE       1
\WS2812driver_1:pulseGen\/cs_addr_1  datapathcell1   3462   4712  29491  RISE       1
\WS2812driver_1:pulseGen\/ce1_comb   datapathcell1   9740  14452  29491  RISE       1
Net_187/main_2                       macrocell1      2539  16991  29499  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_187/clock_0                                           macrocell1                 0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_state_1\/q
Path End       : \WS2812driver_1:pg_data_req\/main_2
Capture Clock  : \WS2812driver_1:pg_data_req\/clock_0
Path slack     : 29499p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16991
-------------------------------------   ----- 
End-of-path arrival time (ps)           16991
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_1\/clock_0                       macrocell6                 0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_state_1\/q        macrocell6      1250   1250  29491  RISE       1
\WS2812driver_1:pulseGen\/cs_addr_1  datapathcell1   3462   4712  29491  RISE       1
\WS2812driver_1:pulseGen\/ce1_comb   datapathcell1   9740  14452  29491  RISE       1
\WS2812driver_1:pg_data_req\/main_2  macrocell4      2539  16991  29499  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_data_req\/clock_0                      macrocell4                 0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_state_1\/q
Path End       : \WS2812driver_1:pulseGen\/cs_addr_1
Capture Clock  : \WS2812driver_1:pulseGen\/clock
Path slack     : 32658p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    50000
- Setup time                                   -12630
--------------------------------------------   ------ 
End-of-path required time (ps)                  37370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4712
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_1\/clock_0                       macrocell6                 0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_state_1\/q        macrocell6      1250   1250  29491  RISE       1
\WS2812driver_1:pulseGen\/cs_addr_1  datapathcell1   3462   4712  32658  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pulseGen\/clock                           datapathcell1              0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_state_0\/q
Path End       : \WS2812driver_1:pulseGen\/cs_addr_0
Capture Clock  : \WS2812driver_1:pulseGen\/clock
Path slack     : 32815p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    50000
- Setup time                                   -12630
--------------------------------------------   ------ 
End-of-path required time (ps)                  37370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4555
-------------------------------------   ---- 
End-of-path arrival time (ps)           4555
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_0\/clock_0                       macrocell5                 0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_state_0\/q        macrocell5      1250   1250  29648  RISE       1
\WS2812driver_1:pulseGen\/cs_addr_0  datapathcell1   3305   4555  32815  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pulseGen\/clock                           datapathcell1              0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter:u0\/so_comb
Path End       : \WS2812driver_1:pulseGen\/p_in_2
Capture Clock  : \WS2812driver_1:pulseGen\/clock
Path slack     : 33711p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -8280
--------------------------------------------   ----- 
End-of-path required time (ps)                 41720

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8009
-------------------------------------   ---- 
End-of-path arrival time (ps)           8009
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter:u0\/clock                         datapathcell2              0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter:u0\/so_comb  datapathcell2   4550   4550  29319  RISE       1
\WS2812driver_1:pulseGen\/p_in_2     datapathcell1   3459   8009  33711  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pulseGen\/clock                           datapathcell1              0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_188/q
Path End       : \WS2812driver_1:shifter:u0\/cs_addr_0
Capture Clock  : \WS2812driver_1:shifter:u0\/clock
Path slack     : 37784p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -6290
--------------------------------------------   ----- 
End-of-path required time (ps)                 43710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_188/clock_0                                           macrocell2                 0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
Net_188/q                              macrocell2      1250   1250  37784  RISE       1
\WS2812driver_1:shifter:u0\/cs_addr_0  datapathcell2   4676   5926  37784  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter:u0\/clock                         datapathcell2              0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter:u0\/f0_blk_stat_comb
Path End       : Net_188/main_6
Capture Clock  : Net_188/clock_0
Path slack     : 38967p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7523
-------------------------------------   ---- 
End-of-path arrival time (ps)           7523
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter:u0\/clock                         datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  38967  RISE       1
Net_188/main_6                                macrocell2      2243   7523  38967  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_188/clock_0                                           macrocell2                 0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_1\/q
Path End       : \WS2812driver_1:shifter:u0\/cs_addr_1
Capture Clock  : \WS2812driver_1:shifter:u0\/clock
Path slack     : 39183p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -6290
--------------------------------------------   ----- 
End-of-path required time (ps)                 43710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_1\/clock_0                  macrocell10                0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_1\/q     macrocell10     1250   1250  39183  RISE       1
\WS2812driver_1:shifter:u0\/cs_addr_1  datapathcell2   3277   4527  39183  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter:u0\/clock                         datapathcell2              0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pulseGen\/z0_comb
Path End       : \WS2812driver_1:pg_state_0\/main_4
Capture Clock  : \WS2812driver_1:pg_state_0\/clock_0
Path slack     : 40104p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6386
-------------------------------------   ---- 
End-of-path arrival time (ps)           6386
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pulseGen\/clock                           datapathcell1              0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:pulseGen\/z0_comb   datapathcell1   3850   3850  40104  RISE       1
\WS2812driver_1:pg_state_0\/main_4  macrocell5      2536   6386  40104  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_0\/clock_0                       macrocell5                 0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pulseGen\/z0_comb
Path End       : \WS2812driver_1:pg_state_1\/main_2
Capture Clock  : \WS2812driver_1:pg_state_1\/clock_0
Path slack     : 40116p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6374
-------------------------------------   ---- 
End-of-path arrival time (ps)           6374
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pulseGen\/clock                           datapathcell1              0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:pulseGen\/z0_comb   datapathcell1   3850   3850  40104  RISE       1
\WS2812driver_1:pg_state_1\/main_2  macrocell6      2524   6374  40116  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_1\/clock_0                       macrocell6                 0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_188/q
Path End       : \WS2812driver_1:shifter_state_1\/main_0
Capture Clock  : \WS2812driver_1:shifter_state_1\/clock_0
Path slack     : 40597p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_188/clock_0                                           macrocell2                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_188/q                                macrocell2    1250   1250  37784  RISE       1
\WS2812driver_1:shifter_state_1\/main_0  macrocell10   4643   5893  40597  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_1\/clock_0                  macrocell10                0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_188/q
Path End       : \WS2812driver_1:pg_state_0\/main_0
Capture Clock  : \WS2812driver_1:pg_state_0\/clock_0
Path slack     : 40604p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_188/clock_0                                           macrocell2                 0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_188/q                           macrocell2    1250   1250  37784  RISE       1
\WS2812driver_1:pg_state_0\/main_0  macrocell5    4636   5886  40604  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_0\/clock_0                       macrocell5                 0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_188/q
Path End       : \WS2812driver_1:shift_counter_2\/main_0
Capture Clock  : \WS2812driver_1:shift_counter_2\/clock_0
Path slack     : 41269p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5221
-------------------------------------   ---- 
End-of-path arrival time (ps)           5221
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_188/clock_0                                           macrocell2                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_188/q                                macrocell2    1250   1250  37784  RISE       1
\WS2812driver_1:shift_counter_2\/main_0  macrocell9    3971   5221  41269  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_2\/clock_0                  macrocell9                 0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_188/q
Path End       : Net_188/main_0
Capture Clock  : Net_188/clock_0
Path slack     : 41278p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5212
-------------------------------------   ---- 
End-of-path arrival time (ps)           5212
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_188/clock_0                                           macrocell2                 0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_188/q       macrocell2    1250   1250  37784  RISE       1
Net_188/main_0  macrocell2    3962   5212  41278  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_188/clock_0                                           macrocell2                 0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_188/q
Path End       : \WS2812driver_1:shift_counter_0\/main_0
Capture Clock  : \WS2812driver_1:shift_counter_0\/clock_0
Path slack     : 41278p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5212
-------------------------------------   ---- 
End-of-path arrival time (ps)           5212
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_188/clock_0                                           macrocell2                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_188/q                                macrocell2    1250   1250  37784  RISE       1
\WS2812driver_1:shift_counter_0\/main_0  macrocell7    3962   5212  41278  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_0\/clock_0                  macrocell7                 0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_188/q
Path End       : \WS2812driver_1:shift_counter_1\/main_0
Capture Clock  : \WS2812driver_1:shift_counter_1\/clock_0
Path slack     : 41278p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5212
-------------------------------------   ---- 
End-of-path arrival time (ps)           5212
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_188/clock_0                                           macrocell2                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_188/q                                macrocell2    1250   1250  37784  RISE       1
\WS2812driver_1:shift_counter_1\/main_0  macrocell8    3962   5212  41278  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_1\/clock_0                  macrocell8                 0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_state_1\/q
Path End       : \WS2812driver_1:pg_state_1\/main_0
Capture Clock  : \WS2812driver_1:pg_state_1\/clock_0
Path slack     : 41781p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4709
-------------------------------------   ---- 
End-of-path arrival time (ps)           4709
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_1\/clock_0                       macrocell6                 0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_state_1\/q       macrocell6    1250   1250  29491  RISE       1
\WS2812driver_1:pg_state_1\/main_0  macrocell6    3459   4709  41781  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_1\/clock_0                       macrocell6                 0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_state_1\/q
Path End       : Net_187/main_0
Capture Clock  : Net_187/clock_0
Path slack     : 41912p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_1\/clock_0                       macrocell6                 0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_state_1\/q  macrocell6    1250   1250  29491  RISE       1
Net_187/main_0                 macrocell1    3328   4578  41912  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_187/clock_0                                           macrocell1                 0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_state_1\/q
Path End       : \WS2812driver_1:pg_data_req\/main_0
Capture Clock  : \WS2812driver_1:pg_data_req\/clock_0
Path slack     : 41912p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_1\/clock_0                       macrocell6                 0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_state_1\/q        macrocell6    1250   1250  29491  RISE       1
\WS2812driver_1:pg_data_req\/main_0  macrocell4    3328   4578  41912  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_data_req\/clock_0                      macrocell4                 0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_state_0\/q
Path End       : Net_187/main_1
Capture Clock  : Net_187/clock_0
Path slack     : 41942p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_0\/clock_0                       macrocell5                 0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_state_0\/q  macrocell5    1250   1250  29648  RISE       1
Net_187/main_1                 macrocell1    3298   4548  41942  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_187/clock_0                                           macrocell1                 0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_state_0\/q
Path End       : \WS2812driver_1:pg_data_req\/main_1
Capture Clock  : \WS2812driver_1:pg_data_req\/clock_0
Path slack     : 41942p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_0\/clock_0                       macrocell5                 0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_state_0\/q        macrocell5    1250   1250  29648  RISE       1
\WS2812driver_1:pg_data_req\/main_1  macrocell4    3298   4548  41942  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_data_req\/clock_0                      macrocell4                 0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_state_0\/q
Path End       : \WS2812driver_1:pg_state_0\/main_2
Capture Clock  : \WS2812driver_1:pg_state_0\/clock_0
Path slack     : 41952p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_0\/clock_0                       macrocell5                 0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_state_0\/q       macrocell5    1250   1250  29648  RISE       1
\WS2812driver_1:pg_state_0\/main_2  macrocell5    3288   4538  41952  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_0\/clock_0                       macrocell5                 0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_state_1\/q
Path End       : \WS2812driver_1:pg_state_0\/main_1
Capture Clock  : \WS2812driver_1:pg_state_0\/clock_0
Path slack     : 41954p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_1\/clock_0                       macrocell6                 0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_state_1\/q       macrocell6    1250   1250  29491  RISE       1
\WS2812driver_1:pg_state_0\/main_1  macrocell5    3286   4536  41954  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_0\/clock_0                       macrocell5                 0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_1\/q
Path End       : \WS2812driver_1:shifter_state_1\/main_1
Capture Clock  : \WS2812driver_1:shifter_state_1\/clock_0
Path slack     : 41967p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_1\/clock_0                  macrocell10                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_1\/q       macrocell10   1250   1250  39183  RISE       1
\WS2812driver_1:shifter_state_1\/main_1  macrocell10   3273   4523  41967  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_1\/clock_0                  macrocell10                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_1\/q
Path End       : Net_188/main_2
Capture Clock  : Net_188/clock_0
Path slack     : 41970p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_1\/clock_0                  macrocell10                0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_1\/q  macrocell10   1250   1250  39183  RISE       1
Net_188/main_2                      macrocell2    3270   4520  41970  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_188/clock_0                                           macrocell2                 0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_1\/q
Path End       : \WS2812driver_1:shift_counter_0\/main_1
Capture Clock  : \WS2812driver_1:shift_counter_0\/clock_0
Path slack     : 41970p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_1\/clock_0                  macrocell10                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_1\/q       macrocell10   1250   1250  39183  RISE       1
\WS2812driver_1:shift_counter_0\/main_1  macrocell7    3270   4520  41970  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_0\/clock_0                  macrocell7                 0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_1\/q
Path End       : \WS2812driver_1:shift_counter_1\/main_1
Capture Clock  : \WS2812driver_1:shift_counter_1\/clock_0
Path slack     : 41970p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_1\/clock_0                  macrocell10                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_1\/q       macrocell10   1250   1250  39183  RISE       1
\WS2812driver_1:shift_counter_1\/main_1  macrocell8    3270   4520  41970  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_1\/clock_0                  macrocell8                 0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_1\/q
Path End       : \WS2812driver_1:shift_counter_2\/main_1
Capture Clock  : \WS2812driver_1:shift_counter_2\/clock_0
Path slack     : 42229p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_1\/clock_0                  macrocell10                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_1\/q       macrocell10   1250   1250  39183  RISE       1
\WS2812driver_1:shift_counter_2\/main_1  macrocell9    3011   4261  42229  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_2\/clock_0                  macrocell9                 0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shift_counter_0\/q
Path End       : Net_188/main_5
Capture Clock  : Net_188/clock_0
Path slack     : 42229p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_0\/clock_0                  macrocell7                 0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shift_counter_0\/q  macrocell7    1250   1250  42229  RISE       1
Net_188/main_5                      macrocell2    3011   4261  42229  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_188/clock_0                                           macrocell2                 0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shift_counter_0\/q
Path End       : \WS2812driver_1:shift_counter_0\/main_2
Capture Clock  : \WS2812driver_1:shift_counter_0\/clock_0
Path slack     : 42229p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_0\/clock_0                  macrocell7                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shift_counter_0\/q       macrocell7    1250   1250  42229  RISE       1
\WS2812driver_1:shift_counter_0\/main_2  macrocell7    3011   4261  42229  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_0\/clock_0                  macrocell7                 0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shift_counter_0\/q
Path End       : \WS2812driver_1:shift_counter_1\/main_3
Capture Clock  : \WS2812driver_1:shift_counter_1\/clock_0
Path slack     : 42229p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_0\/clock_0                  macrocell7                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shift_counter_0\/q       macrocell7    1250   1250  42229  RISE       1
\WS2812driver_1:shift_counter_1\/main_3  macrocell8    3011   4261  42229  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_1\/clock_0                  macrocell8                 0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shift_counter_0\/q
Path End       : \WS2812driver_1:shift_counter_2\/main_4
Capture Clock  : \WS2812driver_1:shift_counter_2\/clock_0
Path slack     : 42231p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_0\/clock_0                  macrocell7                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shift_counter_0\/q       macrocell7    1250   1250  42229  RISE       1
\WS2812driver_1:shift_counter_2\/main_4  macrocell9    3009   4259  42231  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_2\/clock_0                  macrocell9                 0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_state_0\/q
Path End       : \WS2812driver_1:pg_state_1\/main_1
Capture Clock  : \WS2812driver_1:pg_state_1\/clock_0
Path slack     : 42245p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_0\/clock_0                       macrocell5                 0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_state_0\/q       macrocell5    1250   1250  29648  RISE       1
\WS2812driver_1:pg_state_1\/main_1  macrocell6    2995   4245  42245  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_1\/clock_0                       macrocell6                 0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shift_counter_2\/q
Path End       : \WS2812driver_1:shifter_state_1\/main_2
Capture Clock  : \WS2812driver_1:shifter_state_1\/clock_0
Path slack     : 42266p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_2\/clock_0                  macrocell9                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shift_counter_2\/q       macrocell9    1250   1250  42266  RISE       1
\WS2812driver_1:shifter_state_1\/main_2  macrocell10   2974   4224  42266  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_1\/clock_0                  macrocell10                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shift_counter_2\/q
Path End       : \WS2812driver_1:shift_counter_2\/main_2
Capture Clock  : \WS2812driver_1:shift_counter_2\/clock_0
Path slack     : 42269p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_2\/clock_0                  macrocell9                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shift_counter_2\/q       macrocell9    1250   1250  42266  RISE       1
\WS2812driver_1:shift_counter_2\/main_2  macrocell9    2971   4221  42269  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_2\/clock_0                  macrocell9                 0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shift_counter_0\/q
Path End       : \WS2812driver_1:shifter_state_1\/main_4
Capture Clock  : \WS2812driver_1:shifter_state_1\/clock_0
Path slack     : 42387p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           4103
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_0\/clock_0                  macrocell7                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shift_counter_0\/q       macrocell7    1250   1250  42229  RISE       1
\WS2812driver_1:shifter_state_1\/main_4  macrocell10   2853   4103  42387  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_1\/clock_0                  macrocell10                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shift_counter_2\/q
Path End       : Net_188/main_3
Capture Clock  : Net_188/clock_0
Path slack     : 42389p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4101
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_2\/clock_0                  macrocell9                 0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shift_counter_2\/q  macrocell9    1250   1250  42266  RISE       1
Net_188/main_3                      macrocell2    2851   4101  42389  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_188/clock_0                                           macrocell2                 0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shift_counter_1\/q
Path End       : \WS2812driver_1:shift_counter_2\/main_3
Capture Clock  : \WS2812driver_1:shift_counter_2\/clock_0
Path slack     : 42406p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4084
-------------------------------------   ---- 
End-of-path arrival time (ps)           4084
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_1\/clock_0                  macrocell8                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shift_counter_1\/q       macrocell8    1250   1250  42406  RISE       1
\WS2812driver_1:shift_counter_2\/main_3  macrocell9    2834   4084  42406  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_2\/clock_0                  macrocell9                 0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shift_counter_1\/q
Path End       : \WS2812driver_1:shifter_state_1\/main_3
Capture Clock  : \WS2812driver_1:shifter_state_1\/clock_0
Path slack     : 42409p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4081
-------------------------------------   ---- 
End-of-path arrival time (ps)           4081
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_1\/clock_0                  macrocell8                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shift_counter_1\/q       macrocell8    1250   1250  42406  RISE       1
\WS2812driver_1:shifter_state_1\/main_3  macrocell10   2831   4081  42409  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_1\/clock_0                  macrocell10                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shift_counter_1\/q
Path End       : Net_188/main_4
Capture Clock  : Net_188/clock_0
Path slack     : 42417p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4073
-------------------------------------   ---- 
End-of-path arrival time (ps)           4073
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_1\/clock_0                  macrocell8                 0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shift_counter_1\/q  macrocell8    1250   1250  42406  RISE       1
Net_188/main_4                      macrocell2    2823   4073  42417  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_188/clock_0                                           macrocell2                 0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shift_counter_1\/q
Path End       : \WS2812driver_1:shift_counter_1\/main_2
Capture Clock  : \WS2812driver_1:shift_counter_1\/clock_0
Path slack     : 42417p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4073
-------------------------------------   ---- 
End-of-path arrival time (ps)           4073
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_1\/clock_0                  macrocell8                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shift_counter_1\/q       macrocell8    1250   1250  42406  RISE       1
\WS2812driver_1:shift_counter_1\/main_2  macrocell8    2823   4073  42417  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_1\/clock_0                  macrocell8                 0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_data_req\/q
Path End       : Net_188/main_1
Capture Clock  : Net_188/clock_0
Path slack     : 42997p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_data_req\/clock_0                      macrocell4                 0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_data_req\/q  macrocell4    1250   1250  42997  RISE       1
Net_188/main_1                  macrocell2    2243   3493  42997  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_188/clock_0                                           macrocell2                 0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

