
*** Running vivado
    with args -log Lab7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab7.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Lab7.tcl -notrace
Command: synth_design -top Lab7 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13704 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 358.926 ; gain = 99.727
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab7' [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/sources_1/new/Lab7.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock500' [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/sources_1/new/Lab7.v:194]
INFO: [Synth 8-6155] done synthesizing module 'clock500' (1#1) [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/sources_1/new/Lab7.v:194]
INFO: [Synth 8-6157] synthesizing module 'clock1' [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/sources_1/new/Lab7.v:214]
WARNING: [Synth 8-5788] Register speed_reg in module clock1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/sources_1/new/Lab7.v:225]
INFO: [Synth 8-6155] done synthesizing module 'clock1' (2#1) [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/sources_1/new/Lab7.v:214]
INFO: [Synth 8-6157] synthesizing module 'ring' [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/sources_1/new/Lab7.v:236]
INFO: [Synth 8-6155] done synthesizing module 'ring' (3#1) [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/sources_1/new/Lab7.v:236]
INFO: [Synth 8-6157] synthesizing module 'ID' [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/sources_1/new/Lab7.v:100]
INFO: [Synth 8-155] case statement is not full and has no default [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/sources_1/new/Lab7.v:109]
WARNING: [Synth 8-567] referenced signal 's0' should be on the sensitivity list [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/sources_1/new/Lab7.v:128]
WARNING: [Synth 8-567] referenced signal 's1' should be on the sensitivity list [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/sources_1/new/Lab7.v:128]
WARNING: [Synth 8-567] referenced signal 's2' should be on the sensitivity list [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/sources_1/new/Lab7.v:128]
WARNING: [Synth 8-567] referenced signal 's3' should be on the sensitivity list [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/sources_1/new/Lab7.v:128]
INFO: [Synth 8-6155] done synthesizing module 'ID' (4#1) [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/sources_1/new/Lab7.v:100]
INFO: [Synth 8-6157] synthesizing module 'SC' [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/sources_1/new/Lab7.v:47]
INFO: [Synth 8-226] default block is never used [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/sources_1/new/Lab7.v:65]
WARNING: [Synth 8-567] referenced signal 'ssd2' should be on the sensitivity list [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/sources_1/new/Lab7.v:92]
WARNING: [Synth 8-567] referenced signal 'ssd1' should be on the sensitivity list [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/sources_1/new/Lab7.v:92]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/sources_1/new/Lab7.v:60]
WARNING: [Synth 8-6014] Unused sequential element d_reg was removed.  [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/sources_1/new/Lab7.v:61]
INFO: [Synth 8-6155] done synthesizing module 'SC' (5#1) [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/sources_1/new/Lab7.v:47]
INFO: [Synth 8-6155] done synthesizing module 'Lab7' (6#1) [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/sources_1/new/Lab7.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 413.578 ; gain = 154.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 413.578 ; gain = 154.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 413.578 ; gain = 154.379
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/constrs_1/new/LAB7.xdc]
WARNING: [Vivado 12-507] No nets matched 'equal_IBUF'. [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/constrs_1/new/LAB7.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/constrs_1/new/LAB7.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/constrs_1/new/LAB7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/constrs_1/new/LAB7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 739.191 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 739.191 ; gain = 479.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 739.191 ; gain = 479.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 739.191 ; gain = 479.992
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'ssd1_reg' [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/sources_1/new/Lab7.v:132]
WARNING: [Synth 8-327] inferring latch for variable 'SSD_reg' [D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/sources_1/new/Lab7.v:43]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 739.191 ; gain = 479.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Lab7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module clock500 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clock1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module ring 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ID 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   5 Input      7 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module SC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'nolabel_line41/ssd1_reg[1]' (FDS) to 'nolabel_line41/ssd1_reg[2]'
INFO: [Synth 8-3886] merging instance 'nolabel_line41/ssd1_reg[2]' (FDS) to 'nolabel_line41/ssd1_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line41/ssd1_reg[3]' (FDS) to 'nolabel_line41/ssd1_reg[4]'
INFO: [Synth 8-3886] merging instance 'nolabel_line41/ssd1_reg[4]' (FDS) to 'nolabel_line41/ssd1_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line41/ssd1_reg[5]' (FDS) to 'nolabel_line41/ssd1_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nolabel_line41/ssd1_reg[6] )
WARNING: [Synth 8-3332] Sequential element (nolabel_line40/ssd1_reg[6]) is unused and will be removed from module Lab7.
WARNING: [Synth 8-3332] Sequential element (nolabel_line40/ssd1_reg[5]) is unused and will be removed from module Lab7.
WARNING: [Synth 8-3332] Sequential element (nolabel_line40/ssd1_reg[4]) is unused and will be removed from module Lab7.
WARNING: [Synth 8-3332] Sequential element (nolabel_line40/ssd1_reg[3]) is unused and will be removed from module Lab7.
WARNING: [Synth 8-3332] Sequential element (nolabel_line40/ssd1_reg[2]) is unused and will be removed from module Lab7.
WARNING: [Synth 8-3332] Sequential element (nolabel_line40/ssd1_reg[1]) is unused and will be removed from module Lab7.
WARNING: [Synth 8-3332] Sequential element (nolabel_line40/ssd1_reg[0]) is unused and will be removed from module Lab7.
WARNING: [Synth 8-3332] Sequential element (SSD_reg[6]) is unused and will be removed from module Lab7.
WARNING: [Synth 8-3332] Sequential element (SSD_reg[5]) is unused and will be removed from module Lab7.
WARNING: [Synth 8-3332] Sequential element (SSD_reg[4]) is unused and will be removed from module Lab7.
WARNING: [Synth 8-3332] Sequential element (SSD_reg[3]) is unused and will be removed from module Lab7.
WARNING: [Synth 8-3332] Sequential element (SSD_reg[2]) is unused and will be removed from module Lab7.
WARNING: [Synth 8-3332] Sequential element (SSD_reg[1]) is unused and will be removed from module Lab7.
WARNING: [Synth 8-3332] Sequential element (SSD_reg[0]) is unused and will be removed from module Lab7.
WARNING: [Synth 8-3332] Sequential element (nolabel_line41/ssd1_reg[6]) is unused and will be removed from module Lab7.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 739.191 ; gain = 479.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 739.191 ; gain = 479.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 739.191 ; gain = 479.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 758.902 ; gain = 499.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 758.902 ; gain = 499.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 758.902 ; gain = 499.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 758.902 ; gain = 499.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 758.902 ; gain = 499.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 758.902 ; gain = 499.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 758.902 ; gain = 499.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     7|
|3     |LUT1   |     3|
|4     |LUT2   |     8|
|5     |LUT3   |     7|
|6     |LUT4   |    24|
|7     |LUT5   |    35|
|8     |LUT6   |    44|
|9     |MUXF7  |    14|
|10    |FDCE   |    30|
|11    |FDPE   |     3|
|12    |FDRE   |    42|
|13    |IBUF   |     8|
|14    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+---------+------+
|      |Instance         |Module   |Cells |
+------+-----------------+---------+------+
|1     |top              |         |   239|
|2     |  nolabel_line36 |clock500 |    48|
|3     |  nolabel_line37 |clock1   |    53|
|4     |  nolabel_line38 |ring     |    11|
|5     |  nolabel_line40 |ID       |    78|
|6     |  nolabel_line41 |SC       |    27|
+------+-----------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 758.902 ; gain = 499.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 758.902 ; gain = 174.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 758.902 ; gain = 499.703
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 27 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 760.746 ; gain = 514.691
INFO: [Common 17-1381] The checkpoint 'D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/Lab7.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab7_utilization_synth.rpt -pb Lab7_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 760.746 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov 18 14:43:24 2018...
