#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Oct 27 12:05:37 2024
# Process ID: 42132
# Current directory: C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.runs/synth_1
# Command line: vivado.exe -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.runs/synth_1/top_module.vds
# Journal file: C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.runs/synth_1\vivado.jou
# Running On: Madhu, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 16831 MB
#-----------------------------------------------------------
source top_module.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 431.320 ; gain = 94.660
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 509.043 ; gain = 77.723
Command: synth_design -top top_module -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23788
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1832.289 ; gain = 332.738
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/520lab_projects/lab6 - Copy/src/design_src/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/520lab_projects/lab6 - Copy/src/design_src/debouncer.sv:1]
	Parameter DEBOUNCE_WAIT bound to: 2500000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'edge_detect' [C:/520lab_projects/lab6 - Copy/src/design_src/edge_detector.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect' (0#1) [C:/520lab_projects/lab6 - Copy/src/design_src/edge_detector.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [C:/520lab_projects/lab6 - Copy/src/design_src/debouncer.sv:1]
INFO: [Synth 8-638] synthesizing module 'system' [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/synth/system.vhd:1500]
INFO: [Synth 8-3491] module 'system_axi_intc_0_0' declared at 'C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.runs/synth_1/.Xil/Vivado-42132-Madhu/realtime/system_axi_intc_0_0_stub.vhdl:5' bound to instance 'axi_intc_0' of component 'system_axi_intc_0_0' [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/synth/system.vhd:1748]
INFO: [Synth 8-638] synthesizing module 'system_axi_intc_0_0' [C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.runs/synth_1/.Xil/Vivado-42132-Madhu/realtime/system_axi_intc_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'system_led_gpio_0' declared at 'C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.runs/synth_1/.Xil/Vivado-42132-Madhu/realtime/system_led_gpio_0_stub.vhdl:5' bound to instance 'btn_gpio' of component 'system_led_gpio_0' [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/synth/system.vhd:1772]
INFO: [Synth 8-638] synthesizing module 'system_led_gpio_0' [C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.runs/synth_1/.Xil/Vivado-42132-Madhu/realtime/system_led_gpio_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'system_axi_gpio_0_0' declared at 'C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.runs/synth_1/.Xil/Vivado-42132-Madhu/realtime/system_axi_gpio_0_0_stub.vhdl:5' bound to instance 'led_gpio' of component 'system_axi_gpio_0_0' [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/synth/system.vhd:1796]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_0' [C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.runs/synth_1/.Xil/Vivado-42132-Madhu/realtime/system_axi_gpio_0_0_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'system_ps8_0_axi_periph_0' [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/synth/system.vhd:921]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_N6CHY9' [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/synth/system.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_N6CHY9' (0#1) [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/synth/system.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1YGIC8G' [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/synth/system.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1YGIC8G' (0#1) [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/synth/system.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1MV52F6' [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/synth/system.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1MV52F6' (0#1) [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/synth/system.vhd:259]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_RR89KG' [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/synth/system.vhd:382]
INFO: [Synth 8-3491] module 'system_auto_ds_0' declared at 'C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.runs/synth_1/.Xil/Vivado-42132-Madhu/realtime/system_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'system_auto_ds_0' [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/synth/system.vhd:675]
INFO: [Synth 8-638] synthesizing module 'system_auto_ds_0' [C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.runs/synth_1/.Xil/Vivado-42132-Madhu/realtime/system_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'system_auto_pc_0' declared at 'C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.runs/synth_1/.Xil/Vivado-42132-Madhu/realtime/system_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'system_auto_pc_0' [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/synth/system.vhd:754]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.runs/synth_1/.Xil/Vivado-42132-Madhu/realtime/system_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_RR89KG' (0#1) [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/synth/system.vhd:382]
INFO: [Synth 8-3491] module 'system_xbar_0' declared at 'C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.runs/synth_1/.Xil/Vivado-42132-Madhu/realtime/system_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'system_xbar_0' [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/synth/system.vhd:1405]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.runs/synth_1/.Xil/Vivado-42132-Madhu/realtime/system_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'system_ps8_0_axi_periph_0' (0#1) [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/synth/system.vhd:921]
INFO: [Synth 8-3491] module 'system_rst_ps8_0_99M_0' declared at 'C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.runs/synth_1/.Xil/Vivado-42132-Madhu/realtime/system_rst_ps8_0_99M_0_stub.vhdl:5' bound to instance 'rst_ps8_0_99M' of component 'system_rst_ps8_0_99M_0' [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/synth/system.vhd:1920]
INFO: [Synth 8-638] synthesizing module 'system_rst_ps8_0_99M_0' [C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.runs/synth_1/.Xil/Vivado-42132-Madhu/realtime/system_rst_ps8_0_99M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'system_zynq_ultra_ps_e_0_0' declared at 'C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.runs/synth_1/.Xil/Vivado-42132-Madhu/realtime/system_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'system_zynq_ultra_ps_e_0_0' [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/synth/system.vhd:1933]
INFO: [Synth 8-638] synthesizing module 'system_zynq_ultra_ps_e_0_0' [C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.runs/synth_1/.Xil/Vivado-42132-Madhu/realtime/system_zynq_ultra_ps_e_0_0_stub.vhdl:54]
INFO: [Synth 8-256] done synthesizing module 'system' (0#1) [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/synth/system.vhd:1500]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [C:/520lab_projects/lab6 - Copy/src/design_src/top_module.sv:23]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_RR89KG is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_RR89KG is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m02_couplers_imp_1MV52F6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m02_couplers_imp_1MV52F6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m02_couplers_imp_1MV52F6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m02_couplers_imp_1MV52F6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_N6CHY9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_N6CHY9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_N6CHY9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_N6CHY9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module system_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1931.176 ; gain = 431.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1931.176 ; gain = 431.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1931.176 ; gain = 431.625
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1931.176 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'system_i/zynq_ultra_ps_e_0'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2015.727 ; gain = 0.195
Finished Parsing XDC File [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'system_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/led_gpio'
Finished Parsing XDC File [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/led_gpio'
Parsing XDC File [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/ip/system_led_gpio_0/system_led_gpio_0/system_led_gpio_0_in_context.xdc] for cell 'system_i/btn_gpio'
Finished Parsing XDC File [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/ip/system_led_gpio_0/system_led_gpio_0/system_led_gpio_0_in_context.xdc] for cell 'system_i/btn_gpio'
Parsing XDC File [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/xbar'
Parsing XDC File [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0/system_auto_ds_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0/system_auto_ds_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/ip/system_rst_ps8_0_99M_0/system_rst_ps8_0_99M_0/system_rst_ps8_0_99M_0_in_context.xdc] for cell 'system_i/rst_ps8_0_99M'
Finished Parsing XDC File [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/ip/system_rst_ps8_0_99M_0/system_rst_ps8_0_99M_0/system_rst_ps8_0_99M_0_in_context.xdc] for cell 'system_i/rst_ps8_0_99M'
Parsing XDC File [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0/system_axi_intc_0_0_in_context.xdc] for cell 'system_i/axi_intc_0'
Finished Parsing XDC File [c:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0/system_axi_intc_0_0_in_context.xdc] for cell 'system_i/axi_intc_0'
Parsing XDC File [C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.srcs/constrs_1/imports/cnstr/io_map.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_virt_100mhz' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.srcs/constrs_1/imports/cnstr/io_map.xdc:15]
Finished Parsing XDC File [C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.srcs/constrs_1/imports/cnstr/io_map.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.srcs/constrs_1/imports/cnstr/io_map.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2015.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2015.832 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2015.832 ; gain = 516.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2015.832 ; gain = 516.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for system_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/led_gpio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/btn_gpio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_intc_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 2015.832 ; gain = 516.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 2015.832 ; gain = 516.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   22 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module system_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 2015.832 ; gain = 516.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:12 . Memory (MB): peak = 2501.805 ; gain = 1002.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:12 . Memory (MB): peak = 2521.797 ; gain = 1022.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:01:13 . Memory (MB): peak = 2522.504 ; gain = 1022.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:21 . Memory (MB): peak = 2529.238 ; gain = 1029.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:01:21 . Memory (MB): peak = 2529.238 ; gain = 1029.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:21 . Memory (MB): peak = 2529.238 ; gain = 1029.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:21 . Memory (MB): peak = 2529.238 ; gain = 1029.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:21 . Memory (MB): peak = 2529.238 ; gain = 1029.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:21 . Memory (MB): peak = 2529.238 ; gain = 1029.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |system_xbar_0              |         1|
|2     |system_auto_ds_0           |         1|
|3     |system_auto_pc_0           |         1|
|4     |system_axi_intc_0_0        |         1|
|5     |system_led_gpio_0          |         1|
|6     |system_axi_gpio_0_0        |         1|
|7     |system_rst_ps8_0_99M_0     |         1|
|8     |system_zynq_ultra_ps_e_0_0 |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |system_auto_ds_0_bbox           |     1|
|2     |system_auto_pc_0_bbox           |     1|
|3     |system_axi_gpio_0_0_bbox        |     1|
|4     |system_axi_intc_0_0_bbox        |     1|
|5     |system_led_gpio_0_bbox          |     1|
|6     |system_rst_ps8_0_99M_0_bbox     |     1|
|7     |system_xbar_0_bbox              |     1|
|8     |system_zynq_ultra_ps_e_0_0_bbox |     1|
|9     |CARRY8                          |     3|
|10    |LUT1                            |     1|
|11    |LUT2                            |     5|
|12    |LUT3                            |    24|
|13    |LUT6                            |     5|
|14    |FDCE                            |    29|
|15    |IBUF                            |     1|
|16    |OBUF                            |     4|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:21 . Memory (MB): peak = 2529.238 ; gain = 1029.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:01:08 . Memory (MB): peak = 2529.238 ; gain = 945.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:22 . Memory (MB): peak = 2529.238 ; gain = 1029.688
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2541.305 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2567.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Synth Design complete, checksum: 9d63b9ca
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:41 . Memory (MB): peak = 2567.770 ; gain = 2058.727
INFO: [Common 17-1381] The checkpoint 'C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 27 12:07:42 2024...
