\hypertarget{struct_l_p_c___s_s_p___t}{}\section{Referencia de la Estructura L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}
\label{struct_l_p_c___s_s_p___t}\index{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}}


S\+SP register block structure.  




{\ttfamily \#include $<$ssp\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_s_p___t_a8fe50f18067c0ecfea3157c1720a671f}{C\+R0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_s_p___t_ab0ec7102960640751d44e92ddac994f0}{C\+R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_s_p___t_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___s_s_p___t_aa4e5f09c578d8d5c138b41a1e740df3f}{SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_s_p___t_a140588a82bafbf0bf0c983111aadb351}{C\+P\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_s_p___t_aadaeb8eaf11a1ac2952008e4f5aea459}{I\+M\+SC}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___s_s_p___t_aef20f9db3bdcf52941c8ac42f14a3c19}{R\+IS}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___s_s_p___t_ab93d8e22f60836895e96cc388310dd90}{M\+IS}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___s_s_p___t_afc0ed459ed55267df34cf3774e7c029d}{I\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_s_p___t_a082219a924d748e9c6092582aec06226}{D\+M\+A\+CR}
\end{DoxyCompactItemize}


\subsection{Descripción detallada}
S\+SP register block structure. 

Definición en la línea 47 del archivo ssp\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Documentación de los campos}
\index{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}!C\+P\+SR@{C\+P\+SR}}
\index{C\+P\+SR@{C\+P\+SR}!L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+P\+SR}{CPSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+P\+SR}\hypertarget{struct_l_p_c___s_s_p___t_a140588a82bafbf0bf0c983111aadb351}{}\label{struct_l_p_c___s_s_p___t_a140588a82bafbf0bf0c983111aadb351}
Clock Prescale Register 

Definición en la línea 52 del archivo ssp\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}!C\+R0@{C\+R0}}
\index{C\+R0@{C\+R0}!L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+R0}{CR0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R0}\hypertarget{struct_l_p_c___s_s_p___t_a8fe50f18067c0ecfea3157c1720a671f}{}\label{struct_l_p_c___s_s_p___t_a8fe50f18067c0ecfea3157c1720a671f}
$<$ S\+S\+Pn Structure Control Register 0. Selects the serial clock rate, bus type, and data size. 

Definición en la línea 48 del archivo ssp\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+R1}{CR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R1}\hypertarget{struct_l_p_c___s_s_p___t_ab0ec7102960640751d44e92ddac994f0}{}\label{struct_l_p_c___s_s_p___t_ab0ec7102960640751d44e92ddac994f0}
Control Register 1. Selects master/slave and other modes. 

Definición en la línea 49 del archivo ssp\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}!D\+M\+A\+CR@{D\+M\+A\+CR}}
\index{D\+M\+A\+CR@{D\+M\+A\+CR}!L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+M\+A\+CR}{DMACR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+M\+A\+CR}\hypertarget{struct_l_p_c___s_s_p___t_a082219a924d748e9c6092582aec06226}{}\label{struct_l_p_c___s_s_p___t_a082219a924d748e9c6092582aec06226}
S\+S\+Pn D\+MA control register 

Definición en la línea 57 del archivo ssp\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}!DR@{DR}}
\index{DR@{DR}!L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}}
\subsubsection[{\texorpdfstring{DR}{DR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t DR}\hypertarget{struct_l_p_c___s_s_p___t_a3df0d8dfcd1ec958659ffe21eb64fa94}{}\label{struct_l_p_c___s_s_p___t_a3df0d8dfcd1ec958659ffe21eb64fa94}
Data Register. Writes fill the transmit F\+I\+FO, and reads empty the receive F\+I\+FO. 

Definición en la línea 50 del archivo ssp\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}!I\+CR@{I\+CR}}
\index{I\+CR@{I\+CR}!L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+CR}{ICR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t I\+CR}\hypertarget{struct_l_p_c___s_s_p___t_afc0ed459ed55267df34cf3774e7c029d}{}\label{struct_l_p_c___s_s_p___t_afc0ed459ed55267df34cf3774e7c029d}
S\+S\+P\+I\+CR Interrupt Clear Register 

Definición en la línea 56 del archivo ssp\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}!I\+M\+SC@{I\+M\+SC}}
\index{I\+M\+SC@{I\+M\+SC}!L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+M\+SC}{IMSC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+M\+SC}\hypertarget{struct_l_p_c___s_s_p___t_aadaeb8eaf11a1ac2952008e4f5aea459}{}\label{struct_l_p_c___s_s_p___t_aadaeb8eaf11a1ac2952008e4f5aea459}
Interrupt Mask Set and Clear Register 

Definición en la línea 53 del archivo ssp\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}!M\+IS@{M\+IS}}
\index{M\+IS@{M\+IS}!L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}}
\subsubsection[{\texorpdfstring{M\+IS}{MIS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t M\+IS}\hypertarget{struct_l_p_c___s_s_p___t_ab93d8e22f60836895e96cc388310dd90}{}\label{struct_l_p_c___s_s_p___t_ab93d8e22f60836895e96cc388310dd90}
Masked Interrupt Status Register 

Definición en la línea 55 del archivo ssp\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}!R\+IS@{R\+IS}}
\index{R\+IS@{R\+IS}!L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+IS}{RIS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+IS}\hypertarget{struct_l_p_c___s_s_p___t_aef20f9db3bdcf52941c8ac42f14a3c19}{}\label{struct_l_p_c___s_s_p___t_aef20f9db3bdcf52941c8ac42f14a3c19}
Raw Interrupt Status Register 

Definición en la línea 54 del archivo ssp\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}!SR@{SR}}
\index{SR@{SR}!L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t SR}\hypertarget{struct_l_p_c___s_s_p___t_aa4e5f09c578d8d5c138b41a1e740df3f}{}\label{struct_l_p_c___s_s_p___t_aa4e5f09c578d8d5c138b41a1e740df3f}
Status Register 

Definición en la línea 51 del archivo ssp\+\_\+18xx\+\_\+43xx.\+h.



La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{ssp__18xx__43xx_8h}{ssp\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
