vhdl work "C:\Users\MicSeltene\Documents\GitHub\DSD_group_6\Lab_5\Lab_5_prep\MICHAEL\or_gate.vhd"
vhdl work "C:\Users\MicSeltene\Documents\GitHub\DSD_group_6\Lab_5\Lab_5_prep\MICHAEL\not_gate.vhd"
vhdl work "C:\Users\MicSeltene\Documents\GitHub\DSD_group_6\Lab_5\Lab_5_prep\MICHAEL\and_gate.vhd"
vhdl work "C:\Users\MicSeltene\Documents\GitHub\DSD_group_6\Lab_5\Lab_5_prep\MICHAEL\two_input_multiplexer.vhd"
vhdl work "C:\Users\MicSeltene\Documents\GitHub\DSD_group_6\Lab_5\Lab_5_prep\MICHAEL\tri_buff.vhd"
vhdl work "C:\Users\MicSeltene\Documents\GitHub\DSD_group_6\Lab_5\Lab_5_prep\MICHAEL\D_flipflop.vhd"
vhdl work "C:\Users\MicSeltene\Documents\GitHub\DSD_group_6\Lab_5\Lab_5_prep\MICHAEL\register_file_cell.vhd"
vhdl work "C:\Users\MicSeltene\Documents\GitHub\DSD_group_6\Lab_5\Lab_5_prep\MICHAEL\n_bit_rfc_register.vhd"
