<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Engineering Portfolio</title>
  <style>
    body {
      margin: 0;
      font-family: Arial, sans-serif;
      background-color: black;
      color: white;
      display: flex;
    }
    .sidebar {
      width: 200px;
      background-color: black;
      height: 100vh;
      padding: 20px;
      box-sizing: border-box;
    }
    .sidebar h2 {
      color: white;
      text-align: center;
      margin-bottom: 20px;
    }
    .sidebar a {
      display: block;
      color: white;
      text-decoration: none;
      padding: 10px;
      margin: 5px 0;
      border-radius: 5px;
      background-color: #333;
      text-align: center;
    }
    .sidebar a:hover {
      background-color: #444;
    }
    .content {
      flex: 1;
      padding: 20px;
      box-sizing: border-box;
      display: flex;
      flex-direction: column;
    }
    .main-content {
      display: none;
    }
    .main-content.active {
      display: block;
    }
    .secondary-content {
      padding: 20px;
    }
    .secondary-content img {
      max-width: 100%;
      border-radius: 8px;
      margin-top: 10px;
    }
    .mips-submenu {
      background-color: #111;
      padding: 10px;
      border-left: 1px solid white;
      min-height: 100vh;
    }
    .mips-submenu h3 {
      text-align: center;
      color: #58a6ff;
      margin-top: 0;
    }
    .mips-submenu a {
      display: block;
      color: white;
      text-decoration: none;
      padding: 10px;
      margin: 5px 0;
      background-color: #222;
      border-radius: 5px;
      text-align: center;
    }
    .mips-submenu a:hover {
      background-color: #333;
    }
    h3 {
      color: #58a6ff;
    }
  </style>
</head>
<body>
  <div class="sidebar">
    <h2>Portfolio</h2>
    <a href="#maze" onclick="showProject('maze')">Maze Stack Game!</a>
    <a href="#project2" onclick="showProject('project2')">VHDL Computer Design</a>
    <a href="#project3" onclick="showProject('project3')">Three Stage Amplifier</a>
  </div>

  <div class="mips-submenu">
    <h3>16-BIT MIPS Design</h3>
    <a href="#regfile" onclick="showProject('regfile')">Register File</a>
    <a href="#alu" onclick="showProject('alu')">ALU Design</a>
  </div>

  <div class="content">
    <div id=\"regfile\" class=\"main-content\">
      <div class="secondary-content">
        <h3>Register File</h3>
<p>A register file is a small, fast memory unit within a CPU that stores temporary data needed during instruction execution. Unlike RAM, which holds large amounts of data, the register file offers quick access to values needed for arithmetic, logic, and data movement operations. It is essential for CPU performance, allowing fast data retrieval without accessing slower main memory.
</p>

<p>Each individual register inside the register file is a fixed-width storage element, often 8, 16, or 32 bits wide, depending on the architecture. A typical register is built using a chain of D flip-flops, one for each bit. These flip-flops are synchronized by a clock signal and controlled by enable and reset lines. When enabled, the flip-flops capture and hold data until the next update cycle, functioning as the basic building blocks of processor state.</p>
        <p>This module stores and routes data between CPU components. It contains 16 registers with dual read and single write capabilities. Below are the different components used to construct the register file.</p>

        <h4 style="color:#58a6ff;">1. Basic 4-to-1 MUX Logic Cell</h4>
        <img src="images/mux4.png" alt="4-to-1 MUX Logic">
        <p>This is the logic cell that forms the core of the multiplexer system. Each one takes in 4 data lines and routes one to the output based on the control signals.</p>

        <h4 style="color:#58a6ff;">2. MUX 16x4 Grid</h4>
        <img src="images/MUX16.png" alt="MUX Grid">
        <p>Here we scale the individual MUX logic into a 16x4 grid to enable selection between 16 registers. Each row corresponds to a bit across the register set.</p>

        <h4 style="color:#58a6ff;">3. Resource Properties</h4>
        <img src="images/resource prop.png" alt="Resource Properties">
        <p>This schematic gives insight into how the FPGA compiler maps the logic to hardware resources. It reveals usage of LUTs, flip-flops, and routing complexity.</p>

        <h4 style="color:#58a6ff;">4. Register Cell Structure</h4>
        <img src="images/RG8.png" alt="8-bit Register Block">
        <p>This image shows how each register stores 8 bits using flip-flops and how they are controlled by clock, reset, and enable signals. This structure is replicated 16 times.</p>

        <h4 style="color:#58a6ff;">5. Full Register File Integration</h4>
        <img src="images/RLTVIEWER-REGFILE.png" alt="Register File Full">
        <p>This is the complete top-level schematic of the register file. It includes the decoder, write logic, 16 registers, and two read ports using MUXes for dual access.</p>

        <h4 style="color:#58a6ff;">6. Register File Simulation</h4>
        <img src="images/WAVEFORM.png" alt="Register File Waveform">
        <p>This waveform confirms correct operation. It shows the clock, control signals, register addresses, and outputs. Note how data is written and read across simulation time.</p>
      <p style='margin-top:40px; font-style: italic;'>Project for UAF EE 443 LAB with "Dr. Raskovic".</p>
      </div>
    </div>

    <div id="alu" class="main-content">
      <div class="secondary-content">
        <h3>ALU Design</h3>
        <p>An Arithmetic Logic Unit (ALU) is a core component of the CPU responsible for executing arithmetic and logical operations. It handles tasks like addition, subtraction, and bitwise logic. The ALU takes input from the register file and outputs results that can be reused or stored. It plays a crucial role in enabling all computational work done by the processor.</p>
        <p>This ALU design project is currently in development. Further updates including schematics, logic flow, and simulation results will be added soon.</p>
        <p style='margin-top:40px; font-style: italic;'>Project for UAF EE 443 LAB with "Dr. Raskovic".</p>
      </div>
    </div>
  </div>

  <script>
    function showProject(id) {
      const sections = document.querySelectorAll('.main-content');
      sections.forEach(section => section.classList.remove('active'));
      document.getElementById(id).classList.add('active');
    }
  </script>
</body>
</html>
