0.7
2020.2
May 21 2025
22:59:56
/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sim_1/new/clear_memories.sv,1770901329,verilog,,,,,,,,,,,,
/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sim_1/new/print_cpu_dashboard.sv,1770903793,verilog,,,,,,,,,,,,
/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sim_1/new/tb_alu.sv,1770547957,systemVerilog,,,,tb_alu,,uvm,../../../../../../../Documents/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sim_1/new/tb_lw.sv,1770902092,systemVerilog,,,/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/print_cpu_dashboard.sv;/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sim_1/new/print_cpu_dashboard.sv;/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sim_1/new/clear_memories.sv,tb_lw,,uvm,../../../../../../../Documents/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sim_1/new/tb_sw.sv,1770902367,systemVerilog,,,/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sim_1/new/clear_memories.sv;/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sim_1/new/print_cpu_dashboard.sv,tb_sw,,uvm,../../../../../../../Documents/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/alu.sv,1770634898,systemVerilog,/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sim_1/new/tb_lw.sv;/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/control_unit.sv;/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/cpu.sv;/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/memory_data.sv;/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/memory_instruction.sv;/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/pc.sv;/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/regfile.sv,/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/control_unit.sv,,alu,,uvm,../../../../../../../Documents/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/control_unit.sv,1770847771,systemVerilog,,/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/cpu.sv,,control_unit,,uvm,../../../../../../../Documents/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/cpu.sv,1770848086,systemVerilog,,/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/memory_data.sv,,cpu,,uvm,../../../../../../../Documents/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/memory_data.sv,1770551499,systemVerilog,,/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/memory_instruction.sv,,memory_data,,uvm,../../../../../../../Documents/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/memory_instruction.sv,1769245174,systemVerilog,,/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/pc.sv,,memory_instruction,,uvm,../../../../../../../Documents/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/pc.sv,1769107745,systemVerilog,,/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/regfile.sv,,pc,,uvm,../../../../../../../Documents/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/regfile.sv,1770845410,systemVerilog,,/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sim_1/new/tb_lw.sv,,regfile,,uvm,../../../../../../../Documents/Xilinx/2025.1/data/rsb/busdef,,,,,
