<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_async
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_async/bsg_launch_sync_sync.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_async/bsg_launch_sync_sync.v</a>
defines: 
time_elapsed: 2.204s
ram usage: 53588 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_async <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_async/bsg_launch_sync_sync.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_async/bsg_launch_sync_sync.v</a>
module bsg_launch_sync_sync_posedge_1_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [0:0] iclk_data_i;
	output [0:0] iclk_data_o;
	output [0:0] oclk_data_o;
	reg [0:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(posedge iclk_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= 1&#39;b0;
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [0:0] bsg_SYNC_1_r;
	reg [0:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i) bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i) bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_posedge_2_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [1:0] iclk_data_i;
	output [1:0] iclk_data_o;
	output [1:0] oclk_data_o;
	reg [1:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(posedge iclk_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {2 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [1:0] bsg_SYNC_1_r;
	reg [1:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i) bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i) bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_posedge_3_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [2:0] iclk_data_i;
	output [2:0] iclk_data_o;
	output [2:0] oclk_data_o;
	reg [2:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(posedge iclk_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {3 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [2:0] bsg_SYNC_1_r;
	reg [2:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i) bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i) bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_posedge_4_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [3:0] iclk_data_i;
	output [3:0] iclk_data_o;
	output [3:0] oclk_data_o;
	reg [3:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(posedge iclk_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {4 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [3:0] bsg_SYNC_1_r;
	reg [3:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i) bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i) bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_posedge_5_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [4:0] iclk_data_i;
	output [4:0] iclk_data_o;
	output [4:0] oclk_data_o;
	reg [4:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(posedge iclk_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {5 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [4:0] bsg_SYNC_1_r;
	reg [4:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i) bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i) bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_posedge_6_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [5:0] iclk_data_i;
	output [5:0] iclk_data_o;
	output [5:0] oclk_data_o;
	reg [5:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(posedge iclk_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {6 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [5:0] bsg_SYNC_1_r;
	reg [5:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i) bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i) bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_posedge_7_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [6:0] iclk_data_i;
	output [6:0] iclk_data_o;
	output [6:0] oclk_data_o;
	reg [6:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(posedge iclk_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {7 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [6:0] bsg_SYNC_1_r;
	reg [6:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i) bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i) bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_posedge_8_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [7:0] iclk_data_i;
	output [7:0] iclk_data_o;
	output [7:0] oclk_data_o;
	reg [7:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(posedge iclk_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {8 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [7:0] bsg_SYNC_1_r;
	reg [7:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i) bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i) bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_negedge_1_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [0:0] iclk_data_i;
	output [0:0] iclk_data_o;
	output [0:0] oclk_data_o;
	reg [0:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(negedge iclk_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= 1&#39;b0;
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [0:0] bsg_SYNC_1_r;
	reg [0:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i) bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i) bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_negedge_2_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [1:0] iclk_data_i;
	output [1:0] iclk_data_o;
	output [1:0] oclk_data_o;
	reg [1:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(negedge iclk_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {2 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [1:0] bsg_SYNC_1_r;
	reg [1:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i) bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i) bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_negedge_3_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [2:0] iclk_data_i;
	output [2:0] iclk_data_o;
	output [2:0] oclk_data_o;
	reg [2:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(negedge iclk_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {3 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [2:0] bsg_SYNC_1_r;
	reg [2:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i) bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i) bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_negedge_4_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [3:0] iclk_data_i;
	output [3:0] iclk_data_o;
	output [3:0] oclk_data_o;
	reg [3:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(negedge iclk_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {4 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [3:0] bsg_SYNC_1_r;
	reg [3:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i) bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i) bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_negedge_5_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [4:0] iclk_data_i;
	output [4:0] iclk_data_o;
	output [4:0] oclk_data_o;
	reg [4:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(negedge iclk_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {5 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [4:0] bsg_SYNC_1_r;
	reg [4:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i) bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i) bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_negedge_6_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [5:0] iclk_data_i;
	output [5:0] iclk_data_o;
	output [5:0] oclk_data_o;
	reg [5:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(negedge iclk_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {6 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [5:0] bsg_SYNC_1_r;
	reg [5:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i) bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i) bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_negedge_7_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [6:0] iclk_data_i;
	output [6:0] iclk_data_o;
	output [6:0] oclk_data_o;
	reg [6:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(negedge iclk_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {7 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [6:0] bsg_SYNC_1_r;
	reg [6:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i) bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i) bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_negedge_8_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [7:0] iclk_data_i;
	output [7:0] iclk_data_o;
	output [7:0] oclk_data_o;
	reg [7:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(negedge iclk_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {8 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [7:0] bsg_SYNC_1_r;
	reg [7:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i) bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i) bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_async_reset_posedge_1_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [0:0] iclk_data_i;
	output [0:0] iclk_data_o;
	output [0:0] oclk_data_o;
	reg [0:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(posedge iclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= 1&#39;b0;
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [0:0] bsg_SYNC_1_r;
	reg [0:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_1_r &lt;= 1&#39;b0;
		else
			bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_2_r &lt;= 1&#39;b0;
		else
			bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_async_reset_posedge_2_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [1:0] iclk_data_i;
	output [1:0] iclk_data_o;
	output [1:0] oclk_data_o;
	reg [1:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(posedge iclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {2 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [1:0] bsg_SYNC_1_r;
	reg [1:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_1_r &lt;= {2 {1&#39;b0}};
		else
			bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_2_r &lt;= {2 {1&#39;b0}};
		else
			bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_async_reset_posedge_3_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [2:0] iclk_data_i;
	output [2:0] iclk_data_o;
	output [2:0] oclk_data_o;
	reg [2:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(posedge iclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {3 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [2:0] bsg_SYNC_1_r;
	reg [2:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_1_r &lt;= {3 {1&#39;b0}};
		else
			bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_2_r &lt;= {3 {1&#39;b0}};
		else
			bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_async_reset_posedge_4_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [3:0] iclk_data_i;
	output [3:0] iclk_data_o;
	output [3:0] oclk_data_o;
	reg [3:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(posedge iclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {4 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [3:0] bsg_SYNC_1_r;
	reg [3:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_1_r &lt;= {4 {1&#39;b0}};
		else
			bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_2_r &lt;= {4 {1&#39;b0}};
		else
			bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_async_reset_posedge_5_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [4:0] iclk_data_i;
	output [4:0] iclk_data_o;
	output [4:0] oclk_data_o;
	reg [4:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(posedge iclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {5 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [4:0] bsg_SYNC_1_r;
	reg [4:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_1_r &lt;= {5 {1&#39;b0}};
		else
			bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_2_r &lt;= {5 {1&#39;b0}};
		else
			bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_async_reset_posedge_6_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [5:0] iclk_data_i;
	output [5:0] iclk_data_o;
	output [5:0] oclk_data_o;
	reg [5:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(posedge iclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {6 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [5:0] bsg_SYNC_1_r;
	reg [5:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_1_r &lt;= {6 {1&#39;b0}};
		else
			bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_2_r &lt;= {6 {1&#39;b0}};
		else
			bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_async_reset_posedge_7_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [6:0] iclk_data_i;
	output [6:0] iclk_data_o;
	output [6:0] oclk_data_o;
	reg [6:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(posedge iclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {7 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [6:0] bsg_SYNC_1_r;
	reg [6:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_1_r &lt;= {7 {1&#39;b0}};
		else
			bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_2_r &lt;= {7 {1&#39;b0}};
		else
			bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_async_reset_posedge_8_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [7:0] iclk_data_i;
	output [7:0] iclk_data_o;
	output [7:0] oclk_data_o;
	reg [7:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(posedge iclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {8 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [7:0] bsg_SYNC_1_r;
	reg [7:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_1_r &lt;= {8 {1&#39;b0}};
		else
			bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_2_r &lt;= {8 {1&#39;b0}};
		else
			bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_async_reset_negedge_1_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [0:0] iclk_data_i;
	output [0:0] iclk_data_o;
	output [0:0] oclk_data_o;
	reg [0:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(negedge iclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= 1&#39;b0;
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [0:0] bsg_SYNC_1_r;
	reg [0:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_1_r &lt;= 1&#39;b0;
		else
			bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_2_r &lt;= 1&#39;b0;
		else
			bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_async_reset_negedge_2_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [1:0] iclk_data_i;
	output [1:0] iclk_data_o;
	output [1:0] oclk_data_o;
	reg [1:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(negedge iclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {2 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [1:0] bsg_SYNC_1_r;
	reg [1:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_1_r &lt;= {2 {1&#39;b0}};
		else
			bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_2_r &lt;= {2 {1&#39;b0}};
		else
			bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_async_reset_negedge_3_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [2:0] iclk_data_i;
	output [2:0] iclk_data_o;
	output [2:0] oclk_data_o;
	reg [2:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(negedge iclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {3 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [2:0] bsg_SYNC_1_r;
	reg [2:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_1_r &lt;= {3 {1&#39;b0}};
		else
			bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_2_r &lt;= {3 {1&#39;b0}};
		else
			bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_async_reset_negedge_4_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [3:0] iclk_data_i;
	output [3:0] iclk_data_o;
	output [3:0] oclk_data_o;
	reg [3:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(negedge iclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {4 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [3:0] bsg_SYNC_1_r;
	reg [3:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_1_r &lt;= {4 {1&#39;b0}};
		else
			bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_2_r &lt;= {4 {1&#39;b0}};
		else
			bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_async_reset_negedge_5_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [4:0] iclk_data_i;
	output [4:0] iclk_data_o;
	output [4:0] oclk_data_o;
	reg [4:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(negedge iclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {5 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [4:0] bsg_SYNC_1_r;
	reg [4:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_1_r &lt;= {5 {1&#39;b0}};
		else
			bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_2_r &lt;= {5 {1&#39;b0}};
		else
			bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_async_reset_negedge_6_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [5:0] iclk_data_i;
	output [5:0] iclk_data_o;
	output [5:0] oclk_data_o;
	reg [5:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(negedge iclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {6 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [5:0] bsg_SYNC_1_r;
	reg [5:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_1_r &lt;= {6 {1&#39;b0}};
		else
			bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_2_r &lt;= {6 {1&#39;b0}};
		else
			bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_async_reset_negedge_7_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [6:0] iclk_data_i;
	output [6:0] iclk_data_o;
	output [6:0] oclk_data_o;
	reg [6:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(negedge iclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {7 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [6:0] bsg_SYNC_1_r;
	reg [6:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_1_r &lt;= {7 {1&#39;b0}};
		else
			bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_2_r &lt;= {7 {1&#39;b0}};
		else
			bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync_async_reset_negedge_8_unit (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [7:0] iclk_data_i;
	output [7:0] iclk_data_o;
	output [7:0] oclk_data_o;
	reg [7:0] bsg_SYNC_LNCH_r;
	assign iclk_data_o = bsg_SYNC_LNCH_r;
	always @(negedge iclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_LNCH_r &lt;= {8 {1&#39;b0}};
		else
			bsg_SYNC_LNCH_r &lt;= iclk_data_i;
	reg [7:0] bsg_SYNC_1_r;
	reg [7:0] bsg_SYNC_2_r;
	assign oclk_data_o = bsg_SYNC_2_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_1_r &lt;= {8 {1&#39;b0}};
		else
			bsg_SYNC_1_r &lt;= bsg_SYNC_LNCH_r;
	always @(posedge oclk_i or posedge iclk_reset_i)
		if (iclk_reset_i)
			bsg_SYNC_2_r &lt;= {8 {1&#39;b0}};
		else
			bsg_SYNC_2_r &lt;= bsg_SYNC_1_r;
endmodule
module bsg_launch_sync_sync (
	iclk_i,
	iclk_reset_i,
	oclk_i,
	iclk_data_i,
	iclk_data_o,
	oclk_data_o
);
	parameter _sv2v_width_width_p = 24;
	parameter [_sv2v_width_width_p - 1:0] width_p = &#34;inv&#34;;
	parameter use_negedge_for_launch_p = 0;
	parameter use_async_reset_p = 0;
	input iclk_i;
	input iclk_reset_i;
	input oclk_i;
	input [width_p - 1:0] iclk_data_i;
	output [width_p - 1:0] iclk_data_o;
	output [width_p - 1:0] oclk_data_o;
	genvar i;
	generate
		if (use_async_reset_p == 0) begin : sync
			if (use_negedge_for_launch_p) begin : n
				for (i = 0; i &lt; (width_p / 8); i = i + 1) begin : maxb
					bsg_launch_sync_sync_negedge_8_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[i * 8+:8]),
						.iclk_data_o(iclk_data_o[i * 8+:8]),
						.oclk_data_o(oclk_data_o[i * 8+:8])
					);
				end
				if ((width_p % 8) == 1) begin : z
					bsg_launch_sync_sync_negedge_1_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:1]),
						.iclk_data_o(iclk_data_o[width_p - 1-:1]),
						.oclk_data_o(oclk_data_o[width_p - 1-:1])
					);
				end
				else if ((width_p % 8) == 2) begin : z
					bsg_launch_sync_sync_negedge_2_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:2]),
						.iclk_data_o(iclk_data_o[width_p - 1-:2]),
						.oclk_data_o(oclk_data_o[width_p - 1-:2])
					);
				end
				else if ((width_p % 8) == 3) begin : z
					bsg_launch_sync_sync_negedge_3_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:3]),
						.iclk_data_o(iclk_data_o[width_p - 1-:3]),
						.oclk_data_o(oclk_data_o[width_p - 1-:3])
					);
				end
				else if ((width_p % 8) == 4) begin : z
					bsg_launch_sync_sync_negedge_4_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:4]),
						.iclk_data_o(iclk_data_o[width_p - 1-:4]),
						.oclk_data_o(oclk_data_o[width_p - 1-:4])
					);
				end
				else if ((width_p % 8) == 5) begin : z
					bsg_launch_sync_sync_negedge_5_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:5]),
						.iclk_data_o(iclk_data_o[width_p - 1-:5]),
						.oclk_data_o(oclk_data_o[width_p - 1-:5])
					);
				end
				else if ((width_p % 8) == 6) begin : z
					bsg_launch_sync_sync_negedge_6_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:6]),
						.iclk_data_o(iclk_data_o[width_p - 1-:6]),
						.oclk_data_o(oclk_data_o[width_p - 1-:6])
					);
				end
				else if ((width_p % 8) == 7) begin : z
					bsg_launch_sync_sync_negedge_7_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:7]),
						.iclk_data_o(iclk_data_o[width_p - 1-:7]),
						.oclk_data_o(oclk_data_o[width_p - 1-:7])
					);
				end
			end
			else begin : p
				for (i = 0; i &lt; (width_p / 8); i = i + 1) begin : maxb
					bsg_launch_sync_sync_posedge_8_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[i * 8+:8]),
						.iclk_data_o(iclk_data_o[i * 8+:8]),
						.oclk_data_o(oclk_data_o[i * 8+:8])
					);
				end
				if ((width_p % 8) == 1) begin : z
					bsg_launch_sync_sync_posedge_1_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:1]),
						.iclk_data_o(iclk_data_o[width_p - 1-:1]),
						.oclk_data_o(oclk_data_o[width_p - 1-:1])
					);
				end
				else if ((width_p % 8) == 2) begin : z
					bsg_launch_sync_sync_posedge_2_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:2]),
						.iclk_data_o(iclk_data_o[width_p - 1-:2]),
						.oclk_data_o(oclk_data_o[width_p - 1-:2])
					);
				end
				else if ((width_p % 8) == 3) begin : z
					bsg_launch_sync_sync_posedge_3_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:3]),
						.iclk_data_o(iclk_data_o[width_p - 1-:3]),
						.oclk_data_o(oclk_data_o[width_p - 1-:3])
					);
				end
				else if ((width_p % 8) == 4) begin : z
					bsg_launch_sync_sync_posedge_4_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:4]),
						.iclk_data_o(iclk_data_o[width_p - 1-:4]),
						.oclk_data_o(oclk_data_o[width_p - 1-:4])
					);
				end
				else if ((width_p % 8) == 5) begin : z
					bsg_launch_sync_sync_posedge_5_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:5]),
						.iclk_data_o(iclk_data_o[width_p - 1-:5]),
						.oclk_data_o(oclk_data_o[width_p - 1-:5])
					);
				end
				else if ((width_p % 8) == 6) begin : z
					bsg_launch_sync_sync_posedge_6_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:6]),
						.iclk_data_o(iclk_data_o[width_p - 1-:6]),
						.oclk_data_o(oclk_data_o[width_p - 1-:6])
					);
				end
				else if ((width_p % 8) == 7) begin : z
					bsg_launch_sync_sync_posedge_7_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:7]),
						.iclk_data_o(iclk_data_o[width_p - 1-:7]),
						.oclk_data_o(oclk_data_o[width_p - 1-:7])
					);
				end
			end
		end
		else begin : async
			if (use_negedge_for_launch_p) begin : n
				for (i = 0; i &lt; (width_p / 8); i = i + 1) begin : maxb
					bsg_launch_sync_sync_async_reset_negedge_8_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[i * 8+:8]),
						.iclk_data_o(iclk_data_o[i * 8+:8]),
						.oclk_data_o(oclk_data_o[i * 8+:8])
					);
				end
				if ((width_p % 8) == 1) begin : z
					bsg_launch_sync_sync_async_reset_negedge_1_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:1]),
						.iclk_data_o(iclk_data_o[width_p - 1-:1]),
						.oclk_data_o(oclk_data_o[width_p - 1-:1])
					);
				end
				else if ((width_p % 8) == 2) begin : z
					bsg_launch_sync_sync_async_reset_negedge_2_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:2]),
						.iclk_data_o(iclk_data_o[width_p - 1-:2]),
						.oclk_data_o(oclk_data_o[width_p - 1-:2])
					);
				end
				else if ((width_p % 8) == 3) begin : z
					bsg_launch_sync_sync_async_reset_negedge_3_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:3]),
						.iclk_data_o(iclk_data_o[width_p - 1-:3]),
						.oclk_data_o(oclk_data_o[width_p - 1-:3])
					);
				end
				else if ((width_p % 8) == 4) begin : z
					bsg_launch_sync_sync_async_reset_negedge_4_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:4]),
						.iclk_data_o(iclk_data_o[width_p - 1-:4]),
						.oclk_data_o(oclk_data_o[width_p - 1-:4])
					);
				end
				else if ((width_p % 8) == 5) begin : z
					bsg_launch_sync_sync_async_reset_negedge_5_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:5]),
						.iclk_data_o(iclk_data_o[width_p - 1-:5]),
						.oclk_data_o(oclk_data_o[width_p - 1-:5])
					);
				end
				else if ((width_p % 8) == 6) begin : z
					bsg_launch_sync_sync_async_reset_negedge_6_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:6]),
						.iclk_data_o(iclk_data_o[width_p - 1-:6]),
						.oclk_data_o(oclk_data_o[width_p - 1-:6])
					);
				end
				else if ((width_p % 8) == 7) begin : z
					bsg_launch_sync_sync_async_reset_negedge_7_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:7]),
						.iclk_data_o(iclk_data_o[width_p - 1-:7]),
						.oclk_data_o(oclk_data_o[width_p - 1-:7])
					);
				end
			end
			else begin : p
				for (i = 0; i &lt; (width_p / 8); i = i + 1) begin : maxb
					bsg_launch_sync_sync_async_reset_posedge_8_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[i * 8+:8]),
						.iclk_data_o(iclk_data_o[i * 8+:8]),
						.oclk_data_o(oclk_data_o[i * 8+:8])
					);
				end
				if ((width_p % 8) == 1) begin : z
					bsg_launch_sync_sync_async_reset_posedge_1_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:1]),
						.iclk_data_o(iclk_data_o[width_p - 1-:1]),
						.oclk_data_o(oclk_data_o[width_p - 1-:1])
					);
				end
				else if ((width_p % 8) == 2) begin : z
					bsg_launch_sync_sync_async_reset_posedge_2_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:2]),
						.iclk_data_o(iclk_data_o[width_p - 1-:2]),
						.oclk_data_o(oclk_data_o[width_p - 1-:2])
					);
				end
				else if ((width_p % 8) == 3) begin : z
					bsg_launch_sync_sync_async_reset_posedge_3_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:3]),
						.iclk_data_o(iclk_data_o[width_p - 1-:3]),
						.oclk_data_o(oclk_data_o[width_p - 1-:3])
					);
				end
				else if ((width_p % 8) == 4) begin : z
					bsg_launch_sync_sync_async_reset_posedge_4_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:4]),
						.iclk_data_o(iclk_data_o[width_p - 1-:4]),
						.oclk_data_o(oclk_data_o[width_p - 1-:4])
					);
				end
				else if ((width_p % 8) == 5) begin : z
					bsg_launch_sync_sync_async_reset_posedge_5_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:5]),
						.iclk_data_o(iclk_data_o[width_p - 1-:5]),
						.oclk_data_o(oclk_data_o[width_p - 1-:5])
					);
				end
				else if ((width_p % 8) == 6) begin : z
					bsg_launch_sync_sync_async_reset_posedge_6_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:6]),
						.iclk_data_o(iclk_data_o[width_p - 1-:6]),
						.oclk_data_o(oclk_data_o[width_p - 1-:6])
					);
				end
				else if ((width_p % 8) == 7) begin : z
					bsg_launch_sync_sync_async_reset_posedge_7_unit blss(
						.iclk_i(iclk_i),
						.iclk_reset_i(iclk_reset_i),
						.oclk_i(oclk_i),
						.iclk_data_i(iclk_data_i[width_p - 1-:7]),
						.iclk_data_o(iclk_data_o[width_p - 1-:7]),
						.oclk_data_o(oclk_data_o[width_p - 1-:7])
					);
				end
			end
		end
	endgenerate
endmodule

</pre>
</body>