# //  ModelSim SE-64 2019.2 Apr 16 2019 Linux 3.10.0-1160.59.1.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project systolasim
# Compile of pe_arr_tb.sv failed with 1 errors.
# Compile of pe_arr_tb.sv failed with 1 errors.
# Compile of pe_arr_tb.sv failed with 1 errors.
# Compile of pe_arr_tb.sv was successful.
vsim -voptargs=+acc work.pe_arr_tb
# vsim -voptargs="+acc" work.pe_arr_tb 
# Start time: 15:54:13 on Apr 02,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.pe_arr_tb(fast)
# Loading work.PE_ARR(fast)
# Loading work.PE(fast)
add wave -position insertpoint sim:/pe_arr_tb/*
run
run
run
# ** Note: $stop    : /home/esp2022/bh2803/esp/Systola/rtl/pe_arr_tb.sv(34)
#    Time: 500 ns  Iteration: 0  Instance: /pe_arr_tb
# Break in Module pe_arr_tb at /home/esp2022/bh2803/esp/Systola/rtl/pe_arr_tb.sv line 34
# Compile of pe_arr_tb.sv was successful.
vsim -voptargs=+acc work.pe_arr_tb
# End time: 16:02:34 on Apr 02,2022, Elapsed time: 0:08:21
# Errors: 84, Warnings: 0
# vsim -voptargs="+acc" work.pe_arr_tb 
# Start time: 16:02:34 on Apr 02,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.pe_arr_tb(fast)
# Loading work.PE_ARR(fast)
# Loading work.PE(fast)
add wave -position insertpoint sim:/pe_arr_tb/*
run
# Break key hit
# End time: 16:11:00 on Apr 02,2022, Elapsed time: 0:08:26
# Errors: 51, Warnings: 0
