Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon May 13 13:37:55 2019
| Host         : serval-ThinkCentre-M910t running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.438        0.000                      0                48703        0.024        0.000                      0                48703        8.750        0.000                       0                 14837  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.438        0.000                      0                47685        0.024        0.000                      0                47685        8.750        0.000                       0                 14837  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.209        0.000                      0                 1018        0.805        0.000                      0                 1018  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/eras0/in_wa_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.228ns  (logic 14.332ns (74.537%)  route 4.896ns (25.463%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=3 LUT1=1 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 22.753 - 20.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.751     3.045    design_1_i/cnn_0/inst/pset0/clk
    SLICE_X20Y12         FDCE                                         r  design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12         FDCE (Prop_fdce_C_Q)         0.518     3.563 r  design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/Q
                         net (fo=9, routed)           0.413     3.976    design_1_i/cnn_0/inst/eras0/Q[8]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     8.012 r  design_1_i/cnn_0/inst/eras0/done3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.014    design_1_i/cnn_0/inst/eras0/done3__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.532 r  design_1_i/cnn_0/inst/eras0/done3__1/P[0]
                         net (fo=2, routed)           0.878    10.410    design_1_i/cnn_0/inst/eras0/done3__1_n_105
    SLICE_X14Y13         LUT2 (Prop_lut2_I0_O)        0.124    10.534 r  design_1_i/cnn_0/inst/eras0/done2_i_19/O
                         net (fo=1, routed)           0.000    10.534    design_1_i/cnn_0/inst/eras0/done2_i_19_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.067 r  design_1_i/cnn_0/inst/eras0/done2_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.067    design_1_i/cnn_0/inst/eras0/done2_i_4_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  design_1_i/cnn_0/inst/eras0/done2_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.184    design_1_i/cnn_0/inst/eras0/done2_i_3_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.301 r  design_1_i/cnn_0/inst/eras0/done2_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.301    design_1_i/cnn_0/inst/eras0/done2_i_2_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.624 r  design_1_i/cnn_0/inst/eras0/done2_i_1/O[1]
                         net (fo=1, routed)           0.682    12.307    design_1_i/cnn_0/inst/eras0/done2_i_1_n_6
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.838    16.145 r  design_1_i/cnn_0/inst/eras0/done2/P[0]
                         net (fo=1, routed)           0.920    17.065    design_1_i/cnn_0/inst/eras0/done2_n_105
    SLICE_X12Y13         LUT2 (Prop_lut2_I1_O)        0.124    17.189 r  design_1_i/cnn_0/inst/eras0/in_wa[31]_i_75/O
                         net (fo=1, routed)           0.000    17.189    design_1_i/cnn_0/inst/eras0/in_wa[31]_i_75_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.722 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.722    design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_40_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.961 f  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_33/O[2]
                         net (fo=2, routed)           0.611    18.572    design_1_i/cnn_0/inst_n_5
    SLICE_X10Y15         LUT1 (Prop_lut1_I0_O)        0.301    18.873 r  design_1_i/cnn_0/in_wa[31]_i_36/O
                         net (fo=1, routed)           0.000    18.873    design_1_i/cnn_0/inst/eras0/done2__1_1[1]
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.406 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.406    design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_16_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.729 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_15/O[1]
                         net (fo=1, routed)           0.692    20.422    design_1_i/cnn_0/inst/eras0/done1[26]
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.306    20.728 r  design_1_i/cnn_0/inst/eras0/in_wa[31]_i_8/O
                         net (fo=1, routed)           0.000    20.728    design_1_i/cnn_0/inst/eras0/in_wa[31]_i_8_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    21.264 f  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_4/CO[2]
                         net (fo=34, routed)          0.696    21.960    design_1_i/cnn_0/inst/eras0/CO[0]
    SLICE_X9Y16          LUT2 (Prop_lut2_I1_O)        0.313    22.273 r  design_1_i/cnn_0/inst/eras0/in_wa[24]_i_1/O
                         net (fo=1, routed)           0.000    22.273    design_1_i/cnn_0/inst/eras0/p_1_in[24]
    SLICE_X9Y16          FDCE                                         r  design_1_i/cnn_0/inst/eras0/in_wa_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.573    22.753    design_1_i/cnn_0/inst/eras0/clk
    SLICE_X9Y16          FDCE                                         r  design_1_i/cnn_0/inst/eras0/in_wa_reg[24]/C
                         clock pessimism              0.230    22.982    
                         clock uncertainty           -0.302    22.680    
    SLICE_X9Y16          FDCE (Setup_fdce_C_D)        0.031    22.711    design_1_i/cnn_0/inst/eras0/in_wa_reg[24]
  -------------------------------------------------------------------
                         required time                         22.711    
                         arrival time                         -22.273    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/eras0/in_wa_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.219ns  (logic 14.332ns (74.571%)  route 4.887ns (25.429%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=3 LUT1=1 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 22.751 - 20.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.751     3.045    design_1_i/cnn_0/inst/pset0/clk
    SLICE_X20Y12         FDCE                                         r  design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12         FDCE (Prop_fdce_C_Q)         0.518     3.563 r  design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/Q
                         net (fo=9, routed)           0.413     3.976    design_1_i/cnn_0/inst/eras0/Q[8]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     8.012 r  design_1_i/cnn_0/inst/eras0/done3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.014    design_1_i/cnn_0/inst/eras0/done3__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.532 r  design_1_i/cnn_0/inst/eras0/done3__1/P[0]
                         net (fo=2, routed)           0.878    10.410    design_1_i/cnn_0/inst/eras0/done3__1_n_105
    SLICE_X14Y13         LUT2 (Prop_lut2_I0_O)        0.124    10.534 r  design_1_i/cnn_0/inst/eras0/done2_i_19/O
                         net (fo=1, routed)           0.000    10.534    design_1_i/cnn_0/inst/eras0/done2_i_19_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.067 r  design_1_i/cnn_0/inst/eras0/done2_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.067    design_1_i/cnn_0/inst/eras0/done2_i_4_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  design_1_i/cnn_0/inst/eras0/done2_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.184    design_1_i/cnn_0/inst/eras0/done2_i_3_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.301 r  design_1_i/cnn_0/inst/eras0/done2_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.301    design_1_i/cnn_0/inst/eras0/done2_i_2_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.624 r  design_1_i/cnn_0/inst/eras0/done2_i_1/O[1]
                         net (fo=1, routed)           0.682    12.307    design_1_i/cnn_0/inst/eras0/done2_i_1_n_6
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.838    16.145 r  design_1_i/cnn_0/inst/eras0/done2/P[0]
                         net (fo=1, routed)           0.920    17.065    design_1_i/cnn_0/inst/eras0/done2_n_105
    SLICE_X12Y13         LUT2 (Prop_lut2_I1_O)        0.124    17.189 r  design_1_i/cnn_0/inst/eras0/in_wa[31]_i_75/O
                         net (fo=1, routed)           0.000    17.189    design_1_i/cnn_0/inst/eras0/in_wa[31]_i_75_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.722 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.722    design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_40_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.961 f  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_33/O[2]
                         net (fo=2, routed)           0.611    18.572    design_1_i/cnn_0/inst_n_5
    SLICE_X10Y15         LUT1 (Prop_lut1_I0_O)        0.301    18.873 r  design_1_i/cnn_0/in_wa[31]_i_36/O
                         net (fo=1, routed)           0.000    18.873    design_1_i/cnn_0/inst/eras0/done2__1_1[1]
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.406 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.406    design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_16_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.729 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_15/O[1]
                         net (fo=1, routed)           0.692    20.422    design_1_i/cnn_0/inst/eras0/done1[26]
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.306    20.728 r  design_1_i/cnn_0/inst/eras0/in_wa[31]_i_8/O
                         net (fo=1, routed)           0.000    20.728    design_1_i/cnn_0/inst/eras0/in_wa[31]_i_8_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    21.264 f  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_4/CO[2]
                         net (fo=34, routed)          0.687    21.951    design_1_i/cnn_0/inst/eras0/CO[0]
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.313    22.264 r  design_1_i/cnn_0/inst/eras0/in_wa[30]_i_1/O
                         net (fo=1, routed)           0.000    22.264    design_1_i/cnn_0/inst/eras0/p_1_in[30]
    SLICE_X9Y17          FDCE                                         r  design_1_i/cnn_0/inst/eras0/in_wa_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.572    22.751    design_1_i/cnn_0/inst/eras0/clk
    SLICE_X9Y17          FDCE                                         r  design_1_i/cnn_0/inst/eras0/in_wa_reg[30]/C
                         clock pessimism              0.230    22.981    
                         clock uncertainty           -0.302    22.679    
    SLICE_X9Y17          FDCE (Setup_fdce_C_D)        0.031    22.710    design_1_i/cnn_0/inst/eras0/in_wa_reg[30]
  -------------------------------------------------------------------
                         required time                         22.710    
                         arrival time                         -22.264    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/eras0/in_wa_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.215ns  (logic 14.332ns (74.586%)  route 4.883ns (25.414%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=3 LUT1=1 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 22.753 - 20.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.751     3.045    design_1_i/cnn_0/inst/pset0/clk
    SLICE_X20Y12         FDCE                                         r  design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12         FDCE (Prop_fdce_C_Q)         0.518     3.563 r  design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/Q
                         net (fo=9, routed)           0.413     3.976    design_1_i/cnn_0/inst/eras0/Q[8]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     8.012 r  design_1_i/cnn_0/inst/eras0/done3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.014    design_1_i/cnn_0/inst/eras0/done3__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.532 r  design_1_i/cnn_0/inst/eras0/done3__1/P[0]
                         net (fo=2, routed)           0.878    10.410    design_1_i/cnn_0/inst/eras0/done3__1_n_105
    SLICE_X14Y13         LUT2 (Prop_lut2_I0_O)        0.124    10.534 r  design_1_i/cnn_0/inst/eras0/done2_i_19/O
                         net (fo=1, routed)           0.000    10.534    design_1_i/cnn_0/inst/eras0/done2_i_19_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.067 r  design_1_i/cnn_0/inst/eras0/done2_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.067    design_1_i/cnn_0/inst/eras0/done2_i_4_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  design_1_i/cnn_0/inst/eras0/done2_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.184    design_1_i/cnn_0/inst/eras0/done2_i_3_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.301 r  design_1_i/cnn_0/inst/eras0/done2_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.301    design_1_i/cnn_0/inst/eras0/done2_i_2_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.624 r  design_1_i/cnn_0/inst/eras0/done2_i_1/O[1]
                         net (fo=1, routed)           0.682    12.307    design_1_i/cnn_0/inst/eras0/done2_i_1_n_6
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.838    16.145 r  design_1_i/cnn_0/inst/eras0/done2/P[0]
                         net (fo=1, routed)           0.920    17.065    design_1_i/cnn_0/inst/eras0/done2_n_105
    SLICE_X12Y13         LUT2 (Prop_lut2_I1_O)        0.124    17.189 r  design_1_i/cnn_0/inst/eras0/in_wa[31]_i_75/O
                         net (fo=1, routed)           0.000    17.189    design_1_i/cnn_0/inst/eras0/in_wa[31]_i_75_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.722 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.722    design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_40_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.961 f  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_33/O[2]
                         net (fo=2, routed)           0.611    18.572    design_1_i/cnn_0/inst_n_5
    SLICE_X10Y15         LUT1 (Prop_lut1_I0_O)        0.301    18.873 r  design_1_i/cnn_0/in_wa[31]_i_36/O
                         net (fo=1, routed)           0.000    18.873    design_1_i/cnn_0/inst/eras0/done2__1_1[1]
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.406 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.406    design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_16_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.729 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_15/O[1]
                         net (fo=1, routed)           0.692    20.422    design_1_i/cnn_0/inst/eras0/done1[26]
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.306    20.728 r  design_1_i/cnn_0/inst/eras0/in_wa[31]_i_8/O
                         net (fo=1, routed)           0.000    20.728    design_1_i/cnn_0/inst/eras0/in_wa[31]_i_8_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    21.264 f  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_4/CO[2]
                         net (fo=34, routed)          0.683    21.947    design_1_i/cnn_0/inst/eras0/CO[0]
    SLICE_X9Y16          LUT2 (Prop_lut2_I1_O)        0.313    22.260 r  design_1_i/cnn_0/inst/eras0/in_wa[26]_i_1/O
                         net (fo=1, routed)           0.000    22.260    design_1_i/cnn_0/inst/eras0/p_1_in[26]
    SLICE_X9Y16          FDCE                                         r  design_1_i/cnn_0/inst/eras0/in_wa_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.573    22.753    design_1_i/cnn_0/inst/eras0/clk
    SLICE_X9Y16          FDCE                                         r  design_1_i/cnn_0/inst/eras0/in_wa_reg[26]/C
                         clock pessimism              0.230    22.982    
                         clock uncertainty           -0.302    22.680    
    SLICE_X9Y16          FDCE (Setup_fdce_C_D)        0.032    22.712    design_1_i/cnn_0/inst/eras0/in_wa_reg[26]
  -------------------------------------------------------------------
                         required time                         22.712    
                         arrival time                         -22.260    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/eras0/in_wa_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.252ns  (logic 14.332ns (74.443%)  route 4.920ns (25.557%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=3 LUT1=1 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 22.753 - 20.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.751     3.045    design_1_i/cnn_0/inst/pset0/clk
    SLICE_X20Y12         FDCE                                         r  design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12         FDCE (Prop_fdce_C_Q)         0.518     3.563 r  design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/Q
                         net (fo=9, routed)           0.413     3.976    design_1_i/cnn_0/inst/eras0/Q[8]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     8.012 r  design_1_i/cnn_0/inst/eras0/done3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.014    design_1_i/cnn_0/inst/eras0/done3__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.532 r  design_1_i/cnn_0/inst/eras0/done3__1/P[0]
                         net (fo=2, routed)           0.878    10.410    design_1_i/cnn_0/inst/eras0/done3__1_n_105
    SLICE_X14Y13         LUT2 (Prop_lut2_I0_O)        0.124    10.534 r  design_1_i/cnn_0/inst/eras0/done2_i_19/O
                         net (fo=1, routed)           0.000    10.534    design_1_i/cnn_0/inst/eras0/done2_i_19_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.067 r  design_1_i/cnn_0/inst/eras0/done2_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.067    design_1_i/cnn_0/inst/eras0/done2_i_4_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  design_1_i/cnn_0/inst/eras0/done2_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.184    design_1_i/cnn_0/inst/eras0/done2_i_3_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.301 r  design_1_i/cnn_0/inst/eras0/done2_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.301    design_1_i/cnn_0/inst/eras0/done2_i_2_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.624 r  design_1_i/cnn_0/inst/eras0/done2_i_1/O[1]
                         net (fo=1, routed)           0.682    12.307    design_1_i/cnn_0/inst/eras0/done2_i_1_n_6
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.838    16.145 r  design_1_i/cnn_0/inst/eras0/done2/P[0]
                         net (fo=1, routed)           0.920    17.065    design_1_i/cnn_0/inst/eras0/done2_n_105
    SLICE_X12Y13         LUT2 (Prop_lut2_I1_O)        0.124    17.189 r  design_1_i/cnn_0/inst/eras0/in_wa[31]_i_75/O
                         net (fo=1, routed)           0.000    17.189    design_1_i/cnn_0/inst/eras0/in_wa[31]_i_75_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.722 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.722    design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_40_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.961 f  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_33/O[2]
                         net (fo=2, routed)           0.611    18.572    design_1_i/cnn_0/inst_n_5
    SLICE_X10Y15         LUT1 (Prop_lut1_I0_O)        0.301    18.873 r  design_1_i/cnn_0/in_wa[31]_i_36/O
                         net (fo=1, routed)           0.000    18.873    design_1_i/cnn_0/inst/eras0/done2__1_1[1]
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.406 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.406    design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_16_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.729 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_15/O[1]
                         net (fo=1, routed)           0.692    20.422    design_1_i/cnn_0/inst/eras0/done1[26]
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.306    20.728 r  design_1_i/cnn_0/inst/eras0/in_wa[31]_i_8/O
                         net (fo=1, routed)           0.000    20.728    design_1_i/cnn_0/inst/eras0/in_wa[31]_i_8_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    21.264 f  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_4/CO[2]
                         net (fo=34, routed)          0.720    21.984    design_1_i/cnn_0/inst/eras0/CO[0]
    SLICE_X8Y15          LUT2 (Prop_lut2_I1_O)        0.313    22.297 r  design_1_i/cnn_0/inst/eras0/in_wa[8]_i_1/O
                         net (fo=1, routed)           0.000    22.297    design_1_i/cnn_0/inst/eras0/p_1_in[8]
    SLICE_X8Y15          FDCE                                         r  design_1_i/cnn_0/inst/eras0/in_wa_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.574    22.753    design_1_i/cnn_0/inst/eras0/clk
    SLICE_X8Y15          FDCE                                         r  design_1_i/cnn_0/inst/eras0/in_wa_reg[8]/C
                         clock pessimism              0.230    22.983    
                         clock uncertainty           -0.302    22.681    
    SLICE_X8Y15          FDCE (Setup_fdce_C_D)        0.079    22.760    design_1_i/cnn_0/inst/eras0/in_wa_reg[8]
  -------------------------------------------------------------------
                         required time                         22.760    
                         arrival time                         -22.297    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/eras0/in_wa_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.248ns  (logic 14.332ns (74.459%)  route 4.916ns (25.541%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=3 LUT1=1 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 22.753 - 20.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.751     3.045    design_1_i/cnn_0/inst/pset0/clk
    SLICE_X20Y12         FDCE                                         r  design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12         FDCE (Prop_fdce_C_Q)         0.518     3.563 r  design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/Q
                         net (fo=9, routed)           0.413     3.976    design_1_i/cnn_0/inst/eras0/Q[8]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     8.012 r  design_1_i/cnn_0/inst/eras0/done3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.014    design_1_i/cnn_0/inst/eras0/done3__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.532 r  design_1_i/cnn_0/inst/eras0/done3__1/P[0]
                         net (fo=2, routed)           0.878    10.410    design_1_i/cnn_0/inst/eras0/done3__1_n_105
    SLICE_X14Y13         LUT2 (Prop_lut2_I0_O)        0.124    10.534 r  design_1_i/cnn_0/inst/eras0/done2_i_19/O
                         net (fo=1, routed)           0.000    10.534    design_1_i/cnn_0/inst/eras0/done2_i_19_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.067 r  design_1_i/cnn_0/inst/eras0/done2_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.067    design_1_i/cnn_0/inst/eras0/done2_i_4_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  design_1_i/cnn_0/inst/eras0/done2_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.184    design_1_i/cnn_0/inst/eras0/done2_i_3_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.301 r  design_1_i/cnn_0/inst/eras0/done2_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.301    design_1_i/cnn_0/inst/eras0/done2_i_2_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.624 r  design_1_i/cnn_0/inst/eras0/done2_i_1/O[1]
                         net (fo=1, routed)           0.682    12.307    design_1_i/cnn_0/inst/eras0/done2_i_1_n_6
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.838    16.145 r  design_1_i/cnn_0/inst/eras0/done2/P[0]
                         net (fo=1, routed)           0.920    17.065    design_1_i/cnn_0/inst/eras0/done2_n_105
    SLICE_X12Y13         LUT2 (Prop_lut2_I1_O)        0.124    17.189 r  design_1_i/cnn_0/inst/eras0/in_wa[31]_i_75/O
                         net (fo=1, routed)           0.000    17.189    design_1_i/cnn_0/inst/eras0/in_wa[31]_i_75_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.722 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.722    design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_40_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.961 f  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_33/O[2]
                         net (fo=2, routed)           0.611    18.572    design_1_i/cnn_0/inst_n_5
    SLICE_X10Y15         LUT1 (Prop_lut1_I0_O)        0.301    18.873 r  design_1_i/cnn_0/in_wa[31]_i_36/O
                         net (fo=1, routed)           0.000    18.873    design_1_i/cnn_0/inst/eras0/done2__1_1[1]
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.406 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.406    design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_16_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.729 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_15/O[1]
                         net (fo=1, routed)           0.692    20.422    design_1_i/cnn_0/inst/eras0/done1[26]
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.306    20.728 r  design_1_i/cnn_0/inst/eras0/in_wa[31]_i_8/O
                         net (fo=1, routed)           0.000    20.728    design_1_i/cnn_0/inst/eras0/in_wa[31]_i_8_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    21.264 f  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_4/CO[2]
                         net (fo=34, routed)          0.716    21.980    design_1_i/cnn_0/inst/eras0/CO[0]
    SLICE_X8Y15          LUT2 (Prop_lut2_I1_O)        0.313    22.293 r  design_1_i/cnn_0/inst/eras0/in_wa[14]_i_1/O
                         net (fo=1, routed)           0.000    22.293    design_1_i/cnn_0/inst/eras0/p_1_in[14]
    SLICE_X8Y15          FDCE                                         r  design_1_i/cnn_0/inst/eras0/in_wa_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.574    22.753    design_1_i/cnn_0/inst/eras0/clk
    SLICE_X8Y15          FDCE                                         r  design_1_i/cnn_0/inst/eras0/in_wa_reg[14]/C
                         clock pessimism              0.230    22.983    
                         clock uncertainty           -0.302    22.681    
    SLICE_X8Y15          FDCE (Setup_fdce_C_D)        0.079    22.760    design_1_i/cnn_0/inst/eras0/in_wa_reg[14]
  -------------------------------------------------------------------
                         required time                         22.760    
                         arrival time                         -22.293    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/eras0/in_wa_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.224ns  (logic 14.328ns (74.531%)  route 4.896ns (25.469%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=3 LUT1=1 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 22.753 - 20.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.751     3.045    design_1_i/cnn_0/inst/pset0/clk
    SLICE_X20Y12         FDCE                                         r  design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12         FDCE (Prop_fdce_C_Q)         0.518     3.563 r  design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/Q
                         net (fo=9, routed)           0.413     3.976    design_1_i/cnn_0/inst/eras0/Q[8]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     8.012 r  design_1_i/cnn_0/inst/eras0/done3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.014    design_1_i/cnn_0/inst/eras0/done3__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.532 r  design_1_i/cnn_0/inst/eras0/done3__1/P[0]
                         net (fo=2, routed)           0.878    10.410    design_1_i/cnn_0/inst/eras0/done3__1_n_105
    SLICE_X14Y13         LUT2 (Prop_lut2_I0_O)        0.124    10.534 r  design_1_i/cnn_0/inst/eras0/done2_i_19/O
                         net (fo=1, routed)           0.000    10.534    design_1_i/cnn_0/inst/eras0/done2_i_19_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.067 r  design_1_i/cnn_0/inst/eras0/done2_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.067    design_1_i/cnn_0/inst/eras0/done2_i_4_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  design_1_i/cnn_0/inst/eras0/done2_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.184    design_1_i/cnn_0/inst/eras0/done2_i_3_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.301 r  design_1_i/cnn_0/inst/eras0/done2_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.301    design_1_i/cnn_0/inst/eras0/done2_i_2_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.624 r  design_1_i/cnn_0/inst/eras0/done2_i_1/O[1]
                         net (fo=1, routed)           0.682    12.307    design_1_i/cnn_0/inst/eras0/done2_i_1_n_6
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.838    16.145 r  design_1_i/cnn_0/inst/eras0/done2/P[0]
                         net (fo=1, routed)           0.920    17.065    design_1_i/cnn_0/inst/eras0/done2_n_105
    SLICE_X12Y13         LUT2 (Prop_lut2_I1_O)        0.124    17.189 r  design_1_i/cnn_0/inst/eras0/in_wa[31]_i_75/O
                         net (fo=1, routed)           0.000    17.189    design_1_i/cnn_0/inst/eras0/in_wa[31]_i_75_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.722 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.722    design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_40_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.961 f  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_33/O[2]
                         net (fo=2, routed)           0.611    18.572    design_1_i/cnn_0/inst_n_5
    SLICE_X10Y15         LUT1 (Prop_lut1_I0_O)        0.301    18.873 r  design_1_i/cnn_0/in_wa[31]_i_36/O
                         net (fo=1, routed)           0.000    18.873    design_1_i/cnn_0/inst/eras0/done2__1_1[1]
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.406 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.406    design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_16_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.729 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_15/O[1]
                         net (fo=1, routed)           0.692    20.422    design_1_i/cnn_0/inst/eras0/done1[26]
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.306    20.728 r  design_1_i/cnn_0/inst/eras0/in_wa[31]_i_8/O
                         net (fo=1, routed)           0.000    20.728    design_1_i/cnn_0/inst/eras0/in_wa[31]_i_8_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    21.264 f  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_4/CO[2]
                         net (fo=34, routed)          0.696    21.960    design_1_i/cnn_0/inst/eras0/CO[0]
    SLICE_X9Y16          LUT2 (Prop_lut2_I1_O)        0.309    22.269 r  design_1_i/cnn_0/inst/eras0/in_wa[25]_i_1/O
                         net (fo=1, routed)           0.000    22.269    design_1_i/cnn_0/inst/eras0/p_1_in[25]
    SLICE_X9Y16          FDCE                                         r  design_1_i/cnn_0/inst/eras0/in_wa_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.573    22.753    design_1_i/cnn_0/inst/eras0/clk
    SLICE_X9Y16          FDCE                                         r  design_1_i/cnn_0/inst/eras0/in_wa_reg[25]/C
                         clock pessimism              0.230    22.982    
                         clock uncertainty           -0.302    22.680    
    SLICE_X9Y16          FDCE (Setup_fdce_C_D)        0.075    22.755    design_1_i/cnn_0/inst/eras0/in_wa_reg[25]
  -------------------------------------------------------------------
                         required time                         22.755    
                         arrival time                         -22.269    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/eras0/in_wa_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.214ns  (logic 14.327ns (74.564%)  route 4.887ns (25.436%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=3 LUT1=1 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 22.751 - 20.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.751     3.045    design_1_i/cnn_0/inst/pset0/clk
    SLICE_X20Y12         FDCE                                         r  design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12         FDCE (Prop_fdce_C_Q)         0.518     3.563 r  design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/Q
                         net (fo=9, routed)           0.413     3.976    design_1_i/cnn_0/inst/eras0/Q[8]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     8.012 r  design_1_i/cnn_0/inst/eras0/done3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.014    design_1_i/cnn_0/inst/eras0/done3__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.532 r  design_1_i/cnn_0/inst/eras0/done3__1/P[0]
                         net (fo=2, routed)           0.878    10.410    design_1_i/cnn_0/inst/eras0/done3__1_n_105
    SLICE_X14Y13         LUT2 (Prop_lut2_I0_O)        0.124    10.534 r  design_1_i/cnn_0/inst/eras0/done2_i_19/O
                         net (fo=1, routed)           0.000    10.534    design_1_i/cnn_0/inst/eras0/done2_i_19_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.067 r  design_1_i/cnn_0/inst/eras0/done2_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.067    design_1_i/cnn_0/inst/eras0/done2_i_4_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  design_1_i/cnn_0/inst/eras0/done2_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.184    design_1_i/cnn_0/inst/eras0/done2_i_3_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.301 r  design_1_i/cnn_0/inst/eras0/done2_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.301    design_1_i/cnn_0/inst/eras0/done2_i_2_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.624 r  design_1_i/cnn_0/inst/eras0/done2_i_1/O[1]
                         net (fo=1, routed)           0.682    12.307    design_1_i/cnn_0/inst/eras0/done2_i_1_n_6
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.838    16.145 r  design_1_i/cnn_0/inst/eras0/done2/P[0]
                         net (fo=1, routed)           0.920    17.065    design_1_i/cnn_0/inst/eras0/done2_n_105
    SLICE_X12Y13         LUT2 (Prop_lut2_I1_O)        0.124    17.189 r  design_1_i/cnn_0/inst/eras0/in_wa[31]_i_75/O
                         net (fo=1, routed)           0.000    17.189    design_1_i/cnn_0/inst/eras0/in_wa[31]_i_75_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.722 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.722    design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_40_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.961 f  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_33/O[2]
                         net (fo=2, routed)           0.611    18.572    design_1_i/cnn_0/inst_n_5
    SLICE_X10Y15         LUT1 (Prop_lut1_I0_O)        0.301    18.873 r  design_1_i/cnn_0/in_wa[31]_i_36/O
                         net (fo=1, routed)           0.000    18.873    design_1_i/cnn_0/inst/eras0/done2__1_1[1]
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.406 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.406    design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_16_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.729 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_15/O[1]
                         net (fo=1, routed)           0.692    20.422    design_1_i/cnn_0/inst/eras0/done1[26]
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.306    20.728 r  design_1_i/cnn_0/inst/eras0/in_wa[31]_i_8/O
                         net (fo=1, routed)           0.000    20.728    design_1_i/cnn_0/inst/eras0/in_wa[31]_i_8_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    21.264 f  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_4/CO[2]
                         net (fo=34, routed)          0.687    21.951    design_1_i/cnn_0/inst/eras0/CO[0]
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.308    22.259 r  design_1_i/cnn_0/inst/eras0/in_wa[31]_i_2/O
                         net (fo=1, routed)           0.000    22.259    design_1_i/cnn_0/inst/eras0/p_1_in[31]
    SLICE_X9Y17          FDCE                                         r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.572    22.751    design_1_i/cnn_0/inst/eras0/clk
    SLICE_X9Y17          FDCE                                         r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]/C
                         clock pessimism              0.230    22.981    
                         clock uncertainty           -0.302    22.679    
    SLICE_X9Y17          FDCE (Setup_fdce_C_D)        0.075    22.754    design_1_i/cnn_0/inst/eras0/in_wa_reg[31]
  -------------------------------------------------------------------
                         required time                         22.754    
                         arrival time                         -22.259    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/eras0/in_wa_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.219ns  (logic 14.332ns (74.570%)  route 4.887ns (25.430%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=3 LUT1=1 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 22.754 - 20.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.751     3.045    design_1_i/cnn_0/inst/pset0/clk
    SLICE_X20Y12         FDCE                                         r  design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12         FDCE (Prop_fdce_C_Q)         0.518     3.563 r  design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/Q
                         net (fo=9, routed)           0.413     3.976    design_1_i/cnn_0/inst/eras0/Q[8]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     8.012 r  design_1_i/cnn_0/inst/eras0/done3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.014    design_1_i/cnn_0/inst/eras0/done3__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.532 r  design_1_i/cnn_0/inst/eras0/done3__1/P[0]
                         net (fo=2, routed)           0.878    10.410    design_1_i/cnn_0/inst/eras0/done3__1_n_105
    SLICE_X14Y13         LUT2 (Prop_lut2_I0_O)        0.124    10.534 r  design_1_i/cnn_0/inst/eras0/done2_i_19/O
                         net (fo=1, routed)           0.000    10.534    design_1_i/cnn_0/inst/eras0/done2_i_19_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.067 r  design_1_i/cnn_0/inst/eras0/done2_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.067    design_1_i/cnn_0/inst/eras0/done2_i_4_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  design_1_i/cnn_0/inst/eras0/done2_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.184    design_1_i/cnn_0/inst/eras0/done2_i_3_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.301 r  design_1_i/cnn_0/inst/eras0/done2_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.301    design_1_i/cnn_0/inst/eras0/done2_i_2_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.624 r  design_1_i/cnn_0/inst/eras0/done2_i_1/O[1]
                         net (fo=1, routed)           0.682    12.307    design_1_i/cnn_0/inst/eras0/done2_i_1_n_6
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.838    16.145 r  design_1_i/cnn_0/inst/eras0/done2/P[0]
                         net (fo=1, routed)           0.920    17.065    design_1_i/cnn_0/inst/eras0/done2_n_105
    SLICE_X12Y13         LUT2 (Prop_lut2_I1_O)        0.124    17.189 r  design_1_i/cnn_0/inst/eras0/in_wa[31]_i_75/O
                         net (fo=1, routed)           0.000    17.189    design_1_i/cnn_0/inst/eras0/in_wa[31]_i_75_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.722 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.722    design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_40_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.961 f  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_33/O[2]
                         net (fo=2, routed)           0.611    18.572    design_1_i/cnn_0/inst_n_5
    SLICE_X10Y15         LUT1 (Prop_lut1_I0_O)        0.301    18.873 r  design_1_i/cnn_0/in_wa[31]_i_36/O
                         net (fo=1, routed)           0.000    18.873    design_1_i/cnn_0/inst/eras0/done2__1_1[1]
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.406 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.406    design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_16_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.729 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_15/O[1]
                         net (fo=1, routed)           0.692    20.422    design_1_i/cnn_0/inst/eras0/done1[26]
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.306    20.728 r  design_1_i/cnn_0/inst/eras0/in_wa[31]_i_8/O
                         net (fo=1, routed)           0.000    20.728    design_1_i/cnn_0/inst/eras0/in_wa[31]_i_8_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    21.264 f  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_4/CO[2]
                         net (fo=34, routed)          0.688    21.951    design_1_i/cnn_0/inst/eras0/CO[0]
    SLICE_X8Y13          LUT2 (Prop_lut2_I1_O)        0.313    22.264 r  design_1_i/cnn_0/inst/eras0/in_wa[6]_i_1/O
                         net (fo=1, routed)           0.000    22.264    design_1_i/cnn_0/inst/eras0/p_1_in[6]
    SLICE_X8Y13          FDCE                                         r  design_1_i/cnn_0/inst/eras0/in_wa_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.575    22.754    design_1_i/cnn_0/inst/eras0/clk
    SLICE_X8Y13          FDCE                                         r  design_1_i/cnn_0/inst/eras0/in_wa_reg[6]/C
                         clock pessimism              0.230    22.984    
                         clock uncertainty           -0.302    22.682    
    SLICE_X8Y13          FDCE (Setup_fdce_C_D)        0.081    22.763    design_1_i/cnn_0/inst/eras0/in_wa_reg[6]
  -------------------------------------------------------------------
                         required time                         22.763    
                         arrival time                         -22.264    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/eras0/in_wa_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.208ns  (logic 14.325ns (74.577%)  route 4.883ns (25.423%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=3 LUT1=1 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 22.753 - 20.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.751     3.045    design_1_i/cnn_0/inst/pset0/clk
    SLICE_X20Y12         FDCE                                         r  design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12         FDCE (Prop_fdce_C_Q)         0.518     3.563 r  design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/Q
                         net (fo=9, routed)           0.413     3.976    design_1_i/cnn_0/inst/eras0/Q[8]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     8.012 r  design_1_i/cnn_0/inst/eras0/done3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.014    design_1_i/cnn_0/inst/eras0/done3__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.532 r  design_1_i/cnn_0/inst/eras0/done3__1/P[0]
                         net (fo=2, routed)           0.878    10.410    design_1_i/cnn_0/inst/eras0/done3__1_n_105
    SLICE_X14Y13         LUT2 (Prop_lut2_I0_O)        0.124    10.534 r  design_1_i/cnn_0/inst/eras0/done2_i_19/O
                         net (fo=1, routed)           0.000    10.534    design_1_i/cnn_0/inst/eras0/done2_i_19_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.067 r  design_1_i/cnn_0/inst/eras0/done2_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.067    design_1_i/cnn_0/inst/eras0/done2_i_4_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  design_1_i/cnn_0/inst/eras0/done2_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.184    design_1_i/cnn_0/inst/eras0/done2_i_3_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.301 r  design_1_i/cnn_0/inst/eras0/done2_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.301    design_1_i/cnn_0/inst/eras0/done2_i_2_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.624 r  design_1_i/cnn_0/inst/eras0/done2_i_1/O[1]
                         net (fo=1, routed)           0.682    12.307    design_1_i/cnn_0/inst/eras0/done2_i_1_n_6
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.838    16.145 r  design_1_i/cnn_0/inst/eras0/done2/P[0]
                         net (fo=1, routed)           0.920    17.065    design_1_i/cnn_0/inst/eras0/done2_n_105
    SLICE_X12Y13         LUT2 (Prop_lut2_I1_O)        0.124    17.189 r  design_1_i/cnn_0/inst/eras0/in_wa[31]_i_75/O
                         net (fo=1, routed)           0.000    17.189    design_1_i/cnn_0/inst/eras0/in_wa[31]_i_75_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.722 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.722    design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_40_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.961 f  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_33/O[2]
                         net (fo=2, routed)           0.611    18.572    design_1_i/cnn_0/inst_n_5
    SLICE_X10Y15         LUT1 (Prop_lut1_I0_O)        0.301    18.873 r  design_1_i/cnn_0/in_wa[31]_i_36/O
                         net (fo=1, routed)           0.000    18.873    design_1_i/cnn_0/inst/eras0/done2__1_1[1]
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.406 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.406    design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_16_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.729 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_15/O[1]
                         net (fo=1, routed)           0.692    20.422    design_1_i/cnn_0/inst/eras0/done1[26]
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.306    20.728 r  design_1_i/cnn_0/inst/eras0/in_wa[31]_i_8/O
                         net (fo=1, routed)           0.000    20.728    design_1_i/cnn_0/inst/eras0/in_wa[31]_i_8_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    21.264 f  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_4/CO[2]
                         net (fo=34, routed)          0.683    21.947    design_1_i/cnn_0/inst/eras0/CO[0]
    SLICE_X9Y16          LUT2 (Prop_lut2_I1_O)        0.306    22.253 r  design_1_i/cnn_0/inst/eras0/in_wa[27]_i_1/O
                         net (fo=1, routed)           0.000    22.253    design_1_i/cnn_0/inst/eras0/p_1_in[27]
    SLICE_X9Y16          FDCE                                         r  design_1_i/cnn_0/inst/eras0/in_wa_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.573    22.753    design_1_i/cnn_0/inst/eras0/clk
    SLICE_X9Y16          FDCE                                         r  design_1_i/cnn_0/inst/eras0/in_wa_reg[27]/C
                         clock pessimism              0.230    22.982    
                         clock uncertainty           -0.302    22.680    
    SLICE_X9Y16          FDCE (Setup_fdce_C_D)        0.075    22.755    design_1_i/cnn_0/inst/eras0/in_wa_reg[27]
  -------------------------------------------------------------------
                         required time                         22.755    
                         arrival time                         -22.253    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/eras0/in_wa_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.208ns  (logic 14.332ns (74.613%)  route 4.876ns (25.387%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=3 LUT1=1 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 22.754 - 20.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.751     3.045    design_1_i/cnn_0/inst/pset0/clk
    SLICE_X20Y12         FDCE                                         r  design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12         FDCE (Prop_fdce_C_Q)         0.518     3.563 r  design_1_i/cnn_0/inst/pset0/sf_reg_reg[2][8]/Q
                         net (fo=9, routed)           0.413     3.976    design_1_i/cnn_0/inst/eras0/Q[8]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     8.012 r  design_1_i/cnn_0/inst/eras0/done3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.014    design_1_i/cnn_0/inst/eras0/done3__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.532 r  design_1_i/cnn_0/inst/eras0/done3__1/P[0]
                         net (fo=2, routed)           0.878    10.410    design_1_i/cnn_0/inst/eras0/done3__1_n_105
    SLICE_X14Y13         LUT2 (Prop_lut2_I0_O)        0.124    10.534 r  design_1_i/cnn_0/inst/eras0/done2_i_19/O
                         net (fo=1, routed)           0.000    10.534    design_1_i/cnn_0/inst/eras0/done2_i_19_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.067 r  design_1_i/cnn_0/inst/eras0/done2_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.067    design_1_i/cnn_0/inst/eras0/done2_i_4_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  design_1_i/cnn_0/inst/eras0/done2_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.184    design_1_i/cnn_0/inst/eras0/done2_i_3_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.301 r  design_1_i/cnn_0/inst/eras0/done2_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.301    design_1_i/cnn_0/inst/eras0/done2_i_2_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.624 r  design_1_i/cnn_0/inst/eras0/done2_i_1/O[1]
                         net (fo=1, routed)           0.682    12.307    design_1_i/cnn_0/inst/eras0/done2_i_1_n_6
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.838    16.145 r  design_1_i/cnn_0/inst/eras0/done2/P[0]
                         net (fo=1, routed)           0.920    17.065    design_1_i/cnn_0/inst/eras0/done2_n_105
    SLICE_X12Y13         LUT2 (Prop_lut2_I1_O)        0.124    17.189 r  design_1_i/cnn_0/inst/eras0/in_wa[31]_i_75/O
                         net (fo=1, routed)           0.000    17.189    design_1_i/cnn_0/inst/eras0/in_wa[31]_i_75_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.722 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.722    design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_40_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.961 f  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_33/O[2]
                         net (fo=2, routed)           0.611    18.572    design_1_i/cnn_0/inst_n_5
    SLICE_X10Y15         LUT1 (Prop_lut1_I0_O)        0.301    18.873 r  design_1_i/cnn_0/in_wa[31]_i_36/O
                         net (fo=1, routed)           0.000    18.873    design_1_i/cnn_0/inst/eras0/done2__1_1[1]
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.406 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.406    design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_16_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.729 r  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_15/O[1]
                         net (fo=1, routed)           0.692    20.422    design_1_i/cnn_0/inst/eras0/done1[26]
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.306    20.728 r  design_1_i/cnn_0/inst/eras0/in_wa[31]_i_8/O
                         net (fo=1, routed)           0.000    20.728    design_1_i/cnn_0/inst/eras0/in_wa[31]_i_8_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    21.264 f  design_1_i/cnn_0/inst/eras0/in_wa_reg[31]_i_4/CO[2]
                         net (fo=34, routed)          0.677    21.940    design_1_i/cnn_0/inst/eras0/CO[0]
    SLICE_X8Y13          LUT2 (Prop_lut2_I1_O)        0.313    22.253 r  design_1_i/cnn_0/inst/eras0/in_wa[10]_i_1/O
                         net (fo=1, routed)           0.000    22.253    design_1_i/cnn_0/inst/eras0/p_1_in[10]
    SLICE_X8Y13          FDCE                                         r  design_1_i/cnn_0/inst/eras0/in_wa_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.575    22.754    design_1_i/cnn_0/inst/eras0/clk
    SLICE_X8Y13          FDCE                                         r  design_1_i/cnn_0/inst/eras0/in_wa_reg[10]/C
                         clock pessimism              0.230    22.984    
                         clock uncertainty           -0.302    22.682    
    SLICE_X8Y13          FDCE (Setup_fdce_C_D)        0.077    22.759    design_1_i/cnn_0/inst/eras0/in_wa_reg[10]
  -------------------------------------------------------------------
                         required time                         22.759    
                         arrival time                         -22.253    
  -------------------------------------------------------------------
                         slack                                  0.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1085]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][7][userdata][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.148ns (46.619%)  route 0.169ns (53.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.578     0.914    design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/aclk
    SLICE_X58Y50         FDRE                                         r  design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1085]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDRE (Prop_fdre_C_Q)         0.148     1.062 r  design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1085]/Q
                         net (fo=2, routed)           0.169     1.231    design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_payld[44]
    SLICE_X57Y48         FDRE                                         r  design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][7][userdata][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.853     1.219    design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X57Y48         FDRE                                         r  design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][7][userdata][2]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X57Y48         FDRE (Hold_fdre_C_D)         0.018     1.207    design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][7][userdata][2]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.164ns (23.178%)  route 0.544ns (76.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.324ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.573     0.909    design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X58Y86         FDRE                                         r  design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/Q
                         net (fo=1, routed)           0.544     1.616    design_1_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y24         RAMB36E1                                     r  design_1_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.958     1.324    design_1_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  design_1_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.035     1.289    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.585    design_1_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.147%)  route 0.249ns (63.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.560     0.896    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X33Y36         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/Q
                         net (fo=1, routed)           0.249     1.286    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.872     1.238    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.280     0.958    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.254    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.480%)  route 0.251ns (60.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.557     0.893    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X50Y42         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][29]/Q
                         net (fo=1, routed)           0.251     1.308    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIC1
    SLICE_X46Y47         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.830     1.196    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X46Y47         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/CLK
                         clock pessimism             -0.035     1.161    
    SLICE_X46Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.275    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.569     0.905    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y71         FDRE                                         r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.217     1.263    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/ADDRD0
    SLICE_X66Y71         RAMD32                                       r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.836     1.202    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/WCLK
    SLICE_X66Y71         RAMD32                                       r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X66Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.228    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.569     0.905    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y71         FDRE                                         r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.217     1.263    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/ADDRD0
    SLICE_X66Y71         RAMD32                                       r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.836     1.202    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/WCLK
    SLICE_X66Y71         RAMD32                                       r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X66Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.228    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.569     0.905    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y71         FDRE                                         r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.217     1.263    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/ADDRD0
    SLICE_X66Y71         RAMD32                                       r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.836     1.202    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/WCLK
    SLICE_X66Y71         RAMD32                                       r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X66Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.228    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.569     0.905    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y71         FDRE                                         r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.217     1.263    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/ADDRD0
    SLICE_X66Y71         RAMD32                                       r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.836     1.202    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/WCLK
    SLICE_X66Y71         RAMD32                                       r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X66Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.228    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.569     0.905    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y71         FDRE                                         r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.217     1.263    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/ADDRD0
    SLICE_X66Y71         RAMD32                                       r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.836     1.202    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/WCLK
    SLICE_X66Y71         RAMD32                                       r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X66Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.228    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.569     0.905    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y71         FDRE                                         r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.217     1.263    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/ADDRD0
    SLICE_X66Y71         RAMD32                                       r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.836     1.202    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/WCLK
    SLICE_X66Y71         RAMD32                                       r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X66Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.228    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y11  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y11  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y20  design_1_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y20  design_1_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y0   design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y0   design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y21  design_1_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y21  design_1_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9   design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9   design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y61  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y61  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y61  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y61  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y61  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y61  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y61  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y61  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y51  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y51  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y66  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y66  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y66  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y66  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y66  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y66  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y66  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y66  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y67  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y67  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.805ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/pset0/sf_reg_reg[9][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.026ns  (logic 0.456ns (3.251%)  route 13.570ns (96.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 22.756 - 20.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.721     3.015    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X88Y92         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.456     3.471 f  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1139, routed)       13.570    17.041    design_1_i/cnn_0/inst/pset0/rst
    SLICE_X12Y12         FDCE                                         f  design_1_i/cnn_0/inst/pset0/sf_reg_reg[9][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.576    22.756    design_1_i/cnn_0/inst/pset0/clk
    SLICE_X12Y12         FDCE                                         r  design_1_i/cnn_0/inst/pset0/sf_reg_reg[9][4]/C
                         clock pessimism              0.115    22.870    
                         clock uncertainty           -0.302    22.568    
    SLICE_X12Y12         FDCE (Recov_fdce_C_CLR)     -0.319    22.249    design_1_i/cnn_0/inst/pset0/sf_reg_reg[9][4]
  -------------------------------------------------------------------
                         required time                         22.249    
                         arrival time                         -17.041    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/pset0/sf_reg_reg[9][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.933ns  (logic 0.456ns (3.273%)  route 13.477ns (96.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 22.754 - 20.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.721     3.015    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X88Y92         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.456     3.471 f  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1139, routed)       13.477    16.948    design_1_i/cnn_0/inst/pset0/rst
    SLICE_X12Y13         FDCE                                         f  design_1_i/cnn_0/inst/pset0/sf_reg_reg[9][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.575    22.754    design_1_i/cnn_0/inst/pset0/clk
    SLICE_X12Y13         FDCE                                         r  design_1_i/cnn_0/inst/pset0/sf_reg_reg[9][3]/C
                         clock pessimism              0.115    22.869    
                         clock uncertainty           -0.302    22.567    
    SLICE_X12Y13         FDCE (Recov_fdce_C_CLR)     -0.319    22.248    design_1_i/cnn_0/inst/pset0/sf_reg_reg[9][3]
  -------------------------------------------------------------------
                         required time                         22.248    
                         arrival time                         -16.948    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/pset0/sf_reg_reg[9][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.933ns  (logic 0.456ns (3.273%)  route 13.477ns (96.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 22.754 - 20.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.721     3.015    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X88Y92         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.456     3.471 f  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1139, routed)       13.477    16.948    design_1_i/cnn_0/inst/pset0/rst
    SLICE_X12Y13         FDCE                                         f  design_1_i/cnn_0/inst/pset0/sf_reg_reg[9][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.575    22.754    design_1_i/cnn_0/inst/pset0/clk
    SLICE_X12Y13         FDCE                                         r  design_1_i/cnn_0/inst/pset0/sf_reg_reg[9][5]/C
                         clock pessimism              0.115    22.869    
                         clock uncertainty           -0.302    22.567    
    SLICE_X12Y13         FDCE (Recov_fdce_C_CLR)     -0.319    22.248    design_1_i/cnn_0/inst/pset0/sf_reg_reg[9][5]
  -------------------------------------------------------------------
                         required time                         22.248    
                         arrival time                         -16.948    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/pset0/sf_reg_reg[9][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.933ns  (logic 0.456ns (3.273%)  route 13.477ns (96.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 22.754 - 20.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.721     3.015    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X88Y92         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.456     3.471 f  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1139, routed)       13.477    16.948    design_1_i/cnn_0/inst/pset0/rst
    SLICE_X12Y13         FDCE                                         f  design_1_i/cnn_0/inst/pset0/sf_reg_reg[9][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.575    22.754    design_1_i/cnn_0/inst/pset0/clk
    SLICE_X12Y13         FDCE                                         r  design_1_i/cnn_0/inst/pset0/sf_reg_reg[9][6]/C
                         clock pessimism              0.115    22.869    
                         clock uncertainty           -0.302    22.567    
    SLICE_X12Y13         FDCE (Recov_fdce_C_CLR)     -0.319    22.248    design_1_i/cnn_0/inst/pset0/sf_reg_reg[9][6]
  -------------------------------------------------------------------
                         required time                         22.248    
                         arrival time                         -16.948    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/pset0/sf_reg_reg[9][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.933ns  (logic 0.456ns (3.273%)  route 13.477ns (96.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 22.754 - 20.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.721     3.015    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X88Y92         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.456     3.471 f  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1139, routed)       13.477    16.948    design_1_i/cnn_0/inst/pset0/rst
    SLICE_X12Y13         FDCE                                         f  design_1_i/cnn_0/inst/pset0/sf_reg_reg[9][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.575    22.754    design_1_i/cnn_0/inst/pset0/clk
    SLICE_X12Y13         FDCE                                         r  design_1_i/cnn_0/inst/pset0/sf_reg_reg[9][7]/C
                         clock pessimism              0.115    22.869    
                         clock uncertainty           -0.302    22.567    
    SLICE_X12Y13         FDCE (Recov_fdce_C_CLR)     -0.319    22.248    design_1_i/cnn_0/inst/pset0/sf_reg_reg[9][7]
  -------------------------------------------------------------------
                         required time                         22.248    
                         arrival time                         -16.948    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/pset0/sf_reg_reg[9][8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.885ns  (logic 0.456ns (3.284%)  route 13.429ns (96.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 22.754 - 20.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.721     3.015    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X88Y92         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.456     3.471 f  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1139, routed)       13.429    16.900    design_1_i/cnn_0/inst/pset0/rst
    SLICE_X12Y14         FDCE                                         f  design_1_i/cnn_0/inst/pset0/sf_reg_reg[9][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.575    22.754    design_1_i/cnn_0/inst/pset0/clk
    SLICE_X12Y14         FDCE                                         r  design_1_i/cnn_0/inst/pset0/sf_reg_reg[9][8]/C
                         clock pessimism              0.115    22.869    
                         clock uncertainty           -0.302    22.567    
    SLICE_X12Y14         FDCE (Recov_fdce_C_CLR)     -0.319    22.248    design_1_i/cnn_0/inst/pset0/sf_reg_reg[9][8]
  -------------------------------------------------------------------
                         required time                         22.248    
                         arrival time                         -16.900    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/maxp0/loop0/nicc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.782ns  (logic 0.456ns (3.309%)  route 13.326ns (96.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 22.754 - 20.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.721     3.015    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X88Y92         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.456     3.471 f  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1139, routed)       13.326    16.797    design_1_i/cnn_0/inst/maxp0/loop0/rst
    SLICE_X17Y13         FDCE                                         f  design_1_i/cnn_0/inst/maxp0/loop0/nicc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.575    22.754    design_1_i/cnn_0/inst/maxp0/loop0/clk
    SLICE_X17Y13         FDCE                                         r  design_1_i/cnn_0/inst/maxp0/loop0/nicc_reg[2]/C
                         clock pessimism              0.115    22.869    
                         clock uncertainty           -0.302    22.567    
    SLICE_X17Y13         FDCE (Recov_fdce_C_CLR)     -0.405    22.162    design_1_i/cnn_0/inst/maxp0/loop0/nicc_reg[2]
  -------------------------------------------------------------------
                         required time                         22.162    
                         arrival time                         -16.797    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/maxp0/loop0/nicc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.782ns  (logic 0.456ns (3.309%)  route 13.326ns (96.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 22.754 - 20.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.721     3.015    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X88Y92         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.456     3.471 f  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1139, routed)       13.326    16.797    design_1_i/cnn_0/inst/maxp0/loop0/rst
    SLICE_X17Y13         FDCE                                         f  design_1_i/cnn_0/inst/maxp0/loop0/nicc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.575    22.754    design_1_i/cnn_0/inst/maxp0/loop0/clk
    SLICE_X17Y13         FDCE                                         r  design_1_i/cnn_0/inst/maxp0/loop0/nicc_reg[3]/C
                         clock pessimism              0.115    22.869    
                         clock uncertainty           -0.302    22.567    
    SLICE_X17Y13         FDCE (Recov_fdce_C_CLR)     -0.405    22.162    design_1_i/cnn_0/inst/maxp0/loop0/nicc_reg[3]
  -------------------------------------------------------------------
                         required time                         22.162    
                         arrival time                         -16.797    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/maxp0/addr0/in_addr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.748ns  (logic 0.456ns (3.317%)  route 13.292ns (96.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.721     3.015    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X88Y92         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.456     3.471 f  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1139, routed)       13.292    16.763    design_1_i/cnn_0/inst/maxp0/addr0/rst
    SLICE_X17Y6          FDCE                                         f  design_1_i/cnn_0/inst/maxp0/addr0/in_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.580    22.760    design_1_i/cnn_0/inst/maxp0/addr0/clk
    SLICE_X17Y6          FDCE                                         r  design_1_i/cnn_0/inst/maxp0/addr0/in_addr_reg[2]/C
                         clock pessimism              0.115    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X17Y6          FDCE (Recov_fdce_C_CLR)     -0.405    22.167    design_1_i/cnn_0/inst/maxp0/addr0/in_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                         -16.763    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/maxp0/addr0/in_addr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.748ns  (logic 0.456ns (3.317%)  route 13.292ns (96.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.721     3.015    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X88Y92         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.456     3.471 f  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1139, routed)       13.292    16.763    design_1_i/cnn_0/inst/maxp0/addr0/rst
    SLICE_X17Y6          FDCE                                         f  design_1_i/cnn_0/inst/maxp0/addr0/in_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       1.580    22.760    design_1_i/cnn_0/inst/maxp0/addr0/clk
    SLICE_X17Y6          FDCE                                         r  design_1_i/cnn_0/inst/maxp0/addr0/in_addr_reg[3]/C
                         clock pessimism              0.115    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X17Y6          FDCE (Recov_fdce_C_CLR)     -0.405    22.167    design_1_i/cnn_0/inst/maxp0/addr0/in_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                         -16.763    
  -------------------------------------------------------------------
                         slack                                  5.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/maxp0/unit0/r_in_data_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.141ns (18.011%)  route 0.642ns (81.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.582     0.918    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X88Y92         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1139, routed)        0.642     1.700    design_1_i/cnn_0/inst/maxp0/unit0/rst
    SLICE_X90Y76         FDCE                                         f  design_1_i/cnn_0/inst/maxp0/unit0/r_in_data_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.861     1.227    design_1_i/cnn_0/inst/maxp0/unit0/clk
    SLICE_X90Y76         FDCE                                         r  design_1_i/cnn_0/inst/maxp0/unit0/r_in_data_reg[27]/C
                         clock pessimism             -0.264     0.963    
    SLICE_X90Y76         FDCE (Remov_fdce_C_CLR)     -0.067     0.896    design_1_i/cnn_0/inst/maxp0/unit0/r_in_data_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/maxp0/unit0/r_in_data_reg[30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.141ns (12.988%)  route 0.945ns (87.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.582     0.918    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X88Y92         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1139, routed)        0.945     2.003    design_1_i/cnn_0/inst/maxp0/unit0/rst
    SLICE_X90Y62         FDCE                                         f  design_1_i/cnn_0/inst/maxp0/unit0/r_in_data_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.872     1.238    design_1_i/cnn_0/inst/maxp0/unit0/clk
    SLICE_X90Y62         FDCE                                         r  design_1_i/cnn_0/inst/maxp0/unit0/r_in_data_reg[30]/C
                         clock pessimism             -0.264     0.974    
    SLICE_X90Y62         FDCE (Remov_fdce_C_CLR)     -0.067     0.907    design_1_i/cnn_0/inst/maxp0/unit0/r_in_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/conv0/unit0/r_w_data_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.141ns (12.398%)  route 0.996ns (87.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.582     0.918    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X88Y92         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1139, routed)        0.996     2.055    design_1_i/cnn_0/inst/conv0/unit0/rst
    SLICE_X86Y68         FDCE                                         f  design_1_i/cnn_0/inst/conv0/unit0/r_w_data_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.844     1.210    design_1_i/cnn_0/inst/conv0/unit0/clk
    SLICE_X86Y68         FDCE                                         r  design_1_i/cnn_0/inst/conv0/unit0/r_w_data_reg[20]/C
                         clock pessimism             -0.264     0.946    
    SLICE_X86Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.879    design_1_i/cnn_0/inst/conv0/unit0/r_w_data_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.383ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/conv0/unit0/r_w_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.141ns (10.704%)  route 1.176ns (89.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.582     0.918    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X88Y92         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1139, routed)        1.176     2.235    design_1_i/cnn_0/inst/conv0/unit0/rst
    SLICE_X80Y69         FDCE                                         f  design_1_i/cnn_0/inst/conv0/unit0/r_w_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.842     1.208    design_1_i/cnn_0/inst/conv0/unit0/clk
    SLICE_X80Y69         FDCE                                         r  design_1_i/cnn_0/inst/conv0/unit0/r_w_data_reg[1]/C
                         clock pessimism             -0.264     0.944    
    SLICE_X80Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.852    design_1_i/cnn_0/inst/conv0/unit0/r_w_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.498ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/conv0/unit0/r_w_data_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.141ns (9.807%)  route 1.297ns (90.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.582     0.918    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X88Y92         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1139, routed)        1.297     2.355    design_1_i/cnn_0/inst/conv0/unit0/rst
    SLICE_X80Y62         FDCE                                         f  design_1_i/cnn_0/inst/conv0/unit0/r_w_data_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.848     1.214    design_1_i/cnn_0/inst/conv0/unit0/clk
    SLICE_X80Y62         FDCE                                         r  design_1_i/cnn_0/inst/conv0/unit0/r_w_data_reg[17]/C
                         clock pessimism             -0.264     0.950    
    SLICE_X80Y62         FDCE (Remov_fdce_C_CLR)     -0.092     0.858    design_1_i/cnn_0/inst/conv0/unit0/r_w_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.522ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/conv0/addr0/w_addr_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.141ns (8.389%)  route 1.540ns (91.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.582     0.918    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X88Y92         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1139, routed)        1.540     2.598    design_1_i/cnn_0/inst/conv0/addr0/rst
    SLICE_X36Y79         FDCE                                         f  design_1_i/cnn_0/inst/conv0/addr0/w_addr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.813     1.179    design_1_i/cnn_0/inst/conv0/addr0/clk
    SLICE_X36Y79         FDCE                                         r  design_1_i/cnn_0/inst/conv0/addr0/w_addr_reg[12]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X36Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.077    design_1_i/cnn_0/inst/conv0/addr0/w_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.522ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/conv0/addr0/w_addr_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.141ns (8.389%)  route 1.540ns (91.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.582     0.918    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X88Y92         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1139, routed)        1.540     2.598    design_1_i/cnn_0/inst/conv0/addr0/rst
    SLICE_X36Y79         FDCE                                         f  design_1_i/cnn_0/inst/conv0/addr0/w_addr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.813     1.179    design_1_i/cnn_0/inst/conv0/addr0/clk
    SLICE_X36Y79         FDCE                                         r  design_1_i/cnn_0/inst/conv0/addr0/w_addr_reg[13]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X36Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.077    design_1_i/cnn_0/inst/conv0/addr0/w_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.522ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/conv0/addr0/w_addr_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.141ns (8.389%)  route 1.540ns (91.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.582     0.918    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X88Y92         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1139, routed)        1.540     2.598    design_1_i/cnn_0/inst/conv0/addr0/rst
    SLICE_X36Y79         FDCE                                         f  design_1_i/cnn_0/inst/conv0/addr0/w_addr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.813     1.179    design_1_i/cnn_0/inst/conv0/addr0/clk
    SLICE_X36Y79         FDCE                                         r  design_1_i/cnn_0/inst/conv0/addr0/w_addr_reg[14]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X36Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.077    design_1_i/cnn_0/inst/conv0/addr0/w_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.522ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/conv0/addr0/w_addr_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.141ns (8.389%)  route 1.540ns (91.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.582     0.918    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X88Y92         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1139, routed)        1.540     2.598    design_1_i/cnn_0/inst/conv0/addr0/rst
    SLICE_X36Y79         FDCE                                         f  design_1_i/cnn_0/inst/conv0/addr0/w_addr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.813     1.179    design_1_i/cnn_0/inst/conv0/addr0/clk
    SLICE_X36Y79         FDCE                                         r  design_1_i/cnn_0/inst/conv0/addr0/w_addr_reg[15]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X36Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.077    design_1_i/cnn_0/inst/conv0/addr0/w_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.555ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/conv0/unit0/r_w_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.141ns (9.419%)  route 1.356ns (90.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.582     0.918    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X88Y92         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1139, routed)        1.356     2.415    design_1_i/cnn_0/inst/conv0/unit0/rst
    SLICE_X83Y61         FDCE                                         f  design_1_i/cnn_0/inst/conv0/unit0/r_w_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14838, routed)       0.850     1.216    design_1_i/cnn_0/inst/conv0/unit0/clk
    SLICE_X83Y61         FDCE                                         r  design_1_i/cnn_0/inst/conv0/unit0/r_w_data_reg[4]/C
                         clock pessimism             -0.264     0.952    
    SLICE_X83Y61         FDCE (Remov_fdce_C_CLR)     -0.092     0.860    design_1_i/cnn_0/inst/conv0/unit0/r_w_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  1.555    





