Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9440246d20cd45b7b38a29aca9147194 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot heap_pq_hw_behav xil_defaultlib.heap_pq_hw xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.debounce_default
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.mem_swsr(W=16,D=8)
Compiling module xil_defaultlib.heap_pq
Compiling module xil_defaultlib.period_enb_default
Compiling module xil_defaultlib.counter(W=3)
Compiling module xil_defaultlib.dec_3_8_n
Compiling module xil_defaultlib.mux8(W=7)
Compiling module xil_defaultlib.sevenseg_ext_n
Compiling module xil_defaultlib.sevenseg_ctl
Compiling module xil_defaultlib.heap_pq_hw
Compiling module xil_defaultlib.glbl
Built simulation snapshot heap_pq_hw_behav
