// Seed: 2953012282
module module_0 (
    output tri0 id_0,
    input  wor  id_1
);
  assign id_0 = {id_1, 1, 1} == 1;
endmodule
module module_1 (
    input logic id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri1 id_3,
    input supply1 id_4,
    output wor id_5,
    input uwire id_6,
    output logic id_7,
    input tri0 id_8,
    output tri id_9,
    input tri id_10,
    input supply0 id_11,
    input wor id_12,
    output tri0 id_13,
    input supply1 id_14,
    input supply0 id_15,
    input wire id_16
);
  if (id_16) begin
    wire id_18;
  end
  always id_9 = 1;
  wire id_19;
  always id_7 <= id_0;
  wire id_20;
  module_0(
      id_9, id_10
  );
endmodule
