# sff number
dev_num_3_0=32

eeprom_size_3_1=0x8180
eeprom_size_3_2=0x8180
eeprom_size_3_3=0x8180
eeprom_size_3_4=0x8180
eeprom_size_3_5=0x8180
eeprom_size_3_6=0x8180
eeprom_size_3_7=0x8180
eeprom_size_3_8=0x8180
eeprom_size_3_9=0x8180
eeprom_size_3_10=0x8180
eeprom_size_3_11=0x8180
eeprom_size_3_12=0x8180
eeprom_size_3_13=0x8180
eeprom_size_3_14=0x8180
eeprom_size_3_15=0x8180
eeprom_size_3_16=0x8180
eeprom_size_3_17=0x8180
eeprom_size_3_18=0x8180
eeprom_size_3_19=0x8180
eeprom_size_3_20=0x8180
eeprom_size_3_21=0x8180
eeprom_size_3_22=0x8180
eeprom_size_3_23=0x8180
eeprom_size_3_24=0x8180
eeprom_size_3_25=0x8180
eeprom_size_3_26=0x8180
eeprom_size_3_27=0x8180
eeprom_size_3_28=0x8180
eeprom_size_3_29=0x8180
eeprom_size_3_30=0x8180
eeprom_size_3_31=0x8180
eeprom_size_3_32=0x8180

eeprom_path_3_1=/sys/bus/i2c/devices/46-0050/eeprom
eeprom_path_3_2=/sys/bus/i2c/devices/47-0050/eeprom
eeprom_path_3_3=/sys/bus/i2c/devices/48-0050/eeprom
eeprom_path_3_4=/sys/bus/i2c/devices/49-0050/eeprom
eeprom_path_3_5=/sys/bus/i2c/devices/50-0050/eeprom
eeprom_path_3_6=/sys/bus/i2c/devices/51-0050/eeprom
eeprom_path_3_7=/sys/bus/i2c/devices/52-0050/eeprom
eeprom_path_3_8=/sys/bus/i2c/devices/53-0050/eeprom
eeprom_path_3_9=/sys/bus/i2c/devices/54-0050/eeprom
eeprom_path_3_10=/sys/bus/i2c/devices/55-0050/eeprom
eeprom_path_3_11=/sys/bus/i2c/devices/56-0050/eeprom
eeprom_path_3_12=/sys/bus/i2c/devices/57-0050/eeprom
eeprom_path_3_13=/sys/bus/i2c/devices/58-0050/eeprom
eeprom_path_3_14=/sys/bus/i2c/devices/59-0050/eeprom
eeprom_path_3_15=/sys/bus/i2c/devices/60-0050/eeprom
eeprom_path_3_16=/sys/bus/i2c/devices/61-0050/eeprom
eeprom_path_3_17=/sys/bus/i2c/devices/62-0050/eeprom
eeprom_path_3_18=/sys/bus/i2c/devices/63-0050/eeprom
eeprom_path_3_19=/sys/bus/i2c/devices/64-0050/eeprom
eeprom_path_3_20=/sys/bus/i2c/devices/65-0050/eeprom
eeprom_path_3_21=/sys/bus/i2c/devices/66-0050/eeprom
eeprom_path_3_22=/sys/bus/i2c/devices/67-0050/eeprom
eeprom_path_3_23=/sys/bus/i2c/devices/68-0050/eeprom
eeprom_path_3_24=/sys/bus/i2c/devices/69-0050/eeprom
eeprom_path_3_25=/sys/bus/i2c/devices/70-0050/eeprom
eeprom_path_3_26=/sys/bus/i2c/devices/71-0050/eeprom
eeprom_path_3_27=/sys/bus/i2c/devices/72-0050/eeprom
eeprom_path_3_28=/sys/bus/i2c/devices/73-0050/eeprom
eeprom_path_3_29=/sys/bus/i2c/devices/74-0050/eeprom
eeprom_path_3_30=/sys/bus/i2c/devices/75-0050/eeprom
eeprom_path_3_31=/sys/bus/i2c/devices/76-0050/eeprom
eeprom_path_3_32=/sys/bus/i2c/devices/77-0050/eeprom


sff_cpld_reg.mode_1_6=config
sff_cpld_reg.src_1_6=cpld
sff_cpld_reg.frmt_1_6=bit
sff_cpld_reg.pola_1_6=negative
sff_cpld_reg.addr_1_6=0x00030022
sff_cpld_reg.len_1_6=1
sff_cpld_reg.bit_offset_1_6=0

sff_cpld_reg.mode_2_6=config
sff_cpld_reg.src_2_6=cpld
sff_cpld_reg.frmt_2_6=bit
sff_cpld_reg.pola_2_6=negative
sff_cpld_reg.addr_2_6=0x00030022
sff_cpld_reg.len_2_6=1
sff_cpld_reg.bit_offset_2_6=1

sff_cpld_reg.mode_3_6=config
sff_cpld_reg.src_3_6=cpld
sff_cpld_reg.frmt_3_6=bit
sff_cpld_reg.pola_3_6=negative
sff_cpld_reg.addr_3_6=0x00030022
sff_cpld_reg.len_3_6=1
sff_cpld_reg.bit_offset_3_6=2

sff_cpld_reg.mode_4_6=config
sff_cpld_reg.src_4_6=cpld
sff_cpld_reg.frmt_4_6=bit
sff_cpld_reg.pola_4_6=negative
sff_cpld_reg.addr_4_6=0x00030022
sff_cpld_reg.len_4_6=1
sff_cpld_reg.bit_offset_4_6=3

sff_cpld_reg.mode_5_6=config
sff_cpld_reg.src_5_6=cpld
sff_cpld_reg.frmt_5_6=bit
sff_cpld_reg.pola_5_6=negative
sff_cpld_reg.addr_5_6=0x00030022
sff_cpld_reg.len_5_6=1
sff_cpld_reg.bit_offset_5_6=4

sff_cpld_reg.mode_6_6=config
sff_cpld_reg.src_6_6=cpld
sff_cpld_reg.frmt_6_6=bit
sff_cpld_reg.pola_6_6=negative
sff_cpld_reg.addr_6_6=0x00030022
sff_cpld_reg.len_6_6=1
sff_cpld_reg.bit_offset_6_6=5

sff_cpld_reg.mode_7_6=config
sff_cpld_reg.src_7_6=cpld
sff_cpld_reg.frmt_7_6=bit
sff_cpld_reg.pola_7_6=negative
sff_cpld_reg.addr_7_6=0x00030022
sff_cpld_reg.len_7_6=1
sff_cpld_reg.bit_offset_7_6=6

sff_cpld_reg.mode_8_6=config
sff_cpld_reg.src_8_6=cpld
sff_cpld_reg.frmt_8_6=bit
sff_cpld_reg.pola_8_6=negative
sff_cpld_reg.addr_8_6=0x00030022
sff_cpld_reg.len_8_6=1
sff_cpld_reg.bit_offset_8_6=7

sff_cpld_reg.mode_9_6=config
sff_cpld_reg.src_9_6=cpld
sff_cpld_reg.frmt_9_6=bit
sff_cpld_reg.pola_9_6=negative
sff_cpld_reg.addr_9_6=0x00030023
sff_cpld_reg.len_9_6=1
sff_cpld_reg.bit_offset_9_6=0

sff_cpld_reg.mode_10_6=config
sff_cpld_reg.src_10_6=cpld
sff_cpld_reg.frmt_10_6=bit
sff_cpld_reg.pola_10_6=negative
sff_cpld_reg.addr_10_6=0x00030023
sff_cpld_reg.len_10_6=1
sff_cpld_reg.bit_offset_10_6=1

sff_cpld_reg.mode_11_6=config
sff_cpld_reg.src_11_6=cpld
sff_cpld_reg.frmt_11_6=bit
sff_cpld_reg.pola_11_6=negative
sff_cpld_reg.addr_11_6=0x00030023
sff_cpld_reg.len_11_6=1
sff_cpld_reg.bit_offset_11_6=2

sff_cpld_reg.mode_12_6=config
sff_cpld_reg.src_12_6=cpld
sff_cpld_reg.frmt_12_6=bit
sff_cpld_reg.pola_12_6=negative
sff_cpld_reg.addr_12_6=0x00030023
sff_cpld_reg.len_12_6=1
sff_cpld_reg.bit_offset_12_6=3

sff_cpld_reg.mode_13_6=config
sff_cpld_reg.src_13_6=cpld
sff_cpld_reg.frmt_13_6=bit
sff_cpld_reg.pola_13_6=negative
sff_cpld_reg.addr_13_6=0x00030023
sff_cpld_reg.len_13_6=1
sff_cpld_reg.bit_offset_13_6=4

sff_cpld_reg.mode_14_6=config
sff_cpld_reg.src_14_6=cpld
sff_cpld_reg.frmt_14_6=bit
sff_cpld_reg.pola_14_6=negative
sff_cpld_reg.addr_14_6=0x00030023
sff_cpld_reg.len_14_6=1
sff_cpld_reg.bit_offset_14_6=5

sff_cpld_reg.mode_15_6=config
sff_cpld_reg.src_15_6=cpld
sff_cpld_reg.frmt_15_6=bit
sff_cpld_reg.pola_15_6=negative
sff_cpld_reg.addr_15_6=0x00030023
sff_cpld_reg.len_15_6=1
sff_cpld_reg.bit_offset_15_6=6

sff_cpld_reg.mode_16_6=config
sff_cpld_reg.src_16_6=cpld
sff_cpld_reg.frmt_16_6=bit
sff_cpld_reg.pola_16_6=negative
sff_cpld_reg.addr_16_6=0x00030023
sff_cpld_reg.len_16_6=1
sff_cpld_reg.bit_offset_16_6=7

sff_cpld_reg.mode_17_6=config
sff_cpld_reg.src_17_6=cpld
sff_cpld_reg.frmt_17_6=bit
sff_cpld_reg.pola_17_6=negative
sff_cpld_reg.addr_17_6=0x00020021
sff_cpld_reg.len_17_6=1
sff_cpld_reg.bit_offset_17_6=0

sff_cpld_reg.mode_18_6=config
sff_cpld_reg.src_18_6=cpld
sff_cpld_reg.frmt_18_6=bit
sff_cpld_reg.pola_18_6=negative
sff_cpld_reg.addr_18_6=0x00020021
sff_cpld_reg.len_18_6=1
sff_cpld_reg.bit_offset_18_6=1

sff_cpld_reg.mode_19_6=config
sff_cpld_reg.src_19_6=cpld
sff_cpld_reg.frmt_19_6=bit
sff_cpld_reg.pola_19_6=negative
sff_cpld_reg.addr_19_6=0x00020021
sff_cpld_reg.len_19_6=1
sff_cpld_reg.bit_offset_19_6=2

sff_cpld_reg.mode_20_6=config
sff_cpld_reg.src_20_6=cpld
sff_cpld_reg.frmt_20_6=bit
sff_cpld_reg.pola_20_6=negative
sff_cpld_reg.addr_20_6=0x00020021
sff_cpld_reg.len_20_6=1
sff_cpld_reg.bit_offset_20_6=3

sff_cpld_reg.mode_21_6=config
sff_cpld_reg.src_21_6=cpld
sff_cpld_reg.frmt_21_6=bit
sff_cpld_reg.pola_21_6=negative
sff_cpld_reg.addr_21_6=0x00020021
sff_cpld_reg.len_21_6=1
sff_cpld_reg.bit_offset_21_6=4

sff_cpld_reg.mode_22_6=config
sff_cpld_reg.src_22_6=cpld
sff_cpld_reg.frmt_22_6=bit
sff_cpld_reg.pola_22_6=negative
sff_cpld_reg.addr_22_6=0x00020021
sff_cpld_reg.len_22_6=1
sff_cpld_reg.bit_offset_22_6=5

sff_cpld_reg.mode_23_6=config
sff_cpld_reg.src_23_6=cpld
sff_cpld_reg.frmt_23_6=bit
sff_cpld_reg.pola_23_6=negative
sff_cpld_reg.addr_23_6=0x00020021
sff_cpld_reg.len_23_6=1
sff_cpld_reg.bit_offset_23_6=6

sff_cpld_reg.mode_24_6=config
sff_cpld_reg.src_24_6=cpld
sff_cpld_reg.frmt_24_6=bit
sff_cpld_reg.pola_24_6=negative
sff_cpld_reg.addr_24_6=0x00020021
sff_cpld_reg.len_24_6=1
sff_cpld_reg.bit_offset_24_6=7

sff_cpld_reg.mode_25_6=config
sff_cpld_reg.src_25_6=cpld
sff_cpld_reg.frmt_25_6=bit
sff_cpld_reg.pola_25_6=negative
sff_cpld_reg.addr_25_6=0x00020022
sff_cpld_reg.len_25_6=1
sff_cpld_reg.bit_offset_25_6=0

sff_cpld_reg.mode_26_6=config
sff_cpld_reg.src_26_6=cpld
sff_cpld_reg.frmt_26_6=bit
sff_cpld_reg.pola_26_6=negative
sff_cpld_reg.addr_26_6=0x00020022
sff_cpld_reg.len_26_6=1
sff_cpld_reg.bit_offset_26_6=1

sff_cpld_reg.mode_27_6=config
sff_cpld_reg.src_27_6=cpld
sff_cpld_reg.frmt_27_6=bit
sff_cpld_reg.pola_27_6=negative
sff_cpld_reg.addr_27_6=0x00020022
sff_cpld_reg.len_27_6=1
sff_cpld_reg.bit_offset_27_6=2

sff_cpld_reg.mode_28_6=config
sff_cpld_reg.src_28_6=cpld
sff_cpld_reg.frmt_28_6=bit
sff_cpld_reg.pola_28_6=negative
sff_cpld_reg.addr_28_6=0x00020022
sff_cpld_reg.len_28_6=1
sff_cpld_reg.bit_offset_28_6=3

sff_cpld_reg.mode_29_6=config
sff_cpld_reg.src_29_6=cpld
sff_cpld_reg.frmt_29_6=bit
sff_cpld_reg.pola_29_6=negative
sff_cpld_reg.addr_29_6=0x00020022
sff_cpld_reg.len_29_6=1
sff_cpld_reg.bit_offset_29_6=4

sff_cpld_reg.mode_30_6=config
sff_cpld_reg.src_30_6=cpld
sff_cpld_reg.frmt_30_6=bit
sff_cpld_reg.pola_30_6=negative
sff_cpld_reg.addr_30_6=0x00020022
sff_cpld_reg.len_30_6=1
sff_cpld_reg.bit_offset_30_6=5

sff_cpld_reg.mode_31_6=config
sff_cpld_reg.src_31_6=cpld
sff_cpld_reg.frmt_31_6=bit
sff_cpld_reg.pola_31_6=negative
sff_cpld_reg.addr_31_6=0x00020022
sff_cpld_reg.len_31_6=1
sff_cpld_reg.bit_offset_31_6=6

sff_cpld_reg.mode_32_6=config
sff_cpld_reg.src_32_6=cpld
sff_cpld_reg.frmt_32_6=bit
sff_cpld_reg.pola_32_6=negative
sff_cpld_reg.addr_32_6=0x00020022
sff_cpld_reg.len_32_6=1
sff_cpld_reg.bit_offset_32_6=7


sff_cpld_reg.mode_1_8=config
sff_cpld_reg.src_1_8=cpld
sff_cpld_reg.frmt_1_8=bit
sff_cpld_reg.pola_1_8=negative
sff_cpld_reg.addr_1_8=0x00020030
sff_cpld_reg.len_1_8=1
sff_cpld_reg.bit_offset_1_8=0

sff_cpld_reg.mode_2_8=config
sff_cpld_reg.src_2_8=cpld
sff_cpld_reg.frmt_2_8=bit
sff_cpld_reg.pola_2_8=negative
sff_cpld_reg.addr_2_8=0x00020030
sff_cpld_reg.len_2_8=1
sff_cpld_reg.bit_offset_2_8=1

sff_cpld_reg.mode_3_8=config
sff_cpld_reg.src_3_8=cpld
sff_cpld_reg.frmt_3_8=bit
sff_cpld_reg.pola_3_8=negative
sff_cpld_reg.addr_3_8=0x00020030
sff_cpld_reg.len_3_8=1
sff_cpld_reg.bit_offset_3_8=2

sff_cpld_reg.mode_4_8=config
sff_cpld_reg.src_4_8=cpld
sff_cpld_reg.frmt_4_8=bit
sff_cpld_reg.pola_4_8=negative
sff_cpld_reg.addr_4_8=0x00020030
sff_cpld_reg.len_4_8=1
sff_cpld_reg.bit_offset_4_8=3

sff_cpld_reg.mode_5_8=config
sff_cpld_reg.src_5_8=cpld
sff_cpld_reg.frmt_5_8=bit
sff_cpld_reg.pola_5_8=negative
sff_cpld_reg.addr_5_8=0x00020030
sff_cpld_reg.len_5_8=1
sff_cpld_reg.bit_offset_5_8=4

sff_cpld_reg.mode_6_8=config
sff_cpld_reg.src_6_8=cpld
sff_cpld_reg.frmt_6_8=bit
sff_cpld_reg.pola_6_8=negative
sff_cpld_reg.addr_6_8=0x00020030
sff_cpld_reg.len_6_8=1
sff_cpld_reg.bit_offset_6_8=5

sff_cpld_reg.mode_7_8=config
sff_cpld_reg.src_7_8=cpld
sff_cpld_reg.frmt_7_8=bit
sff_cpld_reg.pola_7_8=negative
sff_cpld_reg.addr_7_8=0x00020030
sff_cpld_reg.len_7_8=1
sff_cpld_reg.bit_offset_7_8=6

sff_cpld_reg.mode_8_8=config
sff_cpld_reg.src_8_8=cpld
sff_cpld_reg.frmt_8_8=bit
sff_cpld_reg.pola_8_8=negative
sff_cpld_reg.addr_8_8=0x00020030
sff_cpld_reg.len_8_8=1
sff_cpld_reg.bit_offset_8_8=7

sff_cpld_reg.mode_9_8=config
sff_cpld_reg.src_9_8=cpld
sff_cpld_reg.frmt_9_8=bit
sff_cpld_reg.pola_9_8=negative
sff_cpld_reg.addr_9_8=0x00020031
sff_cpld_reg.len_9_8=1
sff_cpld_reg.bit_offset_9_8=0

sff_cpld_reg.mode_10_8=config
sff_cpld_reg.src_10_8=cpld
sff_cpld_reg.frmt_10_8=bit
sff_cpld_reg.pola_10_8=negative
sff_cpld_reg.addr_10_8=0x00020031
sff_cpld_reg.len_10_8=1
sff_cpld_reg.bit_offset_10_8=1

sff_cpld_reg.mode_11_8=config
sff_cpld_reg.src_11_8=cpld
sff_cpld_reg.frmt_11_8=bit
sff_cpld_reg.pola_11_8=negative
sff_cpld_reg.addr_11_8=0x00020031
sff_cpld_reg.len_11_8=1
sff_cpld_reg.bit_offset_11_8=2

sff_cpld_reg.mode_12_8=config
sff_cpld_reg.src_12_8=cpld
sff_cpld_reg.frmt_12_8=bit
sff_cpld_reg.pola_12_8=negative
sff_cpld_reg.addr_12_8=0x00020031
sff_cpld_reg.len_12_8=1
sff_cpld_reg.bit_offset_12_8=3

sff_cpld_reg.mode_13_8=config
sff_cpld_reg.src_13_8=cpld
sff_cpld_reg.frmt_13_8=bit
sff_cpld_reg.pola_13_8=negative
sff_cpld_reg.addr_13_8=0x00020031
sff_cpld_reg.len_13_8=1
sff_cpld_reg.bit_offset_13_8=4

sff_cpld_reg.mode_14_8=config
sff_cpld_reg.src_14_8=cpld
sff_cpld_reg.frmt_14_8=bit
sff_cpld_reg.pola_14_8=negative
sff_cpld_reg.addr_14_8=0x00020031
sff_cpld_reg.len_14_8=1
sff_cpld_reg.bit_offset_14_8=5

sff_cpld_reg.mode_15_8=config
sff_cpld_reg.src_15_8=cpld
sff_cpld_reg.frmt_15_8=bit
sff_cpld_reg.pola_15_8=negative
sff_cpld_reg.addr_15_8=0x00020031
sff_cpld_reg.len_15_8=1
sff_cpld_reg.bit_offset_15_8=6

sff_cpld_reg.mode_16_8=config
sff_cpld_reg.src_16_8=cpld
sff_cpld_reg.frmt_16_8=bit
sff_cpld_reg.pola_16_8=negative
sff_cpld_reg.addr_16_8=0x00020031
sff_cpld_reg.len_16_8=1
sff_cpld_reg.bit_offset_16_8=7

sff_cpld_reg.mode_17_8=config
sff_cpld_reg.src_17_8=cpld
sff_cpld_reg.frmt_17_8=bit
sff_cpld_reg.pola_17_8=negative
sff_cpld_reg.addr_17_8=0x00020032
sff_cpld_reg.len_17_8=1
sff_cpld_reg.bit_offset_17_8=0

sff_cpld_reg.mode_18_8=config
sff_cpld_reg.src_18_8=cpld
sff_cpld_reg.frmt_18_8=bit
sff_cpld_reg.pola_18_8=negative
sff_cpld_reg.addr_18_8=0x00020032
sff_cpld_reg.len_18_8=1
sff_cpld_reg.bit_offset_18_8=1

sff_cpld_reg.mode_19_8=config
sff_cpld_reg.src_19_8=cpld
sff_cpld_reg.frmt_19_8=bit
sff_cpld_reg.pola_19_8=negative
sff_cpld_reg.addr_19_8=0x00020032
sff_cpld_reg.len_19_8=1
sff_cpld_reg.bit_offset_19_8=2

sff_cpld_reg.mode_20_8=config
sff_cpld_reg.src_20_8=cpld
sff_cpld_reg.frmt_20_8=bit
sff_cpld_reg.pola_20_8=negative
sff_cpld_reg.addr_20_8=0x00020032
sff_cpld_reg.len_20_8=1
sff_cpld_reg.bit_offset_20_8=3

sff_cpld_reg.mode_21_8=config
sff_cpld_reg.src_21_8=cpld
sff_cpld_reg.frmt_21_8=bit
sff_cpld_reg.pola_21_8=negative
sff_cpld_reg.addr_21_8=0x00020032
sff_cpld_reg.len_21_8=1
sff_cpld_reg.bit_offset_21_8=4

sff_cpld_reg.mode_22_8=config
sff_cpld_reg.src_22_8=cpld
sff_cpld_reg.frmt_22_8=bit
sff_cpld_reg.pola_22_8=negative
sff_cpld_reg.addr_22_8=0x00020032
sff_cpld_reg.len_22_8=1
sff_cpld_reg.bit_offset_22_8=5

sff_cpld_reg.mode_23_8=config
sff_cpld_reg.src_23_8=cpld
sff_cpld_reg.frmt_23_8=bit
sff_cpld_reg.pola_23_8=negative
sff_cpld_reg.addr_23_8=0x00020032
sff_cpld_reg.len_23_8=1
sff_cpld_reg.bit_offset_23_8=6

sff_cpld_reg.mode_24_8=config
sff_cpld_reg.src_24_8=cpld
sff_cpld_reg.frmt_24_8=bit
sff_cpld_reg.pola_24_8=negative
sff_cpld_reg.addr_24_8=0x00020032
sff_cpld_reg.len_24_8=1
sff_cpld_reg.bit_offset_24_8=7

sff_cpld_reg.mode_25_8=config
sff_cpld_reg.src_25_8=cpld
sff_cpld_reg.frmt_25_8=bit
sff_cpld_reg.pola_25_8=negative
sff_cpld_reg.addr_25_8=0x00020033
sff_cpld_reg.len_25_8=1
sff_cpld_reg.bit_offset_25_8=0

sff_cpld_reg.mode_26_8=config
sff_cpld_reg.src_26_8=cpld
sff_cpld_reg.frmt_26_8=bit
sff_cpld_reg.pola_26_8=negative
sff_cpld_reg.addr_26_8=0x00020033
sff_cpld_reg.len_26_8=1
sff_cpld_reg.bit_offset_26_8=1

sff_cpld_reg.mode_27_8=config
sff_cpld_reg.src_27_8=cpld
sff_cpld_reg.frmt_27_8=bit
sff_cpld_reg.pola_27_8=negative
sff_cpld_reg.addr_27_8=0x00020033
sff_cpld_reg.len_27_8=1
sff_cpld_reg.bit_offset_27_8=2

sff_cpld_reg.mode_28_8=config
sff_cpld_reg.src_28_8=cpld
sff_cpld_reg.frmt_28_8=bit
sff_cpld_reg.pola_28_8=negative
sff_cpld_reg.addr_28_8=0x00020033
sff_cpld_reg.len_28_8=1
sff_cpld_reg.bit_offset_28_8=3

sff_cpld_reg.mode_29_8=config
sff_cpld_reg.src_29_8=cpld
sff_cpld_reg.frmt_29_8=bit
sff_cpld_reg.pola_29_8=negative
sff_cpld_reg.addr_29_8=0x00020033
sff_cpld_reg.len_29_8=1
sff_cpld_reg.bit_offset_29_8=4

sff_cpld_reg.mode_30_8=config
sff_cpld_reg.src_30_8=cpld
sff_cpld_reg.frmt_30_8=bit
sff_cpld_reg.pola_30_8=negative
sff_cpld_reg.addr_30_8=0x00020033
sff_cpld_reg.len_30_8=1
sff_cpld_reg.bit_offset_30_8=5

sff_cpld_reg.mode_31_8=config
sff_cpld_reg.src_31_8=cpld
sff_cpld_reg.frmt_31_8=bit
sff_cpld_reg.pola_31_8=negative
sff_cpld_reg.addr_31_8=0x00020033
sff_cpld_reg.len_31_8=1
sff_cpld_reg.bit_offset_31_8=6

sff_cpld_reg.mode_32_8=config
sff_cpld_reg.src_32_8=cpld
sff_cpld_reg.frmt_32_8=bit
sff_cpld_reg.pola_32_8=negative
sff_cpld_reg.addr_32_8=0x00020033
sff_cpld_reg.len_32_8=1
sff_cpld_reg.bit_offset_32_8=7


sff_cpld_reg.mode_1_1=config
sff_cpld_reg.src_1_1=cpld
sff_cpld_reg.frmt_1_1=bit
sff_cpld_reg.addr_1_1=0x00030034
sff_cpld_reg.len_1_1=1
sff_cpld_reg.bit_offset_1_1=0

sff_cpld_reg.mode_2_1=config
sff_cpld_reg.src_2_1=cpld
sff_cpld_reg.frmt_2_1=bit
sff_cpld_reg.addr_2_1=0x00030034
sff_cpld_reg.len_2_1=1
sff_cpld_reg.bit_offset_2_1=1

sff_cpld_reg.mode_3_1=config
sff_cpld_reg.src_3_1=cpld
sff_cpld_reg.frmt_3_1=bit
sff_cpld_reg.addr_3_1=0x00030034
sff_cpld_reg.len_3_1=1
sff_cpld_reg.bit_offset_3_1=2

sff_cpld_reg.mode_4_1=config
sff_cpld_reg.src_4_1=cpld
sff_cpld_reg.frmt_4_1=bit
sff_cpld_reg.addr_4_1=0x00030034
sff_cpld_reg.len_4_1=1
sff_cpld_reg.bit_offset_4_1=3

sff_cpld_reg.mode_5_1=config
sff_cpld_reg.src_5_1=cpld
sff_cpld_reg.frmt_5_1=bit
sff_cpld_reg.addr_5_1=0x00030034
sff_cpld_reg.len_5_1=1
sff_cpld_reg.bit_offset_5_1=4

sff_cpld_reg.mode_6_1=config
sff_cpld_reg.src_6_1=cpld
sff_cpld_reg.frmt_6_1=bit
sff_cpld_reg.addr_6_1=0x00030034
sff_cpld_reg.len_6_1=1
sff_cpld_reg.bit_offset_6_1=5

sff_cpld_reg.mode_7_1=config
sff_cpld_reg.src_7_1=cpld
sff_cpld_reg.frmt_7_1=bit
sff_cpld_reg.addr_7_1=0x00030034
sff_cpld_reg.len_7_1=1
sff_cpld_reg.bit_offset_7_1=6

sff_cpld_reg.mode_8_1=config
sff_cpld_reg.src_8_1=cpld
sff_cpld_reg.frmt_8_1=bit
sff_cpld_reg.addr_8_1=0x00030034
sff_cpld_reg.len_8_1=1
sff_cpld_reg.bit_offset_8_1=7

sff_cpld_reg.mode_9_1=config
sff_cpld_reg.src_9_1=cpld
sff_cpld_reg.frmt_9_1=bit
sff_cpld_reg.addr_9_1=0x00030035
sff_cpld_reg.len_9_1=1
sff_cpld_reg.bit_offset_9_1=0

sff_cpld_reg.mode_10_1=config
sff_cpld_reg.src_10_1=cpld
sff_cpld_reg.frmt_10_1=bit
sff_cpld_reg.addr_10_1=0x00030035
sff_cpld_reg.len_10_1=1
sff_cpld_reg.bit_offset_10_1=1

sff_cpld_reg.mode_11_1=config
sff_cpld_reg.src_11_1=cpld
sff_cpld_reg.frmt_11_1=bit
sff_cpld_reg.addr_11_1=0x00030035
sff_cpld_reg.len_11_1=1
sff_cpld_reg.bit_offset_11_1=2

sff_cpld_reg.mode_12_1=config
sff_cpld_reg.src_12_1=cpld
sff_cpld_reg.frmt_12_1=bit
sff_cpld_reg.addr_12_1=0x00030035
sff_cpld_reg.len_12_1=1
sff_cpld_reg.bit_offset_12_1=3

sff_cpld_reg.mode_13_1=config
sff_cpld_reg.src_13_1=cpld
sff_cpld_reg.frmt_13_1=bit
sff_cpld_reg.addr_13_1=0x00030035
sff_cpld_reg.len_13_1=1
sff_cpld_reg.bit_offset_13_1=4

sff_cpld_reg.mode_14_1=config
sff_cpld_reg.src_14_1=cpld
sff_cpld_reg.frmt_14_1=bit
sff_cpld_reg.addr_14_1=0x00030035
sff_cpld_reg.len_14_1=1
sff_cpld_reg.bit_offset_14_1=5

sff_cpld_reg.mode_15_1=config
sff_cpld_reg.src_15_1=cpld
sff_cpld_reg.frmt_15_1=bit
sff_cpld_reg.addr_15_1=0x00030035
sff_cpld_reg.len_15_1=1
sff_cpld_reg.bit_offset_15_1=6

sff_cpld_reg.mode_16_1=config
sff_cpld_reg.src_16_1=cpld
sff_cpld_reg.frmt_16_1=bit
sff_cpld_reg.addr_16_1=0x00030035
sff_cpld_reg.len_16_1=1
sff_cpld_reg.bit_offset_16_1=7

sff_cpld_reg.mode_17_1=config
sff_cpld_reg.src_17_1=cpld
sff_cpld_reg.frmt_17_1=bit
sff_cpld_reg.addr_17_1=0x00020039
sff_cpld_reg.len_17_1=1
sff_cpld_reg.bit_offset_17_1=0

sff_cpld_reg.mode_18_1=config
sff_cpld_reg.src_18_1=cpld
sff_cpld_reg.frmt_18_1=bit
sff_cpld_reg.addr_18_1=0x00020039
sff_cpld_reg.len_18_1=1
sff_cpld_reg.bit_offset_18_1=1

sff_cpld_reg.mode_19_1=config
sff_cpld_reg.src_19_1=cpld
sff_cpld_reg.frmt_19_1=bit
sff_cpld_reg.addr_19_1=0x00020039
sff_cpld_reg.len_19_1=1
sff_cpld_reg.bit_offset_19_1=2

sff_cpld_reg.mode_20_1=config
sff_cpld_reg.src_20_1=cpld
sff_cpld_reg.frmt_20_1=bit
sff_cpld_reg.addr_20_1=0x00020039
sff_cpld_reg.len_20_1=1
sff_cpld_reg.bit_offset_20_1=3

sff_cpld_reg.mode_21_1=config
sff_cpld_reg.src_21_1=cpld
sff_cpld_reg.frmt_21_1=bit
sff_cpld_reg.addr_21_1=0x00020039
sff_cpld_reg.len_21_1=1
sff_cpld_reg.bit_offset_21_1=4

sff_cpld_reg.mode_22_1=config
sff_cpld_reg.src_22_1=cpld
sff_cpld_reg.frmt_22_1=bit
sff_cpld_reg.addr_22_1=0x00020039
sff_cpld_reg.len_22_1=1
sff_cpld_reg.bit_offset_22_1=5

sff_cpld_reg.mode_23_1=config
sff_cpld_reg.src_23_1=cpld
sff_cpld_reg.frmt_23_1=bit
sff_cpld_reg.addr_23_1=0x00020039
sff_cpld_reg.len_23_1=1
sff_cpld_reg.bit_offset_23_1=6

sff_cpld_reg.mode_24_1=config
sff_cpld_reg.src_24_1=cpld
sff_cpld_reg.frmt_24_1=bit
sff_cpld_reg.addr_24_1=0x00020039
sff_cpld_reg.len_24_1=1
sff_cpld_reg.bit_offset_24_1=7

sff_cpld_reg.mode_25_1=config
sff_cpld_reg.src_25_1=cpld
sff_cpld_reg.frmt_25_1=bit
sff_cpld_reg.addr_25_1=0x0002003a
sff_cpld_reg.len_25_1=1
sff_cpld_reg.bit_offset_25_1=0

sff_cpld_reg.mode_26_1=config
sff_cpld_reg.src_26_1=cpld
sff_cpld_reg.frmt_26_1=bit
sff_cpld_reg.addr_26_1=0x0002003a
sff_cpld_reg.len_26_1=1
sff_cpld_reg.bit_offset_26_1=1

sff_cpld_reg.mode_27_1=config
sff_cpld_reg.src_27_1=cpld
sff_cpld_reg.frmt_27_1=bit
sff_cpld_reg.addr_27_1=0x0002003a
sff_cpld_reg.len_27_1=1
sff_cpld_reg.bit_offset_27_1=2

sff_cpld_reg.mode_28_1=config
sff_cpld_reg.src_28_1=cpld
sff_cpld_reg.frmt_28_1=bit
sff_cpld_reg.addr_28_1=0x0002003a
sff_cpld_reg.len_28_1=1
sff_cpld_reg.bit_offset_28_1=3

sff_cpld_reg.mode_29_1=config
sff_cpld_reg.src_29_1=cpld
sff_cpld_reg.frmt_29_1=bit
sff_cpld_reg.addr_29_1=0x0002003a
sff_cpld_reg.len_29_1=1
sff_cpld_reg.bit_offset_29_1=4

sff_cpld_reg.mode_30_1=config
sff_cpld_reg.src_30_1=cpld
sff_cpld_reg.frmt_30_1=bit
sff_cpld_reg.addr_30_1=0x0002003a
sff_cpld_reg.len_30_1=1
sff_cpld_reg.bit_offset_30_1=5

sff_cpld_reg.mode_31_1=config
sff_cpld_reg.src_31_1=cpld
sff_cpld_reg.frmt_31_1=bit
sff_cpld_reg.addr_31_1=0x0002003a
sff_cpld_reg.len_31_1=1
sff_cpld_reg.bit_offset_31_1=6

sff_cpld_reg.mode_32_1=config
sff_cpld_reg.src_32_1=cpld
sff_cpld_reg.frmt_32_1=bit
sff_cpld_reg.addr_32_1=0x0002003a
sff_cpld_reg.len_32_1=1
sff_cpld_reg.bit_offset_32_1=7


sff_cpld_reg.mode_1_7=config
sff_cpld_reg.src_1_7=cpld
sff_cpld_reg.frmt_1_7=bit
sff_cpld_reg.addr_1_7=0x00030032
sff_cpld_reg.len_1_7=1
sff_cpld_reg.bit_offset_1_7=0

sff_cpld_reg.mode_2_7=config
sff_cpld_reg.src_2_7=cpld
sff_cpld_reg.frmt_2_7=bit
sff_cpld_reg.addr_2_7=0x00030032
sff_cpld_reg.len_2_7=1
sff_cpld_reg.bit_offset_2_7=1

sff_cpld_reg.mode_3_7=config
sff_cpld_reg.src_3_7=cpld
sff_cpld_reg.frmt_3_7=bit
sff_cpld_reg.addr_3_7=0x00030032
sff_cpld_reg.len_3_7=1
sff_cpld_reg.bit_offset_3_7=2

sff_cpld_reg.mode_4_7=config
sff_cpld_reg.src_4_7=cpld
sff_cpld_reg.frmt_4_7=bit
sff_cpld_reg.addr_4_7=0x00030032
sff_cpld_reg.len_4_7=1
sff_cpld_reg.bit_offset_4_7=3

sff_cpld_reg.mode_5_7=config
sff_cpld_reg.src_5_7=cpld
sff_cpld_reg.frmt_5_7=bit
sff_cpld_reg.addr_5_7=0x00030032
sff_cpld_reg.len_5_7=1
sff_cpld_reg.bit_offset_5_7=4

sff_cpld_reg.mode_6_7=config
sff_cpld_reg.src_6_7=cpld
sff_cpld_reg.frmt_6_7=bit
sff_cpld_reg.addr_6_7=0x00030032
sff_cpld_reg.len_6_7=1
sff_cpld_reg.bit_offset_6_7=5

sff_cpld_reg.mode_7_7=config
sff_cpld_reg.src_7_7=cpld
sff_cpld_reg.frmt_7_7=bit
sff_cpld_reg.addr_7_7=0x00030032
sff_cpld_reg.len_7_7=1
sff_cpld_reg.bit_offset_7_7=6

sff_cpld_reg.mode_8_7=config
sff_cpld_reg.src_8_7=cpld
sff_cpld_reg.frmt_8_7=bit
sff_cpld_reg.addr_8_7=0x00030032
sff_cpld_reg.len_8_7=1
sff_cpld_reg.bit_offset_8_7=7

sff_cpld_reg.mode_9_7=config
sff_cpld_reg.src_9_7=cpld
sff_cpld_reg.frmt_9_7=bit
sff_cpld_reg.addr_9_7=0x00030033
sff_cpld_reg.len_9_7=1
sff_cpld_reg.bit_offset_9_7=0

sff_cpld_reg.mode_10_7=config
sff_cpld_reg.src_10_7=cpld
sff_cpld_reg.frmt_10_7=bit
sff_cpld_reg.addr_10_7=0x00030033
sff_cpld_reg.len_10_7=1
sff_cpld_reg.bit_offset_10_7=1

sff_cpld_reg.mode_11_7=config
sff_cpld_reg.src_11_7=cpld
sff_cpld_reg.frmt_11_7=bit
sff_cpld_reg.addr_11_7=0x00030033
sff_cpld_reg.len_11_7=1
sff_cpld_reg.bit_offset_11_7=2

sff_cpld_reg.mode_12_7=config
sff_cpld_reg.src_12_7=cpld
sff_cpld_reg.frmt_12_7=bit
sff_cpld_reg.addr_12_7=0x00030033
sff_cpld_reg.len_12_7=1
sff_cpld_reg.bit_offset_12_7=3

sff_cpld_reg.mode_13_7=config
sff_cpld_reg.src_13_7=cpld
sff_cpld_reg.frmt_13_7=bit
sff_cpld_reg.addr_13_7=0x00030033
sff_cpld_reg.len_13_7=1
sff_cpld_reg.bit_offset_13_7=4

sff_cpld_reg.mode_14_7=config
sff_cpld_reg.src_14_7=cpld
sff_cpld_reg.frmt_14_7=bit
sff_cpld_reg.addr_14_7=0x00030033
sff_cpld_reg.len_14_7=1
sff_cpld_reg.bit_offset_14_7=5

sff_cpld_reg.mode_15_7=config
sff_cpld_reg.src_15_7=cpld
sff_cpld_reg.frmt_15_7=bit
sff_cpld_reg.addr_15_7=0x00030033
sff_cpld_reg.len_15_7=1
sff_cpld_reg.bit_offset_15_7=6

sff_cpld_reg.mode_16_7=config
sff_cpld_reg.src_16_7=cpld
sff_cpld_reg.frmt_16_7=bit
sff_cpld_reg.addr_16_7=0x00030033
sff_cpld_reg.len_16_7=1
sff_cpld_reg.bit_offset_16_7=7

sff_cpld_reg.mode_17_7=config
sff_cpld_reg.src_17_7=cpld
sff_cpld_reg.frmt_17_7=bit
sff_cpld_reg.addr_17_7=0x00020037
sff_cpld_reg.len_17_7=1
sff_cpld_reg.bit_offset_17_7=0

sff_cpld_reg.mode_18_7=config
sff_cpld_reg.src_18_7=cpld
sff_cpld_reg.frmt_18_7=bit
sff_cpld_reg.addr_18_7=0x00020037
sff_cpld_reg.len_18_7=1
sff_cpld_reg.bit_offset_18_7=1

sff_cpld_reg.mode_19_7=config
sff_cpld_reg.src_19_7=cpld
sff_cpld_reg.frmt_19_7=bit
sff_cpld_reg.addr_19_7=0x00020037
sff_cpld_reg.len_19_7=1
sff_cpld_reg.bit_offset_19_7=2

sff_cpld_reg.mode_20_7=config
sff_cpld_reg.src_20_7=cpld
sff_cpld_reg.frmt_20_7=bit
sff_cpld_reg.addr_20_7=0x00020037
sff_cpld_reg.len_20_7=1
sff_cpld_reg.bit_offset_20_7=3

sff_cpld_reg.mode_21_7=config
sff_cpld_reg.src_21_7=cpld
sff_cpld_reg.frmt_21_7=bit
sff_cpld_reg.addr_21_7=0x00020037
sff_cpld_reg.len_21_7=1
sff_cpld_reg.bit_offset_21_7=4

sff_cpld_reg.mode_22_7=config
sff_cpld_reg.src_22_7=cpld
sff_cpld_reg.frmt_22_7=bit
sff_cpld_reg.addr_22_7=0x00020037
sff_cpld_reg.len_22_7=1
sff_cpld_reg.bit_offset_22_7=5

sff_cpld_reg.mode_23_7=config
sff_cpld_reg.src_23_7=cpld
sff_cpld_reg.frmt_23_7=bit
sff_cpld_reg.addr_23_7=0x00020037
sff_cpld_reg.len_23_7=1
sff_cpld_reg.bit_offset_23_7=6

sff_cpld_reg.mode_24_7=config
sff_cpld_reg.src_24_7=cpld
sff_cpld_reg.frmt_24_7=bit
sff_cpld_reg.addr_24_7=0x00020037
sff_cpld_reg.len_24_7=1
sff_cpld_reg.bit_offset_24_7=7

sff_cpld_reg.mode_25_7=config
sff_cpld_reg.src_25_7=cpld
sff_cpld_reg.frmt_25_7=bit
sff_cpld_reg.addr_25_7=0x00020038
sff_cpld_reg.len_25_7=1
sff_cpld_reg.bit_offset_25_7=0

sff_cpld_reg.mode_26_7=config
sff_cpld_reg.src_26_7=cpld
sff_cpld_reg.frmt_26_7=bit
sff_cpld_reg.addr_26_7=0x00020038
sff_cpld_reg.len_26_7=1
sff_cpld_reg.bit_offset_26_7=1

sff_cpld_reg.mode_27_7=config
sff_cpld_reg.src_27_7=cpld
sff_cpld_reg.frmt_27_7=bit
sff_cpld_reg.addr_27_7=0x00020038
sff_cpld_reg.len_27_7=1
sff_cpld_reg.bit_offset_27_7=2

sff_cpld_reg.mode_28_7=config
sff_cpld_reg.src_28_7=cpld
sff_cpld_reg.frmt_28_7=bit
sff_cpld_reg.addr_28_7=0x00020038
sff_cpld_reg.len_28_7=1
sff_cpld_reg.bit_offset_28_7=3

sff_cpld_reg.mode_29_7=config
sff_cpld_reg.src_29_7=cpld
sff_cpld_reg.frmt_29_7=bit
sff_cpld_reg.addr_29_7=0x00020038
sff_cpld_reg.len_29_7=1
sff_cpld_reg.bit_offset_29_7=4

sff_cpld_reg.mode_30_7=config
sff_cpld_reg.src_30_7=cpld
sff_cpld_reg.frmt_30_7=bit
sff_cpld_reg.addr_30_7=0x00020038
sff_cpld_reg.len_30_7=1
sff_cpld_reg.bit_offset_30_7=5

sff_cpld_reg.mode_31_7=config
sff_cpld_reg.src_31_7=cpld
sff_cpld_reg.frmt_31_7=bit
sff_cpld_reg.addr_31_7=0x00020038
sff_cpld_reg.len_31_7=1
sff_cpld_reg.bit_offset_31_7=6

sff_cpld_reg.mode_32_7=config
sff_cpld_reg.src_32_7=cpld
sff_cpld_reg.frmt_32_7=bit
sff_cpld_reg.addr_32_7=0x00020038
sff_cpld_reg.len_32_7=1
sff_cpld_reg.bit_offset_32_7=7
