<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ena_regs_defs.h source code [dpdk_1805/drivers/net/ena/base/ena_defs/ena_regs_defs.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ena_regs_reset_reason_types "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'dpdk_1805/drivers/net/ena/base/ena_defs/ena_regs_defs.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>dpdk_1805</a>/<a href='../../../..'>drivers</a>/<a href='../../..'>net</a>/<a href='../..'>ena</a>/<a href='..'>base</a>/<a href='./'>ena_defs</a>/<a href='ena_regs_defs.h.html'>ena_regs_defs.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*-</i></td></tr>
<tr><th id="2">2</th><td><i>* BSD LICENSE</i></td></tr>
<tr><th id="3">3</th><td><i>*</i></td></tr>
<tr><th id="4">4</th><td><i>* Copyright (c) 2015-2016 Amazon.com, Inc. or its affiliates.</i></td></tr>
<tr><th id="5">5</th><td><i>* All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i>*</i></td></tr>
<tr><th id="7">7</th><td><i>* Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i>* modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i>* are met:</i></td></tr>
<tr><th id="10">10</th><td><i>*</i></td></tr>
<tr><th id="11">11</th><td><i>* * Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i>* notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="13">13</th><td><i>* * Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i>* notice, this list of conditions and the following disclaimer in</i></td></tr>
<tr><th id="15">15</th><td><i>* the documentation and/or other materials provided with the</i></td></tr>
<tr><th id="16">16</th><td><i>* distribution.</i></td></tr>
<tr><th id="17">17</th><td><i>* * Neither the name of copyright holder nor the names of its</i></td></tr>
<tr><th id="18">18</th><td><i>* contributors may be used to endorse or promote products derived</i></td></tr>
<tr><th id="19">19</th><td><i>* from this software without specific prior written permission.</i></td></tr>
<tr><th id="20">20</th><td><i>*</i></td></tr>
<tr><th id="21">21</th><td><i>* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</i></td></tr>
<tr><th id="22">22</th><td><i>* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</i></td></tr>
<tr><th id="23">23</th><td><i>* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</i></td></tr>
<tr><th id="24">24</th><td><i>* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</i></td></tr>
<tr><th id="25">25</th><td><i>* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</i></td></tr>
<tr><th id="26">26</th><td><i>* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</i></td></tr>
<tr><th id="27">27</th><td><i>* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="28">28</th><td><i>* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="29">29</th><td><i>* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="30">30</th><td><i>* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</i></td></tr>
<tr><th id="31">31</th><td><i>* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="32">32</th><td><i>*/</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#<span data-ppcond="34">ifndef</span> <span class="macro" data-ref="_M/_ENA_REGS_H_">_ENA_REGS_H_</span></u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/_ENA_REGS_H_" data-ref="_M/_ENA_REGS_H_">_ENA_REGS_H_</dfn></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><b>enum</b> <dfn class="type def" id="ena_regs_reset_reason_types" title='ena_regs_reset_reason_types' data-ref="ena_regs_reset_reason_types">ena_regs_reset_reason_types</dfn> {</td></tr>
<tr><th id="38">38</th><td>	<dfn class="enum" id="ENA_REGS_RESET_NORMAL" title='ENA_REGS_RESET_NORMAL' data-ref="ENA_REGS_RESET_NORMAL">ENA_REGS_RESET_NORMAL</dfn>			= <var>0</var>,</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td>	<dfn class="enum" id="ENA_REGS_RESET_KEEP_ALIVE_TO" title='ENA_REGS_RESET_KEEP_ALIVE_TO' data-ref="ENA_REGS_RESET_KEEP_ALIVE_TO">ENA_REGS_RESET_KEEP_ALIVE_TO</dfn>		= <var>1</var>,</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>	<dfn class="enum" id="ENA_REGS_RESET_ADMIN_TO" title='ENA_REGS_RESET_ADMIN_TO' data-ref="ENA_REGS_RESET_ADMIN_TO">ENA_REGS_RESET_ADMIN_TO</dfn>			= <var>2</var>,</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>	<dfn class="enum" id="ENA_REGS_RESET_MISS_TX_CMPL" title='ENA_REGS_RESET_MISS_TX_CMPL' data-ref="ENA_REGS_RESET_MISS_TX_CMPL">ENA_REGS_RESET_MISS_TX_CMPL</dfn>		= <var>3</var>,</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>	<dfn class="enum" id="ENA_REGS_RESET_INV_RX_REQ_ID" title='ENA_REGS_RESET_INV_RX_REQ_ID' data-ref="ENA_REGS_RESET_INV_RX_REQ_ID">ENA_REGS_RESET_INV_RX_REQ_ID</dfn>		= <var>4</var>,</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>	<dfn class="enum" id="ENA_REGS_RESET_INV_TX_REQ_ID" title='ENA_REGS_RESET_INV_TX_REQ_ID' data-ref="ENA_REGS_RESET_INV_TX_REQ_ID">ENA_REGS_RESET_INV_TX_REQ_ID</dfn>		= <var>5</var>,</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>	<dfn class="enum" id="ENA_REGS_RESET_TOO_MANY_RX_DESCS" title='ENA_REGS_RESET_TOO_MANY_RX_DESCS' data-ref="ENA_REGS_RESET_TOO_MANY_RX_DESCS">ENA_REGS_RESET_TOO_MANY_RX_DESCS</dfn>	= <var>6</var>,</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>	<dfn class="enum" id="ENA_REGS_RESET_INIT_ERR" title='ENA_REGS_RESET_INIT_ERR' data-ref="ENA_REGS_RESET_INIT_ERR">ENA_REGS_RESET_INIT_ERR</dfn>			= <var>7</var>,</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>	<dfn class="enum" id="ENA_REGS_RESET_DRIVER_INVALID_STATE" title='ENA_REGS_RESET_DRIVER_INVALID_STATE' data-ref="ENA_REGS_RESET_DRIVER_INVALID_STATE">ENA_REGS_RESET_DRIVER_INVALID_STATE</dfn>	= <var>8</var>,</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>	<dfn class="enum" id="ENA_REGS_RESET_OS_TRIGGER" title='ENA_REGS_RESET_OS_TRIGGER' data-ref="ENA_REGS_RESET_OS_TRIGGER">ENA_REGS_RESET_OS_TRIGGER</dfn>		= <var>9</var>,</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>	<dfn class="enum" id="ENA_REGS_RESET_OS_NETDEV_WD" title='ENA_REGS_RESET_OS_NETDEV_WD' data-ref="ENA_REGS_RESET_OS_NETDEV_WD">ENA_REGS_RESET_OS_NETDEV_WD</dfn>		= <var>10</var>,</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>	<dfn class="enum" id="ENA_REGS_RESET_SHUTDOWN" title='ENA_REGS_RESET_SHUTDOWN' data-ref="ENA_REGS_RESET_SHUTDOWN">ENA_REGS_RESET_SHUTDOWN</dfn>			= <var>11</var>,</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>	<dfn class="enum" id="ENA_REGS_RESET_USER_TRIGGER" title='ENA_REGS_RESET_USER_TRIGGER' data-ref="ENA_REGS_RESET_USER_TRIGGER">ENA_REGS_RESET_USER_TRIGGER</dfn>		= <var>12</var>,</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>	<dfn class="enum" id="ENA_REGS_RESET_GENERIC" title='ENA_REGS_RESET_GENERIC' data-ref="ENA_REGS_RESET_GENERIC">ENA_REGS_RESET_GENERIC</dfn>			= <var>13</var>,</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>	<dfn class="enum" id="ENA_REGS_RESET_MISS_INTERRUPT" title='ENA_REGS_RESET_MISS_INTERRUPT' data-ref="ENA_REGS_RESET_MISS_INTERRUPT">ENA_REGS_RESET_MISS_INTERRUPT</dfn>		= <var>14</var>,</td></tr>
<tr><th id="67">67</th><td>};</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><i>/* ena_registers offsets */</i></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_VERSION_OFF" data-ref="_M/ENA_REGS_VERSION_OFF">ENA_REGS_VERSION_OFF</dfn>		0x0</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_CONTROLLER_VERSION_OFF" data-ref="_M/ENA_REGS_CONTROLLER_VERSION_OFF">ENA_REGS_CONTROLLER_VERSION_OFF</dfn>		0x4</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_CAPS_OFF" data-ref="_M/ENA_REGS_CAPS_OFF">ENA_REGS_CAPS_OFF</dfn>		0x8</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_CAPS_EXT_OFF" data-ref="_M/ENA_REGS_CAPS_EXT_OFF">ENA_REGS_CAPS_EXT_OFF</dfn>		0xc</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_AQ_BASE_LO_OFF" data-ref="_M/ENA_REGS_AQ_BASE_LO_OFF">ENA_REGS_AQ_BASE_LO_OFF</dfn>		0x10</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_AQ_BASE_HI_OFF" data-ref="_M/ENA_REGS_AQ_BASE_HI_OFF">ENA_REGS_AQ_BASE_HI_OFF</dfn>		0x14</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_AQ_CAPS_OFF" data-ref="_M/ENA_REGS_AQ_CAPS_OFF">ENA_REGS_AQ_CAPS_OFF</dfn>		0x18</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_ACQ_BASE_LO_OFF" data-ref="_M/ENA_REGS_ACQ_BASE_LO_OFF">ENA_REGS_ACQ_BASE_LO_OFF</dfn>		0x20</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_ACQ_BASE_HI_OFF" data-ref="_M/ENA_REGS_ACQ_BASE_HI_OFF">ENA_REGS_ACQ_BASE_HI_OFF</dfn>		0x24</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_ACQ_CAPS_OFF" data-ref="_M/ENA_REGS_ACQ_CAPS_OFF">ENA_REGS_ACQ_CAPS_OFF</dfn>		0x28</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_AQ_DB_OFF" data-ref="_M/ENA_REGS_AQ_DB_OFF">ENA_REGS_AQ_DB_OFF</dfn>		0x2c</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_ACQ_TAIL_OFF" data-ref="_M/ENA_REGS_ACQ_TAIL_OFF">ENA_REGS_ACQ_TAIL_OFF</dfn>		0x30</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_AENQ_CAPS_OFF" data-ref="_M/ENA_REGS_AENQ_CAPS_OFF">ENA_REGS_AENQ_CAPS_OFF</dfn>		0x34</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_AENQ_BASE_LO_OFF" data-ref="_M/ENA_REGS_AENQ_BASE_LO_OFF">ENA_REGS_AENQ_BASE_LO_OFF</dfn>		0x38</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_AENQ_BASE_HI_OFF" data-ref="_M/ENA_REGS_AENQ_BASE_HI_OFF">ENA_REGS_AENQ_BASE_HI_OFF</dfn>		0x3c</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_AENQ_HEAD_DB_OFF" data-ref="_M/ENA_REGS_AENQ_HEAD_DB_OFF">ENA_REGS_AENQ_HEAD_DB_OFF</dfn>		0x40</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_AENQ_TAIL_OFF" data-ref="_M/ENA_REGS_AENQ_TAIL_OFF">ENA_REGS_AENQ_TAIL_OFF</dfn>		0x44</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_INTR_MASK_OFF" data-ref="_M/ENA_REGS_INTR_MASK_OFF">ENA_REGS_INTR_MASK_OFF</dfn>		0x4c</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_DEV_CTL_OFF" data-ref="_M/ENA_REGS_DEV_CTL_OFF">ENA_REGS_DEV_CTL_OFF</dfn>		0x54</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_DEV_STS_OFF" data-ref="_M/ENA_REGS_DEV_STS_OFF">ENA_REGS_DEV_STS_OFF</dfn>		0x58</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_MMIO_REG_READ_OFF" data-ref="_M/ENA_REGS_MMIO_REG_READ_OFF">ENA_REGS_MMIO_REG_READ_OFF</dfn>		0x5c</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_MMIO_RESP_LO_OFF" data-ref="_M/ENA_REGS_MMIO_RESP_LO_OFF">ENA_REGS_MMIO_RESP_LO_OFF</dfn>		0x60</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_MMIO_RESP_HI_OFF" data-ref="_M/ENA_REGS_MMIO_RESP_HI_OFF">ENA_REGS_MMIO_RESP_HI_OFF</dfn>		0x64</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_RSS_IND_ENTRY_UPDATE_OFF" data-ref="_M/ENA_REGS_RSS_IND_ENTRY_UPDATE_OFF">ENA_REGS_RSS_IND_ENTRY_UPDATE_OFF</dfn>		0x68</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><i>/* version register */</i></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_VERSION_MINOR_VERSION_MASK" data-ref="_M/ENA_REGS_VERSION_MINOR_VERSION_MASK">ENA_REGS_VERSION_MINOR_VERSION_MASK</dfn>		0xff</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_VERSION_MAJOR_VERSION_SHIFT" data-ref="_M/ENA_REGS_VERSION_MAJOR_VERSION_SHIFT">ENA_REGS_VERSION_MAJOR_VERSION_SHIFT</dfn>		8</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_VERSION_MAJOR_VERSION_MASK" data-ref="_M/ENA_REGS_VERSION_MAJOR_VERSION_MASK">ENA_REGS_VERSION_MAJOR_VERSION_MASK</dfn>		0xff00</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><i>/* controller_version register */</i></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_CONTROLLER_VERSION_SUBMINOR_VERSION_MASK" data-ref="_M/ENA_REGS_CONTROLLER_VERSION_SUBMINOR_VERSION_MASK">ENA_REGS_CONTROLLER_VERSION_SUBMINOR_VERSION_MASK</dfn>		0xff</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_CONTROLLER_VERSION_MINOR_VERSION_SHIFT" data-ref="_M/ENA_REGS_CONTROLLER_VERSION_MINOR_VERSION_SHIFT">ENA_REGS_CONTROLLER_VERSION_MINOR_VERSION_SHIFT</dfn>		8</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_CONTROLLER_VERSION_MINOR_VERSION_MASK" data-ref="_M/ENA_REGS_CONTROLLER_VERSION_MINOR_VERSION_MASK">ENA_REGS_CONTROLLER_VERSION_MINOR_VERSION_MASK</dfn>		0xff00</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_CONTROLLER_VERSION_MAJOR_VERSION_SHIFT" data-ref="_M/ENA_REGS_CONTROLLER_VERSION_MAJOR_VERSION_SHIFT">ENA_REGS_CONTROLLER_VERSION_MAJOR_VERSION_SHIFT</dfn>		16</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_CONTROLLER_VERSION_MAJOR_VERSION_MASK" data-ref="_M/ENA_REGS_CONTROLLER_VERSION_MAJOR_VERSION_MASK">ENA_REGS_CONTROLLER_VERSION_MAJOR_VERSION_MASK</dfn>		0xff0000</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_CONTROLLER_VERSION_IMPL_ID_SHIFT" data-ref="_M/ENA_REGS_CONTROLLER_VERSION_IMPL_ID_SHIFT">ENA_REGS_CONTROLLER_VERSION_IMPL_ID_SHIFT</dfn>		24</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_CONTROLLER_VERSION_IMPL_ID_MASK" data-ref="_M/ENA_REGS_CONTROLLER_VERSION_IMPL_ID_MASK">ENA_REGS_CONTROLLER_VERSION_IMPL_ID_MASK</dfn>		0xff000000</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><i>/* caps register */</i></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_CAPS_CONTIGUOUS_QUEUE_REQUIRED_MASK" data-ref="_M/ENA_REGS_CAPS_CONTIGUOUS_QUEUE_REQUIRED_MASK">ENA_REGS_CAPS_CONTIGUOUS_QUEUE_REQUIRED_MASK</dfn>		0x1</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_CAPS_RESET_TIMEOUT_SHIFT" data-ref="_M/ENA_REGS_CAPS_RESET_TIMEOUT_SHIFT">ENA_REGS_CAPS_RESET_TIMEOUT_SHIFT</dfn>		1</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_CAPS_RESET_TIMEOUT_MASK" data-ref="_M/ENA_REGS_CAPS_RESET_TIMEOUT_MASK">ENA_REGS_CAPS_RESET_TIMEOUT_MASK</dfn>		0x3e</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_CAPS_DMA_ADDR_WIDTH_SHIFT" data-ref="_M/ENA_REGS_CAPS_DMA_ADDR_WIDTH_SHIFT">ENA_REGS_CAPS_DMA_ADDR_WIDTH_SHIFT</dfn>		8</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_CAPS_DMA_ADDR_WIDTH_MASK" data-ref="_M/ENA_REGS_CAPS_DMA_ADDR_WIDTH_MASK">ENA_REGS_CAPS_DMA_ADDR_WIDTH_MASK</dfn>		0xff00</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_CAPS_ADMIN_CMD_TO_SHIFT" data-ref="_M/ENA_REGS_CAPS_ADMIN_CMD_TO_SHIFT">ENA_REGS_CAPS_ADMIN_CMD_TO_SHIFT</dfn>		16</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_CAPS_ADMIN_CMD_TO_MASK" data-ref="_M/ENA_REGS_CAPS_ADMIN_CMD_TO_MASK">ENA_REGS_CAPS_ADMIN_CMD_TO_MASK</dfn>		0xf0000</u></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><i>/* aq_caps register */</i></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_AQ_CAPS_AQ_DEPTH_MASK" data-ref="_M/ENA_REGS_AQ_CAPS_AQ_DEPTH_MASK">ENA_REGS_AQ_CAPS_AQ_DEPTH_MASK</dfn>		0xffff</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_AQ_CAPS_AQ_ENTRY_SIZE_SHIFT" data-ref="_M/ENA_REGS_AQ_CAPS_AQ_ENTRY_SIZE_SHIFT">ENA_REGS_AQ_CAPS_AQ_ENTRY_SIZE_SHIFT</dfn>		16</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_AQ_CAPS_AQ_ENTRY_SIZE_MASK" data-ref="_M/ENA_REGS_AQ_CAPS_AQ_ENTRY_SIZE_MASK">ENA_REGS_AQ_CAPS_AQ_ENTRY_SIZE_MASK</dfn>		0xffff0000</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><i>/* acq_caps register */</i></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_ACQ_CAPS_ACQ_DEPTH_MASK" data-ref="_M/ENA_REGS_ACQ_CAPS_ACQ_DEPTH_MASK">ENA_REGS_ACQ_CAPS_ACQ_DEPTH_MASK</dfn>		0xffff</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_ACQ_CAPS_ACQ_ENTRY_SIZE_SHIFT" data-ref="_M/ENA_REGS_ACQ_CAPS_ACQ_ENTRY_SIZE_SHIFT">ENA_REGS_ACQ_CAPS_ACQ_ENTRY_SIZE_SHIFT</dfn>		16</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_ACQ_CAPS_ACQ_ENTRY_SIZE_MASK" data-ref="_M/ENA_REGS_ACQ_CAPS_ACQ_ENTRY_SIZE_MASK">ENA_REGS_ACQ_CAPS_ACQ_ENTRY_SIZE_MASK</dfn>		0xffff0000</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><i>/* aenq_caps register */</i></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_AENQ_CAPS_AENQ_DEPTH_MASK" data-ref="_M/ENA_REGS_AENQ_CAPS_AENQ_DEPTH_MASK">ENA_REGS_AENQ_CAPS_AENQ_DEPTH_MASK</dfn>		0xffff</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_AENQ_CAPS_AENQ_ENTRY_SIZE_SHIFT" data-ref="_M/ENA_REGS_AENQ_CAPS_AENQ_ENTRY_SIZE_SHIFT">ENA_REGS_AENQ_CAPS_AENQ_ENTRY_SIZE_SHIFT</dfn>		16</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_AENQ_CAPS_AENQ_ENTRY_SIZE_MASK" data-ref="_M/ENA_REGS_AENQ_CAPS_AENQ_ENTRY_SIZE_MASK">ENA_REGS_AENQ_CAPS_AENQ_ENTRY_SIZE_MASK</dfn>		0xffff0000</u></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><i>/* dev_ctl register */</i></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_DEV_CTL_DEV_RESET_MASK" data-ref="_M/ENA_REGS_DEV_CTL_DEV_RESET_MASK">ENA_REGS_DEV_CTL_DEV_RESET_MASK</dfn>		0x1</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_DEV_CTL_AQ_RESTART_SHIFT" data-ref="_M/ENA_REGS_DEV_CTL_AQ_RESTART_SHIFT">ENA_REGS_DEV_CTL_AQ_RESTART_SHIFT</dfn>		1</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_DEV_CTL_AQ_RESTART_MASK" data-ref="_M/ENA_REGS_DEV_CTL_AQ_RESTART_MASK">ENA_REGS_DEV_CTL_AQ_RESTART_MASK</dfn>		0x2</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_DEV_CTL_QUIESCENT_SHIFT" data-ref="_M/ENA_REGS_DEV_CTL_QUIESCENT_SHIFT">ENA_REGS_DEV_CTL_QUIESCENT_SHIFT</dfn>		2</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_DEV_CTL_QUIESCENT_MASK" data-ref="_M/ENA_REGS_DEV_CTL_QUIESCENT_MASK">ENA_REGS_DEV_CTL_QUIESCENT_MASK</dfn>		0x4</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_DEV_CTL_IO_RESUME_SHIFT" data-ref="_M/ENA_REGS_DEV_CTL_IO_RESUME_SHIFT">ENA_REGS_DEV_CTL_IO_RESUME_SHIFT</dfn>		3</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_DEV_CTL_IO_RESUME_MASK" data-ref="_M/ENA_REGS_DEV_CTL_IO_RESUME_MASK">ENA_REGS_DEV_CTL_IO_RESUME_MASK</dfn>		0x8</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_DEV_CTL_RESET_REASON_SHIFT" data-ref="_M/ENA_REGS_DEV_CTL_RESET_REASON_SHIFT">ENA_REGS_DEV_CTL_RESET_REASON_SHIFT</dfn>		28</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_DEV_CTL_RESET_REASON_MASK" data-ref="_M/ENA_REGS_DEV_CTL_RESET_REASON_MASK">ENA_REGS_DEV_CTL_RESET_REASON_MASK</dfn>		0xf0000000</u></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><i>/* dev_sts register */</i></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_DEV_STS_READY_MASK" data-ref="_M/ENA_REGS_DEV_STS_READY_MASK">ENA_REGS_DEV_STS_READY_MASK</dfn>		0x1</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_DEV_STS_AQ_RESTART_IN_PROGRESS_SHIFT" data-ref="_M/ENA_REGS_DEV_STS_AQ_RESTART_IN_PROGRESS_SHIFT">ENA_REGS_DEV_STS_AQ_RESTART_IN_PROGRESS_SHIFT</dfn>		1</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_DEV_STS_AQ_RESTART_IN_PROGRESS_MASK" data-ref="_M/ENA_REGS_DEV_STS_AQ_RESTART_IN_PROGRESS_MASK">ENA_REGS_DEV_STS_AQ_RESTART_IN_PROGRESS_MASK</dfn>		0x2</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_DEV_STS_AQ_RESTART_FINISHED_SHIFT" data-ref="_M/ENA_REGS_DEV_STS_AQ_RESTART_FINISHED_SHIFT">ENA_REGS_DEV_STS_AQ_RESTART_FINISHED_SHIFT</dfn>		2</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_DEV_STS_AQ_RESTART_FINISHED_MASK" data-ref="_M/ENA_REGS_DEV_STS_AQ_RESTART_FINISHED_MASK">ENA_REGS_DEV_STS_AQ_RESTART_FINISHED_MASK</dfn>		0x4</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_DEV_STS_RESET_IN_PROGRESS_SHIFT" data-ref="_M/ENA_REGS_DEV_STS_RESET_IN_PROGRESS_SHIFT">ENA_REGS_DEV_STS_RESET_IN_PROGRESS_SHIFT</dfn>		3</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_DEV_STS_RESET_IN_PROGRESS_MASK" data-ref="_M/ENA_REGS_DEV_STS_RESET_IN_PROGRESS_MASK">ENA_REGS_DEV_STS_RESET_IN_PROGRESS_MASK</dfn>		0x8</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_DEV_STS_RESET_FINISHED_SHIFT" data-ref="_M/ENA_REGS_DEV_STS_RESET_FINISHED_SHIFT">ENA_REGS_DEV_STS_RESET_FINISHED_SHIFT</dfn>		4</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_DEV_STS_RESET_FINISHED_MASK" data-ref="_M/ENA_REGS_DEV_STS_RESET_FINISHED_MASK">ENA_REGS_DEV_STS_RESET_FINISHED_MASK</dfn>		0x10</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_DEV_STS_FATAL_ERROR_SHIFT" data-ref="_M/ENA_REGS_DEV_STS_FATAL_ERROR_SHIFT">ENA_REGS_DEV_STS_FATAL_ERROR_SHIFT</dfn>		5</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_DEV_STS_FATAL_ERROR_MASK" data-ref="_M/ENA_REGS_DEV_STS_FATAL_ERROR_MASK">ENA_REGS_DEV_STS_FATAL_ERROR_MASK</dfn>		0x20</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_DEV_STS_QUIESCENT_STATE_IN_PROGRESS_SHIFT" data-ref="_M/ENA_REGS_DEV_STS_QUIESCENT_STATE_IN_PROGRESS_SHIFT">ENA_REGS_DEV_STS_QUIESCENT_STATE_IN_PROGRESS_SHIFT</dfn>		6</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_DEV_STS_QUIESCENT_STATE_IN_PROGRESS_MASK" data-ref="_M/ENA_REGS_DEV_STS_QUIESCENT_STATE_IN_PROGRESS_MASK">ENA_REGS_DEV_STS_QUIESCENT_STATE_IN_PROGRESS_MASK</dfn>		0x40</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_DEV_STS_QUIESCENT_STATE_ACHIEVED_SHIFT" data-ref="_M/ENA_REGS_DEV_STS_QUIESCENT_STATE_ACHIEVED_SHIFT">ENA_REGS_DEV_STS_QUIESCENT_STATE_ACHIEVED_SHIFT</dfn>		7</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_DEV_STS_QUIESCENT_STATE_ACHIEVED_MASK" data-ref="_M/ENA_REGS_DEV_STS_QUIESCENT_STATE_ACHIEVED_MASK">ENA_REGS_DEV_STS_QUIESCENT_STATE_ACHIEVED_MASK</dfn>		0x80</u></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><i>/* mmio_reg_read register */</i></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_MMIO_REG_READ_REQ_ID_MASK" data-ref="_M/ENA_REGS_MMIO_REG_READ_REQ_ID_MASK">ENA_REGS_MMIO_REG_READ_REQ_ID_MASK</dfn>		0xffff</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_MMIO_REG_READ_REG_OFF_SHIFT" data-ref="_M/ENA_REGS_MMIO_REG_READ_REG_OFF_SHIFT">ENA_REGS_MMIO_REG_READ_REG_OFF_SHIFT</dfn>		16</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_MMIO_REG_READ_REG_OFF_MASK" data-ref="_M/ENA_REGS_MMIO_REG_READ_REG_OFF_MASK">ENA_REGS_MMIO_REG_READ_REG_OFF_MASK</dfn>		0xffff0000</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><i>/* rss_ind_entry_update register */</i></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_RSS_IND_ENTRY_UPDATE_INDEX_MASK" data-ref="_M/ENA_REGS_RSS_IND_ENTRY_UPDATE_INDEX_MASK">ENA_REGS_RSS_IND_ENTRY_UPDATE_INDEX_MASK</dfn>		0xffff</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_RSS_IND_ENTRY_UPDATE_CQ_IDX_SHIFT" data-ref="_M/ENA_REGS_RSS_IND_ENTRY_UPDATE_CQ_IDX_SHIFT">ENA_REGS_RSS_IND_ENTRY_UPDATE_CQ_IDX_SHIFT</dfn>		16</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/ENA_REGS_RSS_IND_ENTRY_UPDATE_CQ_IDX_MASK" data-ref="_M/ENA_REGS_RSS_IND_ENTRY_UPDATE_CQ_IDX_MASK">ENA_REGS_RSS_IND_ENTRY_UPDATE_CQ_IDX_MASK</dfn>		0xffff0000</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><u>#<span data-ppcond="34">endif</span> /*_ENA_REGS_H_ */</u></td></tr>
<tr><th id="172">172</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../ena_com.c.html'>dpdk_1805/drivers/net/ena/base/ena_com.c</a><br/>Generated on <em>2018-Aug-19</em> from project dpdk_1805 revision <em>dpdk_1805</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
