<bibdata type="standard">
  <title type="title-main" format="text/plain">IEC 62526 Ed. 1 (IEEE Std 1450.1(TM)-2005): Standard for Extensions to Standard Test Interface Language (STIL) for Semiconductor Design Environments</title>
  <title type="main" format="text/plain">IEC 62526 Ed. 1 (IEEE Std 1450.1(TM)-2005): Standard for Extensions to Standard Test Interface Language (STIL) for Semiconductor Design Environments</title>
  <uri type="src">https://ieeexplore.ieee.org/document/8671481</uri>
  <docidentifier type="IEEE">IEC 62526:2007(E) IEEE 1450.1-2005(E)</docidentifier>
  <docidentifier type="ISBN">9-7807-3815-7221</docidentifier>
  <docidentifier type="DOI">10.1109/IEEESTD.2007.8671481</docidentifier>
  <docnumber>62526-2007</docnumber>
  <date type="created">
    <on>2007-12-09</on>
  </date>
  <date type="published">
    <on>2019-03-19</on>
  </date>
  <date type="issued">
    <on>2007</on>
  </date>
  <contributor>
    <role type="publisher"/>
    <organization>
      <name>Institute of Electrical and Electronics Engineers</name>
      <abbreviation>IEEE</abbreviation>
      <uri>http://www.ieee.org</uri>
      <address>
        <city>New York</city>
        <country>USA</country>
      </address>
    </organization>
  </contributor>
  <language>en</language>
  <script>Latn</script>
  <abstract format="text/plain" language="en" script="Latn">Standard Test Interface Language (STIL) provides an interface between digital test generation tools and test equipment. Extensions to the test interface language (contained in this standard) are defined that (1) facilitate the use of the language in the design environment and (2) facilitate the use of the language for large designs encompassing subdesigns with reusable patterns.</abstract>
  <copyright>
    <from>2007</from>
    <owner>
      <organization>
        <name>Institute of Electrical and Electronics Engineers</name>
        <abbreviation>IEEE</abbreviation>
        <uri>http://www.ieee.org</uri>
      </organization>
    </owner>
    <owner>
      <organization>
        <name>IEC</name>
      </organization>
    </owner>
  </copyright>
  <keyword>IEEE Standards</keyword>
  <keyword>IEC Standards</keyword>
  <keyword>Feedback</keyword>
  <keyword>Test equipment</keyword>
  <keyword>Semiconductor materials</keyword>
  <keyword>System-on-chip</keyword>
  <keyword>Test pattern generation</keyword>
  <keyword>Protocols</keyword>
  <keyword>advanced scan architecture</keyword>
  <keyword>core</keyword>
  <keyword>environment</keyword>
  <keyword>fail feedback</keyword>
  <keyword>lockstep</keyword>
  <keyword>parallel patterns</keyword>
  <keyword>parameterized data</keyword>
  <keyword>pattern tiling</keyword>
  <keyword>pragma</keyword>
  <keyword>signal variable</keyword>
  <keyword>system on chip (SoC)</keyword>
  <keyword>test protocol</keyword>
</bibdata>