#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Wed Jun 29 19:38:12 2016
# Process ID: 17089
# Current directory: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/project.runs/synth_1
# Command line: vivado -log axi_interfaces.vds -mode batch -messageDb vivado.pb -notrace -source axi_interfaces.tcl
# Log file: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/project.runs/synth_1/axi_interfaces.vds
# Journal file: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source axi_interfaces.tcl -notrace
Command: synth_design -top axi_interfaces -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-1223] The version limit for your license is '2016.06' and will expire in 1 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1132.867 ; gain = 178.840 ; free physical = 9541 ; free virtual = 36666
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_interfaces' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/axi_interfaces.vhd:88]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/axi_interfaces.vhd:109]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axi_interfaces_AXILiteS_s_axi' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/axi_interfaces_AXILiteS_s_axi.vhd:12' bound to instance 'axi_interfaces_AXILiteS_s_axi_U' of component 'axi_interfaces_AXILiteS_s_axi' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/axi_interfaces.vhd:209]
INFO: [Synth 8-638] synthesizing module 'axi_interfaces_AXILiteS_s_axi' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/axi_interfaces_AXILiteS_s_axi.vhd:68]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/axi_interfaces_AXILiteS_s_axi.vhd:151]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/axi_interfaces_AXILiteS_s_axi.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'axi_interfaces_AXILiteS_s_axi' (1#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/axi_interfaces_AXILiteS_s_axi.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'axi_interfaces' (2#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/axi_interfaces.vhd:88]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1173.250 ; gain = 219.223 ; free physical = 9498 ; free virtual = 36623
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1173.250 ; gain = 219.223 ; free physical = 9497 ; free virtual = 36623
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/axi_interfaces.xdc]
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/axi_interfaces.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1472.609 ; gain = 0.000 ; free physical = 9191 ; free virtual = 36347
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17178 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1472.613 ; gain = 518.586 ; free physical = 9188 ; free virtual = 36344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1472.613 ; gain = 518.586 ; free physical = 9188 ; free virtual = 36344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1472.613 ; gain = 518.586 ; free physical = 9188 ; free virtual = 36344
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RVALID_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_441_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1472.613 ; gain = 518.586 ; free physical = 9187 ; free virtual = 36342
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_interfaces 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_interfaces_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9188 ; free virtual = 36344
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design axi_interfaces has port s_axi_AXILiteS_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_interfaces has port s_axi_AXILiteS_RRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_interfaces has port s_axi_AXILiteS_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_interfaces has port s_axi_AXILiteS_BRESP[0] driven by constant 0
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_AWADDR[4]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[31]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[30]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[29]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[28]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[27]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[26]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[25]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[24]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[23]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[22]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[21]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[20]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[19]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[18]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[17]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[16]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[15]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[14]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[13]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[12]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[11]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[10]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[9]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[8]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[6]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[5]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[4]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[3]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[2]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WSTRB[3]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WSTRB[2]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WSTRB[1]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_ARADDR[4]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9189 ; free virtual = 36344
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9189 ; free virtual = 36344

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i1_reg_213_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i1_reg_213_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i1_reg_213_reg[2] )
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[4] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[5] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[6] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[8] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[9] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[10] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[11] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[12] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[13] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[14] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[15] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[16] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[17] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[18] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[19] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[20] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[21] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[22] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[23] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[24] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[25] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[26] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[27] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[28] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[29] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[30] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] )
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rstate_reg[1] ' (FDS) to '\axi_interfaces_AXILiteS_s_axi_U/rstate_reg[0] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interfaces_AXILiteS_s_axi_U/wstate_reg[2] )
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/wstate_reg[2] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rstate_reg[1] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[30] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[29] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[28] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[27] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[26] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[25] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[24] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[23] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[22] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[21] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[20] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[19] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[18] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[17] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[16] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[15] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[14] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[13] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[12] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[11] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[10] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[9] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[8] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[6] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[5] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[4] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[16] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[17] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[18] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[19] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[20] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[21] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[22] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[23] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[24] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[25] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[26] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[27] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[28] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[29] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[30] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[31] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[16] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[17] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[18] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[19] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[20] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[21] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[22] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[23] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[24] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[25] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[26] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[27] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[28] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[29] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[30] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[31] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[16] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[17] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[18] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[19] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[20] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[21] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[22] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[23] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[24] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[25] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[26] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[27] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[28] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[29] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[30] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[31] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[16] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[17] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[18] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[19] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[20] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[21] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[22] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[23] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[24] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[25] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[26] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[27] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[28] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[29] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[30] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[31] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_4_reg[16] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_4_reg[17] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_4_reg[18] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_4_reg[19] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_4_reg[20] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_4_reg[21] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_4_reg[22] ) is unused and will be removed from module axi_interfaces.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9189 ; free virtual = 36344
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9189 ; free virtual = 36344

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9178 ; free virtual = 36341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9178 ; free virtual = 36341
---------------------------------------------------------------------------------
Finished Parallel Timing Optimization  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9178 ; free virtual = 36341

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9178 ; free virtual = 36341
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9178 ; free virtual = 36341
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9178 ; free virtual = 36341
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9178 ; free virtual = 36341
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9178 ; free virtual = 36341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9178 ; free virtual = 36341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9178 ; free virtual = 36341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9178 ; free virtual = 36341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    64|
|2     |LUT1   |     1|
|3     |LUT2   |   274|
|4     |LUT3   |    12|
|5     |LUT4   |    13|
|6     |LUT5   |     7|
|7     |LUT6   |    11|
|8     |FDRE   |   159|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------+------------------------------+------+
|      |Instance                          |Module                        |Cells |
+------+----------------------------------+------------------------------+------+
|1     |top                               |                              |   543|
|2     |  axi_interfaces_AXILiteS_s_axi_U |axi_interfaces_AXILiteS_s_axi |    83|
+------+----------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9178 ; free virtual = 36341
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 198 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1472.617 ; gain = 105.387 ; free physical = 9194 ; free virtual = 36358
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9194 ; free virtual = 36358
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 140 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1472.617 ; gain = 447.367 ; free physical = 9194 ; free virtual = 36358
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1512.625 ; gain = 0.000 ; free physical = 9194 ; free virtual = 36358
INFO: [Common 17-206] Exiting Vivado at Wed Jun 29 19:38:56 2016...
