
DMA_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b8c  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f8  08005d28  08005d28  00015d28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f20  08005f20  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08005f20  08005f20  00015f20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f28  08005f28  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f28  08005f28  00015f28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005f2c  08005f2c  00015f2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08005f30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000190  2000000c  08005f3c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000019c  08005f3c  0002019c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dfaf  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b9a  00000000  00000000  0002dfeb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c38  00000000  00000000  0002fb88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ba0  00000000  00000000  000307c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016158  00000000  00000000  00031360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eac1  00000000  00000000  000474b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008dd73  00000000  00000000  00055f79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e3cec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000379c  00000000  00000000  000e3d40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000000c 	.word	0x2000000c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08005d0c 	.word	0x08005d0c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000010 	.word	0x20000010
 80001d4:	08005d0c 	.word	0x08005d0c

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2iz>:
 8000a84:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a88:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a8c:	d215      	bcs.n	8000aba <__aeabi_d2iz+0x36>
 8000a8e:	d511      	bpl.n	8000ab4 <__aeabi_d2iz+0x30>
 8000a90:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a98:	d912      	bls.n	8000ac0 <__aeabi_d2iz+0x3c>
 8000a9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	bf18      	it	ne
 8000ab0:	4240      	negne	r0, r0
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000abe:	d105      	bne.n	8000acc <__aeabi_d2iz+0x48>
 8000ac0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ac4:	bf08      	it	eq
 8000ac6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_d2uiz>:
 8000ad4:	004a      	lsls	r2, r1, #1
 8000ad6:	d211      	bcs.n	8000afc <__aeabi_d2uiz+0x28>
 8000ad8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000adc:	d211      	bcs.n	8000b02 <__aeabi_d2uiz+0x2e>
 8000ade:	d50d      	bpl.n	8000afc <__aeabi_d2uiz+0x28>
 8000ae0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ae4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ae8:	d40e      	bmi.n	8000b08 <__aeabi_d2uiz+0x34>
 8000aea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000af2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000af6:	fa23 f002 	lsr.w	r0, r3, r2
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b06:	d102      	bne.n	8000b0e <__aeabi_d2uiz+0x3a>
 8000b08:	f04f 30ff 	mov.w	r0, #4294967295
 8000b0c:	4770      	bx	lr
 8000b0e:	f04f 0000 	mov.w	r0, #0
 8000b12:	4770      	bx	lr

08000b14 <__aeabi_d2f>:
 8000b14:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b18:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b1c:	bf24      	itt	cs
 8000b1e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b22:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b26:	d90d      	bls.n	8000b44 <__aeabi_d2f+0x30>
 8000b28:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b2c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b30:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b34:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b38:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b3c:	bf08      	it	eq
 8000b3e:	f020 0001 	biceq.w	r0, r0, #1
 8000b42:	4770      	bx	lr
 8000b44:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b48:	d121      	bne.n	8000b8e <__aeabi_d2f+0x7a>
 8000b4a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b4e:	bfbc      	itt	lt
 8000b50:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b54:	4770      	bxlt	lr
 8000b56:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b5a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b5e:	f1c2 0218 	rsb	r2, r2, #24
 8000b62:	f1c2 0c20 	rsb	ip, r2, #32
 8000b66:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b6a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b6e:	bf18      	it	ne
 8000b70:	f040 0001 	orrne.w	r0, r0, #1
 8000b74:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b78:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b7c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b80:	ea40 000c 	orr.w	r0, r0, ip
 8000b84:	fa23 f302 	lsr.w	r3, r3, r2
 8000b88:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b8c:	e7cc      	b.n	8000b28 <__aeabi_d2f+0x14>
 8000b8e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b92:	d107      	bne.n	8000ba4 <__aeabi_d2f+0x90>
 8000b94:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b98:	bf1e      	ittt	ne
 8000b9a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b9e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ba2:	4770      	bxne	lr
 8000ba4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop

08000bb4 <__aeabi_uldivmod>:
 8000bb4:	b953      	cbnz	r3, 8000bcc <__aeabi_uldivmod+0x18>
 8000bb6:	b94a      	cbnz	r2, 8000bcc <__aeabi_uldivmod+0x18>
 8000bb8:	2900      	cmp	r1, #0
 8000bba:	bf08      	it	eq
 8000bbc:	2800      	cmpeq	r0, #0
 8000bbe:	bf1c      	itt	ne
 8000bc0:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc4:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc8:	f000 b96e 	b.w	8000ea8 <__aeabi_idiv0>
 8000bcc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd4:	f000 f806 	bl	8000be4 <__udivmoddi4>
 8000bd8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be0:	b004      	add	sp, #16
 8000be2:	4770      	bx	lr

08000be4 <__udivmoddi4>:
 8000be4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000be8:	9d08      	ldr	r5, [sp, #32]
 8000bea:	4604      	mov	r4, r0
 8000bec:	468c      	mov	ip, r1
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	f040 8083 	bne.w	8000cfa <__udivmoddi4+0x116>
 8000bf4:	428a      	cmp	r2, r1
 8000bf6:	4617      	mov	r7, r2
 8000bf8:	d947      	bls.n	8000c8a <__udivmoddi4+0xa6>
 8000bfa:	fab2 f282 	clz	r2, r2
 8000bfe:	b142      	cbz	r2, 8000c12 <__udivmoddi4+0x2e>
 8000c00:	f1c2 0020 	rsb	r0, r2, #32
 8000c04:	fa24 f000 	lsr.w	r0, r4, r0
 8000c08:	4091      	lsls	r1, r2
 8000c0a:	4097      	lsls	r7, r2
 8000c0c:	ea40 0c01 	orr.w	ip, r0, r1
 8000c10:	4094      	lsls	r4, r2
 8000c12:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c16:	0c23      	lsrs	r3, r4, #16
 8000c18:	fbbc f6f8 	udiv	r6, ip, r8
 8000c1c:	fa1f fe87 	uxth.w	lr, r7
 8000c20:	fb08 c116 	mls	r1, r8, r6, ip
 8000c24:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c28:	fb06 f10e 	mul.w	r1, r6, lr
 8000c2c:	4299      	cmp	r1, r3
 8000c2e:	d909      	bls.n	8000c44 <__udivmoddi4+0x60>
 8000c30:	18fb      	adds	r3, r7, r3
 8000c32:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c36:	f080 8119 	bcs.w	8000e6c <__udivmoddi4+0x288>
 8000c3a:	4299      	cmp	r1, r3
 8000c3c:	f240 8116 	bls.w	8000e6c <__udivmoddi4+0x288>
 8000c40:	3e02      	subs	r6, #2
 8000c42:	443b      	add	r3, r7
 8000c44:	1a5b      	subs	r3, r3, r1
 8000c46:	b2a4      	uxth	r4, r4
 8000c48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c4c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c54:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c58:	45a6      	cmp	lr, r4
 8000c5a:	d909      	bls.n	8000c70 <__udivmoddi4+0x8c>
 8000c5c:	193c      	adds	r4, r7, r4
 8000c5e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c62:	f080 8105 	bcs.w	8000e70 <__udivmoddi4+0x28c>
 8000c66:	45a6      	cmp	lr, r4
 8000c68:	f240 8102 	bls.w	8000e70 <__udivmoddi4+0x28c>
 8000c6c:	3802      	subs	r0, #2
 8000c6e:	443c      	add	r4, r7
 8000c70:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c74:	eba4 040e 	sub.w	r4, r4, lr
 8000c78:	2600      	movs	r6, #0
 8000c7a:	b11d      	cbz	r5, 8000c84 <__udivmoddi4+0xa0>
 8000c7c:	40d4      	lsrs	r4, r2
 8000c7e:	2300      	movs	r3, #0
 8000c80:	e9c5 4300 	strd	r4, r3, [r5]
 8000c84:	4631      	mov	r1, r6
 8000c86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8a:	b902      	cbnz	r2, 8000c8e <__udivmoddi4+0xaa>
 8000c8c:	deff      	udf	#255	; 0xff
 8000c8e:	fab2 f282 	clz	r2, r2
 8000c92:	2a00      	cmp	r2, #0
 8000c94:	d150      	bne.n	8000d38 <__udivmoddi4+0x154>
 8000c96:	1bcb      	subs	r3, r1, r7
 8000c98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c9c:	fa1f f887 	uxth.w	r8, r7
 8000ca0:	2601      	movs	r6, #1
 8000ca2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000ca6:	0c21      	lsrs	r1, r4, #16
 8000ca8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cb0:	fb08 f30c 	mul.w	r3, r8, ip
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	d907      	bls.n	8000cc8 <__udivmoddi4+0xe4>
 8000cb8:	1879      	adds	r1, r7, r1
 8000cba:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cbe:	d202      	bcs.n	8000cc6 <__udivmoddi4+0xe2>
 8000cc0:	428b      	cmp	r3, r1
 8000cc2:	f200 80e9 	bhi.w	8000e98 <__udivmoddi4+0x2b4>
 8000cc6:	4684      	mov	ip, r0
 8000cc8:	1ac9      	subs	r1, r1, r3
 8000cca:	b2a3      	uxth	r3, r4
 8000ccc:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cd0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cd4:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cd8:	fb08 f800 	mul.w	r8, r8, r0
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	d907      	bls.n	8000cf0 <__udivmoddi4+0x10c>
 8000ce0:	193c      	adds	r4, r7, r4
 8000ce2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ce6:	d202      	bcs.n	8000cee <__udivmoddi4+0x10a>
 8000ce8:	45a0      	cmp	r8, r4
 8000cea:	f200 80d9 	bhi.w	8000ea0 <__udivmoddi4+0x2bc>
 8000cee:	4618      	mov	r0, r3
 8000cf0:	eba4 0408 	sub.w	r4, r4, r8
 8000cf4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cf8:	e7bf      	b.n	8000c7a <__udivmoddi4+0x96>
 8000cfa:	428b      	cmp	r3, r1
 8000cfc:	d909      	bls.n	8000d12 <__udivmoddi4+0x12e>
 8000cfe:	2d00      	cmp	r5, #0
 8000d00:	f000 80b1 	beq.w	8000e66 <__udivmoddi4+0x282>
 8000d04:	2600      	movs	r6, #0
 8000d06:	e9c5 0100 	strd	r0, r1, [r5]
 8000d0a:	4630      	mov	r0, r6
 8000d0c:	4631      	mov	r1, r6
 8000d0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d12:	fab3 f683 	clz	r6, r3
 8000d16:	2e00      	cmp	r6, #0
 8000d18:	d14a      	bne.n	8000db0 <__udivmoddi4+0x1cc>
 8000d1a:	428b      	cmp	r3, r1
 8000d1c:	d302      	bcc.n	8000d24 <__udivmoddi4+0x140>
 8000d1e:	4282      	cmp	r2, r0
 8000d20:	f200 80b8 	bhi.w	8000e94 <__udivmoddi4+0x2b0>
 8000d24:	1a84      	subs	r4, r0, r2
 8000d26:	eb61 0103 	sbc.w	r1, r1, r3
 8000d2a:	2001      	movs	r0, #1
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2d00      	cmp	r5, #0
 8000d30:	d0a8      	beq.n	8000c84 <__udivmoddi4+0xa0>
 8000d32:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0xa0>
 8000d38:	f1c2 0320 	rsb	r3, r2, #32
 8000d3c:	fa20 f603 	lsr.w	r6, r0, r3
 8000d40:	4097      	lsls	r7, r2
 8000d42:	fa01 f002 	lsl.w	r0, r1, r2
 8000d46:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4a:	40d9      	lsrs	r1, r3
 8000d4c:	4330      	orrs	r0, r6
 8000d4e:	0c03      	lsrs	r3, r0, #16
 8000d50:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d54:	fa1f f887 	uxth.w	r8, r7
 8000d58:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d5c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d60:	fb06 f108 	mul.w	r1, r6, r8
 8000d64:	4299      	cmp	r1, r3
 8000d66:	fa04 f402 	lsl.w	r4, r4, r2
 8000d6a:	d909      	bls.n	8000d80 <__udivmoddi4+0x19c>
 8000d6c:	18fb      	adds	r3, r7, r3
 8000d6e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d72:	f080 808d 	bcs.w	8000e90 <__udivmoddi4+0x2ac>
 8000d76:	4299      	cmp	r1, r3
 8000d78:	f240 808a 	bls.w	8000e90 <__udivmoddi4+0x2ac>
 8000d7c:	3e02      	subs	r6, #2
 8000d7e:	443b      	add	r3, r7
 8000d80:	1a5b      	subs	r3, r3, r1
 8000d82:	b281      	uxth	r1, r0
 8000d84:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d88:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d8c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d90:	fb00 f308 	mul.w	r3, r0, r8
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d907      	bls.n	8000da8 <__udivmoddi4+0x1c4>
 8000d98:	1879      	adds	r1, r7, r1
 8000d9a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d9e:	d273      	bcs.n	8000e88 <__udivmoddi4+0x2a4>
 8000da0:	428b      	cmp	r3, r1
 8000da2:	d971      	bls.n	8000e88 <__udivmoddi4+0x2a4>
 8000da4:	3802      	subs	r0, #2
 8000da6:	4439      	add	r1, r7
 8000da8:	1acb      	subs	r3, r1, r3
 8000daa:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000dae:	e778      	b.n	8000ca2 <__udivmoddi4+0xbe>
 8000db0:	f1c6 0c20 	rsb	ip, r6, #32
 8000db4:	fa03 f406 	lsl.w	r4, r3, r6
 8000db8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000dbc:	431c      	orrs	r4, r3
 8000dbe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000dc2:	fa01 f306 	lsl.w	r3, r1, r6
 8000dc6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dca:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	0c3b      	lsrs	r3, r7, #16
 8000dd2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dd6:	fa1f f884 	uxth.w	r8, r4
 8000dda:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dde:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000de2:	fb09 fa08 	mul.w	sl, r9, r8
 8000de6:	458a      	cmp	sl, r1
 8000de8:	fa02 f206 	lsl.w	r2, r2, r6
 8000dec:	fa00 f306 	lsl.w	r3, r0, r6
 8000df0:	d908      	bls.n	8000e04 <__udivmoddi4+0x220>
 8000df2:	1861      	adds	r1, r4, r1
 8000df4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000df8:	d248      	bcs.n	8000e8c <__udivmoddi4+0x2a8>
 8000dfa:	458a      	cmp	sl, r1
 8000dfc:	d946      	bls.n	8000e8c <__udivmoddi4+0x2a8>
 8000dfe:	f1a9 0902 	sub.w	r9, r9, #2
 8000e02:	4421      	add	r1, r4
 8000e04:	eba1 010a 	sub.w	r1, r1, sl
 8000e08:	b2bf      	uxth	r7, r7
 8000e0a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e0e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e12:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e16:	fb00 f808 	mul.w	r8, r0, r8
 8000e1a:	45b8      	cmp	r8, r7
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x24a>
 8000e1e:	19e7      	adds	r7, r4, r7
 8000e20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e24:	d22e      	bcs.n	8000e84 <__udivmoddi4+0x2a0>
 8000e26:	45b8      	cmp	r8, r7
 8000e28:	d92c      	bls.n	8000e84 <__udivmoddi4+0x2a0>
 8000e2a:	3802      	subs	r0, #2
 8000e2c:	4427      	add	r7, r4
 8000e2e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e32:	eba7 0708 	sub.w	r7, r7, r8
 8000e36:	fba0 8902 	umull	r8, r9, r0, r2
 8000e3a:	454f      	cmp	r7, r9
 8000e3c:	46c6      	mov	lr, r8
 8000e3e:	4649      	mov	r1, r9
 8000e40:	d31a      	bcc.n	8000e78 <__udivmoddi4+0x294>
 8000e42:	d017      	beq.n	8000e74 <__udivmoddi4+0x290>
 8000e44:	b15d      	cbz	r5, 8000e5e <__udivmoddi4+0x27a>
 8000e46:	ebb3 020e 	subs.w	r2, r3, lr
 8000e4a:	eb67 0701 	sbc.w	r7, r7, r1
 8000e4e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e52:	40f2      	lsrs	r2, r6
 8000e54:	ea4c 0202 	orr.w	r2, ip, r2
 8000e58:	40f7      	lsrs	r7, r6
 8000e5a:	e9c5 2700 	strd	r2, r7, [r5]
 8000e5e:	2600      	movs	r6, #0
 8000e60:	4631      	mov	r1, r6
 8000e62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e66:	462e      	mov	r6, r5
 8000e68:	4628      	mov	r0, r5
 8000e6a:	e70b      	b.n	8000c84 <__udivmoddi4+0xa0>
 8000e6c:	4606      	mov	r6, r0
 8000e6e:	e6e9      	b.n	8000c44 <__udivmoddi4+0x60>
 8000e70:	4618      	mov	r0, r3
 8000e72:	e6fd      	b.n	8000c70 <__udivmoddi4+0x8c>
 8000e74:	4543      	cmp	r3, r8
 8000e76:	d2e5      	bcs.n	8000e44 <__udivmoddi4+0x260>
 8000e78:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e7c:	eb69 0104 	sbc.w	r1, r9, r4
 8000e80:	3801      	subs	r0, #1
 8000e82:	e7df      	b.n	8000e44 <__udivmoddi4+0x260>
 8000e84:	4608      	mov	r0, r1
 8000e86:	e7d2      	b.n	8000e2e <__udivmoddi4+0x24a>
 8000e88:	4660      	mov	r0, ip
 8000e8a:	e78d      	b.n	8000da8 <__udivmoddi4+0x1c4>
 8000e8c:	4681      	mov	r9, r0
 8000e8e:	e7b9      	b.n	8000e04 <__udivmoddi4+0x220>
 8000e90:	4666      	mov	r6, ip
 8000e92:	e775      	b.n	8000d80 <__udivmoddi4+0x19c>
 8000e94:	4630      	mov	r0, r6
 8000e96:	e74a      	b.n	8000d2e <__udivmoddi4+0x14a>
 8000e98:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e9c:	4439      	add	r1, r7
 8000e9e:	e713      	b.n	8000cc8 <__udivmoddi4+0xe4>
 8000ea0:	3802      	subs	r0, #2
 8000ea2:	443c      	add	r4, r7
 8000ea4:	e724      	b.n	8000cf0 <__udivmoddi4+0x10c>
 8000ea6:	bf00      	nop

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <set_brightness>:

static inline uint8_t scale8(uint8_t x, uint8_t scale) {
  return ((uint16_t)x * scale) >> 8;
}

void set_brightness(int bright) {
 8000eac:	b480      	push	{r7}
 8000eae:	b083      	sub	sp, #12
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
	brightness = bright;
 8000eb4:	4a04      	ldr	r2, [pc, #16]	; (8000ec8 <set_brightness+0x1c>)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	6013      	str	r3, [r2, #0]
}
 8000eba:	bf00      	nop
 8000ebc:	370c      	adds	r7, #12
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop
 8000ec8:	200000a8 	.word	0x200000a8
 8000ecc:	00000000 	.word	0x00000000

08000ed0 <led_set_RGB>:

void led_set_RGB(uint8_t index, uint8_t r, uint8_t g, uint8_t b) {
 8000ed0:	b5b0      	push	{r4, r5, r7, lr}
 8000ed2:	b084      	sub	sp, #16
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	4604      	mov	r4, r0
 8000ed8:	4608      	mov	r0, r1
 8000eda:	4611      	mov	r1, r2
 8000edc:	461a      	mov	r2, r3
 8000ede:	4623      	mov	r3, r4
 8000ee0:	71fb      	strb	r3, [r7, #7]
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	71bb      	strb	r3, [r7, #6]
 8000ee6:	460b      	mov	r3, r1
 8000ee8:	717b      	strb	r3, [r7, #5]
 8000eea:	4613      	mov	r3, r2
 8000eec:	713b      	strb	r3, [r7, #4]
  float angle = 90-brightness;  // in degrees
 8000eee:	4b4c      	ldr	r3, [pc, #304]	; (8001020 <led_set_RGB+0x150>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	f1c3 035a 	rsb	r3, r3, #90	; 0x5a
 8000ef6:	ee07 3a90 	vmov	s15, r3
 8000efa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000efe:	edc7 7a03 	vstr	s15, [r7, #12]
  angle = angle*PI / 180;  // in rad
 8000f02:	68f8      	ldr	r0, [r7, #12]
 8000f04:	f7ff facc 	bl	80004a0 <__aeabi_f2d>
 8000f08:	a343      	add	r3, pc, #268	; (adr r3, 8001018 <led_set_RGB+0x148>)
 8000f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f0e:	f7ff fb1f 	bl	8000550 <__aeabi_dmul>
 8000f12:	4602      	mov	r2, r0
 8000f14:	460b      	mov	r3, r1
 8000f16:	4610      	mov	r0, r2
 8000f18:	4619      	mov	r1, r3
 8000f1a:	f04f 0200 	mov.w	r2, #0
 8000f1e:	4b41      	ldr	r3, [pc, #260]	; (8001024 <led_set_RGB+0x154>)
 8000f20:	f7ff fc40 	bl	80007a4 <__aeabi_ddiv>
 8000f24:	4602      	mov	r2, r0
 8000f26:	460b      	mov	r3, r1
 8000f28:	4610      	mov	r0, r2
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	f7ff fdf2 	bl	8000b14 <__aeabi_d2f>
 8000f30:	4603      	mov	r3, r0
 8000f32:	60fb      	str	r3, [r7, #12]
  rgb_arr[3 * index]= (g)/(tan(angle)); // g;
 8000f34:	797b      	ldrb	r3, [r7, #5]
 8000f36:	4618      	mov	r0, r3
 8000f38:	f7ff faa0 	bl	800047c <__aeabi_i2d>
 8000f3c:	4604      	mov	r4, r0
 8000f3e:	460d      	mov	r5, r1
 8000f40:	68f8      	ldr	r0, [r7, #12]
 8000f42:	f7ff faad 	bl	80004a0 <__aeabi_f2d>
 8000f46:	4602      	mov	r2, r0
 8000f48:	460b      	mov	r3, r1
 8000f4a:	ec43 2b10 	vmov	d0, r2, r3
 8000f4e:	f003 fe7b 	bl	8004c48 <tan>
 8000f52:	ec53 2b10 	vmov	r2, r3, d0
 8000f56:	4620      	mov	r0, r4
 8000f58:	4629      	mov	r1, r5
 8000f5a:	f7ff fc23 	bl	80007a4 <__aeabi_ddiv>
 8000f5e:	4602      	mov	r2, r0
 8000f60:	460b      	mov	r3, r1
 8000f62:	4610      	mov	r0, r2
 8000f64:	4619      	mov	r1, r3
 8000f66:	79fa      	ldrb	r2, [r7, #7]
 8000f68:	4613      	mov	r3, r2
 8000f6a:	005b      	lsls	r3, r3, #1
 8000f6c:	189c      	adds	r4, r3, r2
 8000f6e:	f7ff fdb1 	bl	8000ad4 <__aeabi_d2uiz>
 8000f72:	4603      	mov	r3, r0
 8000f74:	b2da      	uxtb	r2, r3
 8000f76:	4b2c      	ldr	r3, [pc, #176]	; (8001028 <led_set_RGB+0x158>)
 8000f78:	551a      	strb	r2, [r3, r4]
  rgb_arr[3 * index + 1] = (r)/(tan(angle));
 8000f7a:	79bb      	ldrb	r3, [r7, #6]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f7ff fa7d 	bl	800047c <__aeabi_i2d>
 8000f82:	4604      	mov	r4, r0
 8000f84:	460d      	mov	r5, r1
 8000f86:	68f8      	ldr	r0, [r7, #12]
 8000f88:	f7ff fa8a 	bl	80004a0 <__aeabi_f2d>
 8000f8c:	4602      	mov	r2, r0
 8000f8e:	460b      	mov	r3, r1
 8000f90:	ec43 2b10 	vmov	d0, r2, r3
 8000f94:	f003 fe58 	bl	8004c48 <tan>
 8000f98:	ec53 2b10 	vmov	r2, r3, d0
 8000f9c:	4620      	mov	r0, r4
 8000f9e:	4629      	mov	r1, r5
 8000fa0:	f7ff fc00 	bl	80007a4 <__aeabi_ddiv>
 8000fa4:	4602      	mov	r2, r0
 8000fa6:	460b      	mov	r3, r1
 8000fa8:	4610      	mov	r0, r2
 8000faa:	4619      	mov	r1, r3
 8000fac:	79fa      	ldrb	r2, [r7, #7]
 8000fae:	4613      	mov	r3, r2
 8000fb0:	005b      	lsls	r3, r3, #1
 8000fb2:	4413      	add	r3, r2
 8000fb4:	1c5c      	adds	r4, r3, #1
 8000fb6:	f7ff fd8d 	bl	8000ad4 <__aeabi_d2uiz>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	b2da      	uxtb	r2, r3
 8000fbe:	4b1a      	ldr	r3, [pc, #104]	; (8001028 <led_set_RGB+0x158>)
 8000fc0:	551a      	strb	r2, [r3, r4]
  rgb_arr[3 * index + 2] = (b)/(tan(angle));
 8000fc2:	793b      	ldrb	r3, [r7, #4]
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f7ff fa59 	bl	800047c <__aeabi_i2d>
 8000fca:	4604      	mov	r4, r0
 8000fcc:	460d      	mov	r5, r1
 8000fce:	68f8      	ldr	r0, [r7, #12]
 8000fd0:	f7ff fa66 	bl	80004a0 <__aeabi_f2d>
 8000fd4:	4602      	mov	r2, r0
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	ec43 2b10 	vmov	d0, r2, r3
 8000fdc:	f003 fe34 	bl	8004c48 <tan>
 8000fe0:	ec53 2b10 	vmov	r2, r3, d0
 8000fe4:	4620      	mov	r0, r4
 8000fe6:	4629      	mov	r1, r5
 8000fe8:	f7ff fbdc 	bl	80007a4 <__aeabi_ddiv>
 8000fec:	4602      	mov	r2, r0
 8000fee:	460b      	mov	r3, r1
 8000ff0:	4610      	mov	r0, r2
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	79fa      	ldrb	r2, [r7, #7]
 8000ff6:	4613      	mov	r3, r2
 8000ff8:	005b      	lsls	r3, r3, #1
 8000ffa:	4413      	add	r3, r2
 8000ffc:	1c9c      	adds	r4, r3, #2
 8000ffe:	f7ff fd69 	bl	8000ad4 <__aeabi_d2uiz>
 8001002:	4603      	mov	r3, r0
 8001004:	b2da      	uxtb	r2, r3
 8001006:	4b08      	ldr	r3, [pc, #32]	; (8001028 <led_set_RGB+0x158>)
 8001008:	551a      	strb	r2, [r3, r4]

}
 800100a:	bf00      	nop
 800100c:	3710      	adds	r7, #16
 800100e:	46bd      	mov	sp, r7
 8001010:	bdb0      	pop	{r4, r5, r7, pc}
 8001012:	bf00      	nop
 8001014:	f3af 8000 	nop.w
 8001018:	53c8d4f1 	.word	0x53c8d4f1
 800101c:	400921fb 	.word	0x400921fb
 8001020:	200000a8 	.word	0x200000a8
 8001024:	40668000 	.word	0x40668000
 8001028:	20000028 	.word	0x20000028

0800102c <led_render>:

void led_render() {
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
  //for(uint8_t i = 0; i < WR_BUF_LEN; ++i) wr_buf[i] = 0;

  if(wr_buf_p != 0 || hdma_tim1_ch1.State != HAL_DMA_STATE_READY) {
 8001032:	4b50      	ldr	r3, [pc, #320]	; (8001174 <led_render+0x148>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d105      	bne.n	8001046 <led_render+0x1a>
 800103a:	4b4f      	ldr	r3, [pc, #316]	; (8001178 <led_render+0x14c>)
 800103c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001040:	b2db      	uxtb	r3, r3
 8001042:	2b01      	cmp	r3, #1
 8001044:	d015      	beq.n	8001072 <led_render+0x46>
	// Ongoing transfer, cancel!
	for(uint8_t i = 0; i < WR_BUF_LEN; ++i) wr_buf[i] = 0;
 8001046:	2300      	movs	r3, #0
 8001048:	71fb      	strb	r3, [r7, #7]
 800104a:	e007      	b.n	800105c <led_render+0x30>
 800104c:	79fb      	ldrb	r3, [r7, #7]
 800104e:	4a4b      	ldr	r2, [pc, #300]	; (800117c <led_render+0x150>)
 8001050:	2100      	movs	r1, #0
 8001052:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	3301      	adds	r3, #1
 800105a:	71fb      	strb	r3, [r7, #7]
 800105c:	79fb      	ldrb	r3, [r7, #7]
 800105e:	2b2f      	cmp	r3, #47	; 0x2f
 8001060:	d9f4      	bls.n	800104c <led_render+0x20>
	wr_buf_p = 0;
 8001062:	4b44      	ldr	r3, [pc, #272]	; (8001174 <led_render+0x148>)
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
	HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 8001068:	2100      	movs	r1, #0
 800106a:	4845      	ldr	r0, [pc, #276]	; (8001180 <led_render+0x154>)
 800106c:	f002 fcf4 	bl	8003a58 <HAL_TIM_PWM_Stop_DMA>
	return;
 8001070:	e07c      	b.n	800116c <led_render+0x140>
  }

  for(uint_fast8_t i = 0; i < 8; ++i) {
 8001072:	2300      	movs	r3, #0
 8001074:	603b      	str	r3, [r7, #0]
 8001076:	e06d      	b.n	8001154 <led_render+0x128>
    wr_buf[i     ] = PWM_LO << (((rgb_arr[0] << i) & 0x80) > 0);
 8001078:	4b42      	ldr	r3, [pc, #264]	; (8001184 <led_render+0x158>)
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	461a      	mov	r2, r3
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	fa02 f303 	lsl.w	r3, r2, r3
 8001084:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001088:	2b00      	cmp	r3, #0
 800108a:	dd01      	ble.n	8001090 <led_render+0x64>
 800108c:	213a      	movs	r1, #58	; 0x3a
 800108e:	e000      	b.n	8001092 <led_render+0x66>
 8001090:	211d      	movs	r1, #29
 8001092:	4a3a      	ldr	r2, [pc, #232]	; (800117c <led_render+0x150>)
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    wr_buf[i +  8] = PWM_LO << (((rgb_arr[1] << i) & 0x80) > 0);
 800109a:	4b3a      	ldr	r3, [pc, #232]	; (8001184 <led_render+0x158>)
 800109c:	785b      	ldrb	r3, [r3, #1]
 800109e:	461a      	mov	r2, r3
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	fa02 f303 	lsl.w	r3, r2, r3
 80010a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	dd01      	ble.n	80010b2 <led_render+0x86>
 80010ae:	213a      	movs	r1, #58	; 0x3a
 80010b0:	e000      	b.n	80010b4 <led_render+0x88>
 80010b2:	211d      	movs	r1, #29
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	3308      	adds	r3, #8
 80010b8:	4a30      	ldr	r2, [pc, #192]	; (800117c <led_render+0x150>)
 80010ba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    wr_buf[i + 16] = PWM_LO << (((rgb_arr[2] << i) & 0x80) > 0);
 80010be:	4b31      	ldr	r3, [pc, #196]	; (8001184 <led_render+0x158>)
 80010c0:	789b      	ldrb	r3, [r3, #2]
 80010c2:	461a      	mov	r2, r3
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	dd01      	ble.n	80010d6 <led_render+0xaa>
 80010d2:	213a      	movs	r1, #58	; 0x3a
 80010d4:	e000      	b.n	80010d8 <led_render+0xac>
 80010d6:	211d      	movs	r1, #29
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	3310      	adds	r3, #16
 80010dc:	4a27      	ldr	r2, [pc, #156]	; (800117c <led_render+0x150>)
 80010de:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    wr_buf[i + 24] = PWM_LO << (((rgb_arr[3] << i) & 0x80) > 0);
 80010e2:	4b28      	ldr	r3, [pc, #160]	; (8001184 <led_render+0x158>)
 80010e4:	78db      	ldrb	r3, [r3, #3]
 80010e6:	461a      	mov	r2, r3
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	fa02 f303 	lsl.w	r3, r2, r3
 80010ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	dd01      	ble.n	80010fa <led_render+0xce>
 80010f6:	213a      	movs	r1, #58	; 0x3a
 80010f8:	e000      	b.n	80010fc <led_render+0xd0>
 80010fa:	211d      	movs	r1, #29
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	3318      	adds	r3, #24
 8001100:	4a1e      	ldr	r2, [pc, #120]	; (800117c <led_render+0x150>)
 8001102:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    wr_buf[i + 32] = PWM_LO << (((rgb_arr[4] << i) & 0x80) > 0);
 8001106:	4b1f      	ldr	r3, [pc, #124]	; (8001184 <led_render+0x158>)
 8001108:	791b      	ldrb	r3, [r3, #4]
 800110a:	461a      	mov	r2, r3
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	fa02 f303 	lsl.w	r3, r2, r3
 8001112:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001116:	2b00      	cmp	r3, #0
 8001118:	dd01      	ble.n	800111e <led_render+0xf2>
 800111a:	213a      	movs	r1, #58	; 0x3a
 800111c:	e000      	b.n	8001120 <led_render+0xf4>
 800111e:	211d      	movs	r1, #29
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	3320      	adds	r3, #32
 8001124:	4a15      	ldr	r2, [pc, #84]	; (800117c <led_render+0x150>)
 8001126:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    wr_buf[i + 40] = PWM_LO << (((rgb_arr[5] << i) & 0x80) > 0);
 800112a:	4b16      	ldr	r3, [pc, #88]	; (8001184 <led_render+0x158>)
 800112c:	795b      	ldrb	r3, [r3, #5]
 800112e:	461a      	mov	r2, r3
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	fa02 f303 	lsl.w	r3, r2, r3
 8001136:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800113a:	2b00      	cmp	r3, #0
 800113c:	dd01      	ble.n	8001142 <led_render+0x116>
 800113e:	213a      	movs	r1, #58	; 0x3a
 8001140:	e000      	b.n	8001144 <led_render+0x118>
 8001142:	211d      	movs	r1, #29
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	3328      	adds	r3, #40	; 0x28
 8001148:	4a0c      	ldr	r2, [pc, #48]	; (800117c <led_render+0x150>)
 800114a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for(uint_fast8_t i = 0; i < 8; ++i) {
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	3301      	adds	r3, #1
 8001152:	603b      	str	r3, [r7, #0]
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	2b07      	cmp	r3, #7
 8001158:	d98e      	bls.n	8001078 <led_render+0x4c>
  }

  HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t *)wr_buf, WR_BUF_LEN);
 800115a:	2330      	movs	r3, #48	; 0x30
 800115c:	4a07      	ldr	r2, [pc, #28]	; (800117c <led_render+0x150>)
 800115e:	2100      	movs	r1, #0
 8001160:	4807      	ldr	r0, [pc, #28]	; (8001180 <led_render+0x154>)
 8001162:	f002 fac9 	bl	80036f8 <HAL_TIM_PWM_Start_DMA>
  wr_buf_p = 2;
 8001166:	4b03      	ldr	r3, [pc, #12]	; (8001174 <led_render+0x148>)
 8001168:	2202      	movs	r2, #2
 800116a:	601a      	str	r2, [r3, #0]
}
 800116c:	3708      	adds	r7, #8
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	200000a0 	.word	0x200000a0
 8001178:	200000ac 	.word	0x200000ac
 800117c:	20000040 	.word	0x20000040
 8001180:	2000010c 	.word	0x2000010c
 8001184:	20000028 	.word	0x20000028

08001188 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:

void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim) {
 8001188:	b480      	push	{r7}
 800118a:	b085      	sub	sp, #20
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  // DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
  if(wr_buf_p < NUM_PIXELS) {
 8001190:	4b3a      	ldr	r3, [pc, #232]	; (800127c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	2b07      	cmp	r3, #7
 8001196:	d854      	bhi.n	8001242 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xba>
    // We're in. Fill the even buffer
    for(uint_fast8_t i = 0; i < 8; ++i) {
 8001198:	2300      	movs	r3, #0
 800119a:	60fb      	str	r3, [r7, #12]
 800119c:	e048      	b.n	8001230 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xa8>
      wr_buf[i     ] = PWM_LO << (((rgb_arr[3 * wr_buf_p    ] << i) & 0x80) > 0);
 800119e:	4b37      	ldr	r3, [pc, #220]	; (800127c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 80011a0:	681a      	ldr	r2, [r3, #0]
 80011a2:	4613      	mov	r3, r2
 80011a4:	005b      	lsls	r3, r3, #1
 80011a6:	4413      	add	r3, r2
 80011a8:	4a35      	ldr	r2, [pc, #212]	; (8001280 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf8>)
 80011aa:	5cd3      	ldrb	r3, [r2, r3]
 80011ac:	461a      	mov	r2, r3
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	fa02 f303 	lsl.w	r3, r2, r3
 80011b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	dd01      	ble.n	80011c0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x38>
 80011bc:	213a      	movs	r1, #58	; 0x3a
 80011be:	e000      	b.n	80011c2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x3a>
 80011c0:	211d      	movs	r1, #29
 80011c2:	4a30      	ldr	r2, [pc, #192]	; (8001284 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      wr_buf[i +  8] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 1] << i) & 0x80) > 0);
 80011ca:	4b2c      	ldr	r3, [pc, #176]	; (800127c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 80011cc:	681a      	ldr	r2, [r3, #0]
 80011ce:	4613      	mov	r3, r2
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	4413      	add	r3, r2
 80011d4:	3301      	adds	r3, #1
 80011d6:	4a2a      	ldr	r2, [pc, #168]	; (8001280 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf8>)
 80011d8:	5cd3      	ldrb	r3, [r2, r3]
 80011da:	461a      	mov	r2, r3
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	fa02 f303 	lsl.w	r3, r2, r3
 80011e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	dd01      	ble.n	80011ee <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x66>
 80011ea:	213a      	movs	r1, #58	; 0x3a
 80011ec:	e000      	b.n	80011f0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x68>
 80011ee:	211d      	movs	r1, #29
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	3308      	adds	r3, #8
 80011f4:	4a23      	ldr	r2, [pc, #140]	; (8001284 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 80011f6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      wr_buf[i + 16] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 2] << i) & 0x80) > 0);
 80011fa:	4b20      	ldr	r3, [pc, #128]	; (800127c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	4613      	mov	r3, r2
 8001200:	005b      	lsls	r3, r3, #1
 8001202:	4413      	add	r3, r2
 8001204:	3302      	adds	r3, #2
 8001206:	4a1e      	ldr	r2, [pc, #120]	; (8001280 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf8>)
 8001208:	5cd3      	ldrb	r3, [r2, r3]
 800120a:	461a      	mov	r2, r3
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	fa02 f303 	lsl.w	r3, r2, r3
 8001212:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001216:	2b00      	cmp	r3, #0
 8001218:	dd01      	ble.n	800121e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x96>
 800121a:	213a      	movs	r1, #58	; 0x3a
 800121c:	e000      	b.n	8001220 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x98>
 800121e:	211d      	movs	r1, #29
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	3310      	adds	r3, #16
 8001224:	4a17      	ldr	r2, [pc, #92]	; (8001284 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 8001226:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(uint_fast8_t i = 0; i < 8; ++i) {
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	3301      	adds	r3, #1
 800122e:	60fb      	str	r3, [r7, #12]
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	2b07      	cmp	r3, #7
 8001234:	d9b3      	bls.n	800119e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x16>
    }
    wr_buf_p++;
 8001236:	4b11      	ldr	r3, [pc, #68]	; (800127c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	3301      	adds	r3, #1
 800123c:	4a0f      	ldr	r2, [pc, #60]	; (800127c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 800123e:	6013      	str	r3, [r2, #0]
  	//                               WS2812B: 48 * 1.25 us = 60 us == good enough reset
    // First half reset zero fill
    for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) wr_buf[i] = 0;
    wr_buf_p++;
  }
}
 8001240:	e016      	b.n	8001270 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xe8>
  } else if (wr_buf_p < NUM_PIXELS + 2) {
 8001242:	4b0e      	ldr	r3, [pc, #56]	; (800127c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	2b09      	cmp	r3, #9
 8001248:	d812      	bhi.n	8001270 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xe8>
    for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) wr_buf[i] = 0;
 800124a:	2300      	movs	r3, #0
 800124c:	72fb      	strb	r3, [r7, #11]
 800124e:	e007      	b.n	8001260 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xd8>
 8001250:	7afb      	ldrb	r3, [r7, #11]
 8001252:	4a0c      	ldr	r2, [pc, #48]	; (8001284 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 8001254:	2100      	movs	r1, #0
 8001256:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800125a:	7afb      	ldrb	r3, [r7, #11]
 800125c:	3301      	adds	r3, #1
 800125e:	72fb      	strb	r3, [r7, #11]
 8001260:	7afb      	ldrb	r3, [r7, #11]
 8001262:	2b17      	cmp	r3, #23
 8001264:	d9f4      	bls.n	8001250 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xc8>
    wr_buf_p++;
 8001266:	4b05      	ldr	r3, [pc, #20]	; (800127c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	3301      	adds	r3, #1
 800126c:	4a03      	ldr	r2, [pc, #12]	; (800127c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 800126e:	6013      	str	r3, [r2, #0]
}
 8001270:	bf00      	nop
 8001272:	3714      	adds	r7, #20
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr
 800127c:	200000a0 	.word	0x200000a0
 8001280:	20000028 	.word	0x20000028
 8001284:	20000040 	.word	0x20000040

08001288 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
	  // DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
	  if(wr_buf_p < NUM_PIXELS) {
 8001290:	4b3e      	ldr	r3, [pc, #248]	; (800138c <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2b07      	cmp	r3, #7
 8001296:	d855      	bhi.n	8001344 <HAL_TIM_PWM_PulseFinishedCallback+0xbc>
	    // We're in. Fill the odd buffer
	    for(uint_fast8_t i = 0; i < 8; ++i) {
 8001298:	2300      	movs	r3, #0
 800129a:	60fb      	str	r3, [r7, #12]
 800129c:	e049      	b.n	8001332 <HAL_TIM_PWM_PulseFinishedCallback+0xaa>
	      wr_buf[i + 24] = PWM_LO << (((rgb_arr[3 * wr_buf_p    ] << i) & 0x80) > 0);
 800129e:	4b3b      	ldr	r3, [pc, #236]	; (800138c <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	4613      	mov	r3, r2
 80012a4:	005b      	lsls	r3, r3, #1
 80012a6:	4413      	add	r3, r2
 80012a8:	4a39      	ldr	r2, [pc, #228]	; (8001390 <HAL_TIM_PWM_PulseFinishedCallback+0x108>)
 80012aa:	5cd3      	ldrb	r3, [r2, r3]
 80012ac:	461a      	mov	r2, r3
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	fa02 f303 	lsl.w	r3, r2, r3
 80012b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	dd01      	ble.n	80012c0 <HAL_TIM_PWM_PulseFinishedCallback+0x38>
 80012bc:	213a      	movs	r1, #58	; 0x3a
 80012be:	e000      	b.n	80012c2 <HAL_TIM_PWM_PulseFinishedCallback+0x3a>
 80012c0:	211d      	movs	r1, #29
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	3318      	adds	r3, #24
 80012c6:	4a33      	ldr	r2, [pc, #204]	; (8001394 <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 80012c8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	      wr_buf[i + 32] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 1] << i) & 0x80) > 0);
 80012cc:	4b2f      	ldr	r3, [pc, #188]	; (800138c <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	4613      	mov	r3, r2
 80012d2:	005b      	lsls	r3, r3, #1
 80012d4:	4413      	add	r3, r2
 80012d6:	3301      	adds	r3, #1
 80012d8:	4a2d      	ldr	r2, [pc, #180]	; (8001390 <HAL_TIM_PWM_PulseFinishedCallback+0x108>)
 80012da:	5cd3      	ldrb	r3, [r2, r3]
 80012dc:	461a      	mov	r2, r3
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	fa02 f303 	lsl.w	r3, r2, r3
 80012e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	dd01      	ble.n	80012f0 <HAL_TIM_PWM_PulseFinishedCallback+0x68>
 80012ec:	213a      	movs	r1, #58	; 0x3a
 80012ee:	e000      	b.n	80012f2 <HAL_TIM_PWM_PulseFinishedCallback+0x6a>
 80012f0:	211d      	movs	r1, #29
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	3320      	adds	r3, #32
 80012f6:	4a27      	ldr	r2, [pc, #156]	; (8001394 <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 80012f8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	      wr_buf[i + 40] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 2] << i) & 0x80) > 0);
 80012fc:	4b23      	ldr	r3, [pc, #140]	; (800138c <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	4613      	mov	r3, r2
 8001302:	005b      	lsls	r3, r3, #1
 8001304:	4413      	add	r3, r2
 8001306:	3302      	adds	r3, #2
 8001308:	4a21      	ldr	r2, [pc, #132]	; (8001390 <HAL_TIM_PWM_PulseFinishedCallback+0x108>)
 800130a:	5cd3      	ldrb	r3, [r2, r3]
 800130c:	461a      	mov	r2, r3
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	fa02 f303 	lsl.w	r3, r2, r3
 8001314:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001318:	2b00      	cmp	r3, #0
 800131a:	dd01      	ble.n	8001320 <HAL_TIM_PWM_PulseFinishedCallback+0x98>
 800131c:	213a      	movs	r1, #58	; 0x3a
 800131e:	e000      	b.n	8001322 <HAL_TIM_PWM_PulseFinishedCallback+0x9a>
 8001320:	211d      	movs	r1, #29
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	3328      	adds	r3, #40	; 0x28
 8001326:	4a1b      	ldr	r2, [pc, #108]	; (8001394 <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 8001328:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	    for(uint_fast8_t i = 0; i < 8; ++i) {
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	3301      	adds	r3, #1
 8001330:	60fb      	str	r3, [r7, #12]
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	2b07      	cmp	r3, #7
 8001336:	d9b2      	bls.n	800129e <HAL_TIM_PWM_PulseFinishedCallback+0x16>
	    }
	    wr_buf_p++;
 8001338:	4b14      	ldr	r3, [pc, #80]	; (800138c <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	3301      	adds	r3, #1
 800133e:	4a13      	ldr	r2, [pc, #76]	; (800138c <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 8001340:	6013      	str	r3, [r2, #0]
	  } else {
	    // We're done. Lean back and until next time!
	    wr_buf_p = 0;
	    HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
	  }
}
 8001342:	e01e      	b.n	8001382 <HAL_TIM_PWM_PulseFinishedCallback+0xfa>
	  } else if (wr_buf_p < NUM_PIXELS + 2) {
 8001344:	4b11      	ldr	r3, [pc, #68]	; (800138c <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	2b09      	cmp	r3, #9
 800134a:	d813      	bhi.n	8001374 <HAL_TIM_PWM_PulseFinishedCallback+0xec>
	    for(uint8_t i = WR_BUF_LEN / 2; i < WR_BUF_LEN; ++i) wr_buf[i] = 0;
 800134c:	2318      	movs	r3, #24
 800134e:	72fb      	strb	r3, [r7, #11]
 8001350:	e007      	b.n	8001362 <HAL_TIM_PWM_PulseFinishedCallback+0xda>
 8001352:	7afb      	ldrb	r3, [r7, #11]
 8001354:	4a0f      	ldr	r2, [pc, #60]	; (8001394 <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 8001356:	2100      	movs	r1, #0
 8001358:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800135c:	7afb      	ldrb	r3, [r7, #11]
 800135e:	3301      	adds	r3, #1
 8001360:	72fb      	strb	r3, [r7, #11]
 8001362:	7afb      	ldrb	r3, [r7, #11]
 8001364:	2b2f      	cmp	r3, #47	; 0x2f
 8001366:	d9f4      	bls.n	8001352 <HAL_TIM_PWM_PulseFinishedCallback+0xca>
	    ++wr_buf_p;
 8001368:	4b08      	ldr	r3, [pc, #32]	; (800138c <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	3301      	adds	r3, #1
 800136e:	4a07      	ldr	r2, [pc, #28]	; (800138c <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 8001370:	6013      	str	r3, [r2, #0]
}
 8001372:	e006      	b.n	8001382 <HAL_TIM_PWM_PulseFinishedCallback+0xfa>
	    wr_buf_p = 0;
 8001374:	4b05      	ldr	r3, [pc, #20]	; (800138c <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 8001376:	2200      	movs	r2, #0
 8001378:	601a      	str	r2, [r3, #0]
	    HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 800137a:	2100      	movs	r1, #0
 800137c:	4806      	ldr	r0, [pc, #24]	; (8001398 <HAL_TIM_PWM_PulseFinishedCallback+0x110>)
 800137e:	f002 fb6b 	bl	8003a58 <HAL_TIM_PWM_Stop_DMA>
}
 8001382:	bf00      	nop
 8001384:	3710      	adds	r7, #16
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	200000a0 	.word	0x200000a0
 8001390:	20000028 	.word	0x20000028
 8001394:	20000040 	.word	0x20000040
 8001398:	2000010c 	.word	0x2000010c

0800139c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013a2:	f000 fdb5 	bl	8001f10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013a6:	f000 f815 	bl	80013d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013aa:	f000 f965 	bl	8001678 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80013ae:	f000 f919 	bl	80015e4 <MX_USART2_UART_Init>
  MX_DMA_Init();
 80013b2:	f000 f941 	bl	8001638 <MX_DMA_Init>
  MX_TIM1_Init();
 80013b6:	f000 f875 	bl	80014a4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  set_brightness(1);
 80013ba:	2001      	movs	r0, #1
 80013bc:	f7ff fd76 	bl	8000eac <set_brightness>
  led_set_RGB(5, (uint8_t) 100, (uint8_t) 0, (uint8_t) 0);
  led_set_RGB(6, (uint8_t) 0, (uint8_t) 100, (uint8_t) 0);
  led_set_RGB(7, (uint8_t) 0, (uint8_t) 0, (uint8_t) 100);
  led_render();
*/
  uint8_t ang = 0;
 80013c0:	2300      	movs	r3, #0
 80013c2:	71fb      	strb	r3, [r7, #7]
  const uint8_t angle_difference = 11;
 80013c4:	230b      	movs	r3, #11
 80013c6:	71bb      	strb	r3, [r7, #6]
			led_render();
			// Some delay
			HAL_Delay(500);
		*/

	  rainbow_effect_left();
 80013c8:	f000 f9c6 	bl	8001758 <rainbow_effect_left>
	  HAL_Delay(30);
 80013cc:	201e      	movs	r0, #30
 80013ce:	f000 fe11 	bl	8001ff4 <HAL_Delay>
	  rainbow_effect_left();
 80013d2:	e7f9      	b.n	80013c8 <main+0x2c>

080013d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b094      	sub	sp, #80	; 0x50
 80013d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013da:	f107 0320 	add.w	r3, r7, #32
 80013de:	2230      	movs	r2, #48	; 0x30
 80013e0:	2100      	movs	r1, #0
 80013e2:	4618      	mov	r0, r3
 80013e4:	f003 fc28 	bl	8004c38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013e8:	f107 030c 	add.w	r3, r7, #12
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	605a      	str	r2, [r3, #4]
 80013f2:	609a      	str	r2, [r3, #8]
 80013f4:	60da      	str	r2, [r3, #12]
 80013f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013f8:	2300      	movs	r3, #0
 80013fa:	60bb      	str	r3, [r7, #8]
 80013fc:	4b27      	ldr	r3, [pc, #156]	; (800149c <SystemClock_Config+0xc8>)
 80013fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001400:	4a26      	ldr	r2, [pc, #152]	; (800149c <SystemClock_Config+0xc8>)
 8001402:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001406:	6413      	str	r3, [r2, #64]	; 0x40
 8001408:	4b24      	ldr	r3, [pc, #144]	; (800149c <SystemClock_Config+0xc8>)
 800140a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001410:	60bb      	str	r3, [r7, #8]
 8001412:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001414:	2300      	movs	r3, #0
 8001416:	607b      	str	r3, [r7, #4]
 8001418:	4b21      	ldr	r3, [pc, #132]	; (80014a0 <SystemClock_Config+0xcc>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a20      	ldr	r2, [pc, #128]	; (80014a0 <SystemClock_Config+0xcc>)
 800141e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001422:	6013      	str	r3, [r2, #0]
 8001424:	4b1e      	ldr	r3, [pc, #120]	; (80014a0 <SystemClock_Config+0xcc>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800142c:	607b      	str	r3, [r7, #4]
 800142e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001430:	2301      	movs	r3, #1
 8001432:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001434:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001438:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800143a:	2302      	movs	r3, #2
 800143c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800143e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001442:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001444:	2304      	movs	r3, #4
 8001446:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001448:	2348      	movs	r3, #72	; 0x48
 800144a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800144c:	2302      	movs	r3, #2
 800144e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001450:	2304      	movs	r3, #4
 8001452:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001454:	f107 0320 	add.w	r3, r7, #32
 8001458:	4618      	mov	r0, r3
 800145a:	f001 fc31 	bl	8002cc0 <HAL_RCC_OscConfig>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001464:	f000 fbde 	bl	8001c24 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001468:	230f      	movs	r3, #15
 800146a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800146c:	2302      	movs	r3, #2
 800146e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001470:	2300      	movs	r3, #0
 8001472:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001474:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001478:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800147a:	2300      	movs	r3, #0
 800147c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800147e:	f107 030c 	add.w	r3, r7, #12
 8001482:	2102      	movs	r1, #2
 8001484:	4618      	mov	r0, r3
 8001486:	f001 fe93 	bl	80031b0 <HAL_RCC_ClockConfig>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001490:	f000 fbc8 	bl	8001c24 <Error_Handler>
  }
}
 8001494:	bf00      	nop
 8001496:	3750      	adds	r7, #80	; 0x50
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	40023800 	.word	0x40023800
 80014a0:	40007000 	.word	0x40007000

080014a4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b096      	sub	sp, #88	; 0x58
 80014a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014aa:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	605a      	str	r2, [r3, #4]
 80014b4:	609a      	str	r2, [r3, #8]
 80014b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014b8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
 80014c0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	605a      	str	r2, [r3, #4]
 80014cc:	609a      	str	r2, [r3, #8]
 80014ce:	60da      	str	r2, [r3, #12]
 80014d0:	611a      	str	r2, [r3, #16]
 80014d2:	615a      	str	r2, [r3, #20]
 80014d4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80014d6:	1d3b      	adds	r3, r7, #4
 80014d8:	2220      	movs	r2, #32
 80014da:	2100      	movs	r1, #0
 80014dc:	4618      	mov	r0, r3
 80014de:	f003 fbab 	bl	8004c38 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80014e2:	4b3e      	ldr	r3, [pc, #248]	; (80015dc <MX_TIM1_Init+0x138>)
 80014e4:	4a3e      	ldr	r2, [pc, #248]	; (80015e0 <MX_TIM1_Init+0x13c>)
 80014e6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80014e8:	4b3c      	ldr	r3, [pc, #240]	; (80015dc <MX_TIM1_Init+0x138>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014ee:	4b3b      	ldr	r3, [pc, #236]	; (80015dc <MX_TIM1_Init+0x138>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 90-1;
 80014f4:	4b39      	ldr	r3, [pc, #228]	; (80015dc <MX_TIM1_Init+0x138>)
 80014f6:	2259      	movs	r2, #89	; 0x59
 80014f8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014fa:	4b38      	ldr	r3, [pc, #224]	; (80015dc <MX_TIM1_Init+0x138>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001500:	4b36      	ldr	r3, [pc, #216]	; (80015dc <MX_TIM1_Init+0x138>)
 8001502:	2200      	movs	r2, #0
 8001504:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001506:	4b35      	ldr	r3, [pc, #212]	; (80015dc <MX_TIM1_Init+0x138>)
 8001508:	2200      	movs	r2, #0
 800150a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800150c:	4833      	ldr	r0, [pc, #204]	; (80015dc <MX_TIM1_Init+0x138>)
 800150e:	f002 f84b 	bl	80035a8 <HAL_TIM_Base_Init>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001518:	f000 fb84 	bl	8001c24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800151c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001520:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001522:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001526:	4619      	mov	r1, r3
 8001528:	482c      	ldr	r0, [pc, #176]	; (80015dc <MX_TIM1_Init+0x138>)
 800152a:	f002 fc1d 	bl	8003d68 <HAL_TIM_ConfigClockSource>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001534:	f000 fb76 	bl	8001c24 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001538:	4828      	ldr	r0, [pc, #160]	; (80015dc <MX_TIM1_Init+0x138>)
 800153a:	f002 f884 	bl	8003646 <HAL_TIM_PWM_Init>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d001      	beq.n	8001548 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001544:	f000 fb6e 	bl	8001c24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001548:	2300      	movs	r3, #0
 800154a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800154c:	2300      	movs	r3, #0
 800154e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001550:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001554:	4619      	mov	r1, r3
 8001556:	4821      	ldr	r0, [pc, #132]	; (80015dc <MX_TIM1_Init+0x138>)
 8001558:	f003 f874 	bl	8004644 <HAL_TIMEx_MasterConfigSynchronization>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001562:	f000 fb5f 	bl	8001c24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001566:	2360      	movs	r3, #96	; 0x60
 8001568:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800156a:	2300      	movs	r3, #0
 800156c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800156e:	2300      	movs	r3, #0
 8001570:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001572:	2300      	movs	r3, #0
 8001574:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001576:	2300      	movs	r3, #0
 8001578:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800157a:	2300      	movs	r3, #0
 800157c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800157e:	2300      	movs	r3, #0
 8001580:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001582:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001586:	2200      	movs	r2, #0
 8001588:	4619      	mov	r1, r3
 800158a:	4814      	ldr	r0, [pc, #80]	; (80015dc <MX_TIM1_Init+0x138>)
 800158c:	f002 fb2a 	bl	8003be4 <HAL_TIM_PWM_ConfigChannel>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8001596:	f000 fb45 	bl	8001c24 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800159a:	2300      	movs	r3, #0
 800159c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800159e:	2300      	movs	r3, #0
 80015a0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80015a2:	2300      	movs	r3, #0
 80015a4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80015a6:	2300      	movs	r3, #0
 80015a8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80015aa:	2300      	movs	r3, #0
 80015ac:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80015ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015b2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80015b4:	2300      	movs	r3, #0
 80015b6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80015b8:	1d3b      	adds	r3, r7, #4
 80015ba:	4619      	mov	r1, r3
 80015bc:	4807      	ldr	r0, [pc, #28]	; (80015dc <MX_TIM1_Init+0x138>)
 80015be:	f003 f8af 	bl	8004720 <HAL_TIMEx_ConfigBreakDeadTime>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80015c8:	f000 fb2c 	bl	8001c24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80015cc:	4803      	ldr	r0, [pc, #12]	; (80015dc <MX_TIM1_Init+0x138>)
 80015ce:	f000 fbad 	bl	8001d2c <HAL_TIM_MspPostInit>

}
 80015d2:	bf00      	nop
 80015d4:	3758      	adds	r7, #88	; 0x58
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	2000010c 	.word	0x2000010c
 80015e0:	40010000 	.word	0x40010000

080015e4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015e8:	4b11      	ldr	r3, [pc, #68]	; (8001630 <MX_USART2_UART_Init+0x4c>)
 80015ea:	4a12      	ldr	r2, [pc, #72]	; (8001634 <MX_USART2_UART_Init+0x50>)
 80015ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015ee:	4b10      	ldr	r3, [pc, #64]	; (8001630 <MX_USART2_UART_Init+0x4c>)
 80015f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015f6:	4b0e      	ldr	r3, [pc, #56]	; (8001630 <MX_USART2_UART_Init+0x4c>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015fc:	4b0c      	ldr	r3, [pc, #48]	; (8001630 <MX_USART2_UART_Init+0x4c>)
 80015fe:	2200      	movs	r2, #0
 8001600:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001602:	4b0b      	ldr	r3, [pc, #44]	; (8001630 <MX_USART2_UART_Init+0x4c>)
 8001604:	2200      	movs	r2, #0
 8001606:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001608:	4b09      	ldr	r3, [pc, #36]	; (8001630 <MX_USART2_UART_Init+0x4c>)
 800160a:	220c      	movs	r2, #12
 800160c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800160e:	4b08      	ldr	r3, [pc, #32]	; (8001630 <MX_USART2_UART_Init+0x4c>)
 8001610:	2200      	movs	r2, #0
 8001612:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001614:	4b06      	ldr	r3, [pc, #24]	; (8001630 <MX_USART2_UART_Init+0x4c>)
 8001616:	2200      	movs	r2, #0
 8001618:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800161a:	4805      	ldr	r0, [pc, #20]	; (8001630 <MX_USART2_UART_Init+0x4c>)
 800161c:	f003 f8d2 	bl	80047c4 <HAL_UART_Init>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001626:	f000 fafd 	bl	8001c24 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800162a:	bf00      	nop
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	20000154 	.word	0x20000154
 8001634:	40004400 	.word	0x40004400

08001638 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800163e:	2300      	movs	r3, #0
 8001640:	607b      	str	r3, [r7, #4]
 8001642:	4b0c      	ldr	r3, [pc, #48]	; (8001674 <MX_DMA_Init+0x3c>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001646:	4a0b      	ldr	r2, [pc, #44]	; (8001674 <MX_DMA_Init+0x3c>)
 8001648:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800164c:	6313      	str	r3, [r2, #48]	; 0x30
 800164e:	4b09      	ldr	r3, [pc, #36]	; (8001674 <MX_DMA_Init+0x3c>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001652:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001656:	607b      	str	r3, [r7, #4]
 8001658:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800165a:	2200      	movs	r2, #0
 800165c:	2100      	movs	r1, #0
 800165e:	2039      	movs	r0, #57	; 0x39
 8001660:	f000 fdc7 	bl	80021f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001664:	2039      	movs	r0, #57	; 0x39
 8001666:	f000 fde0 	bl	800222a <HAL_NVIC_EnableIRQ>

}
 800166a:	bf00      	nop
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	40023800 	.word	0x40023800

08001678 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b08a      	sub	sp, #40	; 0x28
 800167c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800167e:	f107 0314 	add.w	r3, r7, #20
 8001682:	2200      	movs	r2, #0
 8001684:	601a      	str	r2, [r3, #0]
 8001686:	605a      	str	r2, [r3, #4]
 8001688:	609a      	str	r2, [r3, #8]
 800168a:	60da      	str	r2, [r3, #12]
 800168c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	613b      	str	r3, [r7, #16]
 8001692:	4b2e      	ldr	r3, [pc, #184]	; (800174c <MX_GPIO_Init+0xd4>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001696:	4a2d      	ldr	r2, [pc, #180]	; (800174c <MX_GPIO_Init+0xd4>)
 8001698:	f043 0304 	orr.w	r3, r3, #4
 800169c:	6313      	str	r3, [r2, #48]	; 0x30
 800169e:	4b2b      	ldr	r3, [pc, #172]	; (800174c <MX_GPIO_Init+0xd4>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a2:	f003 0304 	and.w	r3, r3, #4
 80016a6:	613b      	str	r3, [r7, #16]
 80016a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016aa:	2300      	movs	r3, #0
 80016ac:	60fb      	str	r3, [r7, #12]
 80016ae:	4b27      	ldr	r3, [pc, #156]	; (800174c <MX_GPIO_Init+0xd4>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b2:	4a26      	ldr	r2, [pc, #152]	; (800174c <MX_GPIO_Init+0xd4>)
 80016b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016b8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ba:	4b24      	ldr	r3, [pc, #144]	; (800174c <MX_GPIO_Init+0xd4>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016c2:	60fb      	str	r3, [r7, #12]
 80016c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c6:	2300      	movs	r3, #0
 80016c8:	60bb      	str	r3, [r7, #8]
 80016ca:	4b20      	ldr	r3, [pc, #128]	; (800174c <MX_GPIO_Init+0xd4>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ce:	4a1f      	ldr	r2, [pc, #124]	; (800174c <MX_GPIO_Init+0xd4>)
 80016d0:	f043 0301 	orr.w	r3, r3, #1
 80016d4:	6313      	str	r3, [r2, #48]	; 0x30
 80016d6:	4b1d      	ldr	r3, [pc, #116]	; (800174c <MX_GPIO_Init+0xd4>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016da:	f003 0301 	and.w	r3, r3, #1
 80016de:	60bb      	str	r3, [r7, #8]
 80016e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016e2:	2300      	movs	r3, #0
 80016e4:	607b      	str	r3, [r7, #4]
 80016e6:	4b19      	ldr	r3, [pc, #100]	; (800174c <MX_GPIO_Init+0xd4>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ea:	4a18      	ldr	r2, [pc, #96]	; (800174c <MX_GPIO_Init+0xd4>)
 80016ec:	f043 0302 	orr.w	r3, r3, #2
 80016f0:	6313      	str	r3, [r2, #48]	; 0x30
 80016f2:	4b16      	ldr	r3, [pc, #88]	; (800174c <MX_GPIO_Init+0xd4>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f6:	f003 0302 	and.w	r3, r3, #2
 80016fa:	607b      	str	r3, [r7, #4]
 80016fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_12, GPIO_PIN_RESET);
 80016fe:	2200      	movs	r2, #0
 8001700:	f44f 5181 	mov.w	r1, #4128	; 0x1020
 8001704:	4812      	ldr	r0, [pc, #72]	; (8001750 <MX_GPIO_Init+0xd8>)
 8001706:	f001 fac1 	bl	8002c8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800170a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800170e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001710:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001714:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001716:	2300      	movs	r3, #0
 8001718:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800171a:	f107 0314 	add.w	r3, r7, #20
 800171e:	4619      	mov	r1, r3
 8001720:	480c      	ldr	r0, [pc, #48]	; (8001754 <MX_GPIO_Init+0xdc>)
 8001722:	f001 f92f 	bl	8002984 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA12 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_12;
 8001726:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 800172a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800172c:	2301      	movs	r3, #1
 800172e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001730:	2300      	movs	r3, #0
 8001732:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001734:	2300      	movs	r3, #0
 8001736:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001738:	f107 0314 	add.w	r3, r7, #20
 800173c:	4619      	mov	r1, r3
 800173e:	4804      	ldr	r0, [pc, #16]	; (8001750 <MX_GPIO_Init+0xd8>)
 8001740:	f001 f920 	bl	8002984 <HAL_GPIO_Init>

}
 8001744:	bf00      	nop
 8001746:	3728      	adds	r7, #40	; 0x28
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	40023800 	.word	0x40023800
 8001750:	40020000 	.word	0x40020000
 8001754:	40020800 	.word	0x40020800

08001758 <rainbow_effect_left>:

  HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t *)pwmData, indx);
  //HAL_TIM_Base_Start_IT(&htim1);

 */
uint8_t rainbow_effect_left() {
 8001758:	b5b0      	push	{r4, r5, r7, lr}
 800175a:	b086      	sub	sp, #24
 800175c:	af00      	add	r7, sp, #0
    // Options: rainbowlen=8, toLeft=true,
//  if(millis() - strip_0.effStart < 54 * (strip_0.effStep)) return 0x00;

  float factor1, factor2;
  uint16_t ind;
  for(uint16_t j=0;j<8;j++) {
 800175e:	2300      	movs	r3, #0
 8001760:	82fb      	strh	r3, [r7, #22]
 8001762:	e230      	b.n	8001bc6 <rainbow_effect_left+0x46e>
    ind = effStep + j * 1.625;
 8001764:	4bbe      	ldr	r3, [pc, #760]	; (8001a60 <rainbow_effect_left+0x308>)
 8001766:	881b      	ldrh	r3, [r3, #0]
 8001768:	4618      	mov	r0, r3
 800176a:	f7fe fe87 	bl	800047c <__aeabi_i2d>
 800176e:	4604      	mov	r4, r0
 8001770:	460d      	mov	r5, r1
 8001772:	8afb      	ldrh	r3, [r7, #22]
 8001774:	4618      	mov	r0, r3
 8001776:	f7fe fe81 	bl	800047c <__aeabi_i2d>
 800177a:	f04f 0200 	mov.w	r2, #0
 800177e:	4bb9      	ldr	r3, [pc, #740]	; (8001a64 <rainbow_effect_left+0x30c>)
 8001780:	f7fe fee6 	bl	8000550 <__aeabi_dmul>
 8001784:	4602      	mov	r2, r0
 8001786:	460b      	mov	r3, r1
 8001788:	4620      	mov	r0, r4
 800178a:	4629      	mov	r1, r5
 800178c:	f7fe fd2a 	bl	80001e4 <__adddf3>
 8001790:	4602      	mov	r2, r0
 8001792:	460b      	mov	r3, r1
 8001794:	4610      	mov	r0, r2
 8001796:	4619      	mov	r1, r3
 8001798:	f7ff f99c 	bl	8000ad4 <__aeabi_d2uiz>
 800179c:	4603      	mov	r3, r0
 800179e:	82bb      	strh	r3, [r7, #20]
    switch((int)((ind % 13) / 4.333333333333333)) {
 80017a0:	8ab9      	ldrh	r1, [r7, #20]
 80017a2:	4bb1      	ldr	r3, [pc, #708]	; (8001a68 <rainbow_effect_left+0x310>)
 80017a4:	fba3 2301 	umull	r2, r3, r3, r1
 80017a8:	089a      	lsrs	r2, r3, #2
 80017aa:	4613      	mov	r3, r2
 80017ac:	005b      	lsls	r3, r3, #1
 80017ae:	4413      	add	r3, r2
 80017b0:	009b      	lsls	r3, r3, #2
 80017b2:	4413      	add	r3, r2
 80017b4:	1acb      	subs	r3, r1, r3
 80017b6:	b29b      	uxth	r3, r3
 80017b8:	4618      	mov	r0, r3
 80017ba:	f7fe fe5f 	bl	800047c <__aeabi_i2d>
 80017be:	a3a6      	add	r3, pc, #664	; (adr r3, 8001a58 <rainbow_effect_left+0x300>)
 80017c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017c4:	f7fe ffee 	bl	80007a4 <__aeabi_ddiv>
 80017c8:	4602      	mov	r2, r0
 80017ca:	460b      	mov	r3, r1
 80017cc:	4610      	mov	r0, r2
 80017ce:	4619      	mov	r1, r3
 80017d0:	f7ff f958 	bl	8000a84 <__aeabi_d2iz>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b02      	cmp	r3, #2
 80017d8:	f000 814e 	beq.w	8001a78 <rainbow_effect_left+0x320>
 80017dc:	2b02      	cmp	r3, #2
 80017de:	f300 81ef 	bgt.w	8001bc0 <rainbow_effect_left+0x468>
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d003      	beq.n	80017ee <rainbow_effect_left+0x96>
 80017e6:	2b01      	cmp	r3, #1
 80017e8:	f000 8091 	beq.w	800190e <rainbow_effect_left+0x1b6>
 80017ec:	e1e8      	b.n	8001bc0 <rainbow_effect_left+0x468>
      case 0: factor1 = 1.0 - ((float)(ind % 13 - 0 * 4.333333333333333) / 4.333333333333333);
 80017ee:	8ab9      	ldrh	r1, [r7, #20]
 80017f0:	4b9d      	ldr	r3, [pc, #628]	; (8001a68 <rainbow_effect_left+0x310>)
 80017f2:	fba3 2301 	umull	r2, r3, r3, r1
 80017f6:	089a      	lsrs	r2, r3, #2
 80017f8:	4613      	mov	r3, r2
 80017fa:	005b      	lsls	r3, r3, #1
 80017fc:	4413      	add	r3, r2
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	4413      	add	r3, r2
 8001802:	1acb      	subs	r3, r1, r3
 8001804:	b29b      	uxth	r3, r3
 8001806:	4618      	mov	r0, r3
 8001808:	f7fe fe38 	bl	800047c <__aeabi_i2d>
 800180c:	4602      	mov	r2, r0
 800180e:	460b      	mov	r3, r1
 8001810:	4610      	mov	r0, r2
 8001812:	4619      	mov	r1, r3
 8001814:	f7ff f97e 	bl	8000b14 <__aeabi_d2f>
 8001818:	4603      	mov	r3, r0
 800181a:	4618      	mov	r0, r3
 800181c:	f7fe fe40 	bl	80004a0 <__aeabi_f2d>
 8001820:	a38d      	add	r3, pc, #564	; (adr r3, 8001a58 <rainbow_effect_left+0x300>)
 8001822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001826:	f7fe ffbd 	bl	80007a4 <__aeabi_ddiv>
 800182a:	4602      	mov	r2, r0
 800182c:	460b      	mov	r3, r1
 800182e:	f04f 0000 	mov.w	r0, #0
 8001832:	498e      	ldr	r1, [pc, #568]	; (8001a6c <rainbow_effect_left+0x314>)
 8001834:	f7fe fcd4 	bl	80001e0 <__aeabi_dsub>
 8001838:	4602      	mov	r2, r0
 800183a:	460b      	mov	r3, r1
 800183c:	4610      	mov	r0, r2
 800183e:	4619      	mov	r1, r3
 8001840:	f7ff f968 	bl	8000b14 <__aeabi_d2f>
 8001844:	4603      	mov	r3, r0
 8001846:	613b      	str	r3, [r7, #16]
              factor2 = (float)((int)(ind - 0) % 13) / 4.333333333333333;
 8001848:	8aba      	ldrh	r2, [r7, #20]
 800184a:	4b87      	ldr	r3, [pc, #540]	; (8001a68 <rainbow_effect_left+0x310>)
 800184c:	fb83 1302 	smull	r1, r3, r3, r2
 8001850:	1099      	asrs	r1, r3, #2
 8001852:	17d3      	asrs	r3, r2, #31
 8001854:	1ac9      	subs	r1, r1, r3
 8001856:	460b      	mov	r3, r1
 8001858:	005b      	lsls	r3, r3, #1
 800185a:	440b      	add	r3, r1
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	440b      	add	r3, r1
 8001860:	1ad1      	subs	r1, r2, r3
 8001862:	ee07 1a90 	vmov	s15, r1
 8001866:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800186a:	ee17 0a90 	vmov	r0, s15
 800186e:	f7fe fe17 	bl	80004a0 <__aeabi_f2d>
 8001872:	a379      	add	r3, pc, #484	; (adr r3, 8001a58 <rainbow_effect_left+0x300>)
 8001874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001878:	f7fe ff94 	bl	80007a4 <__aeabi_ddiv>
 800187c:	4602      	mov	r2, r0
 800187e:	460b      	mov	r3, r1
 8001880:	4610      	mov	r0, r2
 8001882:	4619      	mov	r1, r3
 8001884:	f7ff f946 	bl	8000b14 <__aeabi_d2f>
 8001888:	4603      	mov	r3, r0
 800188a:	60fb      	str	r3, [r7, #12]
              /************ chnaged here *********/
              led_set_RGB(j, 255 * factor1 + 0 * factor2, 0 * factor1 + 255 * factor2, 0 * factor1 + 0 * factor2);
 800188c:	8afb      	ldrh	r3, [r7, #22]
 800188e:	b2d8      	uxtb	r0, r3
 8001890:	edd7 7a04 	vldr	s15, [r7, #16]
 8001894:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8001a70 <rainbow_effect_left+0x318>
 8001898:	ee27 7a87 	vmul.f32	s14, s15, s14
 800189c:	edd7 7a03 	vldr	s15, [r7, #12]
 80018a0:	eddf 6a74 	vldr	s13, [pc, #464]	; 8001a74 <rainbow_effect_left+0x31c>
 80018a4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80018a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018b0:	edc7 7a01 	vstr	s15, [r7, #4]
 80018b4:	793b      	ldrb	r3, [r7, #4]
 80018b6:	b2d9      	uxtb	r1, r3
 80018b8:	edd7 7a04 	vldr	s15, [r7, #16]
 80018bc:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8001a74 <rainbow_effect_left+0x31c>
 80018c0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80018c4:	edd7 7a03 	vldr	s15, [r7, #12]
 80018c8:	eddf 6a69 	vldr	s13, [pc, #420]	; 8001a70 <rainbow_effect_left+0x318>
 80018cc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80018d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018d8:	edc7 7a01 	vstr	s15, [r7, #4]
 80018dc:	793b      	ldrb	r3, [r7, #4]
 80018de:	b2da      	uxtb	r2, r3
 80018e0:	edd7 7a04 	vldr	s15, [r7, #16]
 80018e4:	ed9f 7a63 	vldr	s14, [pc, #396]	; 8001a74 <rainbow_effect_left+0x31c>
 80018e8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80018ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80018f0:	eddf 6a60 	vldr	s13, [pc, #384]	; 8001a74 <rainbow_effect_left+0x31c>
 80018f4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80018f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001900:	edc7 7a01 	vstr	s15, [r7, #4]
 8001904:	793b      	ldrb	r3, [r7, #4]
 8001906:	b2db      	uxtb	r3, r3
 8001908:	f7ff fae2 	bl	8000ed0 <led_set_RGB>
              break;
 800190c:	e158      	b.n	8001bc0 <rainbow_effect_left+0x468>
      case 1: factor1 = 1.0 - ((float)(ind % 13 - 1 * 4.333333333333333) / 4.333333333333333);
 800190e:	8ab9      	ldrh	r1, [r7, #20]
 8001910:	4b55      	ldr	r3, [pc, #340]	; (8001a68 <rainbow_effect_left+0x310>)
 8001912:	fba3 2301 	umull	r2, r3, r3, r1
 8001916:	089a      	lsrs	r2, r3, #2
 8001918:	4613      	mov	r3, r2
 800191a:	005b      	lsls	r3, r3, #1
 800191c:	4413      	add	r3, r2
 800191e:	009b      	lsls	r3, r3, #2
 8001920:	4413      	add	r3, r2
 8001922:	1acb      	subs	r3, r1, r3
 8001924:	b29b      	uxth	r3, r3
 8001926:	4618      	mov	r0, r3
 8001928:	f7fe fda8 	bl	800047c <__aeabi_i2d>
 800192c:	a34a      	add	r3, pc, #296	; (adr r3, 8001a58 <rainbow_effect_left+0x300>)
 800192e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001932:	f7fe fc55 	bl	80001e0 <__aeabi_dsub>
 8001936:	4602      	mov	r2, r0
 8001938:	460b      	mov	r3, r1
 800193a:	4610      	mov	r0, r2
 800193c:	4619      	mov	r1, r3
 800193e:	f7ff f8e9 	bl	8000b14 <__aeabi_d2f>
 8001942:	4603      	mov	r3, r0
 8001944:	4618      	mov	r0, r3
 8001946:	f7fe fdab 	bl	80004a0 <__aeabi_f2d>
 800194a:	a343      	add	r3, pc, #268	; (adr r3, 8001a58 <rainbow_effect_left+0x300>)
 800194c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001950:	f7fe ff28 	bl	80007a4 <__aeabi_ddiv>
 8001954:	4602      	mov	r2, r0
 8001956:	460b      	mov	r3, r1
 8001958:	f04f 0000 	mov.w	r0, #0
 800195c:	4943      	ldr	r1, [pc, #268]	; (8001a6c <rainbow_effect_left+0x314>)
 800195e:	f7fe fc3f 	bl	80001e0 <__aeabi_dsub>
 8001962:	4602      	mov	r2, r0
 8001964:	460b      	mov	r3, r1
 8001966:	4610      	mov	r0, r2
 8001968:	4619      	mov	r1, r3
 800196a:	f7ff f8d3 	bl	8000b14 <__aeabi_d2f>
 800196e:	4603      	mov	r3, r0
 8001970:	613b      	str	r3, [r7, #16]
              factor2 = (float)((int)(ind - 4.333333333333333) % 13) / 4.333333333333333;
 8001972:	8abb      	ldrh	r3, [r7, #20]
 8001974:	4618      	mov	r0, r3
 8001976:	f7fe fd81 	bl	800047c <__aeabi_i2d>
 800197a:	a337      	add	r3, pc, #220	; (adr r3, 8001a58 <rainbow_effect_left+0x300>)
 800197c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001980:	f7fe fc2e 	bl	80001e0 <__aeabi_dsub>
 8001984:	4602      	mov	r2, r0
 8001986:	460b      	mov	r3, r1
 8001988:	4610      	mov	r0, r2
 800198a:	4619      	mov	r1, r3
 800198c:	f7ff f87a 	bl	8000a84 <__aeabi_d2iz>
 8001990:	4602      	mov	r2, r0
 8001992:	4b35      	ldr	r3, [pc, #212]	; (8001a68 <rainbow_effect_left+0x310>)
 8001994:	fb83 1302 	smull	r1, r3, r3, r2
 8001998:	1099      	asrs	r1, r3, #2
 800199a:	17d3      	asrs	r3, r2, #31
 800199c:	1ac9      	subs	r1, r1, r3
 800199e:	460b      	mov	r3, r1
 80019a0:	005b      	lsls	r3, r3, #1
 80019a2:	440b      	add	r3, r1
 80019a4:	009b      	lsls	r3, r3, #2
 80019a6:	440b      	add	r3, r1
 80019a8:	1ad1      	subs	r1, r2, r3
 80019aa:	ee07 1a90 	vmov	s15, r1
 80019ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019b2:	ee17 0a90 	vmov	r0, s15
 80019b6:	f7fe fd73 	bl	80004a0 <__aeabi_f2d>
 80019ba:	a327      	add	r3, pc, #156	; (adr r3, 8001a58 <rainbow_effect_left+0x300>)
 80019bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c0:	f7fe fef0 	bl	80007a4 <__aeabi_ddiv>
 80019c4:	4602      	mov	r2, r0
 80019c6:	460b      	mov	r3, r1
 80019c8:	4610      	mov	r0, r2
 80019ca:	4619      	mov	r1, r3
 80019cc:	f7ff f8a2 	bl	8000b14 <__aeabi_d2f>
 80019d0:	4603      	mov	r3, r0
 80019d2:	60fb      	str	r3, [r7, #12]
              led_set_RGB(j, 0 * factor1 + 0 * factor2, 255 * factor1 + 0 * factor2, 0 * factor1 + 255 * factor2);
 80019d4:	8afb      	ldrh	r3, [r7, #22]
 80019d6:	b2d8      	uxtb	r0, r3
 80019d8:	edd7 7a04 	vldr	s15, [r7, #16]
 80019dc:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8001a74 <rainbow_effect_left+0x31c>
 80019e0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80019e4:	edd7 7a03 	vldr	s15, [r7, #12]
 80019e8:	eddf 6a22 	vldr	s13, [pc, #136]	; 8001a74 <rainbow_effect_left+0x31c>
 80019ec:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80019f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019f8:	edc7 7a01 	vstr	s15, [r7, #4]
 80019fc:	793b      	ldrb	r3, [r7, #4]
 80019fe:	b2d9      	uxtb	r1, r3
 8001a00:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a04:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001a70 <rainbow_effect_left+0x318>
 8001a08:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001a0c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a10:	eddf 6a18 	vldr	s13, [pc, #96]	; 8001a74 <rainbow_effect_left+0x31c>
 8001a14:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001a18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a20:	edc7 7a01 	vstr	s15, [r7, #4]
 8001a24:	793b      	ldrb	r3, [r7, #4]
 8001a26:	b2da      	uxtb	r2, r3
 8001a28:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a2c:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001a74 <rainbow_effect_left+0x31c>
 8001a30:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001a34:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a38:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8001a70 <rainbow_effect_left+0x318>
 8001a3c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001a40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a48:	edc7 7a01 	vstr	s15, [r7, #4]
 8001a4c:	793b      	ldrb	r3, [r7, #4]
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	f7ff fa3e 	bl	8000ed0 <led_set_RGB>
              break;
 8001a54:	e0b4      	b.n	8001bc0 <rainbow_effect_left+0x468>
 8001a56:	bf00      	nop
 8001a58:	55555555 	.word	0x55555555
 8001a5c:	40115555 	.word	0x40115555
 8001a60:	200000a4 	.word	0x200000a4
 8001a64:	3ffa0000 	.word	0x3ffa0000
 8001a68:	4ec4ec4f 	.word	0x4ec4ec4f
 8001a6c:	3ff00000 	.word	0x3ff00000
 8001a70:	437f0000 	.word	0x437f0000
 8001a74:	00000000 	.word	0x00000000
      case 2: factor1 = 1.0 - ((float)(ind % 13 - 2 * 4.333333333333333) / 4.333333333333333);
 8001a78:	8ab9      	ldrh	r1, [r7, #20]
 8001a7a:	4b65      	ldr	r3, [pc, #404]	; (8001c10 <rainbow_effect_left+0x4b8>)
 8001a7c:	fba3 2301 	umull	r2, r3, r3, r1
 8001a80:	089a      	lsrs	r2, r3, #2
 8001a82:	4613      	mov	r3, r2
 8001a84:	005b      	lsls	r3, r3, #1
 8001a86:	4413      	add	r3, r2
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	4413      	add	r3, r2
 8001a8c:	1acb      	subs	r3, r1, r3
 8001a8e:	b29b      	uxth	r3, r3
 8001a90:	4618      	mov	r0, r3
 8001a92:	f7fe fcf3 	bl	800047c <__aeabi_i2d>
 8001a96:	a35a      	add	r3, pc, #360	; (adr r3, 8001c00 <rainbow_effect_left+0x4a8>)
 8001a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a9c:	f7fe fba0 	bl	80001e0 <__aeabi_dsub>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	4610      	mov	r0, r2
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	f7ff f834 	bl	8000b14 <__aeabi_d2f>
 8001aac:	4603      	mov	r3, r0
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f7fe fcf6 	bl	80004a0 <__aeabi_f2d>
 8001ab4:	a354      	add	r3, pc, #336	; (adr r3, 8001c08 <rainbow_effect_left+0x4b0>)
 8001ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aba:	f7fe fe73 	bl	80007a4 <__aeabi_ddiv>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	460b      	mov	r3, r1
 8001ac2:	f04f 0000 	mov.w	r0, #0
 8001ac6:	4953      	ldr	r1, [pc, #332]	; (8001c14 <rainbow_effect_left+0x4bc>)
 8001ac8:	f7fe fb8a 	bl	80001e0 <__aeabi_dsub>
 8001acc:	4602      	mov	r2, r0
 8001ace:	460b      	mov	r3, r1
 8001ad0:	4610      	mov	r0, r2
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	f7ff f81e 	bl	8000b14 <__aeabi_d2f>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	613b      	str	r3, [r7, #16]
              factor2 = (float)((int)(ind - 8.666666666666666) % 13) / 4.333333333333333;
 8001adc:	8abb      	ldrh	r3, [r7, #20]
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f7fe fccc 	bl	800047c <__aeabi_i2d>
 8001ae4:	a346      	add	r3, pc, #280	; (adr r3, 8001c00 <rainbow_effect_left+0x4a8>)
 8001ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aea:	f7fe fb79 	bl	80001e0 <__aeabi_dsub>
 8001aee:	4602      	mov	r2, r0
 8001af0:	460b      	mov	r3, r1
 8001af2:	4610      	mov	r0, r2
 8001af4:	4619      	mov	r1, r3
 8001af6:	f7fe ffc5 	bl	8000a84 <__aeabi_d2iz>
 8001afa:	4602      	mov	r2, r0
 8001afc:	4b44      	ldr	r3, [pc, #272]	; (8001c10 <rainbow_effect_left+0x4b8>)
 8001afe:	fb83 1302 	smull	r1, r3, r3, r2
 8001b02:	1099      	asrs	r1, r3, #2
 8001b04:	17d3      	asrs	r3, r2, #31
 8001b06:	1ac9      	subs	r1, r1, r3
 8001b08:	460b      	mov	r3, r1
 8001b0a:	005b      	lsls	r3, r3, #1
 8001b0c:	440b      	add	r3, r1
 8001b0e:	009b      	lsls	r3, r3, #2
 8001b10:	440b      	add	r3, r1
 8001b12:	1ad1      	subs	r1, r2, r3
 8001b14:	ee07 1a90 	vmov	s15, r1
 8001b18:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b1c:	ee17 0a90 	vmov	r0, s15
 8001b20:	f7fe fcbe 	bl	80004a0 <__aeabi_f2d>
 8001b24:	a338      	add	r3, pc, #224	; (adr r3, 8001c08 <rainbow_effect_left+0x4b0>)
 8001b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b2a:	f7fe fe3b 	bl	80007a4 <__aeabi_ddiv>
 8001b2e:	4602      	mov	r2, r0
 8001b30:	460b      	mov	r3, r1
 8001b32:	4610      	mov	r0, r2
 8001b34:	4619      	mov	r1, r3
 8001b36:	f7fe ffed 	bl	8000b14 <__aeabi_d2f>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	60fb      	str	r3, [r7, #12]
              led_set_RGB(j, 0 * factor1 + 255 * factor2, 0 * factor1 + 0 * factor2, 255 * factor1 + 0 * factor2);
 8001b3e:	8afb      	ldrh	r3, [r7, #22]
 8001b40:	b2d8      	uxtb	r0, r3
 8001b42:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b46:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8001c18 <rainbow_effect_left+0x4c0>
 8001b4a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001b4e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b52:	eddf 6a32 	vldr	s13, [pc, #200]	; 8001c1c <rainbow_effect_left+0x4c4>
 8001b56:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001b5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b62:	edc7 7a01 	vstr	s15, [r7, #4]
 8001b66:	793b      	ldrb	r3, [r7, #4]
 8001b68:	b2d9      	uxtb	r1, r3
 8001b6a:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b6e:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8001c18 <rainbow_effect_left+0x4c0>
 8001b72:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001b76:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b7a:	eddf 6a27 	vldr	s13, [pc, #156]	; 8001c18 <rainbow_effect_left+0x4c0>
 8001b7e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001b82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b8a:	edc7 7a01 	vstr	s15, [r7, #4]
 8001b8e:	793b      	ldrb	r3, [r7, #4]
 8001b90:	b2da      	uxtb	r2, r3
 8001b92:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b96:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8001c1c <rainbow_effect_left+0x4c4>
 8001b9a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001b9e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ba2:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8001c18 <rainbow_effect_left+0x4c0>
 8001ba6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001baa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001bb2:	edc7 7a01 	vstr	s15, [r7, #4]
 8001bb6:	793b      	ldrb	r3, [r7, #4]
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	f7ff f989 	bl	8000ed0 <led_set_RGB>
              break;
 8001bbe:	bf00      	nop
  for(uint16_t j=0;j<8;j++) {
 8001bc0:	8afb      	ldrh	r3, [r7, #22]
 8001bc2:	3301      	adds	r3, #1
 8001bc4:	82fb      	strh	r3, [r7, #22]
 8001bc6:	8afb      	ldrh	r3, [r7, #22]
 8001bc8:	2b07      	cmp	r3, #7
 8001bca:	f67f adcb 	bls.w	8001764 <rainbow_effect_left+0xc>
    }
  }
  if(effStep >= 13) {effStep=0; return 0x03; }
 8001bce:	4b14      	ldr	r3, [pc, #80]	; (8001c20 <rainbow_effect_left+0x4c8>)
 8001bd0:	881b      	ldrh	r3, [r3, #0]
 8001bd2:	2b0c      	cmp	r3, #12
 8001bd4:	d904      	bls.n	8001be0 <rainbow_effect_left+0x488>
 8001bd6:	4b12      	ldr	r3, [pc, #72]	; (8001c20 <rainbow_effect_left+0x4c8>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	801a      	strh	r2, [r3, #0]
 8001bdc:	2303      	movs	r3, #3
 8001bde:	e008      	b.n	8001bf2 <rainbow_effect_left+0x49a>
  else effStep++;
 8001be0:	4b0f      	ldr	r3, [pc, #60]	; (8001c20 <rainbow_effect_left+0x4c8>)
 8001be2:	881b      	ldrh	r3, [r3, #0]
 8001be4:	3301      	adds	r3, #1
 8001be6:	b29a      	uxth	r2, r3
 8001be8:	4b0d      	ldr	r3, [pc, #52]	; (8001c20 <rainbow_effect_left+0x4c8>)
 8001bea:	801a      	strh	r2, [r3, #0]

  led_render();
 8001bec:	f7ff fa1e 	bl	800102c <led_render>
  return 0x01;
 8001bf0:	2301      	movs	r3, #1
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3718      	adds	r7, #24
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bdb0      	pop	{r4, r5, r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	f3af 8000 	nop.w
 8001c00:	55555555 	.word	0x55555555
 8001c04:	40215555 	.word	0x40215555
 8001c08:	55555555 	.word	0x55555555
 8001c0c:	40115555 	.word	0x40115555
 8001c10:	4ec4ec4f 	.word	0x4ec4ec4f
 8001c14:	3ff00000 	.word	0x3ff00000
 8001c18:	00000000 	.word	0x00000000
 8001c1c:	437f0000 	.word	0x437f0000
 8001c20:	200000a4 	.word	0x200000a4

08001c24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c28:	b672      	cpsid	i
}
 8001c2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c2c:	e7fe      	b.n	8001c2c <Error_Handler+0x8>
	...

08001c30 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c36:	2300      	movs	r3, #0
 8001c38:	607b      	str	r3, [r7, #4]
 8001c3a:	4b10      	ldr	r3, [pc, #64]	; (8001c7c <HAL_MspInit+0x4c>)
 8001c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c3e:	4a0f      	ldr	r2, [pc, #60]	; (8001c7c <HAL_MspInit+0x4c>)
 8001c40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c44:	6453      	str	r3, [r2, #68]	; 0x44
 8001c46:	4b0d      	ldr	r3, [pc, #52]	; (8001c7c <HAL_MspInit+0x4c>)
 8001c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c4e:	607b      	str	r3, [r7, #4]
 8001c50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c52:	2300      	movs	r3, #0
 8001c54:	603b      	str	r3, [r7, #0]
 8001c56:	4b09      	ldr	r3, [pc, #36]	; (8001c7c <HAL_MspInit+0x4c>)
 8001c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5a:	4a08      	ldr	r2, [pc, #32]	; (8001c7c <HAL_MspInit+0x4c>)
 8001c5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c60:	6413      	str	r3, [r2, #64]	; 0x40
 8001c62:	4b06      	ldr	r3, [pc, #24]	; (8001c7c <HAL_MspInit+0x4c>)
 8001c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c6a:	603b      	str	r3, [r7, #0]
 8001c6c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001c6e:	2007      	movs	r0, #7
 8001c70:	f000 fab4 	bl	80021dc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c74:	bf00      	nop
 8001c76:	3708      	adds	r7, #8
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	40023800 	.word	0x40023800

08001c80 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a23      	ldr	r2, [pc, #140]	; (8001d1c <HAL_TIM_Base_MspInit+0x9c>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d13f      	bne.n	8001d12 <HAL_TIM_Base_MspInit+0x92>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c92:	2300      	movs	r3, #0
 8001c94:	60fb      	str	r3, [r7, #12]
 8001c96:	4b22      	ldr	r3, [pc, #136]	; (8001d20 <HAL_TIM_Base_MspInit+0xa0>)
 8001c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c9a:	4a21      	ldr	r2, [pc, #132]	; (8001d20 <HAL_TIM_Base_MspInit+0xa0>)
 8001c9c:	f043 0301 	orr.w	r3, r3, #1
 8001ca0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ca2:	4b1f      	ldr	r3, [pc, #124]	; (8001d20 <HAL_TIM_Base_MspInit+0xa0>)
 8001ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ca6:	f003 0301 	and.w	r3, r3, #1
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream1;
 8001cae:	4b1d      	ldr	r3, [pc, #116]	; (8001d24 <HAL_TIM_Base_MspInit+0xa4>)
 8001cb0:	4a1d      	ldr	r2, [pc, #116]	; (8001d28 <HAL_TIM_Base_MspInit+0xa8>)
 8001cb2:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 8001cb4:	4b1b      	ldr	r3, [pc, #108]	; (8001d24 <HAL_TIM_Base_MspInit+0xa4>)
 8001cb6:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8001cba:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001cbc:	4b19      	ldr	r3, [pc, #100]	; (8001d24 <HAL_TIM_Base_MspInit+0xa4>)
 8001cbe:	2240      	movs	r2, #64	; 0x40
 8001cc0:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cc2:	4b18      	ldr	r3, [pc, #96]	; (8001d24 <HAL_TIM_Base_MspInit+0xa4>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001cc8:	4b16      	ldr	r3, [pc, #88]	; (8001d24 <HAL_TIM_Base_MspInit+0xa4>)
 8001cca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001cce:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001cd0:	4b14      	ldr	r3, [pc, #80]	; (8001d24 <HAL_TIM_Base_MspInit+0xa4>)
 8001cd2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001cd6:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001cd8:	4b12      	ldr	r3, [pc, #72]	; (8001d24 <HAL_TIM_Base_MspInit+0xa4>)
 8001cda:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001cde:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_CIRCULAR;
 8001ce0:	4b10      	ldr	r3, [pc, #64]	; (8001d24 <HAL_TIM_Base_MspInit+0xa4>)
 8001ce2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ce6:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8001ce8:	4b0e      	ldr	r3, [pc, #56]	; (8001d24 <HAL_TIM_Base_MspInit+0xa4>)
 8001cea:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001cee:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001cf0:	4b0c      	ldr	r3, [pc, #48]	; (8001d24 <HAL_TIM_Base_MspInit+0xa4>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8001cf6:	480b      	ldr	r0, [pc, #44]	; (8001d24 <HAL_TIM_Base_MspInit+0xa4>)
 8001cf8:	f000 fab2 	bl	8002260 <HAL_DMA_Init>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d001      	beq.n	8001d06 <HAL_TIM_Base_MspInit+0x86>
    {
      Error_Handler();
 8001d02:	f7ff ff8f 	bl	8001c24 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	4a06      	ldr	r2, [pc, #24]	; (8001d24 <HAL_TIM_Base_MspInit+0xa4>)
 8001d0a:	625a      	str	r2, [r3, #36]	; 0x24
 8001d0c:	4a05      	ldr	r2, [pc, #20]	; (8001d24 <HAL_TIM_Base_MspInit+0xa4>)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001d12:	bf00      	nop
 8001d14:	3710      	adds	r7, #16
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	40010000 	.word	0x40010000
 8001d20:	40023800 	.word	0x40023800
 8001d24:	200000ac 	.word	0x200000ac
 8001d28:	40026428 	.word	0x40026428

08001d2c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b088      	sub	sp, #32
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d34:	f107 030c 	add.w	r3, r7, #12
 8001d38:	2200      	movs	r2, #0
 8001d3a:	601a      	str	r2, [r3, #0]
 8001d3c:	605a      	str	r2, [r3, #4]
 8001d3e:	609a      	str	r2, [r3, #8]
 8001d40:	60da      	str	r2, [r3, #12]
 8001d42:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a12      	ldr	r2, [pc, #72]	; (8001d94 <HAL_TIM_MspPostInit+0x68>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d11e      	bne.n	8001d8c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d4e:	2300      	movs	r3, #0
 8001d50:	60bb      	str	r3, [r7, #8]
 8001d52:	4b11      	ldr	r3, [pc, #68]	; (8001d98 <HAL_TIM_MspPostInit+0x6c>)
 8001d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d56:	4a10      	ldr	r2, [pc, #64]	; (8001d98 <HAL_TIM_MspPostInit+0x6c>)
 8001d58:	f043 0301 	orr.w	r3, r3, #1
 8001d5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d5e:	4b0e      	ldr	r3, [pc, #56]	; (8001d98 <HAL_TIM_MspPostInit+0x6c>)
 8001d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d62:	f003 0301 	and.w	r3, r3, #1
 8001d66:	60bb      	str	r3, [r7, #8]
 8001d68:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001d6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d6e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d70:	2302      	movs	r3, #2
 8001d72:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d74:	2300      	movs	r3, #0
 8001d76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d80:	f107 030c 	add.w	r3, r7, #12
 8001d84:	4619      	mov	r1, r3
 8001d86:	4805      	ldr	r0, [pc, #20]	; (8001d9c <HAL_TIM_MspPostInit+0x70>)
 8001d88:	f000 fdfc 	bl	8002984 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001d8c:	bf00      	nop
 8001d8e:	3720      	adds	r7, #32
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	40010000 	.word	0x40010000
 8001d98:	40023800 	.word	0x40023800
 8001d9c:	40020000 	.word	0x40020000

08001da0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b08a      	sub	sp, #40	; 0x28
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da8:	f107 0314 	add.w	r3, r7, #20
 8001dac:	2200      	movs	r2, #0
 8001dae:	601a      	str	r2, [r3, #0]
 8001db0:	605a      	str	r2, [r3, #4]
 8001db2:	609a      	str	r2, [r3, #8]
 8001db4:	60da      	str	r2, [r3, #12]
 8001db6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a19      	ldr	r2, [pc, #100]	; (8001e24 <HAL_UART_MspInit+0x84>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d12b      	bne.n	8001e1a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	613b      	str	r3, [r7, #16]
 8001dc6:	4b18      	ldr	r3, [pc, #96]	; (8001e28 <HAL_UART_MspInit+0x88>)
 8001dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dca:	4a17      	ldr	r2, [pc, #92]	; (8001e28 <HAL_UART_MspInit+0x88>)
 8001dcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001dd0:	6413      	str	r3, [r2, #64]	; 0x40
 8001dd2:	4b15      	ldr	r3, [pc, #84]	; (8001e28 <HAL_UART_MspInit+0x88>)
 8001dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dda:	613b      	str	r3, [r7, #16]
 8001ddc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dde:	2300      	movs	r3, #0
 8001de0:	60fb      	str	r3, [r7, #12]
 8001de2:	4b11      	ldr	r3, [pc, #68]	; (8001e28 <HAL_UART_MspInit+0x88>)
 8001de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de6:	4a10      	ldr	r2, [pc, #64]	; (8001e28 <HAL_UART_MspInit+0x88>)
 8001de8:	f043 0301 	orr.w	r3, r3, #1
 8001dec:	6313      	str	r3, [r2, #48]	; 0x30
 8001dee:	4b0e      	ldr	r3, [pc, #56]	; (8001e28 <HAL_UART_MspInit+0x88>)
 8001df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df2:	f003 0301 	and.w	r3, r3, #1
 8001df6:	60fb      	str	r3, [r7, #12]
 8001df8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001dfa:	230c      	movs	r3, #12
 8001dfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dfe:	2302      	movs	r3, #2
 8001e00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e02:	2300      	movs	r3, #0
 8001e04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e06:	2303      	movs	r3, #3
 8001e08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e0a:	2307      	movs	r3, #7
 8001e0c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e0e:	f107 0314 	add.w	r3, r7, #20
 8001e12:	4619      	mov	r1, r3
 8001e14:	4805      	ldr	r0, [pc, #20]	; (8001e2c <HAL_UART_MspInit+0x8c>)
 8001e16:	f000 fdb5 	bl	8002984 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001e1a:	bf00      	nop
 8001e1c:	3728      	adds	r7, #40	; 0x28
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	40004400 	.word	0x40004400
 8001e28:	40023800 	.word	0x40023800
 8001e2c:	40020000 	.word	0x40020000

08001e30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e34:	e7fe      	b.n	8001e34 <NMI_Handler+0x4>

08001e36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e36:	b480      	push	{r7}
 8001e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e3a:	e7fe      	b.n	8001e3a <HardFault_Handler+0x4>

08001e3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e40:	e7fe      	b.n	8001e40 <MemManage_Handler+0x4>

08001e42 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e42:	b480      	push	{r7}
 8001e44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e46:	e7fe      	b.n	8001e46 <BusFault_Handler+0x4>

08001e48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e4c:	e7fe      	b.n	8001e4c <UsageFault_Handler+0x4>

08001e4e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e4e:	b480      	push	{r7}
 8001e50:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e52:	bf00      	nop
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr

08001e5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e60:	bf00      	nop
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr

08001e6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e6e:	bf00      	nop
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr

08001e78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e7c:	f000 f89a 	bl	8001fb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e80:	bf00      	nop
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8001e88:	4802      	ldr	r0, [pc, #8]	; (8001e94 <DMA2_Stream1_IRQHandler+0x10>)
 8001e8a:	f000 fb11 	bl	80024b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001e8e:	bf00      	nop
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	200000ac 	.word	0x200000ac

08001e98 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e9c:	4b06      	ldr	r3, [pc, #24]	; (8001eb8 <SystemInit+0x20>)
 8001e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ea2:	4a05      	ldr	r2, [pc, #20]	; (8001eb8 <SystemInit+0x20>)
 8001ea4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ea8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001eac:	bf00      	nop
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr
 8001eb6:	bf00      	nop
 8001eb8:	e000ed00 	.word	0xe000ed00

08001ebc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ebc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ef4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ec0:	480d      	ldr	r0, [pc, #52]	; (8001ef8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001ec2:	490e      	ldr	r1, [pc, #56]	; (8001efc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ec4:	4a0e      	ldr	r2, [pc, #56]	; (8001f00 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ec6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ec8:	e002      	b.n	8001ed0 <LoopCopyDataInit>

08001eca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001eca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ecc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ece:	3304      	adds	r3, #4

08001ed0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ed0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ed2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ed4:	d3f9      	bcc.n	8001eca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ed6:	4a0b      	ldr	r2, [pc, #44]	; (8001f04 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001ed8:	4c0b      	ldr	r4, [pc, #44]	; (8001f08 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001eda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001edc:	e001      	b.n	8001ee2 <LoopFillZerobss>

08001ede <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ede:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ee0:	3204      	adds	r2, #4

08001ee2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ee2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ee4:	d3fb      	bcc.n	8001ede <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001ee6:	f7ff ffd7 	bl	8001e98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001eea:	f002 fe81 	bl	8004bf0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001eee:	f7ff fa55 	bl	800139c <main>
  bx  lr    
 8001ef2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ef4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ef8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001efc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001f00:	08005f30 	.word	0x08005f30
  ldr r2, =_sbss
 8001f04:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001f08:	2000019c 	.word	0x2000019c

08001f0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f0c:	e7fe      	b.n	8001f0c <ADC_IRQHandler>
	...

08001f10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f14:	4b0e      	ldr	r3, [pc, #56]	; (8001f50 <HAL_Init+0x40>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a0d      	ldr	r2, [pc, #52]	; (8001f50 <HAL_Init+0x40>)
 8001f1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f20:	4b0b      	ldr	r3, [pc, #44]	; (8001f50 <HAL_Init+0x40>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a0a      	ldr	r2, [pc, #40]	; (8001f50 <HAL_Init+0x40>)
 8001f26:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f2c:	4b08      	ldr	r3, [pc, #32]	; (8001f50 <HAL_Init+0x40>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a07      	ldr	r2, [pc, #28]	; (8001f50 <HAL_Init+0x40>)
 8001f32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f38:	2003      	movs	r0, #3
 8001f3a:	f000 f94f 	bl	80021dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f3e:	2000      	movs	r0, #0
 8001f40:	f000 f808 	bl	8001f54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f44:	f7ff fe74 	bl	8001c30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f48:	2300      	movs	r3, #0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	40023c00 	.word	0x40023c00

08001f54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f5c:	4b12      	ldr	r3, [pc, #72]	; (8001fa8 <HAL_InitTick+0x54>)
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	4b12      	ldr	r3, [pc, #72]	; (8001fac <HAL_InitTick+0x58>)
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	4619      	mov	r1, r3
 8001f66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f72:	4618      	mov	r0, r3
 8001f74:	f000 f967 	bl	8002246 <HAL_SYSTICK_Config>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e00e      	b.n	8001fa0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2b0f      	cmp	r3, #15
 8001f86:	d80a      	bhi.n	8001f9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f88:	2200      	movs	r2, #0
 8001f8a:	6879      	ldr	r1, [r7, #4]
 8001f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f90:	f000 f92f 	bl	80021f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f94:	4a06      	ldr	r2, [pc, #24]	; (8001fb0 <HAL_InitTick+0x5c>)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	e000      	b.n	8001fa0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3708      	adds	r7, #8
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	20000000 	.word	0x20000000
 8001fac:	20000008 	.word	0x20000008
 8001fb0:	20000004 	.word	0x20000004

08001fb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fb8:	4b06      	ldr	r3, [pc, #24]	; (8001fd4 <HAL_IncTick+0x20>)
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	4b06      	ldr	r3, [pc, #24]	; (8001fd8 <HAL_IncTick+0x24>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4413      	add	r3, r2
 8001fc4:	4a04      	ldr	r2, [pc, #16]	; (8001fd8 <HAL_IncTick+0x24>)
 8001fc6:	6013      	str	r3, [r2, #0]
}
 8001fc8:	bf00      	nop
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr
 8001fd2:	bf00      	nop
 8001fd4:	20000008 	.word	0x20000008
 8001fd8:	20000198 	.word	0x20000198

08001fdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  return uwTick;
 8001fe0:	4b03      	ldr	r3, [pc, #12]	; (8001ff0 <HAL_GetTick+0x14>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	20000198 	.word	0x20000198

08001ff4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ffc:	f7ff ffee 	bl	8001fdc <HAL_GetTick>
 8002000:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	f1b3 3fff 	cmp.w	r3, #4294967295
 800200c:	d005      	beq.n	800201a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800200e:	4b0a      	ldr	r3, [pc, #40]	; (8002038 <HAL_Delay+0x44>)
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	461a      	mov	r2, r3
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	4413      	add	r3, r2
 8002018:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800201a:	bf00      	nop
 800201c:	f7ff ffde 	bl	8001fdc <HAL_GetTick>
 8002020:	4602      	mov	r2, r0
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	68fa      	ldr	r2, [r7, #12]
 8002028:	429a      	cmp	r2, r3
 800202a:	d8f7      	bhi.n	800201c <HAL_Delay+0x28>
  {
  }
}
 800202c:	bf00      	nop
 800202e:	bf00      	nop
 8002030:	3710      	adds	r7, #16
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	20000008 	.word	0x20000008

0800203c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800203c:	b480      	push	{r7}
 800203e:	b085      	sub	sp, #20
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	f003 0307 	and.w	r3, r3, #7
 800204a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800204c:	4b0c      	ldr	r3, [pc, #48]	; (8002080 <__NVIC_SetPriorityGrouping+0x44>)
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002052:	68ba      	ldr	r2, [r7, #8]
 8002054:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002058:	4013      	ands	r3, r2
 800205a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002064:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002068:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800206c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800206e:	4a04      	ldr	r2, [pc, #16]	; (8002080 <__NVIC_SetPriorityGrouping+0x44>)
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	60d3      	str	r3, [r2, #12]
}
 8002074:	bf00      	nop
 8002076:	3714      	adds	r7, #20
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr
 8002080:	e000ed00 	.word	0xe000ed00

08002084 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002088:	4b04      	ldr	r3, [pc, #16]	; (800209c <__NVIC_GetPriorityGrouping+0x18>)
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	0a1b      	lsrs	r3, r3, #8
 800208e:	f003 0307 	and.w	r3, r3, #7
}
 8002092:	4618      	mov	r0, r3
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr
 800209c:	e000ed00 	.word	0xe000ed00

080020a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	4603      	mov	r3, r0
 80020a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	db0b      	blt.n	80020ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020b2:	79fb      	ldrb	r3, [r7, #7]
 80020b4:	f003 021f 	and.w	r2, r3, #31
 80020b8:	4907      	ldr	r1, [pc, #28]	; (80020d8 <__NVIC_EnableIRQ+0x38>)
 80020ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020be:	095b      	lsrs	r3, r3, #5
 80020c0:	2001      	movs	r0, #1
 80020c2:	fa00 f202 	lsl.w	r2, r0, r2
 80020c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020ca:	bf00      	nop
 80020cc:	370c      	adds	r7, #12
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	e000e100 	.word	0xe000e100

080020dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	4603      	mov	r3, r0
 80020e4:	6039      	str	r1, [r7, #0]
 80020e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	db0a      	blt.n	8002106 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	b2da      	uxtb	r2, r3
 80020f4:	490c      	ldr	r1, [pc, #48]	; (8002128 <__NVIC_SetPriority+0x4c>)
 80020f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020fa:	0112      	lsls	r2, r2, #4
 80020fc:	b2d2      	uxtb	r2, r2
 80020fe:	440b      	add	r3, r1
 8002100:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002104:	e00a      	b.n	800211c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	b2da      	uxtb	r2, r3
 800210a:	4908      	ldr	r1, [pc, #32]	; (800212c <__NVIC_SetPriority+0x50>)
 800210c:	79fb      	ldrb	r3, [r7, #7]
 800210e:	f003 030f 	and.w	r3, r3, #15
 8002112:	3b04      	subs	r3, #4
 8002114:	0112      	lsls	r2, r2, #4
 8002116:	b2d2      	uxtb	r2, r2
 8002118:	440b      	add	r3, r1
 800211a:	761a      	strb	r2, [r3, #24]
}
 800211c:	bf00      	nop
 800211e:	370c      	adds	r7, #12
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr
 8002128:	e000e100 	.word	0xe000e100
 800212c:	e000ed00 	.word	0xe000ed00

08002130 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002130:	b480      	push	{r7}
 8002132:	b089      	sub	sp, #36	; 0x24
 8002134:	af00      	add	r7, sp, #0
 8002136:	60f8      	str	r0, [r7, #12]
 8002138:	60b9      	str	r1, [r7, #8]
 800213a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	f003 0307 	and.w	r3, r3, #7
 8002142:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002144:	69fb      	ldr	r3, [r7, #28]
 8002146:	f1c3 0307 	rsb	r3, r3, #7
 800214a:	2b04      	cmp	r3, #4
 800214c:	bf28      	it	cs
 800214e:	2304      	movcs	r3, #4
 8002150:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002152:	69fb      	ldr	r3, [r7, #28]
 8002154:	3304      	adds	r3, #4
 8002156:	2b06      	cmp	r3, #6
 8002158:	d902      	bls.n	8002160 <NVIC_EncodePriority+0x30>
 800215a:	69fb      	ldr	r3, [r7, #28]
 800215c:	3b03      	subs	r3, #3
 800215e:	e000      	b.n	8002162 <NVIC_EncodePriority+0x32>
 8002160:	2300      	movs	r3, #0
 8002162:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002164:	f04f 32ff 	mov.w	r2, #4294967295
 8002168:	69bb      	ldr	r3, [r7, #24]
 800216a:	fa02 f303 	lsl.w	r3, r2, r3
 800216e:	43da      	mvns	r2, r3
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	401a      	ands	r2, r3
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002178:	f04f 31ff 	mov.w	r1, #4294967295
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	fa01 f303 	lsl.w	r3, r1, r3
 8002182:	43d9      	mvns	r1, r3
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002188:	4313      	orrs	r3, r2
         );
}
 800218a:	4618      	mov	r0, r3
 800218c:	3724      	adds	r7, #36	; 0x24
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr
	...

08002198 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	3b01      	subs	r3, #1
 80021a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021a8:	d301      	bcc.n	80021ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021aa:	2301      	movs	r3, #1
 80021ac:	e00f      	b.n	80021ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021ae:	4a0a      	ldr	r2, [pc, #40]	; (80021d8 <SysTick_Config+0x40>)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	3b01      	subs	r3, #1
 80021b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021b6:	210f      	movs	r1, #15
 80021b8:	f04f 30ff 	mov.w	r0, #4294967295
 80021bc:	f7ff ff8e 	bl	80020dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021c0:	4b05      	ldr	r3, [pc, #20]	; (80021d8 <SysTick_Config+0x40>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021c6:	4b04      	ldr	r3, [pc, #16]	; (80021d8 <SysTick_Config+0x40>)
 80021c8:	2207      	movs	r2, #7
 80021ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021cc:	2300      	movs	r3, #0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3708      	adds	r7, #8
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	e000e010 	.word	0xe000e010

080021dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021e4:	6878      	ldr	r0, [r7, #4]
 80021e6:	f7ff ff29 	bl	800203c <__NVIC_SetPriorityGrouping>
}
 80021ea:	bf00      	nop
 80021ec:	3708      	adds	r7, #8
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}

080021f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021f2:	b580      	push	{r7, lr}
 80021f4:	b086      	sub	sp, #24
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	4603      	mov	r3, r0
 80021fa:	60b9      	str	r1, [r7, #8]
 80021fc:	607a      	str	r2, [r7, #4]
 80021fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002200:	2300      	movs	r3, #0
 8002202:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002204:	f7ff ff3e 	bl	8002084 <__NVIC_GetPriorityGrouping>
 8002208:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	68b9      	ldr	r1, [r7, #8]
 800220e:	6978      	ldr	r0, [r7, #20]
 8002210:	f7ff ff8e 	bl	8002130 <NVIC_EncodePriority>
 8002214:	4602      	mov	r2, r0
 8002216:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800221a:	4611      	mov	r1, r2
 800221c:	4618      	mov	r0, r3
 800221e:	f7ff ff5d 	bl	80020dc <__NVIC_SetPriority>
}
 8002222:	bf00      	nop
 8002224:	3718      	adds	r7, #24
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}

0800222a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800222a:	b580      	push	{r7, lr}
 800222c:	b082      	sub	sp, #8
 800222e:	af00      	add	r7, sp, #0
 8002230:	4603      	mov	r3, r0
 8002232:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002234:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002238:	4618      	mov	r0, r3
 800223a:	f7ff ff31 	bl	80020a0 <__NVIC_EnableIRQ>
}
 800223e:	bf00      	nop
 8002240:	3708      	adds	r7, #8
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}

08002246 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002246:	b580      	push	{r7, lr}
 8002248:	b082      	sub	sp, #8
 800224a:	af00      	add	r7, sp, #0
 800224c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f7ff ffa2 	bl	8002198 <SysTick_Config>
 8002254:	4603      	mov	r3, r0
}
 8002256:	4618      	mov	r0, r3
 8002258:	3708      	adds	r7, #8
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}
	...

08002260 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b086      	sub	sp, #24
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002268:	2300      	movs	r3, #0
 800226a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800226c:	f7ff feb6 	bl	8001fdc <HAL_GetTick>
 8002270:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d101      	bne.n	800227c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	e099      	b.n	80023b0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2202      	movs	r2, #2
 8002280:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2200      	movs	r2, #0
 8002288:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f022 0201 	bic.w	r2, r2, #1
 800229a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800229c:	e00f      	b.n	80022be <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800229e:	f7ff fe9d 	bl	8001fdc <HAL_GetTick>
 80022a2:	4602      	mov	r2, r0
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	1ad3      	subs	r3, r2, r3
 80022a8:	2b05      	cmp	r3, #5
 80022aa:	d908      	bls.n	80022be <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2220      	movs	r2, #32
 80022b0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2203      	movs	r2, #3
 80022b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80022ba:	2303      	movs	r3, #3
 80022bc:	e078      	b.n	80023b0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f003 0301 	and.w	r3, r3, #1
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d1e8      	bne.n	800229e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80022d4:	697a      	ldr	r2, [r7, #20]
 80022d6:	4b38      	ldr	r3, [pc, #224]	; (80023b8 <HAL_DMA_Init+0x158>)
 80022d8:	4013      	ands	r3, r2
 80022da:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	685a      	ldr	r2, [r3, #4]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80022ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	691b      	ldr	r3, [r3, #16]
 80022f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	699b      	ldr	r3, [r3, #24]
 80022fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002302:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6a1b      	ldr	r3, [r3, #32]
 8002308:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800230a:	697a      	ldr	r2, [r7, #20]
 800230c:	4313      	orrs	r3, r2
 800230e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002314:	2b04      	cmp	r3, #4
 8002316:	d107      	bne.n	8002328 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002320:	4313      	orrs	r3, r2
 8002322:	697a      	ldr	r2, [r7, #20]
 8002324:	4313      	orrs	r3, r2
 8002326:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	697a      	ldr	r2, [r7, #20]
 800232e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	695b      	ldr	r3, [r3, #20]
 8002336:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	f023 0307 	bic.w	r3, r3, #7
 800233e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002344:	697a      	ldr	r2, [r7, #20]
 8002346:	4313      	orrs	r3, r2
 8002348:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800234e:	2b04      	cmp	r3, #4
 8002350:	d117      	bne.n	8002382 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002356:	697a      	ldr	r2, [r7, #20]
 8002358:	4313      	orrs	r3, r2
 800235a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002360:	2b00      	cmp	r3, #0
 8002362:	d00e      	beq.n	8002382 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	f000 fa91 	bl	800288c <DMA_CheckFifoParam>
 800236a:	4603      	mov	r3, r0
 800236c:	2b00      	cmp	r3, #0
 800236e:	d008      	beq.n	8002382 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2240      	movs	r2, #64	; 0x40
 8002374:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2201      	movs	r2, #1
 800237a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800237e:	2301      	movs	r3, #1
 8002380:	e016      	b.n	80023b0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	697a      	ldr	r2, [r7, #20]
 8002388:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	f000 fa48 	bl	8002820 <DMA_CalcBaseAndBitshift>
 8002390:	4603      	mov	r3, r0
 8002392:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002398:	223f      	movs	r2, #63	; 0x3f
 800239a:	409a      	lsls	r2, r3
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2200      	movs	r2, #0
 80023a4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2201      	movs	r2, #1
 80023aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80023ae:	2300      	movs	r3, #0
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	3718      	adds	r7, #24
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	f010803f 	.word	0xf010803f

080023bc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b086      	sub	sp, #24
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	60f8      	str	r0, [r7, #12]
 80023c4:	60b9      	str	r1, [r7, #8]
 80023c6:	607a      	str	r2, [r7, #4]
 80023c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023ca:	2300      	movs	r3, #0
 80023cc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023d2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d101      	bne.n	80023e2 <HAL_DMA_Start_IT+0x26>
 80023de:	2302      	movs	r3, #2
 80023e0:	e040      	b.n	8002464 <HAL_DMA_Start_IT+0xa8>
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	2201      	movs	r2, #1
 80023e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d12f      	bne.n	8002456 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	2202      	movs	r2, #2
 80023fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	2200      	movs	r2, #0
 8002402:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	68b9      	ldr	r1, [r7, #8]
 800240a:	68f8      	ldr	r0, [r7, #12]
 800240c:	f000 f9da 	bl	80027c4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002414:	223f      	movs	r2, #63	; 0x3f
 8002416:	409a      	lsls	r2, r3
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f042 0216 	orr.w	r2, r2, #22
 800242a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002430:	2b00      	cmp	r3, #0
 8002432:	d007      	beq.n	8002444 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f042 0208 	orr.w	r2, r2, #8
 8002442:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f042 0201 	orr.w	r2, r2, #1
 8002452:	601a      	str	r2, [r3, #0]
 8002454:	e005      	b.n	8002462 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	2200      	movs	r2, #0
 800245a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800245e:	2302      	movs	r3, #2
 8002460:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002462:	7dfb      	ldrb	r3, [r7, #23]
}
 8002464:	4618      	mov	r0, r3
 8002466:	3718      	adds	r7, #24
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}

0800246c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800246c:	b480      	push	{r7}
 800246e:	b083      	sub	sp, #12
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800247a:	b2db      	uxtb	r3, r3
 800247c:	2b02      	cmp	r3, #2
 800247e:	d004      	beq.n	800248a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2280      	movs	r2, #128	; 0x80
 8002484:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e00c      	b.n	80024a4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2205      	movs	r2, #5
 800248e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f022 0201 	bic.w	r2, r2, #1
 80024a0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80024a2:	2300      	movs	r3, #0
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	370c      	adds	r7, #12
 80024a8:	46bd      	mov	sp, r7
 80024aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ae:	4770      	bx	lr

080024b0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b086      	sub	sp, #24
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80024b8:	2300      	movs	r3, #0
 80024ba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80024bc:	4b92      	ldr	r3, [pc, #584]	; (8002708 <HAL_DMA_IRQHandler+0x258>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a92      	ldr	r2, [pc, #584]	; (800270c <HAL_DMA_IRQHandler+0x25c>)
 80024c2:	fba2 2303 	umull	r2, r3, r2, r3
 80024c6:	0a9b      	lsrs	r3, r3, #10
 80024c8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024ce:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024da:	2208      	movs	r2, #8
 80024dc:	409a      	lsls	r2, r3
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	4013      	ands	r3, r2
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d01a      	beq.n	800251c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 0304 	and.w	r3, r3, #4
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d013      	beq.n	800251c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f022 0204 	bic.w	r2, r2, #4
 8002502:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002508:	2208      	movs	r2, #8
 800250a:	409a      	lsls	r2, r3
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002514:	f043 0201 	orr.w	r2, r3, #1
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002520:	2201      	movs	r2, #1
 8002522:	409a      	lsls	r2, r3
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	4013      	ands	r3, r2
 8002528:	2b00      	cmp	r3, #0
 800252a:	d012      	beq.n	8002552 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	695b      	ldr	r3, [r3, #20]
 8002532:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002536:	2b00      	cmp	r3, #0
 8002538:	d00b      	beq.n	8002552 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800253e:	2201      	movs	r2, #1
 8002540:	409a      	lsls	r2, r3
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800254a:	f043 0202 	orr.w	r2, r3, #2
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002556:	2204      	movs	r2, #4
 8002558:	409a      	lsls	r2, r3
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	4013      	ands	r3, r2
 800255e:	2b00      	cmp	r3, #0
 8002560:	d012      	beq.n	8002588 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f003 0302 	and.w	r3, r3, #2
 800256c:	2b00      	cmp	r3, #0
 800256e:	d00b      	beq.n	8002588 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002574:	2204      	movs	r2, #4
 8002576:	409a      	lsls	r2, r3
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002580:	f043 0204 	orr.w	r2, r3, #4
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800258c:	2210      	movs	r2, #16
 800258e:	409a      	lsls	r2, r3
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	4013      	ands	r3, r2
 8002594:	2b00      	cmp	r3, #0
 8002596:	d043      	beq.n	8002620 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 0308 	and.w	r3, r3, #8
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d03c      	beq.n	8002620 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025aa:	2210      	movs	r2, #16
 80025ac:	409a      	lsls	r2, r3
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d018      	beq.n	80025f2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d108      	bne.n	80025e0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d024      	beq.n	8002620 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025da:	6878      	ldr	r0, [r7, #4]
 80025dc:	4798      	blx	r3
 80025de:	e01f      	b.n	8002620 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d01b      	beq.n	8002620 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80025ec:	6878      	ldr	r0, [r7, #4]
 80025ee:	4798      	blx	r3
 80025f0:	e016      	b.n	8002620 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d107      	bne.n	8002610 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f022 0208 	bic.w	r2, r2, #8
 800260e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002614:	2b00      	cmp	r3, #0
 8002616:	d003      	beq.n	8002620 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261c:	6878      	ldr	r0, [r7, #4]
 800261e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002624:	2220      	movs	r2, #32
 8002626:	409a      	lsls	r2, r3
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	4013      	ands	r3, r2
 800262c:	2b00      	cmp	r3, #0
 800262e:	f000 808e 	beq.w	800274e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f003 0310 	and.w	r3, r3, #16
 800263c:	2b00      	cmp	r3, #0
 800263e:	f000 8086 	beq.w	800274e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002646:	2220      	movs	r2, #32
 8002648:	409a      	lsls	r2, r3
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002654:	b2db      	uxtb	r3, r3
 8002656:	2b05      	cmp	r3, #5
 8002658:	d136      	bne.n	80026c8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f022 0216 	bic.w	r2, r2, #22
 8002668:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	695a      	ldr	r2, [r3, #20]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002678:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267e:	2b00      	cmp	r3, #0
 8002680:	d103      	bne.n	800268a <HAL_DMA_IRQHandler+0x1da>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002686:	2b00      	cmp	r3, #0
 8002688:	d007      	beq.n	800269a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f022 0208 	bic.w	r2, r2, #8
 8002698:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800269e:	223f      	movs	r2, #63	; 0x3f
 80026a0:	409a      	lsls	r2, r3
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2201      	movs	r2, #1
 80026aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2200      	movs	r2, #0
 80026b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d07d      	beq.n	80027ba <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	4798      	blx	r3
        }
        return;
 80026c6:	e078      	b.n	80027ba <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d01c      	beq.n	8002710 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d108      	bne.n	80026f6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d030      	beq.n	800274e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026f0:	6878      	ldr	r0, [r7, #4]
 80026f2:	4798      	blx	r3
 80026f4:	e02b      	b.n	800274e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d027      	beq.n	800274e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	4798      	blx	r3
 8002706:	e022      	b.n	800274e <HAL_DMA_IRQHandler+0x29e>
 8002708:	20000000 	.word	0x20000000
 800270c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800271a:	2b00      	cmp	r3, #0
 800271c:	d10f      	bne.n	800273e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f022 0210 	bic.w	r2, r2, #16
 800272c:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2201      	movs	r2, #1
 8002732:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2200      	movs	r2, #0
 800273a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002742:	2b00      	cmp	r3, #0
 8002744:	d003      	beq.n	800274e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002752:	2b00      	cmp	r3, #0
 8002754:	d032      	beq.n	80027bc <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800275a:	f003 0301 	and.w	r3, r3, #1
 800275e:	2b00      	cmp	r3, #0
 8002760:	d022      	beq.n	80027a8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2205      	movs	r2, #5
 8002766:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f022 0201 	bic.w	r2, r2, #1
 8002778:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	3301      	adds	r3, #1
 800277e:	60bb      	str	r3, [r7, #8]
 8002780:	697a      	ldr	r2, [r7, #20]
 8002782:	429a      	cmp	r2, r3
 8002784:	d307      	bcc.n	8002796 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 0301 	and.w	r3, r3, #1
 8002790:	2b00      	cmp	r3, #0
 8002792:	d1f2      	bne.n	800277a <HAL_DMA_IRQHandler+0x2ca>
 8002794:	e000      	b.n	8002798 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002796:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2201      	movs	r2, #1
 800279c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2200      	movs	r2, #0
 80027a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d005      	beq.n	80027bc <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027b4:	6878      	ldr	r0, [r7, #4]
 80027b6:	4798      	blx	r3
 80027b8:	e000      	b.n	80027bc <HAL_DMA_IRQHandler+0x30c>
        return;
 80027ba:	bf00      	nop
    }
  }
}
 80027bc:	3718      	adds	r7, #24
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop

080027c4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b085      	sub	sp, #20
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	60f8      	str	r0, [r7, #12]
 80027cc:	60b9      	str	r1, [r7, #8]
 80027ce:	607a      	str	r2, [r7, #4]
 80027d0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80027e0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	683a      	ldr	r2, [r7, #0]
 80027e8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	2b40      	cmp	r3, #64	; 0x40
 80027f0:	d108      	bne.n	8002804 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	68ba      	ldr	r2, [r7, #8]
 8002800:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002802:	e007      	b.n	8002814 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	68ba      	ldr	r2, [r7, #8]
 800280a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	687a      	ldr	r2, [r7, #4]
 8002812:	60da      	str	r2, [r3, #12]
}
 8002814:	bf00      	nop
 8002816:	3714      	adds	r7, #20
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr

08002820 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002820:	b480      	push	{r7}
 8002822:	b085      	sub	sp, #20
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	b2db      	uxtb	r3, r3
 800282e:	3b10      	subs	r3, #16
 8002830:	4a14      	ldr	r2, [pc, #80]	; (8002884 <DMA_CalcBaseAndBitshift+0x64>)
 8002832:	fba2 2303 	umull	r2, r3, r2, r3
 8002836:	091b      	lsrs	r3, r3, #4
 8002838:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800283a:	4a13      	ldr	r2, [pc, #76]	; (8002888 <DMA_CalcBaseAndBitshift+0x68>)
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	4413      	add	r3, r2
 8002840:	781b      	ldrb	r3, [r3, #0]
 8002842:	461a      	mov	r2, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2b03      	cmp	r3, #3
 800284c:	d909      	bls.n	8002862 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002856:	f023 0303 	bic.w	r3, r3, #3
 800285a:	1d1a      	adds	r2, r3, #4
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	659a      	str	r2, [r3, #88]	; 0x58
 8002860:	e007      	b.n	8002872 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800286a:	f023 0303 	bic.w	r3, r3, #3
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002876:	4618      	mov	r0, r3
 8002878:	3714      	adds	r7, #20
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr
 8002882:	bf00      	nop
 8002884:	aaaaaaab 	.word	0xaaaaaaab
 8002888:	08005d40 	.word	0x08005d40

0800288c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800288c:	b480      	push	{r7}
 800288e:	b085      	sub	sp, #20
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002894:	2300      	movs	r3, #0
 8002896:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800289c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	699b      	ldr	r3, [r3, #24]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d11f      	bne.n	80028e6 <DMA_CheckFifoParam+0x5a>
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	2b03      	cmp	r3, #3
 80028aa:	d856      	bhi.n	800295a <DMA_CheckFifoParam+0xce>
 80028ac:	a201      	add	r2, pc, #4	; (adr r2, 80028b4 <DMA_CheckFifoParam+0x28>)
 80028ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028b2:	bf00      	nop
 80028b4:	080028c5 	.word	0x080028c5
 80028b8:	080028d7 	.word	0x080028d7
 80028bc:	080028c5 	.word	0x080028c5
 80028c0:	0800295b 	.word	0x0800295b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d046      	beq.n	800295e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028d4:	e043      	b.n	800295e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028da:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80028de:	d140      	bne.n	8002962 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028e4:	e03d      	b.n	8002962 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	699b      	ldr	r3, [r3, #24]
 80028ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028ee:	d121      	bne.n	8002934 <DMA_CheckFifoParam+0xa8>
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	2b03      	cmp	r3, #3
 80028f4:	d837      	bhi.n	8002966 <DMA_CheckFifoParam+0xda>
 80028f6:	a201      	add	r2, pc, #4	; (adr r2, 80028fc <DMA_CheckFifoParam+0x70>)
 80028f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028fc:	0800290d 	.word	0x0800290d
 8002900:	08002913 	.word	0x08002913
 8002904:	0800290d 	.word	0x0800290d
 8002908:	08002925 	.word	0x08002925
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	73fb      	strb	r3, [r7, #15]
      break;
 8002910:	e030      	b.n	8002974 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002916:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800291a:	2b00      	cmp	r3, #0
 800291c:	d025      	beq.n	800296a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002922:	e022      	b.n	800296a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002928:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800292c:	d11f      	bne.n	800296e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002932:	e01c      	b.n	800296e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	2b02      	cmp	r3, #2
 8002938:	d903      	bls.n	8002942 <DMA_CheckFifoParam+0xb6>
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	2b03      	cmp	r3, #3
 800293e:	d003      	beq.n	8002948 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002940:	e018      	b.n	8002974 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	73fb      	strb	r3, [r7, #15]
      break;
 8002946:	e015      	b.n	8002974 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800294c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002950:	2b00      	cmp	r3, #0
 8002952:	d00e      	beq.n	8002972 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	73fb      	strb	r3, [r7, #15]
      break;
 8002958:	e00b      	b.n	8002972 <DMA_CheckFifoParam+0xe6>
      break;
 800295a:	bf00      	nop
 800295c:	e00a      	b.n	8002974 <DMA_CheckFifoParam+0xe8>
      break;
 800295e:	bf00      	nop
 8002960:	e008      	b.n	8002974 <DMA_CheckFifoParam+0xe8>
      break;
 8002962:	bf00      	nop
 8002964:	e006      	b.n	8002974 <DMA_CheckFifoParam+0xe8>
      break;
 8002966:	bf00      	nop
 8002968:	e004      	b.n	8002974 <DMA_CheckFifoParam+0xe8>
      break;
 800296a:	bf00      	nop
 800296c:	e002      	b.n	8002974 <DMA_CheckFifoParam+0xe8>
      break;   
 800296e:	bf00      	nop
 8002970:	e000      	b.n	8002974 <DMA_CheckFifoParam+0xe8>
      break;
 8002972:	bf00      	nop
    }
  } 
  
  return status; 
 8002974:	7bfb      	ldrb	r3, [r7, #15]
}
 8002976:	4618      	mov	r0, r3
 8002978:	3714      	adds	r7, #20
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop

08002984 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002984:	b480      	push	{r7}
 8002986:	b089      	sub	sp, #36	; 0x24
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800298e:	2300      	movs	r3, #0
 8002990:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002992:	2300      	movs	r3, #0
 8002994:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002996:	2300      	movs	r3, #0
 8002998:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800299a:	2300      	movs	r3, #0
 800299c:	61fb      	str	r3, [r7, #28]
 800299e:	e159      	b.n	8002c54 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80029a0:	2201      	movs	r2, #1
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	fa02 f303 	lsl.w	r3, r2, r3
 80029a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	697a      	ldr	r2, [r7, #20]
 80029b0:	4013      	ands	r3, r2
 80029b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80029b4:	693a      	ldr	r2, [r7, #16]
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	429a      	cmp	r2, r3
 80029ba:	f040 8148 	bne.w	8002c4e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	f003 0303 	and.w	r3, r3, #3
 80029c6:	2b01      	cmp	r3, #1
 80029c8:	d005      	beq.n	80029d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d130      	bne.n	8002a38 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80029dc:	69fb      	ldr	r3, [r7, #28]
 80029de:	005b      	lsls	r3, r3, #1
 80029e0:	2203      	movs	r2, #3
 80029e2:	fa02 f303 	lsl.w	r3, r2, r3
 80029e6:	43db      	mvns	r3, r3
 80029e8:	69ba      	ldr	r2, [r7, #24]
 80029ea:	4013      	ands	r3, r2
 80029ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	68da      	ldr	r2, [r3, #12]
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	005b      	lsls	r3, r3, #1
 80029f6:	fa02 f303 	lsl.w	r3, r2, r3
 80029fa:	69ba      	ldr	r2, [r7, #24]
 80029fc:	4313      	orrs	r3, r2
 80029fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	69ba      	ldr	r2, [r7, #24]
 8002a04:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	fa02 f303 	lsl.w	r3, r2, r3
 8002a14:	43db      	mvns	r3, r3
 8002a16:	69ba      	ldr	r2, [r7, #24]
 8002a18:	4013      	ands	r3, r2
 8002a1a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	091b      	lsrs	r3, r3, #4
 8002a22:	f003 0201 	and.w	r2, r3, #1
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2c:	69ba      	ldr	r2, [r7, #24]
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	69ba      	ldr	r2, [r7, #24]
 8002a36:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f003 0303 	and.w	r3, r3, #3
 8002a40:	2b03      	cmp	r3, #3
 8002a42:	d017      	beq.n	8002a74 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a4a:	69fb      	ldr	r3, [r7, #28]
 8002a4c:	005b      	lsls	r3, r3, #1
 8002a4e:	2203      	movs	r2, #3
 8002a50:	fa02 f303 	lsl.w	r3, r2, r3
 8002a54:	43db      	mvns	r3, r3
 8002a56:	69ba      	ldr	r2, [r7, #24]
 8002a58:	4013      	ands	r3, r2
 8002a5a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	689a      	ldr	r2, [r3, #8]
 8002a60:	69fb      	ldr	r3, [r7, #28]
 8002a62:	005b      	lsls	r3, r3, #1
 8002a64:	fa02 f303 	lsl.w	r3, r2, r3
 8002a68:	69ba      	ldr	r2, [r7, #24]
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	69ba      	ldr	r2, [r7, #24]
 8002a72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f003 0303 	and.w	r3, r3, #3
 8002a7c:	2b02      	cmp	r3, #2
 8002a7e:	d123      	bne.n	8002ac8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a80:	69fb      	ldr	r3, [r7, #28]
 8002a82:	08da      	lsrs	r2, r3, #3
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	3208      	adds	r2, #8
 8002a88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	f003 0307 	and.w	r3, r3, #7
 8002a94:	009b      	lsls	r3, r3, #2
 8002a96:	220f      	movs	r2, #15
 8002a98:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9c:	43db      	mvns	r3, r3
 8002a9e:	69ba      	ldr	r2, [r7, #24]
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	691a      	ldr	r2, [r3, #16]
 8002aa8:	69fb      	ldr	r3, [r7, #28]
 8002aaa:	f003 0307 	and.w	r3, r3, #7
 8002aae:	009b      	lsls	r3, r3, #2
 8002ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab4:	69ba      	ldr	r2, [r7, #24]
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002aba:	69fb      	ldr	r3, [r7, #28]
 8002abc:	08da      	lsrs	r2, r3, #3
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	3208      	adds	r2, #8
 8002ac2:	69b9      	ldr	r1, [r7, #24]
 8002ac4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ace:	69fb      	ldr	r3, [r7, #28]
 8002ad0:	005b      	lsls	r3, r3, #1
 8002ad2:	2203      	movs	r2, #3
 8002ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad8:	43db      	mvns	r3, r3
 8002ada:	69ba      	ldr	r2, [r7, #24]
 8002adc:	4013      	ands	r3, r2
 8002ade:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	f003 0203 	and.w	r2, r3, #3
 8002ae8:	69fb      	ldr	r3, [r7, #28]
 8002aea:	005b      	lsls	r3, r3, #1
 8002aec:	fa02 f303 	lsl.w	r3, r2, r3
 8002af0:	69ba      	ldr	r2, [r7, #24]
 8002af2:	4313      	orrs	r3, r2
 8002af4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	69ba      	ldr	r2, [r7, #24]
 8002afa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	f000 80a2 	beq.w	8002c4e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	60fb      	str	r3, [r7, #12]
 8002b0e:	4b57      	ldr	r3, [pc, #348]	; (8002c6c <HAL_GPIO_Init+0x2e8>)
 8002b10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b12:	4a56      	ldr	r2, [pc, #344]	; (8002c6c <HAL_GPIO_Init+0x2e8>)
 8002b14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b18:	6453      	str	r3, [r2, #68]	; 0x44
 8002b1a:	4b54      	ldr	r3, [pc, #336]	; (8002c6c <HAL_GPIO_Init+0x2e8>)
 8002b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b22:	60fb      	str	r3, [r7, #12]
 8002b24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b26:	4a52      	ldr	r2, [pc, #328]	; (8002c70 <HAL_GPIO_Init+0x2ec>)
 8002b28:	69fb      	ldr	r3, [r7, #28]
 8002b2a:	089b      	lsrs	r3, r3, #2
 8002b2c:	3302      	adds	r3, #2
 8002b2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	f003 0303 	and.w	r3, r3, #3
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	220f      	movs	r2, #15
 8002b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b42:	43db      	mvns	r3, r3
 8002b44:	69ba      	ldr	r2, [r7, #24]
 8002b46:	4013      	ands	r3, r2
 8002b48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	4a49      	ldr	r2, [pc, #292]	; (8002c74 <HAL_GPIO_Init+0x2f0>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d019      	beq.n	8002b86 <HAL_GPIO_Init+0x202>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	4a48      	ldr	r2, [pc, #288]	; (8002c78 <HAL_GPIO_Init+0x2f4>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d013      	beq.n	8002b82 <HAL_GPIO_Init+0x1fe>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	4a47      	ldr	r2, [pc, #284]	; (8002c7c <HAL_GPIO_Init+0x2f8>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d00d      	beq.n	8002b7e <HAL_GPIO_Init+0x1fa>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	4a46      	ldr	r2, [pc, #280]	; (8002c80 <HAL_GPIO_Init+0x2fc>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d007      	beq.n	8002b7a <HAL_GPIO_Init+0x1f6>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4a45      	ldr	r2, [pc, #276]	; (8002c84 <HAL_GPIO_Init+0x300>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d101      	bne.n	8002b76 <HAL_GPIO_Init+0x1f2>
 8002b72:	2304      	movs	r3, #4
 8002b74:	e008      	b.n	8002b88 <HAL_GPIO_Init+0x204>
 8002b76:	2307      	movs	r3, #7
 8002b78:	e006      	b.n	8002b88 <HAL_GPIO_Init+0x204>
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	e004      	b.n	8002b88 <HAL_GPIO_Init+0x204>
 8002b7e:	2302      	movs	r3, #2
 8002b80:	e002      	b.n	8002b88 <HAL_GPIO_Init+0x204>
 8002b82:	2301      	movs	r3, #1
 8002b84:	e000      	b.n	8002b88 <HAL_GPIO_Init+0x204>
 8002b86:	2300      	movs	r3, #0
 8002b88:	69fa      	ldr	r2, [r7, #28]
 8002b8a:	f002 0203 	and.w	r2, r2, #3
 8002b8e:	0092      	lsls	r2, r2, #2
 8002b90:	4093      	lsls	r3, r2
 8002b92:	69ba      	ldr	r2, [r7, #24]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b98:	4935      	ldr	r1, [pc, #212]	; (8002c70 <HAL_GPIO_Init+0x2ec>)
 8002b9a:	69fb      	ldr	r3, [r7, #28]
 8002b9c:	089b      	lsrs	r3, r3, #2
 8002b9e:	3302      	adds	r3, #2
 8002ba0:	69ba      	ldr	r2, [r7, #24]
 8002ba2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ba6:	4b38      	ldr	r3, [pc, #224]	; (8002c88 <HAL_GPIO_Init+0x304>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	43db      	mvns	r3, r3
 8002bb0:	69ba      	ldr	r2, [r7, #24]
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d003      	beq.n	8002bca <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002bc2:	69ba      	ldr	r2, [r7, #24]
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002bca:	4a2f      	ldr	r2, [pc, #188]	; (8002c88 <HAL_GPIO_Init+0x304>)
 8002bcc:	69bb      	ldr	r3, [r7, #24]
 8002bce:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002bd0:	4b2d      	ldr	r3, [pc, #180]	; (8002c88 <HAL_GPIO_Init+0x304>)
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	43db      	mvns	r3, r3
 8002bda:	69ba      	ldr	r2, [r7, #24]
 8002bdc:	4013      	ands	r3, r2
 8002bde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d003      	beq.n	8002bf4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002bec:	69ba      	ldr	r2, [r7, #24]
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002bf4:	4a24      	ldr	r2, [pc, #144]	; (8002c88 <HAL_GPIO_Init+0x304>)
 8002bf6:	69bb      	ldr	r3, [r7, #24]
 8002bf8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002bfa:	4b23      	ldr	r3, [pc, #140]	; (8002c88 <HAL_GPIO_Init+0x304>)
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	43db      	mvns	r3, r3
 8002c04:	69ba      	ldr	r2, [r7, #24]
 8002c06:	4013      	ands	r3, r2
 8002c08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d003      	beq.n	8002c1e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002c16:	69ba      	ldr	r2, [r7, #24]
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c1e:	4a1a      	ldr	r2, [pc, #104]	; (8002c88 <HAL_GPIO_Init+0x304>)
 8002c20:	69bb      	ldr	r3, [r7, #24]
 8002c22:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c24:	4b18      	ldr	r3, [pc, #96]	; (8002c88 <HAL_GPIO_Init+0x304>)
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	43db      	mvns	r3, r3
 8002c2e:	69ba      	ldr	r2, [r7, #24]
 8002c30:	4013      	ands	r3, r2
 8002c32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d003      	beq.n	8002c48 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002c40:	69ba      	ldr	r2, [r7, #24]
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	4313      	orrs	r3, r2
 8002c46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c48:	4a0f      	ldr	r2, [pc, #60]	; (8002c88 <HAL_GPIO_Init+0x304>)
 8002c4a:	69bb      	ldr	r3, [r7, #24]
 8002c4c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	3301      	adds	r3, #1
 8002c52:	61fb      	str	r3, [r7, #28]
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	2b0f      	cmp	r3, #15
 8002c58:	f67f aea2 	bls.w	80029a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c5c:	bf00      	nop
 8002c5e:	bf00      	nop
 8002c60:	3724      	adds	r7, #36	; 0x24
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr
 8002c6a:	bf00      	nop
 8002c6c:	40023800 	.word	0x40023800
 8002c70:	40013800 	.word	0x40013800
 8002c74:	40020000 	.word	0x40020000
 8002c78:	40020400 	.word	0x40020400
 8002c7c:	40020800 	.word	0x40020800
 8002c80:	40020c00 	.word	0x40020c00
 8002c84:	40021000 	.word	0x40021000
 8002c88:	40013c00 	.word	0x40013c00

08002c8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
 8002c94:	460b      	mov	r3, r1
 8002c96:	807b      	strh	r3, [r7, #2]
 8002c98:	4613      	mov	r3, r2
 8002c9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c9c:	787b      	ldrb	r3, [r7, #1]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d003      	beq.n	8002caa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ca2:	887a      	ldrh	r2, [r7, #2]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ca8:	e003      	b.n	8002cb2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002caa:	887b      	ldrh	r3, [r7, #2]
 8002cac:	041a      	lsls	r2, r3, #16
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	619a      	str	r2, [r3, #24]
}
 8002cb2:	bf00      	nop
 8002cb4:	370c      	adds	r7, #12
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr
	...

08002cc0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b086      	sub	sp, #24
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d101      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e264      	b.n	800319c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0301 	and.w	r3, r3, #1
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d075      	beq.n	8002dca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002cde:	4ba3      	ldr	r3, [pc, #652]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	f003 030c 	and.w	r3, r3, #12
 8002ce6:	2b04      	cmp	r3, #4
 8002ce8:	d00c      	beq.n	8002d04 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cea:	4ba0      	ldr	r3, [pc, #640]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002cf2:	2b08      	cmp	r3, #8
 8002cf4:	d112      	bne.n	8002d1c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cf6:	4b9d      	ldr	r3, [pc, #628]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cfe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d02:	d10b      	bne.n	8002d1c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d04:	4b99      	ldr	r3, [pc, #612]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d05b      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x108>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d157      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e23f      	b.n	800319c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d24:	d106      	bne.n	8002d34 <HAL_RCC_OscConfig+0x74>
 8002d26:	4b91      	ldr	r3, [pc, #580]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a90      	ldr	r2, [pc, #576]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002d2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d30:	6013      	str	r3, [r2, #0]
 8002d32:	e01d      	b.n	8002d70 <HAL_RCC_OscConfig+0xb0>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d3c:	d10c      	bne.n	8002d58 <HAL_RCC_OscConfig+0x98>
 8002d3e:	4b8b      	ldr	r3, [pc, #556]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a8a      	ldr	r2, [pc, #552]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002d44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d48:	6013      	str	r3, [r2, #0]
 8002d4a:	4b88      	ldr	r3, [pc, #544]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a87      	ldr	r2, [pc, #540]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002d50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d54:	6013      	str	r3, [r2, #0]
 8002d56:	e00b      	b.n	8002d70 <HAL_RCC_OscConfig+0xb0>
 8002d58:	4b84      	ldr	r3, [pc, #528]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a83      	ldr	r2, [pc, #524]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002d5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d62:	6013      	str	r3, [r2, #0]
 8002d64:	4b81      	ldr	r3, [pc, #516]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a80      	ldr	r2, [pc, #512]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002d6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d013      	beq.n	8002da0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d78:	f7ff f930 	bl	8001fdc <HAL_GetTick>
 8002d7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d7e:	e008      	b.n	8002d92 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d80:	f7ff f92c 	bl	8001fdc <HAL_GetTick>
 8002d84:	4602      	mov	r2, r0
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	2b64      	cmp	r3, #100	; 0x64
 8002d8c:	d901      	bls.n	8002d92 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d8e:	2303      	movs	r3, #3
 8002d90:	e204      	b.n	800319c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d92:	4b76      	ldr	r3, [pc, #472]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d0f0      	beq.n	8002d80 <HAL_RCC_OscConfig+0xc0>
 8002d9e:	e014      	b.n	8002dca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002da0:	f7ff f91c 	bl	8001fdc <HAL_GetTick>
 8002da4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002da6:	e008      	b.n	8002dba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002da8:	f7ff f918 	bl	8001fdc <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	2b64      	cmp	r3, #100	; 0x64
 8002db4:	d901      	bls.n	8002dba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e1f0      	b.n	800319c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dba:	4b6c      	ldr	r3, [pc, #432]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d1f0      	bne.n	8002da8 <HAL_RCC_OscConfig+0xe8>
 8002dc6:	e000      	b.n	8002dca <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 0302 	and.w	r3, r3, #2
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d063      	beq.n	8002e9e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002dd6:	4b65      	ldr	r3, [pc, #404]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	f003 030c 	and.w	r3, r3, #12
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d00b      	beq.n	8002dfa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002de2:	4b62      	ldr	r3, [pc, #392]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002dea:	2b08      	cmp	r3, #8
 8002dec:	d11c      	bne.n	8002e28 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002dee:	4b5f      	ldr	r3, [pc, #380]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d116      	bne.n	8002e28 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dfa:	4b5c      	ldr	r3, [pc, #368]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 0302 	and.w	r3, r3, #2
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d005      	beq.n	8002e12 <HAL_RCC_OscConfig+0x152>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	68db      	ldr	r3, [r3, #12]
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d001      	beq.n	8002e12 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e1c4      	b.n	800319c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e12:	4b56      	ldr	r3, [pc, #344]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	691b      	ldr	r3, [r3, #16]
 8002e1e:	00db      	lsls	r3, r3, #3
 8002e20:	4952      	ldr	r1, [pc, #328]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002e22:	4313      	orrs	r3, r2
 8002e24:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e26:	e03a      	b.n	8002e9e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d020      	beq.n	8002e72 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e30:	4b4f      	ldr	r3, [pc, #316]	; (8002f70 <HAL_RCC_OscConfig+0x2b0>)
 8002e32:	2201      	movs	r2, #1
 8002e34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e36:	f7ff f8d1 	bl	8001fdc <HAL_GetTick>
 8002e3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e3c:	e008      	b.n	8002e50 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e3e:	f7ff f8cd 	bl	8001fdc <HAL_GetTick>
 8002e42:	4602      	mov	r2, r0
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d901      	bls.n	8002e50 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	e1a5      	b.n	800319c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e50:	4b46      	ldr	r3, [pc, #280]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 0302 	and.w	r3, r3, #2
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d0f0      	beq.n	8002e3e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e5c:	4b43      	ldr	r3, [pc, #268]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	691b      	ldr	r3, [r3, #16]
 8002e68:	00db      	lsls	r3, r3, #3
 8002e6a:	4940      	ldr	r1, [pc, #256]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	600b      	str	r3, [r1, #0]
 8002e70:	e015      	b.n	8002e9e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e72:	4b3f      	ldr	r3, [pc, #252]	; (8002f70 <HAL_RCC_OscConfig+0x2b0>)
 8002e74:	2200      	movs	r2, #0
 8002e76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e78:	f7ff f8b0 	bl	8001fdc <HAL_GetTick>
 8002e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e7e:	e008      	b.n	8002e92 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e80:	f7ff f8ac 	bl	8001fdc <HAL_GetTick>
 8002e84:	4602      	mov	r2, r0
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	2b02      	cmp	r3, #2
 8002e8c:	d901      	bls.n	8002e92 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	e184      	b.n	800319c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e92:	4b36      	ldr	r3, [pc, #216]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0302 	and.w	r3, r3, #2
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d1f0      	bne.n	8002e80 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 0308 	and.w	r3, r3, #8
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d030      	beq.n	8002f0c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	695b      	ldr	r3, [r3, #20]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d016      	beq.n	8002ee0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002eb2:	4b30      	ldr	r3, [pc, #192]	; (8002f74 <HAL_RCC_OscConfig+0x2b4>)
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eb8:	f7ff f890 	bl	8001fdc <HAL_GetTick>
 8002ebc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ebe:	e008      	b.n	8002ed2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ec0:	f7ff f88c 	bl	8001fdc <HAL_GetTick>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	1ad3      	subs	r3, r2, r3
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d901      	bls.n	8002ed2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	e164      	b.n	800319c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ed2:	4b26      	ldr	r3, [pc, #152]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002ed4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ed6:	f003 0302 	and.w	r3, r3, #2
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d0f0      	beq.n	8002ec0 <HAL_RCC_OscConfig+0x200>
 8002ede:	e015      	b.n	8002f0c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ee0:	4b24      	ldr	r3, [pc, #144]	; (8002f74 <HAL_RCC_OscConfig+0x2b4>)
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ee6:	f7ff f879 	bl	8001fdc <HAL_GetTick>
 8002eea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002eec:	e008      	b.n	8002f00 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002eee:	f7ff f875 	bl	8001fdc <HAL_GetTick>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	1ad3      	subs	r3, r2, r3
 8002ef8:	2b02      	cmp	r3, #2
 8002efa:	d901      	bls.n	8002f00 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002efc:	2303      	movs	r3, #3
 8002efe:	e14d      	b.n	800319c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f00:	4b1a      	ldr	r3, [pc, #104]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002f02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f04:	f003 0302 	and.w	r3, r3, #2
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d1f0      	bne.n	8002eee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 0304 	and.w	r3, r3, #4
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	f000 80a0 	beq.w	800305a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f1e:	4b13      	ldr	r3, [pc, #76]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d10f      	bne.n	8002f4a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	60bb      	str	r3, [r7, #8]
 8002f2e:	4b0f      	ldr	r3, [pc, #60]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f32:	4a0e      	ldr	r2, [pc, #56]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002f34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f38:	6413      	str	r3, [r2, #64]	; 0x40
 8002f3a:	4b0c      	ldr	r3, [pc, #48]	; (8002f6c <HAL_RCC_OscConfig+0x2ac>)
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f42:	60bb      	str	r3, [r7, #8]
 8002f44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f46:	2301      	movs	r3, #1
 8002f48:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f4a:	4b0b      	ldr	r3, [pc, #44]	; (8002f78 <HAL_RCC_OscConfig+0x2b8>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d121      	bne.n	8002f9a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f56:	4b08      	ldr	r3, [pc, #32]	; (8002f78 <HAL_RCC_OscConfig+0x2b8>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a07      	ldr	r2, [pc, #28]	; (8002f78 <HAL_RCC_OscConfig+0x2b8>)
 8002f5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f62:	f7ff f83b 	bl	8001fdc <HAL_GetTick>
 8002f66:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f68:	e011      	b.n	8002f8e <HAL_RCC_OscConfig+0x2ce>
 8002f6a:	bf00      	nop
 8002f6c:	40023800 	.word	0x40023800
 8002f70:	42470000 	.word	0x42470000
 8002f74:	42470e80 	.word	0x42470e80
 8002f78:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f7c:	f7ff f82e 	bl	8001fdc <HAL_GetTick>
 8002f80:	4602      	mov	r2, r0
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	1ad3      	subs	r3, r2, r3
 8002f86:	2b02      	cmp	r3, #2
 8002f88:	d901      	bls.n	8002f8e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e106      	b.n	800319c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f8e:	4b85      	ldr	r3, [pc, #532]	; (80031a4 <HAL_RCC_OscConfig+0x4e4>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d0f0      	beq.n	8002f7c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	2b01      	cmp	r3, #1
 8002fa0:	d106      	bne.n	8002fb0 <HAL_RCC_OscConfig+0x2f0>
 8002fa2:	4b81      	ldr	r3, [pc, #516]	; (80031a8 <HAL_RCC_OscConfig+0x4e8>)
 8002fa4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fa6:	4a80      	ldr	r2, [pc, #512]	; (80031a8 <HAL_RCC_OscConfig+0x4e8>)
 8002fa8:	f043 0301 	orr.w	r3, r3, #1
 8002fac:	6713      	str	r3, [r2, #112]	; 0x70
 8002fae:	e01c      	b.n	8002fea <HAL_RCC_OscConfig+0x32a>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	2b05      	cmp	r3, #5
 8002fb6:	d10c      	bne.n	8002fd2 <HAL_RCC_OscConfig+0x312>
 8002fb8:	4b7b      	ldr	r3, [pc, #492]	; (80031a8 <HAL_RCC_OscConfig+0x4e8>)
 8002fba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fbc:	4a7a      	ldr	r2, [pc, #488]	; (80031a8 <HAL_RCC_OscConfig+0x4e8>)
 8002fbe:	f043 0304 	orr.w	r3, r3, #4
 8002fc2:	6713      	str	r3, [r2, #112]	; 0x70
 8002fc4:	4b78      	ldr	r3, [pc, #480]	; (80031a8 <HAL_RCC_OscConfig+0x4e8>)
 8002fc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fc8:	4a77      	ldr	r2, [pc, #476]	; (80031a8 <HAL_RCC_OscConfig+0x4e8>)
 8002fca:	f043 0301 	orr.w	r3, r3, #1
 8002fce:	6713      	str	r3, [r2, #112]	; 0x70
 8002fd0:	e00b      	b.n	8002fea <HAL_RCC_OscConfig+0x32a>
 8002fd2:	4b75      	ldr	r3, [pc, #468]	; (80031a8 <HAL_RCC_OscConfig+0x4e8>)
 8002fd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fd6:	4a74      	ldr	r2, [pc, #464]	; (80031a8 <HAL_RCC_OscConfig+0x4e8>)
 8002fd8:	f023 0301 	bic.w	r3, r3, #1
 8002fdc:	6713      	str	r3, [r2, #112]	; 0x70
 8002fde:	4b72      	ldr	r3, [pc, #456]	; (80031a8 <HAL_RCC_OscConfig+0x4e8>)
 8002fe0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fe2:	4a71      	ldr	r2, [pc, #452]	; (80031a8 <HAL_RCC_OscConfig+0x4e8>)
 8002fe4:	f023 0304 	bic.w	r3, r3, #4
 8002fe8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d015      	beq.n	800301e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ff2:	f7fe fff3 	bl	8001fdc <HAL_GetTick>
 8002ff6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ff8:	e00a      	b.n	8003010 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ffa:	f7fe ffef 	bl	8001fdc <HAL_GetTick>
 8002ffe:	4602      	mov	r2, r0
 8003000:	693b      	ldr	r3, [r7, #16]
 8003002:	1ad3      	subs	r3, r2, r3
 8003004:	f241 3288 	movw	r2, #5000	; 0x1388
 8003008:	4293      	cmp	r3, r2
 800300a:	d901      	bls.n	8003010 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800300c:	2303      	movs	r3, #3
 800300e:	e0c5      	b.n	800319c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003010:	4b65      	ldr	r3, [pc, #404]	; (80031a8 <HAL_RCC_OscConfig+0x4e8>)
 8003012:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003014:	f003 0302 	and.w	r3, r3, #2
 8003018:	2b00      	cmp	r3, #0
 800301a:	d0ee      	beq.n	8002ffa <HAL_RCC_OscConfig+0x33a>
 800301c:	e014      	b.n	8003048 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800301e:	f7fe ffdd 	bl	8001fdc <HAL_GetTick>
 8003022:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003024:	e00a      	b.n	800303c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003026:	f7fe ffd9 	bl	8001fdc <HAL_GetTick>
 800302a:	4602      	mov	r2, r0
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	1ad3      	subs	r3, r2, r3
 8003030:	f241 3288 	movw	r2, #5000	; 0x1388
 8003034:	4293      	cmp	r3, r2
 8003036:	d901      	bls.n	800303c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003038:	2303      	movs	r3, #3
 800303a:	e0af      	b.n	800319c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800303c:	4b5a      	ldr	r3, [pc, #360]	; (80031a8 <HAL_RCC_OscConfig+0x4e8>)
 800303e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003040:	f003 0302 	and.w	r3, r3, #2
 8003044:	2b00      	cmp	r3, #0
 8003046:	d1ee      	bne.n	8003026 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003048:	7dfb      	ldrb	r3, [r7, #23]
 800304a:	2b01      	cmp	r3, #1
 800304c:	d105      	bne.n	800305a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800304e:	4b56      	ldr	r3, [pc, #344]	; (80031a8 <HAL_RCC_OscConfig+0x4e8>)
 8003050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003052:	4a55      	ldr	r2, [pc, #340]	; (80031a8 <HAL_RCC_OscConfig+0x4e8>)
 8003054:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003058:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	699b      	ldr	r3, [r3, #24]
 800305e:	2b00      	cmp	r3, #0
 8003060:	f000 809b 	beq.w	800319a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003064:	4b50      	ldr	r3, [pc, #320]	; (80031a8 <HAL_RCC_OscConfig+0x4e8>)
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	f003 030c 	and.w	r3, r3, #12
 800306c:	2b08      	cmp	r3, #8
 800306e:	d05c      	beq.n	800312a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	699b      	ldr	r3, [r3, #24]
 8003074:	2b02      	cmp	r3, #2
 8003076:	d141      	bne.n	80030fc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003078:	4b4c      	ldr	r3, [pc, #304]	; (80031ac <HAL_RCC_OscConfig+0x4ec>)
 800307a:	2200      	movs	r2, #0
 800307c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800307e:	f7fe ffad 	bl	8001fdc <HAL_GetTick>
 8003082:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003084:	e008      	b.n	8003098 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003086:	f7fe ffa9 	bl	8001fdc <HAL_GetTick>
 800308a:	4602      	mov	r2, r0
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	1ad3      	subs	r3, r2, r3
 8003090:	2b02      	cmp	r3, #2
 8003092:	d901      	bls.n	8003098 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003094:	2303      	movs	r3, #3
 8003096:	e081      	b.n	800319c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003098:	4b43      	ldr	r3, [pc, #268]	; (80031a8 <HAL_RCC_OscConfig+0x4e8>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d1f0      	bne.n	8003086 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	69da      	ldr	r2, [r3, #28]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6a1b      	ldr	r3, [r3, #32]
 80030ac:	431a      	orrs	r2, r3
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b2:	019b      	lsls	r3, r3, #6
 80030b4:	431a      	orrs	r2, r3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ba:	085b      	lsrs	r3, r3, #1
 80030bc:	3b01      	subs	r3, #1
 80030be:	041b      	lsls	r3, r3, #16
 80030c0:	431a      	orrs	r2, r3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030c6:	061b      	lsls	r3, r3, #24
 80030c8:	4937      	ldr	r1, [pc, #220]	; (80031a8 <HAL_RCC_OscConfig+0x4e8>)
 80030ca:	4313      	orrs	r3, r2
 80030cc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030ce:	4b37      	ldr	r3, [pc, #220]	; (80031ac <HAL_RCC_OscConfig+0x4ec>)
 80030d0:	2201      	movs	r2, #1
 80030d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030d4:	f7fe ff82 	bl	8001fdc <HAL_GetTick>
 80030d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030da:	e008      	b.n	80030ee <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030dc:	f7fe ff7e 	bl	8001fdc <HAL_GetTick>
 80030e0:	4602      	mov	r2, r0
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	2b02      	cmp	r3, #2
 80030e8:	d901      	bls.n	80030ee <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80030ea:	2303      	movs	r3, #3
 80030ec:	e056      	b.n	800319c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030ee:	4b2e      	ldr	r3, [pc, #184]	; (80031a8 <HAL_RCC_OscConfig+0x4e8>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d0f0      	beq.n	80030dc <HAL_RCC_OscConfig+0x41c>
 80030fa:	e04e      	b.n	800319a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030fc:	4b2b      	ldr	r3, [pc, #172]	; (80031ac <HAL_RCC_OscConfig+0x4ec>)
 80030fe:	2200      	movs	r2, #0
 8003100:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003102:	f7fe ff6b 	bl	8001fdc <HAL_GetTick>
 8003106:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003108:	e008      	b.n	800311c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800310a:	f7fe ff67 	bl	8001fdc <HAL_GetTick>
 800310e:	4602      	mov	r2, r0
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	1ad3      	subs	r3, r2, r3
 8003114:	2b02      	cmp	r3, #2
 8003116:	d901      	bls.n	800311c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003118:	2303      	movs	r3, #3
 800311a:	e03f      	b.n	800319c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800311c:	4b22      	ldr	r3, [pc, #136]	; (80031a8 <HAL_RCC_OscConfig+0x4e8>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003124:	2b00      	cmp	r3, #0
 8003126:	d1f0      	bne.n	800310a <HAL_RCC_OscConfig+0x44a>
 8003128:	e037      	b.n	800319a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	699b      	ldr	r3, [r3, #24]
 800312e:	2b01      	cmp	r3, #1
 8003130:	d101      	bne.n	8003136 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e032      	b.n	800319c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003136:	4b1c      	ldr	r3, [pc, #112]	; (80031a8 <HAL_RCC_OscConfig+0x4e8>)
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	699b      	ldr	r3, [r3, #24]
 8003140:	2b01      	cmp	r3, #1
 8003142:	d028      	beq.n	8003196 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800314e:	429a      	cmp	r2, r3
 8003150:	d121      	bne.n	8003196 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800315c:	429a      	cmp	r2, r3
 800315e:	d11a      	bne.n	8003196 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003160:	68fa      	ldr	r2, [r7, #12]
 8003162:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003166:	4013      	ands	r3, r2
 8003168:	687a      	ldr	r2, [r7, #4]
 800316a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800316c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800316e:	4293      	cmp	r3, r2
 8003170:	d111      	bne.n	8003196 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800317c:	085b      	lsrs	r3, r3, #1
 800317e:	3b01      	subs	r3, #1
 8003180:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003182:	429a      	cmp	r2, r3
 8003184:	d107      	bne.n	8003196 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003190:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003192:	429a      	cmp	r2, r3
 8003194:	d001      	beq.n	800319a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e000      	b.n	800319c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800319a:	2300      	movs	r3, #0
}
 800319c:	4618      	mov	r0, r3
 800319e:	3718      	adds	r7, #24
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}
 80031a4:	40007000 	.word	0x40007000
 80031a8:	40023800 	.word	0x40023800
 80031ac:	42470060 	.word	0x42470060

080031b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b084      	sub	sp, #16
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d101      	bne.n	80031c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	e0cc      	b.n	800335e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031c4:	4b68      	ldr	r3, [pc, #416]	; (8003368 <HAL_RCC_ClockConfig+0x1b8>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 0307 	and.w	r3, r3, #7
 80031cc:	683a      	ldr	r2, [r7, #0]
 80031ce:	429a      	cmp	r2, r3
 80031d0:	d90c      	bls.n	80031ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031d2:	4b65      	ldr	r3, [pc, #404]	; (8003368 <HAL_RCC_ClockConfig+0x1b8>)
 80031d4:	683a      	ldr	r2, [r7, #0]
 80031d6:	b2d2      	uxtb	r2, r2
 80031d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031da:	4b63      	ldr	r3, [pc, #396]	; (8003368 <HAL_RCC_ClockConfig+0x1b8>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 0307 	and.w	r3, r3, #7
 80031e2:	683a      	ldr	r2, [r7, #0]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d001      	beq.n	80031ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	e0b8      	b.n	800335e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0302 	and.w	r3, r3, #2
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d020      	beq.n	800323a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 0304 	and.w	r3, r3, #4
 8003200:	2b00      	cmp	r3, #0
 8003202:	d005      	beq.n	8003210 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003204:	4b59      	ldr	r3, [pc, #356]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	4a58      	ldr	r2, [pc, #352]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 800320a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800320e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f003 0308 	and.w	r3, r3, #8
 8003218:	2b00      	cmp	r3, #0
 800321a:	d005      	beq.n	8003228 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800321c:	4b53      	ldr	r3, [pc, #332]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	4a52      	ldr	r2, [pc, #328]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003222:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003226:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003228:	4b50      	ldr	r3, [pc, #320]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	494d      	ldr	r1, [pc, #308]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003236:	4313      	orrs	r3, r2
 8003238:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f003 0301 	and.w	r3, r3, #1
 8003242:	2b00      	cmp	r3, #0
 8003244:	d044      	beq.n	80032d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	2b01      	cmp	r3, #1
 800324c:	d107      	bne.n	800325e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800324e:	4b47      	ldr	r3, [pc, #284]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003256:	2b00      	cmp	r3, #0
 8003258:	d119      	bne.n	800328e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e07f      	b.n	800335e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	2b02      	cmp	r3, #2
 8003264:	d003      	beq.n	800326e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800326a:	2b03      	cmp	r3, #3
 800326c:	d107      	bne.n	800327e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800326e:	4b3f      	ldr	r3, [pc, #252]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003276:	2b00      	cmp	r3, #0
 8003278:	d109      	bne.n	800328e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e06f      	b.n	800335e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800327e:	4b3b      	ldr	r3, [pc, #236]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 0302 	and.w	r3, r3, #2
 8003286:	2b00      	cmp	r3, #0
 8003288:	d101      	bne.n	800328e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e067      	b.n	800335e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800328e:	4b37      	ldr	r3, [pc, #220]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	f023 0203 	bic.w	r2, r3, #3
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	4934      	ldr	r1, [pc, #208]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 800329c:	4313      	orrs	r3, r2
 800329e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032a0:	f7fe fe9c 	bl	8001fdc <HAL_GetTick>
 80032a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032a6:	e00a      	b.n	80032be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032a8:	f7fe fe98 	bl	8001fdc <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d901      	bls.n	80032be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	e04f      	b.n	800335e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032be:	4b2b      	ldr	r3, [pc, #172]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	f003 020c 	and.w	r2, r3, #12
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d1eb      	bne.n	80032a8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032d0:	4b25      	ldr	r3, [pc, #148]	; (8003368 <HAL_RCC_ClockConfig+0x1b8>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 0307 	and.w	r3, r3, #7
 80032d8:	683a      	ldr	r2, [r7, #0]
 80032da:	429a      	cmp	r2, r3
 80032dc:	d20c      	bcs.n	80032f8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032de:	4b22      	ldr	r3, [pc, #136]	; (8003368 <HAL_RCC_ClockConfig+0x1b8>)
 80032e0:	683a      	ldr	r2, [r7, #0]
 80032e2:	b2d2      	uxtb	r2, r2
 80032e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032e6:	4b20      	ldr	r3, [pc, #128]	; (8003368 <HAL_RCC_ClockConfig+0x1b8>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0307 	and.w	r3, r3, #7
 80032ee:	683a      	ldr	r2, [r7, #0]
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d001      	beq.n	80032f8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	e032      	b.n	800335e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f003 0304 	and.w	r3, r3, #4
 8003300:	2b00      	cmp	r3, #0
 8003302:	d008      	beq.n	8003316 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003304:	4b19      	ldr	r3, [pc, #100]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	4916      	ldr	r1, [pc, #88]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003312:	4313      	orrs	r3, r2
 8003314:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 0308 	and.w	r3, r3, #8
 800331e:	2b00      	cmp	r3, #0
 8003320:	d009      	beq.n	8003336 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003322:	4b12      	ldr	r3, [pc, #72]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	691b      	ldr	r3, [r3, #16]
 800332e:	00db      	lsls	r3, r3, #3
 8003330:	490e      	ldr	r1, [pc, #56]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003332:	4313      	orrs	r3, r2
 8003334:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003336:	f000 f821 	bl	800337c <HAL_RCC_GetSysClockFreq>
 800333a:	4602      	mov	r2, r0
 800333c:	4b0b      	ldr	r3, [pc, #44]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	091b      	lsrs	r3, r3, #4
 8003342:	f003 030f 	and.w	r3, r3, #15
 8003346:	490a      	ldr	r1, [pc, #40]	; (8003370 <HAL_RCC_ClockConfig+0x1c0>)
 8003348:	5ccb      	ldrb	r3, [r1, r3]
 800334a:	fa22 f303 	lsr.w	r3, r2, r3
 800334e:	4a09      	ldr	r2, [pc, #36]	; (8003374 <HAL_RCC_ClockConfig+0x1c4>)
 8003350:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003352:	4b09      	ldr	r3, [pc, #36]	; (8003378 <HAL_RCC_ClockConfig+0x1c8>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4618      	mov	r0, r3
 8003358:	f7fe fdfc 	bl	8001f54 <HAL_InitTick>

  return HAL_OK;
 800335c:	2300      	movs	r3, #0
}
 800335e:	4618      	mov	r0, r3
 8003360:	3710      	adds	r7, #16
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	40023c00 	.word	0x40023c00
 800336c:	40023800 	.word	0x40023800
 8003370:	08005d28 	.word	0x08005d28
 8003374:	20000000 	.word	0x20000000
 8003378:	20000004 	.word	0x20000004

0800337c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800337c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003380:	b084      	sub	sp, #16
 8003382:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003384:	2300      	movs	r3, #0
 8003386:	607b      	str	r3, [r7, #4]
 8003388:	2300      	movs	r3, #0
 800338a:	60fb      	str	r3, [r7, #12]
 800338c:	2300      	movs	r3, #0
 800338e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003390:	2300      	movs	r3, #0
 8003392:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003394:	4b67      	ldr	r3, [pc, #412]	; (8003534 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	f003 030c 	and.w	r3, r3, #12
 800339c:	2b08      	cmp	r3, #8
 800339e:	d00d      	beq.n	80033bc <HAL_RCC_GetSysClockFreq+0x40>
 80033a0:	2b08      	cmp	r3, #8
 80033a2:	f200 80bd 	bhi.w	8003520 <HAL_RCC_GetSysClockFreq+0x1a4>
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d002      	beq.n	80033b0 <HAL_RCC_GetSysClockFreq+0x34>
 80033aa:	2b04      	cmp	r3, #4
 80033ac:	d003      	beq.n	80033b6 <HAL_RCC_GetSysClockFreq+0x3a>
 80033ae:	e0b7      	b.n	8003520 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80033b0:	4b61      	ldr	r3, [pc, #388]	; (8003538 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80033b2:	60bb      	str	r3, [r7, #8]
       break;
 80033b4:	e0b7      	b.n	8003526 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80033b6:	4b61      	ldr	r3, [pc, #388]	; (800353c <HAL_RCC_GetSysClockFreq+0x1c0>)
 80033b8:	60bb      	str	r3, [r7, #8]
      break;
 80033ba:	e0b4      	b.n	8003526 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033bc:	4b5d      	ldr	r3, [pc, #372]	; (8003534 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80033c4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033c6:	4b5b      	ldr	r3, [pc, #364]	; (8003534 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d04d      	beq.n	800346e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033d2:	4b58      	ldr	r3, [pc, #352]	; (8003534 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	099b      	lsrs	r3, r3, #6
 80033d8:	461a      	mov	r2, r3
 80033da:	f04f 0300 	mov.w	r3, #0
 80033de:	f240 10ff 	movw	r0, #511	; 0x1ff
 80033e2:	f04f 0100 	mov.w	r1, #0
 80033e6:	ea02 0800 	and.w	r8, r2, r0
 80033ea:	ea03 0901 	and.w	r9, r3, r1
 80033ee:	4640      	mov	r0, r8
 80033f0:	4649      	mov	r1, r9
 80033f2:	f04f 0200 	mov.w	r2, #0
 80033f6:	f04f 0300 	mov.w	r3, #0
 80033fa:	014b      	lsls	r3, r1, #5
 80033fc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003400:	0142      	lsls	r2, r0, #5
 8003402:	4610      	mov	r0, r2
 8003404:	4619      	mov	r1, r3
 8003406:	ebb0 0008 	subs.w	r0, r0, r8
 800340a:	eb61 0109 	sbc.w	r1, r1, r9
 800340e:	f04f 0200 	mov.w	r2, #0
 8003412:	f04f 0300 	mov.w	r3, #0
 8003416:	018b      	lsls	r3, r1, #6
 8003418:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800341c:	0182      	lsls	r2, r0, #6
 800341e:	1a12      	subs	r2, r2, r0
 8003420:	eb63 0301 	sbc.w	r3, r3, r1
 8003424:	f04f 0000 	mov.w	r0, #0
 8003428:	f04f 0100 	mov.w	r1, #0
 800342c:	00d9      	lsls	r1, r3, #3
 800342e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003432:	00d0      	lsls	r0, r2, #3
 8003434:	4602      	mov	r2, r0
 8003436:	460b      	mov	r3, r1
 8003438:	eb12 0208 	adds.w	r2, r2, r8
 800343c:	eb43 0309 	adc.w	r3, r3, r9
 8003440:	f04f 0000 	mov.w	r0, #0
 8003444:	f04f 0100 	mov.w	r1, #0
 8003448:	0259      	lsls	r1, r3, #9
 800344a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800344e:	0250      	lsls	r0, r2, #9
 8003450:	4602      	mov	r2, r0
 8003452:	460b      	mov	r3, r1
 8003454:	4610      	mov	r0, r2
 8003456:	4619      	mov	r1, r3
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	461a      	mov	r2, r3
 800345c:	f04f 0300 	mov.w	r3, #0
 8003460:	f7fd fba8 	bl	8000bb4 <__aeabi_uldivmod>
 8003464:	4602      	mov	r2, r0
 8003466:	460b      	mov	r3, r1
 8003468:	4613      	mov	r3, r2
 800346a:	60fb      	str	r3, [r7, #12]
 800346c:	e04a      	b.n	8003504 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800346e:	4b31      	ldr	r3, [pc, #196]	; (8003534 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	099b      	lsrs	r3, r3, #6
 8003474:	461a      	mov	r2, r3
 8003476:	f04f 0300 	mov.w	r3, #0
 800347a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800347e:	f04f 0100 	mov.w	r1, #0
 8003482:	ea02 0400 	and.w	r4, r2, r0
 8003486:	ea03 0501 	and.w	r5, r3, r1
 800348a:	4620      	mov	r0, r4
 800348c:	4629      	mov	r1, r5
 800348e:	f04f 0200 	mov.w	r2, #0
 8003492:	f04f 0300 	mov.w	r3, #0
 8003496:	014b      	lsls	r3, r1, #5
 8003498:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800349c:	0142      	lsls	r2, r0, #5
 800349e:	4610      	mov	r0, r2
 80034a0:	4619      	mov	r1, r3
 80034a2:	1b00      	subs	r0, r0, r4
 80034a4:	eb61 0105 	sbc.w	r1, r1, r5
 80034a8:	f04f 0200 	mov.w	r2, #0
 80034ac:	f04f 0300 	mov.w	r3, #0
 80034b0:	018b      	lsls	r3, r1, #6
 80034b2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80034b6:	0182      	lsls	r2, r0, #6
 80034b8:	1a12      	subs	r2, r2, r0
 80034ba:	eb63 0301 	sbc.w	r3, r3, r1
 80034be:	f04f 0000 	mov.w	r0, #0
 80034c2:	f04f 0100 	mov.w	r1, #0
 80034c6:	00d9      	lsls	r1, r3, #3
 80034c8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80034cc:	00d0      	lsls	r0, r2, #3
 80034ce:	4602      	mov	r2, r0
 80034d0:	460b      	mov	r3, r1
 80034d2:	1912      	adds	r2, r2, r4
 80034d4:	eb45 0303 	adc.w	r3, r5, r3
 80034d8:	f04f 0000 	mov.w	r0, #0
 80034dc:	f04f 0100 	mov.w	r1, #0
 80034e0:	0299      	lsls	r1, r3, #10
 80034e2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80034e6:	0290      	lsls	r0, r2, #10
 80034e8:	4602      	mov	r2, r0
 80034ea:	460b      	mov	r3, r1
 80034ec:	4610      	mov	r0, r2
 80034ee:	4619      	mov	r1, r3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	461a      	mov	r2, r3
 80034f4:	f04f 0300 	mov.w	r3, #0
 80034f8:	f7fd fb5c 	bl	8000bb4 <__aeabi_uldivmod>
 80034fc:	4602      	mov	r2, r0
 80034fe:	460b      	mov	r3, r1
 8003500:	4613      	mov	r3, r2
 8003502:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003504:	4b0b      	ldr	r3, [pc, #44]	; (8003534 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	0c1b      	lsrs	r3, r3, #16
 800350a:	f003 0303 	and.w	r3, r3, #3
 800350e:	3301      	adds	r3, #1
 8003510:	005b      	lsls	r3, r3, #1
 8003512:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003514:	68fa      	ldr	r2, [r7, #12]
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	fbb2 f3f3 	udiv	r3, r2, r3
 800351c:	60bb      	str	r3, [r7, #8]
      break;
 800351e:	e002      	b.n	8003526 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003520:	4b05      	ldr	r3, [pc, #20]	; (8003538 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003522:	60bb      	str	r3, [r7, #8]
      break;
 8003524:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003526:	68bb      	ldr	r3, [r7, #8]
}
 8003528:	4618      	mov	r0, r3
 800352a:	3710      	adds	r7, #16
 800352c:	46bd      	mov	sp, r7
 800352e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003532:	bf00      	nop
 8003534:	40023800 	.word	0x40023800
 8003538:	00f42400 	.word	0x00f42400
 800353c:	007a1200 	.word	0x007a1200

08003540 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003540:	b480      	push	{r7}
 8003542:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003544:	4b03      	ldr	r3, [pc, #12]	; (8003554 <HAL_RCC_GetHCLKFreq+0x14>)
 8003546:	681b      	ldr	r3, [r3, #0]
}
 8003548:	4618      	mov	r0, r3
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
 8003554:	20000000 	.word	0x20000000

08003558 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800355c:	f7ff fff0 	bl	8003540 <HAL_RCC_GetHCLKFreq>
 8003560:	4602      	mov	r2, r0
 8003562:	4b05      	ldr	r3, [pc, #20]	; (8003578 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	0a9b      	lsrs	r3, r3, #10
 8003568:	f003 0307 	and.w	r3, r3, #7
 800356c:	4903      	ldr	r1, [pc, #12]	; (800357c <HAL_RCC_GetPCLK1Freq+0x24>)
 800356e:	5ccb      	ldrb	r3, [r1, r3]
 8003570:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003574:	4618      	mov	r0, r3
 8003576:	bd80      	pop	{r7, pc}
 8003578:	40023800 	.word	0x40023800
 800357c:	08005d38 	.word	0x08005d38

08003580 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003584:	f7ff ffdc 	bl	8003540 <HAL_RCC_GetHCLKFreq>
 8003588:	4602      	mov	r2, r0
 800358a:	4b05      	ldr	r3, [pc, #20]	; (80035a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	0b5b      	lsrs	r3, r3, #13
 8003590:	f003 0307 	and.w	r3, r3, #7
 8003594:	4903      	ldr	r1, [pc, #12]	; (80035a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003596:	5ccb      	ldrb	r3, [r1, r3]
 8003598:	fa22 f303 	lsr.w	r3, r2, r3
}
 800359c:	4618      	mov	r0, r3
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	40023800 	.word	0x40023800
 80035a4:	08005d38 	.word	0x08005d38

080035a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b082      	sub	sp, #8
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d101      	bne.n	80035ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e041      	b.n	800363e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d106      	bne.n	80035d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2200      	movs	r2, #0
 80035ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f7fe fb56 	bl	8001c80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2202      	movs	r2, #2
 80035d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	3304      	adds	r3, #4
 80035e4:	4619      	mov	r1, r3
 80035e6:	4610      	mov	r0, r2
 80035e8:	f000 fd60 	bl	80040ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2201      	movs	r2, #1
 80035f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2201      	movs	r2, #1
 80035f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2201      	movs	r2, #1
 8003600:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2201      	movs	r2, #1
 8003608:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2201      	movs	r2, #1
 8003610:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2201      	movs	r2, #1
 8003618:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2201      	movs	r2, #1
 8003620:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2201      	movs	r2, #1
 8003628:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2201      	movs	r2, #1
 8003630:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2201      	movs	r2, #1
 8003638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800363c:	2300      	movs	r3, #0
}
 800363e:	4618      	mov	r0, r3
 8003640:	3708      	adds	r7, #8
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}

08003646 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003646:	b580      	push	{r7, lr}
 8003648:	b082      	sub	sp, #8
 800364a:	af00      	add	r7, sp, #0
 800364c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d101      	bne.n	8003658 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	e041      	b.n	80036dc <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800365e:	b2db      	uxtb	r3, r3
 8003660:	2b00      	cmp	r3, #0
 8003662:	d106      	bne.n	8003672 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800366c:	6878      	ldr	r0, [r7, #4]
 800366e:	f000 f839 	bl	80036e4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2202      	movs	r2, #2
 8003676:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	3304      	adds	r3, #4
 8003682:	4619      	mov	r1, r3
 8003684:	4610      	mov	r0, r2
 8003686:	f000 fd11 	bl	80040ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2201      	movs	r2, #1
 800368e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2201      	movs	r2, #1
 8003696:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2201      	movs	r2, #1
 800369e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2201      	movs	r2, #1
 80036a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2201      	movs	r2, #1
 80036ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2201      	movs	r2, #1
 80036b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2201      	movs	r2, #1
 80036be:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2201      	movs	r2, #1
 80036c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2201      	movs	r2, #1
 80036ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2201      	movs	r2, #1
 80036d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80036da:	2300      	movs	r3, #0
}
 80036dc:	4618      	mov	r0, r3
 80036de:	3708      	adds	r7, #8
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}

080036e4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80036ec:	bf00      	nop
 80036ee:	370c      	adds	r7, #12
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr

080036f8 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b086      	sub	sp, #24
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	60f8      	str	r0, [r7, #12]
 8003700:	60b9      	str	r1, [r7, #8]
 8003702:	607a      	str	r2, [r7, #4]
 8003704:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8003706:	2300      	movs	r3, #0
 8003708:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d109      	bne.n	8003724 <HAL_TIM_PWM_Start_DMA+0x2c>
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003716:	b2db      	uxtb	r3, r3
 8003718:	2b02      	cmp	r3, #2
 800371a:	bf0c      	ite	eq
 800371c:	2301      	moveq	r3, #1
 800371e:	2300      	movne	r3, #0
 8003720:	b2db      	uxtb	r3, r3
 8003722:	e022      	b.n	800376a <HAL_TIM_PWM_Start_DMA+0x72>
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	2b04      	cmp	r3, #4
 8003728:	d109      	bne.n	800373e <HAL_TIM_PWM_Start_DMA+0x46>
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003730:	b2db      	uxtb	r3, r3
 8003732:	2b02      	cmp	r3, #2
 8003734:	bf0c      	ite	eq
 8003736:	2301      	moveq	r3, #1
 8003738:	2300      	movne	r3, #0
 800373a:	b2db      	uxtb	r3, r3
 800373c:	e015      	b.n	800376a <HAL_TIM_PWM_Start_DMA+0x72>
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	2b08      	cmp	r3, #8
 8003742:	d109      	bne.n	8003758 <HAL_TIM_PWM_Start_DMA+0x60>
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800374a:	b2db      	uxtb	r3, r3
 800374c:	2b02      	cmp	r3, #2
 800374e:	bf0c      	ite	eq
 8003750:	2301      	moveq	r3, #1
 8003752:	2300      	movne	r3, #0
 8003754:	b2db      	uxtb	r3, r3
 8003756:	e008      	b.n	800376a <HAL_TIM_PWM_Start_DMA+0x72>
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800375e:	b2db      	uxtb	r3, r3
 8003760:	2b02      	cmp	r3, #2
 8003762:	bf0c      	ite	eq
 8003764:	2301      	moveq	r3, #1
 8003766:	2300      	movne	r3, #0
 8003768:	b2db      	uxtb	r3, r3
 800376a:	2b00      	cmp	r3, #0
 800376c:	d001      	beq.n	8003772 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 800376e:	2302      	movs	r3, #2
 8003770:	e15d      	b.n	8003a2e <HAL_TIM_PWM_Start_DMA+0x336>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d109      	bne.n	800378c <HAL_TIM_PWM_Start_DMA+0x94>
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800377e:	b2db      	uxtb	r3, r3
 8003780:	2b01      	cmp	r3, #1
 8003782:	bf0c      	ite	eq
 8003784:	2301      	moveq	r3, #1
 8003786:	2300      	movne	r3, #0
 8003788:	b2db      	uxtb	r3, r3
 800378a:	e022      	b.n	80037d2 <HAL_TIM_PWM_Start_DMA+0xda>
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	2b04      	cmp	r3, #4
 8003790:	d109      	bne.n	80037a6 <HAL_TIM_PWM_Start_DMA+0xae>
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003798:	b2db      	uxtb	r3, r3
 800379a:	2b01      	cmp	r3, #1
 800379c:	bf0c      	ite	eq
 800379e:	2301      	moveq	r3, #1
 80037a0:	2300      	movne	r3, #0
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	e015      	b.n	80037d2 <HAL_TIM_PWM_Start_DMA+0xda>
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	2b08      	cmp	r3, #8
 80037aa:	d109      	bne.n	80037c0 <HAL_TIM_PWM_Start_DMA+0xc8>
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80037b2:	b2db      	uxtb	r3, r3
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	bf0c      	ite	eq
 80037b8:	2301      	moveq	r3, #1
 80037ba:	2300      	movne	r3, #0
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	e008      	b.n	80037d2 <HAL_TIM_PWM_Start_DMA+0xda>
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037c6:	b2db      	uxtb	r3, r3
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	bf0c      	ite	eq
 80037cc:	2301      	moveq	r3, #1
 80037ce:	2300      	movne	r3, #0
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d024      	beq.n	8003820 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) && (Length > 0U))
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d104      	bne.n	80037e6 <HAL_TIM_PWM_Start_DMA+0xee>
 80037dc:	887b      	ldrh	r3, [r7, #2]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d001      	beq.n	80037e6 <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e123      	b.n	8003a2e <HAL_TIM_PWM_Start_DMA+0x336>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80037e6:	68bb      	ldr	r3, [r7, #8]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d104      	bne.n	80037f6 <HAL_TIM_PWM_Start_DMA+0xfe>
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2202      	movs	r2, #2
 80037f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80037f4:	e016      	b.n	8003824 <HAL_TIM_PWM_Start_DMA+0x12c>
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	2b04      	cmp	r3, #4
 80037fa:	d104      	bne.n	8003806 <HAL_TIM_PWM_Start_DMA+0x10e>
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2202      	movs	r2, #2
 8003800:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003804:	e00e      	b.n	8003824 <HAL_TIM_PWM_Start_DMA+0x12c>
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	2b08      	cmp	r3, #8
 800380a:	d104      	bne.n	8003816 <HAL_TIM_PWM_Start_DMA+0x11e>
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2202      	movs	r2, #2
 8003810:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003814:	e006      	b.n	8003824 <HAL_TIM_PWM_Start_DMA+0x12c>
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2202      	movs	r2, #2
 800381a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800381e:	e001      	b.n	8003824 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e104      	b.n	8003a2e <HAL_TIM_PWM_Start_DMA+0x336>
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	2b0c      	cmp	r3, #12
 8003828:	f200 80ae 	bhi.w	8003988 <HAL_TIM_PWM_Start_DMA+0x290>
 800382c:	a201      	add	r2, pc, #4	; (adr r2, 8003834 <HAL_TIM_PWM_Start_DMA+0x13c>)
 800382e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003832:	bf00      	nop
 8003834:	08003869 	.word	0x08003869
 8003838:	08003989 	.word	0x08003989
 800383c:	08003989 	.word	0x08003989
 8003840:	08003989 	.word	0x08003989
 8003844:	080038b1 	.word	0x080038b1
 8003848:	08003989 	.word	0x08003989
 800384c:	08003989 	.word	0x08003989
 8003850:	08003989 	.word	0x08003989
 8003854:	080038f9 	.word	0x080038f9
 8003858:	08003989 	.word	0x08003989
 800385c:	08003989 	.word	0x08003989
 8003860:	08003989 	.word	0x08003989
 8003864:	08003941 	.word	0x08003941
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800386c:	4a72      	ldr	r2, [pc, #456]	; (8003a38 <HAL_TIM_PWM_Start_DMA+0x340>)
 800386e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003874:	4a71      	ldr	r2, [pc, #452]	; (8003a3c <HAL_TIM_PWM_Start_DMA+0x344>)
 8003876:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800387c:	4a70      	ldr	r2, [pc, #448]	; (8003a40 <HAL_TIM_PWM_Start_DMA+0x348>)
 800387e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8003884:	6879      	ldr	r1, [r7, #4]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	3334      	adds	r3, #52	; 0x34
 800388c:	461a      	mov	r2, r3
 800388e:	887b      	ldrh	r3, [r7, #2]
 8003890:	f7fe fd94 	bl	80023bc <HAL_DMA_Start_IT>
 8003894:	4603      	mov	r3, r0
 8003896:	2b00      	cmp	r3, #0
 8003898:	d001      	beq.n	800389e <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e0c7      	b.n	8003a2e <HAL_TIM_PWM_Start_DMA+0x336>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	68da      	ldr	r2, [r3, #12]
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038ac:	60da      	str	r2, [r3, #12]
      break;
 80038ae:	e06e      	b.n	800398e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038b4:	4a60      	ldr	r2, [pc, #384]	; (8003a38 <HAL_TIM_PWM_Start_DMA+0x340>)
 80038b6:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038bc:	4a5f      	ldr	r2, [pc, #380]	; (8003a3c <HAL_TIM_PWM_Start_DMA+0x344>)
 80038be:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038c4:	4a5e      	ldr	r2, [pc, #376]	; (8003a40 <HAL_TIM_PWM_Start_DMA+0x348>)
 80038c6:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80038cc:	6879      	ldr	r1, [r7, #4]
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	3338      	adds	r3, #56	; 0x38
 80038d4:	461a      	mov	r2, r3
 80038d6:	887b      	ldrh	r3, [r7, #2]
 80038d8:	f7fe fd70 	bl	80023bc <HAL_DMA_Start_IT>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d001      	beq.n	80038e6 <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e0a3      	b.n	8003a2e <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	68da      	ldr	r2, [r3, #12]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80038f4:	60da      	str	r2, [r3, #12]
      break;
 80038f6:	e04a      	b.n	800398e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038fc:	4a4e      	ldr	r2, [pc, #312]	; (8003a38 <HAL_TIM_PWM_Start_DMA+0x340>)
 80038fe:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003904:	4a4d      	ldr	r2, [pc, #308]	; (8003a3c <HAL_TIM_PWM_Start_DMA+0x344>)
 8003906:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800390c:	4a4c      	ldr	r2, [pc, #304]	; (8003a40 <HAL_TIM_PWM_Start_DMA+0x348>)
 800390e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8003914:	6879      	ldr	r1, [r7, #4]
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	333c      	adds	r3, #60	; 0x3c
 800391c:	461a      	mov	r2, r3
 800391e:	887b      	ldrh	r3, [r7, #2]
 8003920:	f7fe fd4c 	bl	80023bc <HAL_DMA_Start_IT>
 8003924:	4603      	mov	r3, r0
 8003926:	2b00      	cmp	r3, #0
 8003928:	d001      	beq.n	800392e <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e07f      	b.n	8003a2e <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	68da      	ldr	r2, [r3, #12]
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800393c:	60da      	str	r2, [r3, #12]
      break;
 800393e:	e026      	b.n	800398e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003944:	4a3c      	ldr	r2, [pc, #240]	; (8003a38 <HAL_TIM_PWM_Start_DMA+0x340>)
 8003946:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800394c:	4a3b      	ldr	r2, [pc, #236]	; (8003a3c <HAL_TIM_PWM_Start_DMA+0x344>)
 800394e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003954:	4a3a      	ldr	r2, [pc, #232]	; (8003a40 <HAL_TIM_PWM_Start_DMA+0x348>)
 8003956:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800395c:	6879      	ldr	r1, [r7, #4]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	3340      	adds	r3, #64	; 0x40
 8003964:	461a      	mov	r2, r3
 8003966:	887b      	ldrh	r3, [r7, #2]
 8003968:	f7fe fd28 	bl	80023bc <HAL_DMA_Start_IT>
 800396c:	4603      	mov	r3, r0
 800396e:	2b00      	cmp	r3, #0
 8003970:	d001      	beq.n	8003976 <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e05b      	b.n	8003a2e <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	68da      	ldr	r2, [r3, #12]
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003984:	60da      	str	r2, [r3, #12]
      break;
 8003986:	e002      	b.n	800398e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8003988:	2301      	movs	r3, #1
 800398a:	75fb      	strb	r3, [r7, #23]
      break;
 800398c:	bf00      	nop
  }

  if (status == HAL_OK)
 800398e:	7dfb      	ldrb	r3, [r7, #23]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d14b      	bne.n	8003a2c <HAL_TIM_PWM_Start_DMA+0x334>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	2201      	movs	r2, #1
 800399a:	68b9      	ldr	r1, [r7, #8]
 800399c:	4618      	mov	r0, r3
 800399e:	f000 fe2b 	bl	80045f8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a27      	ldr	r2, [pc, #156]	; (8003a44 <HAL_TIM_PWM_Start_DMA+0x34c>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d107      	bne.n	80039bc <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80039ba:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a20      	ldr	r2, [pc, #128]	; (8003a44 <HAL_TIM_PWM_Start_DMA+0x34c>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d018      	beq.n	80039f8 <HAL_TIM_PWM_Start_DMA+0x300>
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039ce:	d013      	beq.n	80039f8 <HAL_TIM_PWM_Start_DMA+0x300>
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a1c      	ldr	r2, [pc, #112]	; (8003a48 <HAL_TIM_PWM_Start_DMA+0x350>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d00e      	beq.n	80039f8 <HAL_TIM_PWM_Start_DMA+0x300>
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a1b      	ldr	r2, [pc, #108]	; (8003a4c <HAL_TIM_PWM_Start_DMA+0x354>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d009      	beq.n	80039f8 <HAL_TIM_PWM_Start_DMA+0x300>
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a19      	ldr	r2, [pc, #100]	; (8003a50 <HAL_TIM_PWM_Start_DMA+0x358>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d004      	beq.n	80039f8 <HAL_TIM_PWM_Start_DMA+0x300>
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a18      	ldr	r2, [pc, #96]	; (8003a54 <HAL_TIM_PWM_Start_DMA+0x35c>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d111      	bne.n	8003a1c <HAL_TIM_PWM_Start_DMA+0x324>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	f003 0307 	and.w	r3, r3, #7
 8003a02:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	2b06      	cmp	r3, #6
 8003a08:	d010      	beq.n	8003a2c <HAL_TIM_PWM_Start_DMA+0x334>
      {
        __HAL_TIM_ENABLE(htim);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f042 0201 	orr.w	r2, r2, #1
 8003a18:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a1a:	e007      	b.n	8003a2c <HAL_TIM_PWM_Start_DMA+0x334>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681a      	ldr	r2, [r3, #0]
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f042 0201 	orr.w	r2, r2, #1
 8003a2a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003a2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3718      	adds	r7, #24
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	bf00      	nop
 8003a38:	08003f9d 	.word	0x08003f9d
 8003a3c:	08004045 	.word	0x08004045
 8003a40:	08003f0b 	.word	0x08003f0b
 8003a44:	40010000 	.word	0x40010000
 8003a48:	40000400 	.word	0x40000400
 8003a4c:	40000800 	.word	0x40000800
 8003a50:	40000c00 	.word	0x40000c00
 8003a54:	40014000 	.word	0x40014000

08003a58 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b084      	sub	sp, #16
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a62:	2300      	movs	r3, #0
 8003a64:	73fb      	strb	r3, [r7, #15]
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	2b0c      	cmp	r3, #12
 8003a6a:	d855      	bhi.n	8003b18 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8003a6c:	a201      	add	r2, pc, #4	; (adr r2, 8003a74 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8003a6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a72:	bf00      	nop
 8003a74:	08003aa9 	.word	0x08003aa9
 8003a78:	08003b19 	.word	0x08003b19
 8003a7c:	08003b19 	.word	0x08003b19
 8003a80:	08003b19 	.word	0x08003b19
 8003a84:	08003ac5 	.word	0x08003ac5
 8003a88:	08003b19 	.word	0x08003b19
 8003a8c:	08003b19 	.word	0x08003b19
 8003a90:	08003b19 	.word	0x08003b19
 8003a94:	08003ae1 	.word	0x08003ae1
 8003a98:	08003b19 	.word	0x08003b19
 8003a9c:	08003b19 	.word	0x08003b19
 8003aa0:	08003b19 	.word	0x08003b19
 8003aa4:	08003afd 	.word	0x08003afd
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	68da      	ldr	r2, [r3, #12]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003ab6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003abc:	4618      	mov	r0, r3
 8003abe:	f7fe fcd5 	bl	800246c <HAL_DMA_Abort_IT>
      break;
 8003ac2:	e02c      	b.n	8003b1e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	68da      	ldr	r2, [r3, #12]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ad2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f7fe fcc7 	bl	800246c <HAL_DMA_Abort_IT>
      break;
 8003ade:	e01e      	b.n	8003b1e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	68da      	ldr	r2, [r3, #12]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003aee:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003af4:	4618      	mov	r0, r3
 8003af6:	f7fe fcb9 	bl	800246c <HAL_DMA_Abort_IT>
      break;
 8003afa:	e010      	b.n	8003b1e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	68da      	ldr	r2, [r3, #12]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003b0a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b10:	4618      	mov	r0, r3
 8003b12:	f7fe fcab 	bl	800246c <HAL_DMA_Abort_IT>
      break;
 8003b16:	e002      	b.n	8003b1e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	73fb      	strb	r3, [r7, #15]
      break;
 8003b1c:	bf00      	nop
  }

  if (status == HAL_OK)
 8003b1e:	7bfb      	ldrb	r3, [r7, #15]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d157      	bne.n	8003bd4 <HAL_TIM_PWM_Stop_DMA+0x17c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	6839      	ldr	r1, [r7, #0]
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f000 fd63 	bl	80045f8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a2a      	ldr	r2, [pc, #168]	; (8003be0 <HAL_TIM_PWM_Stop_DMA+0x188>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d117      	bne.n	8003b6c <HAL_TIM_PWM_Stop_DMA+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	6a1a      	ldr	r2, [r3, #32]
 8003b42:	f241 1311 	movw	r3, #4369	; 0x1111
 8003b46:	4013      	ands	r3, r2
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d10f      	bne.n	8003b6c <HAL_TIM_PWM_Stop_DMA+0x114>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	6a1a      	ldr	r2, [r3, #32]
 8003b52:	f240 4344 	movw	r3, #1092	; 0x444
 8003b56:	4013      	ands	r3, r2
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d107      	bne.n	8003b6c <HAL_TIM_PWM_Stop_DMA+0x114>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b6a:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	6a1a      	ldr	r2, [r3, #32]
 8003b72:	f241 1311 	movw	r3, #4369	; 0x1111
 8003b76:	4013      	ands	r3, r2
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d10f      	bne.n	8003b9c <HAL_TIM_PWM_Stop_DMA+0x144>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	6a1a      	ldr	r2, [r3, #32]
 8003b82:	f240 4344 	movw	r3, #1092	; 0x444
 8003b86:	4013      	ands	r3, r2
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d107      	bne.n	8003b9c <HAL_TIM_PWM_Stop_DMA+0x144>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f022 0201 	bic.w	r2, r2, #1
 8003b9a:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d104      	bne.n	8003bac <HAL_TIM_PWM_Stop_DMA+0x154>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003baa:	e013      	b.n	8003bd4 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	2b04      	cmp	r3, #4
 8003bb0:	d104      	bne.n	8003bbc <HAL_TIM_PWM_Stop_DMA+0x164>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003bba:	e00b      	b.n	8003bd4 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	2b08      	cmp	r3, #8
 8003bc0:	d104      	bne.n	8003bcc <HAL_TIM_PWM_Stop_DMA+0x174>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003bca:	e003      	b.n	8003bd4 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 8003bd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	3710      	adds	r7, #16
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}
 8003bde:	bf00      	nop
 8003be0:	40010000 	.word	0x40010000

08003be4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b086      	sub	sp, #24
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	60f8      	str	r0, [r7, #12]
 8003bec:	60b9      	str	r1, [r7, #8]
 8003bee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d101      	bne.n	8003c02 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003bfe:	2302      	movs	r3, #2
 8003c00:	e0ae      	b.n	8003d60 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2201      	movs	r2, #1
 8003c06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2b0c      	cmp	r3, #12
 8003c0e:	f200 809f 	bhi.w	8003d50 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003c12:	a201      	add	r2, pc, #4	; (adr r2, 8003c18 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c18:	08003c4d 	.word	0x08003c4d
 8003c1c:	08003d51 	.word	0x08003d51
 8003c20:	08003d51 	.word	0x08003d51
 8003c24:	08003d51 	.word	0x08003d51
 8003c28:	08003c8d 	.word	0x08003c8d
 8003c2c:	08003d51 	.word	0x08003d51
 8003c30:	08003d51 	.word	0x08003d51
 8003c34:	08003d51 	.word	0x08003d51
 8003c38:	08003ccf 	.word	0x08003ccf
 8003c3c:	08003d51 	.word	0x08003d51
 8003c40:	08003d51 	.word	0x08003d51
 8003c44:	08003d51 	.word	0x08003d51
 8003c48:	08003d0f 	.word	0x08003d0f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	68b9      	ldr	r1, [r7, #8]
 8003c52:	4618      	mov	r0, r3
 8003c54:	f000 faaa 	bl	80041ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	699a      	ldr	r2, [r3, #24]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f042 0208 	orr.w	r2, r2, #8
 8003c66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	699a      	ldr	r2, [r3, #24]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f022 0204 	bic.w	r2, r2, #4
 8003c76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	6999      	ldr	r1, [r3, #24]
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	691a      	ldr	r2, [r3, #16]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	430a      	orrs	r2, r1
 8003c88:	619a      	str	r2, [r3, #24]
      break;
 8003c8a:	e064      	b.n	8003d56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	68b9      	ldr	r1, [r7, #8]
 8003c92:	4618      	mov	r0, r3
 8003c94:	f000 faf0 	bl	8004278 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	699a      	ldr	r2, [r3, #24]
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ca6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	699a      	ldr	r2, [r3, #24]
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	6999      	ldr	r1, [r3, #24]
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	691b      	ldr	r3, [r3, #16]
 8003cc2:	021a      	lsls	r2, r3, #8
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	430a      	orrs	r2, r1
 8003cca:	619a      	str	r2, [r3, #24]
      break;
 8003ccc:	e043      	b.n	8003d56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	68b9      	ldr	r1, [r7, #8]
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f000 fb3b 	bl	8004350 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	69da      	ldr	r2, [r3, #28]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f042 0208 	orr.w	r2, r2, #8
 8003ce8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	69da      	ldr	r2, [r3, #28]
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f022 0204 	bic.w	r2, r2, #4
 8003cf8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	69d9      	ldr	r1, [r3, #28]
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	691a      	ldr	r2, [r3, #16]
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	430a      	orrs	r2, r1
 8003d0a:	61da      	str	r2, [r3, #28]
      break;
 8003d0c:	e023      	b.n	8003d56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	68b9      	ldr	r1, [r7, #8]
 8003d14:	4618      	mov	r0, r3
 8003d16:	f000 fb85 	bl	8004424 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	69da      	ldr	r2, [r3, #28]
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	69da      	ldr	r2, [r3, #28]
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	69d9      	ldr	r1, [r3, #28]
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	691b      	ldr	r3, [r3, #16]
 8003d44:	021a      	lsls	r2, r3, #8
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	430a      	orrs	r2, r1
 8003d4c:	61da      	str	r2, [r3, #28]
      break;
 8003d4e:	e002      	b.n	8003d56 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	75fb      	strb	r3, [r7, #23]
      break;
 8003d54:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003d5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	3718      	adds	r7, #24
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}

08003d68 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b084      	sub	sp, #16
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
 8003d70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d72:	2300      	movs	r3, #0
 8003d74:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d101      	bne.n	8003d84 <HAL_TIM_ConfigClockSource+0x1c>
 8003d80:	2302      	movs	r3, #2
 8003d82:	e0b4      	b.n	8003eee <HAL_TIM_ConfigClockSource+0x186>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2201      	movs	r2, #1
 8003d88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2202      	movs	r2, #2
 8003d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	689b      	ldr	r3, [r3, #8]
 8003d9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003da2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003daa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	68ba      	ldr	r2, [r7, #8]
 8003db2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003dbc:	d03e      	beq.n	8003e3c <HAL_TIM_ConfigClockSource+0xd4>
 8003dbe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003dc2:	f200 8087 	bhi.w	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003dc6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dca:	f000 8086 	beq.w	8003eda <HAL_TIM_ConfigClockSource+0x172>
 8003dce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dd2:	d87f      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003dd4:	2b70      	cmp	r3, #112	; 0x70
 8003dd6:	d01a      	beq.n	8003e0e <HAL_TIM_ConfigClockSource+0xa6>
 8003dd8:	2b70      	cmp	r3, #112	; 0x70
 8003dda:	d87b      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ddc:	2b60      	cmp	r3, #96	; 0x60
 8003dde:	d050      	beq.n	8003e82 <HAL_TIM_ConfigClockSource+0x11a>
 8003de0:	2b60      	cmp	r3, #96	; 0x60
 8003de2:	d877      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003de4:	2b50      	cmp	r3, #80	; 0x50
 8003de6:	d03c      	beq.n	8003e62 <HAL_TIM_ConfigClockSource+0xfa>
 8003de8:	2b50      	cmp	r3, #80	; 0x50
 8003dea:	d873      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003dec:	2b40      	cmp	r3, #64	; 0x40
 8003dee:	d058      	beq.n	8003ea2 <HAL_TIM_ConfigClockSource+0x13a>
 8003df0:	2b40      	cmp	r3, #64	; 0x40
 8003df2:	d86f      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003df4:	2b30      	cmp	r3, #48	; 0x30
 8003df6:	d064      	beq.n	8003ec2 <HAL_TIM_ConfigClockSource+0x15a>
 8003df8:	2b30      	cmp	r3, #48	; 0x30
 8003dfa:	d86b      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003dfc:	2b20      	cmp	r3, #32
 8003dfe:	d060      	beq.n	8003ec2 <HAL_TIM_ConfigClockSource+0x15a>
 8003e00:	2b20      	cmp	r3, #32
 8003e02:	d867      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d05c      	beq.n	8003ec2 <HAL_TIM_ConfigClockSource+0x15a>
 8003e08:	2b10      	cmp	r3, #16
 8003e0a:	d05a      	beq.n	8003ec2 <HAL_TIM_ConfigClockSource+0x15a>
 8003e0c:	e062      	b.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6818      	ldr	r0, [r3, #0]
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	6899      	ldr	r1, [r3, #8]
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	685a      	ldr	r2, [r3, #4]
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	68db      	ldr	r3, [r3, #12]
 8003e1e:	f000 fbcb 	bl	80045b8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003e30:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	68ba      	ldr	r2, [r7, #8]
 8003e38:	609a      	str	r2, [r3, #8]
      break;
 8003e3a:	e04f      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6818      	ldr	r0, [r3, #0]
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	6899      	ldr	r1, [r3, #8]
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	685a      	ldr	r2, [r3, #4]
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	f000 fbb4 	bl	80045b8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	689a      	ldr	r2, [r3, #8]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e5e:	609a      	str	r2, [r3, #8]
      break;
 8003e60:	e03c      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6818      	ldr	r0, [r3, #0]
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	6859      	ldr	r1, [r3, #4]
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	68db      	ldr	r3, [r3, #12]
 8003e6e:	461a      	mov	r2, r3
 8003e70:	f000 fb28 	bl	80044c4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2150      	movs	r1, #80	; 0x50
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f000 fb81 	bl	8004582 <TIM_ITRx_SetConfig>
      break;
 8003e80:	e02c      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6818      	ldr	r0, [r3, #0]
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	6859      	ldr	r1, [r3, #4]
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	461a      	mov	r2, r3
 8003e90:	f000 fb47 	bl	8004522 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	2160      	movs	r1, #96	; 0x60
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f000 fb71 	bl	8004582 <TIM_ITRx_SetConfig>
      break;
 8003ea0:	e01c      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6818      	ldr	r0, [r3, #0]
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	6859      	ldr	r1, [r3, #4]
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	68db      	ldr	r3, [r3, #12]
 8003eae:	461a      	mov	r2, r3
 8003eb0:	f000 fb08 	bl	80044c4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	2140      	movs	r1, #64	; 0x40
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f000 fb61 	bl	8004582 <TIM_ITRx_SetConfig>
      break;
 8003ec0:	e00c      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4619      	mov	r1, r3
 8003ecc:	4610      	mov	r0, r2
 8003ece:	f000 fb58 	bl	8004582 <TIM_ITRx_SetConfig>
      break;
 8003ed2:	e003      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	73fb      	strb	r3, [r7, #15]
      break;
 8003ed8:	e000      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003eda:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003eec:	7bfb      	ldrb	r3, [r7, #15]
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3710      	adds	r7, #16
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}

08003ef6 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8003ef6:	b480      	push	{r7}
 8003ef8:	b083      	sub	sp, #12
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8003efe:	bf00      	nop
 8003f00:	370c      	adds	r7, #12
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr

08003f0a <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8003f0a:	b580      	push	{r7, lr}
 8003f0c:	b084      	sub	sp, #16
 8003f0e:	af00      	add	r7, sp, #0
 8003f10:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f16:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f1c:	687a      	ldr	r2, [r7, #4]
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	d107      	bne.n	8003f32 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2201      	movs	r2, #1
 8003f26:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f30:	e02a      	b.n	8003f88 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f36:	687a      	ldr	r2, [r7, #4]
 8003f38:	429a      	cmp	r2, r3
 8003f3a:	d107      	bne.n	8003f4c <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2202      	movs	r2, #2
 8003f40:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2201      	movs	r2, #1
 8003f46:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f4a:	e01d      	b.n	8003f88 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f50:	687a      	ldr	r2, [r7, #4]
 8003f52:	429a      	cmp	r2, r3
 8003f54:	d107      	bne.n	8003f66 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2204      	movs	r2, #4
 8003f5a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2201      	movs	r2, #1
 8003f60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f64:	e010      	b.n	8003f88 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f6a:	687a      	ldr	r2, [r7, #4]
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d107      	bne.n	8003f80 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2208      	movs	r2, #8
 8003f74:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2201      	movs	r2, #1
 8003f7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003f7e:	e003      	b.n	8003f88 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2201      	movs	r2, #1
 8003f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8003f88:	68f8      	ldr	r0, [r7, #12]
 8003f8a:	f7ff ffb4 	bl	8003ef6 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2200      	movs	r2, #0
 8003f92:	771a      	strb	r2, [r3, #28]
}
 8003f94:	bf00      	nop
 8003f96:	3710      	adds	r7, #16
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}

08003f9c <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fa8:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fae:	687a      	ldr	r2, [r7, #4]
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d10b      	bne.n	8003fcc <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	69db      	ldr	r3, [r3, #28]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d136      	bne.n	8004030 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003fca:	e031      	b.n	8004030 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fd0:	687a      	ldr	r2, [r7, #4]
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d10b      	bne.n	8003fee <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2202      	movs	r2, #2
 8003fda:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	69db      	ldr	r3, [r3, #28]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d125      	bne.n	8004030 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003fec:	e020      	b.n	8004030 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ff2:	687a      	ldr	r2, [r7, #4]
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d10b      	bne.n	8004010 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2204      	movs	r2, #4
 8003ffc:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	69db      	ldr	r3, [r3, #28]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d114      	bne.n	8004030 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	2201      	movs	r2, #1
 800400a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800400e:	e00f      	b.n	8004030 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004014:	687a      	ldr	r2, [r7, #4]
 8004016:	429a      	cmp	r2, r3
 8004018:	d10a      	bne.n	8004030 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2208      	movs	r2, #8
 800401e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	69db      	ldr	r3, [r3, #28]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d103      	bne.n	8004030 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2201      	movs	r2, #1
 800402c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004030:	68f8      	ldr	r0, [r7, #12]
 8004032:	f7fd f929 	bl	8001288 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2200      	movs	r2, #0
 800403a:	771a      	strb	r2, [r3, #28]
}
 800403c:	bf00      	nop
 800403e:	3710      	adds	r7, #16
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}

08004044 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b084      	sub	sp, #16
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004050:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004056:	687a      	ldr	r2, [r7, #4]
 8004058:	429a      	cmp	r2, r3
 800405a:	d103      	bne.n	8004064 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2201      	movs	r2, #1
 8004060:	771a      	strb	r2, [r3, #28]
 8004062:	e019      	b.n	8004098 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004068:	687a      	ldr	r2, [r7, #4]
 800406a:	429a      	cmp	r2, r3
 800406c:	d103      	bne.n	8004076 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2202      	movs	r2, #2
 8004072:	771a      	strb	r2, [r3, #28]
 8004074:	e010      	b.n	8004098 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800407a:	687a      	ldr	r2, [r7, #4]
 800407c:	429a      	cmp	r2, r3
 800407e:	d103      	bne.n	8004088 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2204      	movs	r2, #4
 8004084:	771a      	strb	r2, [r3, #28]
 8004086:	e007      	b.n	8004098 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800408c:	687a      	ldr	r2, [r7, #4]
 800408e:	429a      	cmp	r2, r3
 8004090:	d102      	bne.n	8004098 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	2208      	movs	r2, #8
 8004096:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8004098:	68f8      	ldr	r0, [r7, #12]
 800409a:	f7fd f875 	bl	8001188 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2200      	movs	r2, #0
 80040a2:	771a      	strb	r2, [r3, #28]
}
 80040a4:	bf00      	nop
 80040a6:	3710      	adds	r7, #16
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bd80      	pop	{r7, pc}

080040ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b085      	sub	sp, #20
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
 80040b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	4a34      	ldr	r2, [pc, #208]	; (8004190 <TIM_Base_SetConfig+0xe4>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d00f      	beq.n	80040e4 <TIM_Base_SetConfig+0x38>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040ca:	d00b      	beq.n	80040e4 <TIM_Base_SetConfig+0x38>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	4a31      	ldr	r2, [pc, #196]	; (8004194 <TIM_Base_SetConfig+0xe8>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d007      	beq.n	80040e4 <TIM_Base_SetConfig+0x38>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	4a30      	ldr	r2, [pc, #192]	; (8004198 <TIM_Base_SetConfig+0xec>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d003      	beq.n	80040e4 <TIM_Base_SetConfig+0x38>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	4a2f      	ldr	r2, [pc, #188]	; (800419c <TIM_Base_SetConfig+0xf0>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d108      	bne.n	80040f6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	68fa      	ldr	r2, [r7, #12]
 80040f2:	4313      	orrs	r3, r2
 80040f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	4a25      	ldr	r2, [pc, #148]	; (8004190 <TIM_Base_SetConfig+0xe4>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d01b      	beq.n	8004136 <TIM_Base_SetConfig+0x8a>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004104:	d017      	beq.n	8004136 <TIM_Base_SetConfig+0x8a>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	4a22      	ldr	r2, [pc, #136]	; (8004194 <TIM_Base_SetConfig+0xe8>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d013      	beq.n	8004136 <TIM_Base_SetConfig+0x8a>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	4a21      	ldr	r2, [pc, #132]	; (8004198 <TIM_Base_SetConfig+0xec>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d00f      	beq.n	8004136 <TIM_Base_SetConfig+0x8a>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	4a20      	ldr	r2, [pc, #128]	; (800419c <TIM_Base_SetConfig+0xf0>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d00b      	beq.n	8004136 <TIM_Base_SetConfig+0x8a>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	4a1f      	ldr	r2, [pc, #124]	; (80041a0 <TIM_Base_SetConfig+0xf4>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d007      	beq.n	8004136 <TIM_Base_SetConfig+0x8a>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	4a1e      	ldr	r2, [pc, #120]	; (80041a4 <TIM_Base_SetConfig+0xf8>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d003      	beq.n	8004136 <TIM_Base_SetConfig+0x8a>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	4a1d      	ldr	r2, [pc, #116]	; (80041a8 <TIM_Base_SetConfig+0xfc>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d108      	bne.n	8004148 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800413c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	68db      	ldr	r3, [r3, #12]
 8004142:	68fa      	ldr	r2, [r7, #12]
 8004144:	4313      	orrs	r3, r2
 8004146:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	695b      	ldr	r3, [r3, #20]
 8004152:	4313      	orrs	r3, r2
 8004154:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	68fa      	ldr	r2, [r7, #12]
 800415a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	689a      	ldr	r2, [r3, #8]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	681a      	ldr	r2, [r3, #0]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	4a08      	ldr	r2, [pc, #32]	; (8004190 <TIM_Base_SetConfig+0xe4>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d103      	bne.n	800417c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	691a      	ldr	r2, [r3, #16]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2201      	movs	r2, #1
 8004180:	615a      	str	r2, [r3, #20]
}
 8004182:	bf00      	nop
 8004184:	3714      	adds	r7, #20
 8004186:	46bd      	mov	sp, r7
 8004188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418c:	4770      	bx	lr
 800418e:	bf00      	nop
 8004190:	40010000 	.word	0x40010000
 8004194:	40000400 	.word	0x40000400
 8004198:	40000800 	.word	0x40000800
 800419c:	40000c00 	.word	0x40000c00
 80041a0:	40014000 	.word	0x40014000
 80041a4:	40014400 	.word	0x40014400
 80041a8:	40014800 	.word	0x40014800

080041ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b087      	sub	sp, #28
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
 80041b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6a1b      	ldr	r3, [r3, #32]
 80041ba:	f023 0201 	bic.w	r2, r3, #1
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6a1b      	ldr	r3, [r3, #32]
 80041c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	699b      	ldr	r3, [r3, #24]
 80041d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	f023 0303 	bic.w	r3, r3, #3
 80041e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	68fa      	ldr	r2, [r7, #12]
 80041ea:	4313      	orrs	r3, r2
 80041ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	f023 0302 	bic.w	r3, r3, #2
 80041f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	689b      	ldr	r3, [r3, #8]
 80041fa:	697a      	ldr	r2, [r7, #20]
 80041fc:	4313      	orrs	r3, r2
 80041fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	4a1c      	ldr	r2, [pc, #112]	; (8004274 <TIM_OC1_SetConfig+0xc8>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d10c      	bne.n	8004222 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	f023 0308 	bic.w	r3, r3, #8
 800420e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	68db      	ldr	r3, [r3, #12]
 8004214:	697a      	ldr	r2, [r7, #20]
 8004216:	4313      	orrs	r3, r2
 8004218:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	f023 0304 	bic.w	r3, r3, #4
 8004220:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	4a13      	ldr	r2, [pc, #76]	; (8004274 <TIM_OC1_SetConfig+0xc8>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d111      	bne.n	800424e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004230:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004238:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	695b      	ldr	r3, [r3, #20]
 800423e:	693a      	ldr	r2, [r7, #16]
 8004240:	4313      	orrs	r3, r2
 8004242:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	699b      	ldr	r3, [r3, #24]
 8004248:	693a      	ldr	r2, [r7, #16]
 800424a:	4313      	orrs	r3, r2
 800424c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	693a      	ldr	r2, [r7, #16]
 8004252:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	68fa      	ldr	r2, [r7, #12]
 8004258:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	685a      	ldr	r2, [r3, #4]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	697a      	ldr	r2, [r7, #20]
 8004266:	621a      	str	r2, [r3, #32]
}
 8004268:	bf00      	nop
 800426a:	371c      	adds	r7, #28
 800426c:	46bd      	mov	sp, r7
 800426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004272:	4770      	bx	lr
 8004274:	40010000 	.word	0x40010000

08004278 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004278:	b480      	push	{r7}
 800427a:	b087      	sub	sp, #28
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
 8004280:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6a1b      	ldr	r3, [r3, #32]
 8004286:	f023 0210 	bic.w	r2, r3, #16
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6a1b      	ldr	r3, [r3, #32]
 8004292:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	699b      	ldr	r3, [r3, #24]
 800429e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	021b      	lsls	r3, r3, #8
 80042b6:	68fa      	ldr	r2, [r7, #12]
 80042b8:	4313      	orrs	r3, r2
 80042ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	f023 0320 	bic.w	r3, r3, #32
 80042c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	011b      	lsls	r3, r3, #4
 80042ca:	697a      	ldr	r2, [r7, #20]
 80042cc:	4313      	orrs	r3, r2
 80042ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	4a1e      	ldr	r2, [pc, #120]	; (800434c <TIM_OC2_SetConfig+0xd4>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d10d      	bne.n	80042f4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80042de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	68db      	ldr	r3, [r3, #12]
 80042e4:	011b      	lsls	r3, r3, #4
 80042e6:	697a      	ldr	r2, [r7, #20]
 80042e8:	4313      	orrs	r3, r2
 80042ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80042f2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	4a15      	ldr	r2, [pc, #84]	; (800434c <TIM_OC2_SetConfig+0xd4>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d113      	bne.n	8004324 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004302:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800430a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	695b      	ldr	r3, [r3, #20]
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	693a      	ldr	r2, [r7, #16]
 8004314:	4313      	orrs	r3, r2
 8004316:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	699b      	ldr	r3, [r3, #24]
 800431c:	009b      	lsls	r3, r3, #2
 800431e:	693a      	ldr	r2, [r7, #16]
 8004320:	4313      	orrs	r3, r2
 8004322:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	693a      	ldr	r2, [r7, #16]
 8004328:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	68fa      	ldr	r2, [r7, #12]
 800432e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	685a      	ldr	r2, [r3, #4]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	697a      	ldr	r2, [r7, #20]
 800433c:	621a      	str	r2, [r3, #32]
}
 800433e:	bf00      	nop
 8004340:	371c      	adds	r7, #28
 8004342:	46bd      	mov	sp, r7
 8004344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004348:	4770      	bx	lr
 800434a:	bf00      	nop
 800434c:	40010000 	.word	0x40010000

08004350 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004350:	b480      	push	{r7}
 8004352:	b087      	sub	sp, #28
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
 8004358:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6a1b      	ldr	r3, [r3, #32]
 800435e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6a1b      	ldr	r3, [r3, #32]
 800436a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	69db      	ldr	r3, [r3, #28]
 8004376:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800437e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	f023 0303 	bic.w	r3, r3, #3
 8004386:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	68fa      	ldr	r2, [r7, #12]
 800438e:	4313      	orrs	r3, r2
 8004390:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004398:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	021b      	lsls	r3, r3, #8
 80043a0:	697a      	ldr	r2, [r7, #20]
 80043a2:	4313      	orrs	r3, r2
 80043a4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	4a1d      	ldr	r2, [pc, #116]	; (8004420 <TIM_OC3_SetConfig+0xd0>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d10d      	bne.n	80043ca <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80043b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	68db      	ldr	r3, [r3, #12]
 80043ba:	021b      	lsls	r3, r3, #8
 80043bc:	697a      	ldr	r2, [r7, #20]
 80043be:	4313      	orrs	r3, r2
 80043c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80043c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	4a14      	ldr	r2, [pc, #80]	; (8004420 <TIM_OC3_SetConfig+0xd0>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d113      	bne.n	80043fa <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80043d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80043e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	695b      	ldr	r3, [r3, #20]
 80043e6:	011b      	lsls	r3, r3, #4
 80043e8:	693a      	ldr	r2, [r7, #16]
 80043ea:	4313      	orrs	r3, r2
 80043ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	699b      	ldr	r3, [r3, #24]
 80043f2:	011b      	lsls	r3, r3, #4
 80043f4:	693a      	ldr	r2, [r7, #16]
 80043f6:	4313      	orrs	r3, r2
 80043f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	693a      	ldr	r2, [r7, #16]
 80043fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	68fa      	ldr	r2, [r7, #12]
 8004404:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	685a      	ldr	r2, [r3, #4]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	697a      	ldr	r2, [r7, #20]
 8004412:	621a      	str	r2, [r3, #32]
}
 8004414:	bf00      	nop
 8004416:	371c      	adds	r7, #28
 8004418:	46bd      	mov	sp, r7
 800441a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441e:	4770      	bx	lr
 8004420:	40010000 	.word	0x40010000

08004424 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004424:	b480      	push	{r7}
 8004426:	b087      	sub	sp, #28
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
 800442c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6a1b      	ldr	r3, [r3, #32]
 8004432:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6a1b      	ldr	r3, [r3, #32]
 800443e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	69db      	ldr	r3, [r3, #28]
 800444a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004452:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800445a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	021b      	lsls	r3, r3, #8
 8004462:	68fa      	ldr	r2, [r7, #12]
 8004464:	4313      	orrs	r3, r2
 8004466:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800446e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	031b      	lsls	r3, r3, #12
 8004476:	693a      	ldr	r2, [r7, #16]
 8004478:	4313      	orrs	r3, r2
 800447a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	4a10      	ldr	r2, [pc, #64]	; (80044c0 <TIM_OC4_SetConfig+0x9c>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d109      	bne.n	8004498 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800448a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	695b      	ldr	r3, [r3, #20]
 8004490:	019b      	lsls	r3, r3, #6
 8004492:	697a      	ldr	r2, [r7, #20]
 8004494:	4313      	orrs	r3, r2
 8004496:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	697a      	ldr	r2, [r7, #20]
 800449c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	68fa      	ldr	r2, [r7, #12]
 80044a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	685a      	ldr	r2, [r3, #4]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	693a      	ldr	r2, [r7, #16]
 80044b0:	621a      	str	r2, [r3, #32]
}
 80044b2:	bf00      	nop
 80044b4:	371c      	adds	r7, #28
 80044b6:	46bd      	mov	sp, r7
 80044b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044bc:	4770      	bx	lr
 80044be:	bf00      	nop
 80044c0:	40010000 	.word	0x40010000

080044c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b087      	sub	sp, #28
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	60f8      	str	r0, [r7, #12]
 80044cc:	60b9      	str	r1, [r7, #8]
 80044ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6a1b      	ldr	r3, [r3, #32]
 80044d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	6a1b      	ldr	r3, [r3, #32]
 80044da:	f023 0201 	bic.w	r2, r3, #1
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	699b      	ldr	r3, [r3, #24]
 80044e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80044ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	011b      	lsls	r3, r3, #4
 80044f4:	693a      	ldr	r2, [r7, #16]
 80044f6:	4313      	orrs	r3, r2
 80044f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	f023 030a 	bic.w	r3, r3, #10
 8004500:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004502:	697a      	ldr	r2, [r7, #20]
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	4313      	orrs	r3, r2
 8004508:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	693a      	ldr	r2, [r7, #16]
 800450e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	697a      	ldr	r2, [r7, #20]
 8004514:	621a      	str	r2, [r3, #32]
}
 8004516:	bf00      	nop
 8004518:	371c      	adds	r7, #28
 800451a:	46bd      	mov	sp, r7
 800451c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004520:	4770      	bx	lr

08004522 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004522:	b480      	push	{r7}
 8004524:	b087      	sub	sp, #28
 8004526:	af00      	add	r7, sp, #0
 8004528:	60f8      	str	r0, [r7, #12]
 800452a:	60b9      	str	r1, [r7, #8]
 800452c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	6a1b      	ldr	r3, [r3, #32]
 8004532:	f023 0210 	bic.w	r2, r3, #16
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	699b      	ldr	r3, [r3, #24]
 800453e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6a1b      	ldr	r3, [r3, #32]
 8004544:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800454c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	031b      	lsls	r3, r3, #12
 8004552:	697a      	ldr	r2, [r7, #20]
 8004554:	4313      	orrs	r3, r2
 8004556:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800455e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	011b      	lsls	r3, r3, #4
 8004564:	693a      	ldr	r2, [r7, #16]
 8004566:	4313      	orrs	r3, r2
 8004568:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	697a      	ldr	r2, [r7, #20]
 800456e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	693a      	ldr	r2, [r7, #16]
 8004574:	621a      	str	r2, [r3, #32]
}
 8004576:	bf00      	nop
 8004578:	371c      	adds	r7, #28
 800457a:	46bd      	mov	sp, r7
 800457c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004580:	4770      	bx	lr

08004582 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004582:	b480      	push	{r7}
 8004584:	b085      	sub	sp, #20
 8004586:	af00      	add	r7, sp, #0
 8004588:	6078      	str	r0, [r7, #4]
 800458a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004598:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800459a:	683a      	ldr	r2, [r7, #0]
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	4313      	orrs	r3, r2
 80045a0:	f043 0307 	orr.w	r3, r3, #7
 80045a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	68fa      	ldr	r2, [r7, #12]
 80045aa:	609a      	str	r2, [r3, #8]
}
 80045ac:	bf00      	nop
 80045ae:	3714      	adds	r7, #20
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr

080045b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b087      	sub	sp, #28
 80045bc:	af00      	add	r7, sp, #0
 80045be:	60f8      	str	r0, [r7, #12]
 80045c0:	60b9      	str	r1, [r7, #8]
 80045c2:	607a      	str	r2, [r7, #4]
 80045c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80045d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	021a      	lsls	r2, r3, #8
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	431a      	orrs	r2, r3
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	4313      	orrs	r3, r2
 80045e0:	697a      	ldr	r2, [r7, #20]
 80045e2:	4313      	orrs	r3, r2
 80045e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	697a      	ldr	r2, [r7, #20]
 80045ea:	609a      	str	r2, [r3, #8]
}
 80045ec:	bf00      	nop
 80045ee:	371c      	adds	r7, #28
 80045f0:	46bd      	mov	sp, r7
 80045f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f6:	4770      	bx	lr

080045f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80045f8:	b480      	push	{r7}
 80045fa:	b087      	sub	sp, #28
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	60f8      	str	r0, [r7, #12]
 8004600:	60b9      	str	r1, [r7, #8]
 8004602:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	f003 031f 	and.w	r3, r3, #31
 800460a:	2201      	movs	r2, #1
 800460c:	fa02 f303 	lsl.w	r3, r2, r3
 8004610:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	6a1a      	ldr	r2, [r3, #32]
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	43db      	mvns	r3, r3
 800461a:	401a      	ands	r2, r3
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	6a1a      	ldr	r2, [r3, #32]
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	f003 031f 	and.w	r3, r3, #31
 800462a:	6879      	ldr	r1, [r7, #4]
 800462c:	fa01 f303 	lsl.w	r3, r1, r3
 8004630:	431a      	orrs	r2, r3
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	621a      	str	r2, [r3, #32]
}
 8004636:	bf00      	nop
 8004638:	371c      	adds	r7, #28
 800463a:	46bd      	mov	sp, r7
 800463c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004640:	4770      	bx	lr
	...

08004644 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004644:	b480      	push	{r7}
 8004646:	b085      	sub	sp, #20
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
 800464c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004654:	2b01      	cmp	r3, #1
 8004656:	d101      	bne.n	800465c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004658:	2302      	movs	r3, #2
 800465a:	e050      	b.n	80046fe <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2201      	movs	r2, #1
 8004660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2202      	movs	r2, #2
 8004668:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004682:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	68fa      	ldr	r2, [r7, #12]
 800468a:	4313      	orrs	r3, r2
 800468c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	68fa      	ldr	r2, [r7, #12]
 8004694:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a1c      	ldr	r2, [pc, #112]	; (800470c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d018      	beq.n	80046d2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046a8:	d013      	beq.n	80046d2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a18      	ldr	r2, [pc, #96]	; (8004710 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d00e      	beq.n	80046d2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a16      	ldr	r2, [pc, #88]	; (8004714 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d009      	beq.n	80046d2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a15      	ldr	r2, [pc, #84]	; (8004718 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d004      	beq.n	80046d2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a13      	ldr	r2, [pc, #76]	; (800471c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d10c      	bne.n	80046ec <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80046d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	68ba      	ldr	r2, [r7, #8]
 80046e0:	4313      	orrs	r3, r2
 80046e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	68ba      	ldr	r2, [r7, #8]
 80046ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2200      	movs	r2, #0
 80046f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80046fc:	2300      	movs	r3, #0
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3714      	adds	r7, #20
 8004702:	46bd      	mov	sp, r7
 8004704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004708:	4770      	bx	lr
 800470a:	bf00      	nop
 800470c:	40010000 	.word	0x40010000
 8004710:	40000400 	.word	0x40000400
 8004714:	40000800 	.word	0x40000800
 8004718:	40000c00 	.word	0x40000c00
 800471c:	40014000 	.word	0x40014000

08004720 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004720:	b480      	push	{r7}
 8004722:	b085      	sub	sp, #20
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
 8004728:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800472a:	2300      	movs	r3, #0
 800472c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004734:	2b01      	cmp	r3, #1
 8004736:	d101      	bne.n	800473c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004738:	2302      	movs	r3, #2
 800473a:	e03d      	b.n	80047b8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2201      	movs	r2, #1
 8004740:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	68db      	ldr	r3, [r3, #12]
 800474e:	4313      	orrs	r3, r2
 8004750:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	4313      	orrs	r3, r2
 800475e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	4313      	orrs	r3, r2
 800476c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4313      	orrs	r3, r2
 800477a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	691b      	ldr	r3, [r3, #16]
 8004786:	4313      	orrs	r3, r2
 8004788:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	695b      	ldr	r3, [r3, #20]
 8004794:	4313      	orrs	r3, r2
 8004796:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	69db      	ldr	r3, [r3, #28]
 80047a2:	4313      	orrs	r3, r2
 80047a4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	68fa      	ldr	r2, [r7, #12]
 80047ac:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2200      	movs	r2, #0
 80047b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80047b6:	2300      	movs	r3, #0
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3714      	adds	r7, #20
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr

080047c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b082      	sub	sp, #8
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d101      	bne.n	80047d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e03f      	b.n	8004856 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d106      	bne.n	80047f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f7fd fad8 	bl	8001da0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2224      	movs	r2, #36	; 0x24
 80047f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	68da      	ldr	r2, [r3, #12]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004806:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f000 f829 	bl	8004860 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	691a      	ldr	r2, [r3, #16]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800481c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	695a      	ldr	r2, [r3, #20]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800482c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	68da      	ldr	r2, [r3, #12]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800483c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2200      	movs	r2, #0
 8004842:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2220      	movs	r2, #32
 8004848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2220      	movs	r2, #32
 8004850:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004854:	2300      	movs	r3, #0
}
 8004856:	4618      	mov	r0, r3
 8004858:	3708      	adds	r7, #8
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}
	...

08004860 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004864:	b09f      	sub	sp, #124	; 0x7c
 8004866:	af00      	add	r7, sp, #0
 8004868:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800486a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	691b      	ldr	r3, [r3, #16]
 8004870:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004874:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004876:	68d9      	ldr	r1, [r3, #12]
 8004878:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	ea40 0301 	orr.w	r3, r0, r1
 8004880:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004882:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004884:	689a      	ldr	r2, [r3, #8]
 8004886:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004888:	691b      	ldr	r3, [r3, #16]
 800488a:	431a      	orrs	r2, r3
 800488c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800488e:	695b      	ldr	r3, [r3, #20]
 8004890:	431a      	orrs	r2, r3
 8004892:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004894:	69db      	ldr	r3, [r3, #28]
 8004896:	4313      	orrs	r3, r2
 8004898:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800489a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	68db      	ldr	r3, [r3, #12]
 80048a0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80048a4:	f021 010c 	bic.w	r1, r1, #12
 80048a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048aa:	681a      	ldr	r2, [r3, #0]
 80048ac:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80048ae:	430b      	orrs	r3, r1
 80048b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80048b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	695b      	ldr	r3, [r3, #20]
 80048b8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80048bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048be:	6999      	ldr	r1, [r3, #24]
 80048c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	ea40 0301 	orr.w	r3, r0, r1
 80048c8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80048ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048cc:	681a      	ldr	r2, [r3, #0]
 80048ce:	4bc5      	ldr	r3, [pc, #788]	; (8004be4 <UART_SetConfig+0x384>)
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d004      	beq.n	80048de <UART_SetConfig+0x7e>
 80048d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	4bc3      	ldr	r3, [pc, #780]	; (8004be8 <UART_SetConfig+0x388>)
 80048da:	429a      	cmp	r2, r3
 80048dc:	d103      	bne.n	80048e6 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80048de:	f7fe fe4f 	bl	8003580 <HAL_RCC_GetPCLK2Freq>
 80048e2:	6778      	str	r0, [r7, #116]	; 0x74
 80048e4:	e002      	b.n	80048ec <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80048e6:	f7fe fe37 	bl	8003558 <HAL_RCC_GetPCLK1Freq>
 80048ea:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048ee:	69db      	ldr	r3, [r3, #28]
 80048f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048f4:	f040 80b6 	bne.w	8004a64 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80048f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048fa:	461c      	mov	r4, r3
 80048fc:	f04f 0500 	mov.w	r5, #0
 8004900:	4622      	mov	r2, r4
 8004902:	462b      	mov	r3, r5
 8004904:	1891      	adds	r1, r2, r2
 8004906:	6439      	str	r1, [r7, #64]	; 0x40
 8004908:	415b      	adcs	r3, r3
 800490a:	647b      	str	r3, [r7, #68]	; 0x44
 800490c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004910:	1912      	adds	r2, r2, r4
 8004912:	eb45 0303 	adc.w	r3, r5, r3
 8004916:	f04f 0000 	mov.w	r0, #0
 800491a:	f04f 0100 	mov.w	r1, #0
 800491e:	00d9      	lsls	r1, r3, #3
 8004920:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004924:	00d0      	lsls	r0, r2, #3
 8004926:	4602      	mov	r2, r0
 8004928:	460b      	mov	r3, r1
 800492a:	1911      	adds	r1, r2, r4
 800492c:	6639      	str	r1, [r7, #96]	; 0x60
 800492e:	416b      	adcs	r3, r5
 8004930:	667b      	str	r3, [r7, #100]	; 0x64
 8004932:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	461a      	mov	r2, r3
 8004938:	f04f 0300 	mov.w	r3, #0
 800493c:	1891      	adds	r1, r2, r2
 800493e:	63b9      	str	r1, [r7, #56]	; 0x38
 8004940:	415b      	adcs	r3, r3
 8004942:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004944:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004948:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800494c:	f7fc f932 	bl	8000bb4 <__aeabi_uldivmod>
 8004950:	4602      	mov	r2, r0
 8004952:	460b      	mov	r3, r1
 8004954:	4ba5      	ldr	r3, [pc, #660]	; (8004bec <UART_SetConfig+0x38c>)
 8004956:	fba3 2302 	umull	r2, r3, r3, r2
 800495a:	095b      	lsrs	r3, r3, #5
 800495c:	011e      	lsls	r6, r3, #4
 800495e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004960:	461c      	mov	r4, r3
 8004962:	f04f 0500 	mov.w	r5, #0
 8004966:	4622      	mov	r2, r4
 8004968:	462b      	mov	r3, r5
 800496a:	1891      	adds	r1, r2, r2
 800496c:	6339      	str	r1, [r7, #48]	; 0x30
 800496e:	415b      	adcs	r3, r3
 8004970:	637b      	str	r3, [r7, #52]	; 0x34
 8004972:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004976:	1912      	adds	r2, r2, r4
 8004978:	eb45 0303 	adc.w	r3, r5, r3
 800497c:	f04f 0000 	mov.w	r0, #0
 8004980:	f04f 0100 	mov.w	r1, #0
 8004984:	00d9      	lsls	r1, r3, #3
 8004986:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800498a:	00d0      	lsls	r0, r2, #3
 800498c:	4602      	mov	r2, r0
 800498e:	460b      	mov	r3, r1
 8004990:	1911      	adds	r1, r2, r4
 8004992:	65b9      	str	r1, [r7, #88]	; 0x58
 8004994:	416b      	adcs	r3, r5
 8004996:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004998:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	461a      	mov	r2, r3
 800499e:	f04f 0300 	mov.w	r3, #0
 80049a2:	1891      	adds	r1, r2, r2
 80049a4:	62b9      	str	r1, [r7, #40]	; 0x28
 80049a6:	415b      	adcs	r3, r3
 80049a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80049aa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80049ae:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80049b2:	f7fc f8ff 	bl	8000bb4 <__aeabi_uldivmod>
 80049b6:	4602      	mov	r2, r0
 80049b8:	460b      	mov	r3, r1
 80049ba:	4b8c      	ldr	r3, [pc, #560]	; (8004bec <UART_SetConfig+0x38c>)
 80049bc:	fba3 1302 	umull	r1, r3, r3, r2
 80049c0:	095b      	lsrs	r3, r3, #5
 80049c2:	2164      	movs	r1, #100	; 0x64
 80049c4:	fb01 f303 	mul.w	r3, r1, r3
 80049c8:	1ad3      	subs	r3, r2, r3
 80049ca:	00db      	lsls	r3, r3, #3
 80049cc:	3332      	adds	r3, #50	; 0x32
 80049ce:	4a87      	ldr	r2, [pc, #540]	; (8004bec <UART_SetConfig+0x38c>)
 80049d0:	fba2 2303 	umull	r2, r3, r2, r3
 80049d4:	095b      	lsrs	r3, r3, #5
 80049d6:	005b      	lsls	r3, r3, #1
 80049d8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80049dc:	441e      	add	r6, r3
 80049de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80049e0:	4618      	mov	r0, r3
 80049e2:	f04f 0100 	mov.w	r1, #0
 80049e6:	4602      	mov	r2, r0
 80049e8:	460b      	mov	r3, r1
 80049ea:	1894      	adds	r4, r2, r2
 80049ec:	623c      	str	r4, [r7, #32]
 80049ee:	415b      	adcs	r3, r3
 80049f0:	627b      	str	r3, [r7, #36]	; 0x24
 80049f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80049f6:	1812      	adds	r2, r2, r0
 80049f8:	eb41 0303 	adc.w	r3, r1, r3
 80049fc:	f04f 0400 	mov.w	r4, #0
 8004a00:	f04f 0500 	mov.w	r5, #0
 8004a04:	00dd      	lsls	r5, r3, #3
 8004a06:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004a0a:	00d4      	lsls	r4, r2, #3
 8004a0c:	4622      	mov	r2, r4
 8004a0e:	462b      	mov	r3, r5
 8004a10:	1814      	adds	r4, r2, r0
 8004a12:	653c      	str	r4, [r7, #80]	; 0x50
 8004a14:	414b      	adcs	r3, r1
 8004a16:	657b      	str	r3, [r7, #84]	; 0x54
 8004a18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	461a      	mov	r2, r3
 8004a1e:	f04f 0300 	mov.w	r3, #0
 8004a22:	1891      	adds	r1, r2, r2
 8004a24:	61b9      	str	r1, [r7, #24]
 8004a26:	415b      	adcs	r3, r3
 8004a28:	61fb      	str	r3, [r7, #28]
 8004a2a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a2e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8004a32:	f7fc f8bf 	bl	8000bb4 <__aeabi_uldivmod>
 8004a36:	4602      	mov	r2, r0
 8004a38:	460b      	mov	r3, r1
 8004a3a:	4b6c      	ldr	r3, [pc, #432]	; (8004bec <UART_SetConfig+0x38c>)
 8004a3c:	fba3 1302 	umull	r1, r3, r3, r2
 8004a40:	095b      	lsrs	r3, r3, #5
 8004a42:	2164      	movs	r1, #100	; 0x64
 8004a44:	fb01 f303 	mul.w	r3, r1, r3
 8004a48:	1ad3      	subs	r3, r2, r3
 8004a4a:	00db      	lsls	r3, r3, #3
 8004a4c:	3332      	adds	r3, #50	; 0x32
 8004a4e:	4a67      	ldr	r2, [pc, #412]	; (8004bec <UART_SetConfig+0x38c>)
 8004a50:	fba2 2303 	umull	r2, r3, r2, r3
 8004a54:	095b      	lsrs	r3, r3, #5
 8004a56:	f003 0207 	and.w	r2, r3, #7
 8004a5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4432      	add	r2, r6
 8004a60:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004a62:	e0b9      	b.n	8004bd8 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a64:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a66:	461c      	mov	r4, r3
 8004a68:	f04f 0500 	mov.w	r5, #0
 8004a6c:	4622      	mov	r2, r4
 8004a6e:	462b      	mov	r3, r5
 8004a70:	1891      	adds	r1, r2, r2
 8004a72:	6139      	str	r1, [r7, #16]
 8004a74:	415b      	adcs	r3, r3
 8004a76:	617b      	str	r3, [r7, #20]
 8004a78:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004a7c:	1912      	adds	r2, r2, r4
 8004a7e:	eb45 0303 	adc.w	r3, r5, r3
 8004a82:	f04f 0000 	mov.w	r0, #0
 8004a86:	f04f 0100 	mov.w	r1, #0
 8004a8a:	00d9      	lsls	r1, r3, #3
 8004a8c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004a90:	00d0      	lsls	r0, r2, #3
 8004a92:	4602      	mov	r2, r0
 8004a94:	460b      	mov	r3, r1
 8004a96:	eb12 0804 	adds.w	r8, r2, r4
 8004a9a:	eb43 0905 	adc.w	r9, r3, r5
 8004a9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f04f 0100 	mov.w	r1, #0
 8004aa8:	f04f 0200 	mov.w	r2, #0
 8004aac:	f04f 0300 	mov.w	r3, #0
 8004ab0:	008b      	lsls	r3, r1, #2
 8004ab2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004ab6:	0082      	lsls	r2, r0, #2
 8004ab8:	4640      	mov	r0, r8
 8004aba:	4649      	mov	r1, r9
 8004abc:	f7fc f87a 	bl	8000bb4 <__aeabi_uldivmod>
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	460b      	mov	r3, r1
 8004ac4:	4b49      	ldr	r3, [pc, #292]	; (8004bec <UART_SetConfig+0x38c>)
 8004ac6:	fba3 2302 	umull	r2, r3, r3, r2
 8004aca:	095b      	lsrs	r3, r3, #5
 8004acc:	011e      	lsls	r6, r3, #4
 8004ace:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f04f 0100 	mov.w	r1, #0
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	460b      	mov	r3, r1
 8004ada:	1894      	adds	r4, r2, r2
 8004adc:	60bc      	str	r4, [r7, #8]
 8004ade:	415b      	adcs	r3, r3
 8004ae0:	60fb      	str	r3, [r7, #12]
 8004ae2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ae6:	1812      	adds	r2, r2, r0
 8004ae8:	eb41 0303 	adc.w	r3, r1, r3
 8004aec:	f04f 0400 	mov.w	r4, #0
 8004af0:	f04f 0500 	mov.w	r5, #0
 8004af4:	00dd      	lsls	r5, r3, #3
 8004af6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004afa:	00d4      	lsls	r4, r2, #3
 8004afc:	4622      	mov	r2, r4
 8004afe:	462b      	mov	r3, r5
 8004b00:	1814      	adds	r4, r2, r0
 8004b02:	64bc      	str	r4, [r7, #72]	; 0x48
 8004b04:	414b      	adcs	r3, r1
 8004b06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	f04f 0100 	mov.w	r1, #0
 8004b12:	f04f 0200 	mov.w	r2, #0
 8004b16:	f04f 0300 	mov.w	r3, #0
 8004b1a:	008b      	lsls	r3, r1, #2
 8004b1c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004b20:	0082      	lsls	r2, r0, #2
 8004b22:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004b26:	f7fc f845 	bl	8000bb4 <__aeabi_uldivmod>
 8004b2a:	4602      	mov	r2, r0
 8004b2c:	460b      	mov	r3, r1
 8004b2e:	4b2f      	ldr	r3, [pc, #188]	; (8004bec <UART_SetConfig+0x38c>)
 8004b30:	fba3 1302 	umull	r1, r3, r3, r2
 8004b34:	095b      	lsrs	r3, r3, #5
 8004b36:	2164      	movs	r1, #100	; 0x64
 8004b38:	fb01 f303 	mul.w	r3, r1, r3
 8004b3c:	1ad3      	subs	r3, r2, r3
 8004b3e:	011b      	lsls	r3, r3, #4
 8004b40:	3332      	adds	r3, #50	; 0x32
 8004b42:	4a2a      	ldr	r2, [pc, #168]	; (8004bec <UART_SetConfig+0x38c>)
 8004b44:	fba2 2303 	umull	r2, r3, r2, r3
 8004b48:	095b      	lsrs	r3, r3, #5
 8004b4a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b4e:	441e      	add	r6, r3
 8004b50:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004b52:	4618      	mov	r0, r3
 8004b54:	f04f 0100 	mov.w	r1, #0
 8004b58:	4602      	mov	r2, r0
 8004b5a:	460b      	mov	r3, r1
 8004b5c:	1894      	adds	r4, r2, r2
 8004b5e:	603c      	str	r4, [r7, #0]
 8004b60:	415b      	adcs	r3, r3
 8004b62:	607b      	str	r3, [r7, #4]
 8004b64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b68:	1812      	adds	r2, r2, r0
 8004b6a:	eb41 0303 	adc.w	r3, r1, r3
 8004b6e:	f04f 0400 	mov.w	r4, #0
 8004b72:	f04f 0500 	mov.w	r5, #0
 8004b76:	00dd      	lsls	r5, r3, #3
 8004b78:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004b7c:	00d4      	lsls	r4, r2, #3
 8004b7e:	4622      	mov	r2, r4
 8004b80:	462b      	mov	r3, r5
 8004b82:	eb12 0a00 	adds.w	sl, r2, r0
 8004b86:	eb43 0b01 	adc.w	fp, r3, r1
 8004b8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f04f 0100 	mov.w	r1, #0
 8004b94:	f04f 0200 	mov.w	r2, #0
 8004b98:	f04f 0300 	mov.w	r3, #0
 8004b9c:	008b      	lsls	r3, r1, #2
 8004b9e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004ba2:	0082      	lsls	r2, r0, #2
 8004ba4:	4650      	mov	r0, sl
 8004ba6:	4659      	mov	r1, fp
 8004ba8:	f7fc f804 	bl	8000bb4 <__aeabi_uldivmod>
 8004bac:	4602      	mov	r2, r0
 8004bae:	460b      	mov	r3, r1
 8004bb0:	4b0e      	ldr	r3, [pc, #56]	; (8004bec <UART_SetConfig+0x38c>)
 8004bb2:	fba3 1302 	umull	r1, r3, r3, r2
 8004bb6:	095b      	lsrs	r3, r3, #5
 8004bb8:	2164      	movs	r1, #100	; 0x64
 8004bba:	fb01 f303 	mul.w	r3, r1, r3
 8004bbe:	1ad3      	subs	r3, r2, r3
 8004bc0:	011b      	lsls	r3, r3, #4
 8004bc2:	3332      	adds	r3, #50	; 0x32
 8004bc4:	4a09      	ldr	r2, [pc, #36]	; (8004bec <UART_SetConfig+0x38c>)
 8004bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8004bca:	095b      	lsrs	r3, r3, #5
 8004bcc:	f003 020f 	and.w	r2, r3, #15
 8004bd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4432      	add	r2, r6
 8004bd6:	609a      	str	r2, [r3, #8]
}
 8004bd8:	bf00      	nop
 8004bda:	377c      	adds	r7, #124	; 0x7c
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004be2:	bf00      	nop
 8004be4:	40011000 	.word	0x40011000
 8004be8:	40011400 	.word	0x40011400
 8004bec:	51eb851f 	.word	0x51eb851f

08004bf0 <__libc_init_array>:
 8004bf0:	b570      	push	{r4, r5, r6, lr}
 8004bf2:	4d0d      	ldr	r5, [pc, #52]	; (8004c28 <__libc_init_array+0x38>)
 8004bf4:	4c0d      	ldr	r4, [pc, #52]	; (8004c2c <__libc_init_array+0x3c>)
 8004bf6:	1b64      	subs	r4, r4, r5
 8004bf8:	10a4      	asrs	r4, r4, #2
 8004bfa:	2600      	movs	r6, #0
 8004bfc:	42a6      	cmp	r6, r4
 8004bfe:	d109      	bne.n	8004c14 <__libc_init_array+0x24>
 8004c00:	4d0b      	ldr	r5, [pc, #44]	; (8004c30 <__libc_init_array+0x40>)
 8004c02:	4c0c      	ldr	r4, [pc, #48]	; (8004c34 <__libc_init_array+0x44>)
 8004c04:	f001 f882 	bl	8005d0c <_init>
 8004c08:	1b64      	subs	r4, r4, r5
 8004c0a:	10a4      	asrs	r4, r4, #2
 8004c0c:	2600      	movs	r6, #0
 8004c0e:	42a6      	cmp	r6, r4
 8004c10:	d105      	bne.n	8004c1e <__libc_init_array+0x2e>
 8004c12:	bd70      	pop	{r4, r5, r6, pc}
 8004c14:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c18:	4798      	blx	r3
 8004c1a:	3601      	adds	r6, #1
 8004c1c:	e7ee      	b.n	8004bfc <__libc_init_array+0xc>
 8004c1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c22:	4798      	blx	r3
 8004c24:	3601      	adds	r6, #1
 8004c26:	e7f2      	b.n	8004c0e <__libc_init_array+0x1e>
 8004c28:	08005f28 	.word	0x08005f28
 8004c2c:	08005f28 	.word	0x08005f28
 8004c30:	08005f28 	.word	0x08005f28
 8004c34:	08005f2c 	.word	0x08005f2c

08004c38 <memset>:
 8004c38:	4402      	add	r2, r0
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d100      	bne.n	8004c42 <memset+0xa>
 8004c40:	4770      	bx	lr
 8004c42:	f803 1b01 	strb.w	r1, [r3], #1
 8004c46:	e7f9      	b.n	8004c3c <memset+0x4>

08004c48 <tan>:
 8004c48:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004c4a:	ec53 2b10 	vmov	r2, r3, d0
 8004c4e:	4814      	ldr	r0, [pc, #80]	; (8004ca0 <tan+0x58>)
 8004c50:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8004c54:	4281      	cmp	r1, r0
 8004c56:	dc05      	bgt.n	8004c64 <tan+0x1c>
 8004c58:	ed9f 1b0f 	vldr	d1, [pc, #60]	; 8004c98 <tan+0x50>
 8004c5c:	2001      	movs	r0, #1
 8004c5e:	f000 fd6f 	bl	8005740 <__kernel_tan>
 8004c62:	e009      	b.n	8004c78 <tan+0x30>
 8004c64:	480f      	ldr	r0, [pc, #60]	; (8004ca4 <tan+0x5c>)
 8004c66:	4281      	cmp	r1, r0
 8004c68:	dd09      	ble.n	8004c7e <tan+0x36>
 8004c6a:	ee10 0a10 	vmov	r0, s0
 8004c6e:	4619      	mov	r1, r3
 8004c70:	f7fb fab6 	bl	80001e0 <__aeabi_dsub>
 8004c74:	ec41 0b10 	vmov	d0, r0, r1
 8004c78:	b005      	add	sp, #20
 8004c7a:	f85d fb04 	ldr.w	pc, [sp], #4
 8004c7e:	4668      	mov	r0, sp
 8004c80:	f000 f812 	bl	8004ca8 <__ieee754_rem_pio2>
 8004c84:	0040      	lsls	r0, r0, #1
 8004c86:	f000 0002 	and.w	r0, r0, #2
 8004c8a:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004c8e:	ed9d 0b00 	vldr	d0, [sp]
 8004c92:	f1c0 0001 	rsb	r0, r0, #1
 8004c96:	e7e2      	b.n	8004c5e <tan+0x16>
	...
 8004ca0:	3fe921fb 	.word	0x3fe921fb
 8004ca4:	7fefffff 	.word	0x7fefffff

08004ca8 <__ieee754_rem_pio2>:
 8004ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cac:	ed2d 8b02 	vpush	{d8}
 8004cb0:	ec55 4b10 	vmov	r4, r5, d0
 8004cb4:	4bca      	ldr	r3, [pc, #808]	; (8004fe0 <__ieee754_rem_pio2+0x338>)
 8004cb6:	b08b      	sub	sp, #44	; 0x2c
 8004cb8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8004cbc:	4598      	cmp	r8, r3
 8004cbe:	4682      	mov	sl, r0
 8004cc0:	9502      	str	r5, [sp, #8]
 8004cc2:	dc08      	bgt.n	8004cd6 <__ieee754_rem_pio2+0x2e>
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	ed80 0b00 	vstr	d0, [r0]
 8004ccc:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8004cd0:	f04f 0b00 	mov.w	fp, #0
 8004cd4:	e028      	b.n	8004d28 <__ieee754_rem_pio2+0x80>
 8004cd6:	4bc3      	ldr	r3, [pc, #780]	; (8004fe4 <__ieee754_rem_pio2+0x33c>)
 8004cd8:	4598      	cmp	r8, r3
 8004cda:	dc78      	bgt.n	8004dce <__ieee754_rem_pio2+0x126>
 8004cdc:	9b02      	ldr	r3, [sp, #8]
 8004cde:	4ec2      	ldr	r6, [pc, #776]	; (8004fe8 <__ieee754_rem_pio2+0x340>)
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	ee10 0a10 	vmov	r0, s0
 8004ce6:	a3b0      	add	r3, pc, #704	; (adr r3, 8004fa8 <__ieee754_rem_pio2+0x300>)
 8004ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cec:	4629      	mov	r1, r5
 8004cee:	dd39      	ble.n	8004d64 <__ieee754_rem_pio2+0xbc>
 8004cf0:	f7fb fa76 	bl	80001e0 <__aeabi_dsub>
 8004cf4:	45b0      	cmp	r8, r6
 8004cf6:	4604      	mov	r4, r0
 8004cf8:	460d      	mov	r5, r1
 8004cfa:	d01b      	beq.n	8004d34 <__ieee754_rem_pio2+0x8c>
 8004cfc:	a3ac      	add	r3, pc, #688	; (adr r3, 8004fb0 <__ieee754_rem_pio2+0x308>)
 8004cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d02:	f7fb fa6d 	bl	80001e0 <__aeabi_dsub>
 8004d06:	4602      	mov	r2, r0
 8004d08:	460b      	mov	r3, r1
 8004d0a:	e9ca 2300 	strd	r2, r3, [sl]
 8004d0e:	4620      	mov	r0, r4
 8004d10:	4629      	mov	r1, r5
 8004d12:	f7fb fa65 	bl	80001e0 <__aeabi_dsub>
 8004d16:	a3a6      	add	r3, pc, #664	; (adr r3, 8004fb0 <__ieee754_rem_pio2+0x308>)
 8004d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d1c:	f7fb fa60 	bl	80001e0 <__aeabi_dsub>
 8004d20:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8004d24:	f04f 0b01 	mov.w	fp, #1
 8004d28:	4658      	mov	r0, fp
 8004d2a:	b00b      	add	sp, #44	; 0x2c
 8004d2c:	ecbd 8b02 	vpop	{d8}
 8004d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d34:	a3a0      	add	r3, pc, #640	; (adr r3, 8004fb8 <__ieee754_rem_pio2+0x310>)
 8004d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d3a:	f7fb fa51 	bl	80001e0 <__aeabi_dsub>
 8004d3e:	a3a0      	add	r3, pc, #640	; (adr r3, 8004fc0 <__ieee754_rem_pio2+0x318>)
 8004d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d44:	4604      	mov	r4, r0
 8004d46:	460d      	mov	r5, r1
 8004d48:	f7fb fa4a 	bl	80001e0 <__aeabi_dsub>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	460b      	mov	r3, r1
 8004d50:	e9ca 2300 	strd	r2, r3, [sl]
 8004d54:	4620      	mov	r0, r4
 8004d56:	4629      	mov	r1, r5
 8004d58:	f7fb fa42 	bl	80001e0 <__aeabi_dsub>
 8004d5c:	a398      	add	r3, pc, #608	; (adr r3, 8004fc0 <__ieee754_rem_pio2+0x318>)
 8004d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d62:	e7db      	b.n	8004d1c <__ieee754_rem_pio2+0x74>
 8004d64:	f7fb fa3e 	bl	80001e4 <__adddf3>
 8004d68:	45b0      	cmp	r8, r6
 8004d6a:	4604      	mov	r4, r0
 8004d6c:	460d      	mov	r5, r1
 8004d6e:	d016      	beq.n	8004d9e <__ieee754_rem_pio2+0xf6>
 8004d70:	a38f      	add	r3, pc, #572	; (adr r3, 8004fb0 <__ieee754_rem_pio2+0x308>)
 8004d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d76:	f7fb fa35 	bl	80001e4 <__adddf3>
 8004d7a:	4602      	mov	r2, r0
 8004d7c:	460b      	mov	r3, r1
 8004d7e:	e9ca 2300 	strd	r2, r3, [sl]
 8004d82:	4620      	mov	r0, r4
 8004d84:	4629      	mov	r1, r5
 8004d86:	f7fb fa2b 	bl	80001e0 <__aeabi_dsub>
 8004d8a:	a389      	add	r3, pc, #548	; (adr r3, 8004fb0 <__ieee754_rem_pio2+0x308>)
 8004d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d90:	f7fb fa28 	bl	80001e4 <__adddf3>
 8004d94:	f04f 3bff 	mov.w	fp, #4294967295
 8004d98:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8004d9c:	e7c4      	b.n	8004d28 <__ieee754_rem_pio2+0x80>
 8004d9e:	a386      	add	r3, pc, #536	; (adr r3, 8004fb8 <__ieee754_rem_pio2+0x310>)
 8004da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004da4:	f7fb fa1e 	bl	80001e4 <__adddf3>
 8004da8:	a385      	add	r3, pc, #532	; (adr r3, 8004fc0 <__ieee754_rem_pio2+0x318>)
 8004daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dae:	4604      	mov	r4, r0
 8004db0:	460d      	mov	r5, r1
 8004db2:	f7fb fa17 	bl	80001e4 <__adddf3>
 8004db6:	4602      	mov	r2, r0
 8004db8:	460b      	mov	r3, r1
 8004dba:	e9ca 2300 	strd	r2, r3, [sl]
 8004dbe:	4620      	mov	r0, r4
 8004dc0:	4629      	mov	r1, r5
 8004dc2:	f7fb fa0d 	bl	80001e0 <__aeabi_dsub>
 8004dc6:	a37e      	add	r3, pc, #504	; (adr r3, 8004fc0 <__ieee754_rem_pio2+0x318>)
 8004dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dcc:	e7e0      	b.n	8004d90 <__ieee754_rem_pio2+0xe8>
 8004dce:	4b87      	ldr	r3, [pc, #540]	; (8004fec <__ieee754_rem_pio2+0x344>)
 8004dd0:	4598      	cmp	r8, r3
 8004dd2:	f300 80d9 	bgt.w	8004f88 <__ieee754_rem_pio2+0x2e0>
 8004dd6:	f000 fe87 	bl	8005ae8 <fabs>
 8004dda:	ec55 4b10 	vmov	r4, r5, d0
 8004dde:	ee10 0a10 	vmov	r0, s0
 8004de2:	a379      	add	r3, pc, #484	; (adr r3, 8004fc8 <__ieee754_rem_pio2+0x320>)
 8004de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de8:	4629      	mov	r1, r5
 8004dea:	f7fb fbb1 	bl	8000550 <__aeabi_dmul>
 8004dee:	4b80      	ldr	r3, [pc, #512]	; (8004ff0 <__ieee754_rem_pio2+0x348>)
 8004df0:	2200      	movs	r2, #0
 8004df2:	f7fb f9f7 	bl	80001e4 <__adddf3>
 8004df6:	f7fb fe45 	bl	8000a84 <__aeabi_d2iz>
 8004dfa:	4683      	mov	fp, r0
 8004dfc:	f7fb fb3e 	bl	800047c <__aeabi_i2d>
 8004e00:	4602      	mov	r2, r0
 8004e02:	460b      	mov	r3, r1
 8004e04:	ec43 2b18 	vmov	d8, r2, r3
 8004e08:	a367      	add	r3, pc, #412	; (adr r3, 8004fa8 <__ieee754_rem_pio2+0x300>)
 8004e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e0e:	f7fb fb9f 	bl	8000550 <__aeabi_dmul>
 8004e12:	4602      	mov	r2, r0
 8004e14:	460b      	mov	r3, r1
 8004e16:	4620      	mov	r0, r4
 8004e18:	4629      	mov	r1, r5
 8004e1a:	f7fb f9e1 	bl	80001e0 <__aeabi_dsub>
 8004e1e:	a364      	add	r3, pc, #400	; (adr r3, 8004fb0 <__ieee754_rem_pio2+0x308>)
 8004e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e24:	4606      	mov	r6, r0
 8004e26:	460f      	mov	r7, r1
 8004e28:	ec51 0b18 	vmov	r0, r1, d8
 8004e2c:	f7fb fb90 	bl	8000550 <__aeabi_dmul>
 8004e30:	f1bb 0f1f 	cmp.w	fp, #31
 8004e34:	4604      	mov	r4, r0
 8004e36:	460d      	mov	r5, r1
 8004e38:	dc0d      	bgt.n	8004e56 <__ieee754_rem_pio2+0x1ae>
 8004e3a:	4b6e      	ldr	r3, [pc, #440]	; (8004ff4 <__ieee754_rem_pio2+0x34c>)
 8004e3c:	f10b 32ff 	add.w	r2, fp, #4294967295
 8004e40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e44:	4543      	cmp	r3, r8
 8004e46:	d006      	beq.n	8004e56 <__ieee754_rem_pio2+0x1ae>
 8004e48:	4622      	mov	r2, r4
 8004e4a:	462b      	mov	r3, r5
 8004e4c:	4630      	mov	r0, r6
 8004e4e:	4639      	mov	r1, r7
 8004e50:	f7fb f9c6 	bl	80001e0 <__aeabi_dsub>
 8004e54:	e00f      	b.n	8004e76 <__ieee754_rem_pio2+0x1ce>
 8004e56:	462b      	mov	r3, r5
 8004e58:	4622      	mov	r2, r4
 8004e5a:	4630      	mov	r0, r6
 8004e5c:	4639      	mov	r1, r7
 8004e5e:	f7fb f9bf 	bl	80001e0 <__aeabi_dsub>
 8004e62:	ea4f 5328 	mov.w	r3, r8, asr #20
 8004e66:	9303      	str	r3, [sp, #12]
 8004e68:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004e6c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8004e70:	f1b8 0f10 	cmp.w	r8, #16
 8004e74:	dc02      	bgt.n	8004e7c <__ieee754_rem_pio2+0x1d4>
 8004e76:	e9ca 0100 	strd	r0, r1, [sl]
 8004e7a:	e039      	b.n	8004ef0 <__ieee754_rem_pio2+0x248>
 8004e7c:	a34e      	add	r3, pc, #312	; (adr r3, 8004fb8 <__ieee754_rem_pio2+0x310>)
 8004e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e82:	ec51 0b18 	vmov	r0, r1, d8
 8004e86:	f7fb fb63 	bl	8000550 <__aeabi_dmul>
 8004e8a:	4604      	mov	r4, r0
 8004e8c:	460d      	mov	r5, r1
 8004e8e:	4602      	mov	r2, r0
 8004e90:	460b      	mov	r3, r1
 8004e92:	4630      	mov	r0, r6
 8004e94:	4639      	mov	r1, r7
 8004e96:	f7fb f9a3 	bl	80001e0 <__aeabi_dsub>
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	460b      	mov	r3, r1
 8004e9e:	4680      	mov	r8, r0
 8004ea0:	4689      	mov	r9, r1
 8004ea2:	4630      	mov	r0, r6
 8004ea4:	4639      	mov	r1, r7
 8004ea6:	f7fb f99b 	bl	80001e0 <__aeabi_dsub>
 8004eaa:	4622      	mov	r2, r4
 8004eac:	462b      	mov	r3, r5
 8004eae:	f7fb f997 	bl	80001e0 <__aeabi_dsub>
 8004eb2:	a343      	add	r3, pc, #268	; (adr r3, 8004fc0 <__ieee754_rem_pio2+0x318>)
 8004eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eb8:	4604      	mov	r4, r0
 8004eba:	460d      	mov	r5, r1
 8004ebc:	ec51 0b18 	vmov	r0, r1, d8
 8004ec0:	f7fb fb46 	bl	8000550 <__aeabi_dmul>
 8004ec4:	4622      	mov	r2, r4
 8004ec6:	462b      	mov	r3, r5
 8004ec8:	f7fb f98a 	bl	80001e0 <__aeabi_dsub>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	460b      	mov	r3, r1
 8004ed0:	4604      	mov	r4, r0
 8004ed2:	460d      	mov	r5, r1
 8004ed4:	4640      	mov	r0, r8
 8004ed6:	4649      	mov	r1, r9
 8004ed8:	f7fb f982 	bl	80001e0 <__aeabi_dsub>
 8004edc:	9a03      	ldr	r2, [sp, #12]
 8004ede:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004ee2:	1ad3      	subs	r3, r2, r3
 8004ee4:	2b31      	cmp	r3, #49	; 0x31
 8004ee6:	dc24      	bgt.n	8004f32 <__ieee754_rem_pio2+0x28a>
 8004ee8:	e9ca 0100 	strd	r0, r1, [sl]
 8004eec:	4646      	mov	r6, r8
 8004eee:	464f      	mov	r7, r9
 8004ef0:	e9da 8900 	ldrd	r8, r9, [sl]
 8004ef4:	4630      	mov	r0, r6
 8004ef6:	4642      	mov	r2, r8
 8004ef8:	464b      	mov	r3, r9
 8004efa:	4639      	mov	r1, r7
 8004efc:	f7fb f970 	bl	80001e0 <__aeabi_dsub>
 8004f00:	462b      	mov	r3, r5
 8004f02:	4622      	mov	r2, r4
 8004f04:	f7fb f96c 	bl	80001e0 <__aeabi_dsub>
 8004f08:	9b02      	ldr	r3, [sp, #8]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8004f10:	f6bf af0a 	bge.w	8004d28 <__ieee754_rem_pio2+0x80>
 8004f14:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8004f18:	f8ca 3004 	str.w	r3, [sl, #4]
 8004f1c:	f8ca 8000 	str.w	r8, [sl]
 8004f20:	f8ca 0008 	str.w	r0, [sl, #8]
 8004f24:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004f28:	f8ca 300c 	str.w	r3, [sl, #12]
 8004f2c:	f1cb 0b00 	rsb	fp, fp, #0
 8004f30:	e6fa      	b.n	8004d28 <__ieee754_rem_pio2+0x80>
 8004f32:	a327      	add	r3, pc, #156	; (adr r3, 8004fd0 <__ieee754_rem_pio2+0x328>)
 8004f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f38:	ec51 0b18 	vmov	r0, r1, d8
 8004f3c:	f7fb fb08 	bl	8000550 <__aeabi_dmul>
 8004f40:	4604      	mov	r4, r0
 8004f42:	460d      	mov	r5, r1
 8004f44:	4602      	mov	r2, r0
 8004f46:	460b      	mov	r3, r1
 8004f48:	4640      	mov	r0, r8
 8004f4a:	4649      	mov	r1, r9
 8004f4c:	f7fb f948 	bl	80001e0 <__aeabi_dsub>
 8004f50:	4602      	mov	r2, r0
 8004f52:	460b      	mov	r3, r1
 8004f54:	4606      	mov	r6, r0
 8004f56:	460f      	mov	r7, r1
 8004f58:	4640      	mov	r0, r8
 8004f5a:	4649      	mov	r1, r9
 8004f5c:	f7fb f940 	bl	80001e0 <__aeabi_dsub>
 8004f60:	4622      	mov	r2, r4
 8004f62:	462b      	mov	r3, r5
 8004f64:	f7fb f93c 	bl	80001e0 <__aeabi_dsub>
 8004f68:	a31b      	add	r3, pc, #108	; (adr r3, 8004fd8 <__ieee754_rem_pio2+0x330>)
 8004f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f6e:	4604      	mov	r4, r0
 8004f70:	460d      	mov	r5, r1
 8004f72:	ec51 0b18 	vmov	r0, r1, d8
 8004f76:	f7fb faeb 	bl	8000550 <__aeabi_dmul>
 8004f7a:	4622      	mov	r2, r4
 8004f7c:	462b      	mov	r3, r5
 8004f7e:	f7fb f92f 	bl	80001e0 <__aeabi_dsub>
 8004f82:	4604      	mov	r4, r0
 8004f84:	460d      	mov	r5, r1
 8004f86:	e75f      	b.n	8004e48 <__ieee754_rem_pio2+0x1a0>
 8004f88:	4b1b      	ldr	r3, [pc, #108]	; (8004ff8 <__ieee754_rem_pio2+0x350>)
 8004f8a:	4598      	cmp	r8, r3
 8004f8c:	dd36      	ble.n	8004ffc <__ieee754_rem_pio2+0x354>
 8004f8e:	ee10 2a10 	vmov	r2, s0
 8004f92:	462b      	mov	r3, r5
 8004f94:	4620      	mov	r0, r4
 8004f96:	4629      	mov	r1, r5
 8004f98:	f7fb f922 	bl	80001e0 <__aeabi_dsub>
 8004f9c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8004fa0:	e9ca 0100 	strd	r0, r1, [sl]
 8004fa4:	e694      	b.n	8004cd0 <__ieee754_rem_pio2+0x28>
 8004fa6:	bf00      	nop
 8004fa8:	54400000 	.word	0x54400000
 8004fac:	3ff921fb 	.word	0x3ff921fb
 8004fb0:	1a626331 	.word	0x1a626331
 8004fb4:	3dd0b461 	.word	0x3dd0b461
 8004fb8:	1a600000 	.word	0x1a600000
 8004fbc:	3dd0b461 	.word	0x3dd0b461
 8004fc0:	2e037073 	.word	0x2e037073
 8004fc4:	3ba3198a 	.word	0x3ba3198a
 8004fc8:	6dc9c883 	.word	0x6dc9c883
 8004fcc:	3fe45f30 	.word	0x3fe45f30
 8004fd0:	2e000000 	.word	0x2e000000
 8004fd4:	3ba3198a 	.word	0x3ba3198a
 8004fd8:	252049c1 	.word	0x252049c1
 8004fdc:	397b839a 	.word	0x397b839a
 8004fe0:	3fe921fb 	.word	0x3fe921fb
 8004fe4:	4002d97b 	.word	0x4002d97b
 8004fe8:	3ff921fb 	.word	0x3ff921fb
 8004fec:	413921fb 	.word	0x413921fb
 8004ff0:	3fe00000 	.word	0x3fe00000
 8004ff4:	08005d48 	.word	0x08005d48
 8004ff8:	7fefffff 	.word	0x7fefffff
 8004ffc:	ea4f 5428 	mov.w	r4, r8, asr #20
 8005000:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8005004:	ee10 0a10 	vmov	r0, s0
 8005008:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800500c:	ee10 6a10 	vmov	r6, s0
 8005010:	460f      	mov	r7, r1
 8005012:	f7fb fd37 	bl	8000a84 <__aeabi_d2iz>
 8005016:	f7fb fa31 	bl	800047c <__aeabi_i2d>
 800501a:	4602      	mov	r2, r0
 800501c:	460b      	mov	r3, r1
 800501e:	4630      	mov	r0, r6
 8005020:	4639      	mov	r1, r7
 8005022:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005026:	f7fb f8db 	bl	80001e0 <__aeabi_dsub>
 800502a:	4b22      	ldr	r3, [pc, #136]	; (80050b4 <__ieee754_rem_pio2+0x40c>)
 800502c:	2200      	movs	r2, #0
 800502e:	f7fb fa8f 	bl	8000550 <__aeabi_dmul>
 8005032:	460f      	mov	r7, r1
 8005034:	4606      	mov	r6, r0
 8005036:	f7fb fd25 	bl	8000a84 <__aeabi_d2iz>
 800503a:	f7fb fa1f 	bl	800047c <__aeabi_i2d>
 800503e:	4602      	mov	r2, r0
 8005040:	460b      	mov	r3, r1
 8005042:	4630      	mov	r0, r6
 8005044:	4639      	mov	r1, r7
 8005046:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800504a:	f7fb f8c9 	bl	80001e0 <__aeabi_dsub>
 800504e:	4b19      	ldr	r3, [pc, #100]	; (80050b4 <__ieee754_rem_pio2+0x40c>)
 8005050:	2200      	movs	r2, #0
 8005052:	f7fb fa7d 	bl	8000550 <__aeabi_dmul>
 8005056:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800505a:	ad04      	add	r5, sp, #16
 800505c:	f04f 0803 	mov.w	r8, #3
 8005060:	46a9      	mov	r9, r5
 8005062:	2600      	movs	r6, #0
 8005064:	2700      	movs	r7, #0
 8005066:	4632      	mov	r2, r6
 8005068:	463b      	mov	r3, r7
 800506a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800506e:	46c3      	mov	fp, r8
 8005070:	3d08      	subs	r5, #8
 8005072:	f108 38ff 	add.w	r8, r8, #4294967295
 8005076:	f7fb fcd3 	bl	8000a20 <__aeabi_dcmpeq>
 800507a:	2800      	cmp	r0, #0
 800507c:	d1f3      	bne.n	8005066 <__ieee754_rem_pio2+0x3be>
 800507e:	4b0e      	ldr	r3, [pc, #56]	; (80050b8 <__ieee754_rem_pio2+0x410>)
 8005080:	9301      	str	r3, [sp, #4]
 8005082:	2302      	movs	r3, #2
 8005084:	9300      	str	r3, [sp, #0]
 8005086:	4622      	mov	r2, r4
 8005088:	465b      	mov	r3, fp
 800508a:	4651      	mov	r1, sl
 800508c:	4648      	mov	r0, r9
 800508e:	f000 f817 	bl	80050c0 <__kernel_rem_pio2>
 8005092:	9b02      	ldr	r3, [sp, #8]
 8005094:	2b00      	cmp	r3, #0
 8005096:	4683      	mov	fp, r0
 8005098:	f6bf ae46 	bge.w	8004d28 <__ieee754_rem_pio2+0x80>
 800509c:	f8da 3004 	ldr.w	r3, [sl, #4]
 80050a0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80050a4:	f8ca 3004 	str.w	r3, [sl, #4]
 80050a8:	f8da 300c 	ldr.w	r3, [sl, #12]
 80050ac:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80050b0:	e73a      	b.n	8004f28 <__ieee754_rem_pio2+0x280>
 80050b2:	bf00      	nop
 80050b4:	41700000 	.word	0x41700000
 80050b8:	08005dc8 	.word	0x08005dc8
 80050bc:	00000000 	.word	0x00000000

080050c0 <__kernel_rem_pio2>:
 80050c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050c4:	ed2d 8b02 	vpush	{d8}
 80050c8:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 80050cc:	f112 0f14 	cmn.w	r2, #20
 80050d0:	9308      	str	r3, [sp, #32]
 80050d2:	9101      	str	r1, [sp, #4]
 80050d4:	4bc6      	ldr	r3, [pc, #792]	; (80053f0 <__kernel_rem_pio2+0x330>)
 80050d6:	99a4      	ldr	r1, [sp, #656]	; 0x290
 80050d8:	9009      	str	r0, [sp, #36]	; 0x24
 80050da:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80050de:	9304      	str	r3, [sp, #16]
 80050e0:	9b08      	ldr	r3, [sp, #32]
 80050e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80050e6:	bfa8      	it	ge
 80050e8:	1ed4      	subge	r4, r2, #3
 80050ea:	9306      	str	r3, [sp, #24]
 80050ec:	bfb2      	itee	lt
 80050ee:	2400      	movlt	r4, #0
 80050f0:	2318      	movge	r3, #24
 80050f2:	fb94 f4f3 	sdivge	r4, r4, r3
 80050f6:	f06f 0317 	mvn.w	r3, #23
 80050fa:	fb04 3303 	mla	r3, r4, r3, r3
 80050fe:	eb03 0a02 	add.w	sl, r3, r2
 8005102:	9b04      	ldr	r3, [sp, #16]
 8005104:	9a06      	ldr	r2, [sp, #24]
 8005106:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 80053e0 <__kernel_rem_pio2+0x320>
 800510a:	eb03 0802 	add.w	r8, r3, r2
 800510e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8005110:	1aa7      	subs	r7, r4, r2
 8005112:	ae20      	add	r6, sp, #128	; 0x80
 8005114:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8005118:	2500      	movs	r5, #0
 800511a:	4545      	cmp	r5, r8
 800511c:	dd18      	ble.n	8005150 <__kernel_rem_pio2+0x90>
 800511e:	9b08      	ldr	r3, [sp, #32]
 8005120:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8005124:	aa20      	add	r2, sp, #128	; 0x80
 8005126:	ed9f 8bae 	vldr	d8, [pc, #696]	; 80053e0 <__kernel_rem_pio2+0x320>
 800512a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800512e:	f1c3 0301 	rsb	r3, r3, #1
 8005132:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8005136:	9307      	str	r3, [sp, #28]
 8005138:	9b07      	ldr	r3, [sp, #28]
 800513a:	9a04      	ldr	r2, [sp, #16]
 800513c:	4443      	add	r3, r8
 800513e:	429a      	cmp	r2, r3
 8005140:	db2f      	blt.n	80051a2 <__kernel_rem_pio2+0xe2>
 8005142:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005146:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800514a:	462f      	mov	r7, r5
 800514c:	2600      	movs	r6, #0
 800514e:	e01b      	b.n	8005188 <__kernel_rem_pio2+0xc8>
 8005150:	42ef      	cmn	r7, r5
 8005152:	d407      	bmi.n	8005164 <__kernel_rem_pio2+0xa4>
 8005154:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8005158:	f7fb f990 	bl	800047c <__aeabi_i2d>
 800515c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8005160:	3501      	adds	r5, #1
 8005162:	e7da      	b.n	800511a <__kernel_rem_pio2+0x5a>
 8005164:	ec51 0b18 	vmov	r0, r1, d8
 8005168:	e7f8      	b.n	800515c <__kernel_rem_pio2+0x9c>
 800516a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800516e:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8005172:	f7fb f9ed 	bl	8000550 <__aeabi_dmul>
 8005176:	4602      	mov	r2, r0
 8005178:	460b      	mov	r3, r1
 800517a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800517e:	f7fb f831 	bl	80001e4 <__adddf3>
 8005182:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005186:	3601      	adds	r6, #1
 8005188:	9b06      	ldr	r3, [sp, #24]
 800518a:	429e      	cmp	r6, r3
 800518c:	f1a7 0708 	sub.w	r7, r7, #8
 8005190:	ddeb      	ble.n	800516a <__kernel_rem_pio2+0xaa>
 8005192:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005196:	3508      	adds	r5, #8
 8005198:	ecab 7b02 	vstmia	fp!, {d7}
 800519c:	f108 0801 	add.w	r8, r8, #1
 80051a0:	e7ca      	b.n	8005138 <__kernel_rem_pio2+0x78>
 80051a2:	9b04      	ldr	r3, [sp, #16]
 80051a4:	aa0c      	add	r2, sp, #48	; 0x30
 80051a6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80051aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80051ac:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80051ae:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80051b2:	9c04      	ldr	r4, [sp, #16]
 80051b4:	930a      	str	r3, [sp, #40]	; 0x28
 80051b6:	ab98      	add	r3, sp, #608	; 0x260
 80051b8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80051bc:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 80051c0:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 80051c4:	f8cd b008 	str.w	fp, [sp, #8]
 80051c8:	4625      	mov	r5, r4
 80051ca:	2d00      	cmp	r5, #0
 80051cc:	dc78      	bgt.n	80052c0 <__kernel_rem_pio2+0x200>
 80051ce:	ec47 6b10 	vmov	d0, r6, r7
 80051d2:	4650      	mov	r0, sl
 80051d4:	f000 fd14 	bl	8005c00 <scalbn>
 80051d8:	ec57 6b10 	vmov	r6, r7, d0
 80051dc:	2200      	movs	r2, #0
 80051de:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80051e2:	ee10 0a10 	vmov	r0, s0
 80051e6:	4639      	mov	r1, r7
 80051e8:	f7fb f9b2 	bl	8000550 <__aeabi_dmul>
 80051ec:	ec41 0b10 	vmov	d0, r0, r1
 80051f0:	f000 fc86 	bl	8005b00 <floor>
 80051f4:	4b7f      	ldr	r3, [pc, #508]	; (80053f4 <__kernel_rem_pio2+0x334>)
 80051f6:	ec51 0b10 	vmov	r0, r1, d0
 80051fa:	2200      	movs	r2, #0
 80051fc:	f7fb f9a8 	bl	8000550 <__aeabi_dmul>
 8005200:	4602      	mov	r2, r0
 8005202:	460b      	mov	r3, r1
 8005204:	4630      	mov	r0, r6
 8005206:	4639      	mov	r1, r7
 8005208:	f7fa ffea 	bl	80001e0 <__aeabi_dsub>
 800520c:	460f      	mov	r7, r1
 800520e:	4606      	mov	r6, r0
 8005210:	f7fb fc38 	bl	8000a84 <__aeabi_d2iz>
 8005214:	9007      	str	r0, [sp, #28]
 8005216:	f7fb f931 	bl	800047c <__aeabi_i2d>
 800521a:	4602      	mov	r2, r0
 800521c:	460b      	mov	r3, r1
 800521e:	4630      	mov	r0, r6
 8005220:	4639      	mov	r1, r7
 8005222:	f7fa ffdd 	bl	80001e0 <__aeabi_dsub>
 8005226:	f1ba 0f00 	cmp.w	sl, #0
 800522a:	4606      	mov	r6, r0
 800522c:	460f      	mov	r7, r1
 800522e:	dd70      	ble.n	8005312 <__kernel_rem_pio2+0x252>
 8005230:	1e62      	subs	r2, r4, #1
 8005232:	ab0c      	add	r3, sp, #48	; 0x30
 8005234:	9d07      	ldr	r5, [sp, #28]
 8005236:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800523a:	f1ca 0118 	rsb	r1, sl, #24
 800523e:	fa40 f301 	asr.w	r3, r0, r1
 8005242:	441d      	add	r5, r3
 8005244:	408b      	lsls	r3, r1
 8005246:	1ac0      	subs	r0, r0, r3
 8005248:	ab0c      	add	r3, sp, #48	; 0x30
 800524a:	9507      	str	r5, [sp, #28]
 800524c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8005250:	f1ca 0317 	rsb	r3, sl, #23
 8005254:	fa40 f303 	asr.w	r3, r0, r3
 8005258:	9302      	str	r3, [sp, #8]
 800525a:	9b02      	ldr	r3, [sp, #8]
 800525c:	2b00      	cmp	r3, #0
 800525e:	dd66      	ble.n	800532e <__kernel_rem_pio2+0x26e>
 8005260:	9b07      	ldr	r3, [sp, #28]
 8005262:	2200      	movs	r2, #0
 8005264:	3301      	adds	r3, #1
 8005266:	9307      	str	r3, [sp, #28]
 8005268:	4615      	mov	r5, r2
 800526a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800526e:	4294      	cmp	r4, r2
 8005270:	f300 8099 	bgt.w	80053a6 <__kernel_rem_pio2+0x2e6>
 8005274:	f1ba 0f00 	cmp.w	sl, #0
 8005278:	dd07      	ble.n	800528a <__kernel_rem_pio2+0x1ca>
 800527a:	f1ba 0f01 	cmp.w	sl, #1
 800527e:	f000 80a5 	beq.w	80053cc <__kernel_rem_pio2+0x30c>
 8005282:	f1ba 0f02 	cmp.w	sl, #2
 8005286:	f000 80c1 	beq.w	800540c <__kernel_rem_pio2+0x34c>
 800528a:	9b02      	ldr	r3, [sp, #8]
 800528c:	2b02      	cmp	r3, #2
 800528e:	d14e      	bne.n	800532e <__kernel_rem_pio2+0x26e>
 8005290:	4632      	mov	r2, r6
 8005292:	463b      	mov	r3, r7
 8005294:	4958      	ldr	r1, [pc, #352]	; (80053f8 <__kernel_rem_pio2+0x338>)
 8005296:	2000      	movs	r0, #0
 8005298:	f7fa ffa2 	bl	80001e0 <__aeabi_dsub>
 800529c:	4606      	mov	r6, r0
 800529e:	460f      	mov	r7, r1
 80052a0:	2d00      	cmp	r5, #0
 80052a2:	d044      	beq.n	800532e <__kernel_rem_pio2+0x26e>
 80052a4:	4650      	mov	r0, sl
 80052a6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80053e8 <__kernel_rem_pio2+0x328>
 80052aa:	f000 fca9 	bl	8005c00 <scalbn>
 80052ae:	4630      	mov	r0, r6
 80052b0:	4639      	mov	r1, r7
 80052b2:	ec53 2b10 	vmov	r2, r3, d0
 80052b6:	f7fa ff93 	bl	80001e0 <__aeabi_dsub>
 80052ba:	4606      	mov	r6, r0
 80052bc:	460f      	mov	r7, r1
 80052be:	e036      	b.n	800532e <__kernel_rem_pio2+0x26e>
 80052c0:	4b4e      	ldr	r3, [pc, #312]	; (80053fc <__kernel_rem_pio2+0x33c>)
 80052c2:	2200      	movs	r2, #0
 80052c4:	4630      	mov	r0, r6
 80052c6:	4639      	mov	r1, r7
 80052c8:	f7fb f942 	bl	8000550 <__aeabi_dmul>
 80052cc:	f7fb fbda 	bl	8000a84 <__aeabi_d2iz>
 80052d0:	f7fb f8d4 	bl	800047c <__aeabi_i2d>
 80052d4:	4b4a      	ldr	r3, [pc, #296]	; (8005400 <__kernel_rem_pio2+0x340>)
 80052d6:	2200      	movs	r2, #0
 80052d8:	4680      	mov	r8, r0
 80052da:	4689      	mov	r9, r1
 80052dc:	f7fb f938 	bl	8000550 <__aeabi_dmul>
 80052e0:	4602      	mov	r2, r0
 80052e2:	460b      	mov	r3, r1
 80052e4:	4630      	mov	r0, r6
 80052e6:	4639      	mov	r1, r7
 80052e8:	f7fa ff7a 	bl	80001e0 <__aeabi_dsub>
 80052ec:	f7fb fbca 	bl	8000a84 <__aeabi_d2iz>
 80052f0:	9b02      	ldr	r3, [sp, #8]
 80052f2:	f843 0b04 	str.w	r0, [r3], #4
 80052f6:	3d01      	subs	r5, #1
 80052f8:	9302      	str	r3, [sp, #8]
 80052fa:	ab70      	add	r3, sp, #448	; 0x1c0
 80052fc:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8005300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005304:	4640      	mov	r0, r8
 8005306:	4649      	mov	r1, r9
 8005308:	f7fa ff6c 	bl	80001e4 <__adddf3>
 800530c:	4606      	mov	r6, r0
 800530e:	460f      	mov	r7, r1
 8005310:	e75b      	b.n	80051ca <__kernel_rem_pio2+0x10a>
 8005312:	d105      	bne.n	8005320 <__kernel_rem_pio2+0x260>
 8005314:	1e63      	subs	r3, r4, #1
 8005316:	aa0c      	add	r2, sp, #48	; 0x30
 8005318:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800531c:	15c3      	asrs	r3, r0, #23
 800531e:	e79b      	b.n	8005258 <__kernel_rem_pio2+0x198>
 8005320:	4b38      	ldr	r3, [pc, #224]	; (8005404 <__kernel_rem_pio2+0x344>)
 8005322:	2200      	movs	r2, #0
 8005324:	f7fb fb9a 	bl	8000a5c <__aeabi_dcmpge>
 8005328:	2800      	cmp	r0, #0
 800532a:	d139      	bne.n	80053a0 <__kernel_rem_pio2+0x2e0>
 800532c:	9002      	str	r0, [sp, #8]
 800532e:	2200      	movs	r2, #0
 8005330:	2300      	movs	r3, #0
 8005332:	4630      	mov	r0, r6
 8005334:	4639      	mov	r1, r7
 8005336:	f7fb fb73 	bl	8000a20 <__aeabi_dcmpeq>
 800533a:	2800      	cmp	r0, #0
 800533c:	f000 80b4 	beq.w	80054a8 <__kernel_rem_pio2+0x3e8>
 8005340:	f104 3bff 	add.w	fp, r4, #4294967295
 8005344:	465b      	mov	r3, fp
 8005346:	2200      	movs	r2, #0
 8005348:	9904      	ldr	r1, [sp, #16]
 800534a:	428b      	cmp	r3, r1
 800534c:	da65      	bge.n	800541a <__kernel_rem_pio2+0x35a>
 800534e:	2a00      	cmp	r2, #0
 8005350:	d07b      	beq.n	800544a <__kernel_rem_pio2+0x38a>
 8005352:	ab0c      	add	r3, sp, #48	; 0x30
 8005354:	f1aa 0a18 	sub.w	sl, sl, #24
 8005358:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800535c:	2b00      	cmp	r3, #0
 800535e:	f000 80a0 	beq.w	80054a2 <__kernel_rem_pio2+0x3e2>
 8005362:	ed9f 0b21 	vldr	d0, [pc, #132]	; 80053e8 <__kernel_rem_pio2+0x328>
 8005366:	4650      	mov	r0, sl
 8005368:	f000 fc4a 	bl	8005c00 <scalbn>
 800536c:	4f23      	ldr	r7, [pc, #140]	; (80053fc <__kernel_rem_pio2+0x33c>)
 800536e:	ec55 4b10 	vmov	r4, r5, d0
 8005372:	46d8      	mov	r8, fp
 8005374:	2600      	movs	r6, #0
 8005376:	f1b8 0f00 	cmp.w	r8, #0
 800537a:	f280 80cf 	bge.w	800551c <__kernel_rem_pio2+0x45c>
 800537e:	ed9f 8b18 	vldr	d8, [pc, #96]	; 80053e0 <__kernel_rem_pio2+0x320>
 8005382:	465f      	mov	r7, fp
 8005384:	f04f 0800 	mov.w	r8, #0
 8005388:	2f00      	cmp	r7, #0
 800538a:	f2c0 80fd 	blt.w	8005588 <__kernel_rem_pio2+0x4c8>
 800538e:	ab70      	add	r3, sp, #448	; 0x1c0
 8005390:	f8df a074 	ldr.w	sl, [pc, #116]	; 8005408 <__kernel_rem_pio2+0x348>
 8005394:	ec55 4b18 	vmov	r4, r5, d8
 8005398:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 800539c:	2600      	movs	r6, #0
 800539e:	e0e5      	b.n	800556c <__kernel_rem_pio2+0x4ac>
 80053a0:	2302      	movs	r3, #2
 80053a2:	9302      	str	r3, [sp, #8]
 80053a4:	e75c      	b.n	8005260 <__kernel_rem_pio2+0x1a0>
 80053a6:	f8db 3000 	ldr.w	r3, [fp]
 80053aa:	b955      	cbnz	r5, 80053c2 <__kernel_rem_pio2+0x302>
 80053ac:	b123      	cbz	r3, 80053b8 <__kernel_rem_pio2+0x2f8>
 80053ae:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80053b2:	f8cb 3000 	str.w	r3, [fp]
 80053b6:	2301      	movs	r3, #1
 80053b8:	3201      	adds	r2, #1
 80053ba:	f10b 0b04 	add.w	fp, fp, #4
 80053be:	461d      	mov	r5, r3
 80053c0:	e755      	b.n	800526e <__kernel_rem_pio2+0x1ae>
 80053c2:	1acb      	subs	r3, r1, r3
 80053c4:	f8cb 3000 	str.w	r3, [fp]
 80053c8:	462b      	mov	r3, r5
 80053ca:	e7f5      	b.n	80053b8 <__kernel_rem_pio2+0x2f8>
 80053cc:	1e62      	subs	r2, r4, #1
 80053ce:	ab0c      	add	r3, sp, #48	; 0x30
 80053d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80053d4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80053d8:	a90c      	add	r1, sp, #48	; 0x30
 80053da:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80053de:	e754      	b.n	800528a <__kernel_rem_pio2+0x1ca>
	...
 80053ec:	3ff00000 	.word	0x3ff00000
 80053f0:	08005f10 	.word	0x08005f10
 80053f4:	40200000 	.word	0x40200000
 80053f8:	3ff00000 	.word	0x3ff00000
 80053fc:	3e700000 	.word	0x3e700000
 8005400:	41700000 	.word	0x41700000
 8005404:	3fe00000 	.word	0x3fe00000
 8005408:	08005ed0 	.word	0x08005ed0
 800540c:	1e62      	subs	r2, r4, #1
 800540e:	ab0c      	add	r3, sp, #48	; 0x30
 8005410:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005414:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005418:	e7de      	b.n	80053d8 <__kernel_rem_pio2+0x318>
 800541a:	a90c      	add	r1, sp, #48	; 0x30
 800541c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8005420:	3b01      	subs	r3, #1
 8005422:	430a      	orrs	r2, r1
 8005424:	e790      	b.n	8005348 <__kernel_rem_pio2+0x288>
 8005426:	3301      	adds	r3, #1
 8005428:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800542c:	2900      	cmp	r1, #0
 800542e:	d0fa      	beq.n	8005426 <__kernel_rem_pio2+0x366>
 8005430:	9a08      	ldr	r2, [sp, #32]
 8005432:	18e3      	adds	r3, r4, r3
 8005434:	18a6      	adds	r6, r4, r2
 8005436:	aa20      	add	r2, sp, #128	; 0x80
 8005438:	1c65      	adds	r5, r4, #1
 800543a:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800543e:	9302      	str	r3, [sp, #8]
 8005440:	9b02      	ldr	r3, [sp, #8]
 8005442:	42ab      	cmp	r3, r5
 8005444:	da04      	bge.n	8005450 <__kernel_rem_pio2+0x390>
 8005446:	461c      	mov	r4, r3
 8005448:	e6b5      	b.n	80051b6 <__kernel_rem_pio2+0xf6>
 800544a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800544c:	2301      	movs	r3, #1
 800544e:	e7eb      	b.n	8005428 <__kernel_rem_pio2+0x368>
 8005450:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005452:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005456:	f7fb f811 	bl	800047c <__aeabi_i2d>
 800545a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800545e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005460:	46b3      	mov	fp, r6
 8005462:	461c      	mov	r4, r3
 8005464:	2700      	movs	r7, #0
 8005466:	f04f 0800 	mov.w	r8, #0
 800546a:	f04f 0900 	mov.w	r9, #0
 800546e:	9b06      	ldr	r3, [sp, #24]
 8005470:	429f      	cmp	r7, r3
 8005472:	dd06      	ble.n	8005482 <__kernel_rem_pio2+0x3c2>
 8005474:	ab70      	add	r3, sp, #448	; 0x1c0
 8005476:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800547a:	e9c3 8900 	strd	r8, r9, [r3]
 800547e:	3501      	adds	r5, #1
 8005480:	e7de      	b.n	8005440 <__kernel_rem_pio2+0x380>
 8005482:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8005486:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800548a:	f7fb f861 	bl	8000550 <__aeabi_dmul>
 800548e:	4602      	mov	r2, r0
 8005490:	460b      	mov	r3, r1
 8005492:	4640      	mov	r0, r8
 8005494:	4649      	mov	r1, r9
 8005496:	f7fa fea5 	bl	80001e4 <__adddf3>
 800549a:	3701      	adds	r7, #1
 800549c:	4680      	mov	r8, r0
 800549e:	4689      	mov	r9, r1
 80054a0:	e7e5      	b.n	800546e <__kernel_rem_pio2+0x3ae>
 80054a2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80054a6:	e754      	b.n	8005352 <__kernel_rem_pio2+0x292>
 80054a8:	ec47 6b10 	vmov	d0, r6, r7
 80054ac:	f1ca 0000 	rsb	r0, sl, #0
 80054b0:	f000 fba6 	bl	8005c00 <scalbn>
 80054b4:	ec57 6b10 	vmov	r6, r7, d0
 80054b8:	4b9f      	ldr	r3, [pc, #636]	; (8005738 <__kernel_rem_pio2+0x678>)
 80054ba:	ee10 0a10 	vmov	r0, s0
 80054be:	2200      	movs	r2, #0
 80054c0:	4639      	mov	r1, r7
 80054c2:	f7fb facb 	bl	8000a5c <__aeabi_dcmpge>
 80054c6:	b300      	cbz	r0, 800550a <__kernel_rem_pio2+0x44a>
 80054c8:	4b9c      	ldr	r3, [pc, #624]	; (800573c <__kernel_rem_pio2+0x67c>)
 80054ca:	2200      	movs	r2, #0
 80054cc:	4630      	mov	r0, r6
 80054ce:	4639      	mov	r1, r7
 80054d0:	f7fb f83e 	bl	8000550 <__aeabi_dmul>
 80054d4:	f7fb fad6 	bl	8000a84 <__aeabi_d2iz>
 80054d8:	4605      	mov	r5, r0
 80054da:	f7fa ffcf 	bl	800047c <__aeabi_i2d>
 80054de:	4b96      	ldr	r3, [pc, #600]	; (8005738 <__kernel_rem_pio2+0x678>)
 80054e0:	2200      	movs	r2, #0
 80054e2:	f7fb f835 	bl	8000550 <__aeabi_dmul>
 80054e6:	460b      	mov	r3, r1
 80054e8:	4602      	mov	r2, r0
 80054ea:	4639      	mov	r1, r7
 80054ec:	4630      	mov	r0, r6
 80054ee:	f7fa fe77 	bl	80001e0 <__aeabi_dsub>
 80054f2:	f7fb fac7 	bl	8000a84 <__aeabi_d2iz>
 80054f6:	f104 0b01 	add.w	fp, r4, #1
 80054fa:	ab0c      	add	r3, sp, #48	; 0x30
 80054fc:	f10a 0a18 	add.w	sl, sl, #24
 8005500:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8005504:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 8005508:	e72b      	b.n	8005362 <__kernel_rem_pio2+0x2a2>
 800550a:	4630      	mov	r0, r6
 800550c:	4639      	mov	r1, r7
 800550e:	f7fb fab9 	bl	8000a84 <__aeabi_d2iz>
 8005512:	ab0c      	add	r3, sp, #48	; 0x30
 8005514:	46a3      	mov	fp, r4
 8005516:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800551a:	e722      	b.n	8005362 <__kernel_rem_pio2+0x2a2>
 800551c:	ab70      	add	r3, sp, #448	; 0x1c0
 800551e:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 8005522:	ab0c      	add	r3, sp, #48	; 0x30
 8005524:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8005528:	f7fa ffa8 	bl	800047c <__aeabi_i2d>
 800552c:	4622      	mov	r2, r4
 800552e:	462b      	mov	r3, r5
 8005530:	f7fb f80e 	bl	8000550 <__aeabi_dmul>
 8005534:	4632      	mov	r2, r6
 8005536:	e9c9 0100 	strd	r0, r1, [r9]
 800553a:	463b      	mov	r3, r7
 800553c:	4620      	mov	r0, r4
 800553e:	4629      	mov	r1, r5
 8005540:	f7fb f806 	bl	8000550 <__aeabi_dmul>
 8005544:	f108 38ff 	add.w	r8, r8, #4294967295
 8005548:	4604      	mov	r4, r0
 800554a:	460d      	mov	r5, r1
 800554c:	e713      	b.n	8005376 <__kernel_rem_pio2+0x2b6>
 800554e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8005552:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8005556:	f7fa fffb 	bl	8000550 <__aeabi_dmul>
 800555a:	4602      	mov	r2, r0
 800555c:	460b      	mov	r3, r1
 800555e:	4620      	mov	r0, r4
 8005560:	4629      	mov	r1, r5
 8005562:	f7fa fe3f 	bl	80001e4 <__adddf3>
 8005566:	3601      	adds	r6, #1
 8005568:	4604      	mov	r4, r0
 800556a:	460d      	mov	r5, r1
 800556c:	9b04      	ldr	r3, [sp, #16]
 800556e:	429e      	cmp	r6, r3
 8005570:	dc01      	bgt.n	8005576 <__kernel_rem_pio2+0x4b6>
 8005572:	45b0      	cmp	r8, r6
 8005574:	daeb      	bge.n	800554e <__kernel_rem_pio2+0x48e>
 8005576:	ab48      	add	r3, sp, #288	; 0x120
 8005578:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800557c:	e9c3 4500 	strd	r4, r5, [r3]
 8005580:	3f01      	subs	r7, #1
 8005582:	f108 0801 	add.w	r8, r8, #1
 8005586:	e6ff      	b.n	8005388 <__kernel_rem_pio2+0x2c8>
 8005588:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800558a:	2b02      	cmp	r3, #2
 800558c:	dc0b      	bgt.n	80055a6 <__kernel_rem_pio2+0x4e6>
 800558e:	2b00      	cmp	r3, #0
 8005590:	dc6e      	bgt.n	8005670 <__kernel_rem_pio2+0x5b0>
 8005592:	d045      	beq.n	8005620 <__kernel_rem_pio2+0x560>
 8005594:	9b07      	ldr	r3, [sp, #28]
 8005596:	f003 0007 	and.w	r0, r3, #7
 800559a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800559e:	ecbd 8b02 	vpop	{d8}
 80055a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055a6:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80055a8:	2b03      	cmp	r3, #3
 80055aa:	d1f3      	bne.n	8005594 <__kernel_rem_pio2+0x4d4>
 80055ac:	ab48      	add	r3, sp, #288	; 0x120
 80055ae:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 80055b2:	46d0      	mov	r8, sl
 80055b4:	46d9      	mov	r9, fp
 80055b6:	f1b9 0f00 	cmp.w	r9, #0
 80055ba:	f1a8 0808 	sub.w	r8, r8, #8
 80055be:	dc64      	bgt.n	800568a <__kernel_rem_pio2+0x5ca>
 80055c0:	465c      	mov	r4, fp
 80055c2:	2c01      	cmp	r4, #1
 80055c4:	f1aa 0a08 	sub.w	sl, sl, #8
 80055c8:	dc7e      	bgt.n	80056c8 <__kernel_rem_pio2+0x608>
 80055ca:	2000      	movs	r0, #0
 80055cc:	2100      	movs	r1, #0
 80055ce:	f1bb 0f01 	cmp.w	fp, #1
 80055d2:	f300 8097 	bgt.w	8005704 <__kernel_rem_pio2+0x644>
 80055d6:	9b02      	ldr	r3, [sp, #8]
 80055d8:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 80055dc:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	f040 8099 	bne.w	8005718 <__kernel_rem_pio2+0x658>
 80055e6:	9b01      	ldr	r3, [sp, #4]
 80055e8:	e9c3 5600 	strd	r5, r6, [r3]
 80055ec:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80055f0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80055f4:	e7ce      	b.n	8005594 <__kernel_rem_pio2+0x4d4>
 80055f6:	ab48      	add	r3, sp, #288	; 0x120
 80055f8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80055fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005600:	f7fa fdf0 	bl	80001e4 <__adddf3>
 8005604:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005608:	f1bb 0f00 	cmp.w	fp, #0
 800560c:	daf3      	bge.n	80055f6 <__kernel_rem_pio2+0x536>
 800560e:	9b02      	ldr	r3, [sp, #8]
 8005610:	b113      	cbz	r3, 8005618 <__kernel_rem_pio2+0x558>
 8005612:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005616:	4619      	mov	r1, r3
 8005618:	9b01      	ldr	r3, [sp, #4]
 800561a:	e9c3 0100 	strd	r0, r1, [r3]
 800561e:	e7b9      	b.n	8005594 <__kernel_rem_pio2+0x4d4>
 8005620:	2000      	movs	r0, #0
 8005622:	2100      	movs	r1, #0
 8005624:	e7f0      	b.n	8005608 <__kernel_rem_pio2+0x548>
 8005626:	ab48      	add	r3, sp, #288	; 0x120
 8005628:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800562c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005630:	f7fa fdd8 	bl	80001e4 <__adddf3>
 8005634:	3c01      	subs	r4, #1
 8005636:	2c00      	cmp	r4, #0
 8005638:	daf5      	bge.n	8005626 <__kernel_rem_pio2+0x566>
 800563a:	9b02      	ldr	r3, [sp, #8]
 800563c:	b1e3      	cbz	r3, 8005678 <__kernel_rem_pio2+0x5b8>
 800563e:	4602      	mov	r2, r0
 8005640:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005644:	9c01      	ldr	r4, [sp, #4]
 8005646:	e9c4 2300 	strd	r2, r3, [r4]
 800564a:	4602      	mov	r2, r0
 800564c:	460b      	mov	r3, r1
 800564e:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8005652:	f7fa fdc5 	bl	80001e0 <__aeabi_dsub>
 8005656:	ad4a      	add	r5, sp, #296	; 0x128
 8005658:	2401      	movs	r4, #1
 800565a:	45a3      	cmp	fp, r4
 800565c:	da0f      	bge.n	800567e <__kernel_rem_pio2+0x5be>
 800565e:	9b02      	ldr	r3, [sp, #8]
 8005660:	b113      	cbz	r3, 8005668 <__kernel_rem_pio2+0x5a8>
 8005662:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005666:	4619      	mov	r1, r3
 8005668:	9b01      	ldr	r3, [sp, #4]
 800566a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800566e:	e791      	b.n	8005594 <__kernel_rem_pio2+0x4d4>
 8005670:	465c      	mov	r4, fp
 8005672:	2000      	movs	r0, #0
 8005674:	2100      	movs	r1, #0
 8005676:	e7de      	b.n	8005636 <__kernel_rem_pio2+0x576>
 8005678:	4602      	mov	r2, r0
 800567a:	460b      	mov	r3, r1
 800567c:	e7e2      	b.n	8005644 <__kernel_rem_pio2+0x584>
 800567e:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8005682:	f7fa fdaf 	bl	80001e4 <__adddf3>
 8005686:	3401      	adds	r4, #1
 8005688:	e7e7      	b.n	800565a <__kernel_rem_pio2+0x59a>
 800568a:	e9d8 4500 	ldrd	r4, r5, [r8]
 800568e:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 8005692:	4620      	mov	r0, r4
 8005694:	4632      	mov	r2, r6
 8005696:	463b      	mov	r3, r7
 8005698:	4629      	mov	r1, r5
 800569a:	f7fa fda3 	bl	80001e4 <__adddf3>
 800569e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80056a2:	4602      	mov	r2, r0
 80056a4:	460b      	mov	r3, r1
 80056a6:	4620      	mov	r0, r4
 80056a8:	4629      	mov	r1, r5
 80056aa:	f7fa fd99 	bl	80001e0 <__aeabi_dsub>
 80056ae:	4632      	mov	r2, r6
 80056b0:	463b      	mov	r3, r7
 80056b2:	f7fa fd97 	bl	80001e4 <__adddf3>
 80056b6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80056ba:	e9c8 0102 	strd	r0, r1, [r8, #8]
 80056be:	ed88 7b00 	vstr	d7, [r8]
 80056c2:	f109 39ff 	add.w	r9, r9, #4294967295
 80056c6:	e776      	b.n	80055b6 <__kernel_rem_pio2+0x4f6>
 80056c8:	e9da 8900 	ldrd	r8, r9, [sl]
 80056cc:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 80056d0:	4640      	mov	r0, r8
 80056d2:	4632      	mov	r2, r6
 80056d4:	463b      	mov	r3, r7
 80056d6:	4649      	mov	r1, r9
 80056d8:	f7fa fd84 	bl	80001e4 <__adddf3>
 80056dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80056e0:	4602      	mov	r2, r0
 80056e2:	460b      	mov	r3, r1
 80056e4:	4640      	mov	r0, r8
 80056e6:	4649      	mov	r1, r9
 80056e8:	f7fa fd7a 	bl	80001e0 <__aeabi_dsub>
 80056ec:	4632      	mov	r2, r6
 80056ee:	463b      	mov	r3, r7
 80056f0:	f7fa fd78 	bl	80001e4 <__adddf3>
 80056f4:	ed9d 7b04 	vldr	d7, [sp, #16]
 80056f8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80056fc:	ed8a 7b00 	vstr	d7, [sl]
 8005700:	3c01      	subs	r4, #1
 8005702:	e75e      	b.n	80055c2 <__kernel_rem_pio2+0x502>
 8005704:	ab48      	add	r3, sp, #288	; 0x120
 8005706:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800570a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800570e:	f7fa fd69 	bl	80001e4 <__adddf3>
 8005712:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005716:	e75a      	b.n	80055ce <__kernel_rem_pio2+0x50e>
 8005718:	9b01      	ldr	r3, [sp, #4]
 800571a:	9a01      	ldr	r2, [sp, #4]
 800571c:	601d      	str	r5, [r3, #0]
 800571e:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8005722:	605c      	str	r4, [r3, #4]
 8005724:	609f      	str	r7, [r3, #8]
 8005726:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800572a:	60d3      	str	r3, [r2, #12]
 800572c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005730:	6110      	str	r0, [r2, #16]
 8005732:	6153      	str	r3, [r2, #20]
 8005734:	e72e      	b.n	8005594 <__kernel_rem_pio2+0x4d4>
 8005736:	bf00      	nop
 8005738:	41700000 	.word	0x41700000
 800573c:	3e700000 	.word	0x3e700000

08005740 <__kernel_tan>:
 8005740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005744:	ed2d 8b04 	vpush	{d8-d9}
 8005748:	ec5b ab10 	vmov	sl, fp, d0
 800574c:	4be2      	ldr	r3, [pc, #904]	; (8005ad8 <__kernel_tan+0x398>)
 800574e:	b085      	sub	sp, #20
 8005750:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8005754:	429f      	cmp	r7, r3
 8005756:	ed8d 1b00 	vstr	d1, [sp]
 800575a:	4606      	mov	r6, r0
 800575c:	f8cd b00c 	str.w	fp, [sp, #12]
 8005760:	dc24      	bgt.n	80057ac <__kernel_tan+0x6c>
 8005762:	ee10 0a10 	vmov	r0, s0
 8005766:	4659      	mov	r1, fp
 8005768:	f7fb f98c 	bl	8000a84 <__aeabi_d2iz>
 800576c:	2800      	cmp	r0, #0
 800576e:	d148      	bne.n	8005802 <__kernel_tan+0xc2>
 8005770:	1c73      	adds	r3, r6, #1
 8005772:	4652      	mov	r2, sl
 8005774:	4313      	orrs	r3, r2
 8005776:	433b      	orrs	r3, r7
 8005778:	d112      	bne.n	80057a0 <__kernel_tan+0x60>
 800577a:	ec4b ab10 	vmov	d0, sl, fp
 800577e:	f000 f9b3 	bl	8005ae8 <fabs>
 8005782:	49d6      	ldr	r1, [pc, #856]	; (8005adc <__kernel_tan+0x39c>)
 8005784:	ec53 2b10 	vmov	r2, r3, d0
 8005788:	2000      	movs	r0, #0
 800578a:	f7fb f80b 	bl	80007a4 <__aeabi_ddiv>
 800578e:	4682      	mov	sl, r0
 8005790:	468b      	mov	fp, r1
 8005792:	ec4b ab10 	vmov	d0, sl, fp
 8005796:	b005      	add	sp, #20
 8005798:	ecbd 8b04 	vpop	{d8-d9}
 800579c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057a0:	2e01      	cmp	r6, #1
 80057a2:	d0f6      	beq.n	8005792 <__kernel_tan+0x52>
 80057a4:	49ce      	ldr	r1, [pc, #824]	; (8005ae0 <__kernel_tan+0x3a0>)
 80057a6:	465b      	mov	r3, fp
 80057a8:	2000      	movs	r0, #0
 80057aa:	e7ee      	b.n	800578a <__kernel_tan+0x4a>
 80057ac:	4bcd      	ldr	r3, [pc, #820]	; (8005ae4 <__kernel_tan+0x3a4>)
 80057ae:	429f      	cmp	r7, r3
 80057b0:	dd27      	ble.n	8005802 <__kernel_tan+0xc2>
 80057b2:	9b03      	ldr	r3, [sp, #12]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	da0a      	bge.n	80057ce <__kernel_tan+0x8e>
 80057b8:	e9dd 2100 	ldrd	r2, r1, [sp]
 80057bc:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80057c0:	469b      	mov	fp, r3
 80057c2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80057c6:	e9cd 2300 	strd	r2, r3, [sp]
 80057ca:	ee10 aa10 	vmov	sl, s0
 80057ce:	4652      	mov	r2, sl
 80057d0:	465b      	mov	r3, fp
 80057d2:	a1a1      	add	r1, pc, #644	; (adr r1, 8005a58 <__kernel_tan+0x318>)
 80057d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80057d8:	f7fa fd02 	bl	80001e0 <__aeabi_dsub>
 80057dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80057e0:	4604      	mov	r4, r0
 80057e2:	460d      	mov	r5, r1
 80057e4:	a19e      	add	r1, pc, #632	; (adr r1, 8005a60 <__kernel_tan+0x320>)
 80057e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80057ea:	f7fa fcf9 	bl	80001e0 <__aeabi_dsub>
 80057ee:	4622      	mov	r2, r4
 80057f0:	462b      	mov	r3, r5
 80057f2:	f7fa fcf7 	bl	80001e4 <__adddf3>
 80057f6:	ed9f 7b9c 	vldr	d7, [pc, #624]	; 8005a68 <__kernel_tan+0x328>
 80057fa:	ed8d 7b00 	vstr	d7, [sp]
 80057fe:	4682      	mov	sl, r0
 8005800:	468b      	mov	fp, r1
 8005802:	4652      	mov	r2, sl
 8005804:	465b      	mov	r3, fp
 8005806:	4650      	mov	r0, sl
 8005808:	4659      	mov	r1, fp
 800580a:	f7fa fea1 	bl	8000550 <__aeabi_dmul>
 800580e:	4602      	mov	r2, r0
 8005810:	460b      	mov	r3, r1
 8005812:	4680      	mov	r8, r0
 8005814:	4689      	mov	r9, r1
 8005816:	f7fa fe9b 	bl	8000550 <__aeabi_dmul>
 800581a:	4642      	mov	r2, r8
 800581c:	4604      	mov	r4, r0
 800581e:	460d      	mov	r5, r1
 8005820:	464b      	mov	r3, r9
 8005822:	4650      	mov	r0, sl
 8005824:	4659      	mov	r1, fp
 8005826:	f7fa fe93 	bl	8000550 <__aeabi_dmul>
 800582a:	a391      	add	r3, pc, #580	; (adr r3, 8005a70 <__kernel_tan+0x330>)
 800582c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005830:	ec41 0b18 	vmov	d8, r0, r1
 8005834:	4620      	mov	r0, r4
 8005836:	4629      	mov	r1, r5
 8005838:	f7fa fe8a 	bl	8000550 <__aeabi_dmul>
 800583c:	a38e      	add	r3, pc, #568	; (adr r3, 8005a78 <__kernel_tan+0x338>)
 800583e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005842:	f7fa fccf 	bl	80001e4 <__adddf3>
 8005846:	4622      	mov	r2, r4
 8005848:	462b      	mov	r3, r5
 800584a:	f7fa fe81 	bl	8000550 <__aeabi_dmul>
 800584e:	a38c      	add	r3, pc, #560	; (adr r3, 8005a80 <__kernel_tan+0x340>)
 8005850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005854:	f7fa fcc6 	bl	80001e4 <__adddf3>
 8005858:	4622      	mov	r2, r4
 800585a:	462b      	mov	r3, r5
 800585c:	f7fa fe78 	bl	8000550 <__aeabi_dmul>
 8005860:	a389      	add	r3, pc, #548	; (adr r3, 8005a88 <__kernel_tan+0x348>)
 8005862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005866:	f7fa fcbd 	bl	80001e4 <__adddf3>
 800586a:	4622      	mov	r2, r4
 800586c:	462b      	mov	r3, r5
 800586e:	f7fa fe6f 	bl	8000550 <__aeabi_dmul>
 8005872:	a387      	add	r3, pc, #540	; (adr r3, 8005a90 <__kernel_tan+0x350>)
 8005874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005878:	f7fa fcb4 	bl	80001e4 <__adddf3>
 800587c:	4622      	mov	r2, r4
 800587e:	462b      	mov	r3, r5
 8005880:	f7fa fe66 	bl	8000550 <__aeabi_dmul>
 8005884:	a384      	add	r3, pc, #528	; (adr r3, 8005a98 <__kernel_tan+0x358>)
 8005886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800588a:	f7fa fcab 	bl	80001e4 <__adddf3>
 800588e:	4642      	mov	r2, r8
 8005890:	464b      	mov	r3, r9
 8005892:	f7fa fe5d 	bl	8000550 <__aeabi_dmul>
 8005896:	a382      	add	r3, pc, #520	; (adr r3, 8005aa0 <__kernel_tan+0x360>)
 8005898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800589c:	ec41 0b19 	vmov	d9, r0, r1
 80058a0:	4620      	mov	r0, r4
 80058a2:	4629      	mov	r1, r5
 80058a4:	f7fa fe54 	bl	8000550 <__aeabi_dmul>
 80058a8:	a37f      	add	r3, pc, #508	; (adr r3, 8005aa8 <__kernel_tan+0x368>)
 80058aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ae:	f7fa fc99 	bl	80001e4 <__adddf3>
 80058b2:	4622      	mov	r2, r4
 80058b4:	462b      	mov	r3, r5
 80058b6:	f7fa fe4b 	bl	8000550 <__aeabi_dmul>
 80058ba:	a37d      	add	r3, pc, #500	; (adr r3, 8005ab0 <__kernel_tan+0x370>)
 80058bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058c0:	f7fa fc90 	bl	80001e4 <__adddf3>
 80058c4:	4622      	mov	r2, r4
 80058c6:	462b      	mov	r3, r5
 80058c8:	f7fa fe42 	bl	8000550 <__aeabi_dmul>
 80058cc:	a37a      	add	r3, pc, #488	; (adr r3, 8005ab8 <__kernel_tan+0x378>)
 80058ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058d2:	f7fa fc87 	bl	80001e4 <__adddf3>
 80058d6:	4622      	mov	r2, r4
 80058d8:	462b      	mov	r3, r5
 80058da:	f7fa fe39 	bl	8000550 <__aeabi_dmul>
 80058de:	a378      	add	r3, pc, #480	; (adr r3, 8005ac0 <__kernel_tan+0x380>)
 80058e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058e4:	f7fa fc7e 	bl	80001e4 <__adddf3>
 80058e8:	4622      	mov	r2, r4
 80058ea:	462b      	mov	r3, r5
 80058ec:	f7fa fe30 	bl	8000550 <__aeabi_dmul>
 80058f0:	a375      	add	r3, pc, #468	; (adr r3, 8005ac8 <__kernel_tan+0x388>)
 80058f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058f6:	f7fa fc75 	bl	80001e4 <__adddf3>
 80058fa:	4602      	mov	r2, r0
 80058fc:	460b      	mov	r3, r1
 80058fe:	ec51 0b19 	vmov	r0, r1, d9
 8005902:	f7fa fc6f 	bl	80001e4 <__adddf3>
 8005906:	ec53 2b18 	vmov	r2, r3, d8
 800590a:	f7fa fe21 	bl	8000550 <__aeabi_dmul>
 800590e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005912:	f7fa fc67 	bl	80001e4 <__adddf3>
 8005916:	4642      	mov	r2, r8
 8005918:	464b      	mov	r3, r9
 800591a:	f7fa fe19 	bl	8000550 <__aeabi_dmul>
 800591e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005922:	f7fa fc5f 	bl	80001e4 <__adddf3>
 8005926:	a36a      	add	r3, pc, #424	; (adr r3, 8005ad0 <__kernel_tan+0x390>)
 8005928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800592c:	4604      	mov	r4, r0
 800592e:	460d      	mov	r5, r1
 8005930:	ec51 0b18 	vmov	r0, r1, d8
 8005934:	f7fa fe0c 	bl	8000550 <__aeabi_dmul>
 8005938:	4622      	mov	r2, r4
 800593a:	462b      	mov	r3, r5
 800593c:	f7fa fc52 	bl	80001e4 <__adddf3>
 8005940:	460b      	mov	r3, r1
 8005942:	ec41 0b18 	vmov	d8, r0, r1
 8005946:	4602      	mov	r2, r0
 8005948:	4659      	mov	r1, fp
 800594a:	4650      	mov	r0, sl
 800594c:	f7fa fc4a 	bl	80001e4 <__adddf3>
 8005950:	4b64      	ldr	r3, [pc, #400]	; (8005ae4 <__kernel_tan+0x3a4>)
 8005952:	429f      	cmp	r7, r3
 8005954:	4604      	mov	r4, r0
 8005956:	460d      	mov	r5, r1
 8005958:	dd3e      	ble.n	80059d8 <__kernel_tan+0x298>
 800595a:	4630      	mov	r0, r6
 800595c:	f7fa fd8e 	bl	800047c <__aeabi_i2d>
 8005960:	4622      	mov	r2, r4
 8005962:	4680      	mov	r8, r0
 8005964:	4689      	mov	r9, r1
 8005966:	462b      	mov	r3, r5
 8005968:	4620      	mov	r0, r4
 800596a:	4629      	mov	r1, r5
 800596c:	f7fa fdf0 	bl	8000550 <__aeabi_dmul>
 8005970:	4642      	mov	r2, r8
 8005972:	4606      	mov	r6, r0
 8005974:	460f      	mov	r7, r1
 8005976:	464b      	mov	r3, r9
 8005978:	4620      	mov	r0, r4
 800597a:	4629      	mov	r1, r5
 800597c:	f7fa fc32 	bl	80001e4 <__adddf3>
 8005980:	4602      	mov	r2, r0
 8005982:	460b      	mov	r3, r1
 8005984:	4630      	mov	r0, r6
 8005986:	4639      	mov	r1, r7
 8005988:	f7fa ff0c 	bl	80007a4 <__aeabi_ddiv>
 800598c:	ec53 2b18 	vmov	r2, r3, d8
 8005990:	f7fa fc26 	bl	80001e0 <__aeabi_dsub>
 8005994:	4602      	mov	r2, r0
 8005996:	460b      	mov	r3, r1
 8005998:	4650      	mov	r0, sl
 800599a:	4659      	mov	r1, fp
 800599c:	f7fa fc20 	bl	80001e0 <__aeabi_dsub>
 80059a0:	4602      	mov	r2, r0
 80059a2:	460b      	mov	r3, r1
 80059a4:	f7fa fc1e 	bl	80001e4 <__adddf3>
 80059a8:	4602      	mov	r2, r0
 80059aa:	460b      	mov	r3, r1
 80059ac:	4640      	mov	r0, r8
 80059ae:	4649      	mov	r1, r9
 80059b0:	f7fa fc16 	bl	80001e0 <__aeabi_dsub>
 80059b4:	9b03      	ldr	r3, [sp, #12]
 80059b6:	ea4f 7aa3 	mov.w	sl, r3, asr #30
 80059ba:	f00a 0a02 	and.w	sl, sl, #2
 80059be:	4604      	mov	r4, r0
 80059c0:	f1ca 0001 	rsb	r0, sl, #1
 80059c4:	460d      	mov	r5, r1
 80059c6:	f7fa fd59 	bl	800047c <__aeabi_i2d>
 80059ca:	4602      	mov	r2, r0
 80059cc:	460b      	mov	r3, r1
 80059ce:	4620      	mov	r0, r4
 80059d0:	4629      	mov	r1, r5
 80059d2:	f7fa fdbd 	bl	8000550 <__aeabi_dmul>
 80059d6:	e6da      	b.n	800578e <__kernel_tan+0x4e>
 80059d8:	2e01      	cmp	r6, #1
 80059da:	d038      	beq.n	8005a4e <__kernel_tan+0x30e>
 80059dc:	460f      	mov	r7, r1
 80059de:	4689      	mov	r9, r1
 80059e0:	4602      	mov	r2, r0
 80059e2:	460b      	mov	r3, r1
 80059e4:	2000      	movs	r0, #0
 80059e6:	493e      	ldr	r1, [pc, #248]	; (8005ae0 <__kernel_tan+0x3a0>)
 80059e8:	f7fa fedc 	bl	80007a4 <__aeabi_ddiv>
 80059ec:	2600      	movs	r6, #0
 80059ee:	e9cd 0100 	strd	r0, r1, [sp]
 80059f2:	4652      	mov	r2, sl
 80059f4:	465b      	mov	r3, fp
 80059f6:	4630      	mov	r0, r6
 80059f8:	4639      	mov	r1, r7
 80059fa:	f7fa fbf1 	bl	80001e0 <__aeabi_dsub>
 80059fe:	e9dd 4500 	ldrd	r4, r5, [sp]
 8005a02:	4602      	mov	r2, r0
 8005a04:	460b      	mov	r3, r1
 8005a06:	ec51 0b18 	vmov	r0, r1, d8
 8005a0a:	f7fa fbe9 	bl	80001e0 <__aeabi_dsub>
 8005a0e:	4632      	mov	r2, r6
 8005a10:	462b      	mov	r3, r5
 8005a12:	f7fa fd9d 	bl	8000550 <__aeabi_dmul>
 8005a16:	46b0      	mov	r8, r6
 8005a18:	460f      	mov	r7, r1
 8005a1a:	4606      	mov	r6, r0
 8005a1c:	4642      	mov	r2, r8
 8005a1e:	462b      	mov	r3, r5
 8005a20:	4640      	mov	r0, r8
 8005a22:	4649      	mov	r1, r9
 8005a24:	f7fa fd94 	bl	8000550 <__aeabi_dmul>
 8005a28:	4b2c      	ldr	r3, [pc, #176]	; (8005adc <__kernel_tan+0x39c>)
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	f7fa fbda 	bl	80001e4 <__adddf3>
 8005a30:	4602      	mov	r2, r0
 8005a32:	460b      	mov	r3, r1
 8005a34:	4630      	mov	r0, r6
 8005a36:	4639      	mov	r1, r7
 8005a38:	f7fa fbd4 	bl	80001e4 <__adddf3>
 8005a3c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a40:	f7fa fd86 	bl	8000550 <__aeabi_dmul>
 8005a44:	4642      	mov	r2, r8
 8005a46:	462b      	mov	r3, r5
 8005a48:	f7fa fbcc 	bl	80001e4 <__adddf3>
 8005a4c:	e69f      	b.n	800578e <__kernel_tan+0x4e>
 8005a4e:	4682      	mov	sl, r0
 8005a50:	468b      	mov	fp, r1
 8005a52:	e69e      	b.n	8005792 <__kernel_tan+0x52>
 8005a54:	f3af 8000 	nop.w
 8005a58:	54442d18 	.word	0x54442d18
 8005a5c:	3fe921fb 	.word	0x3fe921fb
 8005a60:	33145c07 	.word	0x33145c07
 8005a64:	3c81a626 	.word	0x3c81a626
	...
 8005a70:	74bf7ad4 	.word	0x74bf7ad4
 8005a74:	3efb2a70 	.word	0x3efb2a70
 8005a78:	32f0a7e9 	.word	0x32f0a7e9
 8005a7c:	3f12b80f 	.word	0x3f12b80f
 8005a80:	1a8d1068 	.word	0x1a8d1068
 8005a84:	3f3026f7 	.word	0x3f3026f7
 8005a88:	fee08315 	.word	0xfee08315
 8005a8c:	3f57dbc8 	.word	0x3f57dbc8
 8005a90:	e96e8493 	.word	0xe96e8493
 8005a94:	3f8226e3 	.word	0x3f8226e3
 8005a98:	1bb341fe 	.word	0x1bb341fe
 8005a9c:	3faba1ba 	.word	0x3faba1ba
 8005aa0:	db605373 	.word	0xdb605373
 8005aa4:	bef375cb 	.word	0xbef375cb
 8005aa8:	a03792a6 	.word	0xa03792a6
 8005aac:	3f147e88 	.word	0x3f147e88
 8005ab0:	f2f26501 	.word	0xf2f26501
 8005ab4:	3f4344d8 	.word	0x3f4344d8
 8005ab8:	c9560328 	.word	0xc9560328
 8005abc:	3f6d6d22 	.word	0x3f6d6d22
 8005ac0:	8406d637 	.word	0x8406d637
 8005ac4:	3f9664f4 	.word	0x3f9664f4
 8005ac8:	1110fe7a 	.word	0x1110fe7a
 8005acc:	3fc11111 	.word	0x3fc11111
 8005ad0:	55555563 	.word	0x55555563
 8005ad4:	3fd55555 	.word	0x3fd55555
 8005ad8:	3e2fffff 	.word	0x3e2fffff
 8005adc:	3ff00000 	.word	0x3ff00000
 8005ae0:	bff00000 	.word	0xbff00000
 8005ae4:	3fe59427 	.word	0x3fe59427

08005ae8 <fabs>:
 8005ae8:	ec51 0b10 	vmov	r0, r1, d0
 8005aec:	ee10 2a10 	vmov	r2, s0
 8005af0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005af4:	ec43 2b10 	vmov	d0, r2, r3
 8005af8:	4770      	bx	lr
 8005afa:	0000      	movs	r0, r0
 8005afc:	0000      	movs	r0, r0
	...

08005b00 <floor>:
 8005b00:	ec51 0b10 	vmov	r0, r1, d0
 8005b04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b08:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8005b0c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8005b10:	2e13      	cmp	r6, #19
 8005b12:	ee10 5a10 	vmov	r5, s0
 8005b16:	ee10 8a10 	vmov	r8, s0
 8005b1a:	460c      	mov	r4, r1
 8005b1c:	dc32      	bgt.n	8005b84 <floor+0x84>
 8005b1e:	2e00      	cmp	r6, #0
 8005b20:	da14      	bge.n	8005b4c <floor+0x4c>
 8005b22:	a333      	add	r3, pc, #204	; (adr r3, 8005bf0 <floor+0xf0>)
 8005b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b28:	f7fa fb5c 	bl	80001e4 <__adddf3>
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	2300      	movs	r3, #0
 8005b30:	f7fa ff9e 	bl	8000a70 <__aeabi_dcmpgt>
 8005b34:	b138      	cbz	r0, 8005b46 <floor+0x46>
 8005b36:	2c00      	cmp	r4, #0
 8005b38:	da57      	bge.n	8005bea <floor+0xea>
 8005b3a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8005b3e:	431d      	orrs	r5, r3
 8005b40:	d001      	beq.n	8005b46 <floor+0x46>
 8005b42:	4c2d      	ldr	r4, [pc, #180]	; (8005bf8 <floor+0xf8>)
 8005b44:	2500      	movs	r5, #0
 8005b46:	4621      	mov	r1, r4
 8005b48:	4628      	mov	r0, r5
 8005b4a:	e025      	b.n	8005b98 <floor+0x98>
 8005b4c:	4f2b      	ldr	r7, [pc, #172]	; (8005bfc <floor+0xfc>)
 8005b4e:	4137      	asrs	r7, r6
 8005b50:	ea01 0307 	and.w	r3, r1, r7
 8005b54:	4303      	orrs	r3, r0
 8005b56:	d01f      	beq.n	8005b98 <floor+0x98>
 8005b58:	a325      	add	r3, pc, #148	; (adr r3, 8005bf0 <floor+0xf0>)
 8005b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b5e:	f7fa fb41 	bl	80001e4 <__adddf3>
 8005b62:	2200      	movs	r2, #0
 8005b64:	2300      	movs	r3, #0
 8005b66:	f7fa ff83 	bl	8000a70 <__aeabi_dcmpgt>
 8005b6a:	2800      	cmp	r0, #0
 8005b6c:	d0eb      	beq.n	8005b46 <floor+0x46>
 8005b6e:	2c00      	cmp	r4, #0
 8005b70:	bfbe      	ittt	lt
 8005b72:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8005b76:	fa43 f606 	asrlt.w	r6, r3, r6
 8005b7a:	19a4      	addlt	r4, r4, r6
 8005b7c:	ea24 0407 	bic.w	r4, r4, r7
 8005b80:	2500      	movs	r5, #0
 8005b82:	e7e0      	b.n	8005b46 <floor+0x46>
 8005b84:	2e33      	cmp	r6, #51	; 0x33
 8005b86:	dd0b      	ble.n	8005ba0 <floor+0xa0>
 8005b88:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8005b8c:	d104      	bne.n	8005b98 <floor+0x98>
 8005b8e:	ee10 2a10 	vmov	r2, s0
 8005b92:	460b      	mov	r3, r1
 8005b94:	f7fa fb26 	bl	80001e4 <__adddf3>
 8005b98:	ec41 0b10 	vmov	d0, r0, r1
 8005b9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ba0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8005ba4:	f04f 33ff 	mov.w	r3, #4294967295
 8005ba8:	fa23 f707 	lsr.w	r7, r3, r7
 8005bac:	4207      	tst	r7, r0
 8005bae:	d0f3      	beq.n	8005b98 <floor+0x98>
 8005bb0:	a30f      	add	r3, pc, #60	; (adr r3, 8005bf0 <floor+0xf0>)
 8005bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bb6:	f7fa fb15 	bl	80001e4 <__adddf3>
 8005bba:	2200      	movs	r2, #0
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	f7fa ff57 	bl	8000a70 <__aeabi_dcmpgt>
 8005bc2:	2800      	cmp	r0, #0
 8005bc4:	d0bf      	beq.n	8005b46 <floor+0x46>
 8005bc6:	2c00      	cmp	r4, #0
 8005bc8:	da02      	bge.n	8005bd0 <floor+0xd0>
 8005bca:	2e14      	cmp	r6, #20
 8005bcc:	d103      	bne.n	8005bd6 <floor+0xd6>
 8005bce:	3401      	adds	r4, #1
 8005bd0:	ea25 0507 	bic.w	r5, r5, r7
 8005bd4:	e7b7      	b.n	8005b46 <floor+0x46>
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8005bdc:	fa03 f606 	lsl.w	r6, r3, r6
 8005be0:	4435      	add	r5, r6
 8005be2:	4545      	cmp	r5, r8
 8005be4:	bf38      	it	cc
 8005be6:	18e4      	addcc	r4, r4, r3
 8005be8:	e7f2      	b.n	8005bd0 <floor+0xd0>
 8005bea:	2500      	movs	r5, #0
 8005bec:	462c      	mov	r4, r5
 8005bee:	e7aa      	b.n	8005b46 <floor+0x46>
 8005bf0:	8800759c 	.word	0x8800759c
 8005bf4:	7e37e43c 	.word	0x7e37e43c
 8005bf8:	bff00000 	.word	0xbff00000
 8005bfc:	000fffff 	.word	0x000fffff

08005c00 <scalbn>:
 8005c00:	b570      	push	{r4, r5, r6, lr}
 8005c02:	ec55 4b10 	vmov	r4, r5, d0
 8005c06:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8005c0a:	4606      	mov	r6, r0
 8005c0c:	462b      	mov	r3, r5
 8005c0e:	b99a      	cbnz	r2, 8005c38 <scalbn+0x38>
 8005c10:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005c14:	4323      	orrs	r3, r4
 8005c16:	d036      	beq.n	8005c86 <scalbn+0x86>
 8005c18:	4b39      	ldr	r3, [pc, #228]	; (8005d00 <scalbn+0x100>)
 8005c1a:	4629      	mov	r1, r5
 8005c1c:	ee10 0a10 	vmov	r0, s0
 8005c20:	2200      	movs	r2, #0
 8005c22:	f7fa fc95 	bl	8000550 <__aeabi_dmul>
 8005c26:	4b37      	ldr	r3, [pc, #220]	; (8005d04 <scalbn+0x104>)
 8005c28:	429e      	cmp	r6, r3
 8005c2a:	4604      	mov	r4, r0
 8005c2c:	460d      	mov	r5, r1
 8005c2e:	da10      	bge.n	8005c52 <scalbn+0x52>
 8005c30:	a32b      	add	r3, pc, #172	; (adr r3, 8005ce0 <scalbn+0xe0>)
 8005c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c36:	e03a      	b.n	8005cae <scalbn+0xae>
 8005c38:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8005c3c:	428a      	cmp	r2, r1
 8005c3e:	d10c      	bne.n	8005c5a <scalbn+0x5a>
 8005c40:	ee10 2a10 	vmov	r2, s0
 8005c44:	4620      	mov	r0, r4
 8005c46:	4629      	mov	r1, r5
 8005c48:	f7fa facc 	bl	80001e4 <__adddf3>
 8005c4c:	4604      	mov	r4, r0
 8005c4e:	460d      	mov	r5, r1
 8005c50:	e019      	b.n	8005c86 <scalbn+0x86>
 8005c52:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005c56:	460b      	mov	r3, r1
 8005c58:	3a36      	subs	r2, #54	; 0x36
 8005c5a:	4432      	add	r2, r6
 8005c5c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8005c60:	428a      	cmp	r2, r1
 8005c62:	dd08      	ble.n	8005c76 <scalbn+0x76>
 8005c64:	2d00      	cmp	r5, #0
 8005c66:	a120      	add	r1, pc, #128	; (adr r1, 8005ce8 <scalbn+0xe8>)
 8005c68:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005c6c:	da1c      	bge.n	8005ca8 <scalbn+0xa8>
 8005c6e:	a120      	add	r1, pc, #128	; (adr r1, 8005cf0 <scalbn+0xf0>)
 8005c70:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005c74:	e018      	b.n	8005ca8 <scalbn+0xa8>
 8005c76:	2a00      	cmp	r2, #0
 8005c78:	dd08      	ble.n	8005c8c <scalbn+0x8c>
 8005c7a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005c7e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005c82:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005c86:	ec45 4b10 	vmov	d0, r4, r5
 8005c8a:	bd70      	pop	{r4, r5, r6, pc}
 8005c8c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8005c90:	da19      	bge.n	8005cc6 <scalbn+0xc6>
 8005c92:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005c96:	429e      	cmp	r6, r3
 8005c98:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8005c9c:	dd0a      	ble.n	8005cb4 <scalbn+0xb4>
 8005c9e:	a112      	add	r1, pc, #72	; (adr r1, 8005ce8 <scalbn+0xe8>)
 8005ca0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d1e2      	bne.n	8005c6e <scalbn+0x6e>
 8005ca8:	a30f      	add	r3, pc, #60	; (adr r3, 8005ce8 <scalbn+0xe8>)
 8005caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cae:	f7fa fc4f 	bl	8000550 <__aeabi_dmul>
 8005cb2:	e7cb      	b.n	8005c4c <scalbn+0x4c>
 8005cb4:	a10a      	add	r1, pc, #40	; (adr r1, 8005ce0 <scalbn+0xe0>)
 8005cb6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d0b8      	beq.n	8005c30 <scalbn+0x30>
 8005cbe:	a10e      	add	r1, pc, #56	; (adr r1, 8005cf8 <scalbn+0xf8>)
 8005cc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005cc4:	e7b4      	b.n	8005c30 <scalbn+0x30>
 8005cc6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005cca:	3236      	adds	r2, #54	; 0x36
 8005ccc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005cd0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8005cd4:	4620      	mov	r0, r4
 8005cd6:	4b0c      	ldr	r3, [pc, #48]	; (8005d08 <scalbn+0x108>)
 8005cd8:	2200      	movs	r2, #0
 8005cda:	e7e8      	b.n	8005cae <scalbn+0xae>
 8005cdc:	f3af 8000 	nop.w
 8005ce0:	c2f8f359 	.word	0xc2f8f359
 8005ce4:	01a56e1f 	.word	0x01a56e1f
 8005ce8:	8800759c 	.word	0x8800759c
 8005cec:	7e37e43c 	.word	0x7e37e43c
 8005cf0:	8800759c 	.word	0x8800759c
 8005cf4:	fe37e43c 	.word	0xfe37e43c
 8005cf8:	c2f8f359 	.word	0xc2f8f359
 8005cfc:	81a56e1f 	.word	0x81a56e1f
 8005d00:	43500000 	.word	0x43500000
 8005d04:	ffff3cb0 	.word	0xffff3cb0
 8005d08:	3c900000 	.word	0x3c900000

08005d0c <_init>:
 8005d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d0e:	bf00      	nop
 8005d10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d12:	bc08      	pop	{r3}
 8005d14:	469e      	mov	lr, r3
 8005d16:	4770      	bx	lr

08005d18 <_fini>:
 8005d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d1a:	bf00      	nop
 8005d1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d1e:	bc08      	pop	{r3}
 8005d20:	469e      	mov	lr, r3
 8005d22:	4770      	bx	lr
