[09/30 15:23:49      0s] 
[09/30 15:23:49      0s] Cadence Innovus(TM) Implementation System.
[09/30 15:23:49      0s] Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
[09/30 15:23:49      0s] 
[09/30 15:23:49      0s] Version:	v16.21-s078_1, built Fri Jan 20 14:00:53 PST 2017
[09/30 15:23:49      0s] Options:	
[09/30 15:23:49      0s] Date:		Mon Sep 30 15:23:49 2019
[09/30 15:23:49      0s] Host:		client02 (x86_64 w/Linux 2.6.32-696.el6.x86_64) (4cores*4cpus*Intel(R) Core(TM) i5-7500 CPU @ 3.40GHz 6144KB)
[09/30 15:23:49      0s] OS:		Red Hat Enterprise Linux Server release 6.9 (Santiago)
[09/30 15:23:49      0s] 
[09/30 15:23:49      0s] License:
[09/30 15:23:50      0s] 		invs	Innovus Implementation System	16.2	Denied
[09/30 15:23:50      0s] 		invsb	Innovus Implementation System Basic	16.2	checkout succeeded
[09/30 15:23:50      0s] 		4 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[09/30 15:23:56      6s] @(#)CDS: Innovus v16.21-s078_1 (64bit) 01/20/2017 14:00 (Linux 2.6.18-194.el5)
[09/30 15:23:56      6s] @(#)CDS: NanoRoute 16.21-s078_1 NR170119-1828/16_21-UB (database version 2.30, 368.6.1) {superthreading v1.37}
[09/30 15:23:56      6s] @(#)CDS: AAE 16.21-e024 (64bit) 01/20/2017 (Linux 2.6.18-194.el5)
[09/30 15:23:56      6s] @(#)CDS: CTE 16.21-s038_1 () Jan 19 2017 09:01:24 ( )
[09/30 15:23:56      6s] @(#)CDS: SYNTECH 16.21-s013_1 () Jan 14 2017 08:40:50 ( )
[09/30 15:23:56      6s] @(#)CDS: CPE v16.21-s075
[09/30 15:23:56      6s] @(#)CDS: IQRC/TQRC 15.2.7-s638 (64bit) Wed Jan  4 19:58:15 PST 2017 (Linux 2.6.18-194.el5)
[09/30 15:23:56      6s] @(#)CDS: OA 22.50-p051 Thu Aug  4 00:05:16 2016
[09/30 15:23:56      6s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[09/30 15:23:56      6s] @(#)CDS: RCDB 11.8
[09/30 15:23:56      6s] --- Running on client02 (x86_64 w/Linux 2.6.32-696.el6.x86_64) (4cores*4cpus*Intel(R) Core(TM) i5-7500 CPU @ 3.40GHz 6144KB) ---
[09/30 15:23:56      6s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_28731_client02_root_C2JRy6.

[09/30 15:23:57      6s] 
[09/30 15:23:57      6s] **INFO:  MMMC transition support version v31-84 
[09/30 15:23:57      6s] 
[09/30 15:23:57      6s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[09/30 15:23:57      6s] <CMD> suppressMessage ENCEXT-2799
[09/30 15:23:57      6s] <CMD> getVersion
[09/30 15:23:57      6s] <CMD> getVersion
[09/30 15:23:57      6s] Loading fill procedures ...
[09/30 15:23:57      7s] <CMD> getDrawView
[09/30 15:23:57      7s] <CMD> loadWorkspace -name Physical
[09/30 15:23:57      7s] <CMD> win
[09/30 15:24:14      8s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[09/30 15:24:14      8s] <CMD> set _timing_library_enable_mt_flow 0
[09/30 15:24:14      8s] <CMD> set conf_ioOri R0
[09/30 15:24:14      8s] <CMD> set conf_qxconf_file NULL
[09/30 15:24:14      8s] <CMD> set conf_qxlib_file NULL
[09/30 15:24:14      8s] <CMD> set conf_row_height 2.610000
[09/30 15:24:14      8s] <CMD> set dcgHonorSignalNetNDR 1
[09/30 15:24:14      8s] <CMD> set defHierChar /
[09/30 15:24:14      8s] Set Default Input Pin Transition as 0.1 ps.
[09/30 15:24:14      8s] <CMD> set delaycal_input_transition_delay 0.1ps
[09/30 15:24:14      8s] <CMD> set distributed_client_message_echo 1
[09/30 15:24:14      8s] <CMD> set fpIsMaxIoHeight 0
[09/30 15:24:14      8s] <CMD> set fp_core_height 26.100000
[09/30 15:24:14      8s] <CMD> set fp_core_to_bottom 10.150000
[09/30 15:24:14      8s] <CMD> set fp_core_to_left 10.150000
[09/30 15:24:14      8s] <CMD> set fp_core_to_right 10.150000
[09/30 15:24:14      8s] <CMD> set fp_core_to_top 10.150000
[09/30 15:24:14      8s] <CMD> set fp_core_width 37.165000
[09/30 15:24:14      8s] <CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
[09/30 15:24:14      8s] <CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
[09/30 15:24:14      8s] <CMD> set gpsPrivate::oigCGFixOutOfCoreChannels 1
[09/30 15:24:14      8s] <CMD> set gpsPrivate::oigPBAwareTopoMode 23
[09/30 15:24:14      8s] <CMD> set gpsPrivate::oigTopoBCMode 0
[09/30 15:24:14      8s] <CMD> set gpsPrivate::oigTopoUseBABInTopLvlNodesInOCP 1
[09/30 15:24:14      8s] <CMD> set gpsPrivate::oigUseNewMaxBufDistAPI 1
[09/30 15:24:14      8s] <CMD> set init_design_settop 0
[09/30 15:24:14      8s] <CMD> set init_gnd_net VSS
[09/30 15:24:14      8s] <CMD> set init_lef_file {lef/gsclib090_translated.lef lef/gsclib090_translated_ref.lef}
[09/30 15:24:14      8s] <CMD> set init_mmmc_file Default.view
[09/30 15:24:14      8s] <CMD> set init_oa_search_lib {}
[09/30 15:24:14      8s] <CMD> set init_pwr_net VDD
[09/30 15:24:14      8s] <CMD> set init_verilog fulladder1bit_netlist.v
[09/30 15:24:14      8s] <CMD> set pegDefaultResScaleFactor 1.000000
[09/30 15:24:14      8s] <CMD> set pegDetailResScaleFactor 1.000000
[09/30 15:24:14      8s] <CMD> set spgDecolorGeom 1
[09/30 15:24:14      8s] <CMD> set timing_library_float_precision_tol 0.000010
[09/30 15:24:14      8s] <CMD> set timing_library_load_pin_cap_indices {}
[09/30 15:24:14      8s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[09/30 15:24:18      9s] <CMD> init_design
[09/30 15:24:18      9s] #- Begin Load MMMC data ... (date=09/30 15:24:18, mem=533.0M)
[09/30 15:24:18      9s] #- End Load MMMC data ... (date=09/30 15:24:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=100.8M, current mem=533.0M)
[09/30 15:24:18      9s] 
[09/30 15:24:18      9s] Loading LEF file lef/gsclib090_translated.lef ...
[09/30 15:24:18      9s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POv', 
[09/30 15:24:18      9s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
[09/30 15:24:18      9s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
[09/30 15:24:18      9s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
[09/30 15:24:18      9s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
[09/30 15:24:18      9s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
[09/30 15:24:18      9s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
[09/30 15:24:18      9s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFFc', 
[09/30 15:24:18      9s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLYc', 
[09/30 15:24:18      9s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[09/30 15:24:18      9s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[09/30 15:24:18      9s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[09/30 15:24:18      9s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[09/30 15:24:18      9s] Set DBUPerIGU to M2 pitch 580.
[09/30 15:24:18      9s] 
[09/30 15:24:18      9s] Loading LEF file lef/gsclib090_translated_ref.lef ...
[09/30 15:24:18      9s] **WARN: (IMPLF-119):	LAYER 'Oxide' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-119' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-119):	LAYER 'Poly' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-119' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-119):	LAYER 'Nhvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-119' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-119):	LAYER 'Nimp' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-119' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-119):	LAYER 'Phvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-119' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-119):	LAYER 'Pimp' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-119' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-119):	LAYER 'Nzvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-119' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-119):	LAYER 'SiProt' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-119' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-119):	LAYER 'Cont' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-119' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-119):	LAYER 'Metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-119' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-119):	LAYER 'Via1' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-119' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-119):	LAYER 'Metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-119' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-119):	LAYER 'Via2' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-119' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-119):	LAYER 'Metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-119' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-119):	LAYER 'Via3' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-119' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-119):	LAYER 'Metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-119' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-119):	LAYER 'Via4' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-119' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-119):	LAYER 'Metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-119' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-119):	LAYER 'Via5' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-119' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-119):	LAYER 'Metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-119' for more detail.
[09/30 15:24:18      9s] **WARN: (EMS-27):	Message (IMPLF-119) has exceeded the current message display limit of 20.
[09/30 15:24:18      9s] To increase the message display limit, refer to the product command reference manual.
[09/30 15:24:18      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA1X' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-223' for more detail.
[09/30 15:24:18      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA1V' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-223' for more detail.
[09/30 15:24:18      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA1H' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-223' for more detail.
[09/30 15:24:18      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA1XR90' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-223' for more detail.
[09/30 15:24:18      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_E' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-223' for more detail.
[09/30 15:24:18      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_W' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-223' for more detail.
[09/30 15:24:18      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_N' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-223' for more detail.
[09/30 15:24:18      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_S' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-223' for more detail.
[09/30 15:24:18      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2X2CUT' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-223' for more detail.
[09/30 15:24:18      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA2X' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-223' for more detail.
[09/30 15:24:18      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA2H' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-223' for more detail.
[09/30 15:24:18      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA2V' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-223' for more detail.
[09/30 15:24:18      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA2XR90' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-223' for more detail.
[09/30 15:24:18      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-223' for more detail.
[09/30 15:24:18      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_S' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-223' for more detail.
[09/30 15:24:18      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_N' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-223' for more detail.
[09/30 15:24:18      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_N' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-223' for more detail.
[09/30 15:24:18      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_S' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-223' for more detail.
[09/30 15:24:18      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_E' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-223' for more detail.
[09/30 15:24:18      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_W' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-223' for more detail.
[09/30 15:24:18      9s] **WARN: (EMS-27):	Message (IMPLF-223) has exceeded the current message display limit of 20.
[09/30 15:24:18      9s] To increase the message display limit, refer to the product command reference manual.
[09/30 15:24:18      9s] **WARN: (IMPLF-151):	The viaRule 'VIA1ARRAY' has been defined, the content will be skipped.
[09/30 15:24:18      9s] **WARN: (IMPLF-151):	The viaRule 'VIA2ARRAY' has been defined, the content will be skipped.
[09/30 15:24:18      9s] **WARN: (IMPLF-151):	The viaRule 'VIA3ARRAY' has been defined, the content will be skipped.
[09/30 15:24:18      9s] **WARN: (IMPLF-151):	The viaRule 'VIA4ARRAY' has been defined, the content will be skipped.
[09/30 15:24:18      9s] **WARN: (IMPLF-151):	The viaRule 'VIA5ARRAY' has been defined, the content will be skipped.
[09/30 15:24:18      9s] **WARN: (IMPLF-151):	The viaRule 'VIA6ARRAY' has been defined, the content will be skipped.
[09/30 15:24:18      9s] **WARN: (IMPLF-151):	The viaRule 'VIA7ARRAY' has been defined, the content will be skipped.
[09/30 15:24:18      9s] **WARN: (IMPLF-151):	The viaRule 'VIA8ARRAY' has been defined, the content will be skipped.
[09/30 15:24:18      9s] **WARN: (IMPLF-151):	The viaRule 'M9_M8v' has been defined, the content will be skipped.
[09/30 15:24:18      9s] **WARN: (IMPLF-151):	The viaRule 'M8_M7v' has been defined, the content will be skipped.
[09/30 15:24:18      9s] **WARN: (IMPLF-151):	The viaRule 'M7_M6v' has been defined, the content will be skipped.
[09/30 15:24:18      9s] **WARN: (IMPLF-151):	The viaRule 'M6_M5v' has been defined, the content will be skipped.
[09/30 15:24:18      9s] **WARN: (IMPLF-151):	The viaRule 'M5_M4v' has been defined, the content will be skipped.
[09/30 15:24:18      9s] **WARN: (IMPLF-151):	The viaRule 'M4_M3v' has been defined, the content will be skipped.
[09/30 15:24:18      9s] **WARN: (IMPLF-151):	The viaRule 'M3_M2v' has been defined, the content will be skipped.
[09/30 15:24:18      9s] **WARN: (IMPLF-151):	The viaRule 'M2_M1v' has been defined, the content will be skipped.
[09/30 15:24:18      9s] **WARN: (IMPLF-151):	The viaRule 'M1_POv' has been defined, the content will be skipped.
[09/30 15:24:18      9s] **WARN: (IMPLF-151):	The viaRule 'M1_DIFF' has been defined, the content will be skipped.
[09/30 15:24:18      9s] **WARN: (IMPLF-151):	The viaRule 'M1_PSUB' has been defined, the content will be skipped.
[09/30 15:24:18      9s] **WARN: (IMPLF-151):	The viaRule 'M1_PIMP' has been defined, the content will be skipped.
[09/30 15:24:18      9s] **WARN: (EMS-27):	Message (IMPLF-151) has exceeded the current message display limit of 20.
[09/30 15:24:18      9s] To increase the message display limit, refer to the product command reference manual.
[09/30 15:24:18      9s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[09/30 15:24:18      9s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[09/30 15:24:18      9s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[09/30 15:24:18      9s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[09/30 15:24:18      9s] **WARN: (IMPLF-58):	MACRO 'OAI2BB1X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-58' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-58):	MACRO 'OA22X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-58' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-58):	MACRO 'NAND3X8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-58' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-58):	MACRO 'SDFFRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-58' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-58):	MACRO 'TLATSRX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-58' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-58):	MACRO 'OAI2BB1X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-58' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-58):	MACRO 'DLY4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-58' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-58):	MACRO 'ADDFX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-58' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-58):	MACRO 'CLKAND2X12' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-58' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-58):	MACRO 'MXI3XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-58' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-58):	MACRO 'NAND3X6' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-58' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-58):	MACRO 'SDFFRX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-58' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-58):	MACRO 'MX3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-58' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-58):	MACRO 'SDFFSRHQX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-58' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-58):	MACRO 'OAI33XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-58' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-58):	MACRO 'TLATSRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-58' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-58):	MACRO 'DFFHQX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-58' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-58):	MACRO 'AOI221X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-58' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-58):	MACRO 'ADDFX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-58' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-58):	MACRO 'AOI22XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-58' for more detail.
[09/30 15:24:18      9s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[09/30 15:24:18      9s] To increase the message display limit, refer to the product command reference manual.
[09/30 15:24:18      9s] **WARN: (IMPLF-61):	487 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
[09/30 15:24:18      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/30 15:24:18      9s] Type 'man IMPLF-61' for more detail.
[09/30 15:24:18      9s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/30 15:24:18      9s] Type 'man IMPLF-200' for more detail.
[09/30 15:24:18      9s] 
[09/30 15:24:18      9s] viaInitial starts at Mon Sep 30 15:24:18 2019
viaInitial ends at Mon Sep 30 15:24:18 2019
Loading view definition file from Default.view
[09/30 15:24:18      9s] Reading MAX_timing timing library '/root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/lib/90/slow.lib' ...
[09/30 15:24:19      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ACHCONX2' is not defined in the library. (File /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/lib/90/slow.lib)
[09/30 15:24:19      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ACHCONX2' is not defined in the library. (File /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/lib/90/slow.lib)
[09/30 15:24:19      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ACHCONX2' is not defined in the library. (File /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/lib/90/slow.lib)
[09/30 15:24:19      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library. (File /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/lib/90/slow.lib)
[09/30 15:24:19      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHX1' is not defined in the library. (File /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/lib/90/slow.lib)
[09/30 15:24:19      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ADDFHX1' is not defined in the library. (File /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/lib/90/slow.lib)
[09/30 15:24:19      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ADDFHX1' is not defined in the library. (File /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/lib/90/slow.lib)
[09/30 15:24:19      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/lib/90/slow.lib)
[09/30 15:24:19      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/lib/90/slow.lib)
[09/30 15:24:19      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHX2' is not defined in the library. (File /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/lib/90/slow.lib)
[09/30 15:24:19      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ADDFHX2' is not defined in the library. (File /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/lib/90/slow.lib)
[09/30 15:24:19      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ADDFHX2' is not defined in the library. (File /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/lib/90/slow.lib)
[09/30 15:24:19      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/lib/90/slow.lib)
[09/30 15:24:19      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/lib/90/slow.lib)
[09/30 15:24:19      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHX4' is not defined in the library. (File /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/lib/90/slow.lib)
[09/30 15:24:19      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ADDFHX4' is not defined in the library. (File /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/lib/90/slow.lib)
[09/30 15:24:19      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ADDFHX4' is not defined in the library. (File /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/lib/90/slow.lib)
[09/30 15:24:19      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library. (File /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/lib/90/slow.lib)
[09/30 15:24:19      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library. (File /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/lib/90/slow.lib)
[09/30 15:24:19      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHXL' is not defined in the library. (File /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/lib/90/slow.lib)
[09/30 15:24:19      9s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[09/30 15:24:19      9s] Read 479 cells in library 'slow' 
[09/30 15:24:19      9s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.16min, fe_real=0.50min, fe_mem=553.1M) ***
[09/30 15:24:19      9s] #- Begin Load netlist data ... (date=09/30 15:24:19, mem=553.1M)
[09/30 15:24:19      9s] *** Begin netlist parsing (mem=553.1M) ***
[09/30 15:24:19      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[09/30 15:24:19      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[09/30 15:24:19      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[09/30 15:24:19      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[09/30 15:24:19      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[09/30 15:24:19      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[09/30 15:24:19      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[09/30 15:24:19      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[09/30 15:24:19      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[09/30 15:24:19      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[09/30 15:24:19      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[09/30 15:24:19      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[09/30 15:24:19      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[09/30 15:24:19      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[09/30 15:24:19      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[09/30 15:24:19      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[09/30 15:24:19      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[09/30 15:24:19      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[09/30 15:24:19      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[09/30 15:24:19      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[09/30 15:24:19      9s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[09/30 15:24:19      9s] To increase the message display limit, refer to the product command reference manual.
[09/30 15:24:19      9s] Created 479 new cells from 1 timing libraries.
[09/30 15:24:19      9s] Reading netlist ...
[09/30 15:24:19      9s] Backslashed names will retain backslash and a trailing blank character.
[09/30 15:24:19      9s] Reading verilog netlist 'fulladder1bit_netlist.v'
[09/30 15:24:19      9s] 
[09/30 15:24:19      9s] *** Memory Usage v#1 (Current mem = 553.102M, initial mem = 174.426M) ***
[09/30 15:24:19      9s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=553.1M) ***
[09/30 15:24:19      9s] #- End Load netlist data ... (date=09/30 15:24:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=121.0M, current mem=553.1M)
[09/30 15:24:19      9s] Top level cell is fulladder1bit.
[09/30 15:24:19      9s] Hooked 479 DB cells to tlib cells.
[09/30 15:24:19      9s] Starting recursive module instantiation check.
[09/30 15:24:19      9s] No recursion found.
[09/30 15:24:19      9s] Building hierarchical netlist for Cell fulladder1bit ...
[09/30 15:24:19      9s] *** Netlist is unique.
[09/30 15:24:19      9s] ** info: there are 488 modules.
[09/30 15:24:19      9s] ** info: there are 1 stdCell insts.
[09/30 15:24:19      9s] 
[09/30 15:24:19      9s] *** Memory Usage v#1 (Current mem = 576.770M, initial mem = 174.426M) ***
[09/30 15:24:19      9s] *info: set bottom ioPad orient R0
[09/30 15:24:19      9s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/30 15:24:19      9s] Type 'man IMPFP-3961' for more detail.
[09/30 15:24:19      9s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/30 15:24:19      9s] Type 'man IMPFP-3961' for more detail.
[09/30 15:24:19      9s] Horizontal Layer M1 offset = 290 (derived)
[09/30 15:24:19      9s] Vertical Layer M2 offset = 290 (derived)
[09/30 15:24:19      9s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[09/30 15:24:19      9s] Set Default Net Delay as 1000 ps.
[09/30 15:24:19      9s] Set Default Net Load as 0.5 pF. 
[09/30 15:24:19      9s] Set Default Input Pin Transition as 0.1 ps.
[09/30 15:24:19     10s] Extraction setup Delayed 
[09/30 15:24:19     10s] *Info: initialize multi-corner CTS.
[09/30 15:24:19     10s] Reading MIn_timing timing library '/root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/lib/90/fast.lib' ...
[09/30 15:24:19     10s] Read 479 cells in library 'fast' 
[09/30 15:24:19     10s] Reading timing constraints file 'constraints_top.sdc' ...
[09/30 15:24:19     10s] Current (total cpu=0:00:10.4, real=0:00:30.0, peak res=288.7M, current mem=702.1M)
[09/30 15:24:19     10s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File constraints_top.sdc, Line 1).
[09/30 15:24:19     10s] 
[09/30 15:24:19     10s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'clk' (File constraints_top.sdc, Line 1).
[09/30 15:24:19     10s] 
[09/30 15:24:19     10s] **ERROR: (TCLCMD-1109):	Could not find source for create_clock command (File constraints_top.sdc, Line 1).
[09/30 15:24:19     10s] 
[09/30 15:24:19     10s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File constraints_top.sdc, Line 2).
[09/30 15:24:19     10s] 
[09/30 15:24:19     10s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File constraints_top.sdc, Line 2).
[09/30 15:24:19     10s] 
[09/30 15:24:19     10s] **ERROR: (TCLCMD-265):	No matching clock found for '' (File constraints_top.sdc, Line 2).
[09/30 15:24:19     10s] 
[09/30 15:24:19     10s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File constraints_top.sdc, Line 3).
[09/30 15:24:19     10s] 
[09/30 15:24:19     10s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File constraints_top.sdc, Line 3).
[09/30 15:24:19     10s] 
[09/30 15:24:19     10s] **ERROR: (TCLCMD-265):	No matching clock found for '' (File constraints_top.sdc, Line 3).
[09/30 15:24:19     10s] 
[09/30 15:24:19     10s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File constraints_top.sdc, Line 4).
[09/30 15:24:19     10s] 
[09/30 15:24:19     10s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'clk' (File constraints_top.sdc, Line 4).
[09/30 15:24:19     10s] 
[09/30 15:24:19     10s] **ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, or pins' that match '' (File constraints_top.sdc, Line 4).
[09/30 15:24:19     10s] 
[09/30 15:24:19     10s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'rst' (File constraints_top.sdc, Line 5).
[09/30 15:24:19     10s] 
[09/30 15:24:19     10s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'rst' (File constraints_top.sdc, Line 5).
[09/30 15:24:19     10s] 
[09/30 15:24:19     10s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File constraints_top.sdc, Line 5).
[09/30 15:24:19     10s] 
[09/30 15:24:19     10s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File constraints_top.sdc, Line 5).
[09/30 15:24:19     10s] 
[09/30 15:24:19     10s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File constraints_top.sdc, Line 5).
[09/30 15:24:19     10s] 
[09/30 15:24:19     10s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count' (File constraints_top.sdc, Line 6).
[09/30 15:24:19     10s] 
[09/30 15:24:19     10s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count' (File constraints_top.sdc, Line 6).
[09/30 15:24:19     10s] 
[09/30 15:24:19     10s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File constraints_top.sdc, Line 6).
[09/30 15:24:19     10s] 
[09/30 15:24:19     10s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File constraints_top.sdc, Line 6).
[09/30 15:24:19     10s] 
[09/30 15:24:19     10s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File constraints_top.sdc, Line 6).
[09/30 15:24:19     10s] 
[09/30 15:24:19     10s] INFO (CTE): Reading of timing constraints file constraints_top.sdc completed, with 8 Warnings and 14 Errors.
[09/30 15:24:19     10s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=290.6M, current mem=704.8M)
[09/30 15:24:19     10s] Current (total cpu=0:00:10.5, real=0:00:30.0, peak res=290.6M, current mem=704.8M)
[09/30 15:24:19     10s] Summary for sequential cells identification: 
[09/30 15:24:19     10s] Identified SBFF number: 112
[09/30 15:24:19     10s] Identified MBFF number: 0
[09/30 15:24:19     10s] Identified SB Latch number: 0
[09/30 15:24:19     10s] Identified MB Latch number: 0
[09/30 15:24:19     10s] Not identified SBFF number: 8
[09/30 15:24:19     10s] Not identified MBFF number: 0
[09/30 15:24:19     10s] Not identified SB Latch number: 0
[09/30 15:24:19     10s] Not identified MB Latch number: 0
[09/30 15:24:19     10s] Number of sequential cells which are not FFs: 32
[09/30 15:24:19     10s] 
[09/30 15:24:19     10s] Total number of combinational cells: 317
[09/30 15:24:19     10s] Total number of sequential cells: 152
[09/30 15:24:19     10s] Total number of tristate cells: 10
[09/30 15:24:19     10s] Total number of level shifter cells: 0
[09/30 15:24:19     10s] Total number of power gating cells: 0
[09/30 15:24:19     10s] Total number of isolation cells: 0
[09/30 15:24:19     10s] Total number of power switch cells: 0
[09/30 15:24:19     10s] Total number of pulse generator cells: 0
[09/30 15:24:19     10s] Total number of always on buffers: 0
[09/30 15:24:19     10s] Total number of retention cells: 0
[09/30 15:24:19     10s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[09/30 15:24:19     10s] Total number of usable buffers: 16
[09/30 15:24:19     10s] List of unusable buffers:
[09/30 15:24:19     10s] Total number of unusable buffers: 0
[09/30 15:24:19     10s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[09/30 15:24:19     10s] Total number of usable inverters: 19
[09/30 15:24:19     10s] List of unusable inverters:
[09/30 15:24:19     10s] Total number of unusable inverters: 0
[09/30 15:24:19     10s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[09/30 15:24:19     10s] Total number of identified usable delay cells: 8
[09/30 15:24:19     10s] List of identified unusable delay cells:
[09/30 15:24:19     10s] Total number of identified unusable delay cells: 0
[09/30 15:24:19     10s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[09/30 15:24:19     10s] Extraction setup Started 
[09/30 15:24:19     10s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/30 15:24:19     10s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/30 15:24:19     10s] Type 'man IMPEXT-2773' for more detail.
[09/30 15:24:19     10s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/30 15:24:19     10s] Type 'man IMPEXT-2776' for more detail.
[09/30 15:24:19     10s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/30 15:24:19     10s] Type 'man IMPEXT-2776' for more detail.
[09/30 15:24:19     10s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/30 15:24:19     10s] Type 'man IMPEXT-2776' for more detail.
[09/30 15:24:19     10s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/30 15:24:19     10s] Type 'man IMPEXT-2776' for more detail.
[09/30 15:24:19     10s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/30 15:24:19     10s] Type 'man IMPEXT-2776' for more detail.
[09/30 15:24:19     10s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/30 15:24:19     10s] Type 'man IMPEXT-2776' for more detail.
[09/30 15:24:19     10s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.35 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/30 15:24:19     10s] Type 'man IMPEXT-2776' for more detail.
[09/30 15:24:19     10s] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.35 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/30 15:24:19     10s] Type 'man IMPEXT-2776' for more detail.
[09/30 15:24:19     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/30 15:24:19     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/30 15:24:19     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/30 15:24:19     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/30 15:24:19     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/30 15:24:19     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/30 15:24:19     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/30 15:24:19     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.02 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/30 15:24:19     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.02 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/30 15:24:19     10s] Summary of Active RC-Corners : 
[09/30 15:24:19     10s]  
[09/30 15:24:19     10s]  Analysis View: Worst
[09/30 15:24:19     10s]     RC-Corner Name        : default_rc_corner
[09/30 15:24:19     10s]     RC-Corner Index       : 0
[09/30 15:24:19     10s]     RC-Corner Temperature : 25 Celsius
[09/30 15:24:19     10s]     RC-Corner Cap Table   : ''
[09/30 15:24:19     10s]     RC-Corner PreRoute Res Factor         : 1
[09/30 15:24:19     10s]     RC-Corner PreRoute Cap Factor         : 1
[09/30 15:24:19     10s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/30 15:24:19     10s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/30 15:24:19     10s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/30 15:24:19     10s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/30 15:24:19     10s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/30 15:24:19     10s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/30 15:24:19     10s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/30 15:24:19     10s]  
[09/30 15:24:19     10s]  Analysis View: best
[09/30 15:24:19     10s]     RC-Corner Name        : default_rc_corner
[09/30 15:24:19     10s]     RC-Corner Index       : 0
[09/30 15:24:19     10s]     RC-Corner Temperature : 25 Celsius
[09/30 15:24:19     10s]     RC-Corner Cap Table   : ''
[09/30 15:24:19     10s]     RC-Corner PreRoute Res Factor         : 1
[09/30 15:24:19     10s]     RC-Corner PreRoute Cap Factor         : 1
[09/30 15:24:19     10s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/30 15:24:19     10s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/30 15:24:19     10s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/30 15:24:19     10s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/30 15:24:19     10s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/30 15:24:19     10s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/30 15:24:19     10s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/30 15:24:19     10s] 
[09/30 15:24:19     10s] *** Summary of all messages that are not suppressed in this session:
[09/30 15:24:19     10s] Severity  ID               Count  Summary                                  
[09/30 15:24:19     10s] WARNING   IMPLF-151           41  The viaRule '%s' has been defined, the c...
[09/30 15:24:19     10s] WARNING   IMPLF-155            9  ViaRule only supports routing/cut layer,...
[09/30 15:24:19     10s] WARNING   IMPLF-58           487  MACRO '%s' has been found in the databas...
[09/30 15:24:19     10s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[09/30 15:24:19     10s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/30 15:24:19     10s] ERROR     IMPLF-223          103  The LEF via '%s' has been defined and fo...
[09/30 15:24:19     10s] WARNING   IMPLF-105            4  The layer '%s' specified in SAMENET spac...
[09/30 15:24:19     10s] WARNING   IMPLF-119           27  LAYER '%s' has been found in the databas...
[09/30 15:24:19     10s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[09/30 15:24:19     10s] WARNING   IMPEXT-2766          9  The sheet resistance for layer %s is not...
[09/30 15:24:19     10s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[09/30 15:24:19     10s] WARNING   IMPEXT-2776          8  The via resistance between layers %s and...
[09/30 15:24:19     10s] WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
[09/30 15:24:19     10s] *** Message Summary: 1548 warning(s), 103 error(s)
[09/30 15:24:19     10s] 
[09/30 15:24:39     12s] <CMD> clearGlobalNets
[09/30 15:24:39     12s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -module {}
[09/30 15:24:39     12s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -module {}
[09/30 15:24:40     12s] <CMD> clearGlobalNets
[09/30 15:24:40     12s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -module {}
[09/30 15:24:40     12s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -module {}
[09/30 15:24:49     13s] <CMD> set sprCreateIeRingOffset 1.0
[09/30 15:24:49     13s] <CMD> set sprCreateIeRingThreshold 1.0
[09/30 15:24:49     13s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/30 15:24:49     13s] <CMD> set sprCreateIeRingLayers {}
[09/30 15:24:49     13s] <CMD> set sprCreateIeRingOffset 1.0
[09/30 15:24:49     13s] <CMD> set sprCreateIeRingThreshold 1.0
[09/30 15:24:49     13s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/30 15:24:49     13s] <CMD> set sprCreateIeRingLayers {}
[09/30 15:24:49     13s] <CMD> set sprCreateIeStripeWidth 10.0
[09/30 15:24:49     13s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/30 15:24:49     13s] <CMD> set sprCreateIeStripeWidth 10.0
[09/30 15:24:49     13s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/30 15:24:49     13s] <CMD> set sprCreateIeRingOffset 1.0
[09/30 15:24:49     13s] <CMD> set sprCreateIeRingThreshold 1.0
[09/30 15:24:49     13s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/30 15:24:49     13s] <CMD> set sprCreateIeRingLayers {}
[09/30 15:24:49     13s] <CMD> set sprCreateIeStripeWidth 10.0
[09/30 15:24:49     13s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/30 15:25:09     16s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/30 15:25:09     16s] The ring targets are set to core/block ring wires.
[09/30 15:25:09     16s] addRing command will consider rows while creating rings.
[09/30 15:25:09     16s] addRing command will disallow rings to go over rows.
[09/30 15:25:09     16s] addRing command will ignore shorts while creating rings.
[09/30 15:25:09     16s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[09/30 15:25:09     16s] 
[09/30 15:25:09     16s] Ring generation is complete.
[09/30 15:25:09     16s] vias are now being generated.
[09/30 15:25:09     16s] addRing created 8 wires.
[09/30 15:25:09     16s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[09/30 15:25:09     16s] +--------+----------------+----------------+
[09/30 15:25:09     16s] |  Layer |     Created    |     Deleted    |
[09/30 15:25:09     16s] +--------+----------------+----------------+
[09/30 15:25:09     16s] | Metal8 |        4       |       NA       |
[09/30 15:25:09     16s] |  Via8  |        8       |        0       |
[09/30 15:25:09     16s] | Metal9 |        4       |       NA       |
[09/30 15:25:09     16s] +--------+----------------+----------------+
[09/30 15:25:15     16s] <CMD> set sprCreateIeRingOffset 1.0
[09/30 15:25:15     16s] <CMD> set sprCreateIeRingThreshold 1.0
[09/30 15:25:15     16s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/30 15:25:15     16s] <CMD> set sprCreateIeRingLayers {}
[09/30 15:25:15     16s] <CMD> set sprCreateIeRingOffset 1.0
[09/30 15:25:15     16s] <CMD> set sprCreateIeRingThreshold 1.0
[09/30 15:25:15     16s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/30 15:25:15     16s] <CMD> set sprCreateIeRingLayers {}
[09/30 15:25:15     16s] <CMD> set sprCreateIeStripeWidth 10.0
[09/30 15:25:15     16s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/30 15:25:15     16s] <CMD> set sprCreateIeStripeWidth 10.0
[09/30 15:25:15     16s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/30 15:25:15     16s] <CMD> set sprCreateIeRingOffset 1.0
[09/30 15:25:15     16s] <CMD> set sprCreateIeRingThreshold 1.0
[09/30 15:25:15     16s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/30 15:25:15     16s] <CMD> set sprCreateIeRingLayers {}
[09/30 15:25:15     16s] <CMD> set sprCreateIeStripeWidth 10.0
[09/30 15:25:15     16s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/30 15:25:44     20s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[09/30 15:25:44     20s] addStripe will allow jog to connect padcore ring and block ring.
[09/30 15:25:44     20s] Stripes will stop at the boundary of the specified area.
[09/30 15:25:44     20s] When breaking rings, the power planner will consider the existence of blocks.
[09/30 15:25:44     20s] Stripes will not extend to closest target.
[09/30 15:25:44     20s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/30 15:25:44     20s] Stripes will not be created over regions without power planning wires.
[09/30 15:25:44     20s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/30 15:25:44     20s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/30 15:25:44     20s] AddStripe segment minimum length set to 1
[09/30 15:25:44     20s] Offset for stripe breaking is set to 0.
[09/30 15:25:44     20s] <CMD> addStripe -nets {VDD VSS} -layer Metal1 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 3 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/30 15:25:44     20s] 
[09/30 15:25:44     20s] Starting stripe generation ...
[09/30 15:25:44     20s] Non-Default setAddStripeOption Settings :
[09/30 15:25:44     20s]   NONE
[09/30 15:25:44     20s] Stripe generation is complete.
[09/30 15:25:44     20s] vias are now being generated.
[09/30 15:25:44     20s] addStripe created 6 wires.
[09/30 15:25:44     20s] ViaGen created 32 vias, deleted 0 via to avoid violation.
[09/30 15:25:44     20s] +--------+----------------+----------------+
[09/30 15:25:44     20s] |  Layer |     Created    |     Deleted    |
[09/30 15:25:44     20s] +--------+----------------+----------------+
[09/30 15:25:44     20s] | Metal1 |        6       |       NA       |
[09/30 15:25:44     20s] |  Via1  |        4       |        0       |
[09/30 15:25:44     20s] |  Via2  |        4       |        0       |
[09/30 15:25:44     20s] |  Via3  |        4       |        0       |
[09/30 15:25:44     20s] |  Via4  |        4       |        0       |
[09/30 15:25:44     20s] |  Via5  |        4       |        0       |
[09/30 15:25:44     20s] |  Via6  |        4       |        0       |
[09/30 15:25:44     20s] |  Via7  |        4       |        0       |
[09/30 15:25:44     20s] |  Via8  |        4       |        0       |
[09/30 15:25:44     20s] +--------+----------------+----------------+
[09/30 15:26:23     25s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[09/30 15:26:23     25s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
[09/30 15:26:23     25s] *** Begin SPECIAL ROUTE on Mon Sep 30 15:26:23 2019 ***
[09/30 15:26:23     25s] SPECIAL ROUTE ran on directory: /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022
[09/30 15:26:23     25s] SPECIAL ROUTE ran on machine: client02 (Linux 2.6.32-696.el6.x86_64 x86_64 800Mhz)
[09/30 15:26:23     25s] 
[09/30 15:26:23     25s] Begin option processing ...
[09/30 15:26:23     25s] srouteConnectPowerBump set to false
[09/30 15:26:23     25s] routeSelectNet set to "VDD VSS"
[09/30 15:26:23     25s] routeSpecial set to true
[09/30 15:26:23     25s] srouteBlockPin set to "useLef"
[09/30 15:26:23     25s] srouteBottomLayerLimit set to 1
[09/30 15:26:23     25s] srouteBottomTargetLayerLimit set to 1
[09/30 15:26:23     25s] srouteConnectConverterPin set to false
[09/30 15:26:23     25s] srouteCrossoverViaBottomLayer set to 1
[09/30 15:26:23     25s] srouteCrossoverViaTopLayer set to 9
[09/30 15:26:23     25s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[09/30 15:26:23     25s] srouteFollowCorePinEnd set to 3
[09/30 15:26:23     25s] srouteJogControl set to "preferWithChanges differentLayer"
[09/30 15:26:23     25s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[09/30 15:26:23     25s] sroutePadPinAllPorts set to true
[09/30 15:26:23     25s] sroutePreserveExistingRoutes set to true
[09/30 15:26:23     25s] srouteRoutePowerBarPortOnBothDir set to true
[09/30 15:26:23     25s] srouteStopBlockPin set to "nearestTarget"
[09/30 15:26:23     25s] srouteTopLayerLimit set to 9
[09/30 15:26:23     25s] srouteTopTargetLayerLimit set to 9
[09/30 15:26:23     25s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1477.00 megs.
[09/30 15:26:23     25s] 
[09/30 15:26:23     25s] Reading DB technology information...
[09/30 15:26:23     25s] Finished reading DB technology information.
[09/30 15:26:23     25s] Reading floorplan and netlist information...
[09/30 15:26:23     25s] Finished reading floorplan and netlist information.
[09/30 15:26:23     25s] Read in 19 layers, 9 routing layers, 1 overlap layer
[09/30 15:26:23     25s] Read in 2 nondefault rules, 0 used
[09/30 15:26:23     25s] Read in 487 macros, 2 used
[09/30 15:26:23     25s] Read in 1 components
[09/30 15:26:23     25s]   1 core components: 1 unplaced, 0 placed, 0 fixed
[09/30 15:26:23     25s] Read in 5 logical pins
[09/30 15:26:23     25s] Read in 5 nets
[09/30 15:26:23     25s] Read in 2 special nets, 2 routed
[09/30 15:26:23     25s] Read in 2 terminals
[09/30 15:26:23     25s] 2 nets selected.
[09/30 15:26:23     25s] 
[09/30 15:26:23     25s] Begin power routing ...
[09/30 15:26:23     25s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[09/30 15:26:23     25s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[09/30 15:26:23     25s] Type 'man IMPSR-1256' for more detail.
[09/30 15:26:23     25s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/30 15:26:23     25s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[09/30 15:26:23     25s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[09/30 15:26:23     25s] Type 'man IMPSR-1256' for more detail.
[09/30 15:26:23     25s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/30 15:26:23     25s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (14.680, 9.970), it will not be connected.
[09/30 15:26:23     25s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (14.680, 15.190), it will not be connected.
[09/30 15:26:23     25s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (14.680, 9.970), it will not be connected.
[09/30 15:26:23     25s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (14.680, 15.190), it will not be connected.
[09/30 15:26:23     25s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (14.680, 9.970), it will not be connected.
[09/30 15:26:23     25s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (14.680, 15.190), it will not be connected.
[09/30 15:26:23     25s] CPU time for FollowPin 0 seconds
[09/30 15:26:23     25s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (10.550, 12.580), it will not be connected.
[09/30 15:26:23     25s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (10.550, 12.580), it will not be connected.
[09/30 15:26:23     25s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (10.550, 12.580), it will not be connected.
[09/30 15:26:23     25s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (10.550, 12.580), it will not be connected.
[09/30 15:26:23     25s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (10.550, 12.580), it will not be connected.
[09/30 15:26:23     25s] CPU time for FollowPin 0 seconds
[09/30 15:26:23     25s]   Number of IO ports routed: 0
[09/30 15:26:23     25s]   Number of Block ports routed: 0
[09/30 15:26:23     25s]   Number of Stripe ports routed: 0
[09/30 15:26:23     25s]   Number of Core ports routed: 3
[09/30 15:26:23     25s]   Number of Pad ports routed: 0
[09/30 15:26:23     25s]   Number of Power Bump ports routed: 0
[09/30 15:26:23     25s]   Number of Followpin connections: 3
[09/30 15:26:23     25s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1494.00 megs.
[09/30 15:26:23     25s] 
[09/30 15:26:23     25s] 
[09/30 15:26:23     25s] 
[09/30 15:26:23     25s]  Begin updating DB with routing results ...
[09/30 15:26:23     25s]  Updating DB with 179 via definition ...Extracting standard cell pins and blockage ...... 
[09/30 15:26:23     25s] Pin and blockage extraction finished
[09/30 15:26:23     25s] 
[09/30 15:26:23     25s] 
sroute post-processing starts at Mon Sep 30 15:26:23 2019
The viaGen is rebuilding shadow vias for net VSS.
[09/30 15:26:23     25s] sroute post-processing ends at Mon Sep 30 15:26:23 2019

sroute post-processing starts at Mon Sep 30 15:26:23 2019
The viaGen is rebuilding shadow vias for net VDD.
[09/30 15:26:23     25s] sroute post-processing ends at Mon Sep 30 15:26:23 2019
sroute created 9 wires.
[09/30 15:26:23     25s] ViaGen created 21 vias, deleted 0 via to avoid violation.
[09/30 15:26:23     25s] +--------+----------------+----------------+
[09/30 15:26:23     25s] |  Layer |     Created    |     Deleted    |
[09/30 15:26:23     25s] +--------+----------------+----------------+
[09/30 15:26:23     25s] | Metal1 |        6       |       NA       |
[09/30 15:26:23     25s] |  Via1  |        3       |        0       |
[09/30 15:26:23     25s] |  Via2  |        3       |        0       |
[09/30 15:26:23     25s] | Metal3 |        3       |       NA       |
[09/30 15:26:23     25s] |  Via3  |        3       |        0       |
[09/30 15:26:23     25s] |  Via4  |        3       |        0       |
[09/30 15:26:23     25s] |  Via5  |        3       |        0       |
[09/30 15:26:23     25s] |  Via6  |        3       |        0       |
[09/30 15:26:23     25s] |  Via7  |        3       |        0       |
[09/30 15:26:23     25s] +--------+----------------+----------------+
[09/30 15:28:20     40s] <CMD> getCTSMode -engine -quiet
[09/30 15:28:23     40s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/30 15:28:23     40s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[09/30 15:28:25     41s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[09/30 15:28:25     41s] <CMD> setEndCapMode -reset
[09/30 15:28:25     41s] <CMD> setEndCapMode -boundary_tap false
[09/30 15:28:25     41s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFDefaultRouteSpec_gpdk090
[09/30 15:28:25     41s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/30 15:28:25     41s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/30 15:28:25     41s] **WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/30 15:28:25     41s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/30 15:28:25     41s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/30 15:28:25     41s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/30 15:28:25     41s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[09/30 15:28:25     41s] <CMD> setPlaceMode -reset
[09/30 15:28:25     41s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[09/30 15:28:26     41s] <CMD> setPlaceMode -fp false
[09/30 15:28:26     41s] <CMD> placeDesign
[09/30 15:28:26     41s] *** Starting placeDesign default flow ***
[09/30 15:28:26     41s] *** Start deleteBufferTree ***
[09/30 15:28:26     41s] Info: Detect buffers to remove automatically.
[09/30 15:28:26     41s] Analyzing netlist ...
[09/30 15:28:26     41s] Updating netlist
[09/30 15:28:26     41s] 
[09/30 15:28:26     41s] *summary: 0 instances (buffers/inverters) removed
[09/30 15:28:26     41s] *** Finish deleteBufferTree (0:00:00.0) ***
[09/30 15:28:26     41s] **INFO: Enable pre-place timing setting for timing analysis
[09/30 15:28:26     41s] Set Using Default Delay Limit as 101.
[09/30 15:28:26     41s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/30 15:28:26     41s] Set Default Net Delay as 0 ps.
[09/30 15:28:26     41s] Set Default Net Load as 0 pF. 
[09/30 15:28:26     41s] **INFO: Analyzing IO path groups for slack adjustment
[09/30 15:28:26     41s] **INFO: Disable pre-place timing setting for timing analysis
[09/30 15:28:26     41s] Set Using Default Delay Limit as 1000.
[09/30 15:28:26     41s] Set Default Net Delay as 1000 ps.
[09/30 15:28:26     41s] Set Default Net Load as 0.5 pF. 
[09/30 15:28:26     41s] **INFO: Pre-place timing setting for timing analysis already disabled
[09/30 15:28:26     41s] Deleted 0 physical inst  (cell - / prefix -).
[09/30 15:28:26     41s] *** Starting "NanoPlace(TM) placement v#8 (mem=758.7M)" ...
[09/30 15:28:28     43s] *** Build Buffered Sizing Timing Model
[09/30 15:28:28     43s] (cpu=0:00:02.0 mem=763.7M) ***
[09/30 15:28:29     43s] *** Build Virtual Sizing Timing Model
[09/30 15:28:29     43s] (cpu=0:00:02.1 mem=773.7M) ***
[09/30 15:28:29     43s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[09/30 15:28:29     43s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[09/30 15:28:29     43s] Define the scan chains before using this option.
[09/30 15:28:29     43s] Type 'man IMPSP-9042' for more detail.
[09/30 15:28:29     43s] #std cell=1 (0 fixed + 1 movable) #block=0 (0 floating + 0 preplaced)
[09/30 15:28:29     43s] #ioInst=0 #net=5 #term=10 #term/net=2.00, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=5
[09/30 15:28:29     43s] stdCell: 1 single + 0 double + 0 multi
[09/30 15:28:29     43s] Total standard cell length = 0.0075 (mm), area = 0.0000 (mm^2)
[09/30 15:28:29     43s] Core basic site is gsclib090site
[09/30 15:28:29     43s] Estimated cell power/ground rail width = 0.326 um
[09/30 15:28:29     43s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/30 15:28:29     43s] Apply auto density screen in pre-place stage.
[09/30 15:28:29     43s] Auto density screen increases utilization from 0.722 to 0.722
[09/30 15:28:29     43s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 776.7M
[09/30 15:28:29     43s] Average module density = 0.722.
[09/30 15:28:29     43s] Density for the design = 0.722.
[09/30 15:28:29     43s]        = stdcell_area 26 sites (20 um^2) / alloc_area 36 sites (27 um^2).
[09/30 15:28:29     43s] Pin Density = 0.1852.
[09/30 15:28:29     43s]             = total # of pins 10 / total area 54.
[09/30 15:28:29     43s] Initial padding increases density from 0.722 to 0.722 for top
[09/30 15:28:29     43s] === lastAutoLevel = 3 
[09/30 15:28:29     43s] === macro end level: 6 ===
[09/30 15:28:29     43s] Clock gating cells determined by native netlist tracing.
[09/30 15:28:30     43s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[09/30 15:28:30     43s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[09/30 15:28:30     43s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 815.7M
[09/30 15:28:30     43s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[09/30 15:28:30     43s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[09/30 15:28:30     43s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 815.7M
[09/30 15:28:30     43s] exp_mt_sequential is set from setPlaceMode option to 1
[09/30 15:28:30     43s] Setting dotProdMode from setPlaceMode option to Single-thread sequential mode
[09/30 15:28:30     43s] place_exp_mt_interval set to default 32
[09/30 15:28:30     43s] place_exp_mt_interval_bias (first half) set to default 0.750000
[09/30 15:28:30     43s] Iteration  3: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[09/30 15:28:30     43s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[09/30 15:28:30     43s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 815.7M
[09/30 15:28:30     43s] Total number of setup views is 1.
[09/30 15:28:30     43s] Total number of active setup views is 1.
[09/30 15:28:30     43s] Active setup views:
[09/30 15:28:30     43s]     Worst
[09/30 15:28:30     43s] Iteration  4: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[09/30 15:28:30     43s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[09/30 15:28:30     43s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 815.7M
[09/30 15:28:30     43s] Iteration  5: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[09/30 15:28:30     43s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[09/30 15:28:30     43s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 815.7M
[09/30 15:28:30     43s] Iteration  6: Total net bbox = 4.963e+01 (4.96e+01 0.00e+00)
[09/30 15:28:30     43s]               Est.  stn bbox = 4.963e+01 (4.96e+01 0.00e+00)
[09/30 15:28:30     43s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 815.7M
[09/30 15:28:30     43s] *** cost = 4.963e+01 (4.96e+01 0.00e+00) (cpu for global=0:00:00.0) real=0:00:01.0***
[09/30 15:28:30     43s] Info: 0 clock gating cells identified, 0 (on average) moved
[09/30 15:28:30     43s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[09/30 15:28:30     43s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
[09/30 15:28:30     43s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/30 15:28:30     43s] Type 'man IMPSP-9025' for more detail.
[09/30 15:28:30     43s] #spOpts: mergeVia=F 
[09/30 15:28:30     43s] Core basic site is gsclib090site
[09/30 15:28:30     43s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/30 15:28:30     43s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'ADDFX1'.
[09/30 15:28:30     43s] Type 'man IMPSP-270' for more detail.
[09/30 15:28:30     43s] *** Starting refinePlace (0:00:43.8 mem=775.6M) ***
[09/30 15:28:30     43s] Total net bbox length = 5.959e+01 (5.439e+01 5.195e+00) (ext = 5.959e+01)
[09/30 15:28:30     43s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/30 15:28:30     43s] Starting refinePlace ...
[09/30 15:28:30     43s] default core: bins with density >  0.75 =    0 % ( 0 / 1 )
[09/30 15:28:30     43s] Density distribution unevenness ratio = 0.000%
[09/30 15:28:30     43s]   Spread Effort: high, standalone mode, useDDP on.
[09/30 15:28:30     43s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=776.6MB) @(0:00:43.8 - 0:00:43.8).
[09/30 15:28:30     43s] Move report: preRPlace moves 1 insts, mean move: 3.60 um, max move: 3.60 um
[09/30 15:28:30     43s] 	Max move on inst (g2): (7.83, 11.43) --> (10.15, 10.15)
[09/30 15:28:30     43s] 	Length: 26 sites, height: 1 rows, site name: gsclib090site, cell type: ADDFX1
[09/30 15:28:30     43s] 	Violation at original loc: Region/Fence Violation
[09/30 15:28:30     43s] wireLenOptFixPriorityInst 0 inst fixed
[09/30 15:28:30     43s] Placement tweakage begins.
[09/30 15:28:30     43s] wire length = 6.784e+01
[09/30 15:28:30     43s] wire length = 6.784e+01
[09/30 15:28:30     43s] Placement tweakage ends.
[09/30 15:28:30     43s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/30 15:28:30     43s] **WARN: (IMPSP-2040):	Within search radius 334.080 um from center (10.150 10.150), there is no legal location for instance "g2" ( cell: "ADDFX1" ) due to "Region_Fence_Violation".
[09/30 15:28:30     43s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[09/30 15:28:30     43s] 
[09/30 15:28:30     43s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/30 15:28:30     43s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=776.6MB) @(0:00:43.8 - 0:00:43.8).
[09/30 15:28:30     43s] **ERROR: (IMPSP-2021):	Could not legalize <1> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042 or IMPSP-2020 in log file for more details.
[09/30 15:28:30     43s] Type 'man IMPSP-2021' for more detail.
[09/30 15:28:30     43s] Move report: Detail placement moves 1 insts, mean move: 3.60 um, max move: 3.60 um
[09/30 15:28:30     43s] 	Max move on inst (g2): (7.83, 11.43) --> (10.15, 10.15)
[09/30 15:28:30     43s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 776.6MB
[09/30 15:28:30     43s] Statistics of distance of Instance movement in refine placement:
[09/30 15:28:30     43s]   maximum (X+Y) =         3.60 um
[09/30 15:28:30     43s]   inst (g2) with max move: (7.83, 11.4345) -> (10.15, 10.15)
[09/30 15:28:30     43s]   mean    (X+Y) =         3.60 um
[09/30 15:28:30     43s] Summary Report:
[09/30 15:28:30     43s] Instances move: 1 (out of 1 movable)
[09/30 15:28:30     43s] Instances flipped: 0
[09/30 15:28:30     43s] Mean displacement: 3.60 um
[09/30 15:28:30     43s] Max displacement: 3.60 um (Instance: g2) (7.83, 11.4345) -> (10.15, 10.15)
[09/30 15:28:30     43s] 	Length: 26 sites, height: 1 rows, site name: gsclib090site, cell type: ADDFX1
[09/30 15:28:30     43s] 	Violation at original loc: Region/Fence Violation
[09/30 15:28:30     43s] Total instances moved : 1
[09/30 15:28:30     43s] Total net bbox length = 6.784e+01 (6.599e+01 1.849e+00) (ext = 6.784e+01)
[09/30 15:28:30     43s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 776.6MB
[09/30 15:28:30     43s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=776.6MB) @(0:00:43.8 - 0:00:43.8).
[09/30 15:28:30     43s] *** Finished refinePlace (0:00:43.8 mem=776.6M) ***
[09/30 15:28:30     43s] *** End of Placement (cpu=0:00:02.4, real=0:00:04.0, mem=776.6M) ***
[09/30 15:28:30     43s] #spOpts: mergeVia=F 
[09/30 15:28:30     43s] Core basic site is gsclib090site
[09/30 15:28:30     43s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/30 15:28:30     43s] default core: bins with density >  0.75 =    0 % ( 0 / 1 )
[09/30 15:28:30     43s] Density distribution unevenness ratio = 0.000%
[09/30 15:28:30     43s] *** Free Virtual Timing Model ...(mem=776.6M)
[09/30 15:28:30     43s] Starting IO pin assignment...
[09/30 15:28:30     43s] The design is not routed. Using flight-line based method for pin assignment.
[09/30 15:28:30     43s] Completed IO pin assignment.
[09/30 15:28:30     43s] Starting congestion repair ...
[09/30 15:28:30     43s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[09/30 15:28:30     43s] Starting Early Global Route congestion estimation: mem = 777.6M
[09/30 15:28:30     43s] (I)       Reading DB...
[09/30 15:28:30     43s] (I)       congestionReportName   : 
[09/30 15:28:30     43s] (I)       layerRangeFor2DCongestion : 
[09/30 15:28:30     43s] (I)       buildTerm2TermWires    : 1
[09/30 15:28:30     43s] (I)       doTrackAssignment      : 1
[09/30 15:28:30     43s] (I)       dumpBookshelfFiles     : 0
[09/30 15:28:30     43s] (I)       numThreads             : 1
[09/30 15:28:30     43s] (I)       bufferingAwareRouting  : false
[09/30 15:28:30     43s] [NR-eGR] honorMsvRouteConstraint: false
[09/30 15:28:30     43s] (I)       honorPin               : false
[09/30 15:28:30     43s] (I)       honorPinGuide          : true
[09/30 15:28:30     43s] (I)       honorPartition         : false
[09/30 15:28:30     43s] (I)       allowPartitionCrossover: false
[09/30 15:28:30     43s] (I)       honorSingleEntry       : true
[09/30 15:28:30     43s] (I)       honorSingleEntryStrong : true
[09/30 15:28:30     43s] (I)       handleViaSpacingRule   : false
[09/30 15:28:30     43s] (I)       handleEolSpacingRule   : false
[09/30 15:28:30     43s] (I)       PDConstraint           : none
[09/30 15:28:30     43s] (I)       expBetterNDRHandling   : false
[09/30 15:28:30     43s] [NR-eGR] honorClockSpecNDR      : 0
[09/30 15:28:30     43s] (I)       routingEffortLevel     : 3
[09/30 15:28:30     43s] (I)       effortLevel            : standard
[09/30 15:28:30     43s] [NR-eGR] minRouteLayer          : 2
[09/30 15:28:30     43s] [NR-eGR] maxRouteLayer          : 127
[09/30 15:28:30     43s] (I)       relaxedTopLayerCeiling : 127
[09/30 15:28:30     43s] (I)       relaxedBottomLayerFloor: 2
[09/30 15:28:30     43s] (I)       numRowsPerGCell        : 1
[09/30 15:28:30     43s] (I)       speedUpLargeDesign     : 0
[09/30 15:28:30     43s] (I)       multiThreadingTA       : 1
[09/30 15:28:30     43s] (I)       blkAwareLayerSwitching : 1
[09/30 15:28:30     43s] (I)       optimizationMode       : false
[09/30 15:28:30     43s] (I)       routeSecondPG          : false
[09/30 15:28:30     43s] (I)       scenicRatioForLayerRelax: 0.00
[09/30 15:28:30     43s] (I)       detourLimitForLayerRelax: 0.00
[09/30 15:28:30     43s] (I)       punchThroughDistance   : 500.00
[09/30 15:28:30     43s] (I)       scenicBound            : 1.15
[09/30 15:28:30     43s] (I)       maxScenicToAvoidBlk    : 100.00
[09/30 15:28:30     43s] (I)       source-to-sink ratio   : 0.00
[09/30 15:28:30     43s] (I)       targetCongestionRatioH : 1.00
[09/30 15:28:30     43s] (I)       targetCongestionRatioV : 1.00
[09/30 15:28:30     43s] (I)       layerCongestionRatio   : 0.70
[09/30 15:28:30     43s] (I)       m1CongestionRatio      : 0.10
[09/30 15:28:30     43s] (I)       m2m3CongestionRatio    : 0.70
[09/30 15:28:30     43s] (I)       localRouteEffort       : 1.00
[09/30 15:28:30     43s] (I)       numSitesBlockedByOneVia: 8.00
[09/30 15:28:30     43s] (I)       supplyScaleFactorH     : 1.00
[09/30 15:28:30     43s] (I)       supplyScaleFactorV     : 1.00
[09/30 15:28:30     43s] (I)       highlight3DOverflowFactor: 0.00
[09/30 15:28:30     43s] (I)       doubleCutViaModelingRatio: 0.00
[09/30 15:28:30     43s] (I)       routeVias              : 
[09/30 15:28:30     43s] (I)       readTROption           : true
[09/30 15:28:30     43s] (I)       extraSpacingFactor     : 1.00
[09/30 15:28:30     43s] [NR-eGR] numTracksPerClockWire  : 0
[09/30 15:28:30     43s] (I)       routeSelectedNetsOnly  : false
[09/30 15:28:30     43s] (I)       clkNetUseMaxDemand     : false
[09/30 15:28:30     43s] (I)       extraDemandForClocks   : 0
[09/30 15:28:30     43s] (I)       steinerRemoveLayers    : false
[09/30 15:28:30     43s] (I)       demoteLayerScenicScale : 1.00
[09/30 15:28:30     43s] (I)       nonpreferLayerCostScale : 100.00
[09/30 15:28:30     43s] (I)       spanningTreeRefinement : false
[09/30 15:28:30     43s] (I)       spanningTreeRefinementAlpha : -1.00
[09/30 15:28:30     43s] (I)       before initializing RouteDB syMemory usage = 777.6 MB
[09/30 15:28:30     43s] (I)       starting read tracks
[09/30 15:28:30     43s] (I)       build grid graph
[09/30 15:28:30     43s] (I)       build grid graph start
[09/30 15:28:30     43s] [NR-eGR] Layer1 has no routable track
[09/30 15:28:30     43s] [NR-eGR] Layer2 has single uniform track structure
[09/30 15:28:30     43s] [NR-eGR] Layer3 has single uniform track structure
[09/30 15:28:30     43s] [NR-eGR] Layer4 has single uniform track structure
[09/30 15:28:30     43s] [NR-eGR] Layer5 has single uniform track structure
[09/30 15:28:30     43s] [NR-eGR] Layer6 has single uniform track structure
[09/30 15:28:30     43s] [NR-eGR] Layer7 has single uniform track structure
[09/30 15:28:30     43s] [NR-eGR] Layer8 has single uniform track structure
[09/30 15:28:30     43s] [NR-eGR] Layer9 has single uniform track structure
[09/30 15:28:30     43s] (I)       build grid graph end
[09/30 15:28:30     43s] (I)       numViaLayers=8
[09/30 15:28:30     43s] (I)       Reading via VIA1V for layer: 0 
[09/30 15:28:30     43s] (I)       Reading via VIA2X for layer: 1 
[09/30 15:28:30     43s] (I)       Reading via VIA3X for layer: 2 
[09/30 15:28:30     43s] (I)       Reading via VIA4X for layer: 3 
[09/30 15:28:30     43s] (I)       Reading via VIA5X for layer: 4 
[09/30 15:28:30     43s] (I)       Reading via VIA6X for layer: 5 
[09/30 15:28:30     43s] (I)       Reading via VIA7V for layer: 6 
[09/30 15:28:30     43s] (I)       Reading via VIA8X for layer: 7 
[09/30 15:28:30     43s] (I)       end build via table
[09/30 15:28:30     43s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=126 numBumpBlks=0 numBoundaryFakeBlks=0
[09/30 15:28:30     43s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/30 15:28:30     43s] (I)       readDataFromPlaceDB
[09/30 15:28:30     43s] (I)       Read net information..
[09/30 15:28:30     43s] [NR-eGR] Read numTotalNets=5  numIgnoredNets=0
[09/30 15:28:30     43s] (I)       Read testcase time = 0.000 seconds
[09/30 15:28:30     43s] 
[09/30 15:28:30     43s] (I)       read default dcut vias
[09/30 15:28:30     43s] (I)       Reading via VIA1_2CUT_E for layer: 0 
[09/30 15:28:30     43s] (I)       Reading via VIA2_2CUT_N for layer: 1 
[09/30 15:28:30     43s] (I)       Reading via VIA3_2CUT_E for layer: 2 
[09/30 15:28:30     43s] (I)       Reading via VIA4_2CUT_N for layer: 3 
[09/30 15:28:30     43s] (I)       Reading via VIA5_2CUT_E for layer: 4 
[09/30 15:28:30     43s] (I)       Reading via VIA6_2CUT_N for layer: 5 
[09/30 15:28:30     43s] (I)       Reading via VIA7_2CUT_E for layer: 6 
[09/30 15:28:30     43s] (I)       Reading via VIA8_2CUT_E for layer: 7 
[09/30 15:28:30     43s] (I)       build grid graph start
[09/30 15:28:30     43s] (I)       build grid graph end
[09/30 15:28:30     43s] (I)       Model blockage into capacity
[09/30 15:28:30     43s] (I)       Read numBlocks=126  numPreroutedWires=0  numCapScreens=0
[09/30 15:28:30     43s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/30 15:28:30     43s] (I)       blocked area on Layer2 : 213862400  (8.16%)
[09/30 15:28:30     43s] (I)       blocked area on Layer3 : 317947200  (12.12%)
[09/30 15:28:30     43s] (I)       blocked area on Layer4 : 232294400  (8.86%)
[09/30 15:28:30     43s] (I)       blocked area on Layer5 : 241555200  (9.21%)
[09/30 15:28:30     43s] (I)       blocked area on Layer6 : 232294400  (8.86%)
[09/30 15:28:30     43s] (I)       blocked area on Layer7 : 244051200  (9.31%)
[09/30 15:28:30     43s] (I)       blocked area on Layer8 : 1517497600  (57.87%)
[09/30 15:28:30     43s] (I)       blocked area on Layer9 : 1340841600  (51.13%)
[09/30 15:28:30     43s] (I)       Modeling time = 0.000 seconds
[09/30 15:28:30     43s] 
[09/30 15:28:30     43s] (I)       Number of ignored nets = 0
[09/30 15:28:30     43s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/30 15:28:30     43s] (I)       Number of clock nets = 0.  Ignored: No
[09/30 15:28:30     43s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/30 15:28:30     43s] (I)       Number of special nets = 0.  Ignored: Yes
[09/30 15:28:30     43s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/30 15:28:30     43s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/30 15:28:30     43s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/30 15:28:30     43s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/30 15:28:30     43s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/30 15:28:30     43s] (I)       Before initializing earlyGlobalRoute syMemory usage = 777.6 MB
[09/30 15:28:30     43s] (I)       Ndr track 0 does not exist
[09/30 15:28:30     43s] (I)       Layer1  viaCost=300.00
[09/30 15:28:30     43s] (I)       Layer2  viaCost=100.00
[09/30 15:28:30     43s] (I)       Layer3  viaCost=100.00
[09/30 15:28:30     43s] (I)       Layer4  viaCost=100.00
[09/30 15:28:30     43s] (I)       Layer5  viaCost=100.00
[09/30 15:28:30     43s] (I)       Layer6  viaCost=100.00
[09/30 15:28:30     43s] (I)       Layer7  viaCost=200.00
[09/30 15:28:30     43s] (I)       Layer8  viaCost=100.00
[09/30 15:28:30     43s] (I)       ---------------------Grid Graph Info--------------------
[09/30 15:28:30     43s] (I)       routing area        :  (0, 0) - (51380, 51040)
[09/30 15:28:30     43s] (I)       core area           :  (20300, 20300) - (31080, 30740)
[09/30 15:28:30     43s] (I)       Site Width          :   580  (dbu)
[09/30 15:28:30     43s] (I)       Row Height          :  5220  (dbu)
[09/30 15:28:30     43s] (I)       GCell Width         :  5220  (dbu)
[09/30 15:28:30     43s] (I)       GCell Height        :  5220  (dbu)
[09/30 15:28:30     43s] (I)       grid                :     9     9     9
[09/30 15:28:30     43s] (I)       vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[09/30 15:28:30     43s] (I)       horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[09/30 15:28:30     43s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[09/30 15:28:30     43s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[09/30 15:28:30     43s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[09/30 15:28:30     43s] (I)       First Track Coord   :     0   290   290   290   290   290   290  2030  2030
[09/30 15:28:30     43s] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[09/30 15:28:30     43s] (I)       Total num of tracks :     0    88    88    88    88    88    88    29    28
[09/30 15:28:30     43s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[09/30 15:28:30     43s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[09/30 15:28:30     43s] (I)       --------------------------------------------------------
[09/30 15:28:30     43s] 
[09/30 15:28:30     43s] [NR-eGR] ============ Routing rule table ============
[09/30 15:28:30     43s] [NR-eGR] Rule id 0. Nets 5 
[09/30 15:28:30     43s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/30 15:28:30     43s] [NR-eGR] Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[09/30 15:28:30     43s] [NR-eGR] ========================================
[09/30 15:28:30     43s] [NR-eGR] 
[09/30 15:28:30     43s] (I)       After initializing earlyGlobalRoute syMemory usage = 777.6 MB
[09/30 15:28:30     43s] (I)       Loading and dumping file time : 0.01 seconds
[09/30 15:28:30     43s] (I)       ============= Initialization =============
[09/30 15:28:30     43s] (I)       totalPins=10  totalGlobalPin=10 (100.00%)
[09/30 15:28:30     43s] (I)       total 2D Cap : 4572 = (2274 H, 2298 V)
[09/30 15:28:30     43s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [2, 9]
[09/30 15:28:30     43s] (I)       ============  Phase 1a Route ============
[09/30 15:28:30     43s] (I)       Phase 1a runs 0.00 seconds
[09/30 15:28:30     43s] (I)       Usage: 15 = (6 H, 9 V) = (0.26% H, 0.39% V) = (1.566e+01um H, 2.349e+01um V)
[09/30 15:28:30     43s] (I)       
[09/30 15:28:30     43s] (I)       ============  Phase 1b Route ============
[09/30 15:28:30     43s] (I)       Usage: 15 = (6 H, 9 V) = (0.26% H, 0.39% V) = (1.566e+01um H, 2.349e+01um V)
[09/30 15:28:30     43s] (I)       
[09/30 15:28:30     43s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.915000e+01um
[09/30 15:28:30     43s] (I)       ============  Phase 1c Route ============
[09/30 15:28:30     43s] (I)       Usage: 15 = (6 H, 9 V) = (0.26% H, 0.39% V) = (1.566e+01um H, 2.349e+01um V)
[09/30 15:28:30     43s] (I)       
[09/30 15:28:30     43s] (I)       ============  Phase 1d Route ============
[09/30 15:28:30     43s] (I)       Usage: 15 = (6 H, 9 V) = (0.26% H, 0.39% V) = (1.566e+01um H, 2.349e+01um V)
[09/30 15:28:30     43s] (I)       
[09/30 15:28:30     43s] (I)       ============  Phase 1e Route ============
[09/30 15:28:30     43s] (I)       Phase 1e runs 0.00 seconds
[09/30 15:28:30     43s] (I)       Usage: 15 = (6 H, 9 V) = (0.26% H, 0.39% V) = (1.566e+01um H, 2.349e+01um V)
[09/30 15:28:30     43s] (I)       
[09/30 15:28:30     43s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.915000e+01um
[09/30 15:28:30     43s] [NR-eGR] 
[09/30 15:28:30     43s] (I)       ============  Phase 1l Route ============
[09/30 15:28:30     43s] (I)       Phase 1l runs 0.00 seconds
[09/30 15:28:30     43s] (I)       
[09/30 15:28:30     43s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/30 15:28:30     43s] (I)                      OverCon            
[09/30 15:28:30     43s] (I)                       #Gcell     %Gcell
[09/30 15:28:30     43s] (I)       Layer              (0)    OverCon 
[09/30 15:28:30     43s] (I)       ------------------------------------
[09/30 15:28:30     43s] (I)       Layer1       0( 0.00%)   ( 0.00%) 
[09/30 15:28:30     43s] (I)       Layer2       0( 0.00%)   ( 0.00%) 
[09/30 15:28:30     43s] (I)       Layer3       0( 0.00%)   ( 0.00%) 
[09/30 15:28:30     43s] (I)       Layer4       0( 0.00%)   ( 0.00%) 
[09/30 15:28:30     43s] (I)       Layer5       0( 0.00%)   ( 0.00%) 
[09/30 15:28:30     43s] (I)       Layer6       0( 0.00%)   ( 0.00%) 
[09/30 15:28:30     43s] (I)       Layer7       0( 0.00%)   ( 0.00%) 
[09/30 15:28:30     43s] (I)       Layer8       0( 0.00%)   ( 0.00%) 
[09/30 15:28:30     43s] (I)       Layer9       0( 0.00%)   ( 0.00%) 
[09/30 15:28:30     43s] (I)       ------------------------------------
[09/30 15:28:30     43s] (I)       Total        0( 0.00%)   ( 0.00%) 
[09/30 15:28:30     43s] (I)       
[09/30 15:28:30     43s] (I)       Total Global Routing Runtime: 0.00 seconds
[09/30 15:28:30     43s] (I)       total 2D Cap : 4587 = (2280 H, 2307 V)
[09/30 15:28:30     43s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/30 15:28:30     43s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/30 15:28:30     43s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 777.6M
[09/30 15:28:30     43s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/30 15:28:30     43s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[09/30 15:28:30     43s] 
[09/30 15:28:30     43s] ** np local hotspot detection info verbose **
[09/30 15:28:30     43s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[09/30 15:28:30     43s] 
[09/30 15:28:30     43s] Skipped repairing congestion.
[09/30 15:28:30     43s] Starting Early Global Route wiring: mem = 777.6M
[09/30 15:28:30     43s] (I)       ============= track Assignment ============
[09/30 15:28:30     43s] (I)       extract Global 3D Wires
[09/30 15:28:30     43s] (I)       Extract Global WL : time=0.00
[09/30 15:28:30     43s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[09/30 15:28:30     43s] (I)       Initialization real time=0.00 seconds
[09/30 15:28:30     43s] (I)       Kernel real time=0.00 seconds
[09/30 15:28:30     43s] (I)       End Greedy Track Assignment
[09/30 15:28:30     43s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 5
[09/30 15:28:30     43s] [NR-eGR] Layer2(Metal2)(V) length: 3.392000e+01um, number of vias: 6
[09/30 15:28:30     43s] [NR-eGR] Layer3(Metal3)(H) length: 1.960000e+01um, number of vias: 0
[09/30 15:28:30     43s] [NR-eGR] Layer4(Metal4)(V) length: 0.000000e+00um, number of vias: 0
[09/30 15:28:30     43s] [NR-eGR] Layer5(Metal5)(H) length: 0.000000e+00um, number of vias: 0
[09/30 15:28:30     43s] [NR-eGR] Layer6(Metal6)(V) length: 0.000000e+00um, number of vias: 0
[09/30 15:28:30     43s] [NR-eGR] Layer7(Metal7)(H) length: 0.000000e+00um, number of vias: 0
[09/30 15:28:30     43s] [NR-eGR] Layer8(Metal8)(V) length: 0.000000e+00um, number of vias: 0
[09/30 15:28:30     43s] [NR-eGR] Layer9(Metal9)(H) length: 0.000000e+00um, number of vias: 0
[09/30 15:28:30     43s] [NR-eGR] Total length: 5.352000e+01um, number of vias: 11
[09/30 15:28:30     43s] Early Global Route wiring runtime: 0.00 seconds, mem = 777.6M
[09/30 15:28:30     43s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[09/30 15:28:30     43s] *** Finishing placeDesign default flow ***
[09/30 15:28:30     43s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 4, mem = 777.6M **
[09/30 15:28:30     43s] 
[09/30 15:28:30     43s] *** Summary of all messages that are not suppressed in this session:
[09/30 15:28:30     43s] Severity  ID               Count  Summary                                  
[09/30 15:28:30     43s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[09/30 15:28:30     43s] WARNING   IMPSP-270            1  Cannot find a legal location for MASTER ...
[09/30 15:28:30     43s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[09/30 15:28:30     43s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[09/30 15:28:30     43s] ERROR     IMPSP-2021           1  Could not legalize <%d> instances in the...
[09/30 15:28:30     43s] WARNING   IMPSP-2040           1  Within search radius %.3f um from center...
[09/30 15:28:30     43s] *** Message Summary: 5 warning(s), 1 error(s)
[09/30 15:28:30     43s] 
[09/30 15:28:35     44s] <CMD> setDrawView place
[09/30 15:28:39     44s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/30 15:28:44     45s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[09/30 15:28:44     45s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[09/30 15:28:44     45s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/30 15:28:44     45s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[09/30 15:28:44     45s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/30 15:28:44     45s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[09/30 15:28:44     45s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[09/30 15:28:44     45s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[09/30 15:28:44     45s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/30 15:28:44     45s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[09/30 15:28:44     45s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[09/30 15:28:44     45s] Running Native NanoRoute ...
[09/30 15:28:44     45s] <CMD> routeDesign -globalDetail
[09/30 15:28:44     45s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 685.80 (MB), peak = 741.74 (MB)
[09/30 15:28:44     45s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/30 15:28:44     45s] #**INFO: setDesignMode -flowEffort standard
[09/30 15:28:44     45s] #**INFO: mulit-cut via swapping is disabled by user.
[09/30 15:28:44     45s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/30 15:28:44     45s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[09/30 15:28:44     45s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[09/30 15:28:44     45s] Core basic site is gsclib090site
[09/30 15:28:44     45s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/30 15:28:44     45s] Initialize ViaPillar Halo for 1 instances.
[09/30 15:28:44     45s] Begin checking placement ... (start mem=779.1M, init mem=779.1M)
[09/30 15:28:44     45s] Orientation Violation:	1
[09/30 15:28:44     45s] *info: Placed = 1             
[09/30 15:28:44     45s] *info: Unplaced = 0           
[09/30 15:28:44     45s] Placement Density:72.22%(20/27)
[09/30 15:28:44     45s] Placement Density (including fixed std cells):72.22%(20/27)
[09/30 15:28:44     45s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=779.1M)
[09/30 15:28:44     45s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[09/30 15:28:44     45s] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[09/30 15:28:44     45s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[09/30 15:28:44     45s] #**INFO: honoring user setting for routeWithSiDriven set to false
[09/30 15:28:44     45s] 
[09/30 15:28:44     45s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/30 15:28:44     45s] *** Changed status on (0) nets in Clock.
[09/30 15:28:44     45s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=779.1M) ***
[09/30 15:28:44     45s] 
[09/30 15:28:44     45s] globalDetailRoute
[09/30 15:28:44     45s] 
[09/30 15:28:44     45s] #setNanoRouteMode -droutePostRouteWidenWireRule "LEFDefaultRouteSpec_gpdk090"
[09/30 15:28:44     45s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[09/30 15:28:44     45s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[09/30 15:28:44     45s] #setNanoRouteMode -routeWithSiDriven false
[09/30 15:28:44     45s] #setNanoRouteMode -routeWithTimingDriven false
[09/30 15:28:44     45s] #Start globalDetailRoute on Mon Sep 30 15:28:44 2019
[09/30 15:28:44     45s] #
[09/30 15:28:45     45s] ### Net info: total nets: 7
[09/30 15:28:45     45s] ### Net info: dirty nets: 0
[09/30 15:28:45     45s] ### Net info: marked as disconnected nets: 0
[09/30 15:28:45     45s] ### Net info: fully routed nets: 0
[09/30 15:28:45     45s] ### Net info: trivial (single pin) nets: 0
[09/30 15:28:45     45s] ### Net info: unrouted nets: 7
[09/30 15:28:45     45s] ### Net info: re-extraction nets: 0
[09/30 15:28:45     45s] ### Net info: ignored nets: 0
[09/30 15:28:45     45s] ### Net info: skip routing nets: 0
[09/30 15:28:45     45s] ### import wire route signature (0) =  310466240
[09/30 15:28:45     45s] #NanoRoute Version 16.21-s078_1 NR170119-1828/16_21-UB
[09/30 15:28:45     45s] #RTESIG:78da8dcecb0e8230100550d77ec5a4b8c0c4c70c145ab6465d1935f8d812d40a4402a42d
[09/30 15:28:45     45s] #       ff2f895b14d773eebde34cae9b1818850b8fe606854c08f63109248ae6243db9a430e94e
[09/30 15:28:45     45s] #       97151b3b93c3f1ec451c10dca2b22a537a06ad511a8cb2b6a8b2e987705f02db6db66bf5
[09/30 15:28:45     45s] #       4cdbd2c6756bd5a951f7246b1e2f8c90816bacee7c6f3ae41c9e696914b8b7ba2e7b0d21
[09/30 15:28:45     45s] #       86c3883000961759fe7b907cc9c1eaf66717176278908be80f24711805e403fbfaf6e80d
[09/30 15:28:45     45s] #       64118400
[09/30 15:28:45     45s] #
[09/30 15:28:45     45s] #RTESIG:78da8dcecb0e8230100550d77ec5a4b8c0c4c70c145ab6465d1935f8d812d40a4402a42d
[09/30 15:28:45     45s] #       ff2f895b14d773eebde34cae9b1818850b8fe606854c08f63109248ae6243db9a430e94e
[09/30 15:28:45     45s] #       97151b3b93c3f1ec451c10dca2b22a537a06ad511a8cb2b6a8b2e987705f02db6db66bf5
[09/30 15:28:45     45s] #       4cdbd2c6756bd5a951f7246b1e2f8c90816bacee7c6f3ae41c9e696914b8b7ba2e7b0d21
[09/30 15:28:45     45s] #       86c3883000961759fe7b907cc9c1eaf66717176278908be80f24711805e403fbfaf6e80d
[09/30 15:28:45     45s] #       64118400
[09/30 15:28:45     45s] #
[09/30 15:28:45     45s] #Start routing data preparation.
[09/30 15:28:45     45s] #Minimum voltage of a net in the design = 0.000.
[09/30 15:28:45     45s] #Maximum voltage of a net in the design = 1.100.
[09/30 15:28:45     45s] #Voltage range [0.000 - 0.000] has 1 net.
[09/30 15:28:45     45s] #Voltage range [0.000 - 1.100] has 6 nets.
[09/30 15:28:45     45s] # Metal1       H   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2550
[09/30 15:28:45     45s] # Metal2       V   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
[09/30 15:28:45     45s] # Metal3       H   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
[09/30 15:28:45     45s] # Metal4       V   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
[09/30 15:28:45     45s] # Metal5       H   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
[09/30 15:28:45     45s] # Metal6       V   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
[09/30 15:28:45     45s] # Metal7       H   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
[09/30 15:28:45     45s] # Metal8       V   Track-Pitch = 0.8700    Line-2-Via Pitch = 0.8500
[09/30 15:28:45     45s] # Metal9       H   Track-Pitch = 0.8700    Line-2-Via Pitch = 0.8500
[09/30 15:28:45     45s] #Regenerating Ggrids automatically.
[09/30 15:28:45     45s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.2900.
[09/30 15:28:45     45s] #Using automatically generated G-grids.
[09/30 15:28:45     45s] #Done routing data preparation.
[09/30 15:28:45     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 713.15 (MB), peak = 741.74 (MB)
[09/30 15:28:45     45s] #Merging special wires...
[09/30 15:28:45     45s] #Number of eco nets is 0
[09/30 15:28:45     45s] #
[09/30 15:28:45     45s] #Start data preparation...
[09/30 15:28:45     45s] #
[09/30 15:28:45     45s] #Data preparation is done on Mon Sep 30 15:28:45 2019
[09/30 15:28:45     45s] #
[09/30 15:28:45     45s] #Analyzing routing resource...
[09/30 15:28:45     45s] #Routing resource analysis is done on Mon Sep 30 15:28:45 2019
[09/30 15:28:45     45s] #
[09/30 15:28:45     45s] #  Resource Analysis:
[09/30 15:28:45     45s] #
[09/30 15:28:45     45s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/30 15:28:45     45s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/30 15:28:45     45s] #  --------------------------------------------------------------
[09/30 15:28:45     45s] #  Metal 1        H          88           0          36    16.67%
[09/30 15:28:45     45s] #  Metal 2        V          89           0          36     0.00%
[09/30 15:28:45     45s] #  Metal 3        H          88           0          36     0.00%
[09/30 15:28:45     45s] #  Metal 4        V          89           0          36     0.00%
[09/30 15:28:45     45s] #  Metal 5        H          88           0          36     0.00%
[09/30 15:28:45     45s] #  Metal 6        V          89           0          36     0.00%
[09/30 15:28:45     45s] #  Metal 7        H          88           0          36     0.00%
[09/30 15:28:45     45s] #  Metal 8        V          15          14          36    22.22%
[09/30 15:28:45     45s] #  Metal 9        H          15          13          36    22.22%
[09/30 15:28:45     45s] #  --------------------------------------------------------------
[09/30 15:28:45     45s] #  Total                    650      10.13%         324     6.79%
[09/30 15:28:45     45s] #
[09/30 15:28:45     45s] #
[09/30 15:28:45     45s] #
[09/30 15:28:45     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 713.48 (MB), peak = 741.74 (MB)
[09/30 15:28:45     45s] #
[09/30 15:28:45     45s] #start global routing iteration 1...
[09/30 15:28:45     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 714.01 (MB), peak = 741.74 (MB)
[09/30 15:28:45     45s] #
[09/30 15:28:45     45s] #start global routing iteration 2...
[09/30 15:28:45     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 714.07 (MB), peak = 741.74 (MB)
[09/30 15:28:45     45s] #
[09/30 15:28:45     45s] #
[09/30 15:28:45     45s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[09/30 15:28:45     45s] #Total number of routable nets = 5.
[09/30 15:28:45     45s] #Total number of nets in the design = 7.
[09/30 15:28:45     45s] #
[09/30 15:28:45     45s] #5 routable nets have only global wires.
[09/30 15:28:45     45s] #
[09/30 15:28:45     45s] #Routed nets constraints summary:
[09/30 15:28:45     45s] #-----------------------------
[09/30 15:28:45     45s] #        Rules   Unconstrained  
[09/30 15:28:45     45s] #-----------------------------
[09/30 15:28:45     45s] #      Default               5  
[09/30 15:28:45     45s] #-----------------------------
[09/30 15:28:45     45s] #        Total               5  
[09/30 15:28:45     45s] #-----------------------------
[09/30 15:28:45     45s] #
[09/30 15:28:45     45s] #Routing constraints summary of the whole design:
[09/30 15:28:45     45s] #-----------------------------
[09/30 15:28:45     45s] #        Rules   Unconstrained  
[09/30 15:28:45     45s] #-----------------------------
[09/30 15:28:45     45s] #      Default               5  
[09/30 15:28:45     45s] #-----------------------------
[09/30 15:28:45     45s] #        Total               5  
[09/30 15:28:45     45s] #-----------------------------
[09/30 15:28:45     45s] #
[09/30 15:28:45     45s] #
[09/30 15:28:45     45s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/30 15:28:45     45s] #
[09/30 15:28:45     45s] #                 OverCon          
[09/30 15:28:45     45s] #                  #Gcell    %Gcell
[09/30 15:28:45     45s] #     Layer           (1)   OverCon
[09/30 15:28:45     45s] #  --------------------------------
[09/30 15:28:45     45s] #   Metal 1      0(0.00%)   (0.00%)
[09/30 15:28:45     45s] #   Metal 2      0(0.00%)   (0.00%)
[09/30 15:28:45     45s] #   Metal 3      0(0.00%)   (0.00%)
[09/30 15:28:45     45s] #   Metal 4      0(0.00%)   (0.00%)
[09/30 15:28:45     45s] #   Metal 5      0(0.00%)   (0.00%)
[09/30 15:28:45     45s] #   Metal 6      0(0.00%)   (0.00%)
[09/30 15:28:45     45s] #   Metal 7      0(0.00%)   (0.00%)
[09/30 15:28:45     45s] #   Metal 8      0(0.00%)   (0.00%)
[09/30 15:28:45     45s] #   Metal 9      0(0.00%)   (0.00%)
[09/30 15:28:45     45s] #  --------------------------------
[09/30 15:28:45     45s] #     Total      0(0.00%)   (0.00%)
[09/30 15:28:45     45s] #
[09/30 15:28:45     45s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[09/30 15:28:45     45s] #  Overflow after GR: 0.00% H + 0.00% V
[09/30 15:28:45     45s] #
[09/30 15:28:45     45s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/30 15:28:45     45s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[09/30 15:28:45     45s] 
[09/30 15:28:45     45s] ** np local hotspot detection info verbose **
[09/30 15:28:45     45s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[09/30 15:28:45     45s] 
[09/30 15:28:45     45s] #Complete Global Routing.
[09/30 15:28:45     45s] #Total wire length = 39 um.
[09/30 15:28:45     45s] #Total half perimeter of net bounding box = 70 um.
[09/30 15:28:45     45s] #Total wire length on LAYER Metal1 = 0 um.
[09/30 15:28:45     45s] #Total wire length on LAYER Metal2 = 26 um.
[09/30 15:28:45     45s] #Total wire length on LAYER Metal3 = 13 um.
[09/30 15:28:45     45s] #Total wire length on LAYER Metal4 = 0 um.
[09/30 15:28:45     45s] #Total wire length on LAYER Metal5 = 0 um.
[09/30 15:28:45     45s] #Total wire length on LAYER Metal6 = 0 um.
[09/30 15:28:45     45s] #Total wire length on LAYER Metal7 = 0 um.
[09/30 15:28:45     45s] #Total wire length on LAYER Metal8 = 0 um.
[09/30 15:28:45     45s] #Total wire length on LAYER Metal9 = 0 um.
[09/30 15:28:45     45s] #Total number of vias = 7
[09/30 15:28:45     45s] #Up-Via Summary (total 7):
[09/30 15:28:45     45s] #           
[09/30 15:28:45     45s] #-----------------------
[09/30 15:28:45     45s] #  Metal 1            5
[09/30 15:28:45     45s] #  Metal 2            2
[09/30 15:28:45     45s] #-----------------------
[09/30 15:28:45     45s] #                     7 
[09/30 15:28:45     45s] #
[09/30 15:28:45     45s] #Max overcon = 0 track.
[09/30 15:28:45     45s] #Total overcon = 0.00%.
[09/30 15:28:45     45s] #Worst layer Gcell overcon rate = 0.00%.
[09/30 15:28:45     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 714.58 (MB), peak = 741.74 (MB)
[09/30 15:28:45     45s] #
[09/30 15:28:45     45s] ### route signature (3) = 1118905082
[09/30 15:28:45     45s] ### violation signature (2) = 1905142130
[09/30 15:28:45     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 714.18 (MB), peak = 741.74 (MB)
[09/30 15:28:45     45s] #Start Track Assignment.
[09/30 15:28:45     45s] #Done with 2 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
[09/30 15:28:45     45s] #Done with 0 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[09/30 15:28:45     45s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[09/30 15:28:45     45s] #
[09/30 15:28:45     45s] #Track assignment summary:
[09/30 15:28:45     45s] # layer   (wire length)   (overlap)       (long ovlp) 
[09/30 15:28:45     45s] #----------------------------------------------------
[09/30 15:28:45     45s] # Metal1         0.00 	  0.00%  	  0.00%
[09/30 15:28:45     45s] # Metal2        26.54 	  0.00%  	  0.00%
[09/30 15:28:45     45s] # Metal3        13.13 	  0.00%  	  0.00%
[09/30 15:28:45     45s] # Metal4         0.00 	  0.00%  	  0.00%
[09/30 15:28:45     45s] # Metal5         0.00 	  0.00%  	  0.00%
[09/30 15:28:45     45s] # Metal6         0.00 	  0.00%  	  0.00%
[09/30 15:28:45     45s] # Metal7         0.00 	  0.00%  	  0.00%
[09/30 15:28:45     45s] # Metal8         0.00 	  0.00%  	  0.00%
[09/30 15:28:45     45s] # Metal9         0.00 	  0.00%  	  0.00%
[09/30 15:28:45     45s] #----------------------------------------------------
[09/30 15:28:45     45s] # All          39.67  	  0.00% 	  0.00%
[09/30 15:28:45     45s] #Complete Track Assignment.
[09/30 15:28:45     45s] #Total wire length = 39 um.
[09/30 15:28:45     45s] #Total half perimeter of net bounding box = 70 um.
[09/30 15:28:45     45s] #Total wire length on LAYER Metal1 = 0 um.
[09/30 15:28:45     45s] #Total wire length on LAYER Metal2 = 26 um.
[09/30 15:28:45     45s] #Total wire length on LAYER Metal3 = 13 um.
[09/30 15:28:45     45s] #Total wire length on LAYER Metal4 = 0 um.
[09/30 15:28:45     45s] #Total wire length on LAYER Metal5 = 0 um.
[09/30 15:28:45     45s] #Total wire length on LAYER Metal6 = 0 um.
[09/30 15:28:45     45s] #Total wire length on LAYER Metal7 = 0 um.
[09/30 15:28:45     45s] #Total wire length on LAYER Metal8 = 0 um.
[09/30 15:28:45     45s] #Total wire length on LAYER Metal9 = 0 um.
[09/30 15:28:45     45s] #Total number of vias = 7
[09/30 15:28:45     45s] #Up-Via Summary (total 7):
[09/30 15:28:45     45s] #           
[09/30 15:28:45     45s] #-----------------------
[09/30 15:28:45     45s] #  Metal 1            5
[09/30 15:28:45     45s] #  Metal 2            2
[09/30 15:28:45     45s] #-----------------------
[09/30 15:28:45     45s] #                     7 
[09/30 15:28:45     45s] #
[09/30 15:28:45     45s] ### route signature (7) = 1365237498
[09/30 15:28:45     45s] ### violation signature (6) = 1905142130
[09/30 15:28:45     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 715.81 (MB), peak = 741.74 (MB)
[09/30 15:28:45     45s] #
[09/30 15:28:45     45s] #Cpu time = 00:00:00
[09/30 15:28:45     45s] #Elapsed time = 00:00:00
[09/30 15:28:45     45s] #Increased memory = 10.94 (MB)
[09/30 15:28:45     45s] #Total memory = 715.82 (MB)
[09/30 15:28:45     45s] #Peak memory = 741.74 (MB)
[09/30 15:28:45     46s] #
[09/30 15:28:45     46s] #Start Detail Routing..
[09/30 15:28:45     46s] #start initial detail routing ...
[09/30 15:28:45     46s] #   number of violations = 0
[09/30 15:28:45     46s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 731.53 (MB), peak = 741.74 (MB)
[09/30 15:28:45     46s] #start 1st optimization iteration ...
[09/30 15:28:45     46s] #   number of violations = 0
[09/30 15:28:45     46s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 732.93 (MB), peak = 741.74 (MB)
[09/30 15:28:45     46s] #Complete Detail Routing.
[09/30 15:28:45     46s] #Total wire length = 59 um.
[09/30 15:28:45     46s] #Total half perimeter of net bounding box = 70 um.
[09/30 15:28:45     46s] #Total wire length on LAYER Metal1 = 12 um.
[09/30 15:28:45     46s] #Total wire length on LAYER Metal2 = 36 um.
[09/30 15:28:45     46s] #Total wire length on LAYER Metal3 = 11 um.
[09/30 15:28:45     46s] #Total wire length on LAYER Metal4 = 0 um.
[09/30 15:28:45     46s] #Total wire length on LAYER Metal5 = 0 um.
[09/30 15:28:45     46s] #Total wire length on LAYER Metal6 = 0 um.
[09/30 15:28:45     46s] #Total wire length on LAYER Metal7 = 0 um.
[09/30 15:28:45     46s] #Total wire length on LAYER Metal8 = 0 um.
[09/30 15:28:45     46s] #Total wire length on LAYER Metal9 = 0 um.
[09/30 15:28:45     46s] #Total number of vias = 11
[09/30 15:28:45     46s] #Up-Via Summary (total 11):
[09/30 15:28:45     46s] #           
[09/30 15:28:45     46s] #-----------------------
[09/30 15:28:45     46s] #  Metal 1            7
[09/30 15:28:45     46s] #  Metal 2            4
[09/30 15:28:45     46s] #-----------------------
[09/30 15:28:45     46s] #                    11 
[09/30 15:28:45     46s] #
[09/30 15:28:45     46s] #Total number of DRC violations = 0
[09/30 15:28:45     46s] ### route signature (12) = 1621605933
[09/30 15:28:45     46s] ### violation signature (11) = 1905142130
[09/30 15:28:45     46s] #Cpu time = 00:00:00
[09/30 15:28:45     46s] #Elapsed time = 00:00:00
[09/30 15:28:45     46s] #Increased memory = 4.75 (MB)
[09/30 15:28:45     46s] #Total memory = 720.58 (MB)
[09/30 15:28:45     46s] #Peak memory = 741.74 (MB)
[09/30 15:28:45     46s] #
[09/30 15:28:45     46s] #start routing for process antenna violation fix ...
[09/30 15:28:46     46s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 722.56 (MB), peak = 741.74 (MB)
[09/30 15:28:46     46s] #
[09/30 15:28:46     46s] #Total wire length = 59 um.
[09/30 15:28:46     46s] #Total half perimeter of net bounding box = 70 um.
[09/30 15:28:46     46s] #Total wire length on LAYER Metal1 = 12 um.
[09/30 15:28:46     46s] #Total wire length on LAYER Metal2 = 36 um.
[09/30 15:28:46     46s] #Total wire length on LAYER Metal3 = 11 um.
[09/30 15:28:46     46s] #Total wire length on LAYER Metal4 = 0 um.
[09/30 15:28:46     46s] #Total wire length on LAYER Metal5 = 0 um.
[09/30 15:28:46     46s] #Total wire length on LAYER Metal6 = 0 um.
[09/30 15:28:46     46s] #Total wire length on LAYER Metal7 = 0 um.
[09/30 15:28:46     46s] #Total wire length on LAYER Metal8 = 0 um.
[09/30 15:28:46     46s] #Total wire length on LAYER Metal9 = 0 um.
[09/30 15:28:46     46s] #Total number of vias = 11
[09/30 15:28:46     46s] #Up-Via Summary (total 11):
[09/30 15:28:46     46s] #           
[09/30 15:28:46     46s] #-----------------------
[09/30 15:28:46     46s] #  Metal 1            7
[09/30 15:28:46     46s] #  Metal 2            4
[09/30 15:28:46     46s] #-----------------------
[09/30 15:28:46     46s] #                    11 
[09/30 15:28:46     46s] #
[09/30 15:28:46     46s] #Total number of DRC violations = 0
[09/30 15:28:46     46s] #Total number of net violated process antenna rule = 0
[09/30 15:28:46     46s] ### route signature (15) = 1621605933
[09/30 15:28:46     46s] ### violation signature (14) = 1905142130
[09/30 15:28:46     46s] #
[09/30 15:28:46     47s] #
[09/30 15:28:46     47s] #Start Post Route wire spreading..
[09/30 15:28:46     47s] #
[09/30 15:28:46     47s] #Start data preparation for wire spreading...
[09/30 15:28:46     47s] #
[09/30 15:28:46     47s] #Data preparation is done on Mon Sep 30 15:28:46 2019
[09/30 15:28:46     47s] #
[09/30 15:28:46     47s] #
[09/30 15:28:46     47s] #Start Post Route Wire Spread.
[09/30 15:28:46     47s] #Done with 0 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
[09/30 15:28:46     47s] #Complete Post Route Wire Spread.
[09/30 15:28:46     47s] #
[09/30 15:28:46     47s] #Total wire length = 60 um.
[09/30 15:28:46     47s] #Total half perimeter of net bounding box = 70 um.
[09/30 15:28:46     47s] #Total wire length on LAYER Metal1 = 12 um.
[09/30 15:28:46     47s] #Total wire length on LAYER Metal2 = 36 um.
[09/30 15:28:46     47s] #Total wire length on LAYER Metal3 = 11 um.
[09/30 15:28:46     47s] #Total wire length on LAYER Metal4 = 0 um.
[09/30 15:28:46     47s] #Total wire length on LAYER Metal5 = 0 um.
[09/30 15:28:46     47s] #Total wire length on LAYER Metal6 = 0 um.
[09/30 15:28:46     47s] #Total wire length on LAYER Metal7 = 0 um.
[09/30 15:28:46     47s] #Total wire length on LAYER Metal8 = 0 um.
[09/30 15:28:46     47s] #Total wire length on LAYER Metal9 = 0 um.
[09/30 15:28:46     47s] #Total number of vias = 11
[09/30 15:28:46     47s] #Up-Via Summary (total 11):
[09/30 15:28:46     47s] #           
[09/30 15:28:46     47s] #-----------------------
[09/30 15:28:46     47s] #  Metal 1            7
[09/30 15:28:46     47s] #  Metal 2            4
[09/30 15:28:46     47s] #-----------------------
[09/30 15:28:46     47s] #                    11 
[09/30 15:28:46     47s] #
[09/30 15:28:46     47s] ### route signature (19) =  109935041
[09/30 15:28:46     47s] ### violation signature (18) = 1905142130
[09/30 15:28:46     47s] #
[09/30 15:28:46     47s] #Start DRC checking..
[09/30 15:28:46     47s] #   number of violations = 0
[09/30 15:28:46     47s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 724.86 (MB), peak = 741.74 (MB)
[09/30 15:28:46     47s] #CELL_VIEW fulladder1bit,init has no DRC violation.
[09/30 15:28:46     47s] #Total number of DRC violations = 0
[09/30 15:28:46     47s] #Total number of net violated process antenna rule = 0
[09/30 15:28:46     47s] ### route signature (24) = 2055124863
[09/30 15:28:46     47s] ### violation signature (23) = 1905142130
[09/30 15:28:46     47s] #   number of violations = 0
[09/30 15:28:46     47s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 723.00 (MB), peak = 741.74 (MB)
[09/30 15:28:46     47s] #CELL_VIEW fulladder1bit,init has no DRC violation.
[09/30 15:28:46     47s] #Total number of DRC violations = 0
[09/30 15:28:46     47s] #Total number of net violated process antenna rule = 0
[09/30 15:28:46     47s] #Post Route wire spread is done.
[09/30 15:28:46     47s] #Total wire length = 60 um.
[09/30 15:28:46     47s] #Total half perimeter of net bounding box = 70 um.
[09/30 15:28:46     47s] #Total wire length on LAYER Metal1 = 12 um.
[09/30 15:28:46     47s] #Total wire length on LAYER Metal2 = 36 um.
[09/30 15:28:46     47s] #Total wire length on LAYER Metal3 = 11 um.
[09/30 15:28:46     47s] #Total wire length on LAYER Metal4 = 0 um.
[09/30 15:28:46     47s] #Total wire length on LAYER Metal5 = 0 um.
[09/30 15:28:46     47s] #Total wire length on LAYER Metal6 = 0 um.
[09/30 15:28:46     47s] #Total wire length on LAYER Metal7 = 0 um.
[09/30 15:28:46     47s] #Total wire length on LAYER Metal8 = 0 um.
[09/30 15:28:46     47s] #Total wire length on LAYER Metal9 = 0 um.
[09/30 15:28:46     47s] #Total number of vias = 11
[09/30 15:28:46     47s] #Up-Via Summary (total 11):
[09/30 15:28:46     47s] #           
[09/30 15:28:46     47s] #-----------------------
[09/30 15:28:46     47s] #  Metal 1            7
[09/30 15:28:46     47s] #  Metal 2            4
[09/30 15:28:46     47s] #-----------------------
[09/30 15:28:46     47s] #                    11 
[09/30 15:28:46     47s] #
[09/30 15:28:46     47s] ### route signature (26) = 2055124863
[09/30 15:28:46     47s] ### violation signature (25) = 1905142130
[09/30 15:28:46     47s] #detailRoute Statistics:
[09/30 15:28:46     47s] #Cpu time = 00:00:01
[09/30 15:28:46     47s] #Elapsed time = 00:00:01
[09/30 15:28:46     47s] #Increased memory = 5.26 (MB)
[09/30 15:28:46     47s] #Total memory = 721.08 (MB)
[09/30 15:28:46     47s] #Peak memory = 741.74 (MB)
[09/30 15:28:46     47s] ### export wire route signature (27) = 2055124863
[09/30 15:28:46     47s] #
[09/30 15:28:46     47s] #globalDetailRoute statistics:
[09/30 15:28:46     47s] #Cpu time = 00:00:02
[09/30 15:28:46     47s] #Elapsed time = 00:00:02
[09/30 15:28:46     47s] #Increased memory = 44.27 (MB)
[09/30 15:28:46     47s] #Total memory = 730.32 (MB)
[09/30 15:28:46     47s] #Peak memory = 741.74 (MB)
[09/30 15:28:46     47s] #Number of warnings = 0
[09/30 15:28:46     47s] #Total number of warnings = 3
[09/30 15:28:46     47s] #Number of fails = 0
[09/30 15:28:46     47s] #Total number of fails = 0
[09/30 15:28:46     47s] #Complete globalDetailRoute on Mon Sep 30 15:28:46 2019
[09/30 15:28:46     47s] #
[09/30 15:28:46     47s] #routeDesign: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 730.33 (MB), peak = 741.74 (MB)
[09/30 15:28:46     47s] *** Message Summary: 0 warning(s), 0 error(s)
[09/30 15:28:46     47s] 
[09/30 15:28:57     48s] <CMD> setAnalysisMode -cppr both -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew false -analysisType onChipVariation -log true
[09/30 15:29:02     48s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/30 15:29:07     49s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/30 15:29:07     49s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[09/30 15:29:07     49s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/30 15:29:07     49s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[09/30 15:29:07     49s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[09/30 15:29:07     49s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[09/30 15:29:07     49s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/30 15:29:07     49s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[09/30 15:29:07     49s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[09/30 15:29:07     49s] Running Native NanoRoute ...
[09/30 15:29:07     49s] <CMD> routeDesign -globalDetail
[09/30 15:29:07     49s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 731.57 (MB), peak = 741.74 (MB)
[09/30 15:29:07     49s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/30 15:29:07     49s] #**INFO: setDesignMode -flowEffort standard
[09/30 15:29:07     49s] #**INFO: mulit-cut via swapping is disabled by user.
[09/30 15:29:07     49s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/30 15:29:07     49s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[09/30 15:29:07     49s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[09/30 15:29:07     49s] Core basic site is gsclib090site
[09/30 15:29:07     49s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/30 15:29:07     49s] Initialize ViaPillar Halo for 1 instances.
[09/30 15:29:07     49s] Begin checking placement ... (start mem=796.4M, init mem=796.4M)
[09/30 15:29:07     49s] Orientation Violation:	1
[09/30 15:29:07     49s] *info: Placed = 1             
[09/30 15:29:07     49s] *info: Unplaced = 0           
[09/30 15:29:07     49s] Placement Density:72.22%(20/27)
[09/30 15:29:07     49s] Placement Density (including fixed std cells):72.22%(20/27)
[09/30 15:29:07     49s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=796.4M)
[09/30 15:29:07     49s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[09/30 15:29:07     49s] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[09/30 15:29:07     49s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[09/30 15:29:07     49s] #**INFO: honoring user setting for routeWithSiDriven set to false
[09/30 15:29:07     49s] 
[09/30 15:29:07     49s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/30 15:29:07     49s] *** Changed status on (0) nets in Clock.
[09/30 15:29:07     49s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=796.4M) ***
[09/30 15:29:07     49s] 
[09/30 15:29:07     49s] globalDetailRoute
[09/30 15:29:07     49s] 
[09/30 15:29:07     49s] #setNanoRouteMode -droutePostRouteWidenWireRule "LEFDefaultRouteSpec_gpdk090"
[09/30 15:29:07     49s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[09/30 15:29:07     49s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[09/30 15:29:07     49s] #setNanoRouteMode -routeWithSiDriven false
[09/30 15:29:07     49s] #setNanoRouteMode -routeWithTimingDriven false
[09/30 15:29:07     49s] #Start globalDetailRoute on Mon Sep 30 15:29:07 2019
[09/30 15:29:07     49s] #
[09/30 15:29:07     49s] ### Net info: total nets: 7
[09/30 15:29:07     49s] ### Net info: dirty nets: 0
[09/30 15:29:07     49s] ### Net info: marked as disconnected nets: 0
[09/30 15:29:07     49s] ### Net info: fully routed nets: 5
[09/30 15:29:07     49s] ### Net info: trivial (single pin) nets: 0
[09/30 15:29:07     49s] ### Net info: unrouted nets: 2
[09/30 15:29:07     49s] ### Net info: re-extraction nets: 0
[09/30 15:29:07     49s] ### Net info: ignored nets: 0
[09/30 15:29:07     49s] ### Net info: skip routing nets: 0
[09/30 15:29:07     49s] ### import wire route signature (28) = 1629442638
[09/30 15:29:07     49s] #NanoRoute Version 16.21-s078_1 NR170119-1828/16_21-UB
[09/30 15:29:07     49s] #RTESIG:78da8dcecb0e8230100550d77ec5a4b8c0c4c70c145ab6465d1935f8d812d40a4402a42d
[09/30 15:29:07     49s] #       ff2f895b14d773eebde34cae9b1818850b8fe606854c08f63109248ae6243db9a430e94e
[09/30 15:29:07     49s] #       97151b3b93c3f1ec451c10dca2b22a537a06ad511a8cb2b6a8b2e987705f02db6db66bf5
[09/30 15:29:07     49s] #       4cdbd2c6756bd5a951f7246b1e2f8c90816bacee7c6f3ae41c9e696914b8b7ba2e7b0d21
[09/30 15:29:07     49s] #       86c3883000961759fe7b907cc9c1eaf66717176278908be80f24711805e403fbfaf6e80d
[09/30 15:29:07     49s] #       64118400
[09/30 15:29:07     49s] #
[09/30 15:29:07     49s] #RTESIG:78da8dcecb0e8230100550d77ec5a4b8c0c4c70c145ab6465d1935f8d812d40a4402a42d
[09/30 15:29:07     49s] #       ff2f895b14d773eebde34cae9b1818850b8fe606854c08f63109248ae6243db9a430e94e
[09/30 15:29:07     49s] #       97151b3b93c3f1ec451c10dca2b22a537a06ad511a8cb2b6a8b2e987705f02db6db66bf5
[09/30 15:29:07     49s] #       4cdbd2c6756bd5a951f7246b1e2f8c90816bacee7c6f3ae41c9e696914b8b7ba2e7b0d21
[09/30 15:29:07     49s] #       86c3883000961759fe7b907cc9c1eaf66717176278908be80f24711805e403fbfaf6e80d
[09/30 15:29:07     49s] #       64118400
[09/30 15:29:07     49s] #
[09/30 15:29:07     49s] #Start routing data preparation.
[09/30 15:29:07     49s] #Minimum voltage of a net in the design = 0.000.
[09/30 15:29:07     49s] #Maximum voltage of a net in the design = 1.100.
[09/30 15:29:07     49s] #Voltage range [0.000 - 0.000] has 1 net.
[09/30 15:29:07     49s] #Voltage range [0.000 - 1.100] has 6 nets.
[09/30 15:29:07     49s] # Metal1       H   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2550
[09/30 15:29:07     49s] # Metal2       V   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
[09/30 15:29:07     49s] # Metal3       H   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
[09/30 15:29:07     49s] # Metal4       V   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
[09/30 15:29:07     49s] # Metal5       H   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
[09/30 15:29:07     49s] # Metal6       V   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
[09/30 15:29:07     49s] # Metal7       H   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
[09/30 15:29:07     49s] # Metal8       V   Track-Pitch = 0.8700    Line-2-Via Pitch = 0.8500
[09/30 15:29:07     49s] # Metal9       H   Track-Pitch = 0.8700    Line-2-Via Pitch = 0.8500
[09/30 15:29:07     49s] #Regenerating Ggrids automatically.
[09/30 15:29:07     49s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.2900.
[09/30 15:29:07     49s] #Using automatically generated G-grids.
[09/30 15:29:07     49s] #Done routing data preparation.
[09/30 15:29:07     49s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 732.39 (MB), peak = 741.74 (MB)
[09/30 15:29:07     49s] #Merging special wires...
[09/30 15:29:07     49s] #WARNING (NRGR-22) Design is already detail routed.
[09/30 15:29:07     49s] ### route signature (31) = 1736902612
[09/30 15:29:07     49s] ### violation signature (28) = 1905142130
[09/30 15:29:07     49s] ### route signature (34) = 1920437204
[09/30 15:29:07     49s] ### violation signature (31) = 1905142130
[09/30 15:29:07     49s] #Cpu time = 00:00:00
[09/30 15:29:07     49s] #Elapsed time = 00:00:00
[09/30 15:29:07     49s] #Increased memory = 0.54 (MB)
[09/30 15:29:07     49s] #Total memory = 732.39 (MB)
[09/30 15:29:07     49s] #Peak memory = 741.74 (MB)
[09/30 15:29:08     49s] #
[09/30 15:29:08     49s] #Start Detail Routing..
[09/30 15:29:08     49s] #start 1st optimization iteration ...
[09/30 15:29:08     49s] #   number of violations = 0
[09/30 15:29:08     49s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 734.32 (MB), peak = 741.74 (MB)
[09/30 15:29:08     49s] #Complete Detail Routing.
[09/30 15:29:08     49s] #Total wire length = 60 um.
[09/30 15:29:08     49s] #Total half perimeter of net bounding box = 70 um.
[09/30 15:29:08     49s] #Total wire length on LAYER Metal1 = 12 um.
[09/30 15:29:08     49s] #Total wire length on LAYER Metal2 = 36 um.
[09/30 15:29:08     49s] #Total wire length on LAYER Metal3 = 11 um.
[09/30 15:29:08     49s] #Total wire length on LAYER Metal4 = 0 um.
[09/30 15:29:08     49s] #Total wire length on LAYER Metal5 = 0 um.
[09/30 15:29:08     49s] #Total wire length on LAYER Metal6 = 0 um.
[09/30 15:29:08     49s] #Total wire length on LAYER Metal7 = 0 um.
[09/30 15:29:08     49s] #Total wire length on LAYER Metal8 = 0 um.
[09/30 15:29:08     49s] #Total wire length on LAYER Metal9 = 0 um.
[09/30 15:29:08     49s] #Total number of vias = 11
[09/30 15:29:08     49s] #Up-Via Summary (total 11):
[09/30 15:29:08     49s] #           
[09/30 15:29:08     49s] #-----------------------
[09/30 15:29:08     49s] #  Metal 1            7
[09/30 15:29:08     49s] #  Metal 2            4
[09/30 15:29:08     49s] #-----------------------
[09/30 15:29:08     49s] #                    11 
[09/30 15:29:08     49s] #
[09/30 15:29:08     49s] #Total number of DRC violations = 0
[09/30 15:29:08     49s] ### route signature (37) = 1920437204
[09/30 15:29:08     49s] ### violation signature (34) = 1905142130
[09/30 15:29:08     49s] #Cpu time = 00:00:00
[09/30 15:29:08     49s] #Elapsed time = 00:00:00
[09/30 15:29:08     49s] #Increased memory = 0.00 (MB)
[09/30 15:29:08     49s] #Total memory = 732.39 (MB)
[09/30 15:29:08     49s] #Peak memory = 741.74 (MB)
[09/30 15:29:08     49s] #
[09/30 15:29:08     49s] #start routing for process antenna violation fix ...
[09/30 15:29:08     50s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 734.32 (MB), peak = 741.74 (MB)
[09/30 15:29:08     50s] #
[09/30 15:29:08     50s] #Total wire length = 60 um.
[09/30 15:29:08     50s] #Total half perimeter of net bounding box = 70 um.
[09/30 15:29:08     50s] #Total wire length on LAYER Metal1 = 12 um.
[09/30 15:29:08     50s] #Total wire length on LAYER Metal2 = 36 um.
[09/30 15:29:08     50s] #Total wire length on LAYER Metal3 = 11 um.
[09/30 15:29:08     50s] #Total wire length on LAYER Metal4 = 0 um.
[09/30 15:29:08     50s] #Total wire length on LAYER Metal5 = 0 um.
[09/30 15:29:08     50s] #Total wire length on LAYER Metal6 = 0 um.
[09/30 15:29:08     50s] #Total wire length on LAYER Metal7 = 0 um.
[09/30 15:29:08     50s] #Total wire length on LAYER Metal8 = 0 um.
[09/30 15:29:08     50s] #Total wire length on LAYER Metal9 = 0 um.
[09/30 15:29:08     50s] #Total number of vias = 11
[09/30 15:29:08     50s] #Up-Via Summary (total 11):
[09/30 15:29:08     50s] #           
[09/30 15:29:08     50s] #-----------------------
[09/30 15:29:08     50s] #  Metal 1            7
[09/30 15:29:08     50s] #  Metal 2            4
[09/30 15:29:08     50s] #-----------------------
[09/30 15:29:08     50s] #                    11 
[09/30 15:29:08     50s] #
[09/30 15:29:08     50s] #Total number of DRC violations = 0
[09/30 15:29:08     50s] #Total number of net violated process antenna rule = 0
[09/30 15:29:08     50s] ### route signature (40) = 1920437204
[09/30 15:29:08     50s] ### violation signature (37) = 1905142130
[09/30 15:29:08     50s] #
[09/30 15:29:08     50s] #
[09/30 15:29:08     50s] #Start Post Route wire spreading..
[09/30 15:29:08     50s] #
[09/30 15:29:08     50s] #Start data preparation for wire spreading...
[09/30 15:29:08     50s] #
[09/30 15:29:08     50s] #Data preparation is done on Mon Sep 30 15:29:08 2019
[09/30 15:29:08     50s] #
[09/30 15:29:08     50s] #
[09/30 15:29:08     50s] #Start Post Route Wire Spread.
[09/30 15:29:08     50s] #Done with 0 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[09/30 15:29:08     50s] #Complete Post Route Wire Spread.
[09/30 15:29:08     50s] #
[09/30 15:29:08     50s] #Total wire length = 60 um.
[09/30 15:29:08     50s] #Total half perimeter of net bounding box = 70 um.
[09/30 15:29:08     50s] #Total wire length on LAYER Metal1 = 12 um.
[09/30 15:29:08     50s] #Total wire length on LAYER Metal2 = 36 um.
[09/30 15:29:08     50s] #Total wire length on LAYER Metal3 = 11 um.
[09/30 15:29:08     50s] #Total wire length on LAYER Metal4 = 0 um.
[09/30 15:29:08     50s] #Total wire length on LAYER Metal5 = 0 um.
[09/30 15:29:08     50s] #Total wire length on LAYER Metal6 = 0 um.
[09/30 15:29:08     50s] #Total wire length on LAYER Metal7 = 0 um.
[09/30 15:29:08     50s] #Total wire length on LAYER Metal8 = 0 um.
[09/30 15:29:08     50s] #Total wire length on LAYER Metal9 = 0 um.
[09/30 15:29:08     50s] #Total number of vias = 11
[09/30 15:29:08     50s] #Up-Via Summary (total 11):
[09/30 15:29:08     50s] #           
[09/30 15:29:08     50s] #-----------------------
[09/30 15:29:08     50s] #  Metal 1            7
[09/30 15:29:08     50s] #  Metal 2            4
[09/30 15:29:08     50s] #-----------------------
[09/30 15:29:08     50s] #                    11 
[09/30 15:29:08     50s] #
[09/30 15:29:08     50s] ### route signature (44) = 1031373848
[09/30 15:29:08     50s] ### violation signature (41) = 1905142130
[09/30 15:29:08     50s] #
[09/30 15:29:08     50s] #Start DRC checking..
[09/30 15:29:08     50s] #   number of violations = 0
[09/30 15:29:08     50s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 736.40 (MB), peak = 741.74 (MB)
[09/30 15:29:08     50s] #CELL_VIEW fulladder1bit,init has no DRC violation.
[09/30 15:29:08     50s] #Total number of DRC violations = 0
[09/30 15:29:08     50s] #Total number of net violated process antenna rule = 0
[09/30 15:29:08     50s] ### route signature (49) = 1984737105
[09/30 15:29:08     50s] ### violation signature (46) = 1905142130
[09/30 15:29:08     50s] #   number of violations = 0
[09/30 15:29:08     50s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 734.55 (MB), peak = 741.74 (MB)
[09/30 15:29:08     50s] #CELL_VIEW fulladder1bit,init has no DRC violation.
[09/30 15:29:08     50s] #Total number of DRC violations = 0
[09/30 15:29:08     50s] #Total number of net violated process antenna rule = 0
[09/30 15:29:08     50s] #Post Route wire spread is done.
[09/30 15:29:08     50s] #Total wire length = 60 um.
[09/30 15:29:08     50s] #Total half perimeter of net bounding box = 70 um.
[09/30 15:29:08     50s] #Total wire length on LAYER Metal1 = 12 um.
[09/30 15:29:08     50s] #Total wire length on LAYER Metal2 = 36 um.
[09/30 15:29:08     50s] #Total wire length on LAYER Metal3 = 11 um.
[09/30 15:29:08     50s] #Total wire length on LAYER Metal4 = 0 um.
[09/30 15:29:08     50s] #Total wire length on LAYER Metal5 = 0 um.
[09/30 15:29:08     50s] #Total wire length on LAYER Metal6 = 0 um.
[09/30 15:29:08     50s] #Total wire length on LAYER Metal7 = 0 um.
[09/30 15:29:08     50s] #Total wire length on LAYER Metal8 = 0 um.
[09/30 15:29:08     50s] #Total wire length on LAYER Metal9 = 0 um.
[09/30 15:29:08     50s] #Total number of vias = 11
[09/30 15:29:08     50s] #Up-Via Summary (total 11):
[09/30 15:29:08     50s] #           
[09/30 15:29:08     50s] #-----------------------
[09/30 15:29:08     50s] #  Metal 1            7
[09/30 15:29:08     50s] #  Metal 2            4
[09/30 15:29:08     50s] #-----------------------
[09/30 15:29:08     50s] #                    11 
[09/30 15:29:08     50s] #
[09/30 15:29:08     50s] ### route signature (51) = 1984737105
[09/30 15:29:08     50s] ### violation signature (48) = 1905142130
[09/30 15:29:08     50s] #detailRoute Statistics:
[09/30 15:29:08     50s] #Cpu time = 00:00:01
[09/30 15:29:08     50s] #Elapsed time = 00:00:01
[09/30 15:29:08     50s] #Increased memory = 0.23 (MB)
[09/30 15:29:08     50s] #Total memory = 732.62 (MB)
[09/30 15:29:08     50s] #Peak memory = 741.74 (MB)
[09/30 15:29:08     50s] ### export wire route signature (52) = 1984737105
[09/30 15:29:08     50s] #
[09/30 15:29:08     50s] #globalDetailRoute statistics:
[09/30 15:29:08     50s] #Cpu time = 00:00:01
[09/30 15:29:08     50s] #Elapsed time = 00:00:01
[09/30 15:29:08     50s] #Increased memory = 0.57 (MB)
[09/30 15:29:08     50s] #Total memory = 732.14 (MB)
[09/30 15:29:08     50s] #Peak memory = 741.74 (MB)
[09/30 15:29:08     50s] #Number of warnings = 1
[09/30 15:29:08     50s] #Total number of warnings = 7
[09/30 15:29:08     50s] #Number of fails = 0
[09/30 15:29:08     50s] #Total number of fails = 0
[09/30 15:29:08     50s] #Complete globalDetailRoute on Mon Sep 30 15:29:08 2019
[09/30 15:29:08     50s] #
[09/30 15:29:08     50s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 732.14 (MB), peak = 741.74 (MB)
[09/30 15:29:08     50s] *** Message Summary: 0 warning(s), 0 error(s)
[09/30 15:29:08     50s] 
[09/30 15:29:12     50s] <CMD> getCTSMode -engine -quiet
[09/30 15:29:16     51s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/30 15:29:16     51s] <CMD> timeDesign -prePlace -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix fulladder1bit_prePlace -outDir timingReports
[09/30 15:29:16     51s] Setting timing_disable_library_data_to_data_checks to 'true'.
[09/30 15:29:16     51s] Setting timing_disable_user_data_to_data_checks to 'true'.
[09/30 15:29:16     51s] Set Using Default Delay Limit as 101.
[09/30 15:29:16     51s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/30 15:29:16     51s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[09/30 15:29:16     51s] Set Default Net Delay as 0 ps.
[09/30 15:29:16     51s] Set Default Net Load as 0 pF. 
[09/30 15:29:16     51s] #################################################################################
[09/30 15:29:16     51s] # Design Stage: PostRoute
[09/30 15:29:16     51s] # Design Name: fulladder1bit
[09/30 15:29:16     51s] # Design Mode: 90nm
[09/30 15:29:16     51s] # Analysis Mode: MMMC OCV 
[09/30 15:29:16     51s] # Parasitics Mode: No SPEF/RCDB
[09/30 15:29:16     51s] # Signoff Settings: SI Off 
[09/30 15:29:16     51s] #################################################################################
[09/30 15:29:16     51s] AAE_INFO: 1 threads acquired from CTE.
[09/30 15:29:16     51s] Calculate early delays in OCV mode...
[09/30 15:29:16     51s] Calculate late delays in OCV mode...
[09/30 15:29:16     51s] Topological Sorting (REAL = 0:00:00.0, MEM = 810.4M, InitMEM = 810.4M)
[09/30 15:29:16     51s] Updating RC grid for preRoute extraction ...
[09/30 15:29:16     51s] Initializing multi-corner resistance tables ...
[09/30 15:29:16     51s] AAE DB initialization (MEM=862.172 CPU=0:00:00.1 REAL=0:00:00.0) 
[09/30 15:29:16     51s] Start AAE Lib Loading. (MEM=862.172)
[09/30 15:29:17     51s] End AAE Lib Loading. (MEM=1063.45 CPU=0:00:00.2 Real=0:00:01.0)
[09/30 15:29:17     51s] End AAE Lib Interpolated Model. (MEM=1063.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:29:17     51s] Total number of fetched objects 5
[09/30 15:29:17     51s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:29:17     51s] End delay calculation. (MEM=996.762 CPU=0:00:00.0 REAL=0:00:00.0)
[09/30 15:29:17     51s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 996.8M) ***
[09/30 15:29:17     51s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:51.6 mem=996.8M)
[09/30 15:29:17     51s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 Worst 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

Density: 72.222%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[09/30 15:29:17     51s] Resetting back High Fanout Nets as non-ideal
[09/30 15:29:17     51s] Set Default Net Delay as 1000 ps.
[09/30 15:29:17     51s] Set Default Net Load as 0.5 pF. 
[09/30 15:29:17     51s] Reported timing to dir timingReports
[09/30 15:29:17     51s] Total CPU time: 0.49 sec
[09/30 15:29:17     51s] Total Real time: 1.0 sec
[09/30 15:29:17     51s] Total Memory Usage: 915.359375 Mbytes
[09/30 15:29:18     51s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/30 15:29:18     51s] <CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix fulladder1bit_preCTS -outDir timingReports
[09/30 15:29:18     51s] Start to check current routing status for nets...
[09/30 15:29:18     51s] All nets are already routed correctly.
[09/30 15:29:18     51s] End to check current routing status for nets (mem=915.4M)
[09/30 15:29:18     51s] Extraction called for design 'fulladder1bit' of instances=1 and nets=7 using extraction engine 'preRoute' .
[09/30 15:29:18     51s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/30 15:29:18     51s] Type 'man IMPEXT-3530' for more detail.
[09/30 15:29:18     51s] PreRoute RC Extraction called for design fulladder1bit.
[09/30 15:29:18     51s] RC Extraction called in multi-corner(1) mode.
[09/30 15:29:18     51s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/30 15:29:18     51s] Type 'man IMPEXT-6197' for more detail.
[09/30 15:29:18     51s] RCMode: PreRoute
[09/30 15:29:18     51s]       RC Corner Indexes            0   
[09/30 15:29:18     51s] Capacitance Scaling Factor   : 1.00000 
[09/30 15:29:18     51s] Resistance Scaling Factor    : 1.00000 
[09/30 15:29:18     51s] Clock Cap. Scaling Factor    : 1.00000 
[09/30 15:29:18     51s] Clock Res. Scaling Factor    : 1.00000 
[09/30 15:29:18     51s] Shrink Factor                : 1.00000
[09/30 15:29:18     51s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/30 15:29:18     51s] Updating RC grid for preRoute extraction ...
[09/30 15:29:18     51s] Initializing multi-corner resistance tables ...
[09/30 15:29:18     51s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 915.359M)
[09/30 15:29:18     51s] #################################################################################
[09/30 15:29:18     51s] # Design Stage: PostRoute
[09/30 15:29:18     51s] # Design Name: fulladder1bit
[09/30 15:29:18     51s] # Design Mode: 90nm
[09/30 15:29:18     51s] # Analysis Mode: MMMC OCV 
[09/30 15:29:18     51s] # Parasitics Mode: No SPEF/RCDB
[09/30 15:29:18     51s] # Signoff Settings: SI Off 
[09/30 15:29:18     51s] #################################################################################
[09/30 15:29:18     51s] AAE_INFO: 1 threads acquired from CTE.
[09/30 15:29:18     51s] Calculate early delays in OCV mode...
[09/30 15:29:18     51s] Calculate late delays in OCV mode...
[09/30 15:29:18     51s] Topological Sorting (REAL = 0:00:00.0, MEM = 922.9M, InitMEM = 922.9M)
[09/30 15:29:18     51s] End AAE Lib Interpolated Model. (MEM=939.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:29:18     51s] Total number of fetched objects 5
[09/30 15:29:18     51s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:29:18     51s] End delay calculation. (MEM=999.262 CPU=0:00:00.0 REAL=0:00:00.0)
[09/30 15:29:18     51s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 999.3M) ***
[09/30 15:29:18     51s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:51.9 mem=999.3M)
[09/30 15:29:18     51s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 Worst 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.222%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[09/30 15:29:18     51s] Total CPU time: 0.13 sec
[09/30 15:29:18     51s] Total Real time: 0.0 sec
[09/30 15:29:18     51s] Total Memory Usage: 942.023438 Mbytes
[09/30 15:29:20     52s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/30 15:29:20     52s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix fulladder1bit_postCTS -outDir timingReports
[09/30 15:29:20     52s] Start to check current routing status for nets...
[09/30 15:29:20     52s] All nets are already routed correctly.
[09/30 15:29:20     52s] End to check current routing status for nets (mem=920.4M)
[09/30 15:29:20     52s] #################################################################################
[09/30 15:29:20     52s] # Design Stage: PostRoute
[09/30 15:29:20     52s] # Design Name: fulladder1bit
[09/30 15:29:20     52s] # Design Mode: 90nm
[09/30 15:29:20     52s] # Analysis Mode: MMMC OCV 
[09/30 15:29:20     52s] # Parasitics Mode: No SPEF/RCDB
[09/30 15:29:20     52s] # Signoff Settings: SI Off 
[09/30 15:29:20     52s] #################################################################################
[09/30 15:29:20     52s] AAE_INFO: 1 threads acquired from CTE.
[09/30 15:29:20     52s] Calculate early delays in OCV mode...
[09/30 15:29:20     52s] Calculate late delays in OCV mode...
[09/30 15:29:20     52s] Topological Sorting (REAL = 0:00:00.0, MEM = 923.9M, InitMEM = 923.9M)
[09/30 15:29:20     52s] End AAE Lib Interpolated Model. (MEM=940.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:29:20     52s] Total number of fetched objects 5
[09/30 15:29:20     52s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:29:20     52s] End delay calculation. (MEM=999.254 CPU=0:00:00.0 REAL=0:00:00.0)
[09/30 15:29:20     52s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 999.3M) ***
[09/30 15:29:20     52s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:52.3 mem=999.3M)
[09/30 15:29:20     52s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 Worst 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.222%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[09/30 15:29:20     52s] Total CPU time: 0.12 sec
[09/30 15:29:20     52s] Total Real time: 0.0 sec
[09/30 15:29:20     52s] Total Memory Usage: 942.015625 Mbytes
[09/30 15:29:21     52s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/30 15:29:21     52s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix fulladder1bit_postRoute -outDir timingReports
[09/30 15:29:21     52s] Switching SI Aware to true by default in postroute mode   
[09/30 15:29:21     52s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[09/30 15:29:21     52s] Type 'man IMPEXT-3493' for more detail.
[09/30 15:29:21     52s]  Reset EOS DB
[09/30 15:29:21     52s] Ignoring AAE DB Resetting ...
[09/30 15:29:21     52s] Extraction called for design 'fulladder1bit' of instances=1 and nets=7 using extraction engine 'postRoute' at effort level 'low' .
[09/30 15:29:21     52s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/30 15:29:21     52s] Type 'man IMPEXT-3530' for more detail.
[09/30 15:29:21     52s] PostRoute (effortLevel low) RC Extraction called for design fulladder1bit.
[09/30 15:29:21     52s] RC Extraction called in multi-corner(1) mode.
[09/30 15:29:21     52s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/30 15:29:21     52s] Type 'man IMPEXT-6197' for more detail.
[09/30 15:29:21     52s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/30 15:29:21     52s] * Layer Id             : 1 - M1
[09/30 15:29:21     52s]       Thickness        : 0.3
[09/30 15:29:21     52s]       Min Width        : 0.12
[09/30 15:29:21     52s]       Layer Dielectric : 4.1
[09/30 15:29:21     52s] * Layer Id             : 2 - M2
[09/30 15:29:21     52s]       Thickness        : 0.36
[09/30 15:29:21     52s]       Min Width        : 0.14
[09/30 15:29:21     52s]       Layer Dielectric : 4.1
[09/30 15:29:21     52s] * Layer Id             : 3 - M3
[09/30 15:29:21     52s]       Thickness        : 0.36
[09/30 15:29:21     52s]       Min Width        : 0.14
[09/30 15:29:21     52s]       Layer Dielectric : 4.1
[09/30 15:29:21     52s] * Layer Id             : 4 - M4
[09/30 15:29:21     52s]       Thickness        : 0.36
[09/30 15:29:21     52s]       Min Width        : 0.14
[09/30 15:29:21     52s]       Layer Dielectric : 4.1
[09/30 15:29:21     52s] * Layer Id             : 5 - M5
[09/30 15:29:21     52s]       Thickness        : 0.36
[09/30 15:29:21     52s]       Min Width        : 0.14
[09/30 15:29:21     52s]       Layer Dielectric : 4.1
[09/30 15:29:21     52s] * Layer Id             : 6 - M6
[09/30 15:29:21     52s]       Thickness        : 0.36
[09/30 15:29:21     52s]       Min Width        : 0.14
[09/30 15:29:21     52s]       Layer Dielectric : 4.1
[09/30 15:29:21     52s] * Layer Id             : 7 - M7
[09/30 15:29:21     52s]       Thickness        : 0.36
[09/30 15:29:21     52s]       Min Width        : 0.14
[09/30 15:29:21     52s]       Layer Dielectric : 4.1
[09/30 15:29:21     52s] * Layer Id             : 8 - M8
[09/30 15:29:21     52s]       Thickness        : 1
[09/30 15:29:21     52s]       Min Width        : 0.44
[09/30 15:29:21     52s]       Layer Dielectric : 4.1
[09/30 15:29:21     52s] * Layer Id             : 9 - M9
[09/30 15:29:21     52s]       Thickness        : 1
[09/30 15:29:21     52s]       Min Width        : 0.44
[09/30 15:29:21     52s]       Layer Dielectric : 4.1
[09/30 15:29:21     52s] extractDetailRC Option : -outfile /tmp/innovus_temp_28731_client02_root_C2JRy6/fulladder1bit_28731_ZOXWJO.rcdb.d  -basic
[09/30 15:29:21     52s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/30 15:29:21     52s]       RC Corner Indexes            0   
[09/30 15:29:21     52s] Capacitance Scaling Factor   : 1.00000 
[09/30 15:29:21     52s] Coupling Cap. Scaling Factor : 1.00000 
[09/30 15:29:21     52s] Resistance Scaling Factor    : 1.00000 
[09/30 15:29:21     52s] Clock Cap. Scaling Factor    : 1.00000 
[09/30 15:29:21     52s] Clock Res. Scaling Factor    : 1.00000 
[09/30 15:29:21     52s] Shrink Factor                : 1.00000
[09/30 15:29:21     52s] Initializing multi-corner resistance tables ...
[09/30 15:29:21     52s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 942.0M)
[09/30 15:29:21     52s] Creating parasitic data file '/tmp/innovus_temp_28731_client02_root_C2JRy6/fulladder1bit_28731_ZOXWJO.rcdb.d' for storing RC.
[09/30 15:29:21     52s] Extracted 18.1818% (CPU Time= 0:00:00.0  MEM= 996.0M)
[09/30 15:29:21     52s] Extracted 27.2727% (CPU Time= 0:00:00.0  MEM= 996.0M)
[09/30 15:29:21     52s] Extracted 36.3636% (CPU Time= 0:00:00.0  MEM= 996.0M)
[09/30 15:29:21     52s] Extracted 45.4545% (CPU Time= 0:00:00.0  MEM= 996.0M)
[09/30 15:29:21     52s] Extracted 59.0909% (CPU Time= 0:00:00.0  MEM= 996.0M)
[09/30 15:29:21     52s] Extracted 68.1818% (CPU Time= 0:00:00.0  MEM= 996.0M)
[09/30 15:29:21     52s] Extracted 77.2727% (CPU Time= 0:00:00.0  MEM= 1026.1M)
[09/30 15:29:21     52s] Extracted 86.3636% (CPU Time= 0:00:00.0  MEM= 1026.1M)
[09/30 15:29:21     52s] Extracted 95.4545% (CPU Time= 0:00:00.0  MEM= 1026.1M)
[09/30 15:29:21     52s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1026.1M)
[09/30 15:29:21     52s] Number of Extracted Resistors     : 36
[09/30 15:29:21     52s] Number of Extracted Ground Cap.   : 38
[09/30 15:29:21     52s] Number of Extracted Coupling Cap. : 32
[09/30 15:29:21     52s] Opening parasitic data file '/tmp/innovus_temp_28731_client02_root_C2JRy6/fulladder1bit_28731_ZOXWJO.rcdb.d' for reading.
[09/30 15:29:21     52s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[09/30 15:29:21     52s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 995.1M)
[09/30 15:29:21     52s] Creating parasitic data file '/tmp/innovus_temp_28731_client02_root_C2JRy6/fulladder1bit_28731_ZOXWJO.rcdb_Filter.rcdb.d' for storing RC.
[09/30 15:29:21     52s] Closing parasitic data file '/tmp/innovus_temp_28731_client02_root_C2JRy6/fulladder1bit_28731_ZOXWJO.rcdb.d'. 5 times net's RC data read were performed.
[09/30 15:29:21     52s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1003.051M)
[09/30 15:29:21     52s] Opening parasitic data file '/tmp/innovus_temp_28731_client02_root_C2JRy6/fulladder1bit_28731_ZOXWJO.rcdb.d' for reading.
[09/30 15:29:21     52s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1003.051M)
[09/30 15:29:21     52s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1003.051M)
[09/30 15:29:21     52s] Starting SI iteration 1 using Infinite Timing Windows
[09/30 15:29:21     52s] #################################################################################
[09/30 15:29:21     52s] # Design Stage: PostRoute
[09/30 15:29:21     52s] # Design Name: fulladder1bit
[09/30 15:29:21     52s] # Design Mode: 90nm
[09/30 15:29:21     52s] # Analysis Mode: MMMC OCV 
[09/30 15:29:21     52s] # Parasitics Mode: SPEF/RCDB
[09/30 15:29:21     52s] # Signoff Settings: SI On 
[09/30 15:29:21     52s] #################################################################################
[09/30 15:29:21     52s] AAE_INFO: 1 threads acquired from CTE.
[09/30 15:29:21     52s] Setting infinite Tws ...
[09/30 15:29:21     52s] First Iteration Infinite Tw... 
[09/30 15:29:21     52s] Calculate early delays in OCV mode...
[09/30 15:29:21     52s] Calculate late delays in OCV mode...
[09/30 15:29:21     52s] Topological Sorting (REAL = 0:00:00.0, MEM = 986.9M, InitMEM = 986.9M)
[09/30 15:29:21     52s] Initializing multi-corner resistance tables ...
[09/30 15:29:21     52s] End AAE Lib Interpolated Model. (MEM=1003.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:29:21     52s] Opening parasitic data file '/tmp/innovus_temp_28731_client02_root_C2JRy6/fulladder1bit_28731_ZOXWJO.rcdb.d' for reading.
[09/30 15:29:21     52s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1003.1M)
[09/30 15:29:21     52s] AAE_INFO: 1 threads acquired from CTE.
[09/30 15:29:21     52s] Total number of fetched objects 5
[09/30 15:29:21     52s] AAE_INFO-618: Total number of nets in the design is 7,  42.9 percent of the nets selected for SI analysis
[09/30 15:29:21     52s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:29:21     52s] End delay calculation. (MEM=1039.84 CPU=0:00:00.0 REAL=0:00:00.0)
[09/30 15:29:21     52s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1039.8M) ***
[09/30 15:29:22     52s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1039.8M)
[09/30 15:29:22     52s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/30 15:29:22     52s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1039.8M)
[09/30 15:29:22     52s] Starting SI iteration 2
[09/30 15:29:22     52s] AAE_INFO: 1 threads acquired from CTE.
[09/30 15:29:22     52s] Calculate early delays in OCV mode...
[09/30 15:29:22     52s] Calculate late delays in OCV mode...
[09/30 15:29:22     52s] End AAE Lib Interpolated Model. (MEM=1039.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:29:22     52s] Glitch Analysis: View Worst -- Total Number of Nets Skipped = 0. 
[09/30 15:29:22     52s] Glitch Analysis: View Worst -- Total Number of Nets Analyzed = 5. 
[09/30 15:29:22     52s] Total number of fetched objects 5
[09/30 15:29:22     52s] AAE_INFO-618: Total number of nets in the design is 7,  0.0 percent of the nets selected for SI analysis
[09/30 15:29:22     52s] End delay calculation. (MEM=1039.81 CPU=0:00:00.0 REAL=0:00:00.0)
[09/30 15:29:22     52s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1039.8M) ***
[09/30 15:29:22     52s] End AAE Lib Interpolated Model. (MEM=948.297 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:29:22     52s] Begin: glitch net info
[09/30 15:29:22     52s] glitch slack range: number of glitch nets
[09/30 15:29:22     52s] glitch slack < -0.32 : 0
[09/30 15:29:22     52s] -0.32 < glitch slack < -0.28 : 0
[09/30 15:29:22     52s] -0.28 < glitch slack < -0.24 : 0
[09/30 15:29:22     52s] -0.24 < glitch slack < -0.2 : 0
[09/30 15:29:22     52s] -0.2 < glitch slack < -0.16 : 0
[09/30 15:29:22     52s] -0.16 < glitch slack < -0.12 : 0
[09/30 15:29:22     52s] -0.12 < glitch slack < -0.08 : 0
[09/30 15:29:22     52s] -0.08 < glitch slack < -0.04 : 0
[09/30 15:29:22     52s] -0.04 < glitch slack : 0
[09/30 15:29:22     52s] End: glitch net info
[09/30 15:29:22     52s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 Worst 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.222%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[09/30 15:29:22     52s] Total CPU time: 0.29 sec
[09/30 15:29:22     52s] Total Real time: 1.0 sec
[09/30 15:29:22     52s] Total Memory Usage: 946.296875 Mbytes
[09/30 15:29:22     52s] Reset AAE Options
[09/30 15:29:23     52s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/30 15:29:23     52s] <CMD> timeDesign -signoff -pathReports -drvReports -slackReports -numPaths 50 -prefix fulladder1bit_signOff -outDir timingReports
[09/30 15:29:23     52s] The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
[09/30 15:29:23     52s] Restoring the original setting for timing_disable_library_data_to_data_checks. Setting it to 'false'.
[09/30 15:29:23     52s] Restoring the original setting for timing_disable_user_data_to_data_checks. Setting it to 'false'.
[09/30 15:29:23     53s]  Reset EOS DB
[09/30 15:29:23     53s] Ignoring AAE DB Resetting ...
[09/30 15:29:23     53s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[09/30 15:29:23     53s] **ERROR: (IMPLIC-90):	This command "timeDesign -signoff -pathReports -drvReports -slackReports ..." does not have the necessary license to run. You must get access to one of the following licenses before you can run the command:  tpsxl tpsl vtsxl vtsl.
[09/30 15:29:23     53s] Use 'setLicenseCheck -status' to see the current licenses in use and for more information.
[09/30 15:29:23     53s] **WARN: (IMPDC-2611):	Switching -SIAware option back to false
[09/30 15:29:23     53s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[09/30 15:29:23     53s] Closing parasitic data file '/tmp/innovus_temp_28731_client02_root_C2JRy6/fulladder1bit_28731_ZOXWJO.rcdb.d'. 5 times net's RC data read were performed.
[09/30 15:29:23     53s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[09/30 15:29:23     53s] Type 'man IMPEXT-3493' for more detail.
[09/30 15:29:23     53s] Extraction called for design 'fulladder1bit' of instances=1 and nets=7 using extraction engine 'postRoute' at effort level 'signoff' .
[09/30 15:29:23     53s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/30 15:29:23     53s] Type 'man IMPEXT-3530' for more detail.
[09/30 15:29:23     53s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
[09/30 15:29:23     53s] #################################################################################
[09/30 15:29:23     53s] # Design Stage: PostRoute
[09/30 15:29:23     53s] # Design Name: fulladder1bit
[09/30 15:29:23     53s] # Design Mode: 90nm
[09/30 15:29:23     53s] # Analysis Mode: MMMC OCV 
[09/30 15:29:23     53s] # Parasitics Mode: No SPEF/RCDB
[09/30 15:29:23     53s] # Signoff Settings: SI Off 
[09/30 15:29:23     53s] #################################################################################
[09/30 15:29:23     53s] Extraction called for design 'fulladder1bit' of instances=1 and nets=7 using extraction engine 'postRoute' at effort level 'signoff' .
[09/30 15:29:23     53s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/30 15:29:23     53s] Type 'man IMPEXT-3530' for more detail.
[09/30 15:29:23     53s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
[09/30 15:29:23     53s] AAE_INFO: 1 threads acquired from CTE.
[09/30 15:29:23     53s] Calculate early delays in OCV mode...
[09/30 15:29:23     53s] Calculate late delays in OCV mode...
[09/30 15:29:23     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 930.2M, InitMEM = 930.2M)
[09/30 15:29:23     53s] End AAE Lib Interpolated Model. (MEM=946.297 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:29:23     53s] Glitch Analysis: View Worst -- Total Number of Nets Skipped = 0. 
[09/30 15:29:23     53s] Glitch Analysis: View Worst -- Total Number of Nets Analyzed = 0. 
[09/30 15:29:23     53s] Total number of fetched objects 5
[09/30 15:29:23     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:29:23     53s] End delay calculation. (MEM=1003.53 CPU=0:00:00.0 REAL=0:00:00.0)
[09/30 15:29:23     53s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1003.5M) ***
[09/30 15:29:23     53s] #################################################################################
[09/30 15:29:23     53s] # Design Stage: PostRoute
[09/30 15:29:23     53s] # Design Name: fulladder1bit
[09/30 15:29:23     53s] # Design Mode: 90nm
[09/30 15:29:23     53s] # Analysis Mode: MMMC OCV 
[09/30 15:29:23     53s] # Parasitics Mode: No SPEF/RCDB
[09/30 15:29:23     53s] # Signoff Settings: SI Off 
[09/30 15:29:23     53s] #################################################################################
[09/30 15:29:23     53s] Extraction called for design 'fulladder1bit' of instances=1 and nets=7 using extraction engine 'postRoute' at effort level 'signoff' .
[09/30 15:29:23     53s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/30 15:29:23     53s] Type 'man IMPEXT-3530' for more detail.
[09/30 15:29:23     53s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
[09/30 15:29:23     53s] AAE_INFO: 1 threads acquired from CTE.
[09/30 15:29:23     53s] Calculate early delays in OCV mode...
[09/30 15:29:23     53s] Calculate late delays in OCV mode...
[09/30 15:29:23     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 1003.5M, InitMEM = 1003.5M)
[09/30 15:29:23     53s] End AAE Lib Interpolated Model. (MEM=1003.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:29:23     53s] Glitch Analysis: View Worst -- Total Number of Nets Skipped = 0. 
[09/30 15:29:23     53s] Glitch Analysis: View Worst -- Total Number of Nets Analyzed = 0. 
[09/30 15:29:23     53s] Total number of fetched objects 5
[09/30 15:29:23     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:29:23     53s] End delay calculation. (MEM=1003.53 CPU=0:00:00.0 REAL=0:00:00.0)
[09/30 15:29:23     53s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1003.5M) ***
[09/30 15:29:23     53s] #################################################################################
[09/30 15:29:23     53s] # Design Stage: PostRoute
[09/30 15:29:23     53s] # Design Name: fulladder1bit
[09/30 15:29:23     53s] # Design Mode: 90nm
[09/30 15:29:23     53s] # Analysis Mode: MMMC OCV 
[09/30 15:29:23     53s] # Parasitics Mode: No SPEF/RCDB
[09/30 15:29:23     53s] # Signoff Settings: SI Off 
[09/30 15:29:23     53s] #################################################################################
[09/30 15:29:23     53s] Extraction called for design 'fulladder1bit' of instances=1 and nets=7 using extraction engine 'postRoute' at effort level 'signoff' .
[09/30 15:29:23     53s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/30 15:29:23     53s] Type 'man IMPEXT-3530' for more detail.
[09/30 15:29:23     53s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
[09/30 15:29:23     53s] AAE_INFO: 1 threads acquired from CTE.
[09/30 15:29:23     53s] Calculate early delays in OCV mode...
[09/30 15:29:23     53s] Calculate late delays in OCV mode...
[09/30 15:29:23     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 944.8M, InitMEM = 944.8M)
[09/30 15:29:23     53s] End AAE Lib Interpolated Model. (MEM=944.832 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:29:23     53s] Glitch Analysis: View Worst -- Total Number of Nets Skipped = 0. 
[09/30 15:29:23     53s] Glitch Analysis: View Worst -- Total Number of Nets Analyzed = 0. 
[09/30 15:29:23     53s] Total number of fetched objects 5
[09/30 15:29:23     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:29:23     53s] End delay calculation. (MEM=1002.07 CPU=0:00:00.0 REAL=0:00:00.0)
[09/30 15:29:23     53s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1002.1M) ***
[09/30 15:29:23     53s] #################################################################################
[09/30 15:29:23     53s] # Design Stage: PostRoute
[09/30 15:29:23     53s] # Design Name: fulladder1bit
[09/30 15:29:23     53s] # Design Mode: 90nm
[09/30 15:29:23     53s] # Analysis Mode: MMMC OCV 
[09/30 15:29:23     53s] # Parasitics Mode: No SPEF/RCDB
[09/30 15:29:23     53s] # Signoff Settings: SI Off 
[09/30 15:29:23     53s] #################################################################################
[09/30 15:29:23     53s] Extraction called for design 'fulladder1bit' of instances=1 and nets=7 using extraction engine 'postRoute' at effort level 'signoff' .
[09/30 15:29:23     53s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/30 15:29:23     53s] Type 'man IMPEXT-3530' for more detail.
[09/30 15:29:23     53s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
[09/30 15:29:23     53s] AAE_INFO: 1 threads acquired from CTE.
[09/30 15:29:23     53s] Calculate early delays in OCV mode...
[09/30 15:29:23     53s] Calculate late delays in OCV mode...
[09/30 15:29:23     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 1002.1M, InitMEM = 1002.1M)
[09/30 15:29:23     53s] End AAE Lib Interpolated Model. (MEM=1002.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:29:23     53s] Glitch Analysis: View Worst -- Total Number of Nets Skipped = 0. 
[09/30 15:29:23     53s] Glitch Analysis: View Worst -- Total Number of Nets Analyzed = 0. 
[09/30 15:29:23     53s] Total number of fetched objects 5
[09/30 15:29:23     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:29:23     53s] End delay calculation. (MEM=1002.07 CPU=0:00:00.0 REAL=0:00:00.0)
[09/30 15:29:23     53s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1002.1M) ***
[09/30 15:29:23     53s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/30 15:29:23     53s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
[09/30 15:29:23     53s] End AAE Lib Interpolated Model. (MEM=942.832 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:29:23     53s] Glitch Analysis: View Worst -- Total Number of Nets Skipped = 0. 
[09/30 15:29:23     53s] Glitch Analysis: View Worst -- Total Number of Nets Analyzed = 0. 
[09/30 15:29:23     53s] Total number of fetched objects 5
[09/30 15:29:23     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:29:23     53s] End delay calculation. (MEM=1000.07 CPU=0:00:00.0 REAL=0:00:00.0)
[09/30 15:29:23     53s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/30 15:29:23     53s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
[09/30 15:29:23     53s] End AAE Lib Interpolated Model. (MEM=942.836 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:29:23     53s] Glitch Analysis: View Worst -- Total Number of Nets Skipped = 0. 
[09/30 15:29:23     53s] Glitch Analysis: View Worst -- Total Number of Nets Analyzed = 0. 
[09/30 15:29:23     53s] Total number of fetched objects 5
[09/30 15:29:23     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:29:23     53s] End delay calculation. (MEM=1000.07 CPU=0:00:00.0 REAL=0:00:00.0)
[09/30 15:29:23     53s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/30 15:29:23     53s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
[09/30 15:29:23     53s] End AAE Lib Interpolated Model. (MEM=942.836 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:29:23     53s] Glitch Analysis: View Worst -- Total Number of Nets Skipped = 0. 
[09/30 15:29:23     53s] Glitch Analysis: View Worst -- Total Number of Nets Analyzed = 0. 
[09/30 15:29:23     53s] Total number of fetched objects 5
[09/30 15:29:23     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:29:23     53s] End delay calculation. (MEM=1001.07 CPU=0:00:00.0 REAL=0:00:00.0)
[09/30 15:29:23     53s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 Worst 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.222%
------------------------------------------------------------
Total CPU time: 0.31 sec
[09/30 15:29:23     53s] Total Real time: 0.0 sec
[09/30 15:29:23     53s] Total Memory Usage: 943.828125 Mbytes
[09/30 15:29:23     53s] Reset AAE Options
[09/30 15:29:23     53s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[09/30 15:29:33     54s] <CMD> getCTSMode -engine -quiet
[09/30 15:29:36     54s] <CMD> getCTSMode -engine -quiet
[09/30 15:30:01     57s] <CMD> setDelayCalMode -reset -siMode
[09/30 15:30:04     58s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[09/30 15:30:04     58s] <CMD> optDesign -postCTS
[09/30 15:30:04     58s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/30 15:30:04     58s] Core basic site is gsclib090site
[09/30 15:30:04     58s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/30 15:30:04     58s] #spOpts: mergeVia=F 
[09/30 15:30:04     58s] GigaOpt running with 1 threads.
[09/30 15:30:04     58s] Info: 1 threads available for lower-level modules during optimization.
[09/30 15:30:04     58s] #spOpts: mergeVia=F 
[09/30 15:30:04     58s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'ADDFX1'.
[09/30 15:30:04     58s] Type 'man IMPSP-270' for more detail.
[09/30 15:30:04     58s] Summary for sequential cells identification: 
[09/30 15:30:04     58s] Identified SBFF number: 112
[09/30 15:30:04     58s] Identified MBFF number: 0
[09/30 15:30:04     58s] Identified SB Latch number: 0
[09/30 15:30:04     58s] Identified MB Latch number: 0
[09/30 15:30:04     58s] Not identified SBFF number: 8
[09/30 15:30:04     58s] Not identified MBFF number: 0
[09/30 15:30:04     58s] Not identified SB Latch number: 0
[09/30 15:30:04     58s] Not identified MB Latch number: 0
[09/30 15:30:04     58s] Number of sequential cells which are not FFs: 32
[09/30 15:30:04     58s] 
[09/30 15:30:05     58s] Setting timing_disable_library_data_to_data_checks to 'true'.
[09/30 15:30:05     58s] Setting timing_disable_user_data_to_data_checks to 'true'.
[09/30 15:30:05     58s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 917.1M, totSessionCpu=0:00:59 **
[09/30 15:30:05     58s] Added -handlePreroute to trialRouteMode
[09/30 15:30:05     58s] setExtractRCMode -engine preRoute
[09/30 15:30:05     58s] *** optDesign -postCTS ***
[09/30 15:30:05     58s] DRC Margin: user margin 0.0; extra margin 0.2
[09/30 15:30:05     58s] Hold Target Slack: user slack 0
[09/30 15:30:05     58s] Setup Target Slack: user slack 0; extra slack 0.1
[09/30 15:30:05     58s] setUsefulSkewMode -ecoRoute false
[09/30 15:30:05     58s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[09/30 15:30:05     59s] Multi-VT timing optimization disabled based on library information.
[09/30 15:30:05     59s] Summary for sequential cells identification: 
[09/30 15:30:05     59s] Identified SBFF number: 112
[09/30 15:30:05     59s] Identified MBFF number: 0
[09/30 15:30:05     59s] Identified SB Latch number: 0
[09/30 15:30:05     59s] Identified MB Latch number: 0
[09/30 15:30:05     59s] Not identified SBFF number: 8
[09/30 15:30:05     59s] Not identified MBFF number: 0
[09/30 15:30:05     59s] Not identified SB Latch number: 0
[09/30 15:30:05     59s] Not identified MB Latch number: 0
[09/30 15:30:05     59s] Number of sequential cells which are not FFs: 32
[09/30 15:30:05     59s] 
[09/30 15:30:05     59s] Start to check current routing status for nets...
[09/30 15:30:05     59s] All nets are already routed correctly.
[09/30 15:30:05     59s] End to check current routing status for nets (mem=917.1M)
[09/30 15:30:05     59s] Extraction called for design 'fulladder1bit' of instances=1 and nets=7 using extraction engine 'preRoute' .
[09/30 15:30:05     59s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/30 15:30:05     59s] Type 'man IMPEXT-3530' for more detail.
[09/30 15:30:05     59s] PreRoute RC Extraction called for design fulladder1bit.
[09/30 15:30:05     59s] RC Extraction called in multi-corner(1) mode.
[09/30 15:30:05     59s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/30 15:30:05     59s] Type 'man IMPEXT-6197' for more detail.
[09/30 15:30:05     59s] RCMode: PreRoute
[09/30 15:30:05     59s]       RC Corner Indexes            0   
[09/30 15:30:05     59s] Capacitance Scaling Factor   : 1.00000 
[09/30 15:30:05     59s] Resistance Scaling Factor    : 1.00000 
[09/30 15:30:05     59s] Clock Cap. Scaling Factor    : 1.00000 
[09/30 15:30:05     59s] Clock Res. Scaling Factor    : 1.00000 
[09/30 15:30:05     59s] Shrink Factor                : 1.00000
[09/30 15:30:05     59s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/30 15:30:05     59s] Updating RC grid for preRoute extraction ...
[09/30 15:30:05     59s] Initializing multi-corner resistance tables ...
[09/30 15:30:05     59s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 917.082M)
[09/30 15:30:05     59s] AAE DB initialization (MEM=1012.47 CPU=0:00:00.0 REAL=0:00:00.0) 
[09/30 15:30:05     59s] Summary for sequential cells identification: 
[09/30 15:30:05     59s] Identified SBFF number: 112
[09/30 15:30:05     59s] Identified MBFF number: 0
[09/30 15:30:05     59s] Identified SB Latch number: 0
[09/30 15:30:05     59s] Identified MB Latch number: 0
[09/30 15:30:05     59s] Not identified SBFF number: 8
[09/30 15:30:05     59s] Not identified MBFF number: 0
[09/30 15:30:05     59s] Not identified SB Latch number: 0
[09/30 15:30:05     59s] Not identified MB Latch number: 0
[09/30 15:30:05     59s] Number of sequential cells which are not FFs: 32
[09/30 15:30:05     59s] 
[09/30 15:30:05     59s] *info: There are 16 candidate Buffer cells
[09/30 15:30:05     59s] *info: There are 19 candidate Inverter cells
[09/30 15:30:05     59s] Compute RC Scale Done ...
[09/30 15:30:05     59s] #################################################################################
[09/30 15:30:05     59s] # Design Stage: PostRoute
[09/30 15:30:05     59s] # Design Name: fulladder1bit
[09/30 15:30:05     59s] # Design Mode: 90nm
[09/30 15:30:05     59s] # Analysis Mode: MMMC OCV 
[09/30 15:30:05     59s] # Parasitics Mode: No SPEF/RCDB
[09/30 15:30:05     59s] # Signoff Settings: SI Off 
[09/30 15:30:05     59s] #################################################################################
[09/30 15:30:05     59s] AAE_INFO: 1 threads acquired from CTE.
[09/30 15:30:05     59s] Calculate early delays in OCV mode...
[09/30 15:30:05     59s] Calculate late delays in OCV mode...
[09/30 15:30:05     59s] Topological Sorting (REAL = 0:00:00.0, MEM = 1144.7M, InitMEM = 1144.7M)
[09/30 15:30:05     59s] Start AAE Lib Loading. (MEM=1160.82)
[09/30 15:30:06     59s] End AAE Lib Loading. (MEM=1351.56 CPU=0:00:00.2 Real=0:00:01.0)
[09/30 15:30:06     59s] End AAE Lib Interpolated Model. (MEM=1351.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:30:06     59s] Total number of fetched objects 5
[09/30 15:30:06     59s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:30:06     59s] End delay calculation. (MEM=1144.81 CPU=0:00:00.0 REAL=0:00:00.0)
[09/30 15:30:06     59s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1144.8M) ***
[09/30 15:30:06     59s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:59.9 mem=1144.8M)
[09/30 15:30:06     59s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 Worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.222%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1021.2M, totSessionCpu=0:01:00 **
[09/30 15:30:06     59s] ** INFO : this run is activating low effort ccoptDesign flow
[09/30 15:30:06     59s] PhyDesignGrid: maxLocalDensity 0.98
[09/30 15:30:06     59s] ### Creating PhyDesignMc. totSessionCpu=0:00:59.9 mem=1021.2M
[09/30 15:30:06     59s] #spOpts: mergeVia=F 
[09/30 15:30:06     59s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:59.9 mem=1021.2M
[09/30 15:30:06     59s] *** Starting optimizing excluded clock nets MEM= 1022.2M) ***
[09/30 15:30:06     59s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1022.2M) ***
[09/30 15:30:06     59s] *** Starting optimizing excluded clock nets MEM= 1022.2M) ***
[09/30 15:30:06     59s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1022.2M) ***
[09/30 15:30:06     59s] 
[09/30 15:30:06     59s] Active setup views:
[09/30 15:30:06     59s]  Worst
[09/30 15:30:06     59s]   Dominating endpoints: 0
[09/30 15:30:06     59s]   Dominating TNS: -0.000
[09/30 15:30:06     59s] 
[09/30 15:30:06     59s] *** Check timing (0:00:00.0)
[09/30 15:30:06     59s] Begin: GigaOpt Optimization in TNS mode
[09/30 15:30:06     59s] PhyDesignGrid: maxLocalDensity 0.95
[09/30 15:30:06     59s] ### Creating PhyDesignMc. totSessionCpu=0:01:00.0 mem=1046.3M
[09/30 15:30:06     59s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:00.0 mem=1046.3M
[09/30 15:30:06     60s] 
[09/30 15:30:06     60s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.8500} {8, 0.100, 0.8500} {9, 0.050, 0.8500} 
[09/30 15:30:06     60s] ### Creating LA Mngr. totSessionCpu=0:01:01 mem=1046.3M
[09/30 15:30:06     60s] ### Creating LA Mngr, finished. totSessionCpu=0:01:01 mem=1046.3M
[09/30 15:30:08     62s] *info: 2 special nets excluded.
[09/30 15:30:08     62s] *info: 2 no-driver nets excluded.
[09/30 15:30:08     62s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 72.22
[09/30 15:30:08     62s] Optimizer TNS Opt
[09/30 15:30:08     62s] 
[09/30 15:30:08     62s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1216.8M) ***
[09/30 15:30:08     62s] **** Begin NDR-Layer Usage Statistics ****
[09/30 15:30:08     62s] 0 Ndr or Layer constraints added by optimization 
[09/30 15:30:08     62s] **** End NDR-Layer Usage Statistics ****
[09/30 15:30:08     62s] 
[09/30 15:30:08     62s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1216.8M) ***
[09/30 15:30:08     62s] 
[09/30 15:30:08     62s] End: GigaOpt Optimization in TNS mode
[09/30 15:30:08     62s] Begin: GigaOpt Optimization in WNS mode
[09/30 15:30:08     62s] PhyDesignGrid: maxLocalDensity 1.00
[09/30 15:30:08     62s] ### Creating PhyDesignMc. totSessionCpu=0:01:03 mem=1081.2M
[09/30 15:30:08     62s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:03 mem=1081.2M
[09/30 15:30:09     63s] 
[09/30 15:30:09     63s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.8500} {8, 0.100, 0.8500} {9, 0.050, 0.8500} 
[09/30 15:30:09     63s] ### Creating LA Mngr. totSessionCpu=0:01:03 mem=1083.3M
[09/30 15:30:09     63s] ### Creating LA Mngr, finished. totSessionCpu=0:01:03 mem=1083.3M
[09/30 15:30:10     64s] *info: 2 special nets excluded.
[09/30 15:30:10     64s] *info: 2 no-driver nets excluded.
[09/30 15:30:11     65s] ** GigaOpt Optimizer WNS Slack 0.045 TNS Slack 0.000 Density 72.22
[09/30 15:30:11     65s] **** Begin NDR-Layer Usage Statistics ****
[09/30 15:30:11     65s] 0 Ndr or Layer constraints added by optimization 
[09/30 15:30:11     65s] **** End NDR-Layer Usage Statistics ****
[09/30 15:30:11     65s] 
[09/30 15:30:11     65s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1216.8M) ***
[09/30 15:30:11     65s] 
[09/30 15:30:11     65s] End: GigaOpt Optimization in WNS mode
[09/30 15:30:11     65s] Begin: GigaOpt Optimization in TNS mode
[09/30 15:30:11     65s] PhyDesignGrid: maxLocalDensity 0.95
[09/30 15:30:11     65s] ### Creating PhyDesignMc. totSessionCpu=0:01:05 mem=1081.2M
[09/30 15:30:11     65s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:05 mem=1081.2M
[09/30 15:30:12     65s] 
[09/30 15:30:12     65s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.8500} {8, 0.100, 0.8500} {9, 0.050, 0.8500} 
[09/30 15:30:12     65s] ### Creating LA Mngr. totSessionCpu=0:01:06 mem=1083.2M
[09/30 15:30:12     65s] ### Creating LA Mngr, finished. totSessionCpu=0:01:06 mem=1083.2M
[09/30 15:30:13     67s] *info: 2 special nets excluded.
[09/30 15:30:13     67s] *info: 2 no-driver nets excluded.
[09/30 15:30:14     67s] ** GigaOpt Optimizer WNS Slack 0.045 TNS Slack 0.000 Density 72.22
[09/30 15:30:14     67s] Optimizer TNS Opt
[09/30 15:30:14     67s] 
[09/30 15:30:14     67s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1216.8M) ***
[09/30 15:30:14     67s] **** Begin NDR-Layer Usage Statistics ****
[09/30 15:30:14     67s] 0 Ndr or Layer constraints added by optimization 
[09/30 15:30:14     67s] **** End NDR-Layer Usage Statistics ****
[09/30 15:30:14     67s] 
[09/30 15:30:14     67s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1216.8M) ***
[09/30 15:30:14     67s] 
[09/30 15:30:14     67s] End: GigaOpt Optimization in TNS mode
[09/30 15:30:14     67s] ### Creating LA Mngr. totSessionCpu=0:01:08 mem=1081.2M
[09/30 15:30:14     67s] ### Creating LA Mngr, finished. totSessionCpu=0:01:08 mem=1081.2M
[09/30 15:30:14     67s] Begin: Area Reclaim Optimization
[09/30 15:30:14     67s] PhyDesignGrid: maxLocalDensity 0.98
[09/30 15:30:14     67s] ### Creating PhyDesignMc. totSessionCpu=0:01:08 mem=1214.8M
[09/30 15:30:14     67s] #spOpts: mergeVia=F 
[09/30 15:30:14     67s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:08 mem=1214.8M
[09/30 15:30:14     67s] 
[09/30 15:30:14     67s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[09/30 15:30:14     67s] ### Creating LA Mngr. totSessionCpu=0:01:08 mem=1214.8M
[09/30 15:30:14     67s] ### Creating LA Mngr, finished. totSessionCpu=0:01:08 mem=1214.8M
[09/30 15:30:14     67s] Reclaim Optimization WNS Slack 0.061  TNS Slack 0.000 Density 72.22
[09/30 15:30:14     67s] +----------+---------+--------+--------+------------+--------+
[09/30 15:30:14     67s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/30 15:30:14     67s] +----------+---------+--------+--------+------------+--------+
[09/30 15:30:14     67s] |    72.22%|        -|   0.061|   0.000|   0:00:00.0| 1214.8M|
[09/30 15:30:14     67s] |    72.22%|        0|   0.061|   0.000|   0:00:00.0| 1214.8M|
[09/30 15:30:14     67s] |    72.22%|        0|   0.061|   0.000|   0:00:00.0| 1214.8M|
[09/30 15:30:14     67s] |    72.22%|        0|   0.061|   0.000|   0:00:00.0| 1214.8M|
[09/30 15:30:14     67s] |    72.22%|        0|   0.061|   0.000|   0:00:00.0| 1214.8M|
[09/30 15:30:14     67s] +----------+---------+--------+--------+------------+--------+
[09/30 15:30:14     67s] Reclaim Optimization End WNS Slack 0.061  TNS Slack 0.000 Density 72.22
[09/30 15:30:14     67s] 
[09/30 15:30:14     67s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[09/30 15:30:14     67s] --------------------------------------------------------------
[09/30 15:30:14     67s] |                                   | Total     | Sequential |
[09/30 15:30:14     67s] --------------------------------------------------------------
[09/30 15:30:14     67s] | Num insts resized                 |       0  |       0    |
[09/30 15:30:14     67s] | Num insts undone                  |       0  |       0    |
[09/30 15:30:14     67s] | Num insts Downsized               |       0  |       0    |
[09/30 15:30:14     67s] | Num insts Samesized               |       0  |       0    |
[09/30 15:30:14     67s] | Num insts Upsized                 |       0  |       0    |
[09/30 15:30:14     67s] | Num multiple commits+uncommits    |       0  |       -    |
[09/30 15:30:14     67s] --------------------------------------------------------------
[09/30 15:30:14     67s] **** Begin NDR-Layer Usage Statistics ****
[09/30 15:30:14     67s] 0 Ndr or Layer constraints added by optimization 
[09/30 15:30:14     67s] **** End NDR-Layer Usage Statistics ****
[09/30 15:30:14     67s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.0) (real = 0:00:00.0) **
[09/30 15:30:14     67s] *** Starting refinePlace (0:01:08 mem=1214.8M) ***
[09/30 15:30:14     67s] Total net bbox length = 5.236e+01 (1.846e+01 3.391e+01) (ext = 5.236e+01)
[09/30 15:30:14     67s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/30 15:30:14     67s] Starting refinePlace ...
[09/30 15:30:14     67s] **WARN: (IMPSP-2040):	Within search radius 334.080 um from center (10.150 10.150), there is no legal location for instance "g2" ( cell: "ADDFX1" ) due to "Region_Fence_Violation".
[09/30 15:30:14     67s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[09/30 15:30:14     67s] 
[09/30 15:30:14     67s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/30 15:30:14     67s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1214.8MB) @(0:01:08 - 0:01:08).
[09/30 15:30:14     67s] **ERROR: (IMPSP-2021):	Could not legalize <1> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042 or IMPSP-2020 in log file for more details.
[09/30 15:30:14     67s] Type 'man IMPSP-2021' for more detail.
[09/30 15:30:14     67s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/30 15:30:14     67s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1214.8MB
[09/30 15:30:14     67s] Statistics of distance of Instance movement in refine placement:
[09/30 15:30:14     67s]   maximum (X+Y) =         0.00 um
[09/30 15:30:14     67s]   mean    (X+Y) =         0.00 um
[09/30 15:30:14     67s] Summary Report:
[09/30 15:30:14     67s] Instances move: 0 (out of 1 movable)
[09/30 15:30:14     67s] Instances flipped: 0
[09/30 15:30:14     67s] Mean displacement: 0.00 um
[09/30 15:30:14     67s] Max displacement: 0.00 um 
[09/30 15:30:14     67s] Total instances moved : 0
[09/30 15:30:14     67s] Total net bbox length = 5.236e+01 (1.846e+01 3.391e+01) (ext = 5.236e+01)
[09/30 15:30:14     67s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1214.8MB
[09/30 15:30:14     67s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1214.8MB) @(0:01:08 - 0:01:08).
[09/30 15:30:14     67s] *** Finished refinePlace (0:01:08 mem=1214.8M) ***
[09/30 15:30:14     67s] *** maximum move = 0.00 um ***
[09/30 15:30:14     67s] *** Finished re-routing un-routed nets (1214.8M) ***
[09/30 15:30:14     67s] 
[09/30 15:30:14     67s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1214.8M) ***
[09/30 15:30:14     67s] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1081.23M, totSessionCpu=0:01:08).
[09/30 15:30:14     67s] ### Creating LA Mngr. totSessionCpu=0:01:08 mem=1081.2M
[09/30 15:30:14     67s] ### Creating LA Mngr, finished. totSessionCpu=0:01:08 mem=1081.2M
[09/30 15:30:14     67s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[09/30 15:30:14     67s] [PSP] Started earlyGlobalRoute kernel
[09/30 15:30:14     67s] [PSP] Initial Peak syMemory usage = 1081.2 MB
[09/30 15:30:14     67s] (I)       Reading DB...
[09/30 15:30:14     67s] (I)       congestionReportName   : 
[09/30 15:30:14     67s] (I)       layerRangeFor2DCongestion : 
[09/30 15:30:14     67s] (I)       buildTerm2TermWires    : 1
[09/30 15:30:14     67s] (I)       doTrackAssignment      : 1
[09/30 15:30:14     67s] (I)       dumpBookshelfFiles     : 0
[09/30 15:30:14     67s] (I)       numThreads             : 1
[09/30 15:30:14     67s] (I)       bufferingAwareRouting  : false
[09/30 15:30:14     67s] [NR-eGR] honorMsvRouteConstraint: false
[09/30 15:30:14     67s] (I)       honorPin               : false
[09/30 15:30:14     67s] (I)       honorPinGuide          : true
[09/30 15:30:14     67s] (I)       honorPartition         : false
[09/30 15:30:14     67s] (I)       allowPartitionCrossover: false
[09/30 15:30:14     67s] (I)       honorSingleEntry       : true
[09/30 15:30:14     67s] (I)       honorSingleEntryStrong : true
[09/30 15:30:14     67s] (I)       handleViaSpacingRule   : false
[09/30 15:30:14     67s] (I)       handleEolSpacingRule   : false
[09/30 15:30:14     67s] (I)       PDConstraint           : none
[09/30 15:30:14     67s] (I)       expBetterNDRHandling   : false
[09/30 15:30:14     67s] [NR-eGR] honorClockSpecNDR      : 0
[09/30 15:30:14     67s] (I)       routingEffortLevel     : 3
[09/30 15:30:14     67s] (I)       effortLevel            : standard
[09/30 15:30:14     67s] [NR-eGR] minRouteLayer          : 2
[09/30 15:30:14     67s] [NR-eGR] maxRouteLayer          : 127
[09/30 15:30:14     67s] (I)       relaxedTopLayerCeiling : 127
[09/30 15:30:14     67s] (I)       relaxedBottomLayerFloor: 2
[09/30 15:30:14     67s] (I)       numRowsPerGCell        : 1
[09/30 15:30:14     67s] (I)       speedUpLargeDesign     : 0
[09/30 15:30:14     67s] (I)       multiThreadingTA       : 1
[09/30 15:30:14     67s] (I)       blkAwareLayerSwitching : 1
[09/30 15:30:14     67s] (I)       optimizationMode       : false
[09/30 15:30:14     67s] (I)       routeSecondPG          : false
[09/30 15:30:14     67s] (I)       scenicRatioForLayerRelax: 0.00
[09/30 15:30:14     67s] (I)       detourLimitForLayerRelax: 0.00
[09/30 15:30:14     67s] (I)       punchThroughDistance   : 500.00
[09/30 15:30:14     67s] (I)       scenicBound            : 1.15
[09/30 15:30:14     67s] (I)       maxScenicToAvoidBlk    : 100.00
[09/30 15:30:14     67s] (I)       source-to-sink ratio   : 0.00
[09/30 15:30:14     67s] (I)       targetCongestionRatioH : 1.00
[09/30 15:30:14     67s] (I)       targetCongestionRatioV : 1.00
[09/30 15:30:14     67s] (I)       layerCongestionRatio   : 0.70
[09/30 15:30:14     67s] (I)       m1CongestionRatio      : 0.10
[09/30 15:30:14     67s] (I)       m2m3CongestionRatio    : 0.70
[09/30 15:30:14     67s] (I)       localRouteEffort       : 1.00
[09/30 15:30:14     67s] (I)       numSitesBlockedByOneVia: 8.00
[09/30 15:30:14     67s] (I)       supplyScaleFactorH     : 1.00
[09/30 15:30:14     67s] (I)       supplyScaleFactorV     : 1.00
[09/30 15:30:14     67s] (I)       highlight3DOverflowFactor: 0.00
[09/30 15:30:14     67s] (I)       doubleCutViaModelingRatio: 0.00
[09/30 15:30:14     67s] (I)       routeVias              : 
[09/30 15:30:14     67s] (I)       readTROption           : true
[09/30 15:30:14     67s] (I)       extraSpacingFactor     : 1.00
[09/30 15:30:14     67s] [NR-eGR] numTracksPerClockWire  : 0
[09/30 15:30:14     67s] (I)       routeSelectedNetsOnly  : false
[09/30 15:30:14     67s] (I)       clkNetUseMaxDemand     : false
[09/30 15:30:14     67s] (I)       extraDemandForClocks   : 0
[09/30 15:30:14     67s] (I)       steinerRemoveLayers    : false
[09/30 15:30:14     67s] (I)       demoteLayerScenicScale : 1.00
[09/30 15:30:14     67s] (I)       nonpreferLayerCostScale : 100.00
[09/30 15:30:14     67s] (I)       spanningTreeRefinement : false
[09/30 15:30:14     67s] (I)       spanningTreeRefinementAlpha : -1.00
[09/30 15:30:14     67s] (I)       before initializing RouteDB syMemory usage = 1081.2 MB
[09/30 15:30:14     67s] (I)       starting read tracks
[09/30 15:30:14     67s] (I)       build grid graph
[09/30 15:30:14     67s] (I)       build grid graph start
[09/30 15:30:14     67s] [NR-eGR] Layer1 has no routable track
[09/30 15:30:14     67s] [NR-eGR] Layer2 has single uniform track structure
[09/30 15:30:14     67s] [NR-eGR] Layer3 has single uniform track structure
[09/30 15:30:14     67s] [NR-eGR] Layer4 has single uniform track structure
[09/30 15:30:14     67s] [NR-eGR] Layer5 has single uniform track structure
[09/30 15:30:14     67s] [NR-eGR] Layer6 has single uniform track structure
[09/30 15:30:14     67s] [NR-eGR] Layer7 has single uniform track structure
[09/30 15:30:14     67s] [NR-eGR] Layer8 has single uniform track structure
[09/30 15:30:14     67s] [NR-eGR] Layer9 has single uniform track structure
[09/30 15:30:14     67s] (I)       build grid graph end
[09/30 15:30:14     67s] (I)       numViaLayers=8
[09/30 15:30:14     67s] (I)       Reading via VIA1V for layer: 0 
[09/30 15:30:14     67s] (I)       Reading via VIA2X for layer: 1 
[09/30 15:30:14     67s] (I)       Reading via VIA3X for layer: 2 
[09/30 15:30:14     67s] (I)       Reading via VIA4X for layer: 3 
[09/30 15:30:14     67s] (I)       Reading via VIA5X for layer: 4 
[09/30 15:30:14     67s] (I)       Reading via VIA6X for layer: 5 
[09/30 15:30:14     67s] (I)       Reading via VIA7V for layer: 6 
[09/30 15:30:14     67s] (I)       Reading via VIA8X for layer: 7 
[09/30 15:30:14     67s] (I)       end build via table
[09/30 15:30:14     67s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=126 numBumpBlks=0 numBoundaryFakeBlks=0
[09/30 15:30:14     67s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/30 15:30:14     67s] (I)       readDataFromPlaceDB
[09/30 15:30:14     67s] (I)       Read net information..
[09/30 15:30:14     67s] [NR-eGR] Read numTotalNets=5  numIgnoredNets=0
[09/30 15:30:14     67s] (I)       Read testcase time = 0.000 seconds
[09/30 15:30:14     67s] 
[09/30 15:30:14     67s] (I)       read default dcut vias
[09/30 15:30:14     67s] (I)       Reading via VIA1_2CUT_E for layer: 0 
[09/30 15:30:14     67s] (I)       Reading via VIA2_2CUT_N for layer: 1 
[09/30 15:30:14     67s] (I)       Reading via VIA3_2CUT_E for layer: 2 
[09/30 15:30:14     67s] (I)       Reading via VIA4_2CUT_N for layer: 3 
[09/30 15:30:14     67s] (I)       Reading via VIA5_2CUT_E for layer: 4 
[09/30 15:30:14     67s] (I)       Reading via VIA6_2CUT_N for layer: 5 
[09/30 15:30:14     67s] (I)       Reading via VIA7_2CUT_E for layer: 6 
[09/30 15:30:14     67s] (I)       Reading via VIA8_2CUT_E for layer: 7 
[09/30 15:30:14     67s] (I)       build grid graph start
[09/30 15:30:14     67s] (I)       build grid graph end
[09/30 15:30:14     67s] (I)       Model blockage into capacity
[09/30 15:30:14     67s] (I)       Read numBlocks=126  numPreroutedWires=0  numCapScreens=0
[09/30 15:30:14     67s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/30 15:30:14     67s] (I)       blocked area on Layer2 : 213862400  (8.16%)
[09/30 15:30:14     67s] (I)       blocked area on Layer3 : 317947200  (12.12%)
[09/30 15:30:14     67s] (I)       blocked area on Layer4 : 232294400  (8.86%)
[09/30 15:30:14     67s] (I)       blocked area on Layer5 : 241555200  (9.21%)
[09/30 15:30:14     67s] (I)       blocked area on Layer6 : 232294400  (8.86%)
[09/30 15:30:14     67s] (I)       blocked area on Layer7 : 244051200  (9.31%)
[09/30 15:30:14     67s] (I)       blocked area on Layer8 : 1517497600  (57.87%)
[09/30 15:30:14     67s] (I)       blocked area on Layer9 : 1340841600  (51.13%)
[09/30 15:30:14     67s] (I)       Modeling time = 0.000 seconds
[09/30 15:30:14     67s] 
[09/30 15:30:14     67s] (I)       Number of ignored nets = 0
[09/30 15:30:14     67s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/30 15:30:14     67s] (I)       Number of clock nets = 0.  Ignored: No
[09/30 15:30:14     67s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/30 15:30:14     67s] (I)       Number of special nets = 0.  Ignored: Yes
[09/30 15:30:14     67s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/30 15:30:14     67s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/30 15:30:14     67s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/30 15:30:14     67s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/30 15:30:14     67s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/30 15:30:14     67s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1081.2 MB
[09/30 15:30:14     67s] (I)       Ndr track 0 does not exist
[09/30 15:30:14     67s] (I)       Layer1  viaCost=300.00
[09/30 15:30:14     67s] (I)       Layer2  viaCost=100.00
[09/30 15:30:14     67s] (I)       Layer3  viaCost=100.00
[09/30 15:30:14     67s] (I)       Layer4  viaCost=100.00
[09/30 15:30:14     67s] (I)       Layer5  viaCost=100.00
[09/30 15:30:14     67s] (I)       Layer6  viaCost=100.00
[09/30 15:30:14     67s] (I)       Layer7  viaCost=200.00
[09/30 15:30:14     67s] (I)       Layer8  viaCost=100.00
[09/30 15:30:14     67s] (I)       ---------------------Grid Graph Info--------------------
[09/30 15:30:14     67s] (I)       routing area        :  (0, 0) - (51380, 51040)
[09/30 15:30:14     67s] (I)       core area           :  (20300, 20300) - (31080, 30740)
[09/30 15:30:14     67s] (I)       Site Width          :   580  (dbu)
[09/30 15:30:14     67s] (I)       Row Height          :  5220  (dbu)
[09/30 15:30:14     67s] (I)       GCell Width         :  5220  (dbu)
[09/30 15:30:14     67s] (I)       GCell Height        :  5220  (dbu)
[09/30 15:30:14     67s] (I)       grid                :     9     9     9
[09/30 15:30:14     67s] (I)       vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[09/30 15:30:14     67s] (I)       horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[09/30 15:30:14     67s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[09/30 15:30:14     67s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[09/30 15:30:14     67s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[09/30 15:30:14     67s] (I)       First Track Coord   :     0   290   290   290   290   290   290  2030  2030
[09/30 15:30:14     67s] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[09/30 15:30:14     67s] (I)       Total num of tracks :     0    88    88    88    88    88    88    29    28
[09/30 15:30:14     67s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[09/30 15:30:14     67s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[09/30 15:30:14     67s] (I)       --------------------------------------------------------
[09/30 15:30:14     67s] 
[09/30 15:30:14     67s] [NR-eGR] ============ Routing rule table ============
[09/30 15:30:14     67s] [NR-eGR] Rule id 0. Nets 5 
[09/30 15:30:14     67s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/30 15:30:14     67s] [NR-eGR] Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[09/30 15:30:14     67s] [NR-eGR] ========================================
[09/30 15:30:14     67s] [NR-eGR] 
[09/30 15:30:14     67s] (I)       After initializing earlyGlobalRoute syMemory usage = 1081.2 MB
[09/30 15:30:14     67s] (I)       Loading and dumping file time : 0.00 seconds
[09/30 15:30:14     67s] (I)       ============= Initialization =============
[09/30 15:30:14     67s] (I)       totalPins=10  totalGlobalPin=10 (100.00%)
[09/30 15:30:14     67s] (I)       total 2D Cap : 4572 = (2274 H, 2298 V)
[09/30 15:30:14     67s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [2, 9]
[09/30 15:30:14     67s] (I)       ============  Phase 1a Route ============
[09/30 15:30:14     67s] (I)       Phase 1a runs 0.00 seconds
[09/30 15:30:14     67s] (I)       Usage: 15 = (6 H, 9 V) = (0.26% H, 0.39% V) = (1.566e+01um H, 2.349e+01um V)
[09/30 15:30:14     67s] (I)       
[09/30 15:30:14     67s] (I)       ============  Phase 1b Route ============
[09/30 15:30:14     67s] (I)       Usage: 15 = (6 H, 9 V) = (0.26% H, 0.39% V) = (1.566e+01um H, 2.349e+01um V)
[09/30 15:30:14     67s] (I)       
[09/30 15:30:14     67s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.915000e+01um
[09/30 15:30:14     67s] (I)       ============  Phase 1c Route ============
[09/30 15:30:14     67s] (I)       Usage: 15 = (6 H, 9 V) = (0.26% H, 0.39% V) = (1.566e+01um H, 2.349e+01um V)
[09/30 15:30:14     67s] (I)       
[09/30 15:30:14     67s] (I)       ============  Phase 1d Route ============
[09/30 15:30:14     67s] (I)       Usage: 15 = (6 H, 9 V) = (0.26% H, 0.39% V) = (1.566e+01um H, 2.349e+01um V)
[09/30 15:30:14     67s] (I)       
[09/30 15:30:14     67s] (I)       ============  Phase 1e Route ============
[09/30 15:30:14     67s] (I)       Phase 1e runs 0.00 seconds
[09/30 15:30:14     67s] (I)       Usage: 15 = (6 H, 9 V) = (0.26% H, 0.39% V) = (1.566e+01um H, 2.349e+01um V)
[09/30 15:30:14     67s] (I)       
[09/30 15:30:14     67s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.915000e+01um
[09/30 15:30:14     67s] [NR-eGR] 
[09/30 15:30:14     67s] (I)       ============  Phase 1l Route ============
[09/30 15:30:14     67s] (I)       Phase 1l runs 0.00 seconds
[09/30 15:30:14     67s] (I)       
[09/30 15:30:14     67s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/30 15:30:14     67s] (I)                      OverCon            
[09/30 15:30:14     67s] (I)                       #Gcell     %Gcell
[09/30 15:30:14     67s] (I)       Layer              (0)    OverCon 
[09/30 15:30:14     67s] (I)       ------------------------------------
[09/30 15:30:14     67s] (I)       Layer1       0( 0.00%)   ( 0.00%) 
[09/30 15:30:14     67s] (I)       Layer2       0( 0.00%)   ( 0.00%) 
[09/30 15:30:14     67s] (I)       Layer3       0( 0.00%)   ( 0.00%) 
[09/30 15:30:14     67s] (I)       Layer4       0( 0.00%)   ( 0.00%) 
[09/30 15:30:14     67s] (I)       Layer5       0( 0.00%)   ( 0.00%) 
[09/30 15:30:14     67s] (I)       Layer6       0( 0.00%)   ( 0.00%) 
[09/30 15:30:14     67s] (I)       Layer7       0( 0.00%)   ( 0.00%) 
[09/30 15:30:14     67s] (I)       Layer8       0( 0.00%)   ( 0.00%) 
[09/30 15:30:14     67s] (I)       Layer9       0( 0.00%)   ( 0.00%) 
[09/30 15:30:14     67s] (I)       ------------------------------------
[09/30 15:30:14     67s] (I)       Total        0( 0.00%)   ( 0.00%) 
[09/30 15:30:14     68s] (I)       
[09/30 15:30:14     68s] (I)       Total Global Routing Runtime: 0.01 seconds
[09/30 15:30:14     68s] (I)       total 2D Cap : 4587 = (2280 H, 2307 V)
[09/30 15:30:14     68s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/30 15:30:14     68s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/30 15:30:14     68s] (I)       ============= track Assignment ============
[09/30 15:30:14     68s] (I)       extract Global 3D Wires
[09/30 15:30:14     68s] (I)       Extract Global WL : time=0.00
[09/30 15:30:14     68s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[09/30 15:30:14     68s] (I)       Initialization real time=0.00 seconds
[09/30 15:30:14     68s] (I)       Kernel real time=0.00 seconds
[09/30 15:30:14     68s] (I)       End Greedy Track Assignment
[09/30 15:30:14     68s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 5
[09/30 15:30:14     68s] [NR-eGR] Layer2(Metal2)(V) length: 3.392000e+01um, number of vias: 6
[09/30 15:30:14     68s] [NR-eGR] Layer3(Metal3)(H) length: 1.960000e+01um, number of vias: 0
[09/30 15:30:14     68s] [NR-eGR] Layer4(Metal4)(V) length: 0.000000e+00um, number of vias: 0
[09/30 15:30:14     68s] [NR-eGR] Layer5(Metal5)(H) length: 0.000000e+00um, number of vias: 0
[09/30 15:30:14     68s] [NR-eGR] Layer6(Metal6)(V) length: 0.000000e+00um, number of vias: 0
[09/30 15:30:14     68s] [NR-eGR] Layer7(Metal7)(H) length: 0.000000e+00um, number of vias: 0
[09/30 15:30:14     68s] [NR-eGR] Layer8(Metal8)(V) length: 0.000000e+00um, number of vias: 0
[09/30 15:30:14     68s] [NR-eGR] Layer9(Metal9)(H) length: 0.000000e+00um, number of vias: 0
[09/30 15:30:14     68s] [NR-eGR] Total length: 5.352000e+01um, number of vias: 11
[09/30 15:30:14     68s] [NR-eGR] End Peak syMemory usage = 1067.1 MB
[09/30 15:30:14     68s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
[09/30 15:30:14     68s] Extraction called for design 'fulladder1bit' of instances=1 and nets=7 using extraction engine 'preRoute' .
[09/30 15:30:14     68s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/30 15:30:14     68s] Type 'man IMPEXT-3530' for more detail.
[09/30 15:30:14     68s] PreRoute RC Extraction called for design fulladder1bit.
[09/30 15:30:14     68s] RC Extraction called in multi-corner(1) mode.
[09/30 15:30:14     68s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/30 15:30:14     68s] Type 'man IMPEXT-6197' for more detail.
[09/30 15:30:14     68s] RCMode: PreRoute
[09/30 15:30:14     68s]       RC Corner Indexes            0   
[09/30 15:30:14     68s] Capacitance Scaling Factor   : 1.00000 
[09/30 15:30:14     68s] Resistance Scaling Factor    : 1.00000 
[09/30 15:30:14     68s] Clock Cap. Scaling Factor    : 1.00000 
[09/30 15:30:14     68s] Clock Res. Scaling Factor    : 1.00000 
[09/30 15:30:14     68s] Shrink Factor                : 1.00000
[09/30 15:30:14     68s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/30 15:30:14     68s] Updating RC grid for preRoute extraction ...
[09/30 15:30:14     68s] Initializing multi-corner resistance tables ...
[09/30 15:30:14     68s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1067.102M)
[09/30 15:30:14     68s] Compute RC Scale Done ...
[09/30 15:30:14     68s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/30 15:30:14     68s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[09/30 15:30:14     68s] 
[09/30 15:30:14     68s] ** np local hotspot detection info verbose **
[09/30 15:30:14     68s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[09/30 15:30:14     68s] 
[09/30 15:30:14     68s] #################################################################################
[09/30 15:30:14     68s] # Design Stage: PreRoute
[09/30 15:30:14     68s] # Design Name: fulladder1bit
[09/30 15:30:14     68s] # Design Mode: 90nm
[09/30 15:30:14     68s] # Analysis Mode: MMMC OCV 
[09/30 15:30:14     68s] # Parasitics Mode: No SPEF/RCDB
[09/30 15:30:14     68s] # Signoff Settings: SI Off 
[09/30 15:30:14     68s] #################################################################################
[09/30 15:30:14     68s] AAE_INFO: 1 threads acquired from CTE.
[09/30 15:30:14     68s] Calculate early delays in OCV mode...
[09/30 15:30:14     68s] Calculate late delays in OCV mode...
[09/30 15:30:14     68s] Topological Sorting (REAL = 0:00:00.0, MEM = 1122.3M, InitMEM = 1122.3M)
[09/30 15:30:14     68s] End AAE Lib Interpolated Model. (MEM=1138.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:30:14     68s] Total number of fetched objects 5
[09/30 15:30:14     68s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:30:14     68s] End delay calculation. (MEM=1106.46 CPU=0:00:00.0 REAL=0:00:00.0)
[09/30 15:30:14     68s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1106.5M) ***
[09/30 15:30:14     68s] Begin: GigaOpt postEco DRV Optimization
[09/30 15:30:14     68s] PhyDesignGrid: maxLocalDensity 0.98
[09/30 15:30:14     68s] ### Creating PhyDesignMc. totSessionCpu=0:01:08 mem=1106.5M
[09/30 15:30:14     68s] Core basic site is gsclib090site
[09/30 15:30:14     68s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/30 15:30:14     68s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:08 mem=1106.5M
[09/30 15:30:14     68s] 
[09/30 15:30:14     68s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.7135} {7, 0.100, 0.4041} {8, 0.100, 0.4041} {9, 0.050, 0.3610} 
[09/30 15:30:14     68s] ### Creating LA Mngr. totSessionCpu=0:01:08 mem=1106.5M
[09/30 15:30:14     68s] ### Creating LA Mngr, finished. totSessionCpu=0:01:08 mem=1106.5M
[09/30 15:30:14     68s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/30 15:30:14     68s] |      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[09/30 15:30:14     68s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/30 15:30:14     68s] |  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[09/30 15:30:14     68s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/30 15:30:14     68s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/30 15:30:14     68s] |     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   |  N/A  |          0|          0|          0|  72.22  |            |           |
[09/30 15:30:14     68s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/30 15:30:14     68s] |     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   |  N/A  |          0|          0|          0|  72.22  |   0:00:00.0|    1198.0M|
[09/30 15:30:14     68s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/30 15:30:14     68s] **** Begin NDR-Layer Usage Statistics ****
[09/30 15:30:14     68s] 0 Ndr or Layer constraints added by optimization 
[09/30 15:30:14     68s] **** End NDR-Layer Usage Statistics ****
[09/30 15:30:14     68s] 
[09/30 15:30:14     68s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1198.0M) ***
[09/30 15:30:14     68s] 
[09/30 15:30:14     68s] End: GigaOpt postEco DRV Optimization
[09/30 15:30:14     68s] GigaOpt: WNS changes after routing: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
[09/30 15:30:14     68s] Begin: GigaOpt postEco optimization
[09/30 15:30:14     68s] PhyDesignGrid: maxLocalDensity 1.00
[09/30 15:30:14     68s] ### Creating PhyDesignMc. totSessionCpu=0:01:08 mem=1159.9M
[09/30 15:30:14     68s] #spOpts: mergeVia=F 
[09/30 15:30:14     68s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:08 mem=1159.9M
[09/30 15:30:14     68s] 
[09/30 15:30:14     68s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.8500} {8, 0.100, 0.8500} {9, 0.050, 0.8500} 
[09/30 15:30:14     68s] ### Creating LA Mngr. totSessionCpu=0:01:08 mem=1159.9M
[09/30 15:30:14     68s] ### Creating LA Mngr, finished. totSessionCpu=0:01:08 mem=1159.9M
[09/30 15:30:16     69s] *info: 2 special nets excluded.
[09/30 15:30:16     69s] *info: 2 no-driver nets excluded.
[09/30 15:30:16     70s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 72.22
[09/30 15:30:16     70s] **** Begin NDR-Layer Usage Statistics ****
[09/30 15:30:16     70s] 0 Ndr or Layer constraints added by optimization 
[09/30 15:30:16     70s] **** End NDR-Layer Usage Statistics ****
[09/30 15:30:16     70s] 
[09/30 15:30:16     70s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1217.1M) ***
[09/30 15:30:16     70s] 
[09/30 15:30:16     70s] End: GigaOpt postEco optimization
[09/30 15:30:16     70s] GigaOpt: WNS changes after postEco optimization: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
[09/30 15:30:16     70s] GigaOpt: Skipping nonLegal postEco optimization
[09/30 15:30:16     70s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[09/30 15:30:16     70s] ### Creating LA Mngr. totSessionCpu=0:01:10 mem=1198.0M
[09/30 15:30:16     70s] ### Creating LA Mngr, finished. totSessionCpu=0:01:10 mem=1198.0M
[09/30 15:30:16     70s] Re-routed 0 nets
[09/30 15:30:16     70s] Begin: GigaOpt Optimization in post-eco TNS mode
[09/30 15:30:16     70s] PhyDesignGrid: maxLocalDensity 1.00
[09/30 15:30:16     70s] ### Creating PhyDesignMc. totSessionCpu=0:01:10 mem=1198.0M
[09/30 15:30:16     70s] #spOpts: mergeVia=F 
[09/30 15:30:16     70s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:10 mem=1198.0M
[09/30 15:30:16     70s] 
[09/30 15:30:16     70s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.8500} {8, 0.100, 0.8500} {9, 0.050, 0.8500} 
[09/30 15:30:16     70s] ### Creating LA Mngr. totSessionCpu=0:01:10 mem=1198.0M
[09/30 15:30:16     70s] ### Creating LA Mngr, finished. totSessionCpu=0:01:10 mem=1198.0M
[09/30 15:30:18     71s] *info: 2 special nets excluded.
[09/30 15:30:18     71s] *info: 2 no-driver nets excluded.
[09/30 15:30:18     72s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 72.22
[09/30 15:30:18     72s] Optimizer TNS Opt
[09/30 15:30:18     72s] 
[09/30 15:30:18     72s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1233.1M) ***
[09/30 15:30:18     72s] **** Begin NDR-Layer Usage Statistics ****
[09/30 15:30:18     72s] 0 Ndr or Layer constraints added by optimization 
[09/30 15:30:18     72s] **** End NDR-Layer Usage Statistics ****
[09/30 15:30:18     72s] 
[09/30 15:30:18     72s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1233.1M) ***
[09/30 15:30:18     72s] 
[09/30 15:30:18     72s] End: GigaOpt Optimization in post-eco TNS mode
[09/30 15:30:18     72s] doiPBLastSyncSlave
[09/30 15:30:18     72s] Extraction called for design 'fulladder1bit' of instances=1 and nets=7 using extraction engine 'preRoute' .
[09/30 15:30:18     72s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/30 15:30:18     72s] Type 'man IMPEXT-3530' for more detail.
[09/30 15:30:18     72s] PreRoute RC Extraction called for design fulladder1bit.
[09/30 15:30:18     72s] RC Extraction called in multi-corner(1) mode.
[09/30 15:30:18     72s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/30 15:30:18     72s] Type 'man IMPEXT-6197' for more detail.
[09/30 15:30:18     72s] RCMode: PreRoute
[09/30 15:30:18     72s]       RC Corner Indexes            0   
[09/30 15:30:18     72s] Capacitance Scaling Factor   : 1.00000 
[09/30 15:30:18     72s] Resistance Scaling Factor    : 1.00000 
[09/30 15:30:18     72s] Clock Cap. Scaling Factor    : 1.00000 
[09/30 15:30:18     72s] Clock Res. Scaling Factor    : 1.00000 
[09/30 15:30:18     72s] Shrink Factor                : 1.00000
[09/30 15:30:18     72s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/30 15:30:18     72s] Initializing multi-corner resistance tables ...
[09/30 15:30:18     72s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1199.906M)
[09/30 15:30:18     72s] #################################################################################
[09/30 15:30:18     72s] # Design Stage: PreRoute
[09/30 15:30:18     72s] # Design Name: fulladder1bit
[09/30 15:30:18     72s] # Design Mode: 90nm
[09/30 15:30:18     72s] # Analysis Mode: MMMC OCV 
[09/30 15:30:18     72s] # Parasitics Mode: No SPEF/RCDB
[09/30 15:30:18     72s] # Signoff Settings: SI Off 
[09/30 15:30:18     72s] #################################################################################
[09/30 15:30:18     72s] AAE_INFO: 1 threads acquired from CTE.
[09/30 15:30:18     72s] Calculate early delays in OCV mode...
[09/30 15:30:18     72s] Calculate late delays in OCV mode...
[09/30 15:30:18     72s] Topological Sorting (REAL = 0:00:00.0, MEM = 1197.9M, InitMEM = 1197.9M)
[09/30 15:30:18     72s] End AAE Lib Interpolated Model. (MEM=1214.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:30:18     72s] Total number of fetched objects 5
[09/30 15:30:18     72s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/30 15:30:18     72s] End delay calculation. (MEM=1182.77 CPU=0:00:00.0 REAL=0:00:00.0)
[09/30 15:30:18     72s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1182.8M) ***
[09/30 15:30:18     72s] *** Done Building Timing Graph (cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:13 mem=1182.8M)
[09/30 15:30:18     72s] Reported timing to dir ./timingReports
[09/30 15:30:18     72s] **optDesign ... cpu = 0:00:14, real = 0:00:13, mem = 1049.2M, totSessionCpu=0:01:13 **
[09/30 15:30:18     72s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 Worst 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.222%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:13, mem = 1049.2M, totSessionCpu=0:01:13 **
[09/30 15:30:18     72s] *** Finished optDesign ***
[09/30 15:30:18     72s] 
[09/30 15:30:18     72s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:15.2 real=0:00:15.2)
[09/30 15:30:18     72s] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:05.3 real=0:00:05.3)
[09/30 15:30:18     72s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:02.6 real=0:00:02.6)
[09/30 15:30:18     72s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[09/30 15:30:18     72s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:04.5 real=0:00:04.5)
[09/30 15:30:18     72s] Info: pop threads available for lower-level modules during optimization.
[09/30 15:35:20    112s] <CMD> saveDesign fulladder1bit
[09/30 15:35:20    112s] #- Begin Save netlist data ... (date=09/30 15:35:20, mem=1049.2M)
[09/30 15:35:20    112s] Writing Binary DB to fulladder1bit.dat/fulladder1bit.v.bin ...
[09/30 15:35:20    112s] #- End Save netlist data ... (date=09/30 15:35:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=559.0M, current mem=1563.2M)
[09/30 15:35:20    112s] #- Begin Save AAE data ... (date=09/30 15:35:20, mem=1563.2M)
[09/30 15:35:20    112s] Saving AAE Data ...
[09/30 15:35:20    112s] #- End Save AAE data ... (date=09/30 15:35:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=559.1M, current mem=1563.2M)
[09/30 15:35:20    112s] #- Begin Save clock tree data ... (date=09/30 15:35:20, mem=1563.2M)
[09/30 15:35:20    112s] #- End Save clock tree data ... (date=09/30 15:35:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=559.1M, current mem=1563.2M)
[09/30 15:35:20    112s] Saving preference file fulladder1bit.dat/gui.pref.tcl ...
[09/30 15:35:20    112s] Saving mode setting ...
[09/30 15:35:20    112s] Saving global file ...
[09/30 15:35:20    112s] #- Begin Save floorplan data ... (date=09/30 15:35:20, mem=1563.2M)
[09/30 15:35:20    112s] Saving floorplan file ...
[09/30 15:35:20    112s] #- End Save floorplan data ... (date=09/30 15:35:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=559.4M, current mem=1563.2M)
[09/30 15:35:20    112s] Saving Drc markers ...
[09/30 15:35:20    112s] ... 1 markers are saved ...
[09/30 15:35:20    112s] ... 0 geometry drc markers are saved ...
[09/30 15:35:20    112s] ... 0 antenna drc markers are saved ...
[09/30 15:35:20    112s] #- Begin Save placement data ... (date=09/30 15:35:20, mem=1563.2M)
[09/30 15:35:20    112s] ** Saving stdCellPlacement_binary (version# 1) ...
[09/30 15:35:20    112s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1563.2M) ***
[09/30 15:35:20    112s] #- End Save placement data ... (date=09/30 15:35:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=559.4M, current mem=1563.2M)
[09/30 15:35:20    112s] #- Begin Save routing data ... (date=09/30 15:35:20, mem=1563.2M)
[09/30 15:35:20    112s] Saving route file ...
[09/30 15:35:20    112s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1563.2M) ***
[09/30 15:35:20    112s] #- End Save routing data ... (date=09/30 15:35:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=560.4M, current mem=1563.2M)
[09/30 15:35:20    112s] Saving property file fulladder1bit.dat/fulladder1bit.prop
[09/30 15:35:20    112s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1563.2M) ***
[09/30 15:35:20    112s] #Saving pin access info...
[09/30 15:35:20    112s] #
[09/30 15:35:20    112s] #- Begin Save power constraints data ... (date=09/30 15:35:20, mem=1563.2M)
[09/30 15:35:20    112s] #- End Save power constraints data ... (date=09/30 15:35:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=562.4M, current mem=1563.2M)
[09/30 15:35:20    112s] Saving rc congestion map fulladder1bit.dat/fulladder1bit.congmap.gz ...
[09/30 15:35:20    112s] No integration constraint in the design.
[09/30 15:35:20    112s] Generated self-contained design fulladder1bit.dat
[09/30 15:35:20    112s] *** Message Summary: 0 warning(s), 0 error(s)
[09/30 15:35:20    112s] 
[09/30 15:37:28    130s] <CMD> saveNetlist fulladder1bit-innovus-netlist.v
[09/30 15:37:28    130s] Writing Netlist "fulladder1bit-innovus-netlist.v" ...
[09/30 15:37:51    132s] <CMD> streamOut fulladder1bit_enc -mapFile streamOut.map -libName DesignLib -units 2000 -mode ALL
[09/30 15:37:51    132s] Parse map file...
[09/30 15:37:51    132s] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (Cont Metal1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (SiProt Cont Metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): SiProt or remove VIA construct(s) from the map file for the following layer(s): Cont Metal1.
[09/30 15:37:51    132s] Type 'man IMPOGDS-399' for more detail.
[09/30 15:37:51    132s] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (Cont Metal1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (SiProt Cont Metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): SiProt or remove VIAFILL construct(s) from the map file for the following layer(s): Cont Metal1.
[09/30 15:37:51    132s] Type 'man IMPOGDS-399' for more detail.
[09/30 15:37:51    132s] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (Cont Metal1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (SiProt Cont Metal1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): SiProt or remove VIAFILLOPC construct(s) from the map file for the following layer(s): Cont Metal1.
[09/30 15:37:51    132s] Type 'man IMPOGDS-399' for more detail.
[09/30 15:37:51    132s] Writing GDSII file ...
[09/30 15:37:51    132s] 	****** db unit per micron = 2000 ******
[09/30 15:37:51    132s] 	****** output gds2 file unit per micron = 2000 ******
[09/30 15:37:51    132s] 	****** unit scaling factor = 1 ******
[09/30 15:37:51    132s] Output for instance
[09/30 15:37:51    132s] Output for bump
[09/30 15:37:51    132s] Output for physical terminals
[09/30 15:37:51    132s] Output for logical terminals
[09/30 15:37:51    132s] Output for regular nets
[09/30 15:37:51    132s] Output for special nets and metal fills
[09/30 15:37:51    132s] Output for via structure generation
[09/30 15:37:51    132s] Statistics for GDS generated (version 3)
[09/30 15:37:51    132s] ----------------------------------------
[09/30 15:37:51    132s] Stream Out Layer Mapping Information:
[09/30 15:37:51    132s] GDS Layer Number          GDS Layer Name
[09/30 15:37:51    132s] ----------------------------------------
[09/30 15:37:51    132s]     191                             COMP
[09/30 15:37:51    132s]     192                          DIEAREA
[09/30 15:37:51    132s]     1                               Cont
[09/30 15:37:51    132s]     2                               Cont
[09/30 15:37:51    132s]     5                               Cont
[09/30 15:37:51    132s]     3                               Cont
[09/30 15:37:51    132s]     4                               Cont
[09/30 15:37:51    132s]     6                               Cont
[09/30 15:37:51    132s]     7                               Cont
[09/30 15:37:51    132s]     8                             Metal1
[09/30 15:37:51    132s]     9                             Metal1
[09/30 15:37:51    132s]     10                            Metal1
[09/30 15:37:51    132s]     11                            Metal1
[09/30 15:37:51    132s]     14                            Metal1
[09/30 15:37:51    132s]     12                            Metal1
[09/30 15:37:51    132s]     13                            Metal1
[09/30 15:37:51    132s]     15                            Metal1
[09/30 15:37:51    132s]     16                            Metal1
[09/30 15:37:51    132s]     17                            Metal1
[09/30 15:37:51    132s]     22                              Via1
[09/30 15:37:51    132s]     23                              Via1
[09/30 15:37:51    132s]     26                              Via1
[09/30 15:37:51    132s]     24                              Via1
[09/30 15:37:51    132s]     25                              Via1
[09/30 15:37:51    132s]     27                              Via1
[09/30 15:37:51    132s]     28                              Via1
[09/30 15:37:51    132s]     29                            Metal2
[09/30 15:37:51    132s]     30                            Metal2
[09/30 15:37:51    132s]     31                            Metal2
[09/30 15:37:51    132s]     32                            Metal2
[09/30 15:37:51    132s]     35                            Metal2
[09/30 15:37:51    132s]     33                            Metal2
[09/30 15:37:51    132s]     34                            Metal2
[09/30 15:37:51    132s]     36                            Metal2
[09/30 15:37:51    132s]     37                            Metal2
[09/30 15:37:51    132s]     38                            Metal2
[09/30 15:37:51    132s]     43                              Via2
[09/30 15:37:51    132s]     44                              Via2
[09/30 15:37:51    132s]     47                              Via2
[09/30 15:37:51    132s]     45                              Via2
[09/30 15:37:51    132s]     46                              Via2
[09/30 15:37:51    132s]     48                              Via2
[09/30 15:37:51    132s]     49                              Via2
[09/30 15:37:51    132s]     50                            Metal3
[09/30 15:37:51    132s]     51                            Metal3
[09/30 15:37:51    132s]     52                            Metal3
[09/30 15:37:51    132s]     53                            Metal3
[09/30 15:37:51    132s]     56                            Metal3
[09/30 15:37:51    132s]     54                            Metal3
[09/30 15:37:51    132s]     55                            Metal3
[09/30 15:37:51    132s]     57                            Metal3
[09/30 15:37:51    132s]     58                            Metal3
[09/30 15:37:51    132s]     59                            Metal3
[09/30 15:37:51    132s]     64                              Via3
[09/30 15:37:51    132s]     65                              Via3
[09/30 15:37:51    132s]     68                              Via3
[09/30 15:37:51    132s]     66                              Via3
[09/30 15:37:51    132s]     67                              Via3
[09/30 15:37:51    132s]     69                              Via3
[09/30 15:37:51    132s]     70                              Via3
[09/30 15:37:51    132s]     71                            Metal4
[09/30 15:37:51    132s]     72                            Metal4
[09/30 15:37:51    132s]     73                            Metal4
[09/30 15:37:51    132s]     74                            Metal4
[09/30 15:37:51    132s]     77                            Metal4
[09/30 15:37:51    132s]     75                            Metal4
[09/30 15:37:51    132s]     76                            Metal4
[09/30 15:37:51    132s]     78                            Metal4
[09/30 15:37:51    132s]     79                            Metal4
[09/30 15:37:51    132s]     80                            Metal4
[09/30 15:37:51    132s]     85                              Via4
[09/30 15:37:51    132s]     86                              Via4
[09/30 15:37:51    132s]     89                              Via4
[09/30 15:37:51    132s]     87                              Via4
[09/30 15:37:51    132s]     88                              Via4
[09/30 15:37:51    132s]     90                              Via4
[09/30 15:37:51    132s]     91                              Via4
[09/30 15:37:51    132s]     92                            Metal5
[09/30 15:37:51    132s]     93                            Metal5
[09/30 15:37:51    132s]     94                            Metal5
[09/30 15:37:51    132s]     95                            Metal5
[09/30 15:37:51    132s]     98                            Metal5
[09/30 15:37:51    132s]     96                            Metal5
[09/30 15:37:51    132s]     97                            Metal5
[09/30 15:37:51    132s]     99                            Metal5
[09/30 15:37:51    132s]     100                           Metal5
[09/30 15:37:51    132s]     101                           Metal5
[09/30 15:37:51    132s]     106                             Via5
[09/30 15:37:51    132s]     107                             Via5
[09/30 15:37:51    132s]     110                             Via5
[09/30 15:37:51    132s]     108                             Via5
[09/30 15:37:51    132s]     109                             Via5
[09/30 15:37:51    132s]     111                             Via5
[09/30 15:37:51    132s]     112                             Via5
[09/30 15:37:51    132s]     113                           Metal6
[09/30 15:37:51    132s]     114                           Metal6
[09/30 15:37:51    132s]     115                           Metal6
[09/30 15:37:51    132s]     116                           Metal6
[09/30 15:37:51    132s]     119                           Metal6
[09/30 15:37:51    132s]     117                           Metal6
[09/30 15:37:51    132s]     118                           Metal6
[09/30 15:37:51    132s]     120                           Metal6
[09/30 15:37:51    132s]     121                           Metal6
[09/30 15:37:51    132s]     122                           Metal6
[09/30 15:37:51    132s]     127                             Via6
[09/30 15:37:51    132s]     128                             Via6
[09/30 15:37:51    132s]     131                             Via6
[09/30 15:37:51    132s]     129                             Via6
[09/30 15:37:51    132s]     130                             Via6
[09/30 15:37:51    132s]     132                             Via6
[09/30 15:37:51    132s]     133                             Via6
[09/30 15:37:51    132s]     134                           Metal7
[09/30 15:37:51    132s]     135                           Metal7
[09/30 15:37:51    132s]     136                           Metal7
[09/30 15:37:51    132s]     137                           Metal7
[09/30 15:37:51    132s]     140                           Metal7
[09/30 15:37:51    132s]     138                           Metal7
[09/30 15:37:51    132s]     139                           Metal7
[09/30 15:37:51    132s]     141                           Metal7
[09/30 15:37:51    132s]     142                           Metal7
[09/30 15:37:51    132s]     143                           Metal7
[09/30 15:37:51    132s]     148                             Via7
[09/30 15:37:51    132s]     149                             Via7
[09/30 15:37:51    132s]     152                             Via7
[09/30 15:37:51    132s]     150                             Via7
[09/30 15:37:51    132s]     151                             Via7
[09/30 15:37:51    132s]     153                             Via7
[09/30 15:37:51    132s]     154                             Via7
[09/30 15:37:51    132s]     155                           Metal8
[09/30 15:37:51    132s]     156                           Metal8
[09/30 15:37:51    132s]     157                           Metal8
[09/30 15:37:51    132s]     158                           Metal8
[09/30 15:37:51    132s]     161                           Metal8
[09/30 15:37:51    132s]     159                           Metal8
[09/30 15:37:51    132s]     160                           Metal8
[09/30 15:37:51    132s]     162                           Metal8
[09/30 15:37:51    132s]     163                           Metal8
[09/30 15:37:51    132s]     164                           Metal8
[09/30 15:37:51    132s]     169                             Via8
[09/30 15:37:51    132s]     170                             Via8
[09/30 15:37:51    132s]     173                             Via8
[09/30 15:37:51    132s]     171                             Via8
[09/30 15:37:51    132s]     172                             Via8
[09/30 15:37:51    132s]     174                             Via8
[09/30 15:37:51    132s]     175                             Via8
[09/30 15:37:51    132s]     176                           Metal9
[09/30 15:37:51    132s]     177                           Metal9
[09/30 15:37:51    132s]     178                           Metal9
[09/30 15:37:51    132s]     179                           Metal9
[09/30 15:37:51    132s]     182                           Metal9
[09/30 15:37:51    132s]     180                           Metal9
[09/30 15:37:51    132s]     181                           Metal9
[09/30 15:37:51    132s]     183                           Metal9
[09/30 15:37:51    132s]     184                           Metal9
[09/30 15:37:51    132s]     185                           Metal9
[09/30 15:37:51    132s]     18                            Metal1
[09/30 15:37:51    132s]     19                            Metal1
[09/30 15:37:51    132s]     20                            Metal1
[09/30 15:37:51    132s]     21                            Metal1
[09/30 15:37:51    132s]     39                            Metal2
[09/30 15:37:51    132s]     40                            Metal2
[09/30 15:37:51    132s]     41                            Metal2
[09/30 15:37:51    132s]     42                            Metal2
[09/30 15:37:51    132s]     60                            Metal3
[09/30 15:37:51    132s]     61                            Metal3
[09/30 15:37:51    132s]     62                            Metal3
[09/30 15:37:51    132s]     63                            Metal3
[09/30 15:37:51    132s]     81                            Metal4
[09/30 15:37:51    132s]     82                            Metal4
[09/30 15:37:51    132s]     83                            Metal4
[09/30 15:37:51    132s]     84                            Metal4
[09/30 15:37:51    132s]     102                           Metal5
[09/30 15:37:51    132s]     103                           Metal5
[09/30 15:37:51    132s]     104                           Metal5
[09/30 15:37:51    132s]     105                           Metal5
[09/30 15:37:51    132s]     123                           Metal6
[09/30 15:37:51    132s]     124                           Metal6
[09/30 15:37:51    132s]     125                           Metal6
[09/30 15:37:51    132s]     126                           Metal6
[09/30 15:37:51    132s]     144                           Metal7
[09/30 15:37:51    132s]     145                           Metal7
[09/30 15:37:51    132s]     146                           Metal7
[09/30 15:37:51    132s]     147                           Metal7
[09/30 15:37:51    132s]     165                           Metal8
[09/30 15:37:51    132s]     166                           Metal8
[09/30 15:37:51    132s]     167                           Metal8
[09/30 15:37:51    132s]     168                           Metal8
[09/30 15:37:51    132s]     186                           Metal9
[09/30 15:37:51    132s]     187                           Metal9
[09/30 15:37:51    132s]     188                           Metal9
[09/30 15:37:51    132s]     189                           Metal9
[09/30 15:37:51    132s] 
[09/30 15:37:51    132s] 
[09/30 15:37:51    132s] Stream Out Information Processed for GDS version 3:
[09/30 15:37:51    132s] Units: 2000 DBU
[09/30 15:37:51    132s] 
[09/30 15:37:51    132s] Object                             Count
[09/30 15:37:51    132s] ----------------------------------------
[09/30 15:37:51    132s] Instances                              1
[09/30 15:37:51    132s] 
[09/30 15:37:51    132s] Ports/Pins                             5
[09/30 15:37:51    132s]     metal layer Metal2                 3
[09/30 15:37:51    132s]     metal layer Metal3                 2
[09/30 15:37:51    132s] 
[09/30 15:37:51    132s] Nets                                  10
[09/30 15:37:51    132s]     metal layer Metal2                 6
[09/30 15:37:51    132s]     metal layer Metal3                 4
[09/30 15:37:51    132s] 
[09/30 15:37:51    132s]     Via Instances                     11
[09/30 15:37:51    132s] 
[09/30 15:37:51    132s] Special Nets                          23
[09/30 15:37:51    132s]     metal layer Metal1                12
[09/30 15:37:51    132s]     metal layer Metal3                 3
[09/30 15:37:51    132s]     metal layer Metal8                 4
[09/30 15:37:51    132s]     metal layer Metal9                 4
[09/30 15:37:51    132s] 
[09/30 15:37:51    132s]     Via Instances                     61
[09/30 15:37:51    132s] 
[09/30 15:37:51    132s] Metal Fills                            0
[09/30 15:37:51    132s] 
[09/30 15:37:51    132s]     Via Instances                      0
[09/30 15:37:51    132s] 
[09/30 15:37:51    132s] Metal FillOPCs                         0
[09/30 15:37:51    132s] 
[09/30 15:37:51    132s]     Via Instances                      0
[09/30 15:37:51    132s] 
[09/30 15:37:51    132s] Text                                  12
[09/30 15:37:51    132s]     metal layer Metal1                 2
[09/30 15:37:51    132s]     metal layer Metal2                 6
[09/30 15:37:51    132s]     metal layer Metal3                 4
[09/30 15:37:51    132s] 
[09/30 15:37:51    132s] 
[09/30 15:37:51    132s] Blockages                              0
[09/30 15:37:51    132s] 
[09/30 15:37:51    132s] 
[09/30 15:37:51    132s] Custom Text                            0
[09/30 15:37:51    132s] 
[09/30 15:37:51    132s] 
[09/30 15:37:51    132s] Custom Box                             0
[09/30 15:37:51    132s] 
[09/30 15:37:51    132s] Trim Metal                             0
[09/30 15:37:51    132s] 
[09/30 15:37:51    132s] ######Streamout is finished!
[09/30 15:37:59    133s] <CMD> reportGateCount -level 5 -limit 100 -outfile fulladder1bit.gateCount
[09/30 15:37:59    133s] Gate area 2.2707 um^2
[09/30 15:38:44    136s] <CMD> fit
[09/30 15:39:05    137s] 
[09/30 15:39:05    137s] *** Memory Usage v#1 (Current mem = 1019.453M, initial mem = 174.426M) ***
[09/30 15:39:05    137s] 
[09/30 15:39:05    137s] *** Summary of all messages that are not suppressed in this session:
[09/30 15:39:05    137s] Severity  ID               Count  Summary                                  
[09/30 15:39:05    137s] WARNING   IMPLF-151           41  The viaRule '%s' has been defined, the c...
[09/30 15:39:05    137s] WARNING   IMPLF-155            9  ViaRule only supports routing/cut layer,...
[09/30 15:39:05    137s] WARNING   IMPLF-58           487  MACRO '%s' has been found in the databas...
[09/30 15:39:05    137s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[09/30 15:39:05    137s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/30 15:39:05    137s] ERROR     IMPLF-223          103  The LEF via '%s' has been defined and fo...
[09/30 15:39:05    137s] WARNING   IMPLF-105            4  The layer '%s' specified in SAMENET spac...
[09/30 15:39:05    137s] WARNING   IMPLF-119           27  LAYER '%s' has been found in the databas...
[09/30 15:39:05    137s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[09/30 15:39:05    137s] WARNING   IMPOGDS-399          3   Only %d layer(s) (%s) of a %s object is...
[09/30 15:39:05    137s] WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
[09/30 15:39:05    137s] WARNING   IMPEXT-2766          9  The sheet resistance for layer %s is not...
[09/30 15:39:05    137s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[09/30 15:39:05    137s] WARNING   IMPEXT-2776          8  The via resistance between layers %s and...
[09/30 15:39:05    137s] ERROR     IMPEXT-3491          8  Extraction failed because Quantus QRC te...
[09/30 15:39:05    137s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[09/30 15:39:05    137s] WARNING   IMPEXT-3530         13  The process node is not set. Use the com...
[09/30 15:39:05    137s] WARNING   IMPEXT-3032          1  Because the cap table file was not provi...
[09/30 15:39:05    137s] WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
[09/30 15:39:05    137s] WARNING   IMPDC-2611           1  Switching -SIAware option back to false  
[09/30 15:39:05    137s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[09/30 15:39:05    137s] WARNING   IMPSR-481           11  Row/Power/Ground pin overlap with a bloc...
[09/30 15:39:05    137s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[09/30 15:39:05    137s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[09/30 15:39:05    137s] ERROR     IMPLIC-90            1  This command %sdoes not have the necessa...
[09/30 15:39:05    137s] WARNING   IMPSP-270            2  Cannot find a legal location for MASTER ...
[09/30 15:39:05    137s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[09/30 15:39:05    137s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[09/30 15:39:05    137s] ERROR     IMPSP-2021           2  Could not legalize <%d> instances in the...
[09/30 15:39:05    137s] WARNING   IMPSP-2040           2  Within search radius %.3f um from center...
[09/30 15:39:05    137s] WARNING   IMPTCM-77           15  Option "%s" for command %s is obsolete a...
[09/30 15:39:05    137s] WARNING   IMPTCM-125           1  Option "%s" for command %s is obsolete a...
[09/30 15:39:05    137s] *** Message Summary: 1612 warning(s), 114 error(s)
[09/30 15:39:05    137s] 
[09/30 15:39:05    137s] --- Ending "Innovus" (totcpu=0:02:17, real=0:15:16, mem=1019.5M) ---
