|top_synthesis
fpga_clk => global_nets_top:global_nets_inst.fpga_clk
fpga_rst => global_nets_top:global_nets_inst.fpga_rst
clk_sdram_out <= mds_top:mds_top_inst.clk_sdram_out
clk_vesa_out <= mds_top:mds_top_inst.clk_vesa_out
uart_serial_in => mds_top:mds_top_inst.uart_serial_in
uart_serial_out <= mds_top:mds_top_inst.uart_serial_out
dram_addr[0] <= mds_top:mds_top_inst.dram_addr[0]
dram_addr[1] <= mds_top:mds_top_inst.dram_addr[1]
dram_addr[2] <= mds_top:mds_top_inst.dram_addr[2]
dram_addr[3] <= mds_top:mds_top_inst.dram_addr[3]
dram_addr[4] <= mds_top:mds_top_inst.dram_addr[4]
dram_addr[5] <= mds_top:mds_top_inst.dram_addr[5]
dram_addr[6] <= mds_top:mds_top_inst.dram_addr[6]
dram_addr[7] <= mds_top:mds_top_inst.dram_addr[7]
dram_addr[8] <= mds_top:mds_top_inst.dram_addr[8]
dram_addr[9] <= mds_top:mds_top_inst.dram_addr[9]
dram_addr[10] <= mds_top:mds_top_inst.dram_addr[10]
dram_addr[11] <= mds_top:mds_top_inst.dram_addr[11]
dram_bank[0] <= mds_top:mds_top_inst.dram_bank[0]
dram_bank[1] <= mds_top:mds_top_inst.dram_bank[1]
dram_cas_n <= mds_top:mds_top_inst.dram_cas_n
dram_cke <= mds_top:mds_top_inst.dram_cke
dram_cs_n <= mds_top:mds_top_inst.dram_cs_n
dram_dq[0] <> mds_top:mds_top_inst.dram_dq[0]
dram_dq[1] <> mds_top:mds_top_inst.dram_dq[1]
dram_dq[2] <> mds_top:mds_top_inst.dram_dq[2]
dram_dq[3] <> mds_top:mds_top_inst.dram_dq[3]
dram_dq[4] <> mds_top:mds_top_inst.dram_dq[4]
dram_dq[5] <> mds_top:mds_top_inst.dram_dq[5]
dram_dq[6] <> mds_top:mds_top_inst.dram_dq[6]
dram_dq[7] <> mds_top:mds_top_inst.dram_dq[7]
dram_dq[8] <> mds_top:mds_top_inst.dram_dq[8]
dram_dq[9] <> mds_top:mds_top_inst.dram_dq[9]
dram_dq[10] <> mds_top:mds_top_inst.dram_dq[10]
dram_dq[11] <> mds_top:mds_top_inst.dram_dq[11]
dram_dq[12] <> mds_top:mds_top_inst.dram_dq[12]
dram_dq[13] <> mds_top:mds_top_inst.dram_dq[13]
dram_dq[14] <> mds_top:mds_top_inst.dram_dq[14]
dram_dq[15] <> mds_top:mds_top_inst.dram_dq[15]
dram_ldqm <= mds_top:mds_top_inst.dram_ldqm
dram_udqm <= mds_top:mds_top_inst.dram_udqm
dram_ras_n <= mds_top:mds_top_inst.dram_ras_n
dram_we_n <= mds_top:mds_top_inst.dram_we_n
r_out[0] <= mds_top:mds_top_inst.r_out[0]
r_out[1] <= mds_top:mds_top_inst.r_out[1]
r_out[2] <= mds_top:mds_top_inst.r_out[2]
r_out[3] <= mds_top:mds_top_inst.r_out[3]
r_out[4] <= mds_top:mds_top_inst.r_out[4]
r_out[5] <= mds_top:mds_top_inst.r_out[5]
r_out[6] <= mds_top:mds_top_inst.r_out[6]
r_out[7] <= mds_top:mds_top_inst.r_out[7]
r_out[8] <= mds_top:mds_top_inst.r_out[8]
r_out[9] <= mds_top:mds_top_inst.r_out[9]
g_out[0] <= mds_top:mds_top_inst.g_out[0]
g_out[1] <= mds_top:mds_top_inst.g_out[1]
g_out[2] <= mds_top:mds_top_inst.g_out[2]
g_out[3] <= mds_top:mds_top_inst.g_out[3]
g_out[4] <= mds_top:mds_top_inst.g_out[4]
g_out[5] <= mds_top:mds_top_inst.g_out[5]
g_out[6] <= mds_top:mds_top_inst.g_out[6]
g_out[7] <= mds_top:mds_top_inst.g_out[7]
g_out[8] <= mds_top:mds_top_inst.g_out[8]
g_out[9] <= mds_top:mds_top_inst.g_out[9]
b_out[0] <= mds_top:mds_top_inst.b_out[0]
b_out[1] <= mds_top:mds_top_inst.b_out[1]
b_out[2] <= mds_top:mds_top_inst.b_out[2]
b_out[3] <= mds_top:mds_top_inst.b_out[3]
b_out[4] <= mds_top:mds_top_inst.b_out[4]
b_out[5] <= mds_top:mds_top_inst.b_out[5]
b_out[6] <= mds_top:mds_top_inst.b_out[6]
b_out[7] <= mds_top:mds_top_inst.b_out[7]
b_out[8] <= mds_top:mds_top_inst.b_out[8]
b_out[9] <= mds_top:mds_top_inst.b_out[9]
blank <= mds_top:mds_top_inst.blank
hsync <= mds_top:mds_top_inst.hsync
vsync <= mds_top:mds_top_inst.vsync
dbg_rx_path_cyc <= mds_top:mds_top_inst.dbg_rx_path_cyc
dbg_sdram_active <= mds_top:mds_top_inst.dbg_sdram_active
dbg_disp_active <= mds_top:mds_top_inst.dbg_disp_active
dbg_icy_bus_taken <= mds_top:mds_top_inst.dbg_icy_bus_taken
dbg_icz_bus_taken <= mds_top:mds_top_inst.dbg_icz_bus_taken
dbg_wr_bank_val <= mds_top:mds_top_inst.dbg_wr_bank_val
dbg_rd_bank_val <= mds_top:mds_top_inst.dbg_rd_bank_val
dbg_actual_wr_bank <= mds_top:mds_top_inst.dbg_actual_wr_bank
dbg_actual_rd_bank <= mds_top:mds_top_inst.dbg_actual_rd_bank
programming_indication_led <= mds_top:mds_top_inst.programming_indication_led
lsb_mem[0] <= hexss:lsb_mem_hexss_inst.ss[0]
lsb_mem[1] <= hexss:lsb_mem_hexss_inst.ss[1]
lsb_mem[2] <= hexss:lsb_mem_hexss_inst.ss[2]
lsb_mem[3] <= hexss:lsb_mem_hexss_inst.ss[3]
lsb_mem[4] <= hexss:lsb_mem_hexss_inst.ss[4]
lsb_mem[5] <= hexss:lsb_mem_hexss_inst.ss[5]
lsb_mem[6] <= hexss:lsb_mem_hexss_inst.ss[6]
msb_mem[0] <= hexss:msb_mem_hexss_inst.ss[0]
msb_mem[1] <= hexss:msb_mem_hexss_inst.ss[1]
msb_mem[2] <= hexss:msb_mem_hexss_inst.ss[2]
msb_mem[3] <= hexss:msb_mem_hexss_inst.ss[3]
msb_mem[4] <= hexss:msb_mem_hexss_inst.ss[4]
msb_mem[5] <= hexss:msb_mem_hexss_inst.ss[5]
msb_mem[6] <= hexss:msb_mem_hexss_inst.ss[6]
lsb_disp[0] <= hexss:lsb_disp_hexss_inst.ss[0]
lsb_disp[1] <= hexss:lsb_disp_hexss_inst.ss[1]
lsb_disp[2] <= hexss:lsb_disp_hexss_inst.ss[2]
lsb_disp[3] <= hexss:lsb_disp_hexss_inst.ss[3]
lsb_disp[4] <= hexss:lsb_disp_hexss_inst.ss[4]
lsb_disp[5] <= hexss:lsb_disp_hexss_inst.ss[5]
lsb_disp[6] <= hexss:lsb_disp_hexss_inst.ss[6]
msb_disp[0] <= hexss:msb_disp_hexss_inst.ss[0]
msb_disp[1] <= hexss:msb_disp_hexss_inst.ss[1]
msb_disp[2] <= hexss:msb_disp_hexss_inst.ss[2]
msb_disp[3] <= hexss:msb_disp_hexss_inst.ss[3]
msb_disp[4] <= hexss:msb_disp_hexss_inst.ss[4]
msb_disp[5] <= hexss:msb_disp_hexss_inst.ss[5]
msb_disp[6] <= hexss:msb_disp_hexss_inst.ss[6]
lsb_tx[0] <= hexss:lsb_tx_hexss_inst.ss[0]
lsb_tx[1] <= hexss:lsb_tx_hexss_inst.ss[1]
lsb_tx[2] <= hexss:lsb_tx_hexss_inst.ss[2]
lsb_tx[3] <= hexss:lsb_tx_hexss_inst.ss[3]
lsb_tx[4] <= hexss:lsb_tx_hexss_inst.ss[4]
lsb_tx[5] <= hexss:lsb_tx_hexss_inst.ss[5]
lsb_tx[6] <= hexss:lsb_tx_hexss_inst.ss[6]
msb_tx[0] <= hexss:msb_tx_hexss_inst.ss[0]
msb_tx[1] <= hexss:msb_tx_hexss_inst.ss[1]
msb_tx[2] <= hexss:msb_tx_hexss_inst.ss[2]
msb_tx[3] <= hexss:msb_tx_hexss_inst.ss[3]
msb_tx[4] <= hexss:msb_tx_hexss_inst.ss[4]
msb_tx[5] <= hexss:msb_tx_hexss_inst.ss[5]
msb_tx[6] <= hexss:msb_tx_hexss_inst.ss[6]
lsb_version[0] <= hexss:lsb_version_hexss_inst.ss[0]
lsb_version[1] <= hexss:lsb_version_hexss_inst.ss[1]
lsb_version[2] <= hexss:lsb_version_hexss_inst.ss[2]
lsb_version[3] <= hexss:lsb_version_hexss_inst.ss[3]
lsb_version[4] <= hexss:lsb_version_hexss_inst.ss[4]
lsb_version[5] <= hexss:lsb_version_hexss_inst.ss[5]
lsb_version[6] <= hexss:lsb_version_hexss_inst.ss[6]
msb_version[0] <= hexss:msb_version_hexss_inst.ss[0]
msb_version[1] <= hexss:msb_version_hexss_inst.ss[1]
msb_version[2] <= hexss:msb_version_hexss_inst.ss[2]
msb_version[3] <= hexss:msb_version_hexss_inst.ss[3]
msb_version[4] <= hexss:msb_version_hexss_inst.ss[4]
msb_version[5] <= hexss:msb_version_hexss_inst.ss[5]
msb_version[6] <= hexss:msb_version_hexss_inst.ss[6]


|top_synthesis|global_nets_top:global_nets_inst
fpga_clk => clk_blk_top:clk_blk_inst.fpga_clk
fpga_clk => reset_blk_top:reset_blk_inst.fpga_clk
fpga_rst => reset_blk_top:reset_blk_inst.fpga_rst
sdram_clk <= clk_blk_top:clk_blk_inst.sdram_clk
system_clk <= clk_blk_top:clk_blk_inst.system_clk
vesa_clk <= clk_blk_top:clk_blk_inst.vesa_clk
sync_sdram_rst <= reset_blk_top:reset_blk_inst.sync_sdram_rst
sync_system_rst <= reset_blk_top:reset_blk_inst.sync_system_rst
sync_vesa_rst <= reset_blk_top:reset_blk_inst.sync_vesa_rst


|top_synthesis|global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst
fpga_clk => pll:pll_inst.inclk0
sdram_clk <= pll:pll_inst.c0
system_clk <= pll:pll_inst.c1
vesa_clk <= pll:pll_inst.c2
pll_locked <= pll:pll_inst.locked


|top_synthesis|global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
locked <= altpll:altpll_component.locked


|top_synthesis|global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top_synthesis|global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst
fpga_clk => reset_debouncer:rst_deb_inst.fpga_in_clk
sdram_clk => sync_rst_gen:sync_rst_sdram_inst.clk
system_clk => sync_rst_gen:sync_rst_sys_inst.clk
vesa_clk => sync_rst_gen:sync_rst_vesa_inst.clk
fpga_rst => reset_debouncer:rst_deb_inst.rst_in
pll_locked => reset_debouncer:rst_deb_inst.pll_locked
sync_sdram_rst <= sync_rst_gen:sync_rst_sdram_inst.sync_rst_out
sync_system_rst <= sync_rst_gen:sync_rst_sys_inst.sync_rst_out
sync_vesa_rst <= sync_rst_gen:sync_rst_vesa_inst.sync_rst_out


|top_synthesis|global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst
fpga_in_clk => sync_rst_out~reg0.CLK
fpga_in_clk => sync_rst_d3.CLK
fpga_in_clk => sync_rst_d2.CLK
fpga_in_clk => sync_rst_d1.CLK
fpga_in_clk => pll_db.CLK
fpga_in_clk => pll_d4.CLK
fpga_in_clk => pll_d3.CLK
fpga_in_clk => pll_d2.CLK
fpga_in_clk => pll_d1.CLK
fpga_in_clk => reset_db.CLK
fpga_in_clk => reset_d4.CLK
fpga_in_clk => reset_d3.CLK
fpga_in_clk => reset_d2.CLK
fpga_in_clk => reset_d1.CLK
rst_in => reset_d1.DATAIN
pll_locked => pll_d1.DATAIN
sync_rst_out <= sync_rst_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst
clk => sync_rst_out~reg0.CLK
clk => sync_rst_deb.CLK
sys_rst_in => sync_rst_out~reg0.ACLR
sys_rst_in => sync_rst_deb.ACLR
sync_rst_out <= sync_rst_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst
clk => sync_rst_out~reg0.CLK
clk => sync_rst_deb.CLK
sys_rst_in => sync_rst_out~reg0.ACLR
sys_rst_in => sync_rst_deb.ACLR
sync_rst_out <= sync_rst_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst
clk => sync_rst_out~reg0.CLK
clk => sync_rst_deb.CLK
sys_rst_in => sync_rst_out~reg0.ACLR
sys_rst_in => sync_rst_deb.ACLR
sync_rst_out <= sync_rst_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst
clk_133 => mem_mng_top:mem_mng_inst.clk_sdram
clk_133 => sdram_controller:sdr_ctrl.clk_i
clk_133 => clk_sdram_out.DATAIN
clk_100 => intercon:intercon_z_inst.clk_i
clk_100 => intercon:intercon_y_inst.clk_i
clk_100 => mem_mng_top:mem_mng_inst.clk_sys
clk_100 => disp_ctrl_top:disp_ctrl_inst.clk_100
clk_100 => rx_path:rx_path_inst.clk_i
clk_100 => tx_path:tx_path_inst.clk_i
clk_100 => led:led_inst.clk
clk_40 => disp_ctrl_top:disp_ctrl_inst.clk_40
clk_40 => clk_vesa_out.DATAIN
rst_133 => mem_mng_top:mem_mng_inst.rst_sdram
rst_133 => sdram_controller:sdr_ctrl.rst
rst_100 => intercon:intercon_z_inst.rst
rst_100 => intercon:intercon_y_inst.rst
rst_100 => mem_mng_top:mem_mng_inst.rst_sys
rst_100 => disp_ctrl_top:disp_ctrl_inst.rst_100
rst_100 => rx_path:rx_path_inst.rst
rst_100 => tx_path:tx_path_inst.rst
rst_100 => led:led_inst.reset
rst_40 => disp_ctrl_top:disp_ctrl_inst.rst_40
clk_sdram_out <= clk_133.DB_MAX_OUTPUT_PORT_TYPE
clk_vesa_out <= clk_40.DB_MAX_OUTPUT_PORT_TYPE
uart_serial_in => rx_path:rx_path_inst.uart_serial_in
uart_serial_out <= tx_path:tx_path_inst.uart_serial_out
dram_addr[0] <= sdram_controller:sdr_ctrl.dram_addr[0]
dram_addr[1] <= sdram_controller:sdr_ctrl.dram_addr[1]
dram_addr[2] <= sdram_controller:sdr_ctrl.dram_addr[2]
dram_addr[3] <= sdram_controller:sdr_ctrl.dram_addr[3]
dram_addr[4] <= sdram_controller:sdr_ctrl.dram_addr[4]
dram_addr[5] <= sdram_controller:sdr_ctrl.dram_addr[5]
dram_addr[6] <= sdram_controller:sdr_ctrl.dram_addr[6]
dram_addr[7] <= sdram_controller:sdr_ctrl.dram_addr[7]
dram_addr[8] <= sdram_controller:sdr_ctrl.dram_addr[8]
dram_addr[9] <= sdram_controller:sdr_ctrl.dram_addr[9]
dram_addr[10] <= sdram_controller:sdr_ctrl.dram_addr[10]
dram_addr[11] <= sdram_controller:sdr_ctrl.dram_addr[11]
dram_bank[0] <= sdram_controller:sdr_ctrl.dram_bank[0]
dram_bank[1] <= sdram_controller:sdr_ctrl.dram_bank[1]
dram_cas_n <= sdram_controller:sdr_ctrl.dram_cas_n
dram_cke <= sdram_controller:sdr_ctrl.dram_cke
dram_cs_n <= sdram_controller:sdr_ctrl.dram_cs_n
dram_dq[0] <> sdram_controller:sdr_ctrl.dram_dq[0]
dram_dq[1] <> sdram_controller:sdr_ctrl.dram_dq[1]
dram_dq[2] <> sdram_controller:sdr_ctrl.dram_dq[2]
dram_dq[3] <> sdram_controller:sdr_ctrl.dram_dq[3]
dram_dq[4] <> sdram_controller:sdr_ctrl.dram_dq[4]
dram_dq[5] <> sdram_controller:sdr_ctrl.dram_dq[5]
dram_dq[6] <> sdram_controller:sdr_ctrl.dram_dq[6]
dram_dq[7] <> sdram_controller:sdr_ctrl.dram_dq[7]
dram_dq[8] <> sdram_controller:sdr_ctrl.dram_dq[8]
dram_dq[9] <> sdram_controller:sdr_ctrl.dram_dq[9]
dram_dq[10] <> sdram_controller:sdr_ctrl.dram_dq[10]
dram_dq[11] <> sdram_controller:sdr_ctrl.dram_dq[11]
dram_dq[12] <> sdram_controller:sdr_ctrl.dram_dq[12]
dram_dq[13] <> sdram_controller:sdr_ctrl.dram_dq[13]
dram_dq[14] <> sdram_controller:sdr_ctrl.dram_dq[14]
dram_dq[15] <> sdram_controller:sdr_ctrl.dram_dq[15]
dram_ldqm <= sdram_controller:sdr_ctrl.dram_ldqm
dram_udqm <= sdram_controller:sdr_ctrl.dram_udqm
dram_ras_n <= sdram_controller:sdr_ctrl.dram_ras_n
dram_we_n <= sdram_controller:sdr_ctrl.dram_we_n
r_out[0] <= disp_ctrl_top:disp_ctrl_inst.r_out[0]
r_out[1] <= disp_ctrl_top:disp_ctrl_inst.r_out[1]
r_out[2] <= disp_ctrl_top:disp_ctrl_inst.r_out[2]
r_out[3] <= disp_ctrl_top:disp_ctrl_inst.r_out[3]
r_out[4] <= disp_ctrl_top:disp_ctrl_inst.r_out[4]
r_out[5] <= disp_ctrl_top:disp_ctrl_inst.r_out[5]
r_out[6] <= disp_ctrl_top:disp_ctrl_inst.r_out[6]
r_out[7] <= disp_ctrl_top:disp_ctrl_inst.r_out[7]
r_out[8] <= disp_ctrl_top:disp_ctrl_inst.r_out[8]
r_out[9] <= disp_ctrl_top:disp_ctrl_inst.r_out[9]
g_out[0] <= disp_ctrl_top:disp_ctrl_inst.g_out[0]
g_out[1] <= disp_ctrl_top:disp_ctrl_inst.g_out[1]
g_out[2] <= disp_ctrl_top:disp_ctrl_inst.g_out[2]
g_out[3] <= disp_ctrl_top:disp_ctrl_inst.g_out[3]
g_out[4] <= disp_ctrl_top:disp_ctrl_inst.g_out[4]
g_out[5] <= disp_ctrl_top:disp_ctrl_inst.g_out[5]
g_out[6] <= disp_ctrl_top:disp_ctrl_inst.g_out[6]
g_out[7] <= disp_ctrl_top:disp_ctrl_inst.g_out[7]
g_out[8] <= disp_ctrl_top:disp_ctrl_inst.g_out[8]
g_out[9] <= disp_ctrl_top:disp_ctrl_inst.g_out[9]
b_out[0] <= disp_ctrl_top:disp_ctrl_inst.b_out[0]
b_out[1] <= disp_ctrl_top:disp_ctrl_inst.b_out[1]
b_out[2] <= disp_ctrl_top:disp_ctrl_inst.b_out[2]
b_out[3] <= disp_ctrl_top:disp_ctrl_inst.b_out[3]
b_out[4] <= disp_ctrl_top:disp_ctrl_inst.b_out[4]
b_out[5] <= disp_ctrl_top:disp_ctrl_inst.b_out[5]
b_out[6] <= disp_ctrl_top:disp_ctrl_inst.b_out[6]
b_out[7] <= disp_ctrl_top:disp_ctrl_inst.b_out[7]
b_out[8] <= disp_ctrl_top:disp_ctrl_inst.b_out[8]
b_out[9] <= disp_ctrl_top:disp_ctrl_inst.b_out[9]
blank <= disp_ctrl_top:disp_ctrl_inst.blank
hsync <= disp_ctrl_top:disp_ctrl_inst.hsync
vsync <= disp_ctrl_top:disp_ctrl_inst.vsync
dbg_rx_path_cyc <= rx_path:rx_path_inst.wbm_cyc_o
dbg_type_reg_mem[0] <= mem_mng_top:mem_mng_inst.dbg_type_reg[0]
dbg_type_reg_mem[1] <= mem_mng_top:mem_mng_inst.dbg_type_reg[1]
dbg_type_reg_mem[2] <= mem_mng_top:mem_mng_inst.dbg_type_reg[2]
dbg_type_reg_mem[3] <= mem_mng_top:mem_mng_inst.dbg_type_reg[3]
dbg_type_reg_mem[4] <= mem_mng_top:mem_mng_inst.dbg_type_reg[4]
dbg_type_reg_mem[5] <= mem_mng_top:mem_mng_inst.dbg_type_reg[5]
dbg_type_reg_mem[6] <= mem_mng_top:mem_mng_inst.dbg_type_reg[6]
dbg_type_reg_mem[7] <= mem_mng_top:mem_mng_inst.dbg_type_reg[7]
dbg_type_reg_disp[0] <= disp_ctrl_top:disp_ctrl_inst.dbg_type_reg[0]
dbg_type_reg_disp[1] <= disp_ctrl_top:disp_ctrl_inst.dbg_type_reg[1]
dbg_type_reg_disp[2] <= disp_ctrl_top:disp_ctrl_inst.dbg_type_reg[2]
dbg_type_reg_disp[3] <= disp_ctrl_top:disp_ctrl_inst.dbg_type_reg[3]
dbg_type_reg_disp[4] <= disp_ctrl_top:disp_ctrl_inst.dbg_type_reg[4]
dbg_type_reg_disp[5] <= disp_ctrl_top:disp_ctrl_inst.dbg_type_reg[5]
dbg_type_reg_disp[6] <= disp_ctrl_top:disp_ctrl_inst.dbg_type_reg[6]
dbg_type_reg_disp[7] <= disp_ctrl_top:disp_ctrl_inst.dbg_type_reg[7]
dbg_type_reg_tx[0] <= tx_path:tx_path_inst.dbg_type_reg[0]
dbg_type_reg_tx[1] <= tx_path:tx_path_inst.dbg_type_reg[1]
dbg_type_reg_tx[2] <= tx_path:tx_path_inst.dbg_type_reg[2]
dbg_type_reg_tx[3] <= tx_path:tx_path_inst.dbg_type_reg[3]
dbg_type_reg_tx[4] <= tx_path:tx_path_inst.dbg_type_reg[4]
dbg_type_reg_tx[5] <= tx_path:tx_path_inst.dbg_type_reg[5]
dbg_type_reg_tx[6] <= tx_path:tx_path_inst.dbg_type_reg[6]
dbg_type_reg_tx[7] <= tx_path:tx_path_inst.dbg_type_reg[7]
dbg_sdram_active <= mem_mng_top:mem_mng_inst.wbm_cyc_o
dbg_disp_active <= disp_ctrl_top:disp_ctrl_inst.wbm_cyc_o
dbg_icy_bus_taken <= intercon:intercon_y_inst.dbg_bus_taken
dbg_icz_bus_taken <= intercon:intercon_z_inst.dbg_bus_taken
dbg_wr_bank_val <= mem_mng_top:mem_mng_inst.dbg_wr_bank_val
dbg_rd_bank_val <= mem_mng_top:mem_mng_inst.dbg_rd_bank_val
dbg_actual_wr_bank <= mem_mng_top:mem_mng_inst.dbg_actual_wr_bank
dbg_actual_rd_bank <= mem_mng_top:mem_mng_inst.dbg_actual_rd_bank
programming_indication_led <= led:led_inst.led_out
dbg_version_reg[0] <= disp_ctrl_top:disp_ctrl_inst.dbg_version_reg[0]
dbg_version_reg[1] <= disp_ctrl_top:disp_ctrl_inst.dbg_version_reg[1]
dbg_version_reg[2] <= disp_ctrl_top:disp_ctrl_inst.dbg_version_reg[2]
dbg_version_reg[3] <= disp_ctrl_top:disp_ctrl_inst.dbg_version_reg[3]
dbg_version_reg[4] <= disp_ctrl_top:disp_ctrl_inst.dbg_version_reg[4]
dbg_version_reg[5] <= disp_ctrl_top:disp_ctrl_inst.dbg_version_reg[5]
dbg_version_reg[6] <= disp_ctrl_top:disp_ctrl_inst.dbg_version_reg[6]
dbg_version_reg[7] <= disp_ctrl_top:disp_ctrl_inst.dbg_version_reg[7]


|top_synthesis|mds_top:mds_top_inst|intercon:intercon_z_inst
clk_i => dbg_bus_taken~reg0.CLK
clk_i => wbs_gnt[0].CLK
clk_i => wbs_gnt[1].CLK
clk_i => wbm_gnt.CLK
clk_i => cur_st.CLK
rst => wbs_gnt[0].ACLR
rst => wbs_gnt[1].PRESET
rst => wbm_gnt.PRESET
rst => cur_st.ACLR
rst => dbg_bus_taken~reg0.ACLR
ic_wbs_adr_i[0] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[1] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[2] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[3] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[4] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[5] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[6] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[7] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[8] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[9] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[10] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[11] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[12] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[13] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[14] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[15] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[16] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[17] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[18] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[19] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[20] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[21] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[22] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[23] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[24] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[25] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[26] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[27] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[28] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[29] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[0] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[1] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[2] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[3] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[4] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[5] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[6] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[7] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[8] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[9] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[10] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[11] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[12] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[13] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[14] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[15] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[16] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[17] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[18] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[19] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[20] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[21] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[22] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[23] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[24] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[25] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[26] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[27] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[28] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[29] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[0] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[1] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[2] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[3] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[4] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[5] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[6] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[7] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[8] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[9] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[10] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[11] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[12] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[13] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[14] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[15] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[16] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[17] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[18] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[19] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[20] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[21] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[22] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[23] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_cyc_i[0] <= ic_wbs_cyc_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_cyc_i[1] <= ic_wbs_cyc_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_cyc_i[2] <= ic_wbs_cyc_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_stb_i[0] <= ic_wbs_stb_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_stb_i[1] <= ic_wbs_stb_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_stb_i[2] <= ic_wbs_stb_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_we_i[0] <= ic_wbs_we_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_we_i[1] <= ic_wbs_we_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_we_i[2] <= ic_wbs_we_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tgc_i[0] <= ic_wbs_tgc_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tgc_i[1] <= ic_wbs_tgc_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tgc_i[2] <= ic_wbs_tgc_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[0] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[1] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[2] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[3] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[4] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[5] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[6] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[7] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[8] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[9] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[10] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[11] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[12] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[13] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[14] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[15] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_stall_i[0] <= ic_wbm_stall_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_stall_i[1] <= ic_wbm_stall_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_ack_i[0] <= ic_wbm_ack_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_ack_i[1] <= ic_wbm_ack_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_err_i[0] <= ic_wbm_err_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_err_i[1] <= ic_wbm_err_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_adr_o[0] => ic_wbs_adr_i.DATAA
ic_wbm_adr_o[1] => ic_wbs_adr_i.DATAA
ic_wbm_adr_o[2] => ic_wbs_adr_i.DATAA
ic_wbm_adr_o[3] => ic_wbs_adr_i.DATAA
ic_wbm_adr_o[4] => ic_wbs_adr_i.DATAA
ic_wbm_adr_o[5] => ic_wbs_adr_i.DATAA
ic_wbm_adr_o[6] => ic_wbs_adr_i.DATAA
ic_wbm_adr_o[7] => ic_wbs_adr_i.DATAA
ic_wbm_adr_o[8] => ic_wbs_adr_i.DATAA
ic_wbm_adr_o[9] => ic_wbs_adr_i.DATAA
ic_wbm_adr_o[10] => ic_wbs_adr_i.DATAB
ic_wbm_adr_o[11] => ic_wbs_adr_i.DATAB
ic_wbm_adr_o[12] => ic_wbs_adr_i.DATAB
ic_wbm_adr_o[13] => ic_wbs_adr_i.DATAB
ic_wbm_adr_o[14] => ic_wbs_adr_i.DATAB
ic_wbm_adr_o[15] => ic_wbs_adr_i.DATAB
ic_wbm_adr_o[16] => ic_wbs_adr_i.DATAB
ic_wbm_adr_o[17] => ic_wbs_adr_i.DATAB
ic_wbm_adr_o[18] => ic_wbs_adr_i.DATAB
ic_wbm_adr_o[19] => ic_wbs_adr_i.DATAB
ic_wbm_tga_o[0] => ic_wbs_tga_i.DATAA
ic_wbm_tga_o[1] => ic_wbs_tga_i.DATAA
ic_wbm_tga_o[2] => ic_wbs_tga_i.DATAA
ic_wbm_tga_o[3] => ic_wbs_tga_i.DATAA
ic_wbm_tga_o[4] => ic_wbs_tga_i.DATAA
ic_wbm_tga_o[5] => ic_wbs_tga_i.DATAA
ic_wbm_tga_o[6] => ic_wbs_tga_i.DATAA
ic_wbm_tga_o[7] => ic_wbs_tga_i.DATAA
ic_wbm_tga_o[8] => ic_wbs_tga_i.DATAA
ic_wbm_tga_o[9] => ic_wbs_tga_i.DATAA
ic_wbm_tga_o[10] => ic_wbs_tga_i.DATAB
ic_wbm_tga_o[11] => ic_wbs_tga_i.DATAB
ic_wbm_tga_o[12] => ic_wbs_tga_i.DATAB
ic_wbm_tga_o[13] => ic_wbs_tga_i.DATAB
ic_wbm_tga_o[14] => ic_wbs_tga_i.DATAB
ic_wbm_tga_o[15] => ic_wbs_tga_i.DATAB
ic_wbm_tga_o[16] => ic_wbs_tga_i.DATAB
ic_wbm_tga_o[17] => ic_wbs_tga_i.DATAB
ic_wbm_tga_o[18] => ic_wbs_tga_i.DATAB
ic_wbm_tga_o[19] => ic_wbs_tga_i.DATAB
ic_wbm_dat_o[0] => ic_wbs_dat_i.DATAA
ic_wbm_dat_o[1] => ic_wbs_dat_i.DATAA
ic_wbm_dat_o[2] => ic_wbs_dat_i.DATAA
ic_wbm_dat_o[3] => ic_wbs_dat_i.DATAA
ic_wbm_dat_o[4] => ic_wbs_dat_i.DATAA
ic_wbm_dat_o[5] => ic_wbs_dat_i.DATAA
ic_wbm_dat_o[6] => ic_wbs_dat_i.DATAA
ic_wbm_dat_o[7] => ic_wbs_dat_i.DATAA
ic_wbm_dat_o[8] => ic_wbs_dat_i.DATAB
ic_wbm_dat_o[9] => ic_wbs_dat_i.DATAB
ic_wbm_dat_o[10] => ic_wbs_dat_i.DATAB
ic_wbm_dat_o[11] => ic_wbs_dat_i.DATAB
ic_wbm_dat_o[12] => ic_wbs_dat_i.DATAB
ic_wbm_dat_o[13] => ic_wbs_dat_i.DATAB
ic_wbm_dat_o[14] => ic_wbs_dat_i.DATAB
ic_wbm_dat_o[15] => ic_wbs_dat_i.DATAB
ic_wbm_cyc_o[0] => ic_wbs_cyc_i.DATAA
ic_wbm_cyc_o[1] => ic_wbs_cyc_i.DATAB
ic_wbm_stb_o[0] => ic_wbs_stb_i.DATAA
ic_wbm_stb_o[1] => ic_wbs_stb_i.DATAB
ic_wbm_we_o[0] => ic_wbs_we_i.DATAA
ic_wbm_we_o[1] => ic_wbs_we_i.DATAB
ic_wbm_tgc_o[0] => ic_wbs_tgc_i.DATAA
ic_wbm_tgc_o[1] => ic_wbs_tgc_i.DATAB
ic_wbs_dat_o[0] => Mux7.IN5
ic_wbs_dat_o[1] => Mux6.IN5
ic_wbs_dat_o[2] => Mux5.IN5
ic_wbs_dat_o[3] => Mux4.IN5
ic_wbs_dat_o[4] => Mux3.IN5
ic_wbs_dat_o[5] => Mux2.IN5
ic_wbs_dat_o[6] => Mux1.IN5
ic_wbs_dat_o[7] => Mux0.IN5
ic_wbs_dat_o[8] => Mux7.IN4
ic_wbs_dat_o[9] => Mux6.IN4
ic_wbs_dat_o[10] => Mux5.IN4
ic_wbs_dat_o[11] => Mux4.IN4
ic_wbs_dat_o[12] => Mux3.IN4
ic_wbs_dat_o[13] => Mux2.IN4
ic_wbs_dat_o[14] => Mux1.IN4
ic_wbs_dat_o[15] => Mux0.IN4
ic_wbs_dat_o[16] => Mux7.IN3
ic_wbs_dat_o[17] => Mux6.IN3
ic_wbs_dat_o[18] => Mux5.IN3
ic_wbs_dat_o[19] => Mux4.IN3
ic_wbs_dat_o[20] => Mux3.IN3
ic_wbs_dat_o[21] => Mux2.IN3
ic_wbs_dat_o[22] => Mux1.IN3
ic_wbs_dat_o[23] => Mux0.IN3
ic_wbs_stall_o[0] => Mux8.IN3
ic_wbs_stall_o[1] => Mux8.IN2
ic_wbs_stall_o[2] => Mux8.IN1
ic_wbs_ack_o[0] => Mux9.IN3
ic_wbs_ack_o[1] => Mux9.IN2
ic_wbs_ack_o[2] => Mux9.IN1
ic_wbs_err_o[0] => Mux10.IN3
ic_wbs_err_o[1] => Mux10.IN2
ic_wbs_err_o[2] => Mux10.IN1
dbg_bus_taken <= dbg_bus_taken~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|intercon:intercon_y_inst
clk_i => dbg_bus_taken~reg0.CLK
clk_i => wbs_gnt.CLK
clk_i => wbm_gnt.CLK
clk_i => cur_st.CLK
rst => wbs_gnt.ACLR
rst => wbm_gnt.PRESET
rst => cur_st.ACLR
rst => dbg_bus_taken~reg0.ACLR
ic_wbs_adr_i[0] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[1] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[2] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[3] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[4] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[5] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[6] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[7] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[8] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[9] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[0] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[1] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[2] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[3] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[4] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[5] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[6] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[7] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[8] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[9] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[0] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[1] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[2] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[3] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[4] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[5] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[6] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[7] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_cyc_i[0] <= ic_wbs_cyc_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_stb_i[0] <= ic_wbs_stb_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_we_i[0] <= ic_wbs_we_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tgc_i[0] <= ic_wbs_tgc_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[0] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[1] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[2] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[3] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[4] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[5] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[6] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[7] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[8] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[9] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[10] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[11] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[12] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[13] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[14] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[15] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_stall_i[0] <= ic_wbm_stall_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_stall_i[1] <= ic_wbm_stall_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_ack_i[0] <= ic_wbm_ack_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_ack_i[1] <= ic_wbm_ack_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_err_i[0] <= ic_wbm_err_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_err_i[1] <= ic_wbm_err_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_adr_o[0] => ic_wbs_adr_i.DATAA
ic_wbm_adr_o[1] => ic_wbs_adr_i.DATAA
ic_wbm_adr_o[2] => ic_wbs_adr_i.DATAA
ic_wbm_adr_o[3] => ic_wbs_adr_i.DATAA
ic_wbm_adr_o[4] => ic_wbs_adr_i.DATAA
ic_wbm_adr_o[5] => ic_wbs_adr_i.DATAA
ic_wbm_adr_o[6] => ic_wbs_adr_i.DATAA
ic_wbm_adr_o[7] => ic_wbs_adr_i.DATAA
ic_wbm_adr_o[8] => ic_wbs_adr_i.DATAA
ic_wbm_adr_o[9] => ic_wbs_adr_i.DATAA
ic_wbm_adr_o[10] => ic_wbs_adr_i.DATAB
ic_wbm_adr_o[11] => ic_wbs_adr_i.DATAB
ic_wbm_adr_o[12] => ic_wbs_adr_i.DATAB
ic_wbm_adr_o[13] => ic_wbs_adr_i.DATAB
ic_wbm_adr_o[14] => ic_wbs_adr_i.DATAB
ic_wbm_adr_o[15] => ic_wbs_adr_i.DATAB
ic_wbm_adr_o[16] => ic_wbs_adr_i.DATAB
ic_wbm_adr_o[17] => ic_wbs_adr_i.DATAB
ic_wbm_adr_o[18] => ic_wbs_adr_i.DATAB
ic_wbm_adr_o[19] => ic_wbs_adr_i.DATAB
ic_wbm_tga_o[0] => ic_wbs_tga_i.DATAA
ic_wbm_tga_o[1] => ic_wbs_tga_i.DATAA
ic_wbm_tga_o[2] => ic_wbs_tga_i.DATAA
ic_wbm_tga_o[3] => ic_wbs_tga_i.DATAA
ic_wbm_tga_o[4] => ic_wbs_tga_i.DATAA
ic_wbm_tga_o[5] => ic_wbs_tga_i.DATAA
ic_wbm_tga_o[6] => ic_wbs_tga_i.DATAA
ic_wbm_tga_o[7] => ic_wbs_tga_i.DATAA
ic_wbm_tga_o[8] => ic_wbs_tga_i.DATAA
ic_wbm_tga_o[9] => ic_wbs_tga_i.DATAA
ic_wbm_tga_o[10] => ic_wbs_tga_i.DATAB
ic_wbm_tga_o[11] => ic_wbs_tga_i.DATAB
ic_wbm_tga_o[12] => ic_wbs_tga_i.DATAB
ic_wbm_tga_o[13] => ic_wbs_tga_i.DATAB
ic_wbm_tga_o[14] => ic_wbs_tga_i.DATAB
ic_wbm_tga_o[15] => ic_wbs_tga_i.DATAB
ic_wbm_tga_o[16] => ic_wbs_tga_i.DATAB
ic_wbm_tga_o[17] => ic_wbs_tga_i.DATAB
ic_wbm_tga_o[18] => ic_wbs_tga_i.DATAB
ic_wbm_tga_o[19] => ic_wbs_tga_i.DATAB
ic_wbm_dat_o[0] => ic_wbs_dat_i.DATAA
ic_wbm_dat_o[1] => ic_wbs_dat_i.DATAA
ic_wbm_dat_o[2] => ic_wbs_dat_i.DATAA
ic_wbm_dat_o[3] => ic_wbs_dat_i.DATAA
ic_wbm_dat_o[4] => ic_wbs_dat_i.DATAA
ic_wbm_dat_o[5] => ic_wbs_dat_i.DATAA
ic_wbm_dat_o[6] => ic_wbs_dat_i.DATAA
ic_wbm_dat_o[7] => ic_wbs_dat_i.DATAA
ic_wbm_dat_o[8] => ic_wbs_dat_i.DATAB
ic_wbm_dat_o[9] => ic_wbs_dat_i.DATAB
ic_wbm_dat_o[10] => ic_wbs_dat_i.DATAB
ic_wbm_dat_o[11] => ic_wbs_dat_i.DATAB
ic_wbm_dat_o[12] => ic_wbs_dat_i.DATAB
ic_wbm_dat_o[13] => ic_wbs_dat_i.DATAB
ic_wbm_dat_o[14] => ic_wbs_dat_i.DATAB
ic_wbm_dat_o[15] => ic_wbs_dat_i.DATAB
ic_wbm_cyc_o[0] => ic_wbs_cyc_i.DATAA
ic_wbm_cyc_o[1] => ic_wbs_cyc_i.DATAB
ic_wbm_stb_o[0] => ic_wbs_stb_i.DATAA
ic_wbm_stb_o[1] => ic_wbs_stb_i.DATAB
ic_wbm_we_o[0] => ic_wbs_we_i.DATAA
ic_wbm_we_o[1] => ic_wbs_we_i.DATAB
ic_wbm_tgc_o[0] => ic_wbs_tgc_i.DATAA
ic_wbm_tgc_o[1] => ic_wbs_tgc_i.DATAB
ic_wbs_dat_o[0] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[0] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[1] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[1] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[2] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[2] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[3] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[3] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[4] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[4] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[5] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[5] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[6] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[6] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[7] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[7] => ic_wbm_dat_i.DATAB
ic_wbs_stall_o[0] => ic_wbm_stall_i.DATAB
ic_wbs_stall_o[0] => ic_wbm_stall_i.DATAA
ic_wbs_ack_o[0] => ic_wbm_ack_i.DATAB
ic_wbs_ack_o[0] => ic_wbm_ack_i.DATAA
ic_wbs_err_o[0] => ic_wbm_err_i.DATAB
ic_wbs_err_o[0] => ic_wbm_err_i.DATAA
dbg_bus_taken <= dbg_bus_taken~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|intercon_mux:intercon_x_inst
inc_wbm_dat_i[0] <= inc_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
inc_wbm_dat_i[1] <= inc_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
inc_wbm_dat_i[2] <= inc_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
inc_wbm_dat_i[3] <= inc_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
inc_wbm_dat_i[4] <= inc_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
inc_wbm_dat_i[5] <= inc_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
inc_wbm_dat_i[6] <= inc_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
inc_wbm_dat_i[7] <= inc_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
inc_wbm_stall_i <= inc_wbm_stall_i.DB_MAX_OUTPUT_PORT_TYPE
inc_wbm_ack_i <= inc_wbm_ack_i.DB_MAX_OUTPUT_PORT_TYPE
inc_wbm_err_i <= inc_wbm_err_i.DB_MAX_OUTPUT_PORT_TYPE
inc_wbm_adr_o[0] => outc0_wbm_adr_o.DATAB
inc_wbm_adr_o[0] => outc1_wbm_adr_o.DATAB
inc_wbm_adr_o[1] => outc0_wbm_adr_o.DATAB
inc_wbm_adr_o[1] => outc1_wbm_adr_o.DATAB
inc_wbm_adr_o[2] => outc0_wbm_adr_o.DATAB
inc_wbm_adr_o[2] => outc1_wbm_adr_o.DATAB
inc_wbm_adr_o[3] => outc0_wbm_adr_o.DATAB
inc_wbm_adr_o[3] => outc1_wbm_adr_o.DATAB
inc_wbm_adr_o[4] => outc0_wbm_adr_o.DATAB
inc_wbm_adr_o[4] => outc1_wbm_adr_o.DATAB
inc_wbm_adr_o[5] => outc0_wbm_adr_o.DATAB
inc_wbm_adr_o[5] => outc1_wbm_adr_o.DATAB
inc_wbm_adr_o[6] => outc0_wbm_adr_o.DATAB
inc_wbm_adr_o[6] => outc1_wbm_adr_o.DATAB
inc_wbm_adr_o[7] => outc0_wbm_adr_o.DATAB
inc_wbm_adr_o[7] => outc1_wbm_adr_o.DATAB
inc_wbm_adr_o[8] => outc0_wbm_adr_o.DATAB
inc_wbm_adr_o[8] => outc1_wbm_adr_o.DATAB
inc_wbm_adr_o[9] => outc0_wbm_adr_o.DATAB
inc_wbm_adr_o[9] => outc1_wbm_adr_o.DATAB
inc_wbm_tga_o[0] => outc0_wbm_tga_o.DATAB
inc_wbm_tga_o[0] => outc1_wbm_tga_o.DATAB
inc_wbm_tga_o[1] => outc0_wbm_tga_o.DATAB
inc_wbm_tga_o[1] => outc1_wbm_tga_o.DATAB
inc_wbm_tga_o[2] => outc0_wbm_tga_o.DATAB
inc_wbm_tga_o[2] => outc1_wbm_tga_o.DATAB
inc_wbm_tga_o[3] => outc0_wbm_tga_o.DATAB
inc_wbm_tga_o[3] => outc1_wbm_tga_o.DATAB
inc_wbm_tga_o[4] => outc0_wbm_tga_o.DATAB
inc_wbm_tga_o[4] => outc1_wbm_tga_o.DATAB
inc_wbm_tga_o[5] => outc0_wbm_tga_o.DATAB
inc_wbm_tga_o[5] => outc1_wbm_tga_o.DATAB
inc_wbm_tga_o[6] => outc0_wbm_tga_o.DATAB
inc_wbm_tga_o[6] => outc1_wbm_tga_o.DATAB
inc_wbm_tga_o[7] => outc0_wbm_tga_o.DATAB
inc_wbm_tga_o[7] => outc1_wbm_tga_o.DATAB
inc_wbm_tga_o[8] => outc0_wbm_tga_o.DATAB
inc_wbm_tga_o[8] => outc1_wbm_tga_o.DATAB
inc_wbm_tga_o[9] => outc0_wbm_tga_o.DATAB
inc_wbm_tga_o[9] => outc1_wbm_tga_o.DATAB
inc_wbm_dat_o[0] => outc0_wbm_dat_o.DATAB
inc_wbm_dat_o[0] => outc1_wbm_dat_o.DATAB
inc_wbm_dat_o[1] => outc0_wbm_dat_o.DATAB
inc_wbm_dat_o[1] => outc1_wbm_dat_o.DATAB
inc_wbm_dat_o[2] => outc0_wbm_dat_o.DATAB
inc_wbm_dat_o[2] => outc1_wbm_dat_o.DATAB
inc_wbm_dat_o[3] => outc0_wbm_dat_o.DATAB
inc_wbm_dat_o[3] => outc1_wbm_dat_o.DATAB
inc_wbm_dat_o[4] => outc0_wbm_dat_o.DATAB
inc_wbm_dat_o[4] => outc1_wbm_dat_o.DATAB
inc_wbm_dat_o[5] => outc0_wbm_dat_o.DATAB
inc_wbm_dat_o[5] => outc1_wbm_dat_o.DATAB
inc_wbm_dat_o[6] => outc0_wbm_dat_o.DATAB
inc_wbm_dat_o[6] => outc1_wbm_dat_o.DATAB
inc_wbm_dat_o[7] => outc0_wbm_dat_o.DATAB
inc_wbm_dat_o[7] => outc1_wbm_dat_o.DATAB
inc_wbm_cyc_o => outc0_wbm_cyc_o.DATAB
inc_wbm_cyc_o => outc1_wbm_cyc_o.DATAB
inc_wbm_stb_o => outc0_wbm_stb_o.DATAB
inc_wbm_stb_o => outc1_wbm_stb_o.DATAB
inc_wbm_we_o => outc0_wbm_we_o.DATAB
inc_wbm_we_o => outc1_wbm_we_o.DATAB
inc_wbm_tgc_o => outc1_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_cyc_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_stb_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_we_o.OUTPUTSELECT
inc_wbm_tgc_o => inc_wbm_dat_i.OUTPUTSELECT
inc_wbm_tgc_o => inc_wbm_dat_i.OUTPUTSELECT
inc_wbm_tgc_o => inc_wbm_dat_i.OUTPUTSELECT
inc_wbm_tgc_o => inc_wbm_dat_i.OUTPUTSELECT
inc_wbm_tgc_o => inc_wbm_dat_i.OUTPUTSELECT
inc_wbm_tgc_o => inc_wbm_dat_i.OUTPUTSELECT
inc_wbm_tgc_o => inc_wbm_dat_i.OUTPUTSELECT
inc_wbm_tgc_o => inc_wbm_dat_i.OUTPUTSELECT
inc_wbm_tgc_o => inc_wbm_stall_i.OUTPUTSELECT
inc_wbm_tgc_o => inc_wbm_ack_i.OUTPUTSELECT
inc_wbm_tgc_o => inc_wbm_err_i.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_cyc_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_stb_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_we_o.OUTPUTSELECT
outc0_wbm_adr_o[0] <= outc0_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_adr_o[1] <= outc0_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_adr_o[2] <= outc0_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_adr_o[3] <= outc0_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_adr_o[4] <= outc0_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_adr_o[5] <= outc0_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_adr_o[6] <= outc0_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_adr_o[7] <= outc0_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_adr_o[8] <= outc0_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_adr_o[9] <= outc0_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_tga_o[0] <= outc0_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_tga_o[1] <= outc0_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_tga_o[2] <= outc0_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_tga_o[3] <= outc0_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_tga_o[4] <= outc0_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_tga_o[5] <= outc0_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_tga_o[6] <= outc0_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_tga_o[7] <= outc0_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_tga_o[8] <= outc0_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_tga_o[9] <= outc0_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_dat_o[0] <= outc0_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_dat_o[1] <= outc0_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_dat_o[2] <= outc0_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_dat_o[3] <= outc0_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_dat_o[4] <= outc0_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_dat_o[5] <= outc0_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_dat_o[6] <= outc0_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_dat_o[7] <= outc0_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_cyc_o <= outc0_wbm_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_stb_o <= outc0_wbm_stb_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_we_o <= outc0_wbm_we_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_tgc_o <= <GND>
outc0_wbm_dat_i[0] => inc_wbm_dat_i.DATAB
outc0_wbm_dat_i[1] => inc_wbm_dat_i.DATAB
outc0_wbm_dat_i[2] => inc_wbm_dat_i.DATAB
outc0_wbm_dat_i[3] => inc_wbm_dat_i.DATAB
outc0_wbm_dat_i[4] => inc_wbm_dat_i.DATAB
outc0_wbm_dat_i[5] => inc_wbm_dat_i.DATAB
outc0_wbm_dat_i[6] => inc_wbm_dat_i.DATAB
outc0_wbm_dat_i[7] => inc_wbm_dat_i.DATAB
outc0_wbm_stall_i => inc_wbm_stall_i.DATAB
outc0_wbm_ack_i => inc_wbm_ack_i.DATAB
outc0_wbm_err_i => inc_wbm_err_i.DATAB
outc1_wbm_adr_o[0] <= outc1_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_adr_o[1] <= outc1_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_adr_o[2] <= outc1_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_adr_o[3] <= outc1_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_adr_o[4] <= outc1_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_adr_o[5] <= outc1_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_adr_o[6] <= outc1_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_adr_o[7] <= outc1_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_adr_o[8] <= outc1_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_adr_o[9] <= outc1_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_tga_o[0] <= outc1_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_tga_o[1] <= outc1_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_tga_o[2] <= outc1_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_tga_o[3] <= outc1_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_tga_o[4] <= outc1_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_tga_o[5] <= outc1_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_tga_o[6] <= outc1_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_tga_o[7] <= outc1_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_tga_o[8] <= outc1_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_tga_o[9] <= outc1_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_dat_o[0] <= outc1_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_dat_o[1] <= outc1_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_dat_o[2] <= outc1_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_dat_o[3] <= outc1_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_dat_o[4] <= outc1_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_dat_o[5] <= outc1_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_dat_o[6] <= outc1_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_dat_o[7] <= outc1_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_cyc_o <= outc1_wbm_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_stb_o <= outc1_wbm_stb_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_we_o <= outc1_wbm_we_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_tgc_o <= <VCC>
outc1_wbm_dat_i[0] => inc_wbm_dat_i.DATAA
outc1_wbm_dat_i[1] => inc_wbm_dat_i.DATAA
outc1_wbm_dat_i[2] => inc_wbm_dat_i.DATAA
outc1_wbm_dat_i[3] => inc_wbm_dat_i.DATAA
outc1_wbm_dat_i[4] => inc_wbm_dat_i.DATAA
outc1_wbm_dat_i[5] => inc_wbm_dat_i.DATAA
outc1_wbm_dat_i[6] => inc_wbm_dat_i.DATAA
outc1_wbm_dat_i[7] => inc_wbm_dat_i.DATAA
outc1_wbm_stall_i => inc_wbm_stall_i.DATAA
outc1_wbm_ack_i => inc_wbm_ack_i.DATAA
outc1_wbm_err_i => inc_wbm_err_i.DATAA


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst
clk_sdram => mem_ctrl_wr:mem_ctrl_wr_inst.clk_sdram
clk_sdram => rd_bank_val.CLK
clk_sdram => wr_bank_val.CLK
clk_sdram => mem_mng_arbiter:arbiter_inst.clk
clk_sdram => mem_ctrl_rd:mem_ctrl_rd_inst.clk_sdram
clk_sys => mem_ctrl_wr:mem_ctrl_wr_inst.clk_sys
clk_sys => mem_ctrl_rd:mem_ctrl_rd_inst.clk_sys
clk_sys => gen_reg:gen_reg_type_inst.clk
clk_sys => gen_reg:dbg_reg_generate:2:gen_reg_dbg_inst.clk
clk_sys => gen_reg:dbg_reg_generate:1:gen_reg_dbg_inst.clk
clk_sys => gen_reg:dbg_reg_generate:0:gen_reg_dbg_inst.clk
clk_sys => wbs_reg:wbs_reg_inst.clk_i
rst_sdram => mem_ctrl_wr:mem_ctrl_wr_inst.rst_sdram
rst_sdram => mem_mng_arbiter:arbiter_inst.reset
rst_sdram => mem_ctrl_rd:mem_ctrl_rd_inst.rst_sdram
rst_sdram => rd_bank_val.PRESET
rst_sdram => wr_bank_val.ACLR
rst_sys => mem_ctrl_wr:mem_ctrl_wr_inst.rst_sys
rst_sys => mem_ctrl_rd:mem_ctrl_rd_inst.rst_sys
rst_sys => gen_reg:gen_reg_type_inst.reset
rst_sys => gen_reg:dbg_reg_generate:2:gen_reg_dbg_inst.reset
rst_sys => gen_reg:dbg_reg_generate:1:gen_reg_dbg_inst.reset
rst_sys => gen_reg:dbg_reg_generate:0:gen_reg_dbg_inst.reset
rst_sys => wbs_reg:wbs_reg_inst.rst
wr_wbs_adr_i[0] => wbs_adr[0].DATAB
wr_wbs_adr_i[0] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_adr_i[0]
wr_wbs_adr_i[0] => Equal0.IN3
wr_wbs_adr_i[0] => Equal1.IN2
wr_wbs_adr_i[0] => Equal2.IN3
wr_wbs_adr_i[0] => Equal3.IN2
wr_wbs_adr_i[0] => Equal4.IN2
wr_wbs_adr_i[0] => Equal5.IN3
wr_wbs_adr_i[0] => Equal6.IN2
wr_wbs_adr_i[0] => Equal7.IN3
wr_wbs_adr_i[0] => Equal8.IN3
wr_wbs_adr_i[0] => Equal9.IN2
wr_wbs_adr_i[0] => Equal10.IN3
wr_wbs_adr_i[0] => Equal11.IN2
wr_wbs_adr_i[1] => wbs_adr[1].DATAB
wr_wbs_adr_i[1] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_adr_i[1]
wr_wbs_adr_i[1] => Equal0.IN0
wr_wbs_adr_i[1] => Equal1.IN1
wr_wbs_adr_i[1] => Equal2.IN2
wr_wbs_adr_i[1] => Equal3.IN3
wr_wbs_adr_i[1] => Equal4.IN3
wr_wbs_adr_i[1] => Equal5.IN2
wr_wbs_adr_i[1] => Equal6.IN1
wr_wbs_adr_i[1] => Equal7.IN0
wr_wbs_adr_i[1] => Equal8.IN0
wr_wbs_adr_i[1] => Equal9.IN1
wr_wbs_adr_i[1] => Equal10.IN2
wr_wbs_adr_i[1] => Equal11.IN3
wr_wbs_adr_i[2] => wbs_adr[2].DATAB
wr_wbs_adr_i[2] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_adr_i[2]
wr_wbs_adr_i[2] => Equal0.IN2
wr_wbs_adr_i[2] => Equal1.IN3
wr_wbs_adr_i[2] => Equal2.IN1
wr_wbs_adr_i[2] => Equal3.IN1
wr_wbs_adr_i[2] => Equal4.IN1
wr_wbs_adr_i[2] => Equal5.IN1
wr_wbs_adr_i[2] => Equal6.IN3
wr_wbs_adr_i[2] => Equal7.IN2
wr_wbs_adr_i[2] => Equal8.IN2
wr_wbs_adr_i[2] => Equal9.IN3
wr_wbs_adr_i[2] => Equal10.IN1
wr_wbs_adr_i[2] => Equal11.IN1
wr_wbs_adr_i[3] => wbs_adr[3].DATAB
wr_wbs_adr_i[3] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_adr_i[3]
wr_wbs_adr_i[3] => Equal0.IN1
wr_wbs_adr_i[3] => Equal1.IN0
wr_wbs_adr_i[3] => Equal2.IN0
wr_wbs_adr_i[3] => Equal3.IN0
wr_wbs_adr_i[3] => Equal4.IN0
wr_wbs_adr_i[3] => Equal5.IN0
wr_wbs_adr_i[3] => Equal6.IN0
wr_wbs_adr_i[3] => Equal7.IN1
wr_wbs_adr_i[3] => Equal8.IN1
wr_wbs_adr_i[3] => Equal9.IN0
wr_wbs_adr_i[3] => Equal10.IN0
wr_wbs_adr_i[3] => Equal11.IN0
wr_wbs_adr_i[4] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_adr_i[4]
wr_wbs_adr_i[5] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_adr_i[5]
wr_wbs_adr_i[6] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_adr_i[6]
wr_wbs_adr_i[7] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_adr_i[7]
wr_wbs_adr_i[8] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_adr_i[8]
wr_wbs_adr_i[9] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_adr_i[9]
wr_wbs_tga_i[0] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_tga_i[0]
wr_wbs_tga_i[1] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_tga_i[1]
wr_wbs_tga_i[2] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_tga_i[2]
wr_wbs_tga_i[3] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_tga_i[3]
wr_wbs_tga_i[4] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_tga_i[4]
wr_wbs_tga_i[5] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_tga_i[5]
wr_wbs_tga_i[6] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_tga_i[6]
wr_wbs_tga_i[7] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_tga_i[7]
wr_wbs_tga_i[8] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_tga_i[8]
wr_wbs_tga_i[9] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_tga_i[9]
wr_wbs_dat_i[0] => wbs_dat_i[0].DATAB
wr_wbs_dat_i[0] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_dat_i[0]
wr_wbs_dat_i[1] => wbs_dat_i[1].DATAB
wr_wbs_dat_i[1] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_dat_i[1]
wr_wbs_dat_i[2] => wbs_dat_i[2].DATAB
wr_wbs_dat_i[2] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_dat_i[2]
wr_wbs_dat_i[3] => wbs_dat_i[3].DATAB
wr_wbs_dat_i[3] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_dat_i[3]
wr_wbs_dat_i[4] => wbs_dat_i[4].DATAB
wr_wbs_dat_i[4] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_dat_i[4]
wr_wbs_dat_i[5] => wbs_dat_i[5].DATAB
wr_wbs_dat_i[5] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_dat_i[5]
wr_wbs_dat_i[6] => wbs_dat_i[6].DATAB
wr_wbs_dat_i[6] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_dat_i[6]
wr_wbs_dat_i[7] => wbs_dat_i[7].DATAB
wr_wbs_dat_i[7] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_dat_i[7]
wr_wbs_cyc_i => wr_wbs_reg_cyc.IN0
wr_wbs_cyc_i => wr_wbs_cmp_cyc.IN0
wr_wbs_stb_i => wr_wbs_reg_stb.IN0
wr_wbs_stb_i => wr_wbs_cmp_stb.IN0
wr_wbs_we_i => wbs_we.DATAB
wr_wbs_tgc_i => wr_wbs_reg_cyc.IN1
wr_wbs_tgc_i => wr_wbs_reg_stb.IN1
wr_wbs_tgc_i => wr_wbs_cmp_cyc.IN1
wr_wbs_tgc_i => wr_wbs_cmp_stb.IN1
wr_wbs_dat_o[0] <= wbs_reg:wbs_reg_inst.wbs_dat_o[0]
wr_wbs_dat_o[1] <= wbs_reg:wbs_reg_inst.wbs_dat_o[1]
wr_wbs_dat_o[2] <= wbs_reg:wbs_reg_inst.wbs_dat_o[2]
wr_wbs_dat_o[3] <= wbs_reg:wbs_reg_inst.wbs_dat_o[3]
wr_wbs_dat_o[4] <= wbs_reg:wbs_reg_inst.wbs_dat_o[4]
wr_wbs_dat_o[5] <= wbs_reg:wbs_reg_inst.wbs_dat_o[5]
wr_wbs_dat_o[6] <= wbs_reg:wbs_reg_inst.wbs_dat_o[6]
wr_wbs_dat_o[7] <= wbs_reg:wbs_reg_inst.wbs_dat_o[7]
wr_wbs_stall_o <= wr_wbs_stall_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbs_ack_o <= wr_wbs_ack_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbs_err_o <= mem_ctrl_wr:mem_ctrl_wr_inst.wbs_err_o
rd_wbs_adr_i[0] => wbs_adr[0].DATAA
rd_wbs_adr_i[0] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_adr_i[0]
rd_wbs_adr_i[0] => Equal12.IN3
rd_wbs_adr_i[0] => Equal13.IN2
rd_wbs_adr_i[0] => Equal14.IN3
rd_wbs_adr_i[0] => Equal15.IN2
rd_wbs_adr_i[1] => wbs_adr[1].DATAA
rd_wbs_adr_i[1] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_adr_i[1]
rd_wbs_adr_i[1] => Equal12.IN0
rd_wbs_adr_i[1] => Equal13.IN1
rd_wbs_adr_i[1] => Equal14.IN2
rd_wbs_adr_i[1] => Equal15.IN3
rd_wbs_adr_i[2] => wbs_adr[2].DATAA
rd_wbs_adr_i[2] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_adr_i[2]
rd_wbs_adr_i[2] => Equal12.IN2
rd_wbs_adr_i[2] => Equal13.IN3
rd_wbs_adr_i[2] => Equal14.IN1
rd_wbs_adr_i[2] => Equal15.IN1
rd_wbs_adr_i[3] => wbs_adr[3].DATAA
rd_wbs_adr_i[3] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_adr_i[3]
rd_wbs_adr_i[3] => Equal12.IN1
rd_wbs_adr_i[3] => Equal13.IN0
rd_wbs_adr_i[3] => Equal14.IN0
rd_wbs_adr_i[3] => Equal15.IN0
rd_wbs_adr_i[4] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_adr_i[4]
rd_wbs_adr_i[5] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_adr_i[5]
rd_wbs_adr_i[6] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_adr_i[6]
rd_wbs_adr_i[7] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_adr_i[7]
rd_wbs_adr_i[8] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_adr_i[8]
rd_wbs_adr_i[9] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_adr_i[9]
rd_wbs_tga_i[0] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_tga_i[0]
rd_wbs_tga_i[1] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_tga_i[1]
rd_wbs_tga_i[2] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_tga_i[2]
rd_wbs_tga_i[3] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_tga_i[3]
rd_wbs_tga_i[4] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_tga_i[4]
rd_wbs_tga_i[5] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_tga_i[5]
rd_wbs_tga_i[6] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_tga_i[6]
rd_wbs_tga_i[7] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_tga_i[7]
rd_wbs_tga_i[8] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_tga_i[8]
rd_wbs_tga_i[9] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_tga_i[9]
rd_wbs_cyc_i => rd_wbs_reg_cyc.IN0
rd_wbs_cyc_i => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_cyc_i
rd_wbs_tgc_i => rd_wbs_reg_cyc.IN1
rd_wbs_tgc_i => rd_wbs_reg_stb.IN0
rd_wbs_tgc_i => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_tgc_i
rd_wbs_stb_i => rd_wbs_reg_stb.IN1
rd_wbs_stb_i => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_stb_i
rd_wbs_dat_o[0] <= rd_wbs_dat_o.DB_MAX_OUTPUT_PORT_TYPE
rd_wbs_dat_o[1] <= rd_wbs_dat_o.DB_MAX_OUTPUT_PORT_TYPE
rd_wbs_dat_o[2] <= rd_wbs_dat_o.DB_MAX_OUTPUT_PORT_TYPE
rd_wbs_dat_o[3] <= rd_wbs_dat_o.DB_MAX_OUTPUT_PORT_TYPE
rd_wbs_dat_o[4] <= rd_wbs_dat_o.DB_MAX_OUTPUT_PORT_TYPE
rd_wbs_dat_o[5] <= rd_wbs_dat_o.DB_MAX_OUTPUT_PORT_TYPE
rd_wbs_dat_o[6] <= rd_wbs_dat_o.DB_MAX_OUTPUT_PORT_TYPE
rd_wbs_dat_o[7] <= rd_wbs_dat_o.DB_MAX_OUTPUT_PORT_TYPE
rd_wbs_stall_o <= rd_wbs_stall_o.DB_MAX_OUTPUT_PORT_TYPE
rd_wbs_ack_o <= rd_wbs_ack_o.DB_MAX_OUTPUT_PORT_TYPE
rd_wbs_err_o <= mem_ctrl_rd:mem_ctrl_rd_inst.wbs_err_o
rd_wbs_dat_i[0] => wbs_dat_i[0].DATAA
rd_wbs_dat_i[1] => wbs_dat_i[1].DATAA
rd_wbs_dat_i[2] => wbs_dat_i[2].DATAA
rd_wbs_dat_i[3] => wbs_dat_i[3].DATAA
rd_wbs_dat_i[4] => wbs_dat_i[4].DATAA
rd_wbs_dat_i[5] => wbs_dat_i[5].DATAA
rd_wbs_dat_i[6] => wbs_dat_i[6].DATAA
rd_wbs_dat_i[7] => wbs_dat_i[7].DATAA
rd_wbs_we_i => wbs_we.DATAA
rd_wbs_we_i => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_we_i
wbm_dat_i[0] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[0]
wbm_dat_i[1] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[1]
wbm_dat_i[2] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[2]
wbm_dat_i[3] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[3]
wbm_dat_i[4] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[4]
wbm_dat_i[5] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[5]
wbm_dat_i[6] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[6]
wbm_dat_i[7] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[7]
wbm_dat_i[8] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[8]
wbm_dat_i[9] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[9]
wbm_dat_i[10] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[10]
wbm_dat_i[11] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[11]
wbm_dat_i[12] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[12]
wbm_dat_i[13] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[13]
wbm_dat_i[14] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[14]
wbm_dat_i[15] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[15]
wbm_stall_i => mem_mng_arbiter:arbiter_inst.wbm_stall_i
wbm_err_i => mem_mng_arbiter:arbiter_inst.wbm_err_i
wbm_ack_i => mem_mng_arbiter:arbiter_inst.wbm_ack_i
wbm_adr_o[0] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[0]
wbm_adr_o[1] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[1]
wbm_adr_o[2] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[2]
wbm_adr_o[3] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[3]
wbm_adr_o[4] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[4]
wbm_adr_o[5] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[5]
wbm_adr_o[6] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[6]
wbm_adr_o[7] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[7]
wbm_adr_o[8] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[8]
wbm_adr_o[9] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[9]
wbm_adr_o[10] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[10]
wbm_adr_o[11] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[11]
wbm_adr_o[12] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[12]
wbm_adr_o[13] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[13]
wbm_adr_o[14] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[14]
wbm_adr_o[15] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[15]
wbm_adr_o[16] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[16]
wbm_adr_o[17] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[17]
wbm_adr_o[18] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[18]
wbm_adr_o[19] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[19]
wbm_adr_o[20] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[20]
wbm_adr_o[21] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[21]
wbm_dat_o[0] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[0]
wbm_dat_o[1] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[1]
wbm_dat_o[2] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[2]
wbm_dat_o[3] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[3]
wbm_dat_o[4] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[4]
wbm_dat_o[5] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[5]
wbm_dat_o[6] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[6]
wbm_dat_o[7] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[7]
wbm_dat_o[8] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[8]
wbm_dat_o[9] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[9]
wbm_dat_o[10] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[10]
wbm_dat_o[11] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[11]
wbm_dat_o[12] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[12]
wbm_dat_o[13] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[13]
wbm_dat_o[14] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[14]
wbm_dat_o[15] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[15]
wbm_we_o <= mem_mng_arbiter:arbiter_inst.wbm_we_o
wbm_tga_o[0] <= mem_mng_arbiter:arbiter_inst.wbm_tga_o[0]
wbm_tga_o[1] <= mem_mng_arbiter:arbiter_inst.wbm_tga_o[1]
wbm_tga_o[2] <= mem_mng_arbiter:arbiter_inst.wbm_tga_o[2]
wbm_tga_o[3] <= mem_mng_arbiter:arbiter_inst.wbm_tga_o[3]
wbm_tga_o[4] <= mem_mng_arbiter:arbiter_inst.wbm_tga_o[4]
wbm_tga_o[5] <= mem_mng_arbiter:arbiter_inst.wbm_tga_o[5]
wbm_tga_o[6] <= mem_mng_arbiter:arbiter_inst.wbm_tga_o[6]
wbm_tga_o[7] <= mem_mng_arbiter:arbiter_inst.wbm_tga_o[7]
wbm_cyc_o <= mem_mng_arbiter:arbiter_inst.wbm_cyc_o
wbm_stb_o <= mem_mng_arbiter:arbiter_inst.wbm_stb_o
dbg_type_reg[0] <= gen_reg:gen_reg_type_inst.dout[0]
dbg_type_reg[1] <= gen_reg:gen_reg_type_inst.dout[1]
dbg_type_reg[2] <= gen_reg:gen_reg_type_inst.dout[2]
dbg_type_reg[3] <= gen_reg:gen_reg_type_inst.dout[3]
dbg_type_reg[4] <= gen_reg:gen_reg_type_inst.dout[4]
dbg_type_reg[5] <= gen_reg:gen_reg_type_inst.dout[5]
dbg_type_reg[6] <= gen_reg:gen_reg_type_inst.dout[6]
dbg_type_reg[7] <= gen_reg:gen_reg_type_inst.dout[7]
dbg_wr_bank_val <= wr_bank_val.DB_MAX_OUTPUT_PORT_TYPE
dbg_rd_bank_val <= rd_bank_val.DB_MAX_OUTPUT_PORT_TYPE
dbg_actual_wr_bank <= mem_ctrl_wr:mem_ctrl_wr_inst.dbg_wr_bank
dbg_actual_rd_bank <= mem_ctrl_rd:mem_ctrl_rd_inst.dbg_rd_bank


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst
clk_sdram => altera_8to16_dc_ram:ram1_inst.rdclock
clk_sdram => ram_ready_flt.CLK
clk_sdram => wr_addr_reg_wbm_d2[0].CLK
clk_sdram => wr_addr_reg_wbm_d2[1].CLK
clk_sdram => wr_addr_reg_wbm_d2[2].CLK
clk_sdram => wr_addr_reg_wbm_d2[3].CLK
clk_sdram => wr_addr_reg_wbm_d2[4].CLK
clk_sdram => wr_addr_reg_wbm_d2[5].CLK
clk_sdram => wr_addr_reg_wbm_d2[6].CLK
clk_sdram => wr_addr_reg_wbm_d2[7].CLK
clk_sdram => wr_addr_reg_wbm_d2[8].CLK
clk_sdram => wr_addr_reg_wbm_d2[9].CLK
clk_sdram => wr_addr_reg_wbm_d2[10].CLK
clk_sdram => wr_addr_reg_wbm_d2[11].CLK
clk_sdram => wr_addr_reg_wbm_d2[12].CLK
clk_sdram => wr_addr_reg_wbm_d2[13].CLK
clk_sdram => wr_addr_reg_wbm_d2[14].CLK
clk_sdram => wr_addr_reg_wbm_d2[15].CLK
clk_sdram => wr_addr_reg_wbm_d2[16].CLK
clk_sdram => wr_addr_reg_wbm_d2[17].CLK
clk_sdram => wr_addr_reg_wbm_d2[18].CLK
clk_sdram => wr_addr_reg_wbm_d2[19].CLK
clk_sdram => wr_addr_reg_wbm_d2[20].CLK
clk_sdram => wr_addr_reg_wbm_d2[21].CLK
clk_sdram => wr_addr_reg_wbm_d1[0].CLK
clk_sdram => wr_addr_reg_wbm_d1[1].CLK
clk_sdram => wr_addr_reg_wbm_d1[2].CLK
clk_sdram => wr_addr_reg_wbm_d1[3].CLK
clk_sdram => wr_addr_reg_wbm_d1[4].CLK
clk_sdram => wr_addr_reg_wbm_d1[5].CLK
clk_sdram => wr_addr_reg_wbm_d1[6].CLK
clk_sdram => wr_addr_reg_wbm_d1[7].CLK
clk_sdram => wr_addr_reg_wbm_d1[8].CLK
clk_sdram => wr_addr_reg_wbm_d1[9].CLK
clk_sdram => wr_addr_reg_wbm_d1[10].CLK
clk_sdram => wr_addr_reg_wbm_d1[11].CLK
clk_sdram => wr_addr_reg_wbm_d1[12].CLK
clk_sdram => wr_addr_reg_wbm_d1[13].CLK
clk_sdram => wr_addr_reg_wbm_d1[14].CLK
clk_sdram => wr_addr_reg_wbm_d1[15].CLK
clk_sdram => wr_addr_reg_wbm_d1[16].CLK
clk_sdram => wr_addr_reg_wbm_d1[17].CLK
clk_sdram => wr_addr_reg_wbm_d1[18].CLK
clk_sdram => wr_addr_reg_wbm_d1[19].CLK
clk_sdram => wr_addr_reg_wbm_d1[20].CLK
clk_sdram => wr_addr_reg_wbm_d1[21].CLK
clk_sdram => type_reg_wbm_d2[0].CLK
clk_sdram => type_reg_wbm_d2[1].CLK
clk_sdram => type_reg_wbm_d2[2].CLK
clk_sdram => type_reg_wbm_d2[3].CLK
clk_sdram => type_reg_wbm_d2[4].CLK
clk_sdram => type_reg_wbm_d2[5].CLK
clk_sdram => type_reg_wbm_d2[6].CLK
clk_sdram => type_reg_wbm_d2[7].CLK
clk_sdram => type_reg_wbm_d1[1].CLK
clk_sdram => type_reg_wbm_d1[2].CLK
clk_sdram => type_reg_wbm_d1[3].CLK
clk_sdram => type_reg_wbm_d1[4].CLK
clk_sdram => type_reg_wbm_d1[5].CLK
clk_sdram => type_reg_wbm_d1[6].CLK
clk_sdram => type_reg_wbm_d1[7].CLK
clk_sdram => ram_num_words_d2[0].CLK
clk_sdram => ram_num_words_d2[1].CLK
clk_sdram => ram_num_words_d2[2].CLK
clk_sdram => ram_num_words_d2[3].CLK
clk_sdram => ram_num_words_d2[4].CLK
clk_sdram => ram_num_words_d2[5].CLK
clk_sdram => ram_num_words_d2[6].CLK
clk_sdram => ram_num_words_d2[7].CLK
clk_sdram => ram_num_words_d2[8].CLK
clk_sdram => ram_num_words_d1[0].CLK
clk_sdram => ram_num_words_d1[1].CLK
clk_sdram => ram_num_words_d1[2].CLK
clk_sdram => ram_num_words_d1[3].CLK
clk_sdram => ram_num_words_d1[4].CLK
clk_sdram => ram_num_words_d1[5].CLK
clk_sdram => ram_num_words_d1[6].CLK
clk_sdram => ram_num_words_d1[7].CLK
clk_sdram => ram_num_words_d1[8].CLK
clk_sdram => ram_ready_d4.CLK
clk_sdram => ram_ready_d3.CLK
clk_sdram => ram_ready_d2.CLK
clk_sdram => ram_ready_d1.CLK
clk_sdram => mem_ctrl_wr_wbm:wbm_inst.clk_i
clk_sys => altera_8to16_dc_ram:ram1_inst.wrclock
clk_sys => wbm_busy_d2.CLK
clk_sys => wbm_busy_d1.CLK
clk_sys => mem_ctrl_wr_wbs:wbs_inst.clk_i
rst_sdram => mem_ctrl_wr_wbm:wbm_inst.rst
rst_sdram => wr_addr_reg_wbm_d2[0].ACLR
rst_sdram => wr_addr_reg_wbm_d2[1].ACLR
rst_sdram => wr_addr_reg_wbm_d2[2].ACLR
rst_sdram => wr_addr_reg_wbm_d2[3].ACLR
rst_sdram => wr_addr_reg_wbm_d2[4].ACLR
rst_sdram => wr_addr_reg_wbm_d2[5].ACLR
rst_sdram => wr_addr_reg_wbm_d2[6].ACLR
rst_sdram => wr_addr_reg_wbm_d2[7].ACLR
rst_sdram => wr_addr_reg_wbm_d2[8].ACLR
rst_sdram => wr_addr_reg_wbm_d2[9].ACLR
rst_sdram => wr_addr_reg_wbm_d2[10].ACLR
rst_sdram => wr_addr_reg_wbm_d2[11].ACLR
rst_sdram => wr_addr_reg_wbm_d2[12].ACLR
rst_sdram => wr_addr_reg_wbm_d2[13].ACLR
rst_sdram => wr_addr_reg_wbm_d2[14].ACLR
rst_sdram => wr_addr_reg_wbm_d2[15].ACLR
rst_sdram => wr_addr_reg_wbm_d2[16].ACLR
rst_sdram => wr_addr_reg_wbm_d2[17].ACLR
rst_sdram => wr_addr_reg_wbm_d2[18].ACLR
rst_sdram => wr_addr_reg_wbm_d2[19].ACLR
rst_sdram => wr_addr_reg_wbm_d2[20].ACLR
rst_sdram => wr_addr_reg_wbm_d2[21].ACLR
rst_sdram => wr_addr_reg_wbm_d1[0].ACLR
rst_sdram => wr_addr_reg_wbm_d1[1].ACLR
rst_sdram => wr_addr_reg_wbm_d1[2].ACLR
rst_sdram => wr_addr_reg_wbm_d1[3].ACLR
rst_sdram => wr_addr_reg_wbm_d1[4].ACLR
rst_sdram => wr_addr_reg_wbm_d1[5].ACLR
rst_sdram => wr_addr_reg_wbm_d1[6].ACLR
rst_sdram => wr_addr_reg_wbm_d1[7].ACLR
rst_sdram => wr_addr_reg_wbm_d1[8].ACLR
rst_sdram => wr_addr_reg_wbm_d1[9].ACLR
rst_sdram => wr_addr_reg_wbm_d1[10].ACLR
rst_sdram => wr_addr_reg_wbm_d1[11].ACLR
rst_sdram => wr_addr_reg_wbm_d1[12].ACLR
rst_sdram => wr_addr_reg_wbm_d1[13].ACLR
rst_sdram => wr_addr_reg_wbm_d1[14].ACLR
rst_sdram => wr_addr_reg_wbm_d1[15].ACLR
rst_sdram => wr_addr_reg_wbm_d1[16].ACLR
rst_sdram => wr_addr_reg_wbm_d1[17].ACLR
rst_sdram => wr_addr_reg_wbm_d1[18].ACLR
rst_sdram => wr_addr_reg_wbm_d1[19].ACLR
rst_sdram => wr_addr_reg_wbm_d1[20].ACLR
rst_sdram => wr_addr_reg_wbm_d1[21].ACLR
rst_sdram => type_reg_wbm_d2[0].ACLR
rst_sdram => type_reg_wbm_d2[1].ACLR
rst_sdram => type_reg_wbm_d2[2].ACLR
rst_sdram => type_reg_wbm_d2[3].ACLR
rst_sdram => type_reg_wbm_d2[4].ACLR
rst_sdram => type_reg_wbm_d2[5].ACLR
rst_sdram => type_reg_wbm_d2[6].ACLR
rst_sdram => type_reg_wbm_d2[7].ACLR
rst_sdram => type_reg_wbm_d1[1].ACLR
rst_sdram => type_reg_wbm_d1[2].ACLR
rst_sdram => type_reg_wbm_d1[3].ACLR
rst_sdram => type_reg_wbm_d1[4].ACLR
rst_sdram => type_reg_wbm_d1[5].ACLR
rst_sdram => type_reg_wbm_d1[6].ACLR
rst_sdram => type_reg_wbm_d1[7].ACLR
rst_sdram => ram_num_words_d2[0].ACLR
rst_sdram => ram_num_words_d2[1].ACLR
rst_sdram => ram_num_words_d2[2].ACLR
rst_sdram => ram_num_words_d2[3].ACLR
rst_sdram => ram_num_words_d2[4].ACLR
rst_sdram => ram_num_words_d2[5].ACLR
rst_sdram => ram_num_words_d2[6].ACLR
rst_sdram => ram_num_words_d2[7].ACLR
rst_sdram => ram_num_words_d2[8].ACLR
rst_sdram => ram_num_words_d1[0].ACLR
rst_sdram => ram_num_words_d1[1].ACLR
rst_sdram => ram_num_words_d1[2].ACLR
rst_sdram => ram_num_words_d1[3].ACLR
rst_sdram => ram_num_words_d1[4].ACLR
rst_sdram => ram_num_words_d1[5].ACLR
rst_sdram => ram_num_words_d1[6].ACLR
rst_sdram => ram_num_words_d1[7].ACLR
rst_sdram => ram_num_words_d1[8].ACLR
rst_sdram => ram_ready_d4.ACLR
rst_sdram => ram_ready_d3.ACLR
rst_sdram => ram_ready_d2.ACLR
rst_sdram => ram_ready_d1.ACLR
rst_sdram => ram_ready_flt.ACLR
rst_sys => mem_ctrl_wr_wbs:wbs_inst.rst
rst_sys => wbm_busy_d2.PRESET
rst_sys => wbm_busy_d1.PRESET
wbs_adr_i[0] => mem_ctrl_wr_wbs:wbs_inst.wbs_adr_i[0]
wbs_adr_i[1] => mem_ctrl_wr_wbs:wbs_inst.wbs_adr_i[1]
wbs_adr_i[2] => mem_ctrl_wr_wbs:wbs_inst.wbs_adr_i[2]
wbs_adr_i[3] => mem_ctrl_wr_wbs:wbs_inst.wbs_adr_i[3]
wbs_adr_i[4] => mem_ctrl_wr_wbs:wbs_inst.wbs_adr_i[4]
wbs_adr_i[5] => mem_ctrl_wr_wbs:wbs_inst.wbs_adr_i[5]
wbs_adr_i[6] => mem_ctrl_wr_wbs:wbs_inst.wbs_adr_i[6]
wbs_adr_i[7] => mem_ctrl_wr_wbs:wbs_inst.wbs_adr_i[7]
wbs_adr_i[8] => mem_ctrl_wr_wbs:wbs_inst.wbs_adr_i[8]
wbs_adr_i[9] => mem_ctrl_wr_wbs:wbs_inst.wbs_adr_i[9]
wbs_tga_i[0] => mem_ctrl_wr_wbs:wbs_inst.wbs_tga_i[0]
wbs_tga_i[1] => mem_ctrl_wr_wbs:wbs_inst.wbs_tga_i[1]
wbs_tga_i[2] => mem_ctrl_wr_wbs:wbs_inst.wbs_tga_i[2]
wbs_tga_i[3] => mem_ctrl_wr_wbs:wbs_inst.wbs_tga_i[3]
wbs_tga_i[4] => mem_ctrl_wr_wbs:wbs_inst.wbs_tga_i[4]
wbs_tga_i[5] => mem_ctrl_wr_wbs:wbs_inst.wbs_tga_i[5]
wbs_tga_i[6] => mem_ctrl_wr_wbs:wbs_inst.wbs_tga_i[6]
wbs_tga_i[7] => mem_ctrl_wr_wbs:wbs_inst.wbs_tga_i[7]
wbs_tga_i[8] => mem_ctrl_wr_wbs:wbs_inst.wbs_tga_i[8]
wbs_tga_i[9] => mem_ctrl_wr_wbs:wbs_inst.wbs_tga_i[9]
wbs_dat_i[0] => mem_ctrl_wr_wbs:wbs_inst.wbs_dat_i[0]
wbs_dat_i[1] => mem_ctrl_wr_wbs:wbs_inst.wbs_dat_i[1]
wbs_dat_i[2] => mem_ctrl_wr_wbs:wbs_inst.wbs_dat_i[2]
wbs_dat_i[3] => mem_ctrl_wr_wbs:wbs_inst.wbs_dat_i[3]
wbs_dat_i[4] => mem_ctrl_wr_wbs:wbs_inst.wbs_dat_i[4]
wbs_dat_i[5] => mem_ctrl_wr_wbs:wbs_inst.wbs_dat_i[5]
wbs_dat_i[6] => mem_ctrl_wr_wbs:wbs_inst.wbs_dat_i[6]
wbs_dat_i[7] => mem_ctrl_wr_wbs:wbs_inst.wbs_dat_i[7]
wbs_cyc_i => mem_ctrl_wr_wbs:wbs_inst.wbs_cyc_i
wbs_stb_i => mem_ctrl_wr_wbs:wbs_inst.wbs_stb_i
wbs_stall_o <= mem_ctrl_wr_wbs:wbs_inst.wbs_stall_o
wbs_ack_o <= mem_ctrl_wr_wbs:wbs_inst.wbs_ack_o
wbs_err_o <= mem_ctrl_wr_wbs:wbs_inst.wbs_err_o
wbm_adr_o[0] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[0]
wbm_adr_o[1] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[1]
wbm_adr_o[2] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[2]
wbm_adr_o[3] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[3]
wbm_adr_o[4] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[4]
wbm_adr_o[5] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[5]
wbm_adr_o[6] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[6]
wbm_adr_o[7] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[7]
wbm_adr_o[8] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[8]
wbm_adr_o[9] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[9]
wbm_adr_o[10] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[10]
wbm_adr_o[11] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[11]
wbm_adr_o[12] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[12]
wbm_adr_o[13] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[13]
wbm_adr_o[14] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[14]
wbm_adr_o[15] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[15]
wbm_adr_o[16] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[16]
wbm_adr_o[17] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[17]
wbm_adr_o[18] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[18]
wbm_adr_o[19] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[19]
wbm_adr_o[20] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[20]
wbm_adr_o[21] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[21]
wbm_dat_o[0] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[0]
wbm_dat_o[1] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[1]
wbm_dat_o[2] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[2]
wbm_dat_o[3] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[3]
wbm_dat_o[4] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[4]
wbm_dat_o[5] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[5]
wbm_dat_o[6] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[6]
wbm_dat_o[7] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[7]
wbm_dat_o[8] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[8]
wbm_dat_o[9] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[9]
wbm_dat_o[10] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[10]
wbm_dat_o[11] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[11]
wbm_dat_o[12] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[12]
wbm_dat_o[13] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[13]
wbm_dat_o[14] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[14]
wbm_dat_o[15] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[15]
wbm_we_o <= mem_ctrl_wr_wbm:wbm_inst.wbm_we_o
wbm_tga_o[0] <= mem_ctrl_wr_wbm:wbm_inst.wbm_tga_o[0]
wbm_tga_o[1] <= mem_ctrl_wr_wbm:wbm_inst.wbm_tga_o[1]
wbm_tga_o[2] <= mem_ctrl_wr_wbm:wbm_inst.wbm_tga_o[2]
wbm_tga_o[3] <= mem_ctrl_wr_wbm:wbm_inst.wbm_tga_o[3]
wbm_tga_o[4] <= mem_ctrl_wr_wbm:wbm_inst.wbm_tga_o[4]
wbm_tga_o[5] <= mem_ctrl_wr_wbm:wbm_inst.wbm_tga_o[5]
wbm_tga_o[6] <= mem_ctrl_wr_wbm:wbm_inst.wbm_tga_o[6]
wbm_tga_o[7] <= mem_ctrl_wr_wbm:wbm_inst.wbm_tga_o[7]
wbm_cyc_o <= mem_ctrl_wr_wbm:wbm_inst.wbm_cyc_o
wbm_stb_o <= mem_ctrl_wr_wbm:wbm_inst.wbm_stb_o
wbm_stall_i => mem_ctrl_wr_wbm:wbm_inst.wbm_stall_i
wbm_err_i => mem_ctrl_wr_wbm:wbm_inst.wbm_err_i
wbm_ack_i => mem_ctrl_wr_wbm:wbm_inst.wbm_ack_i
arbiter_gnt => mem_ctrl_wr_wbm:wbm_inst.arbiter_gnt
arbiter_req <= mem_ctrl_wr_wbm:wbm_inst.arbiter_req
bank_val => mem_ctrl_wr_wbm:wbm_inst.bank_val
bank_switch <= mem_ctrl_wr_wbm:wbm_inst.bank_switch
type_reg[0] => mem_ctrl_wr_wbs:wbs_inst.type_reg[0]
type_reg[1] => mem_ctrl_wr_wbs:wbs_inst.type_reg[1]
type_reg[2] => mem_ctrl_wr_wbs:wbs_inst.type_reg[2]
type_reg[3] => mem_ctrl_wr_wbs:wbs_inst.type_reg[3]
type_reg[4] => mem_ctrl_wr_wbs:wbs_inst.type_reg[4]
type_reg[5] => mem_ctrl_wr_wbs:wbs_inst.type_reg[5]
type_reg[6] => mem_ctrl_wr_wbs:wbs_inst.type_reg[6]
type_reg[7] => mem_ctrl_wr_wbs:wbs_inst.type_reg[7]
wr_addr_reg[0] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[0]
wr_addr_reg[1] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[1]
wr_addr_reg[2] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[2]
wr_addr_reg[3] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[3]
wr_addr_reg[4] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[4]
wr_addr_reg[5] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[5]
wr_addr_reg[6] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[6]
wr_addr_reg[7] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[7]
wr_addr_reg[8] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[8]
wr_addr_reg[9] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[9]
wr_addr_reg[10] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[10]
wr_addr_reg[11] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[11]
wr_addr_reg[12] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[12]
wr_addr_reg[13] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[13]
wr_addr_reg[14] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[14]
wr_addr_reg[15] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[15]
wr_addr_reg[16] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[16]
wr_addr_reg[17] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[17]
wr_addr_reg[18] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[18]
wr_addr_reg[19] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[19]
wr_addr_reg[20] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[20]
wr_addr_reg[21] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[21]
wr_cnt_val[0] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[0]
wr_cnt_val[1] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[1]
wr_cnt_val[2] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[2]
wr_cnt_val[3] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[3]
wr_cnt_val[4] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[4]
wr_cnt_val[5] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[5]
wr_cnt_val[6] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[6]
wr_cnt_val[7] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[7]
wr_cnt_val[8] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[8]
wr_cnt_val[9] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[9]
wr_cnt_val[10] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[10]
wr_cnt_val[11] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[11]
wr_cnt_val[12] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[12]
wr_cnt_val[13] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[13]
wr_cnt_val[14] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[14]
wr_cnt_val[15] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[15]
wr_cnt_val[16] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[16]
wr_cnt_val[17] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[17]
wr_cnt_val[18] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[18]
wr_cnt_en <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_en
dbg_wr_bank <= mem_ctrl_wr_wbm:wbm_inst.dbg_wr_bank


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdclock => altsyncram:altsyncram_component.clock1
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component
wren_a => altsyncram_a4l1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_a4l1:auto_generated.data_a[0]
data_a[1] => altsyncram_a4l1:auto_generated.data_a[1]
data_a[2] => altsyncram_a4l1:auto_generated.data_a[2]
data_a[3] => altsyncram_a4l1:auto_generated.data_a[3]
data_a[4] => altsyncram_a4l1:auto_generated.data_a[4]
data_a[5] => altsyncram_a4l1:auto_generated.data_a[5]
data_a[6] => altsyncram_a4l1:auto_generated.data_a[6]
data_a[7] => altsyncram_a4l1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_a4l1:auto_generated.address_a[0]
address_a[1] => altsyncram_a4l1:auto_generated.address_a[1]
address_a[2] => altsyncram_a4l1:auto_generated.address_a[2]
address_a[3] => altsyncram_a4l1:auto_generated.address_a[3]
address_a[4] => altsyncram_a4l1:auto_generated.address_a[4]
address_a[5] => altsyncram_a4l1:auto_generated.address_a[5]
address_a[6] => altsyncram_a4l1:auto_generated.address_a[6]
address_a[7] => altsyncram_a4l1:auto_generated.address_a[7]
address_a[8] => altsyncram_a4l1:auto_generated.address_a[8]
address_a[9] => altsyncram_a4l1:auto_generated.address_a[9]
address_b[0] => altsyncram_a4l1:auto_generated.address_b[0]
address_b[1] => altsyncram_a4l1:auto_generated.address_b[1]
address_b[2] => altsyncram_a4l1:auto_generated.address_b[2]
address_b[3] => altsyncram_a4l1:auto_generated.address_b[3]
address_b[4] => altsyncram_a4l1:auto_generated.address_b[4]
address_b[5] => altsyncram_a4l1:auto_generated.address_b[5]
address_b[6] => altsyncram_a4l1:auto_generated.address_b[6]
address_b[7] => altsyncram_a4l1:auto_generated.address_b[7]
address_b[8] => altsyncram_a4l1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a4l1:auto_generated.clock0
clock1 => altsyncram_a4l1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_a4l1:auto_generated.q_b[0]
q_b[1] <= altsyncram_a4l1:auto_generated.q_b[1]
q_b[2] <= altsyncram_a4l1:auto_generated.q_b[2]
q_b[3] <= altsyncram_a4l1:auto_generated.q_b[3]
q_b[4] <= altsyncram_a4l1:auto_generated.q_b[4]
q_b[5] <= altsyncram_a4l1:auto_generated.q_b[5]
q_b[6] <= altsyncram_a4l1:auto_generated.q_b[6]
q_b[7] <= altsyncram_a4l1:auto_generated.q_b[7]
q_b[8] <= altsyncram_a4l1:auto_generated.q_b[8]
q_b[9] <= altsyncram_a4l1:auto_generated.q_b[9]
q_b[10] <= altsyncram_a4l1:auto_generated.q_b[10]
q_b[11] <= altsyncram_a4l1:auto_generated.q_b[11]
q_b[12] <= altsyncram_a4l1:auto_generated.q_b[12]
q_b[13] <= altsyncram_a4l1:auto_generated.q_b[13]
q_b[14] <= altsyncram_a4l1:auto_generated.q_b[14]
q_b[15] <= altsyncram_a4l1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated
address_a[0] => altsyncram_s8l1:altsyncram1.address_b[0]
address_a[1] => altsyncram_s8l1:altsyncram1.address_b[1]
address_a[2] => altsyncram_s8l1:altsyncram1.address_b[2]
address_a[3] => altsyncram_s8l1:altsyncram1.address_b[3]
address_a[4] => altsyncram_s8l1:altsyncram1.address_b[4]
address_a[5] => altsyncram_s8l1:altsyncram1.address_b[5]
address_a[6] => altsyncram_s8l1:altsyncram1.address_b[6]
address_a[7] => altsyncram_s8l1:altsyncram1.address_b[7]
address_a[8] => altsyncram_s8l1:altsyncram1.address_b[8]
address_a[9] => altsyncram_s8l1:altsyncram1.address_b[9]
address_b[0] => altsyncram_s8l1:altsyncram1.address_a[0]
address_b[1] => altsyncram_s8l1:altsyncram1.address_a[1]
address_b[2] => altsyncram_s8l1:altsyncram1.address_a[2]
address_b[3] => altsyncram_s8l1:altsyncram1.address_a[3]
address_b[4] => altsyncram_s8l1:altsyncram1.address_a[4]
address_b[5] => altsyncram_s8l1:altsyncram1.address_a[5]
address_b[6] => altsyncram_s8l1:altsyncram1.address_a[6]
address_b[7] => altsyncram_s8l1:altsyncram1.address_a[7]
address_b[8] => altsyncram_s8l1:altsyncram1.address_a[8]
clock0 => altsyncram_s8l1:altsyncram1.clock1
clock1 => altsyncram_s8l1:altsyncram1.clock0
data_a[0] => altsyncram_s8l1:altsyncram1.data_b[0]
data_a[1] => altsyncram_s8l1:altsyncram1.data_b[1]
data_a[2] => altsyncram_s8l1:altsyncram1.data_b[2]
data_a[3] => altsyncram_s8l1:altsyncram1.data_b[3]
data_a[4] => altsyncram_s8l1:altsyncram1.data_b[4]
data_a[5] => altsyncram_s8l1:altsyncram1.data_b[5]
data_a[6] => altsyncram_s8l1:altsyncram1.data_b[6]
data_a[7] => altsyncram_s8l1:altsyncram1.data_b[7]
q_b[0] <= altsyncram_s8l1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_s8l1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_s8l1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_s8l1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_s8l1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_s8l1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_s8l1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_s8l1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_s8l1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_s8l1:altsyncram1.q_a[9]
q_b[10] <= altsyncram_s8l1:altsyncram1.q_a[10]
q_b[11] <= altsyncram_s8l1:altsyncram1.q_a[11]
q_b[12] <= altsyncram_s8l1:altsyncram1.q_a[12]
q_b[13] <= altsyncram_s8l1:altsyncram1.q_a[13]
q_b[14] <= altsyncram_s8l1:altsyncram1.q_a[14]
q_b[15] <= altsyncram_s8l1:altsyncram1.q_a[15]
wren_a => altsyncram_s8l1:altsyncram1.clocken1
wren_a => altsyncram_s8l1:altsyncram1.wren_b


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a0.PORTADATAIN1
data_a[9] => ram_block2a1.PORTADATAIN1
data_a[10] => ram_block2a2.PORTADATAIN1
data_a[11] => ram_block2a3.PORTADATAIN1
data_a[12] => ram_block2a4.PORTADATAIN1
data_a[13] => ram_block2a5.PORTADATAIN1
data_a[14] => ram_block2a6.PORTADATAIN1
data_a[15] => ram_block2a7.PORTADATAIN1
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a0.PORTADATAOUT1
q_a[9] <= ram_block2a1.PORTADATAOUT1
q_a[10] <= ram_block2a2.PORTADATAOUT1
q_a[11] <= ram_block2a3.PORTADATAOUT1
q_a[12] <= ram_block2a4.PORTADATAOUT1
q_a[13] <= ram_block2a5.PORTADATAOUT1
q_a[14] <= ram_block2a6.PORTADATAOUT1
q_a[15] <= ram_block2a7.PORTADATAOUT1
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst
clk_i => type_reg_wbm[0]~reg0.CLK
clk_i => type_reg_wbm[1]~reg0.CLK
clk_i => type_reg_wbm[2]~reg0.CLK
clk_i => type_reg_wbm[3]~reg0.CLK
clk_i => type_reg_wbm[4]~reg0.CLK
clk_i => type_reg_wbm[5]~reg0.CLK
clk_i => type_reg_wbm[6]~reg0.CLK
clk_i => type_reg_wbm[7]~reg0.CLK
clk_i => wr_addr_reg_wbm[0]~reg0.CLK
clk_i => wr_addr_reg_wbm[1]~reg0.CLK
clk_i => wr_addr_reg_wbm[2]~reg0.CLK
clk_i => wr_addr_reg_wbm[3]~reg0.CLK
clk_i => wr_addr_reg_wbm[4]~reg0.CLK
clk_i => wr_addr_reg_wbm[5]~reg0.CLK
clk_i => wr_addr_reg_wbm[6]~reg0.CLK
clk_i => wr_addr_reg_wbm[7]~reg0.CLK
clk_i => wr_addr_reg_wbm[8]~reg0.CLK
clk_i => wr_addr_reg_wbm[9]~reg0.CLK
clk_i => wr_addr_reg_wbm[10]~reg0.CLK
clk_i => wr_addr_reg_wbm[11]~reg0.CLK
clk_i => wr_addr_reg_wbm[12]~reg0.CLK
clk_i => wr_addr_reg_wbm[13]~reg0.CLK
clk_i => wr_addr_reg_wbm[14]~reg0.CLK
clk_i => wr_addr_reg_wbm[15]~reg0.CLK
clk_i => wr_addr_reg_wbm[16]~reg0.CLK
clk_i => wr_addr_reg_wbm[17]~reg0.CLK
clk_i => wr_addr_reg_wbm[18]~reg0.CLK
clk_i => wr_addr_reg_wbm[19]~reg0.CLK
clk_i => wr_addr_reg_wbm[20]~reg0.CLK
clk_i => wr_addr_reg_wbm[21]~reg0.CLK
clk_i => done_cnt[0].CLK
clk_i => done_cnt[1].CLK
clk_i => done_cnt[2].CLK
clk_i => ram_ready~reg0.CLK
clk_i => ram_ready_sr[0].CLK
clk_i => ram_ready_sr[1].CLK
clk_i => ram_ready_sr[2].CLK
clk_i => ram_ready_sr[3].CLK
clk_i => ram_ready_i.CLK
clk_i => ram_words_i[0].CLK
clk_i => ram_words_i[1].CLK
clk_i => ram_words_i[2].CLK
clk_i => ram_words_i[3].CLK
clk_i => ram_words_i[4].CLK
clk_i => ram_words_i[5].CLK
clk_i => ram_words_i[6].CLK
clk_i => ram_words_i[7].CLK
clk_i => ram_words_i[8].CLK
clk_i => ram_expect_adr[0].CLK
clk_i => ram_expect_adr[1].CLK
clk_i => ram_expect_adr[2].CLK
clk_i => ram_expect_adr[3].CLK
clk_i => ram_expect_adr[4].CLK
clk_i => ram_expect_adr[5].CLK
clk_i => ram_expect_adr[6].CLK
clk_i => ram_expect_adr[7].CLK
clk_i => ram_expect_adr[8].CLK
clk_i => ram_expect_adr[9].CLK
clk_i => ram_din_valid~reg0.CLK
clk_i => wbs_err_o~reg0.CLK
clk_i => wbs_ack_o~reg0.CLK
clk_i => wbs_stall_o~reg0.CLK
clk_i => wbs_cur_st~1.DATAIN
rst => type_reg_wbm[0]~reg0.ACLR
rst => type_reg_wbm[1]~reg0.ACLR
rst => type_reg_wbm[2]~reg0.ACLR
rst => type_reg_wbm[3]~reg0.ACLR
rst => type_reg_wbm[4]~reg0.ACLR
rst => type_reg_wbm[5]~reg0.ACLR
rst => type_reg_wbm[6]~reg0.ACLR
rst => type_reg_wbm[7]~reg0.ACLR
rst => wr_addr_reg_wbm[0]~reg0.ACLR
rst => wr_addr_reg_wbm[1]~reg0.ACLR
rst => wr_addr_reg_wbm[2]~reg0.ACLR
rst => wr_addr_reg_wbm[3]~reg0.ACLR
rst => wr_addr_reg_wbm[4]~reg0.ACLR
rst => wr_addr_reg_wbm[5]~reg0.ACLR
rst => wr_addr_reg_wbm[6]~reg0.ACLR
rst => wr_addr_reg_wbm[7]~reg0.ACLR
rst => wr_addr_reg_wbm[8]~reg0.ACLR
rst => wr_addr_reg_wbm[9]~reg0.ACLR
rst => wr_addr_reg_wbm[10]~reg0.ACLR
rst => wr_addr_reg_wbm[11]~reg0.ACLR
rst => wr_addr_reg_wbm[12]~reg0.ACLR
rst => wr_addr_reg_wbm[13]~reg0.ACLR
rst => wr_addr_reg_wbm[14]~reg0.ACLR
rst => wr_addr_reg_wbm[15]~reg0.ACLR
rst => wr_addr_reg_wbm[16]~reg0.ACLR
rst => wr_addr_reg_wbm[17]~reg0.ACLR
rst => wr_addr_reg_wbm[18]~reg0.ACLR
rst => wr_addr_reg_wbm[19]~reg0.ACLR
rst => wr_addr_reg_wbm[20]~reg0.ACLR
rst => wr_addr_reg_wbm[21]~reg0.ACLR
rst => ram_expect_adr[0].ACLR
rst => ram_expect_adr[1].ACLR
rst => ram_expect_adr[2].ACLR
rst => ram_expect_adr[3].ACLR
rst => ram_expect_adr[4].ACLR
rst => ram_expect_adr[5].ACLR
rst => ram_expect_adr[6].ACLR
rst => ram_expect_adr[7].ACLR
rst => ram_expect_adr[8].ACLR
rst => ram_expect_adr[9].ACLR
rst => ram_din_valid~reg0.ACLR
rst => wbs_err_o~reg0.ACLR
rst => wbs_ack_o~reg0.ACLR
rst => wbs_stall_o~reg0.PRESET
rst => ram_ready~reg0.ACLR
rst => ram_words_i[0].ACLR
rst => ram_words_i[1].ACLR
rst => ram_words_i[2].ACLR
rst => ram_words_i[3].ACLR
rst => ram_words_i[4].ACLR
rst => ram_words_i[5].ACLR
rst => ram_words_i[6].ACLR
rst => ram_words_i[7].ACLR
rst => ram_words_i[8].ACLR
rst => ram_ready_i.ACLR
rst => ram_ready_sr[0].ACLR
rst => ram_ready_sr[1].ACLR
rst => ram_ready_sr[2].ACLR
rst => ram_ready_sr[3].ACLR
rst => done_cnt[0].PRESET
rst => done_cnt[1].PRESET
rst => done_cnt[2].ACLR
rst => wbs_cur_st~3.DATAIN
wbs_adr_i[0] => Equal0.IN9
wbs_adr_i[1] => Equal0.IN8
wbs_adr_i[2] => Equal0.IN7
wbs_adr_i[3] => Equal0.IN6
wbs_adr_i[4] => Equal0.IN5
wbs_adr_i[5] => Equal0.IN4
wbs_adr_i[6] => Equal0.IN3
wbs_adr_i[7] => Equal0.IN2
wbs_adr_i[8] => Equal0.IN1
wbs_adr_i[9] => Equal0.IN0
wbs_tga_i[0] => ~NO_FANOUT~
wbs_tga_i[1] => ram_words_i[0].DATAIN
wbs_tga_i[2] => ram_words_i[1].DATAIN
wbs_tga_i[3] => ram_words_i[2].DATAIN
wbs_tga_i[4] => ram_words_i[3].DATAIN
wbs_tga_i[5] => ram_words_i[4].DATAIN
wbs_tga_i[6] => ram_words_i[5].DATAIN
wbs_tga_i[7] => ram_words_i[6].DATAIN
wbs_tga_i[8] => ram_words_i[7].DATAIN
wbs_tga_i[9] => ram_words_i[8].DATAIN
wbs_dat_i[0] => ram_data_in[0].DATAIN
wbs_dat_i[1] => ram_data_in[1].DATAIN
wbs_dat_i[2] => ram_data_in[2].DATAIN
wbs_dat_i[3] => ram_data_in[3].DATAIN
wbs_dat_i[4] => ram_data_in[4].DATAIN
wbs_dat_i[5] => ram_data_in[5].DATAIN
wbs_dat_i[6] => ram_data_in[6].DATAIN
wbs_dat_i[7] => ram_data_in[7].DATAIN
wbs_cyc_i => wbs_fsm_proc.IN0
wbs_cyc_i => wbs_fsm_proc.IN0
wbs_cyc_i => wbs_err_o.OUTPUTSELECT
wbs_cyc_i => Selector14.IN3
wbs_cyc_i => Selector15.IN1
wbs_stb_i => wbs_fsm_proc.IN1
wbs_stb_i => wbs_err_o.DATAB
wbs_stall_o <= wbs_stall_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_ack_o <= wbs_ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_err_o <= wbs_err_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[0] <= ram_expect_adr[0].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[1] <= ram_expect_adr[1].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[2] <= ram_expect_adr[2].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[3] <= ram_expect_adr[3].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[4] <= ram_expect_adr[4].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[5] <= ram_expect_adr[5].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[6] <= ram_expect_adr[6].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[7] <= ram_expect_adr[7].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[8] <= ram_expect_adr[8].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[9] <= ram_expect_adr[9].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[0] <= wbs_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[1] <= wbs_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[2] <= wbs_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[3] <= wbs_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[4] <= wbs_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[5] <= wbs_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[6] <= wbs_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[7] <= wbs_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
ram_din_valid <= ram_din_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg[0] => type_reg_wbm[0]~reg0.DATAIN
type_reg[1] => type_reg_wbm[1]~reg0.DATAIN
type_reg[2] => type_reg_wbm[2]~reg0.DATAIN
type_reg[3] => type_reg_wbm[3]~reg0.DATAIN
type_reg[4] => type_reg_wbm[4]~reg0.DATAIN
type_reg[5] => type_reg_wbm[5]~reg0.DATAIN
type_reg[6] => type_reg_wbm[6]~reg0.DATAIN
type_reg[7] => type_reg_wbm[7]~reg0.DATAIN
wr_addr_reg[0] => wr_addr_reg_wbm[0]~reg0.DATAIN
wr_addr_reg[1] => wr_addr_reg_wbm[1]~reg0.DATAIN
wr_addr_reg[2] => wr_addr_reg_wbm[2]~reg0.DATAIN
wr_addr_reg[3] => wr_addr_reg_wbm[3]~reg0.DATAIN
wr_addr_reg[4] => wr_addr_reg_wbm[4]~reg0.DATAIN
wr_addr_reg[5] => wr_addr_reg_wbm[5]~reg0.DATAIN
wr_addr_reg[6] => wr_addr_reg_wbm[6]~reg0.DATAIN
wr_addr_reg[7] => wr_addr_reg_wbm[7]~reg0.DATAIN
wr_addr_reg[8] => wr_addr_reg_wbm[8]~reg0.DATAIN
wr_addr_reg[9] => wr_addr_reg_wbm[9]~reg0.DATAIN
wr_addr_reg[10] => wr_addr_reg_wbm[10]~reg0.DATAIN
wr_addr_reg[11] => wr_addr_reg_wbm[11]~reg0.DATAIN
wr_addr_reg[12] => wr_addr_reg_wbm[12]~reg0.DATAIN
wr_addr_reg[13] => wr_addr_reg_wbm[13]~reg0.DATAIN
wr_addr_reg[14] => wr_addr_reg_wbm[14]~reg0.DATAIN
wr_addr_reg[15] => wr_addr_reg_wbm[15]~reg0.DATAIN
wr_addr_reg[16] => wr_addr_reg_wbm[16]~reg0.DATAIN
wr_addr_reg[17] => wr_addr_reg_wbm[17]~reg0.DATAIN
wr_addr_reg[18] => wr_addr_reg_wbm[18]~reg0.DATAIN
wr_addr_reg[19] => wr_addr_reg_wbm[19]~reg0.DATAIN
wr_addr_reg[20] => wr_addr_reg_wbm[20]~reg0.DATAIN
wr_addr_reg[21] => wr_addr_reg_wbm[21]~reg0.DATAIN
wbm_busy => wbs_fsm_proc.IN1
type_reg_wbm[0] <= type_reg_wbm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[1] <= type_reg_wbm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[2] <= type_reg_wbm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[3] <= type_reg_wbm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[4] <= type_reg_wbm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[5] <= type_reg_wbm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[6] <= type_reg_wbm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[7] <= type_reg_wbm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[0] <= wr_addr_reg_wbm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[1] <= wr_addr_reg_wbm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[2] <= wr_addr_reg_wbm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[3] <= wr_addr_reg_wbm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[4] <= wr_addr_reg_wbm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[5] <= wr_addr_reg_wbm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[6] <= wr_addr_reg_wbm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[7] <= wr_addr_reg_wbm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[8] <= wr_addr_reg_wbm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[9] <= wr_addr_reg_wbm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[10] <= wr_addr_reg_wbm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[11] <= wr_addr_reg_wbm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[12] <= wr_addr_reg_wbm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[13] <= wr_addr_reg_wbm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[14] <= wr_addr_reg_wbm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[15] <= wr_addr_reg_wbm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[16] <= wr_addr_reg_wbm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[17] <= wr_addr_reg_wbm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[18] <= wr_addr_reg_wbm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[19] <= wr_addr_reg_wbm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[20] <= wr_addr_reg_wbm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[21] <= wr_addr_reg_wbm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_ready <= ram_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_num_words[0] <= ram_words_i[0].DB_MAX_OUTPUT_PORT_TYPE
ram_num_words[1] <= ram_words_i[1].DB_MAX_OUTPUT_PORT_TYPE
ram_num_words[2] <= ram_words_i[2].DB_MAX_OUTPUT_PORT_TYPE
ram_num_words[3] <= ram_words_i[3].DB_MAX_OUTPUT_PORT_TYPE
ram_num_words[4] <= ram_words_i[4].DB_MAX_OUTPUT_PORT_TYPE
ram_num_words[5] <= ram_words_i[5].DB_MAX_OUTPUT_PORT_TYPE
ram_num_words[6] <= ram_words_i[6].DB_MAX_OUTPUT_PORT_TYPE
ram_num_words[7] <= ram_words_i[7].DB_MAX_OUTPUT_PORT_TYPE
ram_num_words[8] <= ram_words_i[8].DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst
clk_i => ram_latch_1st_dat.CLK
clk_i => wbm_busy~reg0.CLK
clk_i => ram_ready_der.CLK
clk_i => ram_cnt_zero_bool.CLK
clk_i => err_i_status.CLK
clk_i => sum_wr_cnt[0].CLK
clk_i => sum_wr_cnt[1].CLK
clk_i => sum_wr_cnt[2].CLK
clk_i => sum_wr_cnt[3].CLK
clk_i => sum_wr_cnt[4].CLK
clk_i => sum_wr_cnt[5].CLK
clk_i => sum_wr_cnt[6].CLK
clk_i => sum_wr_cnt[7].CLK
clk_i => sum_wr_cnt[8].CLK
clk_i => sum_wr_cnt[9].CLK
clk_i => sum_wr_cnt[10].CLK
clk_i => sum_wr_cnt[11].CLK
clk_i => sum_wr_cnt[12].CLK
clk_i => sum_wr_cnt[13].CLK
clk_i => sum_wr_cnt[14].CLK
clk_i => sum_wr_cnt[15].CLK
clk_i => sum_wr_cnt[16].CLK
clk_i => sum_wr_cnt[17].CLK
clk_i => sum_wr_cnt[18].CLK
clk_i => inc_sum_wr_cnt[0].CLK
clk_i => inc_sum_wr_cnt[1].CLK
clk_i => ram_samp_dt[0].CLK
clk_i => ram_samp_dt[1].CLK
clk_i => ram_samp_dt[2].CLK
clk_i => ram_samp_dt[3].CLK
clk_i => ram_samp_dt[4].CLK
clk_i => ram_samp_dt[5].CLK
clk_i => ram_samp_dt[6].CLK
clk_i => ram_samp_dt[7].CLK
clk_i => ram_samp_dt[8].CLK
clk_i => ram_samp_dt[9].CLK
clk_i => ram_samp_dt[10].CLK
clk_i => ram_samp_dt[11].CLK
clk_i => ram_samp_dt[12].CLK
clk_i => ram_samp_dt[13].CLK
clk_i => ram_samp_dt[14].CLK
clk_i => ram_samp_dt[15].CLK
clk_i => wr_cnt[0].CLK
clk_i => wr_cnt[1].CLK
clk_i => wr_cnt[2].CLK
clk_i => wr_cnt[3].CLK
clk_i => wr_cnt[4].CLK
clk_i => wr_cnt[5].CLK
clk_i => wr_cnt[6].CLK
clk_i => wr_cnt[7].CLK
clk_i => wr_cnt[8].CLK
clk_i => wr_cnt[9].CLK
clk_i => wr_cnt[10].CLK
clk_i => wr_cnt[11].CLK
clk_i => wr_cnt[12].CLK
clk_i => wr_cnt[13].CLK
clk_i => wr_cnt[14].CLK
clk_i => wr_cnt[15].CLK
clk_i => wr_cnt[16].CLK
clk_i => wr_cnt[17].CLK
clk_i => wr_cnt[18].CLK
clk_i => neg_cyc_bool.CLK
clk_i => ack_i_cnt[0].CLK
clk_i => ack_i_cnt[1].CLK
clk_i => ack_i_cnt[2].CLK
clk_i => ack_i_cnt[3].CLK
clk_i => ack_i_cnt[4].CLK
clk_i => ack_i_cnt[5].CLK
clk_i => ack_i_cnt[6].CLK
clk_i => ack_i_cnt[7].CLK
clk_i => ack_i_cnt[8].CLK
clk_i => dat_1st_bool.CLK
clk_i => ram_1st_data[0].CLK
clk_i => ram_1st_data[1].CLK
clk_i => ram_1st_data[2].CLK
clk_i => ram_1st_data[3].CLK
clk_i => ram_1st_data[4].CLK
clk_i => ram_1st_data[5].CLK
clk_i => ram_1st_data[6].CLK
clk_i => ram_1st_data[7].CLK
clk_i => ram_1st_data[8].CLK
clk_i => ram_1st_data[9].CLK
clk_i => ram_1st_data[10].CLK
clk_i => ram_1st_data[11].CLK
clk_i => ram_1st_data[12].CLK
clk_i => ram_1st_data[13].CLK
clk_i => ram_1st_data[14].CLK
clk_i => ram_1st_data[15].CLK
clk_i => bank_switch~reg0.CLK
clk_i => wr_cnt_to_rd[0].CLK
clk_i => wr_cnt_to_rd[1].CLK
clk_i => wr_cnt_to_rd[2].CLK
clk_i => wr_cnt_to_rd[3].CLK
clk_i => wr_cnt_to_rd[4].CLK
clk_i => wr_cnt_to_rd[5].CLK
clk_i => wr_cnt_to_rd[6].CLK
clk_i => wr_cnt_to_rd[7].CLK
clk_i => wr_cnt_to_rd[8].CLK
clk_i => wr_cnt_to_rd[9].CLK
clk_i => wr_cnt_to_rd[10].CLK
clk_i => wr_cnt_to_rd[11].CLK
clk_i => wr_cnt_to_rd[12].CLK
clk_i => wr_cnt_to_rd[13].CLK
clk_i => wr_cnt_to_rd[14].CLK
clk_i => wr_cnt_to_rd[15].CLK
clk_i => wr_cnt_to_rd[16].CLK
clk_i => wr_cnt_to_rd[17].CLK
clk_i => wr_cnt_to_rd[18].CLK
clk_i => wr_cnt_en~reg0.CLK
clk_i => arbiter_req~reg0.CLK
clk_i => sum_pipe_bool.CLK
clk_i => addr_pipe[0].CLK
clk_i => addr_pipe[1].CLK
clk_i => addr_pipe[2].CLK
clk_i => addr_pipe[3].CLK
clk_i => addr_pipe[4].CLK
clk_i => addr_pipe[5].CLK
clk_i => addr_pipe[6].CLK
clk_i => addr_pipe[7].CLK
clk_i => ram_words_cnt[0].CLK
clk_i => ram_words_cnt[1].CLK
clk_i => ram_words_cnt[2].CLK
clk_i => ram_words_cnt[3].CLK
clk_i => ram_words_cnt[4].CLK
clk_i => ram_words_cnt[5].CLK
clk_i => ram_words_cnt[6].CLK
clk_i => ram_words_cnt[7].CLK
clk_i => wbm_stb_internal.CLK
clk_i => wbm_cyc_internal.CLK
clk_i => ram_words_left[0].CLK
clk_i => ram_words_left[1].CLK
clk_i => ram_words_left[2].CLK
clk_i => ram_words_left[3].CLK
clk_i => ram_words_left[4].CLK
clk_i => ram_words_left[5].CLK
clk_i => ram_words_left[6].CLK
clk_i => ram_words_left[7].CLK
clk_i => ram_words_left[8].CLK
clk_i => ram_addr_out_i[0].CLK
clk_i => ram_addr_out_i[1].CLK
clk_i => ram_addr_out_i[2].CLK
clk_i => ram_addr_out_i[3].CLK
clk_i => ram_addr_out_i[4].CLK
clk_i => ram_addr_out_i[5].CLK
clk_i => ram_addr_out_i[6].CLK
clk_i => ram_addr_out_i[7].CLK
clk_i => ram_addr_out_i[8].CLK
clk_i => cur_wr_addr[0].CLK
clk_i => cur_wr_addr[1].CLK
clk_i => cur_wr_addr[2].CLK
clk_i => cur_wr_addr[3].CLK
clk_i => cur_wr_addr[4].CLK
clk_i => cur_wr_addr[5].CLK
clk_i => cur_wr_addr[6].CLK
clk_i => cur_wr_addr[7].CLK
clk_i => cur_wr_addr[8].CLK
clk_i => cur_wr_addr[9].CLK
clk_i => cur_wr_addr[10].CLK
clk_i => cur_wr_addr[11].CLK
clk_i => cur_wr_addr[12].CLK
clk_i => cur_wr_addr[13].CLK
clk_i => cur_wr_addr[14].CLK
clk_i => cur_wr_addr[15].CLK
clk_i => cur_wr_addr[16].CLK
clk_i => cur_wr_addr[17].CLK
clk_i => cur_wr_addr[18].CLK
clk_i => cur_wr_addr[19].CLK
clk_i => cur_wr_addr[20].CLK
clk_i => cur_wr_addr[21].CLK
clk_i => wbm_tga_o[0]~reg0.CLK
clk_i => wbm_tga_o[1]~reg0.CLK
clk_i => wbm_tga_o[2]~reg0.CLK
clk_i => wbm_tga_o[3]~reg0.CLK
clk_i => wbm_tga_o[4]~reg0.CLK
clk_i => wbm_tga_o[5]~reg0.CLK
clk_i => wbm_tga_o[6]~reg0.CLK
clk_i => wbm_tga_o[7]~reg0.CLK
clk_i => wbm_cur_st~1.DATAIN
rst => sum_pipe_bool.ACLR
rst => addr_pipe[0].ACLR
rst => addr_pipe[1].ACLR
rst => addr_pipe[2].ACLR
rst => addr_pipe[3].ACLR
rst => addr_pipe[4].ACLR
rst => addr_pipe[5].ACLR
rst => addr_pipe[6].ACLR
rst => addr_pipe[7].ACLR
rst => ram_words_cnt[0].ACLR
rst => ram_words_cnt[1].ACLR
rst => ram_words_cnt[2].ACLR
rst => ram_words_cnt[3].ACLR
rst => ram_words_cnt[4].ACLR
rst => ram_words_cnt[5].ACLR
rst => ram_words_cnt[6].ACLR
rst => ram_words_cnt[7].ACLR
rst => wbm_stb_internal.ACLR
rst => wbm_cyc_internal.ACLR
rst => ram_words_left[0].ACLR
rst => ram_words_left[1].ACLR
rst => ram_words_left[2].ACLR
rst => ram_words_left[3].ACLR
rst => ram_words_left[4].ACLR
rst => ram_words_left[5].ACLR
rst => ram_words_left[6].ACLR
rst => ram_words_left[7].ACLR
rst => ram_words_left[8].ACLR
rst => ram_addr_out_i[0].ACLR
rst => ram_addr_out_i[1].ACLR
rst => ram_addr_out_i[2].ACLR
rst => ram_addr_out_i[3].ACLR
rst => ram_addr_out_i[4].ACLR
rst => ram_addr_out_i[5].ACLR
rst => ram_addr_out_i[6].ACLR
rst => ram_addr_out_i[7].ACLR
rst => ram_addr_out_i[8].ACLR
rst => cur_wr_addr[0].ACLR
rst => cur_wr_addr[1].ACLR
rst => cur_wr_addr[2].ACLR
rst => cur_wr_addr[3].ACLR
rst => cur_wr_addr[4].ACLR
rst => cur_wr_addr[5].ACLR
rst => cur_wr_addr[6].ACLR
rst => cur_wr_addr[7].ACLR
rst => cur_wr_addr[8].ACLR
rst => cur_wr_addr[9].ACLR
rst => cur_wr_addr[10].ACLR
rst => cur_wr_addr[11].ACLR
rst => cur_wr_addr[12].ACLR
rst => cur_wr_addr[13].ACLR
rst => cur_wr_addr[14].ACLR
rst => cur_wr_addr[15].ACLR
rst => cur_wr_addr[16].ACLR
rst => cur_wr_addr[17].ACLR
rst => cur_wr_addr[18].ACLR
rst => cur_wr_addr[19].ACLR
rst => cur_wr_addr[20].ACLR
rst => cur_wr_addr[21].ACLR
rst => wbm_tga_o[0]~reg0.ACLR
rst => wbm_tga_o[1]~reg0.ACLR
rst => wbm_tga_o[2]~reg0.ACLR
rst => wbm_tga_o[3]~reg0.ACLR
rst => wbm_tga_o[4]~reg0.ACLR
rst => wbm_tga_o[5]~reg0.ACLR
rst => wbm_tga_o[6]~reg0.ACLR
rst => wbm_tga_o[7]~reg0.ACLR
rst => arbiter_req~reg0.ACLR
rst => bank_switch~reg0.ACLR
rst => wbm_busy~reg0.PRESET
rst => wr_cnt_to_rd[0].ACLR
rst => wr_cnt_to_rd[1].ACLR
rst => wr_cnt_to_rd[2].ACLR
rst => wr_cnt_to_rd[3].ACLR
rst => wr_cnt_to_rd[4].ACLR
rst => wr_cnt_to_rd[5].ACLR
rst => wr_cnt_to_rd[6].ACLR
rst => wr_cnt_to_rd[7].ACLR
rst => wr_cnt_to_rd[8].ACLR
rst => wr_cnt_to_rd[9].ACLR
rst => wr_cnt_to_rd[10].ACLR
rst => wr_cnt_to_rd[11].ACLR
rst => wr_cnt_to_rd[12].ACLR
rst => wr_cnt_to_rd[13].ACLR
rst => wr_cnt_to_rd[14].ACLR
rst => wr_cnt_to_rd[15].ACLR
rst => wr_cnt_to_rd[16].ACLR
rst => wr_cnt_to_rd[17].ACLR
rst => wr_cnt_to_rd[18].ACLR
rst => wr_cnt_en~reg0.ACLR
rst => dat_1st_bool.PRESET
rst => ram_1st_data[0].ACLR
rst => ram_1st_data[1].ACLR
rst => ram_1st_data[2].ACLR
rst => ram_1st_data[3].ACLR
rst => ram_1st_data[4].ACLR
rst => ram_1st_data[5].ACLR
rst => ram_1st_data[6].ACLR
rst => ram_1st_data[7].ACLR
rst => ram_1st_data[8].ACLR
rst => ram_1st_data[9].ACLR
rst => ram_1st_data[10].ACLR
rst => ram_1st_data[11].ACLR
rst => ram_1st_data[12].ACLR
rst => ram_1st_data[13].ACLR
rst => ram_1st_data[14].ACLR
rst => ram_1st_data[15].ACLR
rst => neg_cyc_bool.ACLR
rst => ack_i_cnt[0].PRESET
rst => ack_i_cnt[1].PRESET
rst => ack_i_cnt[2].PRESET
rst => ack_i_cnt[3].PRESET
rst => ack_i_cnt[4].PRESET
rst => ack_i_cnt[5].PRESET
rst => ack_i_cnt[6].PRESET
rst => ack_i_cnt[7].PRESET
rst => ack_i_cnt[8].PRESET
rst => wr_cnt[0].ACLR
rst => wr_cnt[1].ACLR
rst => wr_cnt[2].ACLR
rst => wr_cnt[3].ACLR
rst => wr_cnt[4].ACLR
rst => wr_cnt[5].ACLR
rst => wr_cnt[6].ACLR
rst => wr_cnt[7].ACLR
rst => wr_cnt[8].ACLR
rst => wr_cnt[9].ACLR
rst => wr_cnt[10].ACLR
rst => wr_cnt[11].ACLR
rst => wr_cnt[12].ACLR
rst => wr_cnt[13].ACLR
rst => wr_cnt[14].ACLR
rst => wr_cnt[15].ACLR
rst => wr_cnt[16].ACLR
rst => wr_cnt[17].ACLR
rst => wr_cnt[18].ACLR
rst => inc_sum_wr_cnt[0].ACLR
rst => inc_sum_wr_cnt[1].ACLR
rst => ram_samp_dt[0].ACLR
rst => ram_samp_dt[1].ACLR
rst => ram_samp_dt[2].ACLR
rst => ram_samp_dt[3].ACLR
rst => ram_samp_dt[4].ACLR
rst => ram_samp_dt[5].ACLR
rst => ram_samp_dt[6].ACLR
rst => ram_samp_dt[7].ACLR
rst => ram_samp_dt[8].ACLR
rst => ram_samp_dt[9].ACLR
rst => ram_samp_dt[10].ACLR
rst => ram_samp_dt[11].ACLR
rst => ram_samp_dt[12].ACLR
rst => ram_samp_dt[13].ACLR
rst => ram_samp_dt[14].ACLR
rst => ram_samp_dt[15].ACLR
rst => sum_wr_cnt[0].ACLR
rst => sum_wr_cnt[1].ACLR
rst => sum_wr_cnt[2].ACLR
rst => sum_wr_cnt[3].ACLR
rst => sum_wr_cnt[4].ACLR
rst => sum_wr_cnt[5].ACLR
rst => sum_wr_cnt[6].ACLR
rst => sum_wr_cnt[7].ACLR
rst => sum_wr_cnt[8].ACLR
rst => sum_wr_cnt[9].ACLR
rst => sum_wr_cnt[10].ACLR
rst => sum_wr_cnt[11].ACLR
rst => sum_wr_cnt[12].ACLR
rst => sum_wr_cnt[13].ACLR
rst => sum_wr_cnt[14].ACLR
rst => sum_wr_cnt[15].ACLR
rst => sum_wr_cnt[16].ACLR
rst => sum_wr_cnt[17].ACLR
rst => sum_wr_cnt[18].ACLR
rst => err_i_status.ACLR
rst => ram_latch_1st_dat.PRESET
rst => ram_cnt_zero_bool.ACLR
rst => ram_ready_der.ACLR
rst => wbm_cur_st~3.DATAIN
wbm_adr_o[0] <= cur_wr_addr[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[1] <= cur_wr_addr[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[2] <= cur_wr_addr[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[3] <= cur_wr_addr[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[4] <= cur_wr_addr[4].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[5] <= cur_wr_addr[5].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[6] <= cur_wr_addr[6].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[7] <= cur_wr_addr[7].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[8] <= cur_wr_addr[8].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[9] <= cur_wr_addr[9].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[10] <= cur_wr_addr[10].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[11] <= cur_wr_addr[11].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[12] <= cur_wr_addr[12].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[13] <= cur_wr_addr[13].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[14] <= cur_wr_addr[14].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[15] <= cur_wr_addr[15].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[16] <= cur_wr_addr[16].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[17] <= cur_wr_addr[17].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[18] <= cur_wr_addr[18].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[19] <= cur_wr_addr[19].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[20] <= cur_wr_addr[20].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[21] <= cur_wr_addr[21].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[0] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[1] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[2] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[3] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[4] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[5] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[6] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[7] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[8] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[9] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[10] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[11] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[12] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[13] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[14] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[15] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_we_o <= <VCC>
wbm_tga_o[0] <= wbm_tga_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[1] <= wbm_tga_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[2] <= wbm_tga_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[3] <= wbm_tga_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[4] <= wbm_tga_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[5] <= wbm_tga_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[6] <= wbm_tga_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[7] <= wbm_tga_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_cyc_o <= wbm_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_stb_o <= wbm_stb_internal.DB_MAX_OUTPUT_PORT_TYPE
wbm_stall_i => wbm_stb_internal.OUTPUTSELECT
wbm_stall_i => dat_1st_bool.OUTPUTSELECT
wbm_stall_i => ram_addr_out_i.OUTPUTSELECT
wbm_stall_i => ram_addr_out_i.OUTPUTSELECT
wbm_stall_i => ram_addr_out_i.OUTPUTSELECT
wbm_stall_i => ram_addr_out_i.OUTPUTSELECT
wbm_stall_i => ram_addr_out_i.OUTPUTSELECT
wbm_stall_i => ram_addr_out_i.OUTPUTSELECT
wbm_stall_i => ram_addr_out_i.OUTPUTSELECT
wbm_stall_i => ram_addr_out_i.OUTPUTSELECT
wbm_stall_i => ram_addr_out_i.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => wbm_fsm_proc.IN1
wbm_err_i => err_i_status.IN1
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => neg_cyc_bool.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
arbiter_gnt => ram_addr_out_i.OUTPUTSELECT
arbiter_gnt => ram_addr_out_i.OUTPUTSELECT
arbiter_gnt => ram_addr_out_i.OUTPUTSELECT
arbiter_gnt => ram_addr_out_i.OUTPUTSELECT
arbiter_gnt => ram_addr_out_i.OUTPUTSELECT
arbiter_gnt => ram_addr_out_i.OUTPUTSELECT
arbiter_gnt => ram_addr_out_i.OUTPUTSELECT
arbiter_gnt => ram_addr_out_i.OUTPUTSELECT
arbiter_gnt => ram_addr_out_i.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => Selector8.IN4
arbiter_gnt => Selector9.IN4
arbiter_gnt => Selector38.IN4
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => Selector37.IN2
arbiter_req <= arbiter_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
bank_val => Selector42.IN3
bank_switch <= bank_switch~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg[0] => wbm_cur_st.DATAB
type_reg[0] => wr_cnt_internal_proc.IN1
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => wbm_cur_st.DATAB
type_reg[1] => wbm_cur_st.DATAB
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => addr_pipe.OUTPUTSELECT
type_reg[1] => addr_pipe.OUTPUTSELECT
type_reg[1] => addr_pipe.OUTPUTSELECT
type_reg[1] => addr_pipe.OUTPUTSELECT
type_reg[1] => addr_pipe.OUTPUTSELECT
type_reg[1] => addr_pipe.OUTPUTSELECT
type_reg[1] => addr_pipe.OUTPUTSELECT
type_reg[1] => addr_pipe.OUTPUTSELECT
type_reg[1] => wbm_cur_st.DATAB
type_reg[2] => ~NO_FANOUT~
type_reg[3] => ~NO_FANOUT~
type_reg[4] => ~NO_FANOUT~
type_reg[5] => ~NO_FANOUT~
type_reg[6] => ~NO_FANOUT~
type_reg[7] => ~NO_FANOUT~
wr_addr_reg[0] => cur_wr_addr.DATAA
wr_addr_reg[0] => addr_pipe.DATAA
wr_addr_reg[1] => cur_wr_addr.DATAA
wr_addr_reg[1] => addr_pipe.DATAA
wr_addr_reg[2] => cur_wr_addr.DATAA
wr_addr_reg[2] => addr_pipe.DATAA
wr_addr_reg[3] => cur_wr_addr.DATAA
wr_addr_reg[3] => addr_pipe.DATAA
wr_addr_reg[4] => cur_wr_addr.DATAA
wr_addr_reg[4] => addr_pipe.DATAA
wr_addr_reg[5] => cur_wr_addr.DATAA
wr_addr_reg[5] => addr_pipe.DATAA
wr_addr_reg[6] => cur_wr_addr.DATAA
wr_addr_reg[6] => addr_pipe.DATAA
wr_addr_reg[7] => cur_wr_addr.DATAA
wr_addr_reg[7] => addr_pipe.DATAA
wr_addr_reg[8] => cur_wr_addr.DATAA
wr_addr_reg[9] => cur_wr_addr.DATAA
wr_addr_reg[10] => cur_wr_addr.DATAA
wr_addr_reg[11] => cur_wr_addr.DATAA
wr_addr_reg[12] => cur_wr_addr.DATAA
wr_addr_reg[13] => cur_wr_addr.DATAA
wr_addr_reg[14] => cur_wr_addr.DATAA
wr_addr_reg[15] => cur_wr_addr.DATAA
wr_addr_reg[16] => cur_wr_addr.DATAA
wr_addr_reg[17] => cur_wr_addr.DATAA
wr_addr_reg[18] => cur_wr_addr.DATAA
wr_addr_reg[19] => cur_wr_addr.DATAA
wr_addr_reg[20] => cur_wr_addr.DATAA
wr_addr_reg[21] => cur_wr_addr.DATAA
ram_addr_out[0] <= ram_addr_out_i[0].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[1] <= ram_addr_out_i[1].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[2] <= ram_addr_out_i[2].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[3] <= ram_addr_out_i[3].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[4] <= ram_addr_out_i[4].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[5] <= ram_addr_out_i[5].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[6] <= ram_addr_out_i[6].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[7] <= ram_addr_out_i[7].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[8] <= ram_addr_out_i[8].DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[0] => wbm_dat_o.DATAA
ram_data_out[0] => ram_1st_data.DATAB
ram_data_out[0] => ram_1st_data.DATAB
ram_data_out[0] => ram_samp_dt.DATAB
ram_data_out[1] => wbm_dat_o.DATAA
ram_data_out[1] => ram_1st_data.DATAB
ram_data_out[1] => ram_1st_data.DATAB
ram_data_out[1] => ram_samp_dt.DATAB
ram_data_out[2] => wbm_dat_o.DATAA
ram_data_out[2] => ram_1st_data.DATAB
ram_data_out[2] => ram_1st_data.DATAB
ram_data_out[2] => ram_samp_dt.DATAB
ram_data_out[3] => wbm_dat_o.DATAA
ram_data_out[3] => ram_1st_data.DATAB
ram_data_out[3] => ram_1st_data.DATAB
ram_data_out[3] => ram_samp_dt.DATAB
ram_data_out[4] => wbm_dat_o.DATAA
ram_data_out[4] => ram_1st_data.DATAB
ram_data_out[4] => ram_1st_data.DATAB
ram_data_out[4] => ram_samp_dt.DATAB
ram_data_out[5] => wbm_dat_o.DATAA
ram_data_out[5] => ram_1st_data.DATAB
ram_data_out[5] => ram_1st_data.DATAB
ram_data_out[5] => ram_samp_dt.DATAB
ram_data_out[6] => wbm_dat_o.DATAA
ram_data_out[6] => ram_1st_data.DATAB
ram_data_out[6] => ram_1st_data.DATAB
ram_data_out[6] => ram_samp_dt.DATAB
ram_data_out[7] => wbm_dat_o.DATAA
ram_data_out[7] => ram_1st_data.DATAB
ram_data_out[7] => ram_1st_data.DATAB
ram_data_out[7] => ram_samp_dt.DATAB
ram_data_out[8] => wbm_dat_o.DATAA
ram_data_out[8] => ram_1st_data.DATAB
ram_data_out[8] => ram_1st_data.DATAB
ram_data_out[8] => ram_samp_dt.DATAA
ram_data_out[9] => wbm_dat_o.DATAA
ram_data_out[9] => ram_1st_data.DATAB
ram_data_out[9] => ram_1st_data.DATAB
ram_data_out[9] => ram_samp_dt.DATAA
ram_data_out[10] => wbm_dat_o.DATAA
ram_data_out[10] => ram_1st_data.DATAB
ram_data_out[10] => ram_1st_data.DATAB
ram_data_out[10] => ram_samp_dt.DATAA
ram_data_out[11] => wbm_dat_o.DATAA
ram_data_out[11] => ram_1st_data.DATAB
ram_data_out[11] => ram_1st_data.DATAB
ram_data_out[11] => ram_samp_dt.DATAA
ram_data_out[12] => wbm_dat_o.DATAA
ram_data_out[12] => ram_1st_data.DATAB
ram_data_out[12] => ram_1st_data.DATAB
ram_data_out[12] => ram_samp_dt.DATAA
ram_data_out[13] => wbm_dat_o.DATAA
ram_data_out[13] => ram_1st_data.DATAB
ram_data_out[13] => ram_1st_data.DATAB
ram_data_out[13] => ram_samp_dt.DATAA
ram_data_out[14] => wbm_dat_o.DATAA
ram_data_out[14] => ram_1st_data.DATAB
ram_data_out[14] => ram_1st_data.DATAB
ram_data_out[14] => ram_samp_dt.DATAA
ram_data_out[15] => wbm_dat_o.DATAA
ram_data_out[15] => ram_1st_data.DATAB
ram_data_out[15] => ram_1st_data.DATAB
ram_data_out[15] => ram_samp_dt.DATAA
wbm_busy <= wbm_busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_ready => ram_ready_der_proc.IN0
ram_num_words[0] => LessThan0.IN10
ram_num_words[0] => wbm_tga_o.DATAA
ram_num_words[0] => Selector35.IN2
ram_num_words[1] => LessThan0.IN9
ram_num_words[1] => wbm_tga_o.DATAA
ram_num_words[1] => Selector34.IN2
ram_num_words[2] => LessThan0.IN8
ram_num_words[2] => wbm_tga_o.DATAA
ram_num_words[2] => Selector33.IN2
ram_num_words[3] => LessThan0.IN7
ram_num_words[3] => wbm_tga_o.DATAA
ram_num_words[3] => Selector32.IN2
ram_num_words[4] => LessThan0.IN6
ram_num_words[4] => wbm_tga_o.DATAA
ram_num_words[4] => Selector31.IN2
ram_num_words[5] => LessThan0.IN5
ram_num_words[5] => wbm_tga_o.DATAA
ram_num_words[5] => Selector30.IN2
ram_num_words[6] => LessThan0.IN4
ram_num_words[6] => wbm_tga_o.DATAA
ram_num_words[6] => Selector29.IN2
ram_num_words[7] => LessThan0.IN3
ram_num_words[7] => wbm_tga_o.DATAA
ram_num_words[7] => Selector28.IN2
ram_num_words[8] => LessThan0.IN2
ram_num_words[8] => Selector27.IN2
wr_cnt_val[0] <= wr_cnt_to_rd[0].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[1] <= wr_cnt_to_rd[1].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[2] <= wr_cnt_to_rd[2].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[3] <= wr_cnt_to_rd[3].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[4] <= wr_cnt_to_rd[4].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[5] <= wr_cnt_to_rd[5].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[6] <= wr_cnt_to_rd[6].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[7] <= wr_cnt_to_rd[7].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[8] <= wr_cnt_to_rd[8].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[9] <= wr_cnt_to_rd[9].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[10] <= wr_cnt_to_rd[10].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[11] <= wr_cnt_to_rd[11].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[12] <= wr_cnt_to_rd[12].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[13] <= wr_cnt_to_rd[13].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[14] <= wr_cnt_to_rd[14].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[15] <= wr_cnt_to_rd[15].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[16] <= wr_cnt_to_rd[16].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[17] <= wr_cnt_to_rd[17].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[18] <= wr_cnt_to_rd[18].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_en <= wr_cnt_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_wr_bank <= cur_wr_addr[21].DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst
clk => rd_gnt~reg0.CLK
clk => wr_gnt~reg0.CLK
clk => wr_gnt_i.CLK
reset => rd_gnt~reg0.ACLR
reset => wr_gnt~reg0.ACLR
reset => wr_gnt_i.PRESET
wr_req => wr_gnt_i.DATAB
wr_req => wr_gnt_i.OUTPUTSELECT
rd_req => arbitration_proc.IN1
rd_req => wr_gnt_i.OUTPUTSELECT
wr_gnt <= wr_gnt~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_gnt <= rd_gnt~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_adr_o[0] => wbm_adr_o.DATAB
wr_wbm_adr_o[1] => wbm_adr_o.DATAB
wr_wbm_adr_o[2] => wbm_adr_o.DATAB
wr_wbm_adr_o[3] => wbm_adr_o.DATAB
wr_wbm_adr_o[4] => wbm_adr_o.DATAB
wr_wbm_adr_o[5] => wbm_adr_o.DATAB
wr_wbm_adr_o[6] => wbm_adr_o.DATAB
wr_wbm_adr_o[7] => wbm_adr_o.DATAB
wr_wbm_adr_o[8] => wbm_adr_o.DATAB
wr_wbm_adr_o[9] => wbm_adr_o.DATAB
wr_wbm_adr_o[10] => wbm_adr_o.DATAB
wr_wbm_adr_o[11] => wbm_adr_o.DATAB
wr_wbm_adr_o[12] => wbm_adr_o.DATAB
wr_wbm_adr_o[13] => wbm_adr_o.DATAB
wr_wbm_adr_o[14] => wbm_adr_o.DATAB
wr_wbm_adr_o[15] => wbm_adr_o.DATAB
wr_wbm_adr_o[16] => wbm_adr_o.DATAB
wr_wbm_adr_o[17] => wbm_adr_o.DATAB
wr_wbm_adr_o[18] => wbm_adr_o.DATAB
wr_wbm_adr_o[19] => wbm_adr_o.DATAB
wr_wbm_adr_o[20] => wbm_adr_o.DATAB
wr_wbm_adr_o[21] => wbm_adr_o.DATAB
wr_wbm_dat_o[0] => wbm_dat_o[0].DATAIN
wr_wbm_dat_o[1] => wbm_dat_o[1].DATAIN
wr_wbm_dat_o[2] => wbm_dat_o[2].DATAIN
wr_wbm_dat_o[3] => wbm_dat_o[3].DATAIN
wr_wbm_dat_o[4] => wbm_dat_o[4].DATAIN
wr_wbm_dat_o[5] => wbm_dat_o[5].DATAIN
wr_wbm_dat_o[6] => wbm_dat_o[6].DATAIN
wr_wbm_dat_o[7] => wbm_dat_o[7].DATAIN
wr_wbm_dat_o[8] => wbm_dat_o[8].DATAIN
wr_wbm_dat_o[9] => wbm_dat_o[9].DATAIN
wr_wbm_dat_o[10] => wbm_dat_o[10].DATAIN
wr_wbm_dat_o[11] => wbm_dat_o[11].DATAIN
wr_wbm_dat_o[12] => wbm_dat_o[12].DATAIN
wr_wbm_dat_o[13] => wbm_dat_o[13].DATAIN
wr_wbm_dat_o[14] => wbm_dat_o[14].DATAIN
wr_wbm_dat_o[15] => wbm_dat_o[15].DATAIN
wr_wbm_we_o => wbm_we_o.DATAB
wr_wbm_tga_o[0] => wbm_tga_o.DATAB
wr_wbm_tga_o[1] => wbm_tga_o.DATAB
wr_wbm_tga_o[2] => wbm_tga_o.DATAB
wr_wbm_tga_o[3] => wbm_tga_o.DATAB
wr_wbm_tga_o[4] => wbm_tga_o.DATAB
wr_wbm_tga_o[5] => wbm_tga_o.DATAB
wr_wbm_tga_o[6] => wbm_tga_o.DATAB
wr_wbm_tga_o[7] => wbm_tga_o.DATAB
wr_wbm_cyc_o => wbm_cyc_o.DATAB
wr_wbm_stb_o => wbm_stb_o.DATAB
wr_wbm_stall_i <= wr_wbm_stall_i.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_err_i <= wr_wbm_err_i.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_ack_i <= wr_wbm_ack_i.DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_adr_o[0] => wbm_adr_o.DATAA
rd_wbm_adr_o[1] => wbm_adr_o.DATAA
rd_wbm_adr_o[2] => wbm_adr_o.DATAA
rd_wbm_adr_o[3] => wbm_adr_o.DATAA
rd_wbm_adr_o[4] => wbm_adr_o.DATAA
rd_wbm_adr_o[5] => wbm_adr_o.DATAA
rd_wbm_adr_o[6] => wbm_adr_o.DATAA
rd_wbm_adr_o[7] => wbm_adr_o.DATAA
rd_wbm_adr_o[8] => wbm_adr_o.DATAA
rd_wbm_adr_o[9] => wbm_adr_o.DATAA
rd_wbm_adr_o[10] => wbm_adr_o.DATAA
rd_wbm_adr_o[11] => wbm_adr_o.DATAA
rd_wbm_adr_o[12] => wbm_adr_o.DATAA
rd_wbm_adr_o[13] => wbm_adr_o.DATAA
rd_wbm_adr_o[14] => wbm_adr_o.DATAA
rd_wbm_adr_o[15] => wbm_adr_o.DATAA
rd_wbm_adr_o[16] => wbm_adr_o.DATAA
rd_wbm_adr_o[17] => wbm_adr_o.DATAA
rd_wbm_adr_o[18] => wbm_adr_o.DATAA
rd_wbm_adr_o[19] => wbm_adr_o.DATAA
rd_wbm_adr_o[20] => wbm_adr_o.DATAA
rd_wbm_adr_o[21] => wbm_adr_o.DATAA
rd_wbm_we_o => wbm_we_o.DATAA
rd_wbm_tga_o[0] => wbm_tga_o.DATAA
rd_wbm_tga_o[1] => wbm_tga_o.DATAA
rd_wbm_tga_o[2] => wbm_tga_o.DATAA
rd_wbm_tga_o[3] => wbm_tga_o.DATAA
rd_wbm_tga_o[4] => wbm_tga_o.DATAA
rd_wbm_tga_o[5] => wbm_tga_o.DATAA
rd_wbm_tga_o[6] => wbm_tga_o.DATAA
rd_wbm_tga_o[7] => wbm_tga_o.DATAA
rd_wbm_cyc_o => wbm_cyc_o.DATAA
rd_wbm_stb_o => wbm_stb_o.DATAA
rd_wbm_dat_i[0] <= wbm_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[1] <= wbm_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[2] <= wbm_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[3] <= wbm_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[4] <= wbm_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[5] <= wbm_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[6] <= wbm_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[7] <= wbm_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[8] <= wbm_dat_i[8].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[9] <= wbm_dat_i[9].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[10] <= wbm_dat_i[10].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[11] <= wbm_dat_i[11].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[12] <= wbm_dat_i[12].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[13] <= wbm_dat_i[13].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[14] <= wbm_dat_i[14].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[15] <= wbm_dat_i[15].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_stall_i <= rd_wbm_stall_i.DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_err_i <= rd_wbm_err_i.DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_ack_i <= rd_wbm_ack_i.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[0] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[1] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[2] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[3] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[4] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[5] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[6] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[7] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[8] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[9] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[10] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[11] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[12] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[13] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[14] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[15] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[16] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[17] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[18] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[19] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[20] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[21] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_we_o <= wbm_we_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[0] <= wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[1] <= wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[2] <= wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[3] <= wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[4] <= wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[5] <= wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[6] <= wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[7] <= wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_cyc_o <= wbm_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_stb_o <= wbm_stb_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[0] <= wr_wbm_dat_o[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[1] <= wr_wbm_dat_o[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[2] <= wr_wbm_dat_o[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[3] <= wr_wbm_dat_o[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[4] <= wr_wbm_dat_o[4].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[5] <= wr_wbm_dat_o[5].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[6] <= wr_wbm_dat_o[6].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[7] <= wr_wbm_dat_o[7].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[8] <= wr_wbm_dat_o[8].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[9] <= wr_wbm_dat_o[9].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[10] <= wr_wbm_dat_o[10].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[11] <= wr_wbm_dat_o[11].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[12] <= wr_wbm_dat_o[12].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[13] <= wr_wbm_dat_o[13].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[14] <= wr_wbm_dat_o[14].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[15] <= wr_wbm_dat_o[15].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_i[0] => rd_wbm_dat_i[0].DATAIN
wbm_dat_i[1] => rd_wbm_dat_i[1].DATAIN
wbm_dat_i[2] => rd_wbm_dat_i[2].DATAIN
wbm_dat_i[3] => rd_wbm_dat_i[3].DATAIN
wbm_dat_i[4] => rd_wbm_dat_i[4].DATAIN
wbm_dat_i[5] => rd_wbm_dat_i[5].DATAIN
wbm_dat_i[6] => rd_wbm_dat_i[6].DATAIN
wbm_dat_i[7] => rd_wbm_dat_i[7].DATAIN
wbm_dat_i[8] => rd_wbm_dat_i[8].DATAIN
wbm_dat_i[9] => rd_wbm_dat_i[9].DATAIN
wbm_dat_i[10] => rd_wbm_dat_i[10].DATAIN
wbm_dat_i[11] => rd_wbm_dat_i[11].DATAIN
wbm_dat_i[12] => rd_wbm_dat_i[12].DATAIN
wbm_dat_i[13] => rd_wbm_dat_i[13].DATAIN
wbm_dat_i[14] => rd_wbm_dat_i[14].DATAIN
wbm_dat_i[15] => rd_wbm_dat_i[15].DATAIN
wbm_stall_i => wr_wbm_stall_i.DATAB
wbm_stall_i => rd_wbm_stall_i.DATAB
wbm_err_i => wr_wbm_err_i.DATAB
wbm_err_i => rd_wbm_err_i.DATAB
wbm_ack_i => wr_wbm_ack_i.DATAB
wbm_ack_i => rd_wbm_ack_i.DATAB


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst
clk_sdram => altera_16to8_dc_ram:ram1_inst.wrclock
clk_sdram => restart_rd_flt.CLK
clk_sdram => init_rd_flt.CLK
clk_sdram => type_reg_wbm_d2[0].CLK
clk_sdram => type_reg_wbm_d2[1].CLK
clk_sdram => type_reg_wbm_d2[2].CLK
clk_sdram => type_reg_wbm_d2[3].CLK
clk_sdram => type_reg_wbm_d2[4].CLK
clk_sdram => type_reg_wbm_d2[5].CLK
clk_sdram => type_reg_wbm_d2[6].CLK
clk_sdram => type_reg_wbm_d2[7].CLK
clk_sdram => type_reg_wbm_d1[0].CLK
clk_sdram => type_reg_wbm_d1[1].CLK
clk_sdram => type_reg_wbm_d1[2].CLK
clk_sdram => type_reg_wbm_d1[3].CLK
clk_sdram => type_reg_wbm_d1[4].CLK
clk_sdram => type_reg_wbm_d1[5].CLK
clk_sdram => type_reg_wbm_d1[6].CLK
clk_sdram => type_reg_wbm_d1[7].CLK
clk_sdram => ram_words_in_d2[0].CLK
clk_sdram => ram_words_in_d2[1].CLK
clk_sdram => ram_words_in_d2[2].CLK
clk_sdram => ram_words_in_d2[3].CLK
clk_sdram => ram_words_in_d2[4].CLK
clk_sdram => ram_words_in_d2[5].CLK
clk_sdram => ram_words_in_d2[6].CLK
clk_sdram => ram_words_in_d2[7].CLK
clk_sdram => ram_words_in_d2[8].CLK
clk_sdram => ram_words_in_d1[0].CLK
clk_sdram => ram_words_in_d1[1].CLK
clk_sdram => ram_words_in_d1[2].CLK
clk_sdram => ram_words_in_d1[3].CLK
clk_sdram => ram_words_in_d1[4].CLK
clk_sdram => ram_words_in_d1[5].CLK
clk_sdram => ram_words_in_d1[6].CLK
clk_sdram => ram_words_in_d1[7].CLK
clk_sdram => ram_words_in_d1[8].CLK
clk_sdram => restart_rd_d4.CLK
clk_sdram => restart_rd_d3.CLK
clk_sdram => restart_rd_d2.CLK
clk_sdram => restart_rd_d1.CLK
clk_sdram => init_rd_d4.CLK
clk_sdram => init_rd_d3.CLK
clk_sdram => init_rd_d2.CLK
clk_sdram => init_rd_d1.CLK
clk_sdram => mem_ctrl_rd_wbm:wbm_inst.clk_i
clk_sys => altera_16to8_dc_ram:ram1_inst.rdclock
clk_sys => ram_ready_flt.CLK
clk_sys => rd_addr_reg_wbm_d2[0].CLK
clk_sys => rd_addr_reg_wbm_d2[1].CLK
clk_sys => rd_addr_reg_wbm_d2[2].CLK
clk_sys => rd_addr_reg_wbm_d2[3].CLK
clk_sys => rd_addr_reg_wbm_d2[4].CLK
clk_sys => rd_addr_reg_wbm_d2[5].CLK
clk_sys => rd_addr_reg_wbm_d2[6].CLK
clk_sys => rd_addr_reg_wbm_d2[7].CLK
clk_sys => rd_addr_reg_wbm_d2[8].CLK
clk_sys => rd_addr_reg_wbm_d2[9].CLK
clk_sys => rd_addr_reg_wbm_d2[10].CLK
clk_sys => rd_addr_reg_wbm_d2[11].CLK
clk_sys => rd_addr_reg_wbm_d2[12].CLK
clk_sys => rd_addr_reg_wbm_d2[13].CLK
clk_sys => rd_addr_reg_wbm_d2[14].CLK
clk_sys => rd_addr_reg_wbm_d2[15].CLK
clk_sys => rd_addr_reg_wbm_d2[16].CLK
clk_sys => rd_addr_reg_wbm_d2[17].CLK
clk_sys => rd_addr_reg_wbm_d2[18].CLK
clk_sys => rd_addr_reg_wbm_d2[19].CLK
clk_sys => rd_addr_reg_wbm_d2[20].CLK
clk_sys => rd_addr_reg_wbm_d2[21].CLK
clk_sys => rd_addr_reg_wbm_d1[0].CLK
clk_sys => rd_addr_reg_wbm_d1[1].CLK
clk_sys => rd_addr_reg_wbm_d1[2].CLK
clk_sys => rd_addr_reg_wbm_d1[3].CLK
clk_sys => rd_addr_reg_wbm_d1[4].CLK
clk_sys => rd_addr_reg_wbm_d1[5].CLK
clk_sys => rd_addr_reg_wbm_d1[6].CLK
clk_sys => rd_addr_reg_wbm_d1[7].CLK
clk_sys => rd_addr_reg_wbm_d1[8].CLK
clk_sys => rd_addr_reg_wbm_d1[9].CLK
clk_sys => rd_addr_reg_wbm_d1[10].CLK
clk_sys => rd_addr_reg_wbm_d1[11].CLK
clk_sys => rd_addr_reg_wbm_d1[12].CLK
clk_sys => rd_addr_reg_wbm_d1[13].CLK
clk_sys => rd_addr_reg_wbm_d1[14].CLK
clk_sys => rd_addr_reg_wbm_d1[15].CLK
clk_sys => rd_addr_reg_wbm_d1[16].CLK
clk_sys => rd_addr_reg_wbm_d1[17].CLK
clk_sys => rd_addr_reg_wbm_d1[18].CLK
clk_sys => rd_addr_reg_wbm_d1[19].CLK
clk_sys => rd_addr_reg_wbm_d1[20].CLK
clk_sys => rd_addr_reg_wbm_d1[21].CLK
clk_sys => ram_ready_d4.CLK
clk_sys => ram_ready_d3.CLK
clk_sys => ram_ready_d2.CLK
clk_sys => ram_ready_d1.CLK
clk_sys => rd_cnt_zero_d2.CLK
clk_sys => rd_cnt_zero_d1.CLK
clk_sys => wbm_busy_d2.CLK
clk_sys => wbm_busy_d1.CLK
clk_sys => mem_ctrl_rd_wbs:wbs_inst.clk_i
rst_sdram => mem_ctrl_rd_wbm:wbm_inst.rst
rst_sdram => type_reg_wbm_d2[0].ACLR
rst_sdram => type_reg_wbm_d2[1].ACLR
rst_sdram => type_reg_wbm_d2[2].ACLR
rst_sdram => type_reg_wbm_d2[3].ACLR
rst_sdram => type_reg_wbm_d2[4].ACLR
rst_sdram => type_reg_wbm_d2[5].ACLR
rst_sdram => type_reg_wbm_d2[6].ACLR
rst_sdram => type_reg_wbm_d2[7].ACLR
rst_sdram => type_reg_wbm_d1[0].ACLR
rst_sdram => type_reg_wbm_d1[1].ACLR
rst_sdram => type_reg_wbm_d1[2].ACLR
rst_sdram => type_reg_wbm_d1[3].ACLR
rst_sdram => type_reg_wbm_d1[4].ACLR
rst_sdram => type_reg_wbm_d1[5].ACLR
rst_sdram => type_reg_wbm_d1[6].ACLR
rst_sdram => type_reg_wbm_d1[7].ACLR
rst_sdram => ram_words_in_d2[0].ACLR
rst_sdram => ram_words_in_d2[1].ACLR
rst_sdram => ram_words_in_d2[2].ACLR
rst_sdram => ram_words_in_d2[3].ACLR
rst_sdram => ram_words_in_d2[4].ACLR
rst_sdram => ram_words_in_d2[5].ACLR
rst_sdram => ram_words_in_d2[6].ACLR
rst_sdram => ram_words_in_d2[7].ACLR
rst_sdram => ram_words_in_d2[8].ACLR
rst_sdram => ram_words_in_d1[0].ACLR
rst_sdram => ram_words_in_d1[1].ACLR
rst_sdram => ram_words_in_d1[2].ACLR
rst_sdram => ram_words_in_d1[3].ACLR
rst_sdram => ram_words_in_d1[4].ACLR
rst_sdram => ram_words_in_d1[5].ACLR
rst_sdram => ram_words_in_d1[6].ACLR
rst_sdram => ram_words_in_d1[7].ACLR
rst_sdram => ram_words_in_d1[8].ACLR
rst_sdram => restart_rd_d4.PRESET
rst_sdram => restart_rd_d3.PRESET
rst_sdram => restart_rd_d2.PRESET
rst_sdram => restart_rd_d1.PRESET
rst_sdram => init_rd_d4.ACLR
rst_sdram => init_rd_d3.ACLR
rst_sdram => init_rd_d2.ACLR
rst_sdram => init_rd_d1.ACLR
rst_sdram => ram_ready_flt.ACLR
rst_sdram => restart_rd_flt.ACLR
rst_sdram => init_rd_flt.ACLR
rst_sys => mem_ctrl_rd_wbs:wbs_inst.rst
rst_sys => rd_addr_reg_wbm_d2[0].ACLR
rst_sys => rd_addr_reg_wbm_d2[1].ACLR
rst_sys => rd_addr_reg_wbm_d2[2].ACLR
rst_sys => rd_addr_reg_wbm_d2[3].ACLR
rst_sys => rd_addr_reg_wbm_d2[4].ACLR
rst_sys => rd_addr_reg_wbm_d2[5].ACLR
rst_sys => rd_addr_reg_wbm_d2[6].ACLR
rst_sys => rd_addr_reg_wbm_d2[7].ACLR
rst_sys => rd_addr_reg_wbm_d2[8].ACLR
rst_sys => rd_addr_reg_wbm_d2[9].ACLR
rst_sys => rd_addr_reg_wbm_d2[10].ACLR
rst_sys => rd_addr_reg_wbm_d2[11].ACLR
rst_sys => rd_addr_reg_wbm_d2[12].ACLR
rst_sys => rd_addr_reg_wbm_d2[13].ACLR
rst_sys => rd_addr_reg_wbm_d2[14].ACLR
rst_sys => rd_addr_reg_wbm_d2[15].ACLR
rst_sys => rd_addr_reg_wbm_d2[16].ACLR
rst_sys => rd_addr_reg_wbm_d2[17].ACLR
rst_sys => rd_addr_reg_wbm_d2[18].ACLR
rst_sys => rd_addr_reg_wbm_d2[19].ACLR
rst_sys => rd_addr_reg_wbm_d2[20].ACLR
rst_sys => rd_addr_reg_wbm_d2[21].ACLR
rst_sys => rd_addr_reg_wbm_d1[0].ACLR
rst_sys => rd_addr_reg_wbm_d1[1].ACLR
rst_sys => rd_addr_reg_wbm_d1[2].ACLR
rst_sys => rd_addr_reg_wbm_d1[3].ACLR
rst_sys => rd_addr_reg_wbm_d1[4].ACLR
rst_sys => rd_addr_reg_wbm_d1[5].ACLR
rst_sys => rd_addr_reg_wbm_d1[6].ACLR
rst_sys => rd_addr_reg_wbm_d1[7].ACLR
rst_sys => rd_addr_reg_wbm_d1[8].ACLR
rst_sys => rd_addr_reg_wbm_d1[9].ACLR
rst_sys => rd_addr_reg_wbm_d1[10].ACLR
rst_sys => rd_addr_reg_wbm_d1[11].ACLR
rst_sys => rd_addr_reg_wbm_d1[12].ACLR
rst_sys => rd_addr_reg_wbm_d1[13].ACLR
rst_sys => rd_addr_reg_wbm_d1[14].ACLR
rst_sys => rd_addr_reg_wbm_d1[15].ACLR
rst_sys => rd_addr_reg_wbm_d1[16].ACLR
rst_sys => rd_addr_reg_wbm_d1[17].ACLR
rst_sys => rd_addr_reg_wbm_d1[18].ACLR
rst_sys => rd_addr_reg_wbm_d1[19].ACLR
rst_sys => rd_addr_reg_wbm_d1[20].ACLR
rst_sys => rd_addr_reg_wbm_d1[21].ACLR
rst_sys => ram_ready_d4.ACLR
rst_sys => ram_ready_d3.ACLR
rst_sys => ram_ready_d2.ACLR
rst_sys => ram_ready_d1.ACLR
rst_sys => rd_cnt_zero_d2.ACLR
rst_sys => rd_cnt_zero_d1.ACLR
rst_sys => wbm_busy_d2.PRESET
rst_sys => wbm_busy_d1.PRESET
wbs_adr_i[0] => mem_ctrl_rd_wbs:wbs_inst.wbs_adr_i[0]
wbs_adr_i[1] => mem_ctrl_rd_wbs:wbs_inst.wbs_adr_i[1]
wbs_adr_i[2] => mem_ctrl_rd_wbs:wbs_inst.wbs_adr_i[2]
wbs_adr_i[3] => mem_ctrl_rd_wbs:wbs_inst.wbs_adr_i[3]
wbs_adr_i[4] => mem_ctrl_rd_wbs:wbs_inst.wbs_adr_i[4]
wbs_adr_i[5] => mem_ctrl_rd_wbs:wbs_inst.wbs_adr_i[5]
wbs_adr_i[6] => mem_ctrl_rd_wbs:wbs_inst.wbs_adr_i[6]
wbs_adr_i[7] => mem_ctrl_rd_wbs:wbs_inst.wbs_adr_i[7]
wbs_adr_i[8] => mem_ctrl_rd_wbs:wbs_inst.wbs_adr_i[8]
wbs_adr_i[9] => mem_ctrl_rd_wbs:wbs_inst.wbs_adr_i[9]
wbs_tga_i[0] => mem_ctrl_rd_wbs:wbs_inst.wbs_tga_i[0]
wbs_tga_i[1] => mem_ctrl_rd_wbs:wbs_inst.wbs_tga_i[1]
wbs_tga_i[2] => mem_ctrl_rd_wbs:wbs_inst.wbs_tga_i[2]
wbs_tga_i[3] => mem_ctrl_rd_wbs:wbs_inst.wbs_tga_i[3]
wbs_tga_i[4] => mem_ctrl_rd_wbs:wbs_inst.wbs_tga_i[4]
wbs_tga_i[5] => mem_ctrl_rd_wbs:wbs_inst.wbs_tga_i[5]
wbs_tga_i[6] => mem_ctrl_rd_wbs:wbs_inst.wbs_tga_i[6]
wbs_tga_i[7] => mem_ctrl_rd_wbs:wbs_inst.wbs_tga_i[7]
wbs_tga_i[8] => mem_ctrl_rd_wbs:wbs_inst.wbs_tga_i[8]
wbs_tga_i[9] => mem_ctrl_rd_wbs:wbs_inst.wbs_tga_i[9]
wbs_cyc_i => mem_ctrl_rd_wbs:wbs_inst.wbs_cyc_i
wbs_tgc_i => mem_ctrl_rd_wbs:wbs_inst.wbs_tgc_i
wbs_stb_i => mem_ctrl_rd_wbs:wbs_inst.wbs_stb_i
wbs_dat_o[0] <= mem_ctrl_rd_wbs:wbs_inst.wbs_dat_o[0]
wbs_dat_o[1] <= mem_ctrl_rd_wbs:wbs_inst.wbs_dat_o[1]
wbs_dat_o[2] <= mem_ctrl_rd_wbs:wbs_inst.wbs_dat_o[2]
wbs_dat_o[3] <= mem_ctrl_rd_wbs:wbs_inst.wbs_dat_o[3]
wbs_dat_o[4] <= mem_ctrl_rd_wbs:wbs_inst.wbs_dat_o[4]
wbs_dat_o[5] <= mem_ctrl_rd_wbs:wbs_inst.wbs_dat_o[5]
wbs_dat_o[6] <= mem_ctrl_rd_wbs:wbs_inst.wbs_dat_o[6]
wbs_dat_o[7] <= mem_ctrl_rd_wbs:wbs_inst.wbs_dat_o[7]
wbs_stall_o <= mem_ctrl_rd_wbs:wbs_inst.wbs_stall_o
wbs_ack_o <= mem_ctrl_rd_wbs:wbs_inst.wbs_ack_o
wbs_err_o <= mem_ctrl_rd_wbs:wbs_inst.wbs_err_o
wbs_we_i => mem_ctrl_rd_wbs:wbs_inst.wbs_we_i
wbm_adr_o[0] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[0]
wbm_adr_o[1] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[1]
wbm_adr_o[2] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[2]
wbm_adr_o[3] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[3]
wbm_adr_o[4] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[4]
wbm_adr_o[5] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[5]
wbm_adr_o[6] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[6]
wbm_adr_o[7] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[7]
wbm_adr_o[8] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[8]
wbm_adr_o[9] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[9]
wbm_adr_o[10] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[10]
wbm_adr_o[11] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[11]
wbm_adr_o[12] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[12]
wbm_adr_o[13] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[13]
wbm_adr_o[14] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[14]
wbm_adr_o[15] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[15]
wbm_adr_o[16] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[16]
wbm_adr_o[17] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[17]
wbm_adr_o[18] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[18]
wbm_adr_o[19] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[19]
wbm_adr_o[20] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[20]
wbm_adr_o[21] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[21]
wbm_we_o <= mem_ctrl_rd_wbm:wbm_inst.wbm_we_o
wbm_tga_o[0] <= mem_ctrl_rd_wbm:wbm_inst.wbm_tga_o[0]
wbm_tga_o[1] <= mem_ctrl_rd_wbm:wbm_inst.wbm_tga_o[1]
wbm_tga_o[2] <= mem_ctrl_rd_wbm:wbm_inst.wbm_tga_o[2]
wbm_tga_o[3] <= mem_ctrl_rd_wbm:wbm_inst.wbm_tga_o[3]
wbm_tga_o[4] <= mem_ctrl_rd_wbm:wbm_inst.wbm_tga_o[4]
wbm_tga_o[5] <= mem_ctrl_rd_wbm:wbm_inst.wbm_tga_o[5]
wbm_tga_o[6] <= mem_ctrl_rd_wbm:wbm_inst.wbm_tga_o[6]
wbm_tga_o[7] <= mem_ctrl_rd_wbm:wbm_inst.wbm_tga_o[7]
wbm_cyc_o <= mem_ctrl_rd_wbm:wbm_inst.wbm_cyc_o
wbm_stb_o <= mem_ctrl_rd_wbm:wbm_inst.wbm_stb_o
wbm_dat_i[0] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[0]
wbm_dat_i[1] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[1]
wbm_dat_i[2] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[2]
wbm_dat_i[3] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[3]
wbm_dat_i[4] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[4]
wbm_dat_i[5] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[5]
wbm_dat_i[6] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[6]
wbm_dat_i[7] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[7]
wbm_dat_i[8] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[8]
wbm_dat_i[9] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[9]
wbm_dat_i[10] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[10]
wbm_dat_i[11] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[11]
wbm_dat_i[12] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[12]
wbm_dat_i[13] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[13]
wbm_dat_i[14] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[14]
wbm_dat_i[15] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[15]
wbm_stall_i => mem_ctrl_rd_wbm:wbm_inst.wbm_stall_i
wbm_err_i => mem_ctrl_rd_wbm:wbm_inst.wbm_err_i
wbm_ack_i => mem_ctrl_rd_wbm:wbm_inst.wbm_ack_i
arbiter_gnt => mem_ctrl_rd_wbm:wbm_inst.arbiter_gnt
arbiter_req <= mem_ctrl_rd_wbm:wbm_inst.arbiter_req
bank_val => mem_ctrl_rd_wbm:wbm_inst.bank_val
type_reg[0] => mem_ctrl_rd_wbs:wbs_inst.type_reg[0]
type_reg[1] => mem_ctrl_rd_wbs:wbs_inst.type_reg[1]
type_reg[2] => mem_ctrl_rd_wbs:wbs_inst.type_reg[2]
type_reg[3] => mem_ctrl_rd_wbs:wbs_inst.type_reg[3]
type_reg[4] => mem_ctrl_rd_wbs:wbs_inst.type_reg[4]
type_reg[5] => mem_ctrl_rd_wbs:wbs_inst.type_reg[5]
type_reg[6] => mem_ctrl_rd_wbs:wbs_inst.type_reg[6]
type_reg[7] => mem_ctrl_rd_wbs:wbs_inst.type_reg[7]
rd_addr_reg[0] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[0]
rd_addr_reg[1] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[1]
rd_addr_reg[2] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[2]
rd_addr_reg[3] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[3]
rd_addr_reg[4] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[4]
rd_addr_reg[5] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[5]
rd_addr_reg[6] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[6]
rd_addr_reg[7] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[7]
rd_addr_reg[8] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[8]
rd_addr_reg[9] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[9]
rd_addr_reg[10] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[10]
rd_addr_reg[11] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[11]
rd_addr_reg[12] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[12]
rd_addr_reg[13] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[13]
rd_addr_reg[14] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[14]
rd_addr_reg[15] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[15]
rd_addr_reg[16] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[16]
rd_addr_reg[17] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[17]
rd_addr_reg[18] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[18]
rd_addr_reg[19] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[19]
rd_addr_reg[20] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[20]
rd_addr_reg[21] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[21]
wr_cnt_val[0] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[0]
wr_cnt_val[1] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[1]
wr_cnt_val[2] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[2]
wr_cnt_val[3] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[3]
wr_cnt_val[4] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[4]
wr_cnt_val[5] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[5]
wr_cnt_val[6] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[6]
wr_cnt_val[7] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[7]
wr_cnt_val[8] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[8]
wr_cnt_val[9] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[9]
wr_cnt_val[10] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[10]
wr_cnt_val[11] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[11]
wr_cnt_val[12] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[12]
wr_cnt_val[13] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[13]
wr_cnt_val[14] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[14]
wr_cnt_val[15] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[15]
wr_cnt_val[16] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[16]
wr_cnt_val[17] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[17]
wr_cnt_val[18] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[18]
wr_cnt_en => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_en
dbg_rd_bank <= mem_ctrl_rd_wbm:wbm_inst.dbg_rd_bank


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
rdclock => altsyncram:altsyncram_component.clock1
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component
wren_a => altsyncram_b4l1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_b4l1:auto_generated.data_a[0]
data_a[1] => altsyncram_b4l1:auto_generated.data_a[1]
data_a[2] => altsyncram_b4l1:auto_generated.data_a[2]
data_a[3] => altsyncram_b4l1:auto_generated.data_a[3]
data_a[4] => altsyncram_b4l1:auto_generated.data_a[4]
data_a[5] => altsyncram_b4l1:auto_generated.data_a[5]
data_a[6] => altsyncram_b4l1:auto_generated.data_a[6]
data_a[7] => altsyncram_b4l1:auto_generated.data_a[7]
data_a[8] => altsyncram_b4l1:auto_generated.data_a[8]
data_a[9] => altsyncram_b4l1:auto_generated.data_a[9]
data_a[10] => altsyncram_b4l1:auto_generated.data_a[10]
data_a[11] => altsyncram_b4l1:auto_generated.data_a[11]
data_a[12] => altsyncram_b4l1:auto_generated.data_a[12]
data_a[13] => altsyncram_b4l1:auto_generated.data_a[13]
data_a[14] => altsyncram_b4l1:auto_generated.data_a[14]
data_a[15] => altsyncram_b4l1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_b4l1:auto_generated.address_a[0]
address_a[1] => altsyncram_b4l1:auto_generated.address_a[1]
address_a[2] => altsyncram_b4l1:auto_generated.address_a[2]
address_a[3] => altsyncram_b4l1:auto_generated.address_a[3]
address_a[4] => altsyncram_b4l1:auto_generated.address_a[4]
address_a[5] => altsyncram_b4l1:auto_generated.address_a[5]
address_a[6] => altsyncram_b4l1:auto_generated.address_a[6]
address_a[7] => altsyncram_b4l1:auto_generated.address_a[7]
address_a[8] => altsyncram_b4l1:auto_generated.address_a[8]
address_b[0] => altsyncram_b4l1:auto_generated.address_b[0]
address_b[1] => altsyncram_b4l1:auto_generated.address_b[1]
address_b[2] => altsyncram_b4l1:auto_generated.address_b[2]
address_b[3] => altsyncram_b4l1:auto_generated.address_b[3]
address_b[4] => altsyncram_b4l1:auto_generated.address_b[4]
address_b[5] => altsyncram_b4l1:auto_generated.address_b[5]
address_b[6] => altsyncram_b4l1:auto_generated.address_b[6]
address_b[7] => altsyncram_b4l1:auto_generated.address_b[7]
address_b[8] => altsyncram_b4l1:auto_generated.address_b[8]
address_b[9] => altsyncram_b4l1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b4l1:auto_generated.clock0
clock1 => altsyncram_b4l1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_b4l1:auto_generated.q_b[0]
q_b[1] <= altsyncram_b4l1:auto_generated.q_b[1]
q_b[2] <= altsyncram_b4l1:auto_generated.q_b[2]
q_b[3] <= altsyncram_b4l1:auto_generated.q_b[3]
q_b[4] <= altsyncram_b4l1:auto_generated.q_b[4]
q_b[5] <= altsyncram_b4l1:auto_generated.q_b[5]
q_b[6] <= altsyncram_b4l1:auto_generated.q_b[6]
q_b[7] <= altsyncram_b4l1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated
address_a[0] => altsyncram_t8l1:altsyncram1.address_b[0]
address_a[1] => altsyncram_t8l1:altsyncram1.address_b[1]
address_a[2] => altsyncram_t8l1:altsyncram1.address_b[2]
address_a[3] => altsyncram_t8l1:altsyncram1.address_b[3]
address_a[4] => altsyncram_t8l1:altsyncram1.address_b[4]
address_a[5] => altsyncram_t8l1:altsyncram1.address_b[5]
address_a[6] => altsyncram_t8l1:altsyncram1.address_b[6]
address_a[7] => altsyncram_t8l1:altsyncram1.address_b[7]
address_a[8] => altsyncram_t8l1:altsyncram1.address_b[8]
address_b[0] => altsyncram_t8l1:altsyncram1.address_a[0]
address_b[1] => altsyncram_t8l1:altsyncram1.address_a[1]
address_b[2] => altsyncram_t8l1:altsyncram1.address_a[2]
address_b[3] => altsyncram_t8l1:altsyncram1.address_a[3]
address_b[4] => altsyncram_t8l1:altsyncram1.address_a[4]
address_b[5] => altsyncram_t8l1:altsyncram1.address_a[5]
address_b[6] => altsyncram_t8l1:altsyncram1.address_a[6]
address_b[7] => altsyncram_t8l1:altsyncram1.address_a[7]
address_b[8] => altsyncram_t8l1:altsyncram1.address_a[8]
address_b[9] => altsyncram_t8l1:altsyncram1.address_a[9]
clock0 => altsyncram_t8l1:altsyncram1.clock1
clock1 => altsyncram_t8l1:altsyncram1.clock0
data_a[0] => altsyncram_t8l1:altsyncram1.data_b[0]
data_a[1] => altsyncram_t8l1:altsyncram1.data_b[1]
data_a[2] => altsyncram_t8l1:altsyncram1.data_b[2]
data_a[3] => altsyncram_t8l1:altsyncram1.data_b[3]
data_a[4] => altsyncram_t8l1:altsyncram1.data_b[4]
data_a[5] => altsyncram_t8l1:altsyncram1.data_b[5]
data_a[6] => altsyncram_t8l1:altsyncram1.data_b[6]
data_a[7] => altsyncram_t8l1:altsyncram1.data_b[7]
data_a[8] => altsyncram_t8l1:altsyncram1.data_b[8]
data_a[9] => altsyncram_t8l1:altsyncram1.data_b[9]
data_a[10] => altsyncram_t8l1:altsyncram1.data_b[10]
data_a[11] => altsyncram_t8l1:altsyncram1.data_b[11]
data_a[12] => altsyncram_t8l1:altsyncram1.data_b[12]
data_a[13] => altsyncram_t8l1:altsyncram1.data_b[13]
data_a[14] => altsyncram_t8l1:altsyncram1.data_b[14]
data_a[15] => altsyncram_t8l1:altsyncram1.data_b[15]
q_b[0] <= altsyncram_t8l1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_t8l1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_t8l1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_t8l1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_t8l1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_t8l1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_t8l1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_t8l1:altsyncram1.q_a[7]
wren_a => altsyncram_t8l1:altsyncram1.clocken1
wren_a => altsyncram_t8l1:altsyncram1.wren_b


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a0.PORTBDATAIN1
data_b[9] => ram_block2a1.PORTBDATAIN1
data_b[10] => ram_block2a2.PORTBDATAIN1
data_b[11] => ram_block2a3.PORTBDATAIN1
data_b[12] => ram_block2a4.PORTBDATAIN1
data_b[13] => ram_block2a5.PORTBDATAIN1
data_b[14] => ram_block2a6.PORTBDATAIN1
data_b[15] => ram_block2a7.PORTBDATAIN1
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a0.PORTBDATAOUT1
q_b[9] <= ram_block2a1.PORTBDATAOUT1
q_b[10] <= ram_block2a2.PORTBDATAOUT1
q_b[11] <= ram_block2a3.PORTBDATAOUT1
q_b[12] <= ram_block2a4.PORTBDATAOUT1
q_b[13] <= ram_block2a5.PORTBDATAOUT1
q_b[14] <= ram_block2a6.PORTBDATAOUT1
q_b[15] <= ram_block2a7.PORTBDATAOUT1
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst
clk_i => type_reg_wbm[0]~reg0.CLK
clk_i => type_reg_wbm[1]~reg0.CLK
clk_i => type_reg_wbm[2]~reg0.CLK
clk_i => type_reg_wbm[3]~reg0.CLK
clk_i => type_reg_wbm[4]~reg0.CLK
clk_i => type_reg_wbm[5]~reg0.CLK
clk_i => type_reg_wbm[6]~reg0.CLK
clk_i => type_reg_wbm[7]~reg0.CLK
clk_i => rd_addr_reg_wbm[0]~reg0.CLK
clk_i => rd_addr_reg_wbm[1]~reg0.CLK
clk_i => rd_addr_reg_wbm[2]~reg0.CLK
clk_i => rd_addr_reg_wbm[3]~reg0.CLK
clk_i => rd_addr_reg_wbm[4]~reg0.CLK
clk_i => rd_addr_reg_wbm[5]~reg0.CLK
clk_i => rd_addr_reg_wbm[6]~reg0.CLK
clk_i => rd_addr_reg_wbm[7]~reg0.CLK
clk_i => rd_addr_reg_wbm[8]~reg0.CLK
clk_i => rd_addr_reg_wbm[9]~reg0.CLK
clk_i => rd_addr_reg_wbm[10]~reg0.CLK
clk_i => rd_addr_reg_wbm[11]~reg0.CLK
clk_i => rd_addr_reg_wbm[12]~reg0.CLK
clk_i => rd_addr_reg_wbm[13]~reg0.CLK
clk_i => rd_addr_reg_wbm[14]~reg0.CLK
clk_i => rd_addr_reg_wbm[15]~reg0.CLK
clk_i => rd_addr_reg_wbm[16]~reg0.CLK
clk_i => rd_addr_reg_wbm[17]~reg0.CLK
clk_i => rd_addr_reg_wbm[18]~reg0.CLK
clk_i => rd_addr_reg_wbm[19]~reg0.CLK
clk_i => rd_addr_reg_wbm[20]~reg0.CLK
clk_i => rd_addr_reg_wbm[21]~reg0.CLK
clk_i => restart_i.CLK
clk_i => ack_o_sr.CLK
clk_i => ram_expect_adr[0].CLK
clk_i => ram_expect_adr[1].CLK
clk_i => ram_expect_adr[2].CLK
clk_i => ram_expect_adr[3].CLK
clk_i => ram_expect_adr[4].CLK
clk_i => ram_expect_adr[5].CLK
clk_i => ram_expect_adr[6].CLK
clk_i => ram_expect_adr[7].CLK
clk_i => ram_expect_adr[8].CLK
clk_i => ram_expect_adr[9].CLK
clk_i => ram_words_in[0]~reg0.CLK
clk_i => ram_words_in[1]~reg0.CLK
clk_i => ram_words_in[2]~reg0.CLK
clk_i => ram_words_in[3]~reg0.CLK
clk_i => ram_words_in[4]~reg0.CLK
clk_i => ram_words_in[5]~reg0.CLK
clk_i => ram_words_in[6]~reg0.CLK
clk_i => ram_words_in[7]~reg0.CLK
clk_i => ram_words_in[8]~reg0.CLK
clk_i => init_rd~reg0.CLK
clk_i => wbs_err_o~reg0.CLK
clk_i => wbs_stall_o_int.CLK
clk_i => wbs_cur_st~1.DATAIN
rst => type_reg_wbm[0]~reg0.ACLR
rst => type_reg_wbm[1]~reg0.ACLR
rst => type_reg_wbm[2]~reg0.ACLR
rst => type_reg_wbm[3]~reg0.ACLR
rst => type_reg_wbm[4]~reg0.ACLR
rst => type_reg_wbm[5]~reg0.ACLR
rst => type_reg_wbm[6]~reg0.ACLR
rst => type_reg_wbm[7]~reg0.ACLR
rst => rd_addr_reg_wbm[0]~reg0.ACLR
rst => rd_addr_reg_wbm[1]~reg0.ACLR
rst => rd_addr_reg_wbm[2]~reg0.ACLR
rst => rd_addr_reg_wbm[3]~reg0.ACLR
rst => rd_addr_reg_wbm[4]~reg0.ACLR
rst => rd_addr_reg_wbm[5]~reg0.ACLR
rst => rd_addr_reg_wbm[6]~reg0.ACLR
rst => rd_addr_reg_wbm[7]~reg0.ACLR
rst => rd_addr_reg_wbm[8]~reg0.ACLR
rst => rd_addr_reg_wbm[9]~reg0.ACLR
rst => rd_addr_reg_wbm[10]~reg0.ACLR
rst => rd_addr_reg_wbm[11]~reg0.ACLR
rst => rd_addr_reg_wbm[12]~reg0.ACLR
rst => rd_addr_reg_wbm[13]~reg0.ACLR
rst => rd_addr_reg_wbm[14]~reg0.ACLR
rst => rd_addr_reg_wbm[15]~reg0.ACLR
rst => rd_addr_reg_wbm[16]~reg0.ACLR
rst => rd_addr_reg_wbm[17]~reg0.ACLR
rst => rd_addr_reg_wbm[18]~reg0.ACLR
rst => rd_addr_reg_wbm[19]~reg0.ACLR
rst => rd_addr_reg_wbm[20]~reg0.ACLR
rst => rd_addr_reg_wbm[21]~reg0.ACLR
rst => wbs_stall_o_int.PRESET
rst => wbs_err_o~reg0.ACLR
rst => init_rd~reg0.ACLR
rst => restart_i.PRESET
rst => ram_words_in[0]~reg0.ACLR
rst => ram_words_in[1]~reg0.ACLR
rst => ram_words_in[2]~reg0.ACLR
rst => ram_words_in[3]~reg0.ACLR
rst => ram_words_in[4]~reg0.ACLR
rst => ram_words_in[5]~reg0.ACLR
rst => ram_words_in[6]~reg0.ACLR
rst => ram_words_in[7]~reg0.ACLR
rst => ram_words_in[8]~reg0.ACLR
rst => ram_expect_adr[0].ACLR
rst => ram_expect_adr[1].ACLR
rst => ram_expect_adr[2].ACLR
rst => ram_expect_adr[3].ACLR
rst => ram_expect_adr[4].ACLR
rst => ram_expect_adr[5].ACLR
rst => ram_expect_adr[6].ACLR
rst => ram_expect_adr[7].ACLR
rst => ram_expect_adr[8].ACLR
rst => ram_expect_adr[9].ACLR
rst => ack_o_sr.ACLR
rst => wbs_cur_st~3.DATAIN
wbs_adr_i[0] => Equal1.IN9
wbs_adr_i[1] => Equal1.IN8
wbs_adr_i[2] => Equal1.IN7
wbs_adr_i[3] => Equal1.IN6
wbs_adr_i[4] => Equal1.IN5
wbs_adr_i[5] => Equal1.IN4
wbs_adr_i[6] => Equal1.IN3
wbs_adr_i[7] => Equal1.IN2
wbs_adr_i[8] => Equal1.IN1
wbs_adr_i[9] => Equal1.IN0
wbs_tga_i[0] => ~NO_FANOUT~
wbs_tga_i[1] => ram_words_in[0]~reg0.DATAIN
wbs_tga_i[2] => ram_words_in[1]~reg0.DATAIN
wbs_tga_i[3] => ram_words_in[2]~reg0.DATAIN
wbs_tga_i[4] => ram_words_in[3]~reg0.DATAIN
wbs_tga_i[5] => ram_words_in[4]~reg0.DATAIN
wbs_tga_i[6] => ram_words_in[5]~reg0.DATAIN
wbs_tga_i[7] => ram_words_in[6]~reg0.DATAIN
wbs_tga_i[8] => ram_words_in[7]~reg0.DATAIN
wbs_tga_i[9] => ram_words_in[8]~reg0.DATAIN
wbs_cyc_i => wbs_ack_o.IN1
wbs_cyc_i => wbs_fsm_proc.IN0
wbs_cyc_i => wbs_stall_o_int_proc.IN0
wbs_cyc_i => wbs_err_o_proc.IN0
wbs_cyc_i => restart_i_proc.IN0
wbs_cyc_i => wbs_fsm_proc.IN0
wbs_cyc_i => wbs_fsm_proc.IN1
wbs_tgc_i => restart_i_proc.IN1
wbs_stb_i => wbs_fsm_proc.IN1
wbs_stb_i => wbs_stall_o_int_proc.IN1
wbs_stb_i => wbs_err_o.OUTPUTSELECT
wbs_stb_i => ack_o_sr.DATAB
wbs_dat_o[0] <= ram_dout[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[1] <= ram_dout[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[2] <= ram_dout[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[3] <= ram_dout[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[4] <= ram_dout[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[5] <= ram_dout[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[6] <= ram_dout[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[7] <= ram_dout[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_stall_o <= wbs_stall_o_int.DB_MAX_OUTPUT_PORT_TYPE
wbs_ack_o <= wbs_ack_o.DB_MAX_OUTPUT_PORT_TYPE
wbs_err_o <= wbs_err_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_we_i => wbs_fsm_proc.IN1
wbs_we_i => wbs_ack_o.IN1
wbs_we_i => wbs_err_o_proc.IN1
wbs_we_i => restart_i_proc.IN1
wbs_we_i => ram_expect_adr_proc.IN1
wbs_we_i => wbs_fsm_proc.IN1
type_reg[0] => wbs_fsm_proc.IN1
type_reg[0] => type_reg_wbm[0]~reg0.DATAIN
type_reg[1] => type_reg_wbm[1]~reg0.DATAIN
type_reg[2] => type_reg_wbm[2]~reg0.DATAIN
type_reg[3] => type_reg_wbm[3]~reg0.DATAIN
type_reg[4] => type_reg_wbm[4]~reg0.DATAIN
type_reg[5] => type_reg_wbm[5]~reg0.DATAIN
type_reg[6] => type_reg_wbm[6]~reg0.DATAIN
type_reg[7] => type_reg_wbm[7]~reg0.DATAIN
rd_addr_reg[0] => rd_addr_reg_wbm[0]~reg0.DATAIN
rd_addr_reg[1] => rd_addr_reg_wbm[1]~reg0.DATAIN
rd_addr_reg[2] => rd_addr_reg_wbm[2]~reg0.DATAIN
rd_addr_reg[3] => rd_addr_reg_wbm[3]~reg0.DATAIN
rd_addr_reg[4] => rd_addr_reg_wbm[4]~reg0.DATAIN
rd_addr_reg[5] => rd_addr_reg_wbm[5]~reg0.DATAIN
rd_addr_reg[6] => rd_addr_reg_wbm[6]~reg0.DATAIN
rd_addr_reg[7] => rd_addr_reg_wbm[7]~reg0.DATAIN
rd_addr_reg[8] => rd_addr_reg_wbm[8]~reg0.DATAIN
rd_addr_reg[9] => rd_addr_reg_wbm[9]~reg0.DATAIN
rd_addr_reg[10] => rd_addr_reg_wbm[10]~reg0.DATAIN
rd_addr_reg[11] => rd_addr_reg_wbm[11]~reg0.DATAIN
rd_addr_reg[12] => rd_addr_reg_wbm[12]~reg0.DATAIN
rd_addr_reg[13] => rd_addr_reg_wbm[13]~reg0.DATAIN
rd_addr_reg[14] => rd_addr_reg_wbm[14]~reg0.DATAIN
rd_addr_reg[15] => rd_addr_reg_wbm[15]~reg0.DATAIN
rd_addr_reg[16] => rd_addr_reg_wbm[16]~reg0.DATAIN
rd_addr_reg[17] => rd_addr_reg_wbm[17]~reg0.DATAIN
rd_addr_reg[18] => rd_addr_reg_wbm[18]~reg0.DATAIN
rd_addr_reg[19] => rd_addr_reg_wbm[19]~reg0.DATAIN
rd_addr_reg[20] => rd_addr_reg_wbm[20]~reg0.DATAIN
rd_addr_reg[21] => rd_addr_reg_wbm[21]~reg0.DATAIN
wbm_busy => wbs_fsm_proc.IN0
rd_cnt_zero => wbs_fsm_proc.IN1
ram_ready => wbs_cur_st.DATAA
ram_ready => wbs_cur_st.DATAA
type_reg_wbm[0] <= type_reg_wbm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[1] <= type_reg_wbm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[2] <= type_reg_wbm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[3] <= type_reg_wbm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[4] <= type_reg_wbm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[5] <= type_reg_wbm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[6] <= type_reg_wbm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[7] <= type_reg_wbm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[0] <= rd_addr_reg_wbm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[1] <= rd_addr_reg_wbm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[2] <= rd_addr_reg_wbm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[3] <= rd_addr_reg_wbm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[4] <= rd_addr_reg_wbm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[5] <= rd_addr_reg_wbm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[6] <= rd_addr_reg_wbm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[7] <= rd_addr_reg_wbm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[8] <= rd_addr_reg_wbm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[9] <= rd_addr_reg_wbm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[10] <= rd_addr_reg_wbm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[11] <= rd_addr_reg_wbm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[12] <= rd_addr_reg_wbm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[13] <= rd_addr_reg_wbm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[14] <= rd_addr_reg_wbm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[15] <= rd_addr_reg_wbm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[16] <= rd_addr_reg_wbm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[17] <= rd_addr_reg_wbm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[18] <= rd_addr_reg_wbm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[19] <= rd_addr_reg_wbm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[20] <= rd_addr_reg_wbm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[21] <= rd_addr_reg_wbm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_rd <= init_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
restart_rd <= restart_i.DB_MAX_OUTPUT_PORT_TYPE
ram_words_in[0] <= ram_words_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_words_in[1] <= ram_words_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_words_in[2] <= ram_words_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_words_in[3] <= ram_words_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_words_in[4] <= ram_words_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_words_in[5] <= ram_words_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_words_in[6] <= ram_words_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_words_in[7] <= ram_words_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_words_in[8] <= ram_words_in[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[0] => wbs_dat_o[0].DATAIN
ram_dout[1] => wbs_dat_o[1].DATAIN
ram_dout[2] => wbs_dat_o[2].DATAIN
ram_dout[3] => wbs_dat_o[3].DATAIN
ram_dout[4] => wbs_dat_o[4].DATAIN
ram_dout[5] => wbs_dat_o[5].DATAIN
ram_dout[6] => wbs_dat_o[6].DATAIN
ram_dout[7] => wbs_dat_o[7].DATAIN
ram_addr_out[0] <= ram_expect_adr[0].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[1] <= ram_expect_adr[1].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[2] <= ram_expect_adr[2].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[3] <= ram_expect_adr[3].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[4] <= ram_expect_adr[4].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[5] <= ram_expect_adr[5].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[6] <= ram_expect_adr[6].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[7] <= ram_expect_adr[7].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[8] <= ram_expect_adr[8].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[9] <= ram_expect_adr[9].DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst
clk_i => restart_rd_bool.CLK
clk_i => restart_rd_d1.CLK
clk_i => init_rd_bool.CLK
clk_i => init_rd_d1.CLK
clk_i => rd_cnt_zero~reg0.CLK
clk_i => release_arb_cnt[0].CLK
clk_i => release_arb_cnt[1].CLK
clk_i => release_arb_cnt[2].CLK
clk_i => release_arb_cnt[3].CLK
clk_i => release_arb_cnt[4].CLK
clk_i => release_arb_cnt[5].CLK
clk_i => release_arb_cnt[6].CLK
clk_i => release_arb_cnt[7].CLK
clk_i => release_arb_cnt[8].CLK
clk_i => release_arb_cnt[9].CLK
clk_i => release_arb_cnt[10].CLK
clk_i => release_arb_cnt[11].CLK
clk_i => release_arb_cnt[12].CLK
clk_i => wbm_busy~reg0.CLK
clk_i => first_rx_bool.CLK
clk_i => ram_ready~reg0.CLK
clk_i => ram_ready_sr[0].CLK
clk_i => ram_ready_sr[1].CLK
clk_i => ram_ready_sr[2].CLK
clk_i => ram_ready_sr[3].CLK
clk_i => ram_delay_cnt[0].CLK
clk_i => ram_delay_cnt[1].CLK
clk_i => ram_delay_cnt[2].CLK
clk_i => ram_delay_cnt[3].CLK
clk_i => ram_ready_i.CLK
clk_i => err_i_status.CLK
clk_i => rd_cnt[0].CLK
clk_i => rd_cnt[1].CLK
clk_i => rd_cnt[2].CLK
clk_i => rd_cnt[3].CLK
clk_i => rd_cnt[4].CLK
clk_i => rd_cnt[5].CLK
clk_i => rd_cnt[6].CLK
clk_i => rd_cnt[7].CLK
clk_i => rd_cnt[8].CLK
clk_i => rd_cnt[9].CLK
clk_i => rd_cnt[10].CLK
clk_i => rd_cnt[11].CLK
clk_i => rd_cnt[12].CLK
clk_i => rd_cnt[13].CLK
clk_i => rd_cnt[14].CLK
clk_i => rd_cnt[15].CLK
clk_i => rd_cnt[16].CLK
clk_i => rd_cnt[17].CLK
clk_i => rd_cnt[18].CLK
clk_i => neg_cyc_bool.CLK
clk_i => ack_i_cnt[0].CLK
clk_i => ack_i_cnt[1].CLK
clk_i => ack_i_cnt[2].CLK
clk_i => ack_i_cnt[3].CLK
clk_i => ack_i_cnt[4].CLK
clk_i => ack_i_cnt[5].CLK
clk_i => ack_i_cnt[6].CLK
clk_i => ack_i_cnt[7].CLK
clk_i => ack_i_cnt[8].CLK
clk_i => arbiter_req~reg0.CLK
clk_i => rd_cnt_i[0].CLK
clk_i => rd_cnt_i[1].CLK
clk_i => rd_cnt_i[2].CLK
clk_i => rd_cnt_i[3].CLK
clk_i => rd_cnt_i[4].CLK
clk_i => rd_cnt_i[5].CLK
clk_i => rd_cnt_i[6].CLK
clk_i => rd_cnt_i[7].CLK
clk_i => rd_cnt_i[8].CLK
clk_i => rd_cnt_i[9].CLK
clk_i => rd_cnt_i[10].CLK
clk_i => rd_cnt_i[11].CLK
clk_i => rd_cnt_i[12].CLK
clk_i => rd_cnt_i[13].CLK
clk_i => rd_cnt_i[14].CLK
clk_i => rd_cnt_i[15].CLK
clk_i => rd_cnt_i[16].CLK
clk_i => rd_cnt_i[17].CLK
clk_i => rd_cnt_i[18].CLK
clk_i => addr_pipe[0].CLK
clk_i => addr_pipe[1].CLK
clk_i => addr_pipe[2].CLK
clk_i => addr_pipe[3].CLK
clk_i => addr_pipe[4].CLK
clk_i => addr_pipe[5].CLK
clk_i => addr_pipe[6].CLK
clk_i => addr_pipe[7].CLK
clk_i => dat_1st_bool.CLK
clk_i => ram_words_cnt[0].CLK
clk_i => ram_words_cnt[1].CLK
clk_i => ram_words_cnt[2].CLK
clk_i => ram_words_cnt[3].CLK
clk_i => ram_words_cnt[4].CLK
clk_i => ram_words_cnt[5].CLK
clk_i => ram_words_cnt[6].CLK
clk_i => ram_words_cnt[7].CLK
clk_i => ram_words_cnt[8].CLK
clk_i => wbm_stb_internal.CLK
clk_i => wbm_cyc_internal.CLK
clk_i => ram_words_left[0].CLK
clk_i => ram_words_left[1].CLK
clk_i => ram_words_left[2].CLK
clk_i => ram_words_left[3].CLK
clk_i => ram_words_left[4].CLK
clk_i => ram_words_left[5].CLK
clk_i => ram_words_left[6].CLK
clk_i => ram_words_left[7].CLK
clk_i => ram_words_left[8].CLK
clk_i => ram_addr_in_i[0].CLK
clk_i => ram_addr_in_i[1].CLK
clk_i => ram_addr_in_i[2].CLK
clk_i => ram_addr_in_i[3].CLK
clk_i => ram_addr_in_i[4].CLK
clk_i => ram_addr_in_i[5].CLK
clk_i => ram_addr_in_i[6].CLK
clk_i => ram_addr_in_i[7].CLK
clk_i => ram_addr_in_i[8].CLK
clk_i => cur_rd_addr[0].CLK
clk_i => cur_rd_addr[1].CLK
clk_i => cur_rd_addr[2].CLK
clk_i => cur_rd_addr[3].CLK
clk_i => cur_rd_addr[4].CLK
clk_i => cur_rd_addr[5].CLK
clk_i => cur_rd_addr[6].CLK
clk_i => cur_rd_addr[7].CLK
clk_i => cur_rd_addr[8].CLK
clk_i => cur_rd_addr[9].CLK
clk_i => cur_rd_addr[10].CLK
clk_i => cur_rd_addr[11].CLK
clk_i => cur_rd_addr[12].CLK
clk_i => cur_rd_addr[13].CLK
clk_i => cur_rd_addr[14].CLK
clk_i => cur_rd_addr[15].CLK
clk_i => cur_rd_addr[16].CLK
clk_i => cur_rd_addr[17].CLK
clk_i => cur_rd_addr[18].CLK
clk_i => cur_rd_addr[19].CLK
clk_i => cur_rd_addr[20].CLK
clk_i => cur_rd_addr[21].CLK
clk_i => wbm_tga_o[0]~reg0.CLK
clk_i => wbm_tga_o[1]~reg0.CLK
clk_i => wbm_tga_o[2]~reg0.CLK
clk_i => wbm_tga_o[3]~reg0.CLK
clk_i => wbm_tga_o[4]~reg0.CLK
clk_i => wbm_tga_o[5]~reg0.CLK
clk_i => wbm_tga_o[6]~reg0.CLK
clk_i => wbm_tga_o[7]~reg0.CLK
clk_i => wbm_cur_st~1.DATAIN
rst => addr_pipe[0].ACLR
rst => addr_pipe[1].ACLR
rst => addr_pipe[2].ACLR
rst => addr_pipe[3].ACLR
rst => addr_pipe[4].ACLR
rst => addr_pipe[5].ACLR
rst => addr_pipe[6].ACLR
rst => addr_pipe[7].ACLR
rst => dat_1st_bool.PRESET
rst => ram_words_cnt[0].ACLR
rst => ram_words_cnt[1].ACLR
rst => ram_words_cnt[2].ACLR
rst => ram_words_cnt[3].ACLR
rst => ram_words_cnt[4].ACLR
rst => ram_words_cnt[5].ACLR
rst => ram_words_cnt[6].ACLR
rst => ram_words_cnt[7].ACLR
rst => ram_words_cnt[8].ACLR
rst => wbm_stb_internal.ACLR
rst => wbm_cyc_internal.ACLR
rst => ram_words_left[0].ACLR
rst => ram_words_left[1].ACLR
rst => ram_words_left[2].ACLR
rst => ram_words_left[3].ACLR
rst => ram_words_left[4].ACLR
rst => ram_words_left[5].ACLR
rst => ram_words_left[6].ACLR
rst => ram_words_left[7].ACLR
rst => ram_words_left[8].ACLR
rst => ram_addr_in_i[0].ACLR
rst => ram_addr_in_i[1].ACLR
rst => ram_addr_in_i[2].ACLR
rst => ram_addr_in_i[3].ACLR
rst => ram_addr_in_i[4].ACLR
rst => ram_addr_in_i[5].ACLR
rst => ram_addr_in_i[6].ACLR
rst => ram_addr_in_i[7].ACLR
rst => ram_addr_in_i[8].ACLR
rst => cur_rd_addr[0].ACLR
rst => cur_rd_addr[1].ACLR
rst => cur_rd_addr[2].ACLR
rst => cur_rd_addr[3].ACLR
rst => cur_rd_addr[4].ACLR
rst => cur_rd_addr[5].ACLR
rst => cur_rd_addr[6].ACLR
rst => cur_rd_addr[7].ACLR
rst => cur_rd_addr[8].ACLR
rst => cur_rd_addr[9].ACLR
rst => cur_rd_addr[10].ACLR
rst => cur_rd_addr[11].ACLR
rst => cur_rd_addr[12].ACLR
rst => cur_rd_addr[13].ACLR
rst => cur_rd_addr[14].ACLR
rst => cur_rd_addr[15].ACLR
rst => cur_rd_addr[16].ACLR
rst => cur_rd_addr[17].ACLR
rst => cur_rd_addr[18].ACLR
rst => cur_rd_addr[19].ACLR
rst => cur_rd_addr[20].ACLR
rst => cur_rd_addr[21].ACLR
rst => wbm_tga_o[0]~reg0.ACLR
rst => wbm_tga_o[1]~reg0.ACLR
rst => wbm_tga_o[2]~reg0.ACLR
rst => wbm_tga_o[3]~reg0.ACLR
rst => wbm_tga_o[4]~reg0.ACLR
rst => wbm_tga_o[5]~reg0.ACLR
rst => wbm_tga_o[6]~reg0.ACLR
rst => wbm_tga_o[7]~reg0.ACLR
rst => wbm_busy~reg0.PRESET
rst => rd_cnt_zero~reg0.PRESET
rst => ram_ready~reg0.ACLR
rst => arbiter_req~reg0.ACLR
rst => rd_cnt_i[0].ACLR
rst => rd_cnt_i[1].ACLR
rst => rd_cnt_i[2].ACLR
rst => rd_cnt_i[3].ACLR
rst => rd_cnt_i[4].ACLR
rst => rd_cnt_i[5].ACLR
rst => rd_cnt_i[6].ACLR
rst => rd_cnt_i[7].ACLR
rst => rd_cnt_i[8].ACLR
rst => rd_cnt_i[9].ACLR
rst => rd_cnt_i[10].ACLR
rst => rd_cnt_i[11].ACLR
rst => rd_cnt_i[12].ACLR
rst => rd_cnt_i[13].ACLR
rst => rd_cnt_i[14].ACLR
rst => rd_cnt_i[15].ACLR
rst => rd_cnt_i[16].ACLR
rst => rd_cnt_i[17].ACLR
rst => rd_cnt_i[18].ACLR
rst => neg_cyc_bool.ACLR
rst => ack_i_cnt[0].ACLR
rst => ack_i_cnt[1].ACLR
rst => ack_i_cnt[2].ACLR
rst => ack_i_cnt[3].ACLR
rst => ack_i_cnt[4].ACLR
rst => ack_i_cnt[5].ACLR
rst => ack_i_cnt[6].ACLR
rst => ack_i_cnt[7].ACLR
rst => ack_i_cnt[8].ACLR
rst => rd_cnt[0].ACLR
rst => rd_cnt[1].ACLR
rst => rd_cnt[2].ACLR
rst => rd_cnt[3].ACLR
rst => rd_cnt[4].ACLR
rst => rd_cnt[5].ACLR
rst => rd_cnt[6].ACLR
rst => rd_cnt[7].ACLR
rst => rd_cnt[8].ACLR
rst => rd_cnt[9].ACLR
rst => rd_cnt[10].ACLR
rst => rd_cnt[11].ACLR
rst => rd_cnt[12].ACLR
rst => rd_cnt[13].ACLR
rst => rd_cnt[14].ACLR
rst => rd_cnt[15].ACLR
rst => rd_cnt[16].ACLR
rst => rd_cnt[17].ACLR
rst => rd_cnt[18].ACLR
rst => err_i_status.ACLR
rst => ram_delay_cnt[0].ACLR
rst => ram_delay_cnt[1].ACLR
rst => ram_delay_cnt[2].ACLR
rst => ram_delay_cnt[3].ACLR
rst => ram_ready_i.ACLR
rst => ram_ready_sr[0].ACLR
rst => ram_ready_sr[1].ACLR
rst => ram_ready_sr[2].ACLR
rst => ram_ready_sr[3].ACLR
rst => first_rx_bool.PRESET
rst => restart_rd_bool.ACLR
rst => restart_rd_d1.ACLR
rst => release_arb_cnt[0].ACLR
rst => release_arb_cnt[1].ACLR
rst => release_arb_cnt[2].ACLR
rst => release_arb_cnt[3].ACLR
rst => release_arb_cnt[4].ACLR
rst => release_arb_cnt[5].PRESET
rst => release_arb_cnt[6].PRESET
rst => release_arb_cnt[7].ACLR
rst => release_arb_cnt[8].PRESET
rst => release_arb_cnt[9].ACLR
rst => release_arb_cnt[10].PRESET
rst => release_arb_cnt[11].ACLR
rst => release_arb_cnt[12].ACLR
rst => init_rd_bool.ACLR
rst => init_rd_d1.ACLR
rst => wbm_cur_st~3.DATAIN
wbm_adr_o[0] <= cur_rd_addr[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[1] <= cur_rd_addr[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[2] <= cur_rd_addr[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[3] <= cur_rd_addr[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[4] <= cur_rd_addr[4].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[5] <= cur_rd_addr[5].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[6] <= cur_rd_addr[6].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[7] <= cur_rd_addr[7].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[8] <= cur_rd_addr[8].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[9] <= cur_rd_addr[9].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[10] <= cur_rd_addr[10].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[11] <= cur_rd_addr[11].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[12] <= cur_rd_addr[12].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[13] <= cur_rd_addr[13].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[14] <= cur_rd_addr[14].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[15] <= cur_rd_addr[15].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[16] <= cur_rd_addr[16].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[17] <= cur_rd_addr[17].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[18] <= cur_rd_addr[18].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[19] <= cur_rd_addr[19].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[20] <= cur_rd_addr[20].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[21] <= cur_rd_addr[21].DB_MAX_OUTPUT_PORT_TYPE
wbm_we_o <= <GND>
wbm_tga_o[0] <= wbm_tga_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[1] <= wbm_tga_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[2] <= wbm_tga_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[3] <= wbm_tga_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[4] <= wbm_tga_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[5] <= wbm_tga_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[6] <= wbm_tga_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[7] <= wbm_tga_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_cyc_o <= wbm_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_stb_o <= wbm_stb_internal.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_i[0] => ram_data_in[0].DATAIN
wbm_dat_i[1] => ram_data_in[1].DATAIN
wbm_dat_i[2] => ram_data_in[2].DATAIN
wbm_dat_i[3] => ram_data_in[3].DATAIN
wbm_dat_i[4] => ram_data_in[4].DATAIN
wbm_dat_i[5] => ram_data_in[5].DATAIN
wbm_dat_i[6] => ram_data_in[6].DATAIN
wbm_dat_i[7] => ram_data_in[7].DATAIN
wbm_dat_i[8] => ram_data_in[8].DATAIN
wbm_dat_i[9] => ram_data_in[9].DATAIN
wbm_dat_i[10] => ram_data_in[10].DATAIN
wbm_dat_i[11] => ram_data_in[11].DATAIN
wbm_dat_i[12] => ram_data_in[12].DATAIN
wbm_dat_i[13] => ram_data_in[13].DATAIN
wbm_dat_i[14] => ram_data_in[14].DATAIN
wbm_dat_i[15] => ram_data_in[15].DATAIN
wbm_stall_i => wbm_stb_internal.OUTPUTSELECT
wbm_stall_i => ram_addr_in_i.OUTPUTSELECT
wbm_stall_i => ram_addr_in_i.OUTPUTSELECT
wbm_stall_i => ram_addr_in_i.OUTPUTSELECT
wbm_stall_i => ram_addr_in_i.OUTPUTSELECT
wbm_stall_i => ram_addr_in_i.OUTPUTSELECT
wbm_stall_i => ram_addr_in_i.OUTPUTSELECT
wbm_stall_i => ram_addr_in_i.OUTPUTSELECT
wbm_stall_i => ram_addr_in_i.OUTPUTSELECT
wbm_stall_i => ram_addr_in_i.OUTPUTSELECT
wbm_stall_i => dat_1st_bool.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_err_i => err_i_status.IN1
wbm_ack_i => ram_addr_in_i.OUTPUTSELECT
wbm_ack_i => ram_addr_in_i.OUTPUTSELECT
wbm_ack_i => ram_addr_in_i.OUTPUTSELECT
wbm_ack_i => ram_addr_in_i.OUTPUTSELECT
wbm_ack_i => ram_addr_in_i.OUTPUTSELECT
wbm_ack_i => ram_addr_in_i.OUTPUTSELECT
wbm_ack_i => ram_addr_in_i.OUTPUTSELECT
wbm_ack_i => ram_addr_in_i.OUTPUTSELECT
wbm_ack_i => ram_addr_in_i.OUTPUTSELECT
wbm_ack_i => rd_cnt_i_proc.IN1
wbm_ack_i => ack_i_cnt_proc.IN1
wbm_ack_i => ram_din_valid.DATAIN
wbm_busy <= wbm_busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_cnt_zero <= rd_cnt_zero~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_ready <= ram_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_rd => init_rd_d1_proc.IN1
init_rd => init_rd_d1.DATAIN
restart_rd => restart_rd_d1_proc.IN1
restart_rd => restart_rd_d1.DATAIN
ram_words_in[0] => LessThan1.IN10
ram_words_in[0] => wbm_tga_o.DATAA
ram_words_in[0] => Selector36.IN2
ram_words_in[1] => LessThan1.IN9
ram_words_in[1] => wbm_tga_o.DATAA
ram_words_in[1] => Selector35.IN2
ram_words_in[2] => LessThan1.IN8
ram_words_in[2] => wbm_tga_o.DATAA
ram_words_in[2] => Selector34.IN2
ram_words_in[3] => LessThan1.IN7
ram_words_in[3] => wbm_tga_o.DATAA
ram_words_in[3] => Selector33.IN2
ram_words_in[4] => LessThan1.IN6
ram_words_in[4] => wbm_tga_o.DATAA
ram_words_in[4] => Selector32.IN2
ram_words_in[5] => LessThan1.IN5
ram_words_in[5] => wbm_tga_o.DATAA
ram_words_in[5] => Selector31.IN2
ram_words_in[6] => LessThan1.IN4
ram_words_in[6] => wbm_tga_o.DATAA
ram_words_in[6] => Selector30.IN2
ram_words_in[7] => LessThan1.IN3
ram_words_in[7] => wbm_tga_o.DATAA
ram_words_in[7] => Selector29.IN2
ram_words_in[8] => LessThan1.IN2
ram_words_in[8] => ram_words_cnt.DATAA
ram_words_in[8] => Selector28.IN2
ram_addr_in[0] <= ram_addr_in_i[0].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[1] <= ram_addr_in_i[1].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[2] <= ram_addr_in_i[2].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[3] <= ram_addr_in_i[3].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[4] <= ram_addr_in_i[4].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[5] <= ram_addr_in_i[5].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[6] <= ram_addr_in_i[6].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[7] <= ram_addr_in_i[7].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[8] <= ram_addr_in_i[8].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[0] <= wbm_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[1] <= wbm_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[2] <= wbm_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[3] <= wbm_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[4] <= wbm_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[5] <= wbm_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[6] <= wbm_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[7] <= wbm_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[8] <= wbm_dat_i[8].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[9] <= wbm_dat_i[9].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[10] <= wbm_dat_i[10].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[11] <= wbm_dat_i[11].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[12] <= wbm_dat_i[12].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[13] <= wbm_dat_i[13].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[14] <= wbm_dat_i[14].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[15] <= wbm_dat_i[15].DB_MAX_OUTPUT_PORT_TYPE
ram_din_valid <= wbm_ack_i.DB_MAX_OUTPUT_PORT_TYPE
arbiter_gnt => wbm_cur_st.DATAA
arbiter_gnt => wbm_cyc_internal.DATAA
arbiter_gnt => wbm_stb_internal.DATAA
arbiter_gnt => dat_1st_bool.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_cur_st.DATAA
arbiter_req <= arbiter_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
bank_val => Selector42.IN3
type_reg[0] => wbm_cur_st.DATAB
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => ram_words_cnt.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => ram_words_cnt.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_cur_st.DATAB
type_reg[1] => ~NO_FANOUT~
type_reg[2] => ~NO_FANOUT~
type_reg[3] => ~NO_FANOUT~
type_reg[4] => ~NO_FANOUT~
type_reg[5] => ~NO_FANOUT~
type_reg[6] => ~NO_FANOUT~
type_reg[7] => ~NO_FANOUT~
rd_addr_reg[0] => cur_rd_addr.DATAA
rd_addr_reg[0] => addr_pipe.DATAA
rd_addr_reg[1] => cur_rd_addr.DATAA
rd_addr_reg[1] => addr_pipe.DATAA
rd_addr_reg[2] => cur_rd_addr.DATAA
rd_addr_reg[2] => addr_pipe.DATAA
rd_addr_reg[3] => cur_rd_addr.DATAA
rd_addr_reg[3] => addr_pipe.DATAA
rd_addr_reg[4] => cur_rd_addr.DATAA
rd_addr_reg[4] => addr_pipe.DATAA
rd_addr_reg[5] => cur_rd_addr.DATAA
rd_addr_reg[5] => addr_pipe.DATAA
rd_addr_reg[6] => cur_rd_addr.DATAA
rd_addr_reg[6] => addr_pipe.DATAA
rd_addr_reg[7] => cur_rd_addr.DATAA
rd_addr_reg[7] => addr_pipe.DATAA
rd_addr_reg[8] => cur_rd_addr.DATAA
rd_addr_reg[9] => cur_rd_addr.DATAA
rd_addr_reg[10] => cur_rd_addr.DATAA
rd_addr_reg[11] => cur_rd_addr.DATAA
rd_addr_reg[12] => cur_rd_addr.DATAA
rd_addr_reg[13] => cur_rd_addr.DATAA
rd_addr_reg[14] => cur_rd_addr.DATAA
rd_addr_reg[15] => cur_rd_addr.DATAA
rd_addr_reg[16] => cur_rd_addr.DATAA
rd_addr_reg[17] => cur_rd_addr.DATAA
rd_addr_reg[18] => cur_rd_addr.DATAA
rd_addr_reg[19] => cur_rd_addr.DATAA
rd_addr_reg[20] => cur_rd_addr.DATAA
rd_addr_reg[21] => cur_rd_addr.DATAA
wr_cnt_val[0] => rd_cnt_i.DATAB
wr_cnt_val[0] => rd_cnt[0].DATAIN
wr_cnt_val[1] => rd_cnt_i.DATAB
wr_cnt_val[1] => rd_cnt[1].DATAIN
wr_cnt_val[2] => rd_cnt_i.DATAB
wr_cnt_val[2] => rd_cnt[2].DATAIN
wr_cnt_val[3] => rd_cnt_i.DATAB
wr_cnt_val[3] => rd_cnt[3].DATAIN
wr_cnt_val[4] => rd_cnt_i.DATAB
wr_cnt_val[4] => rd_cnt[4].DATAIN
wr_cnt_val[5] => rd_cnt_i.DATAB
wr_cnt_val[5] => rd_cnt[5].DATAIN
wr_cnt_val[6] => rd_cnt_i.DATAB
wr_cnt_val[6] => rd_cnt[6].DATAIN
wr_cnt_val[7] => rd_cnt_i.DATAB
wr_cnt_val[7] => rd_cnt[7].DATAIN
wr_cnt_val[8] => rd_cnt_i.DATAB
wr_cnt_val[8] => rd_cnt[8].DATAIN
wr_cnt_val[9] => rd_cnt_i.DATAB
wr_cnt_val[9] => rd_cnt[9].DATAIN
wr_cnt_val[10] => rd_cnt_i.DATAB
wr_cnt_val[10] => rd_cnt[10].DATAIN
wr_cnt_val[11] => rd_cnt_i.DATAB
wr_cnt_val[11] => rd_cnt[11].DATAIN
wr_cnt_val[12] => rd_cnt_i.DATAB
wr_cnt_val[12] => rd_cnt[12].DATAIN
wr_cnt_val[13] => rd_cnt_i.DATAB
wr_cnt_val[13] => rd_cnt[13].DATAIN
wr_cnt_val[14] => rd_cnt_i.DATAB
wr_cnt_val[14] => rd_cnt[14].DATAIN
wr_cnt_val[15] => rd_cnt_i.DATAB
wr_cnt_val[15] => rd_cnt[15].DATAIN
wr_cnt_val[16] => rd_cnt_i.DATAB
wr_cnt_val[16] => rd_cnt[16].DATAIN
wr_cnt_val[17] => rd_cnt_i.DATAB
wr_cnt_val[17] => rd_cnt[17].DATAIN
wr_cnt_val[18] => rd_cnt_i.DATAB
wr_cnt_val[18] => rd_cnt[18].DATAIN
wr_cnt_en => rd_cnt_i_proc.IN1
wr_cnt_en => rd_cnt[18].ENA
wr_cnt_en => rd_cnt[17].ENA
wr_cnt_en => rd_cnt[16].ENA
wr_cnt_en => rd_cnt[15].ENA
wr_cnt_en => rd_cnt[14].ENA
wr_cnt_en => rd_cnt[13].ENA
wr_cnt_en => rd_cnt[12].ENA
wr_cnt_en => rd_cnt[11].ENA
wr_cnt_en => rd_cnt[10].ENA
wr_cnt_en => rd_cnt[9].ENA
wr_cnt_en => rd_cnt[8].ENA
wr_cnt_en => rd_cnt[7].ENA
wr_cnt_en => rd_cnt[6].ENA
wr_cnt_en => rd_cnt[5].ENA
wr_cnt_en => rd_cnt[4].ENA
wr_cnt_en => rd_cnt[3].ENA
wr_cnt_en => rd_cnt[2].ENA
wr_cnt_en => rd_cnt[1].ENA
wr_cnt_en => rd_cnt[0].ENA
dbg_rd_bank <= cur_rd_addr[21].DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:gen_reg_type_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN7
addr[0] => LessThan0.IN8
addr[0] => LessThan1.IN8
addr[1] => Equal0.IN6
addr[1] => LessThan0.IN7
addr[1] => LessThan1.IN7
addr[2] => Equal0.IN5
addr[2] => LessThan0.IN6
addr[2] => LessThan1.IN6
addr[3] => Equal0.IN4
addr[3] => LessThan0.IN5
addr[3] => LessThan1.IN5
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:2:gen_reg_dbg_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN7
addr[0] => LessThan0.IN8
addr[0] => LessThan1.IN8
addr[1] => Equal0.IN6
addr[1] => LessThan0.IN7
addr[1] => LessThan1.IN7
addr[2] => Equal0.IN5
addr[2] => LessThan0.IN6
addr[2] => LessThan1.IN6
addr[3] => Equal0.IN4
addr[3] => LessThan0.IN5
addr[3] => LessThan1.IN5
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:1:gen_reg_dbg_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN7
addr[0] => LessThan0.IN8
addr[0] => LessThan1.IN8
addr[1] => Equal0.IN6
addr[1] => LessThan0.IN7
addr[1] => LessThan1.IN7
addr[2] => Equal0.IN5
addr[2] => LessThan0.IN6
addr[2] => LessThan1.IN6
addr[3] => Equal0.IN4
addr[3] => LessThan0.IN5
addr[3] => LessThan1.IN5
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:0:gen_reg_dbg_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN7
addr[0] => LessThan0.IN8
addr[0] => LessThan1.IN8
addr[1] => Equal0.IN6
addr[1] => LessThan0.IN7
addr[1] => LessThan1.IN7
addr[2] => Equal0.IN5
addr[2] => LessThan0.IN6
addr[2] => LessThan1.IN6
addr[3] => Equal0.IN4
addr[3] => LessThan0.IN5
addr[3] => LessThan1.IN5
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|wbs_reg:wbs_reg_inst
rst => ~NO_FANOUT~
clk_i => ~NO_FANOUT~
wbs_cyc_i => cyc_active.IN0
wbs_cyc_i => wbs_ack_o.IN0
wbs_cyc_i => wbs_ack_o.IN0
wbs_cyc_i => wbs_stall_o.DATAIN
wbs_stb_i => cyc_active.IN1
wbs_adr_i[0] => addr[0].DATAIN
wbs_adr_i[1] => addr[1].DATAIN
wbs_adr_i[2] => addr[2].DATAIN
wbs_adr_i[3] => addr[3].DATAIN
wbs_we_i => wr_en.IN1
wbs_we_i => wbs_ack_o.IN1
wbs_we_i => wbs_ack_o.IN1
wbs_we_i => rd_en.IN1
wbs_dat_i[0] => din[0].DATAIN
wbs_dat_i[1] => din[1].DATAIN
wbs_dat_i[2] => din[2].DATAIN
wbs_dat_i[3] => din[3].DATAIN
wbs_dat_i[4] => din[4].DATAIN
wbs_dat_i[5] => din[5].DATAIN
wbs_dat_i[6] => din[6].DATAIN
wbs_dat_i[7] => din[7].DATAIN
wbs_dat_o[0] <= dout[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[1] <= dout[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[2] <= dout[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[3] <= dout[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[4] <= dout[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[5] <= dout[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[6] <= dout[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[7] <= dout[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_ack_o <= wbs_ack_o.DB_MAX_OUTPUT_PORT_TYPE
wbs_stall_o <= wbs_cyc_i.DB_MAX_OUTPUT_PORT_TYPE
din_ack => wbs_ack_o.DATAB
dout[0] => wbs_dat_o[0].DATAIN
dout[1] => wbs_dat_o[1].DATAIN
dout[2] => wbs_dat_o[2].DATAIN
dout[3] => wbs_dat_o[3].DATAIN
dout[4] => wbs_dat_o[4].DATAIN
dout[5] => wbs_dat_o[5].DATAIN
dout[6] => wbs_dat_o[6].DATAIN
dout[7] => wbs_dat_o[7].DATAIN
dout_valid => wbs_ack_o.DATAB
addr[0] <= wbs_adr_i[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= wbs_adr_i[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= wbs_adr_i[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= wbs_adr_i[3].DB_MAX_OUTPUT_PORT_TYPE
din[0] <= wbs_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
din[1] <= wbs_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
din[2] <= wbs_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
din[3] <= wbs_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
din[4] <= wbs_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
din[5] <= wbs_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
din[6] <= wbs_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
din[7] <= wbs_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
rd_en <= rd_en.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst
clk_100 => pixel_mng:pixel_mng_inst.clk_i
clk_100 => SG_WBM_IF:SG_WBM_IF_inst.clk
clk_100 => dc_fifo:dc_fifo_inst.wrclk
clk_100 => general_fifo:sc_fifo_inst.clk
clk_100 => gen_reg:gen_reg_type_inst.clk
clk_100 => gen_reg:gen_reg_upper_frame_inst.clk
clk_100 => gen_reg:gen_reg_lower_frame_inst.clk
clk_100 => gen_reg:gen_reg_opcode_unite_inst.clk
clk_100 => gen_reg:gen_reg_version_inst.clk
clk_100 => wbs_reg:wbs_reg_inst.clk_i
clk_100 => Symbol_Generator_Top:Symbol_Generator_Top_inst.clk
clk_40 => dc_fifo:dc_fifo_inst.rdclk
clk_40 => vesa_mux_d2.CLK
clk_40 => vesa_mux_d1.CLK
clk_40 => lower_frame_rg_d2[0].CLK
clk_40 => lower_frame_rg_d2[1].CLK
clk_40 => lower_frame_rg_d2[2].CLK
clk_40 => lower_frame_rg_d2[3].CLK
clk_40 => lower_frame_rg_d2[4].CLK
clk_40 => lower_frame_rg_d2[5].CLK
clk_40 => lower_frame_rg_d2[6].CLK
clk_40 => lower_frame_rg_d2[7].CLK
clk_40 => lower_frame_rg_d2[8].CLK
clk_40 => lower_frame_rg_d2[9].CLK
clk_40 => right_frame_rg_d2[0].CLK
clk_40 => right_frame_rg_d2[1].CLK
clk_40 => right_frame_rg_d2[2].CLK
clk_40 => right_frame_rg_d2[3].CLK
clk_40 => right_frame_rg_d2[4].CLK
clk_40 => right_frame_rg_d2[5].CLK
clk_40 => right_frame_rg_d2[6].CLK
clk_40 => right_frame_rg_d2[7].CLK
clk_40 => right_frame_rg_d2[8].CLK
clk_40 => right_frame_rg_d2[9].CLK
clk_40 => upper_frame_rg_d2[0].CLK
clk_40 => upper_frame_rg_d2[1].CLK
clk_40 => upper_frame_rg_d2[2].CLK
clk_40 => upper_frame_rg_d2[3].CLK
clk_40 => upper_frame_rg_d2[4].CLK
clk_40 => upper_frame_rg_d2[5].CLK
clk_40 => upper_frame_rg_d2[6].CLK
clk_40 => upper_frame_rg_d2[7].CLK
clk_40 => upper_frame_rg_d2[8].CLK
clk_40 => upper_frame_rg_d2[9].CLK
clk_40 => left_frame_rg_d2[0].CLK
clk_40 => left_frame_rg_d2[1].CLK
clk_40 => left_frame_rg_d2[2].CLK
clk_40 => left_frame_rg_d2[3].CLK
clk_40 => left_frame_rg_d2[4].CLK
clk_40 => left_frame_rg_d2[5].CLK
clk_40 => left_frame_rg_d2[6].CLK
clk_40 => left_frame_rg_d2[7].CLK
clk_40 => left_frame_rg_d2[8].CLK
clk_40 => left_frame_rg_d2[9].CLK
clk_40 => lower_frame_rg_d1[0].CLK
clk_40 => lower_frame_rg_d1[1].CLK
clk_40 => lower_frame_rg_d1[2].CLK
clk_40 => lower_frame_rg_d1[3].CLK
clk_40 => lower_frame_rg_d1[4].CLK
clk_40 => lower_frame_rg_d1[5].CLK
clk_40 => lower_frame_rg_d1[6].CLK
clk_40 => lower_frame_rg_d1[7].CLK
clk_40 => lower_frame_rg_d1[8].CLK
clk_40 => lower_frame_rg_d1[9].CLK
clk_40 => right_frame_rg_d1[0].CLK
clk_40 => right_frame_rg_d1[1].CLK
clk_40 => right_frame_rg_d1[2].CLK
clk_40 => right_frame_rg_d1[3].CLK
clk_40 => right_frame_rg_d1[4].CLK
clk_40 => right_frame_rg_d1[5].CLK
clk_40 => right_frame_rg_d1[6].CLK
clk_40 => right_frame_rg_d1[7].CLK
clk_40 => right_frame_rg_d1[8].CLK
clk_40 => right_frame_rg_d1[9].CLK
clk_40 => upper_frame_rg_d1[0].CLK
clk_40 => upper_frame_rg_d1[1].CLK
clk_40 => upper_frame_rg_d1[2].CLK
clk_40 => upper_frame_rg_d1[3].CLK
clk_40 => upper_frame_rg_d1[4].CLK
clk_40 => upper_frame_rg_d1[5].CLK
clk_40 => upper_frame_rg_d1[6].CLK
clk_40 => upper_frame_rg_d1[7].CLK
clk_40 => upper_frame_rg_d1[8].CLK
clk_40 => upper_frame_rg_d1[9].CLK
clk_40 => left_frame_rg_d1[0].CLK
clk_40 => left_frame_rg_d1[1].CLK
clk_40 => left_frame_rg_d1[2].CLK
clk_40 => left_frame_rg_d1[3].CLK
clk_40 => left_frame_rg_d1[4].CLK
clk_40 => left_frame_rg_d1[5].CLK
clk_40 => left_frame_rg_d1[6].CLK
clk_40 => left_frame_rg_d1[7].CLK
clk_40 => left_frame_rg_d1[8].CLK
clk_40 => left_frame_rg_d1[9].CLK
clk_40 => blank_d.CLK
clk_40 => mux_flush.CLK
clk_40 => lower_frame[0].CLK
clk_40 => lower_frame[1].CLK
clk_40 => lower_frame[2].CLK
clk_40 => lower_frame[3].CLK
clk_40 => lower_frame[4].CLK
clk_40 => lower_frame[5].CLK
clk_40 => lower_frame[6].CLK
clk_40 => lower_frame[7].CLK
clk_40 => lower_frame[8].CLK
clk_40 => lower_frame[9].CLK
clk_40 => upper_frame[0].CLK
clk_40 => upper_frame[1].CLK
clk_40 => upper_frame[2].CLK
clk_40 => upper_frame[3].CLK
clk_40 => upper_frame[4].CLK
clk_40 => upper_frame[5].CLK
clk_40 => upper_frame[6].CLK
clk_40 => upper_frame[7].CLK
clk_40 => upper_frame[8].CLK
clk_40 => upper_frame[9].CLK
clk_40 => right_frame[0].CLK
clk_40 => right_frame[1].CLK
clk_40 => right_frame[2].CLK
clk_40 => right_frame[3].CLK
clk_40 => right_frame[4].CLK
clk_40 => right_frame[5].CLK
clk_40 => right_frame[6].CLK
clk_40 => right_frame[7].CLK
clk_40 => right_frame[8].CLK
clk_40 => right_frame[9].CLK
clk_40 => left_frame[0].CLK
clk_40 => left_frame[1].CLK
clk_40 => left_frame[2].CLK
clk_40 => left_frame[3].CLK
clk_40 => left_frame[4].CLK
clk_40 => left_frame[5].CLK
clk_40 => left_frame[6].CLK
clk_40 => left_frame[7].CLK
clk_40 => left_frame[8].CLK
clk_40 => left_frame[9].CLK
clk_40 => vesa_gen_ctrl:vesa_gen_ctrl_inst.clk
clk_40 => synthetic_frame_generator:synth_pic_gen_inst.clk
rst_100 => pixel_mng:pixel_mng_inst.rst
rst_100 => SG_WBM_IF:SG_WBM_IF_inst.reset_n
rst_100 => general_fifo:sc_fifo_inst.rst
rst_100 => gen_reg:gen_reg_type_inst.reset
rst_100 => gen_reg:gen_reg_upper_frame_inst.reset
rst_100 => gen_reg:gen_reg_lower_frame_inst.reset
rst_100 => gen_reg:gen_reg_opcode_unite_inst.reset
rst_100 => gen_reg:gen_reg_version_inst.reset
rst_100 => wbs_reg:wbs_reg_inst.rst
rst_100 => Symbol_Generator_Top:Symbol_Generator_Top_inst.reset_n
rst_100 => dc_fifo_aclr.IN1
rst_40 => vesa_gen_ctrl:vesa_gen_ctrl_inst.reset
rst_40 => synthetic_frame_generator:synth_pic_gen_inst.reset
rst_40 => vesa_mux_d2.ACLR
rst_40 => vesa_mux_d1.ACLR
rst_40 => lower_frame_rg_d2[0].ACLR
rst_40 => lower_frame_rg_d2[1].ACLR
rst_40 => lower_frame_rg_d2[2].ACLR
rst_40 => lower_frame_rg_d2[3].ACLR
rst_40 => lower_frame_rg_d2[4].ACLR
rst_40 => lower_frame_rg_d2[5].ACLR
rst_40 => lower_frame_rg_d2[6].ACLR
rst_40 => lower_frame_rg_d2[7].ACLR
rst_40 => lower_frame_rg_d2[8].ACLR
rst_40 => lower_frame_rg_d2[9].ACLR
rst_40 => right_frame_rg_d2[0].ACLR
rst_40 => right_frame_rg_d2[1].ACLR
rst_40 => right_frame_rg_d2[2].ACLR
rst_40 => right_frame_rg_d2[3].ACLR
rst_40 => right_frame_rg_d2[4].ACLR
rst_40 => right_frame_rg_d2[5].ACLR
rst_40 => right_frame_rg_d2[6].ACLR
rst_40 => right_frame_rg_d2[7].ACLR
rst_40 => right_frame_rg_d2[8].ACLR
rst_40 => right_frame_rg_d2[9].ACLR
rst_40 => upper_frame_rg_d2[0].ACLR
rst_40 => upper_frame_rg_d2[1].ACLR
rst_40 => upper_frame_rg_d2[2].ACLR
rst_40 => upper_frame_rg_d2[3].ACLR
rst_40 => upper_frame_rg_d2[4].ACLR
rst_40 => upper_frame_rg_d2[5].ACLR
rst_40 => upper_frame_rg_d2[6].ACLR
rst_40 => upper_frame_rg_d2[7].ACLR
rst_40 => upper_frame_rg_d2[8].ACLR
rst_40 => upper_frame_rg_d2[9].ACLR
rst_40 => left_frame_rg_d2[0].ACLR
rst_40 => left_frame_rg_d2[1].ACLR
rst_40 => left_frame_rg_d2[2].ACLR
rst_40 => left_frame_rg_d2[3].ACLR
rst_40 => left_frame_rg_d2[4].ACLR
rst_40 => left_frame_rg_d2[5].ACLR
rst_40 => left_frame_rg_d2[6].ACLR
rst_40 => left_frame_rg_d2[7].ACLR
rst_40 => left_frame_rg_d2[8].ACLR
rst_40 => left_frame_rg_d2[9].ACLR
rst_40 => lower_frame_rg_d1[0].ACLR
rst_40 => lower_frame_rg_d1[1].ACLR
rst_40 => lower_frame_rg_d1[2].ACLR
rst_40 => lower_frame_rg_d1[3].ACLR
rst_40 => lower_frame_rg_d1[4].ACLR
rst_40 => lower_frame_rg_d1[5].ACLR
rst_40 => lower_frame_rg_d1[6].ACLR
rst_40 => lower_frame_rg_d1[7].ACLR
rst_40 => lower_frame_rg_d1[8].ACLR
rst_40 => lower_frame_rg_d1[9].ACLR
rst_40 => right_frame_rg_d1[0].ACLR
rst_40 => right_frame_rg_d1[1].ACLR
rst_40 => right_frame_rg_d1[2].ACLR
rst_40 => right_frame_rg_d1[3].ACLR
rst_40 => right_frame_rg_d1[4].ACLR
rst_40 => right_frame_rg_d1[5].ACLR
rst_40 => right_frame_rg_d1[6].ACLR
rst_40 => right_frame_rg_d1[7].ACLR
rst_40 => right_frame_rg_d1[8].ACLR
rst_40 => right_frame_rg_d1[9].ACLR
rst_40 => upper_frame_rg_d1[0].ACLR
rst_40 => upper_frame_rg_d1[1].ACLR
rst_40 => upper_frame_rg_d1[2].ACLR
rst_40 => upper_frame_rg_d1[3].ACLR
rst_40 => upper_frame_rg_d1[4].ACLR
rst_40 => upper_frame_rg_d1[5].ACLR
rst_40 => upper_frame_rg_d1[6].ACLR
rst_40 => upper_frame_rg_d1[7].ACLR
rst_40 => upper_frame_rg_d1[8].ACLR
rst_40 => upper_frame_rg_d1[9].ACLR
rst_40 => left_frame_rg_d1[0].ACLR
rst_40 => left_frame_rg_d1[1].ACLR
rst_40 => left_frame_rg_d1[2].ACLR
rst_40 => left_frame_rg_d1[3].ACLR
rst_40 => left_frame_rg_d1[4].ACLR
rst_40 => left_frame_rg_d1[5].ACLR
rst_40 => left_frame_rg_d1[6].ACLR
rst_40 => left_frame_rg_d1[7].ACLR
rst_40 => left_frame_rg_d1[8].ACLR
rst_40 => left_frame_rg_d1[9].ACLR
rst_40 => lower_frame[0].ACLR
rst_40 => lower_frame[1].ACLR
rst_40 => lower_frame[2].ACLR
rst_40 => lower_frame[3].ACLR
rst_40 => lower_frame[4].ACLR
rst_40 => lower_frame[5].ACLR
rst_40 => lower_frame[6].ACLR
rst_40 => lower_frame[7].ACLR
rst_40 => lower_frame[8].ACLR
rst_40 => lower_frame[9].ACLR
rst_40 => upper_frame[0].ACLR
rst_40 => upper_frame[1].ACLR
rst_40 => upper_frame[2].ACLR
rst_40 => upper_frame[3].ACLR
rst_40 => upper_frame[4].ACLR
rst_40 => upper_frame[5].ACLR
rst_40 => upper_frame[6].ACLR
rst_40 => upper_frame[7].ACLR
rst_40 => upper_frame[8].ACLR
rst_40 => upper_frame[9].ACLR
rst_40 => right_frame[0].ACLR
rst_40 => right_frame[1].ACLR
rst_40 => right_frame[2].ACLR
rst_40 => right_frame[3].ACLR
rst_40 => right_frame[4].ACLR
rst_40 => right_frame[5].ACLR
rst_40 => right_frame[6].ACLR
rst_40 => right_frame[7].ACLR
rst_40 => right_frame[8].ACLR
rst_40 => right_frame[9].ACLR
rst_40 => left_frame[0].ACLR
rst_40 => left_frame[1].ACLR
rst_40 => left_frame[2].ACLR
rst_40 => left_frame[3].ACLR
rst_40 => left_frame[4].ACLR
rst_40 => left_frame[5].ACLR
rst_40 => left_frame[6].ACLR
rst_40 => left_frame[7].ACLR
rst_40 => left_frame[8].ACLR
rst_40 => left_frame[9].ACLR
rst_40 => blank_d.ACLR
rst_40 => mux_flush.ACLR
wbs_adr_i[0] => LessThan0.IN20
wbs_adr_i[0] => LessThan1.IN20
wbs_adr_i[0] => LessThan2.IN20
wbs_adr_i[0] => LessThan3.IN20
wbs_adr_i[0] => wbs_reg:wbs_reg_inst.wbs_adr_i[0]
wbs_adr_i[0] => Equal0.IN6
wbs_adr_i[0] => Equal1.IN9
wbs_adr_i[0] => Equal2.IN7
wbs_adr_i[0] => Equal3.IN9
wbs_adr_i[0] => Equal4.IN8
wbs_adr_i[0] => Equal5.IN9
wbs_adr_i[0] => Equal6.IN9
wbs_adr_i[0] => Equal7.IN8
wbs_adr_i[0] => Equal8.IN9
wbs_adr_i[0] => Equal9.IN7
wbs_adr_i[0] => Equal10.IN9
wbs_adr_i[0] => Equal11.IN6
wbs_adr_i[0] => Equal12.IN6
wbs_adr_i[0] => Equal13.IN9
wbs_adr_i[0] => Equal14.IN8
wbs_adr_i[0] => Equal15.IN9
wbs_adr_i[1] => LessThan0.IN19
wbs_adr_i[1] => LessThan1.IN19
wbs_adr_i[1] => LessThan2.IN19
wbs_adr_i[1] => LessThan3.IN19
wbs_adr_i[1] => wbs_reg:wbs_reg_inst.wbs_adr_i[1]
wbs_adr_i[1] => Equal0.IN9
wbs_adr_i[1] => Equal1.IN7
wbs_adr_i[1] => Equal2.IN9
wbs_adr_i[1] => Equal3.IN8
wbs_adr_i[1] => Equal4.IN7
wbs_adr_i[1] => Equal5.IN8
wbs_adr_i[1] => Equal6.IN8
wbs_adr_i[1] => Equal7.IN7
wbs_adr_i[1] => Equal8.IN8
wbs_adr_i[1] => Equal9.IN9
wbs_adr_i[1] => Equal10.IN7
wbs_adr_i[1] => Equal11.IN9
wbs_adr_i[1] => Equal12.IN9
wbs_adr_i[1] => Equal13.IN8
wbs_adr_i[1] => Equal14.IN7
wbs_adr_i[1] => Equal15.IN8
wbs_adr_i[2] => LessThan0.IN18
wbs_adr_i[2] => LessThan1.IN18
wbs_adr_i[2] => LessThan2.IN18
wbs_adr_i[2] => LessThan3.IN18
wbs_adr_i[2] => wbs_reg:wbs_reg_inst.wbs_adr_i[2]
wbs_adr_i[2] => Equal0.IN8
wbs_adr_i[2] => Equal1.IN8
wbs_adr_i[2] => Equal2.IN8
wbs_adr_i[2] => Equal3.IN7
wbs_adr_i[2] => Equal4.IN6
wbs_adr_i[2] => Equal5.IN7
wbs_adr_i[2] => Equal6.IN7
wbs_adr_i[2] => Equal7.IN6
wbs_adr_i[2] => Equal8.IN7
wbs_adr_i[2] => Equal9.IN8
wbs_adr_i[2] => Equal10.IN8
wbs_adr_i[2] => Equal11.IN8
wbs_adr_i[2] => Equal12.IN8
wbs_adr_i[2] => Equal13.IN7
wbs_adr_i[2] => Equal14.IN6
wbs_adr_i[2] => Equal15.IN7
wbs_adr_i[3] => LessThan0.IN17
wbs_adr_i[3] => LessThan1.IN17
wbs_adr_i[3] => LessThan2.IN17
wbs_adr_i[3] => LessThan3.IN17
wbs_adr_i[3] => wbs_reg:wbs_reg_inst.wbs_adr_i[3]
wbs_adr_i[3] => Equal0.IN7
wbs_adr_i[3] => Equal1.IN6
wbs_adr_i[3] => Equal2.IN6
wbs_adr_i[3] => Equal3.IN6
wbs_adr_i[3] => Equal4.IN9
wbs_adr_i[3] => Equal5.IN6
wbs_adr_i[3] => Equal6.IN6
wbs_adr_i[3] => Equal7.IN9
wbs_adr_i[3] => Equal8.IN6
wbs_adr_i[3] => Equal9.IN6
wbs_adr_i[3] => Equal10.IN6
wbs_adr_i[3] => Equal11.IN7
wbs_adr_i[3] => Equal12.IN7
wbs_adr_i[3] => Equal13.IN6
wbs_adr_i[3] => Equal14.IN9
wbs_adr_i[3] => Equal15.IN6
wbs_adr_i[4] => LessThan0.IN16
wbs_adr_i[4] => LessThan1.IN16
wbs_adr_i[4] => LessThan2.IN16
wbs_adr_i[4] => LessThan3.IN16
wbs_adr_i[4] => wbs_reg:wbs_reg_inst.wbs_adr_i[4]
wbs_adr_i[4] => Equal0.IN5
wbs_adr_i[4] => Equal1.IN5
wbs_adr_i[4] => Equal2.IN5
wbs_adr_i[4] => Equal3.IN5
wbs_adr_i[4] => Equal4.IN5
wbs_adr_i[4] => Equal5.IN5
wbs_adr_i[4] => Equal6.IN5
wbs_adr_i[4] => Equal7.IN5
wbs_adr_i[4] => Equal8.IN5
wbs_adr_i[4] => Equal9.IN5
wbs_adr_i[4] => Equal10.IN5
wbs_adr_i[4] => Equal11.IN5
wbs_adr_i[4] => Equal12.IN5
wbs_adr_i[4] => Equal13.IN5
wbs_adr_i[4] => Equal14.IN5
wbs_adr_i[4] => Equal15.IN5
wbs_adr_i[5] => LessThan0.IN15
wbs_adr_i[5] => LessThan1.IN15
wbs_adr_i[5] => LessThan2.IN15
wbs_adr_i[5] => LessThan3.IN15
wbs_adr_i[5] => wbs_reg:wbs_reg_inst.wbs_adr_i[5]
wbs_adr_i[5] => Equal0.IN4
wbs_adr_i[5] => Equal1.IN4
wbs_adr_i[5] => Equal2.IN4
wbs_adr_i[5] => Equal3.IN4
wbs_adr_i[5] => Equal4.IN4
wbs_adr_i[5] => Equal5.IN4
wbs_adr_i[5] => Equal6.IN4
wbs_adr_i[5] => Equal7.IN4
wbs_adr_i[5] => Equal8.IN4
wbs_adr_i[5] => Equal9.IN4
wbs_adr_i[5] => Equal10.IN4
wbs_adr_i[5] => Equal11.IN4
wbs_adr_i[5] => Equal12.IN4
wbs_adr_i[5] => Equal13.IN4
wbs_adr_i[5] => Equal14.IN4
wbs_adr_i[5] => Equal15.IN4
wbs_adr_i[6] => LessThan0.IN14
wbs_adr_i[6] => LessThan1.IN14
wbs_adr_i[6] => LessThan2.IN14
wbs_adr_i[6] => LessThan3.IN14
wbs_adr_i[6] => wbs_reg:wbs_reg_inst.wbs_adr_i[6]
wbs_adr_i[6] => Equal0.IN3
wbs_adr_i[6] => Equal1.IN3
wbs_adr_i[6] => Equal2.IN3
wbs_adr_i[6] => Equal3.IN3
wbs_adr_i[6] => Equal4.IN3
wbs_adr_i[6] => Equal5.IN3
wbs_adr_i[6] => Equal6.IN3
wbs_adr_i[6] => Equal7.IN3
wbs_adr_i[6] => Equal8.IN3
wbs_adr_i[6] => Equal9.IN3
wbs_adr_i[6] => Equal10.IN3
wbs_adr_i[6] => Equal11.IN3
wbs_adr_i[6] => Equal12.IN3
wbs_adr_i[6] => Equal13.IN3
wbs_adr_i[6] => Equal14.IN3
wbs_adr_i[6] => Equal15.IN3
wbs_adr_i[7] => LessThan0.IN13
wbs_adr_i[7] => LessThan1.IN13
wbs_adr_i[7] => LessThan2.IN13
wbs_adr_i[7] => LessThan3.IN13
wbs_adr_i[7] => wbs_reg:wbs_reg_inst.wbs_adr_i[7]
wbs_adr_i[7] => Equal0.IN2
wbs_adr_i[7] => Equal1.IN2
wbs_adr_i[7] => Equal2.IN2
wbs_adr_i[7] => Equal3.IN2
wbs_adr_i[7] => Equal4.IN2
wbs_adr_i[7] => Equal5.IN2
wbs_adr_i[7] => Equal6.IN2
wbs_adr_i[7] => Equal7.IN2
wbs_adr_i[7] => Equal8.IN2
wbs_adr_i[7] => Equal9.IN2
wbs_adr_i[7] => Equal10.IN2
wbs_adr_i[7] => Equal11.IN2
wbs_adr_i[7] => Equal12.IN2
wbs_adr_i[7] => Equal13.IN2
wbs_adr_i[7] => Equal14.IN2
wbs_adr_i[7] => Equal15.IN2
wbs_adr_i[8] => LessThan0.IN12
wbs_adr_i[8] => LessThan1.IN12
wbs_adr_i[8] => LessThan2.IN12
wbs_adr_i[8] => LessThan3.IN12
wbs_adr_i[8] => wbs_reg:wbs_reg_inst.wbs_adr_i[8]
wbs_adr_i[8] => Equal0.IN1
wbs_adr_i[8] => Equal1.IN1
wbs_adr_i[8] => Equal2.IN1
wbs_adr_i[8] => Equal3.IN1
wbs_adr_i[8] => Equal4.IN1
wbs_adr_i[8] => Equal5.IN1
wbs_adr_i[8] => Equal6.IN1
wbs_adr_i[8] => Equal7.IN1
wbs_adr_i[8] => Equal8.IN1
wbs_adr_i[8] => Equal9.IN1
wbs_adr_i[8] => Equal10.IN1
wbs_adr_i[8] => Equal11.IN1
wbs_adr_i[8] => Equal12.IN1
wbs_adr_i[8] => Equal13.IN1
wbs_adr_i[8] => Equal14.IN1
wbs_adr_i[8] => Equal15.IN1
wbs_adr_i[9] => LessThan0.IN11
wbs_adr_i[9] => LessThan1.IN11
wbs_adr_i[9] => LessThan2.IN11
wbs_adr_i[9] => LessThan3.IN11
wbs_adr_i[9] => wbs_reg:wbs_reg_inst.wbs_adr_i[9]
wbs_adr_i[9] => Equal0.IN0
wbs_adr_i[9] => Equal1.IN0
wbs_adr_i[9] => Equal2.IN0
wbs_adr_i[9] => Equal3.IN0
wbs_adr_i[9] => Equal4.IN0
wbs_adr_i[9] => Equal5.IN0
wbs_adr_i[9] => Equal6.IN0
wbs_adr_i[9] => Equal7.IN0
wbs_adr_i[9] => Equal8.IN0
wbs_adr_i[9] => Equal9.IN0
wbs_adr_i[9] => Equal10.IN0
wbs_adr_i[9] => Equal11.IN0
wbs_adr_i[9] => Equal12.IN0
wbs_adr_i[9] => Equal13.IN0
wbs_adr_i[9] => Equal14.IN0
wbs_adr_i[9] => Equal15.IN0
wbs_tga_i[0] => Add0.IN20
wbs_tga_i[1] => Add0.IN19
wbs_tga_i[2] => Add0.IN18
wbs_tga_i[3] => Add0.IN17
wbs_tga_i[4] => Add0.IN16
wbs_tga_i[5] => Add0.IN15
wbs_tga_i[6] => Add0.IN14
wbs_tga_i[7] => Add0.IN13
wbs_tga_i[8] => Add0.IN12
wbs_tga_i[9] => Add0.IN11
wbs_dat_i[0] => wbs_reg:wbs_reg_inst.wbs_dat_i[0]
wbs_dat_i[1] => wbs_reg:wbs_reg_inst.wbs_dat_i[1]
wbs_dat_i[2] => wbs_reg:wbs_reg_inst.wbs_dat_i[2]
wbs_dat_i[3] => wbs_reg:wbs_reg_inst.wbs_dat_i[3]
wbs_dat_i[4] => wbs_reg:wbs_reg_inst.wbs_dat_i[4]
wbs_dat_i[5] => wbs_reg:wbs_reg_inst.wbs_dat_i[5]
wbs_dat_i[6] => wbs_reg:wbs_reg_inst.wbs_dat_i[6]
wbs_dat_i[7] => wbs_reg:wbs_reg_inst.wbs_dat_i[7]
wbs_cyc_i => wbs_reg_cyc.IN0
wbs_stb_i => wbs_reg:wbs_reg_inst.wbs_stb_i
wbs_we_i => wbs_reg:wbs_reg_inst.wbs_we_i
wbs_tgc_i => wbs_reg_cyc.IN1
wbs_dat_o[0] <= wbs_reg:wbs_reg_inst.wbs_dat_o[0]
wbs_dat_o[1] <= wbs_reg:wbs_reg_inst.wbs_dat_o[1]
wbs_dat_o[2] <= wbs_reg:wbs_reg_inst.wbs_dat_o[2]
wbs_dat_o[3] <= wbs_reg:wbs_reg_inst.wbs_dat_o[3]
wbs_dat_o[4] <= wbs_reg:wbs_reg_inst.wbs_dat_o[4]
wbs_dat_o[5] <= wbs_reg:wbs_reg_inst.wbs_dat_o[5]
wbs_dat_o[6] <= wbs_reg:wbs_reg_inst.wbs_dat_o[6]
wbs_dat_o[7] <= wbs_reg:wbs_reg_inst.wbs_dat_o[7]
wbs_stall_o <= wbs_reg:wbs_reg_inst.wbs_stall_o
wbs_ack_o <= wbs_reg:wbs_reg_inst.wbs_ack_o
wbs_err_o <= <GND>
wbm_dat_i[0] => SG_WBM_IF:SG_WBM_IF_inst.wbm_dat_i[0]
wbm_dat_i[0] => general_fifo:sc_fifo_inst.din[0]
wbm_dat_i[1] => SG_WBM_IF:SG_WBM_IF_inst.wbm_dat_i[1]
wbm_dat_i[1] => general_fifo:sc_fifo_inst.din[1]
wbm_dat_i[2] => SG_WBM_IF:SG_WBM_IF_inst.wbm_dat_i[2]
wbm_dat_i[2] => general_fifo:sc_fifo_inst.din[2]
wbm_dat_i[3] => SG_WBM_IF:SG_WBM_IF_inst.wbm_dat_i[3]
wbm_dat_i[3] => general_fifo:sc_fifo_inst.din[3]
wbm_dat_i[4] => SG_WBM_IF:SG_WBM_IF_inst.wbm_dat_i[4]
wbm_dat_i[4] => general_fifo:sc_fifo_inst.din[4]
wbm_dat_i[5] => SG_WBM_IF:SG_WBM_IF_inst.wbm_dat_i[5]
wbm_dat_i[5] => general_fifo:sc_fifo_inst.din[5]
wbm_dat_i[6] => SG_WBM_IF:SG_WBM_IF_inst.wbm_dat_i[6]
wbm_dat_i[6] => general_fifo:sc_fifo_inst.din[6]
wbm_dat_i[7] => SG_WBM_IF:SG_WBM_IF_inst.wbm_dat_i[7]
wbm_dat_i[7] => general_fifo:sc_fifo_inst.din[7]
wbm_stall_i => SG_WBM_IF:SG_WBM_IF_inst.wbm_stall_i
wbm_ack_i => SG_WBM_IF:SG_WBM_IF_inst.wbm_ack_i
wbm_err_i => SG_WBM_IF:SG_WBM_IF_inst.wbm_err_i
wbm_adr_o[0] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_adr_o[0]
wbm_adr_o[1] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_adr_o[1]
wbm_adr_o[2] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_adr_o[2]
wbm_adr_o[3] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_adr_o[3]
wbm_adr_o[4] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_adr_o[4]
wbm_adr_o[5] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_adr_o[5]
wbm_adr_o[6] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_adr_o[6]
wbm_adr_o[7] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_adr_o[7]
wbm_adr_o[8] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_adr_o[8]
wbm_adr_o[9] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_adr_o[9]
wbm_tga_o[0] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_tga_o[0]
wbm_tga_o[1] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_tga_o[1]
wbm_tga_o[2] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_tga_o[2]
wbm_tga_o[3] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_tga_o[3]
wbm_tga_o[4] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_tga_o[4]
wbm_tga_o[5] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_tga_o[5]
wbm_tga_o[6] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_tga_o[6]
wbm_tga_o[7] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_tga_o[7]
wbm_tga_o[8] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_tga_o[8]
wbm_tga_o[9] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_tga_o[9]
wbm_cyc_o <= SG_WBM_IF:SG_WBM_IF_inst.wbm_cyc_o
wbm_stb_o <= SG_WBM_IF:SG_WBM_IF_inst.wbm_stb_o
wbm_tgc_o <= SG_WBM_IF:SG_WBM_IF_inst.wbm_tgc_o
wbm_dat_o[0] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_dat_o[0]
wbm_dat_o[1] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_dat_o[1]
wbm_dat_o[2] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_dat_o[2]
wbm_dat_o[3] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_dat_o[3]
wbm_dat_o[4] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_dat_o[4]
wbm_dat_o[5] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_dat_o[5]
wbm_dat_o[6] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_dat_o[6]
wbm_dat_o[7] <= SG_WBM_IF:SG_WBM_IF_inst.wbm_dat_o[7]
wbm_we_o <= SG_WBM_IF:SG_WBM_IF_inst.wbm_we_o
r_out[0] <= <GND>
r_out[1] <= <GND>
r_out[2] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.r_out[0]
r_out[3] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.r_out[1]
r_out[4] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.r_out[2]
r_out[5] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.r_out[3]
r_out[6] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.r_out[4]
r_out[7] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.r_out[5]
r_out[8] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.r_out[6]
r_out[9] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.r_out[7]
g_out[0] <= <GND>
g_out[1] <= <GND>
g_out[2] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.g_out[0]
g_out[3] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.g_out[1]
g_out[4] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.g_out[2]
g_out[5] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.g_out[3]
g_out[6] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.g_out[4]
g_out[7] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.g_out[5]
g_out[8] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.g_out[6]
g_out[9] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.g_out[7]
b_out[0] <= <GND>
b_out[1] <= <GND>
b_out[2] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.b_out[0]
b_out[3] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.b_out[1]
b_out[4] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.b_out[2]
b_out[5] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.b_out[3]
b_out[6] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.b_out[4]
b_out[7] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.b_out[5]
b_out[8] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.b_out[6]
b_out[9] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.b_out[7]
blank <= vesa_gen_ctrl:vesa_gen_ctrl_inst.blank
hsync <= vesa_gen_ctrl:vesa_gen_ctrl_inst.hsync
vsync <= vesa_gen_ctrl:vesa_gen_ctrl_inst.vsync
dbg_type_reg[0] <= gen_reg:gen_reg_type_inst.dout[0]
dbg_type_reg[1] <= gen_reg:gen_reg_type_inst.dout[1]
dbg_type_reg[2] <= gen_reg:gen_reg_type_inst.dout[2]
dbg_type_reg[3] <= gen_reg:gen_reg_type_inst.dout[3]
dbg_type_reg[4] <= gen_reg:gen_reg_type_inst.dout[4]
dbg_type_reg[5] <= gen_reg:gen_reg_type_inst.dout[5]
dbg_type_reg[6] <= gen_reg:gen_reg_type_inst.dout[6]
dbg_type_reg[7] <= gen_reg:gen_reg_type_inst.dout[7]
dbg_version_reg[0] <= gen_reg:gen_reg_version_inst.dout[0]
dbg_version_reg[1] <= gen_reg:gen_reg_version_inst.dout[1]
dbg_version_reg[2] <= gen_reg:gen_reg_version_inst.dout[2]
dbg_version_reg[3] <= gen_reg:gen_reg_version_inst.dout[3]
dbg_version_reg[4] <= gen_reg:gen_reg_version_inst.dout[4]
dbg_version_reg[5] <= gen_reg:gen_reg_version_inst.dout[5]
dbg_version_reg[6] <= gen_reg:gen_reg_version_inst.dout[6]
dbg_version_reg[7] <= gen_reg:gen_reg_version_inst.dout[7]


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst
clk_i => pix_req_add[0].CLK
clk_i => pix_req_add[1].CLK
clk_i => pix_req_add[2].CLK
clk_i => pix_req_add[3].CLK
clk_i => pix_req_add[4].CLK
clk_i => pix_req_add[5].CLK
clk_i => pix_req_add[6].CLK
clk_i => pix_req_add[7].CLK
clk_i => pix_req_add[8].CLK
clk_i => pix_req_add[9].CLK
clk_i => pix_max_b.CLK
clk_i => end_burst_b.CLK
clk_i => rd_adr[0].CLK
clk_i => rd_adr[1].CLK
clk_i => rd_adr[2].CLK
clk_i => rd_adr[3].CLK
clk_i => rd_adr[4].CLK
clk_i => rd_adr[5].CLK
clk_i => rd_adr[6].CLK
clk_i => rd_adr[7].CLK
clk_i => rd_adr[8].CLK
clk_i => rd_adr[9].CLK
clk_i => pix_cnt[0].CLK
clk_i => pix_cnt[1].CLK
clk_i => pix_cnt[2].CLK
clk_i => pix_cnt[3].CLK
clk_i => pix_cnt[4].CLK
clk_i => pix_cnt[5].CLK
clk_i => pix_cnt[6].CLK
clk_i => pix_cnt[7].CLK
clk_i => pix_cnt[8].CLK
clk_i => pix_cnt[9].CLK
clk_i => pix_cnt[10].CLK
clk_i => pix_cnt[11].CLK
clk_i => pix_cnt[12].CLK
clk_i => pix_cnt[13].CLK
clk_i => pix_cnt[14].CLK
clk_i => pix_cnt[15].CLK
clk_i => pix_cnt[16].CLK
clk_i => pix_cnt[17].CLK
clk_i => pix_cnt[18].CLK
clk_i => tot_req_pix[0].CLK
clk_i => tot_req_pix[1].CLK
clk_i => tot_req_pix[2].CLK
clk_i => tot_req_pix[3].CLK
clk_i => tot_req_pix[4].CLK
clk_i => tot_req_pix[5].CLK
clk_i => tot_req_pix[6].CLK
clk_i => tot_req_pix[7].CLK
clk_i => tot_req_pix[8].CLK
clk_i => tot_req_pix[9].CLK
clk_i => tot_req_pix[10].CLK
clk_i => tot_req_pix[11].CLK
clk_i => tot_req_pix[12].CLK
clk_i => tot_req_pix[13].CLK
clk_i => tot_req_pix[14].CLK
clk_i => tot_req_pix[15].CLK
clk_i => tot_req_pix[16].CLK
clk_i => tot_req_pix[17].CLK
clk_i => tot_req_pix[18].CLK
clk_i => ack_err_cnt[0].CLK
clk_i => ack_err_cnt[1].CLK
clk_i => ack_err_cnt[2].CLK
clk_i => ack_err_cnt[3].CLK
clk_i => ack_err_cnt[4].CLK
clk_i => ack_err_cnt[5].CLK
clk_i => ack_err_cnt[6].CLK
clk_i => ack_err_cnt[7].CLK
clk_i => ack_err_cnt[8].CLK
clk_i => ack_err_cnt[9].CLK
clk_i => ack_err_cnt[10].CLK
clk_i => wbm_tgc_o~reg0.CLK
clk_i => wbm_stb_o~reg0.CLK
clk_i => cyc_internal.CLK
clk_i => req_trig_b.CLK
clk_i => vsync_d2.CLK
clk_i => vsync_d1.CLK
clk_i => vsync_sig.CLK
clk_i => req_trig_d3.CLK
clk_i => req_trig_d2.CLK
clk_i => req_trig_d1.CLK
clk_i => req_trig_sig.CLK
clk_i => cur_st~1.DATAIN
rst => wbm_tgc_o~reg0.ACLR
rst => wbm_stb_o~reg0.ACLR
rst => cyc_internal.ACLR
rst => rd_adr[0].ACLR
rst => rd_adr[1].ACLR
rst => rd_adr[2].ACLR
rst => rd_adr[3].ACLR
rst => rd_adr[4].ACLR
rst => rd_adr[5].ACLR
rst => rd_adr[6].ACLR
rst => rd_adr[7].ACLR
rst => rd_adr[8].ACLR
rst => rd_adr[9].ACLR
rst => vsync_d2.ACLR
rst => vsync_d1.ACLR
rst => vsync_sig.ACLR
rst => req_trig_d3.ACLR
rst => req_trig_d2.ACLR
rst => req_trig_d1.ACLR
rst => req_trig_sig.ACLR
rst => req_trig_b.PRESET
rst => ack_err_cnt[0].ACLR
rst => ack_err_cnt[1].ACLR
rst => ack_err_cnt[2].ACLR
rst => ack_err_cnt[3].ACLR
rst => ack_err_cnt[4].ACLR
rst => ack_err_cnt[5].ACLR
rst => ack_err_cnt[6].ACLR
rst => ack_err_cnt[7].ACLR
rst => ack_err_cnt[8].ACLR
rst => ack_err_cnt[9].ACLR
rst => ack_err_cnt[10].ACLR
rst => pix_cnt[0].ACLR
rst => pix_cnt[1].ACLR
rst => pix_cnt[2].ACLR
rst => pix_cnt[3].ACLR
rst => pix_cnt[4].ACLR
rst => pix_cnt[5].ACLR
rst => pix_cnt[6].ACLR
rst => pix_cnt[7].ACLR
rst => pix_cnt[8].ACLR
rst => pix_cnt[9].ACLR
rst => pix_cnt[10].ACLR
rst => pix_cnt[11].ACLR
rst => pix_cnt[12].ACLR
rst => pix_cnt[13].ACLR
rst => pix_cnt[14].ACLR
rst => pix_cnt[15].ACLR
rst => pix_cnt[16].ACLR
rst => pix_cnt[17].ACLR
rst => pix_cnt[18].ACLR
rst => tot_req_pix[0].ACLR
rst => tot_req_pix[1].ACLR
rst => tot_req_pix[2].ACLR
rst => tot_req_pix[3].ACLR
rst => tot_req_pix[4].ACLR
rst => tot_req_pix[5].ACLR
rst => tot_req_pix[6].ACLR
rst => tot_req_pix[7].PRESET
rst => tot_req_pix[8].ACLR
rst => tot_req_pix[9].PRESET
rst => tot_req_pix[10].ACLR
rst => tot_req_pix[11].ACLR
rst => tot_req_pix[12].ACLR
rst => tot_req_pix[13].ACLR
rst => tot_req_pix[14].ACLR
rst => tot_req_pix[15].ACLR
rst => tot_req_pix[16].ACLR
rst => tot_req_pix[17].ACLR
rst => tot_req_pix[18].ACLR
rst => pix_req_add[0].ACLR
rst => pix_req_add[1].ACLR
rst => pix_req_add[2].ACLR
rst => pix_req_add[3].ACLR
rst => pix_req_add[4].ACLR
rst => pix_req_add[5].ACLR
rst => pix_req_add[6].ACLR
rst => pix_req_add[7].ACLR
rst => pix_req_add[8].ACLR
rst => pix_req_add[9].ACLR
rst => end_burst_b.ACLR
rst => pix_max_b.ACLR
rst => cur_st~3.DATAIN
wbm_ack_i => fifo_wr_en.IN1
wbm_ack_i => cur_st.OUTPUTSELECT
wbm_ack_i => cur_st.OUTPUTSELECT
wbm_ack_i => wbm_stb_o.OUTPUTSELECT
wbm_ack_i => cyc_internal.OUTPUTSELECT
wbm_ack_i => Selector0.IN4
wbm_ack_i => ack_err_cnt_proc.IN0
wbm_ack_i => pixel_proc.IN0
wbm_ack_i => pixel_proc.IN0
wbm_ack_i => Selector5.IN4
wbm_ack_i => Selector6.IN3
wbm_ack_i => Selector7.IN2
wbm_ack_i => Selector4.IN2
wbm_err_i => cur_st.DATAA
wbm_err_i => ack_err_cnt_proc.IN1
wbm_err_i => cyc_internal.DATAA
wbm_err_i => wbm_stb_o.DATAA
wbm_stall_i => rd_adr_proc.IN0
wbm_dat_i[0] => ~NO_FANOUT~
wbm_dat_i[1] => ~NO_FANOUT~
wbm_dat_i[2] => ~NO_FANOUT~
wbm_dat_i[3] => ~NO_FANOUT~
wbm_dat_i[4] => ~NO_FANOUT~
wbm_dat_i[5] => ~NO_FANOUT~
wbm_dat_i[6] => ~NO_FANOUT~
wbm_dat_i[7] => ~NO_FANOUT~
wbm_cyc_o <= cyc_internal.DB_MAX_OUTPUT_PORT_TYPE
wbm_stb_o <= wbm_stb_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[0] <= rd_adr[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[1] <= rd_adr[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[2] <= rd_adr[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[3] <= rd_adr[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[4] <= rd_adr[4].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[5] <= rd_adr[5].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[6] <= rd_adr[6].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[7] <= rd_adr[7].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[8] <= rd_adr[8].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[9] <= rd_adr[9].DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[0] <= <VCC>
wbm_tga_o[1] <= <VCC>
wbm_tga_o[2] <= <VCC>
wbm_tga_o[3] <= <VCC>
wbm_tga_o[4] <= <VCC>
wbm_tga_o[5] <= <VCC>
wbm_tga_o[6] <= <VCC>
wbm_tga_o[7] <= <VCC>
wbm_tga_o[8] <= <VCC>
wbm_tga_o[9] <= <VCC>
wbm_tgc_o <= wbm_tgc_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_wr_en <= fifo_wr_en.DB_MAX_OUTPUT_PORT_TYPE
fifo_flush <= vsync_sig.DB_MAX_OUTPUT_PORT_TYPE
term_cyc => ~NO_FANOUT~
pixels_req[0] => pix_req_add[0].DATAIN
pixels_req[1] => pix_req_add[1].DATAIN
pixels_req[2] => pix_req_add[2].DATAIN
pixels_req[3] => pix_req_add[3].DATAIN
pixels_req[4] => pix_req_add[4].DATAIN
pixels_req[5] => Add7.IN10
pixels_req[6] => Add7.IN9
pixels_req[7] => Add7.IN8
pixels_req[8] => Add7.IN7
pixels_req[9] => Add7.IN6
req_ln_trig => req_trig_d1.DATAIN
vsync => vsync_d1.DATAIN


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst
clk => err_i_status.CLK
clk => ack_cnt[0].CLK
clk => ack_cnt[1].CLK
clk => ack_cnt[2].CLK
clk => ack_cnt[3].CLK
clk => ack_cnt[4].CLK
clk => ack_cnt[5].CLK
clk => ack_cnt[6].CLK
clk => ack_cnt[7].CLK
clk => ack_cnt[8].CLK
clk => ack_cnt[9].CLK
clk => ack_cnt[10].CLK
clk => we_internal.CLK
clk => dbg_adr[0].CLK
clk => dbg_adr[1].CLK
clk => dbg_adr[2].CLK
clk => dbg_adr[3].CLK
clk => dbg_adr[4].CLK
clk => dbg_adr[5].CLK
clk => dbg_adr[6].CLK
clk => dbg_adr[7].CLK
clk => dbg_adr[8].CLK
clk => dbg_adr[9].CLK
clk => dbg_adr[10].CLK
clk => dbg_adr[11].CLK
clk => dbg_adr[12].CLK
clk => dbg_adr[13].CLK
clk => dbg_adr[14].CLK
clk => dbg_adr[15].CLK
clk => dbg_adr[16].CLK
clk => dbg_adr[17].CLK
clk => dbg_adr[18].CLK
clk => dbg_adr[19].CLK
clk => dbg_adr[20].CLK
clk => dbg_adr[21].CLK
clk => dbg_adr[22].CLK
clk => dbg_adr[23].CLK
clk => wbm_dat_o[0]~reg0.CLK
clk => wbm_dat_o[1]~reg0.CLK
clk => wbm_dat_o[2]~reg0.CLK
clk => wbm_dat_o[3]~reg0.CLK
clk => wbm_dat_o[4]~reg0.CLK
clk => wbm_dat_o[5]~reg0.CLK
clk => wbm_dat_o[6]~reg0.CLK
clk => wbm_dat_o[7]~reg0.CLK
clk => wbm_tga_o[0]~reg0.CLK
clk => wbm_tga_o[1]~reg0.CLK
clk => wbm_tga_o[2]~reg0.CLK
clk => wbm_tga_o[3]~reg0.CLK
clk => wbm_tga_o[4]~reg0.CLK
clk => wbm_tga_o[5]~reg0.CLK
clk => wbm_tga_o[6]~reg0.CLK
clk => wbm_tga_o[7]~reg0.CLK
clk => wbm_tga_o[8]~reg0.CLK
clk => wbm_tga_o[9]~reg0.CLK
clk => adr_internal[0].CLK
clk => adr_internal[1].CLK
clk => adr_internal[2].CLK
clk => adr_internal[3].CLK
clk => adr_internal[4].CLK
clk => adr_internal[5].CLK
clk => adr_internal[6].CLK
clk => adr_internal[7].CLK
clk => adr_internal[8].CLK
clk => adr_internal[9].CLK
clk => wbm_tgc_o~reg0.CLK
clk => stb_internal.CLK
clk => cyc_internal.CLK
clk => \fsm_proc:cnt[0].CLK
clk => \fsm_proc:cnt[1].CLK
clk => \fsm_proc:cnt[2].CLK
clk => \fsm_proc:cnt[3].CLK
clk => \fsm_proc:cnt[4].CLK
clk => \fsm_proc:cnt[5].CLK
clk => \fsm_proc:cnt[6].CLK
clk => \fsm_proc:cnt[7].CLK
clk => \fsm_proc:cnt[8].CLK
clk => \fsm_proc:cnt[9].CLK
clk => \fsm_proc:cnt[10].CLK
clk => \fsm_proc:cnt[11].CLK
clk => \fsm_proc:cnt[12].CLK
clk => \fsm_proc:cnt[13].CLK
clk => \fsm_proc:cnt[14].CLK
clk => \fsm_proc:cnt[15].CLK
clk => \fsm_proc:cnt[16].CLK
clk => \fsm_proc:cnt[17].CLK
clk => \fsm_proc:cnt[18].CLK
clk => \fsm_proc:cnt[19].CLK
clk => \fsm_proc:cnt[20].CLK
clk => \fsm_proc:cnt[21].CLK
clk => \fsm_proc:cnt[22].CLK
clk => \fsm_proc:cnt[23].CLK
clk => \fsm_proc:cnt[24].CLK
clk => \fsm_proc:cnt[25].CLK
clk => \fsm_proc:cnt[26].CLK
clk => \fsm_proc:cnt[27].CLK
clk => \fsm_proc:cnt[28].CLK
clk => \fsm_proc:cnt[29].CLK
clk => \fsm_proc:cnt[30].CLK
clk => \fsm_proc:cnt[31].CLK
clk => vsync_en.CLK
clk => vsync_cnt[0].CLK
clk => vsync_cnt[1].CLK
clk => cur_st~12.DATAIN
reset_n => we_internal.ACLR
reset_n => dbg_adr[0].ACLR
reset_n => dbg_adr[1].ACLR
reset_n => dbg_adr[2].ACLR
reset_n => dbg_adr[3].ACLR
reset_n => dbg_adr[4].ACLR
reset_n => dbg_adr[5].ACLR
reset_n => dbg_adr[6].ACLR
reset_n => dbg_adr[7].ACLR
reset_n => dbg_adr[8].ACLR
reset_n => dbg_adr[9].ACLR
reset_n => dbg_adr[10].ACLR
reset_n => dbg_adr[11].ACLR
reset_n => dbg_adr[12].ACLR
reset_n => dbg_adr[13].ACLR
reset_n => dbg_adr[14].ACLR
reset_n => dbg_adr[15].ACLR
reset_n => dbg_adr[16].ACLR
reset_n => dbg_adr[17].ACLR
reset_n => dbg_adr[18].ACLR
reset_n => dbg_adr[19].ACLR
reset_n => dbg_adr[20].ACLR
reset_n => dbg_adr[21].ACLR
reset_n => dbg_adr[22].ACLR
reset_n => dbg_adr[23].ACLR
reset_n => wbm_dat_o[0]~reg0.ACLR
reset_n => wbm_dat_o[1]~reg0.ACLR
reset_n => wbm_dat_o[2]~reg0.ACLR
reset_n => wbm_dat_o[3]~reg0.ACLR
reset_n => wbm_dat_o[4]~reg0.ACLR
reset_n => wbm_dat_o[5]~reg0.ACLR
reset_n => wbm_dat_o[6]~reg0.ACLR
reset_n => wbm_dat_o[7]~reg0.ACLR
reset_n => wbm_tga_o[0]~reg0.ACLR
reset_n => wbm_tga_o[1]~reg0.ACLR
reset_n => wbm_tga_o[2]~reg0.ACLR
reset_n => wbm_tga_o[3]~reg0.ACLR
reset_n => wbm_tga_o[4]~reg0.ACLR
reset_n => wbm_tga_o[5]~reg0.ACLR
reset_n => wbm_tga_o[6]~reg0.ACLR
reset_n => wbm_tga_o[7]~reg0.ACLR
reset_n => wbm_tga_o[8]~reg0.ACLR
reset_n => wbm_tga_o[9]~reg0.ACLR
reset_n => adr_internal[0].ACLR
reset_n => adr_internal[1].ACLR
reset_n => adr_internal[2].ACLR
reset_n => adr_internal[3].ACLR
reset_n => adr_internal[4].ACLR
reset_n => adr_internal[5].ACLR
reset_n => adr_internal[6].ACLR
reset_n => adr_internal[7].ACLR
reset_n => adr_internal[8].ACLR
reset_n => adr_internal[9].ACLR
reset_n => wbm_tgc_o~reg0.ACLR
reset_n => stb_internal.ACLR
reset_n => cyc_internal.ACLR
reset_n => \fsm_proc:cnt[0].ACLR
reset_n => \fsm_proc:cnt[1].ACLR
reset_n => \fsm_proc:cnt[2].ACLR
reset_n => \fsm_proc:cnt[3].ACLR
reset_n => \fsm_proc:cnt[4].ACLR
reset_n => \fsm_proc:cnt[5].ACLR
reset_n => \fsm_proc:cnt[6].ACLR
reset_n => \fsm_proc:cnt[7].ACLR
reset_n => \fsm_proc:cnt[8].ACLR
reset_n => \fsm_proc:cnt[9].ACLR
reset_n => \fsm_proc:cnt[10].ACLR
reset_n => \fsm_proc:cnt[11].ACLR
reset_n => \fsm_proc:cnt[12].ACLR
reset_n => \fsm_proc:cnt[13].ACLR
reset_n => \fsm_proc:cnt[14].ACLR
reset_n => \fsm_proc:cnt[15].ACLR
reset_n => \fsm_proc:cnt[16].ACLR
reset_n => \fsm_proc:cnt[17].ACLR
reset_n => \fsm_proc:cnt[18].ACLR
reset_n => \fsm_proc:cnt[19].ACLR
reset_n => \fsm_proc:cnt[20].ACLR
reset_n => \fsm_proc:cnt[21].ACLR
reset_n => \fsm_proc:cnt[22].ACLR
reset_n => \fsm_proc:cnt[23].ACLR
reset_n => \fsm_proc:cnt[24].ACLR
reset_n => \fsm_proc:cnt[25].ACLR
reset_n => \fsm_proc:cnt[26].ACLR
reset_n => \fsm_proc:cnt[27].ACLR
reset_n => \fsm_proc:cnt[28].ACLR
reset_n => \fsm_proc:cnt[29].ACLR
reset_n => \fsm_proc:cnt[30].ACLR
reset_n => \fsm_proc:cnt[31].ACLR
reset_n => vsync_en.ACLR
reset_n => vsync_cnt[0].ACLR
reset_n => vsync_cnt[1].ACLR
reset_n => err_i_status.ACLR
reset_n => ack_cnt[0].ACLR
reset_n => ack_cnt[1].ACLR
reset_n => ack_cnt[2].ACLR
reset_n => ack_cnt[3].ACLR
reset_n => ack_cnt[4].ACLR
reset_n => ack_cnt[5].ACLR
reset_n => ack_cnt[6].ACLR
reset_n => ack_cnt[7].ACLR
reset_n => ack_cnt[8].ACLR
reset_n => ack_cnt[9].ACLR
reset_n => ack_cnt[10].ACLR
reset_n => cur_st~14.DATAIN
vsync => vsync_en.OUTPUTSELECT
vsync => vsync_cnt.OUTPUTSELECT
vsync => vsync_cnt.OUTPUTSELECT
wbm_dat_i[0] => sdram_data.DATAB
wbm_dat_i[1] => sdram_data.DATAB
wbm_dat_i[2] => sdram_data.DATAB
wbm_dat_i[3] => sdram_data.DATAB
wbm_dat_i[4] => sdram_data.DATAB
wbm_dat_i[5] => sdram_data.DATAB
wbm_dat_i[6] => sdram_data.DATAB
wbm_dat_i[7] => sdram_data.DATAB
wbm_stall_i => stb_internal.DATAA
wbm_stall_i => stb_internal.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => adr_internal.OUTPUTSELECT
wbm_stall_i => adr_internal.OUTPUTSELECT
wbm_stall_i => adr_internal.OUTPUTSELECT
wbm_stall_i => adr_internal.OUTPUTSELECT
wbm_stall_i => adr_internal.OUTPUTSELECT
wbm_stall_i => adr_internal.OUTPUTSELECT
wbm_stall_i => adr_internal.OUTPUTSELECT
wbm_stall_i => adr_internal.OUTPUTSELECT
wbm_stall_i => adr_internal.OUTPUTSELECT
wbm_stall_i => adr_internal.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => wbm_dat_o.OUTPUTSELECT
wbm_stall_i => wbm_dat_o.OUTPUTSELECT
wbm_stall_i => wbm_dat_o.OUTPUTSELECT
wbm_stall_i => wbm_dat_o.OUTPUTSELECT
wbm_stall_i => wbm_dat_o.OUTPUTSELECT
wbm_stall_i => wbm_dat_o.OUTPUTSELECT
wbm_stall_i => wbm_dat_o.OUTPUTSELECT
wbm_stall_i => wbm_dat_o.OUTPUTSELECT
wbm_stall_i => stb_internal.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => cnt.OUTPUTSELECT
wbm_stall_i => adr_internal.OUTPUTSELECT
wbm_stall_i => adr_internal.OUTPUTSELECT
wbm_stall_i => adr_internal.OUTPUTSELECT
wbm_stall_i => adr_internal.OUTPUTSELECT
wbm_stall_i => adr_internal.OUTPUTSELECT
wbm_stall_i => adr_internal.OUTPUTSELECT
wbm_stall_i => adr_internal.OUTPUTSELECT
wbm_stall_i => adr_internal.OUTPUTSELECT
wbm_stall_i => adr_internal.OUTPUTSELECT
wbm_stall_i => adr_internal.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_stall_i => cur_st.OUTPUTSELECT
wbm_ack_i => sdram_data.IN1
wbm_ack_i => cur_st.DATAA
wbm_ack_i => cur_st.DATAA
wbm_ack_i => ack_cnt.OUTPUTSELECT
wbm_ack_i => ack_cnt.OUTPUTSELECT
wbm_ack_i => ack_cnt.OUTPUTSELECT
wbm_ack_i => ack_cnt.OUTPUTSELECT
wbm_ack_i => ack_cnt.OUTPUTSELECT
wbm_ack_i => ack_cnt.OUTPUTSELECT
wbm_ack_i => ack_cnt.OUTPUTSELECT
wbm_ack_i => ack_cnt.OUTPUTSELECT
wbm_ack_i => ack_cnt.OUTPUTSELECT
wbm_ack_i => ack_cnt.OUTPUTSELECT
wbm_ack_i => ack_cnt.OUTPUTSELECT
wbm_ack_i => cyc_internal.DATAA
wbm_err_i => err_i_status.IN1
wbm_adr_o[0] <= adr_internal[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[1] <= adr_internal[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[2] <= adr_internal[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[3] <= adr_internal[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[4] <= adr_internal[4].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[5] <= adr_internal[5].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[6] <= adr_internal[6].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[7] <= adr_internal[7].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[8] <= adr_internal[8].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[9] <= adr_internal[9].DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[0] <= wbm_tga_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[1] <= wbm_tga_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[2] <= wbm_tga_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[3] <= wbm_tga_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[4] <= wbm_tga_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[5] <= wbm_tga_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[6] <= wbm_tga_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[7] <= wbm_tga_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[8] <= wbm_tga_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[9] <= wbm_tga_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_cyc_o <= wbm_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_stb_o <= wbm_stb_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_tgc_o <= wbm_tgc_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[0] <= wbm_dat_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[1] <= wbm_dat_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[2] <= wbm_dat_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[3] <= wbm_dat_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[4] <= wbm_dat_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[5] <= wbm_dat_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[6] <= wbm_dat_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[7] <= wbm_dat_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_we_o <= we_internal.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr_rd[0] => dbg_adr.DATAB
sdram_addr_rd[0] => dbg_adr.DATAB
sdram_addr_rd[1] => dbg_adr.DATAB
sdram_addr_rd[1] => dbg_adr.DATAB
sdram_addr_rd[2] => dbg_adr.DATAB
sdram_addr_rd[2] => dbg_adr.DATAB
sdram_addr_rd[3] => dbg_adr.DATAB
sdram_addr_rd[3] => dbg_adr.DATAB
sdram_addr_rd[4] => dbg_adr.DATAB
sdram_addr_rd[4] => dbg_adr.DATAB
sdram_addr_rd[5] => dbg_adr.DATAB
sdram_addr_rd[5] => dbg_adr.DATAB
sdram_addr_rd[6] => dbg_adr.DATAB
sdram_addr_rd[6] => dbg_adr.DATAB
sdram_addr_rd[7] => dbg_adr.DATAB
sdram_addr_rd[7] => dbg_adr.DATAB
sdram_addr_rd[8] => dbg_adr.DATAB
sdram_addr_rd[8] => dbg_adr.DATAB
sdram_addr_rd[9] => dbg_adr.DATAB
sdram_addr_rd[9] => dbg_adr.DATAB
sdram_addr_rd[10] => dbg_adr.DATAB
sdram_addr_rd[10] => dbg_adr.DATAB
sdram_addr_rd[11] => dbg_adr.DATAB
sdram_addr_rd[11] => dbg_adr.DATAB
sdram_addr_rd[12] => dbg_adr.DATAB
sdram_addr_rd[12] => dbg_adr.DATAB
sdram_addr_rd[13] => dbg_adr.DATAB
sdram_addr_rd[13] => dbg_adr.DATAB
sdram_addr_rd[14] => dbg_adr.DATAB
sdram_addr_rd[14] => dbg_adr.DATAB
sdram_addr_rd[15] => dbg_adr.DATAB
sdram_addr_rd[15] => dbg_adr.DATAB
sdram_addr_rd[16] => dbg_adr.DATAB
sdram_addr_rd[16] => dbg_adr.DATAB
sdram_addr_rd[17] => dbg_adr.DATAB
sdram_addr_rd[17] => dbg_adr.DATAB
sdram_addr_rd[18] => dbg_adr.DATAB
sdram_addr_rd[18] => dbg_adr.DATAB
sdram_addr_rd[19] => dbg_adr.DATAB
sdram_addr_rd[19] => dbg_adr.DATAB
sdram_addr_rd[20] => dbg_adr.DATAB
sdram_addr_rd[20] => dbg_adr.DATAB
sdram_addr_rd[21] => dbg_adr.DATAB
sdram_addr_rd[21] => dbg_adr.DATAB
sdram_addr_rd[22] => dbg_adr.DATAB
sdram_addr_rd[22] => dbg_adr.DATAB
sdram_addr_rd[23] => dbg_adr.DATAB
sdram_addr_rd[23] => dbg_adr.DATAB
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => stb_internal.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => dbg_adr.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => wbm_dat_o.OUTPUTSELECT
sdram_rd_en => wbm_dat_o.OUTPUTSELECT
sdram_rd_en => wbm_dat_o.OUTPUTSELECT
sdram_rd_en => wbm_dat_o.OUTPUTSELECT
sdram_rd_en => wbm_dat_o.OUTPUTSELECT
sdram_rd_en => wbm_dat_o.OUTPUTSELECT
sdram_rd_en => wbm_dat_o.OUTPUTSELECT
sdram_rd_en => wbm_dat_o.OUTPUTSELECT
sdram_rd_en => cyc_internal.OUTPUTSELECT
sdram_rd_en => stb_internal.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => stb_internal.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cyc_internal.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cyc_internal.OUTPUTSELECT
sdram_rd_en => stb_internal.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => cnt.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => adr_internal.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => cur_st.OUTPUTSELECT
sdram_rd_en => Selector68.IN9
sdram_rd_en => Selector71.IN8
sdram_rd_en => err_i_proc.IN0
sdram_rd_en => Selector66.IN6
sdram_rd_en => Selector66.IN7
sdram_rd_en => Selector67.IN6
sdram_rd_en => Selector67.IN7
sdram_rd_en => Selector69.IN6
sdram_rd_en => Selector69.IN7
sdram_rd_en => Selector0.IN3
sdram_rd_en => Selector0.IN4
sdram_rd_en => Selector0.IN5
sdram_data[0] <= sdram_data.DB_MAX_OUTPUT_PORT_TYPE
sdram_data[1] <= sdram_data.DB_MAX_OUTPUT_PORT_TYPE
sdram_data[2] <= sdram_data.DB_MAX_OUTPUT_PORT_TYPE
sdram_data[3] <= sdram_data.DB_MAX_OUTPUT_PORT_TYPE
sdram_data[4] <= sdram_data.DB_MAX_OUTPUT_PORT_TYPE
sdram_data[5] <= sdram_data.DB_MAX_OUTPUT_PORT_TYPE
sdram_data[6] <= sdram_data.DB_MAX_OUTPUT_PORT_TYPE
sdram_data[7] <= sdram_data.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_valid <= sdram_data.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw[0]
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw[1]
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw[2]
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw[3]
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw[4]
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw[5]
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw[6]
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw[7]
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw[8]
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw[9]
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw[10]
wrusedw[11] <= dcfifo:dcfifo_component.wrusedw[11]
wrusedw[12] <= dcfifo:dcfifo_component.wrusedw[12]


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component
data[0] => dcfifo_k3n1:auto_generated.data[0]
data[1] => dcfifo_k3n1:auto_generated.data[1]
data[2] => dcfifo_k3n1:auto_generated.data[2]
data[3] => dcfifo_k3n1:auto_generated.data[3]
data[4] => dcfifo_k3n1:auto_generated.data[4]
data[5] => dcfifo_k3n1:auto_generated.data[5]
data[6] => dcfifo_k3n1:auto_generated.data[6]
data[7] => dcfifo_k3n1:auto_generated.data[7]
q[0] <= dcfifo_k3n1:auto_generated.q[0]
q[1] <= dcfifo_k3n1:auto_generated.q[1]
q[2] <= dcfifo_k3n1:auto_generated.q[2]
q[3] <= dcfifo_k3n1:auto_generated.q[3]
q[4] <= dcfifo_k3n1:auto_generated.q[4]
q[5] <= dcfifo_k3n1:auto_generated.q[5]
q[6] <= dcfifo_k3n1:auto_generated.q[6]
q[7] <= dcfifo_k3n1:auto_generated.q[7]
rdclk => dcfifo_k3n1:auto_generated.rdclk
rdreq => dcfifo_k3n1:auto_generated.rdreq
wrclk => dcfifo_k3n1:auto_generated.wrclk
wrreq => dcfifo_k3n1:auto_generated.wrreq
aclr => dcfifo_k3n1:auto_generated.aclr
rdempty <= dcfifo_k3n1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_k3n1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
rdusedw[11] <= <UNC>
rdusedw[12] <= <UNC>
wrusedw[0] <= dcfifo_k3n1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_k3n1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_k3n1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_k3n1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_k3n1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_k3n1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_k3n1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_k3n1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_k3n1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_k3n1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_k3n1:auto_generated.wrusedw[10]
wrusedw[11] <= dcfifo_k3n1:auto_generated.wrusedw[11]
wrusedw[12] <= dcfifo_k3n1:auto_generated.wrusedw[12]


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated
aclr => altsyncram_1p61:fifo_ram.aclr1
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[13].IN0
aclr => rs_dgwp_reg[13].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_1p61:fifo_ram.data_a[0]
data[1] => altsyncram_1p61:fifo_ram.data_a[1]
data[2] => altsyncram_1p61:fifo_ram.data_a[2]
data[3] => altsyncram_1p61:fifo_ram.data_a[3]
data[4] => altsyncram_1p61:fifo_ram.data_a[4]
data[5] => altsyncram_1p61:fifo_ram.data_a[5]
data[6] => altsyncram_1p61:fifo_ram.data_a[6]
data[7] => altsyncram_1p61:fifo_ram.data_a[7]
q[0] <= altsyncram_1p61:fifo_ram.q_b[0]
q[1] <= altsyncram_1p61:fifo_ram.q_b[1]
q[2] <= altsyncram_1p61:fifo_ram.q_b[2]
q[3] <= altsyncram_1p61:fifo_ram.q_b[3]
q[4] <= altsyncram_1p61:fifo_ram.q_b[4]
q[5] <= altsyncram_1p61:fifo_ram.q_b[5]
q[6] <= altsyncram_1p61:fifo_ram.q_b[6]
q[7] <= altsyncram_1p61:fifo_ram.q_b[7]
rdclk => a_graycounter_s96:rdptr_g1p.clock
rdclk => altsyncram_1p61:fifo_ram.clock1
rdclk => dffpipe_ahe:rdaclr.clock
rdclk => alt_synch_pipe_0eb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[13].CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[13].CLK
rdclk => rs_dgwp_reg[12].CLK
rdclk => rs_dgwp_reg[11].CLK
rdclk => rs_dgwp_reg[10].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => altsyncram_1p61:fifo_ram.clocken1
rdreq => mux_1u7:rdemp_eq_comp_lsb_mux.sel[0]
rdreq => mux_1u7:rdemp_eq_comp_msb_mux.sel[0]
rdreq => rdcnt_addr_ena.IN0
rdreq => rdptr_g[13].ENA
rdreq => rdptr_g[12].ENA
rdreq => rdptr_g[11].ENA
rdreq => rdptr_g[10].ENA
rdreq => rdptr_g[9].ENA
rdreq => rdptr_g[8].ENA
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_jgc:wrptr_g1p.clock
wrclk => a_graycounter_igc:wrptr_gp.clock
wrclk => altsyncram_1p61:fifo_ram.clock0
wrclk => dffpipe_9d9:wraclr.clock
wrclk => dffpipe_se9:ws_brp.clock
wrclk => dffpipe_se9:ws_bwp.clock
wrclk => alt_synch_pipe_4e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[13].CLK
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => ws_dgrp_reg[13].CLK
wrclk => ws_dgrp_reg[12].CLK
wrclk => ws_dgrp_reg[11].CLK
wrclk => ws_dgrp_reg[10].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_gray2bin_odb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= gray[13].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN1
gray[13] => bin[13].DATAIN
gray[13] => xor12.IN0


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_gray2bin_odb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= gray[13].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN1
gray[13] => bin[13].DATAIN
gray[13] => xor12.IN0


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p
aclr => counter5a[13].IN0
aclr => counter5a[12].IN0
aclr => counter5a[11].IN0
aclr => counter5a[10].IN0
aclr => counter5a[9].IN0
aclr => counter5a[8].IN0
aclr => counter5a[7].IN0
aclr => counter5a[6].IN0
aclr => counter5a[5].IN0
aclr => counter5a[4].IN0
aclr => counter5a[3].IN0
aclr => counter5a[2].IN0
aclr => counter5a[1].IN0
aclr => counter5a[0].IN0
aclr => parity3.IN0
aclr => sub_parity4a1.IN0
aclr => sub_parity4a0.IN0
clock => counter5a[13].CLK
clock => counter5a[12].CLK
clock => counter5a[11].CLK
clock => counter5a[10].CLK
clock => counter5a[9].CLK
clock => counter5a[8].CLK
clock => counter5a[7].CLK
clock => counter5a[6].CLK
clock => counter5a[5].CLK
clock => counter5a[4].CLK
clock => counter5a[3].CLK
clock => counter5a[2].CLK
clock => counter5a[1].CLK
clock => counter5a[0].CLK
clock => parity3.CLK
clock => sub_parity4a0.CLK
clock => sub_parity4a1.CLK
clock => sub_parity4a2.CLK
clock => sub_parity4a3.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter5a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter5a[13].DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_jgc:wrptr_g1p
aclr => counter6a1.IN0
aclr => counter6a0.IN0
aclr => parity7.IN0
aclr => sub_parity8a[3].IN0
aclr => sub_parity8a[2].IN0
aclr => sub_parity8a[1].IN0
aclr => sub_parity8a[0].IN0
clock => counter6a0.CLK
clock => counter6a1.CLK
clock => counter6a2.CLK
clock => counter6a3.CLK
clock => counter6a4.CLK
clock => counter6a5.CLK
clock => counter6a6.CLK
clock => counter6a7.CLK
clock => counter6a8.CLK
clock => counter6a9.CLK
clock => counter6a10.CLK
clock => counter6a11.CLK
clock => counter6a12.CLK
clock => counter6a13.CLK
clock => parity7.CLK
clock => sub_parity8a[3].CLK
clock => sub_parity8a[2].CLK
clock => sub_parity8a[1].CLK
clock => sub_parity8a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter6a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter6a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter6a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter6a13.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp
aclr => counter11a[13].IN0
aclr => counter11a[12].IN0
aclr => counter11a[11].IN0
aclr => counter11a[10].IN0
aclr => counter11a[9].IN0
aclr => counter11a[8].IN0
aclr => counter11a[7].IN0
aclr => counter11a[6].IN0
aclr => counter11a[5].IN0
aclr => counter11a[4].IN0
aclr => counter11a[3].IN0
aclr => counter11a[2].IN0
aclr => counter11a[1].IN0
aclr => counter11a[0].IN0
aclr => parity9.IN0
aclr => sub_parity10a1.IN0
aclr => sub_parity10a0.IN0
clock => counter11a[13].CLK
clock => counter11a[12].CLK
clock => counter11a[11].CLK
clock => counter11a[10].CLK
clock => counter11a[9].CLK
clock => counter11a[8].CLK
clock => counter11a[7].CLK
clock => counter11a[6].CLK
clock => counter11a[5].CLK
clock => counter11a[4].CLK
clock => counter11a[3].CLK
clock => counter11a[2].CLK
clock => counter11a[1].CLK
clock => counter11a[0].CLK
clock => parity9.CLK
clock => sub_parity10a0.CLK
clock => sub_parity10a1.CLK
clock => sub_parity10a2.CLK
clock => sub_parity10a3.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter11a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter11a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter11a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter11a[13].DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram
aclr1 => altsyncram_dve1:altsyncram12.aclr1
address_a[0] => altsyncram_dve1:altsyncram12.address_b[0]
address_a[1] => altsyncram_dve1:altsyncram12.address_b[1]
address_a[2] => altsyncram_dve1:altsyncram12.address_b[2]
address_a[3] => altsyncram_dve1:altsyncram12.address_b[3]
address_a[4] => altsyncram_dve1:altsyncram12.address_b[4]
address_a[5] => altsyncram_dve1:altsyncram12.address_b[5]
address_a[6] => altsyncram_dve1:altsyncram12.address_b[6]
address_a[7] => altsyncram_dve1:altsyncram12.address_b[7]
address_a[8] => altsyncram_dve1:altsyncram12.address_b[8]
address_a[9] => altsyncram_dve1:altsyncram12.address_b[9]
address_a[10] => altsyncram_dve1:altsyncram12.address_b[10]
address_a[11] => altsyncram_dve1:altsyncram12.address_b[11]
address_a[12] => altsyncram_dve1:altsyncram12.address_b[12]
address_b[0] => altsyncram_dve1:altsyncram12.address_a[0]
address_b[1] => altsyncram_dve1:altsyncram12.address_a[1]
address_b[2] => altsyncram_dve1:altsyncram12.address_a[2]
address_b[3] => altsyncram_dve1:altsyncram12.address_a[3]
address_b[4] => altsyncram_dve1:altsyncram12.address_a[4]
address_b[5] => altsyncram_dve1:altsyncram12.address_a[5]
address_b[6] => altsyncram_dve1:altsyncram12.address_a[6]
address_b[7] => altsyncram_dve1:altsyncram12.address_a[7]
address_b[8] => altsyncram_dve1:altsyncram12.address_a[8]
address_b[9] => altsyncram_dve1:altsyncram12.address_a[9]
address_b[10] => altsyncram_dve1:altsyncram12.address_a[10]
address_b[11] => altsyncram_dve1:altsyncram12.address_a[11]
address_b[12] => altsyncram_dve1:altsyncram12.address_a[12]
addressstall_b => altsyncram_dve1:altsyncram12.addressstall_a
clock0 => altsyncram_dve1:altsyncram12.clock1
clock1 => altsyncram_dve1:altsyncram12.clock0
clocken1 => altsyncram_dve1:altsyncram12.clocken0
data_a[0] => altsyncram_dve1:altsyncram12.data_b[0]
data_a[1] => altsyncram_dve1:altsyncram12.data_b[1]
data_a[2] => altsyncram_dve1:altsyncram12.data_b[2]
data_a[3] => altsyncram_dve1:altsyncram12.data_b[3]
data_a[4] => altsyncram_dve1:altsyncram12.data_b[4]
data_a[5] => altsyncram_dve1:altsyncram12.data_b[5]
data_a[6] => altsyncram_dve1:altsyncram12.data_b[6]
data_a[7] => altsyncram_dve1:altsyncram12.data_b[7]
q_b[0] <= altsyncram_dve1:altsyncram12.q_a[0]
q_b[1] <= altsyncram_dve1:altsyncram12.q_a[1]
q_b[2] <= altsyncram_dve1:altsyncram12.q_a[2]
q_b[3] <= altsyncram_dve1:altsyncram12.q_a[3]
q_b[4] <= altsyncram_dve1:altsyncram12.q_a[4]
q_b[5] <= altsyncram_dve1:altsyncram12.q_a[5]
q_b[6] <= altsyncram_dve1:altsyncram12.q_a[6]
q_b[7] <= altsyncram_dve1:altsyncram12.q_a[7]
wren_a => altsyncram_dve1:altsyncram12.clocken1
wren_a => altsyncram_dve1:altsyncram12.wren_b


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12
aclr1 => ram_block13a0.CLR1
aclr1 => ram_block13a1.CLR1
aclr1 => ram_block13a2.CLR1
aclr1 => ram_block13a3.CLR1
aclr1 => ram_block13a4.CLR1
aclr1 => ram_block13a5.CLR1
aclr1 => ram_block13a6.CLR1
aclr1 => ram_block13a7.CLR1
aclr1 => ram_block13a8.CLR1
aclr1 => ram_block13a9.CLR1
aclr1 => ram_block13a10.CLR1
aclr1 => ram_block13a11.CLR1
aclr1 => ram_block13a12.CLR1
aclr1 => ram_block13a13.CLR1
aclr1 => ram_block13a14.CLR1
aclr1 => ram_block13a15.CLR1
address_a[0] => ram_block13a0.PORTAADDR
address_a[0] => ram_block13a1.PORTAADDR
address_a[0] => ram_block13a2.PORTAADDR
address_a[0] => ram_block13a3.PORTAADDR
address_a[0] => ram_block13a4.PORTAADDR
address_a[0] => ram_block13a5.PORTAADDR
address_a[0] => ram_block13a6.PORTAADDR
address_a[0] => ram_block13a7.PORTAADDR
address_a[0] => ram_block13a8.PORTAADDR
address_a[0] => ram_block13a9.PORTAADDR
address_a[0] => ram_block13a10.PORTAADDR
address_a[0] => ram_block13a11.PORTAADDR
address_a[0] => ram_block13a12.PORTAADDR
address_a[0] => ram_block13a13.PORTAADDR
address_a[0] => ram_block13a14.PORTAADDR
address_a[0] => ram_block13a15.PORTAADDR
address_a[1] => ram_block13a0.PORTAADDR1
address_a[1] => ram_block13a1.PORTAADDR1
address_a[1] => ram_block13a2.PORTAADDR1
address_a[1] => ram_block13a3.PORTAADDR1
address_a[1] => ram_block13a4.PORTAADDR1
address_a[1] => ram_block13a5.PORTAADDR1
address_a[1] => ram_block13a6.PORTAADDR1
address_a[1] => ram_block13a7.PORTAADDR1
address_a[1] => ram_block13a8.PORTAADDR1
address_a[1] => ram_block13a9.PORTAADDR1
address_a[1] => ram_block13a10.PORTAADDR1
address_a[1] => ram_block13a11.PORTAADDR1
address_a[1] => ram_block13a12.PORTAADDR1
address_a[1] => ram_block13a13.PORTAADDR1
address_a[1] => ram_block13a14.PORTAADDR1
address_a[1] => ram_block13a15.PORTAADDR1
address_a[2] => ram_block13a0.PORTAADDR2
address_a[2] => ram_block13a1.PORTAADDR2
address_a[2] => ram_block13a2.PORTAADDR2
address_a[2] => ram_block13a3.PORTAADDR2
address_a[2] => ram_block13a4.PORTAADDR2
address_a[2] => ram_block13a5.PORTAADDR2
address_a[2] => ram_block13a6.PORTAADDR2
address_a[2] => ram_block13a7.PORTAADDR2
address_a[2] => ram_block13a8.PORTAADDR2
address_a[2] => ram_block13a9.PORTAADDR2
address_a[2] => ram_block13a10.PORTAADDR2
address_a[2] => ram_block13a11.PORTAADDR2
address_a[2] => ram_block13a12.PORTAADDR2
address_a[2] => ram_block13a13.PORTAADDR2
address_a[2] => ram_block13a14.PORTAADDR2
address_a[2] => ram_block13a15.PORTAADDR2
address_a[3] => ram_block13a0.PORTAADDR3
address_a[3] => ram_block13a1.PORTAADDR3
address_a[3] => ram_block13a2.PORTAADDR3
address_a[3] => ram_block13a3.PORTAADDR3
address_a[3] => ram_block13a4.PORTAADDR3
address_a[3] => ram_block13a5.PORTAADDR3
address_a[3] => ram_block13a6.PORTAADDR3
address_a[3] => ram_block13a7.PORTAADDR3
address_a[3] => ram_block13a8.PORTAADDR3
address_a[3] => ram_block13a9.PORTAADDR3
address_a[3] => ram_block13a10.PORTAADDR3
address_a[3] => ram_block13a11.PORTAADDR3
address_a[3] => ram_block13a12.PORTAADDR3
address_a[3] => ram_block13a13.PORTAADDR3
address_a[3] => ram_block13a14.PORTAADDR3
address_a[3] => ram_block13a15.PORTAADDR3
address_a[4] => ram_block13a0.PORTAADDR4
address_a[4] => ram_block13a1.PORTAADDR4
address_a[4] => ram_block13a2.PORTAADDR4
address_a[4] => ram_block13a3.PORTAADDR4
address_a[4] => ram_block13a4.PORTAADDR4
address_a[4] => ram_block13a5.PORTAADDR4
address_a[4] => ram_block13a6.PORTAADDR4
address_a[4] => ram_block13a7.PORTAADDR4
address_a[4] => ram_block13a8.PORTAADDR4
address_a[4] => ram_block13a9.PORTAADDR4
address_a[4] => ram_block13a10.PORTAADDR4
address_a[4] => ram_block13a11.PORTAADDR4
address_a[4] => ram_block13a12.PORTAADDR4
address_a[4] => ram_block13a13.PORTAADDR4
address_a[4] => ram_block13a14.PORTAADDR4
address_a[4] => ram_block13a15.PORTAADDR4
address_a[5] => ram_block13a0.PORTAADDR5
address_a[5] => ram_block13a1.PORTAADDR5
address_a[5] => ram_block13a2.PORTAADDR5
address_a[5] => ram_block13a3.PORTAADDR5
address_a[5] => ram_block13a4.PORTAADDR5
address_a[5] => ram_block13a5.PORTAADDR5
address_a[5] => ram_block13a6.PORTAADDR5
address_a[5] => ram_block13a7.PORTAADDR5
address_a[5] => ram_block13a8.PORTAADDR5
address_a[5] => ram_block13a9.PORTAADDR5
address_a[5] => ram_block13a10.PORTAADDR5
address_a[5] => ram_block13a11.PORTAADDR5
address_a[5] => ram_block13a12.PORTAADDR5
address_a[5] => ram_block13a13.PORTAADDR5
address_a[5] => ram_block13a14.PORTAADDR5
address_a[5] => ram_block13a15.PORTAADDR5
address_a[6] => ram_block13a0.PORTAADDR6
address_a[6] => ram_block13a1.PORTAADDR6
address_a[6] => ram_block13a2.PORTAADDR6
address_a[6] => ram_block13a3.PORTAADDR6
address_a[6] => ram_block13a4.PORTAADDR6
address_a[6] => ram_block13a5.PORTAADDR6
address_a[6] => ram_block13a6.PORTAADDR6
address_a[6] => ram_block13a7.PORTAADDR6
address_a[6] => ram_block13a8.PORTAADDR6
address_a[6] => ram_block13a9.PORTAADDR6
address_a[6] => ram_block13a10.PORTAADDR6
address_a[6] => ram_block13a11.PORTAADDR6
address_a[6] => ram_block13a12.PORTAADDR6
address_a[6] => ram_block13a13.PORTAADDR6
address_a[6] => ram_block13a14.PORTAADDR6
address_a[6] => ram_block13a15.PORTAADDR6
address_a[7] => ram_block13a0.PORTAADDR7
address_a[7] => ram_block13a1.PORTAADDR7
address_a[7] => ram_block13a2.PORTAADDR7
address_a[7] => ram_block13a3.PORTAADDR7
address_a[7] => ram_block13a4.PORTAADDR7
address_a[7] => ram_block13a5.PORTAADDR7
address_a[7] => ram_block13a6.PORTAADDR7
address_a[7] => ram_block13a7.PORTAADDR7
address_a[7] => ram_block13a8.PORTAADDR7
address_a[7] => ram_block13a9.PORTAADDR7
address_a[7] => ram_block13a10.PORTAADDR7
address_a[7] => ram_block13a11.PORTAADDR7
address_a[7] => ram_block13a12.PORTAADDR7
address_a[7] => ram_block13a13.PORTAADDR7
address_a[7] => ram_block13a14.PORTAADDR7
address_a[7] => ram_block13a15.PORTAADDR7
address_a[8] => ram_block13a0.PORTAADDR8
address_a[8] => ram_block13a1.PORTAADDR8
address_a[8] => ram_block13a2.PORTAADDR8
address_a[8] => ram_block13a3.PORTAADDR8
address_a[8] => ram_block13a4.PORTAADDR8
address_a[8] => ram_block13a5.PORTAADDR8
address_a[8] => ram_block13a6.PORTAADDR8
address_a[8] => ram_block13a7.PORTAADDR8
address_a[8] => ram_block13a8.PORTAADDR8
address_a[8] => ram_block13a9.PORTAADDR8
address_a[8] => ram_block13a10.PORTAADDR8
address_a[8] => ram_block13a11.PORTAADDR8
address_a[8] => ram_block13a12.PORTAADDR8
address_a[8] => ram_block13a13.PORTAADDR8
address_a[8] => ram_block13a14.PORTAADDR8
address_a[8] => ram_block13a15.PORTAADDR8
address_a[9] => ram_block13a0.PORTAADDR9
address_a[9] => ram_block13a1.PORTAADDR9
address_a[9] => ram_block13a2.PORTAADDR9
address_a[9] => ram_block13a3.PORTAADDR9
address_a[9] => ram_block13a4.PORTAADDR9
address_a[9] => ram_block13a5.PORTAADDR9
address_a[9] => ram_block13a6.PORTAADDR9
address_a[9] => ram_block13a7.PORTAADDR9
address_a[9] => ram_block13a8.PORTAADDR9
address_a[9] => ram_block13a9.PORTAADDR9
address_a[9] => ram_block13a10.PORTAADDR9
address_a[9] => ram_block13a11.PORTAADDR9
address_a[9] => ram_block13a12.PORTAADDR9
address_a[9] => ram_block13a13.PORTAADDR9
address_a[9] => ram_block13a14.PORTAADDR9
address_a[9] => ram_block13a15.PORTAADDR9
address_a[10] => ram_block13a0.PORTAADDR10
address_a[10] => ram_block13a1.PORTAADDR10
address_a[10] => ram_block13a2.PORTAADDR10
address_a[10] => ram_block13a3.PORTAADDR10
address_a[10] => ram_block13a4.PORTAADDR10
address_a[10] => ram_block13a5.PORTAADDR10
address_a[10] => ram_block13a6.PORTAADDR10
address_a[10] => ram_block13a7.PORTAADDR10
address_a[10] => ram_block13a8.PORTAADDR10
address_a[10] => ram_block13a9.PORTAADDR10
address_a[10] => ram_block13a10.PORTAADDR10
address_a[10] => ram_block13a11.PORTAADDR10
address_a[10] => ram_block13a12.PORTAADDR10
address_a[10] => ram_block13a13.PORTAADDR10
address_a[10] => ram_block13a14.PORTAADDR10
address_a[10] => ram_block13a15.PORTAADDR10
address_a[11] => ram_block13a0.PORTAADDR11
address_a[11] => ram_block13a1.PORTAADDR11
address_a[11] => ram_block13a2.PORTAADDR11
address_a[11] => ram_block13a3.PORTAADDR11
address_a[11] => ram_block13a4.PORTAADDR11
address_a[11] => ram_block13a5.PORTAADDR11
address_a[11] => ram_block13a6.PORTAADDR11
address_a[11] => ram_block13a7.PORTAADDR11
address_a[11] => ram_block13a8.PORTAADDR11
address_a[11] => ram_block13a9.PORTAADDR11
address_a[11] => ram_block13a10.PORTAADDR11
address_a[11] => ram_block13a11.PORTAADDR11
address_a[11] => ram_block13a12.PORTAADDR11
address_a[11] => ram_block13a13.PORTAADDR11
address_a[11] => ram_block13a14.PORTAADDR11
address_a[11] => ram_block13a15.PORTAADDR11
address_a[12] => _.IN0
address_a[12] => addrstall_reg_a[0].DATAIN
address_a[12] => _.IN0
address_a[12] => addr_store_a[0].DATAIN
address_b[0] => ram_block13a0.PORTBADDR
address_b[0] => ram_block13a1.PORTBADDR
address_b[0] => ram_block13a2.PORTBADDR
address_b[0] => ram_block13a3.PORTBADDR
address_b[0] => ram_block13a4.PORTBADDR
address_b[0] => ram_block13a5.PORTBADDR
address_b[0] => ram_block13a6.PORTBADDR
address_b[0] => ram_block13a7.PORTBADDR
address_b[0] => ram_block13a8.PORTBADDR
address_b[0] => ram_block13a9.PORTBADDR
address_b[0] => ram_block13a10.PORTBADDR
address_b[0] => ram_block13a11.PORTBADDR
address_b[0] => ram_block13a12.PORTBADDR
address_b[0] => ram_block13a13.PORTBADDR
address_b[0] => ram_block13a14.PORTBADDR
address_b[0] => ram_block13a15.PORTBADDR
address_b[1] => ram_block13a0.PORTBADDR1
address_b[1] => ram_block13a1.PORTBADDR1
address_b[1] => ram_block13a2.PORTBADDR1
address_b[1] => ram_block13a3.PORTBADDR1
address_b[1] => ram_block13a4.PORTBADDR1
address_b[1] => ram_block13a5.PORTBADDR1
address_b[1] => ram_block13a6.PORTBADDR1
address_b[1] => ram_block13a7.PORTBADDR1
address_b[1] => ram_block13a8.PORTBADDR1
address_b[1] => ram_block13a9.PORTBADDR1
address_b[1] => ram_block13a10.PORTBADDR1
address_b[1] => ram_block13a11.PORTBADDR1
address_b[1] => ram_block13a12.PORTBADDR1
address_b[1] => ram_block13a13.PORTBADDR1
address_b[1] => ram_block13a14.PORTBADDR1
address_b[1] => ram_block13a15.PORTBADDR1
address_b[2] => ram_block13a0.PORTBADDR2
address_b[2] => ram_block13a1.PORTBADDR2
address_b[2] => ram_block13a2.PORTBADDR2
address_b[2] => ram_block13a3.PORTBADDR2
address_b[2] => ram_block13a4.PORTBADDR2
address_b[2] => ram_block13a5.PORTBADDR2
address_b[2] => ram_block13a6.PORTBADDR2
address_b[2] => ram_block13a7.PORTBADDR2
address_b[2] => ram_block13a8.PORTBADDR2
address_b[2] => ram_block13a9.PORTBADDR2
address_b[2] => ram_block13a10.PORTBADDR2
address_b[2] => ram_block13a11.PORTBADDR2
address_b[2] => ram_block13a12.PORTBADDR2
address_b[2] => ram_block13a13.PORTBADDR2
address_b[2] => ram_block13a14.PORTBADDR2
address_b[2] => ram_block13a15.PORTBADDR2
address_b[3] => ram_block13a0.PORTBADDR3
address_b[3] => ram_block13a1.PORTBADDR3
address_b[3] => ram_block13a2.PORTBADDR3
address_b[3] => ram_block13a3.PORTBADDR3
address_b[3] => ram_block13a4.PORTBADDR3
address_b[3] => ram_block13a5.PORTBADDR3
address_b[3] => ram_block13a6.PORTBADDR3
address_b[3] => ram_block13a7.PORTBADDR3
address_b[3] => ram_block13a8.PORTBADDR3
address_b[3] => ram_block13a9.PORTBADDR3
address_b[3] => ram_block13a10.PORTBADDR3
address_b[3] => ram_block13a11.PORTBADDR3
address_b[3] => ram_block13a12.PORTBADDR3
address_b[3] => ram_block13a13.PORTBADDR3
address_b[3] => ram_block13a14.PORTBADDR3
address_b[3] => ram_block13a15.PORTBADDR3
address_b[4] => ram_block13a0.PORTBADDR4
address_b[4] => ram_block13a1.PORTBADDR4
address_b[4] => ram_block13a2.PORTBADDR4
address_b[4] => ram_block13a3.PORTBADDR4
address_b[4] => ram_block13a4.PORTBADDR4
address_b[4] => ram_block13a5.PORTBADDR4
address_b[4] => ram_block13a6.PORTBADDR4
address_b[4] => ram_block13a7.PORTBADDR4
address_b[4] => ram_block13a8.PORTBADDR4
address_b[4] => ram_block13a9.PORTBADDR4
address_b[4] => ram_block13a10.PORTBADDR4
address_b[4] => ram_block13a11.PORTBADDR4
address_b[4] => ram_block13a12.PORTBADDR4
address_b[4] => ram_block13a13.PORTBADDR4
address_b[4] => ram_block13a14.PORTBADDR4
address_b[4] => ram_block13a15.PORTBADDR4
address_b[5] => ram_block13a0.PORTBADDR5
address_b[5] => ram_block13a1.PORTBADDR5
address_b[5] => ram_block13a2.PORTBADDR5
address_b[5] => ram_block13a3.PORTBADDR5
address_b[5] => ram_block13a4.PORTBADDR5
address_b[5] => ram_block13a5.PORTBADDR5
address_b[5] => ram_block13a6.PORTBADDR5
address_b[5] => ram_block13a7.PORTBADDR5
address_b[5] => ram_block13a8.PORTBADDR5
address_b[5] => ram_block13a9.PORTBADDR5
address_b[5] => ram_block13a10.PORTBADDR5
address_b[5] => ram_block13a11.PORTBADDR5
address_b[5] => ram_block13a12.PORTBADDR5
address_b[5] => ram_block13a13.PORTBADDR5
address_b[5] => ram_block13a14.PORTBADDR5
address_b[5] => ram_block13a15.PORTBADDR5
address_b[6] => ram_block13a0.PORTBADDR6
address_b[6] => ram_block13a1.PORTBADDR6
address_b[6] => ram_block13a2.PORTBADDR6
address_b[6] => ram_block13a3.PORTBADDR6
address_b[6] => ram_block13a4.PORTBADDR6
address_b[6] => ram_block13a5.PORTBADDR6
address_b[6] => ram_block13a6.PORTBADDR6
address_b[6] => ram_block13a7.PORTBADDR6
address_b[6] => ram_block13a8.PORTBADDR6
address_b[6] => ram_block13a9.PORTBADDR6
address_b[6] => ram_block13a10.PORTBADDR6
address_b[6] => ram_block13a11.PORTBADDR6
address_b[6] => ram_block13a12.PORTBADDR6
address_b[6] => ram_block13a13.PORTBADDR6
address_b[6] => ram_block13a14.PORTBADDR6
address_b[6] => ram_block13a15.PORTBADDR6
address_b[7] => ram_block13a0.PORTBADDR7
address_b[7] => ram_block13a1.PORTBADDR7
address_b[7] => ram_block13a2.PORTBADDR7
address_b[7] => ram_block13a3.PORTBADDR7
address_b[7] => ram_block13a4.PORTBADDR7
address_b[7] => ram_block13a5.PORTBADDR7
address_b[7] => ram_block13a6.PORTBADDR7
address_b[7] => ram_block13a7.PORTBADDR7
address_b[7] => ram_block13a8.PORTBADDR7
address_b[7] => ram_block13a9.PORTBADDR7
address_b[7] => ram_block13a10.PORTBADDR7
address_b[7] => ram_block13a11.PORTBADDR7
address_b[7] => ram_block13a12.PORTBADDR7
address_b[7] => ram_block13a13.PORTBADDR7
address_b[7] => ram_block13a14.PORTBADDR7
address_b[7] => ram_block13a15.PORTBADDR7
address_b[8] => ram_block13a0.PORTBADDR8
address_b[8] => ram_block13a1.PORTBADDR8
address_b[8] => ram_block13a2.PORTBADDR8
address_b[8] => ram_block13a3.PORTBADDR8
address_b[8] => ram_block13a4.PORTBADDR8
address_b[8] => ram_block13a5.PORTBADDR8
address_b[8] => ram_block13a6.PORTBADDR8
address_b[8] => ram_block13a7.PORTBADDR8
address_b[8] => ram_block13a8.PORTBADDR8
address_b[8] => ram_block13a9.PORTBADDR8
address_b[8] => ram_block13a10.PORTBADDR8
address_b[8] => ram_block13a11.PORTBADDR8
address_b[8] => ram_block13a12.PORTBADDR8
address_b[8] => ram_block13a13.PORTBADDR8
address_b[8] => ram_block13a14.PORTBADDR8
address_b[8] => ram_block13a15.PORTBADDR8
address_b[9] => ram_block13a0.PORTBADDR9
address_b[9] => ram_block13a1.PORTBADDR9
address_b[9] => ram_block13a2.PORTBADDR9
address_b[9] => ram_block13a3.PORTBADDR9
address_b[9] => ram_block13a4.PORTBADDR9
address_b[9] => ram_block13a5.PORTBADDR9
address_b[9] => ram_block13a6.PORTBADDR9
address_b[9] => ram_block13a7.PORTBADDR9
address_b[9] => ram_block13a8.PORTBADDR9
address_b[9] => ram_block13a9.PORTBADDR9
address_b[9] => ram_block13a10.PORTBADDR9
address_b[9] => ram_block13a11.PORTBADDR9
address_b[9] => ram_block13a12.PORTBADDR9
address_b[9] => ram_block13a13.PORTBADDR9
address_b[9] => ram_block13a14.PORTBADDR9
address_b[9] => ram_block13a15.PORTBADDR9
address_b[10] => ram_block13a0.PORTBADDR10
address_b[10] => ram_block13a1.PORTBADDR10
address_b[10] => ram_block13a2.PORTBADDR10
address_b[10] => ram_block13a3.PORTBADDR10
address_b[10] => ram_block13a4.PORTBADDR10
address_b[10] => ram_block13a5.PORTBADDR10
address_b[10] => ram_block13a6.PORTBADDR10
address_b[10] => ram_block13a7.PORTBADDR10
address_b[10] => ram_block13a8.PORTBADDR10
address_b[10] => ram_block13a9.PORTBADDR10
address_b[10] => ram_block13a10.PORTBADDR10
address_b[10] => ram_block13a11.PORTBADDR10
address_b[10] => ram_block13a12.PORTBADDR10
address_b[10] => ram_block13a13.PORTBADDR10
address_b[10] => ram_block13a14.PORTBADDR10
address_b[10] => ram_block13a15.PORTBADDR10
address_b[11] => ram_block13a0.PORTBADDR11
address_b[11] => ram_block13a1.PORTBADDR11
address_b[11] => ram_block13a2.PORTBADDR11
address_b[11] => ram_block13a3.PORTBADDR11
address_b[11] => ram_block13a4.PORTBADDR11
address_b[11] => ram_block13a5.PORTBADDR11
address_b[11] => ram_block13a6.PORTBADDR11
address_b[11] => ram_block13a7.PORTBADDR11
address_b[11] => ram_block13a8.PORTBADDR11
address_b[11] => ram_block13a9.PORTBADDR11
address_b[11] => ram_block13a10.PORTBADDR11
address_b[11] => ram_block13a11.PORTBADDR11
address_b[11] => ram_block13a12.PORTBADDR11
address_b[11] => ram_block13a13.PORTBADDR11
address_b[11] => ram_block13a14.PORTBADDR11
address_b[11] => ram_block13a15.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_o37:decode15.data[0]
address_b[12] => decode_o37:decode_b.data[0]
addressstall_a => addr_store_a[0].IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => addrstall_reg_a[0].IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => ram_block13a0.PORTAADDRSTALL
addressstall_a => ram_block13a1.PORTAADDRSTALL
addressstall_a => ram_block13a2.PORTAADDRSTALL
addressstall_a => ram_block13a3.PORTAADDRSTALL
addressstall_a => ram_block13a4.PORTAADDRSTALL
addressstall_a => ram_block13a5.PORTAADDRSTALL
addressstall_a => ram_block13a6.PORTAADDRSTALL
addressstall_a => ram_block13a7.PORTAADDRSTALL
addressstall_a => ram_block13a8.PORTAADDRSTALL
addressstall_a => ram_block13a9.PORTAADDRSTALL
addressstall_a => ram_block13a10.PORTAADDRSTALL
addressstall_a => ram_block13a11.PORTAADDRSTALL
addressstall_a => ram_block13a12.PORTAADDRSTALL
addressstall_a => ram_block13a13.PORTAADDRSTALL
addressstall_a => ram_block13a14.PORTAADDRSTALL
addressstall_a => ram_block13a15.PORTAADDRSTALL
clock0 => ram_block13a0.CLK0
clock0 => ram_block13a1.CLK0
clock0 => ram_block13a2.CLK0
clock0 => ram_block13a3.CLK0
clock0 => ram_block13a4.CLK0
clock0 => ram_block13a5.CLK0
clock0 => ram_block13a6.CLK0
clock0 => ram_block13a7.CLK0
clock0 => ram_block13a8.CLK0
clock0 => ram_block13a9.CLK0
clock0 => ram_block13a10.CLK0
clock0 => ram_block13a11.CLK0
clock0 => ram_block13a12.CLK0
clock0 => ram_block13a13.CLK0
clock0 => ram_block13a14.CLK0
clock0 => ram_block13a15.CLK0
clock0 => addr_store_a[0].CLK
clock0 => address_reg_a[0].CLK
clock0 => addrstall_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block13a0.CLK1
clock1 => ram_block13a1.CLK1
clock1 => ram_block13a2.CLK1
clock1 => ram_block13a3.CLK1
clock1 => ram_block13a4.CLK1
clock1 => ram_block13a5.CLK1
clock1 => ram_block13a6.CLK1
clock1 => ram_block13a7.CLK1
clock1 => ram_block13a8.CLK1
clock1 => ram_block13a9.CLK1
clock1 => ram_block13a10.CLK1
clock1 => ram_block13a11.CLK1
clock1 => ram_block13a12.CLK1
clock1 => ram_block13a13.CLK1
clock1 => ram_block13a14.CLK1
clock1 => ram_block13a15.CLK1
clock1 => address_reg_b[0].CLK
clocken0 => ram_block13a0.ENA0
clocken0 => ram_block13a1.ENA0
clocken0 => ram_block13a2.ENA0
clocken0 => ram_block13a3.ENA0
clocken0 => ram_block13a4.ENA0
clocken0 => ram_block13a5.ENA0
clocken0 => ram_block13a6.ENA0
clocken0 => ram_block13a7.ENA0
clocken0 => ram_block13a8.ENA0
clocken0 => ram_block13a9.ENA0
clocken0 => ram_block13a10.ENA0
clocken0 => ram_block13a11.ENA0
clocken0 => ram_block13a12.ENA0
clocken0 => ram_block13a13.ENA0
clocken0 => ram_block13a14.ENA0
clocken0 => ram_block13a15.ENA0
clocken0 => out_address_reg_a[0].ENA
clocken1 => decode_o37:decode_b.enable
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block13a0.PORTADATAIN
data_a[0] => ram_block13a8.PORTADATAIN
data_a[1] => ram_block13a1.PORTADATAIN
data_a[1] => ram_block13a9.PORTADATAIN
data_a[2] => ram_block13a2.PORTADATAIN
data_a[2] => ram_block13a10.PORTADATAIN
data_a[3] => ram_block13a3.PORTADATAIN
data_a[3] => ram_block13a11.PORTADATAIN
data_a[4] => ram_block13a4.PORTADATAIN
data_a[4] => ram_block13a12.PORTADATAIN
data_a[5] => ram_block13a5.PORTADATAIN
data_a[5] => ram_block13a13.PORTADATAIN
data_a[6] => ram_block13a6.PORTADATAIN
data_a[6] => ram_block13a14.PORTADATAIN
data_a[7] => ram_block13a7.PORTADATAIN
data_a[7] => ram_block13a15.PORTADATAIN
data_b[0] => ram_block13a0.PORTBDATAIN
data_b[0] => ram_block13a8.PORTBDATAIN
data_b[1] => ram_block13a1.PORTBDATAIN
data_b[1] => ram_block13a9.PORTBDATAIN
data_b[2] => ram_block13a2.PORTBDATAIN
data_b[2] => ram_block13a10.PORTBDATAIN
data_b[3] => ram_block13a3.PORTBDATAIN
data_b[3] => ram_block13a11.PORTBDATAIN
data_b[4] => ram_block13a4.PORTBDATAIN
data_b[4] => ram_block13a12.PORTBDATAIN
data_b[5] => ram_block13a5.PORTBDATAIN
data_b[5] => ram_block13a13.PORTBDATAIN
data_b[6] => ram_block13a6.PORTBDATAIN
data_b[6] => ram_block13a14.PORTBDATAIN
data_b[7] => ram_block13a7.PORTBDATAIN
data_b[7] => ram_block13a15.PORTBDATAIN
q_a[0] <= mux_8u7:mux16.result[0]
q_a[1] <= mux_8u7:mux16.result[1]
q_a[2] <= mux_8u7:mux16.result[2]
q_a[3] <= mux_8u7:mux16.result[3]
q_a[4] <= mux_8u7:mux16.result[4]
q_a[5] <= mux_8u7:mux16.result[5]
q_a[6] <= mux_8u7:mux16.result[6]
q_a[7] <= mux_8u7:mux16.result[7]
q_b[0] <= mux_8u7:mux17.result[0]
q_b[1] <= mux_8u7:mux17.result[1]
q_b[2] <= mux_8u7:mux17.result[2]
q_b[3] <= mux_8u7:mux17.result[3]
q_b[4] <= mux_8u7:mux17.result[4]
q_b[5] <= mux_8u7:mux17.result[5]
q_b[6] <= mux_8u7:mux17.result[6]
q_b[7] <= mux_8u7:mux17.result[7]
wren_a => decode_o37:decode14.enable
wren_b => decode_o37:decode15.enable


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|decode_o37:decode14
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|decode_o37:decode15
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|decode_o37:decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|mux_8u7:mux16
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|mux_8u7:mux17
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr
clock => dffe18a[0].CLK
clock => dffe19a[0].CLK
clrn => dffe18a[0].ACLR
clrn => dffe19a[0].ACLR
d[0] => dffe18a[0].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp
clock => dffpipe_ue9:dffpipe5.clock
clrn => dffpipe_ue9:dffpipe5.clrn
d[0] => dffpipe_ue9:dffpipe5.d[0]
d[1] => dffpipe_ue9:dffpipe5.d[1]
d[2] => dffpipe_ue9:dffpipe5.d[2]
d[3] => dffpipe_ue9:dffpipe5.d[3]
d[4] => dffpipe_ue9:dffpipe5.d[4]
d[5] => dffpipe_ue9:dffpipe5.d[5]
d[6] => dffpipe_ue9:dffpipe5.d[6]
d[7] => dffpipe_ue9:dffpipe5.d[7]
d[8] => dffpipe_ue9:dffpipe5.d[8]
d[9] => dffpipe_ue9:dffpipe5.d[9]
d[10] => dffpipe_ue9:dffpipe5.d[10]
d[11] => dffpipe_ue9:dffpipe5.d[11]
d[12] => dffpipe_ue9:dffpipe5.d[12]
d[13] => dffpipe_ue9:dffpipe5.d[13]
q[0] <= dffpipe_ue9:dffpipe5.q[0]
q[1] <= dffpipe_ue9:dffpipe5.q[1]
q[2] <= dffpipe_ue9:dffpipe5.q[2]
q[3] <= dffpipe_ue9:dffpipe5.q[3]
q[4] <= dffpipe_ue9:dffpipe5.q[4]
q[5] <= dffpipe_ue9:dffpipe5.q[5]
q[6] <= dffpipe_ue9:dffpipe5.q[6]
q[7] <= dffpipe_ue9:dffpipe5.q[7]
q[8] <= dffpipe_ue9:dffpipe5.q[8]
q[9] <= dffpipe_ue9:dffpipe5.q[9]
q[10] <= dffpipe_ue9:dffpipe5.q[10]
q[11] <= dffpipe_ue9:dffpipe5.q[11]
q[12] <= dffpipe_ue9:dffpipe5.q[12]
q[13] <= dffpipe_ue9:dffpipe5.q[13]


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5
clock => dffe6a[13].CLK
clock => dffe6a[12].CLK
clock => dffe6a[11].CLK
clock => dffe6a[10].CLK
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clock => dffe7a[13].CLK
clock => dffe7a[12].CLK
clock => dffe7a[11].CLK
clock => dffe7a[10].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clrn => dffe6a[13].ACLR
clrn => dffe6a[12].ACLR
clrn => dffe6a[11].ACLR
clrn => dffe6a[10].ACLR
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
clrn => dffe7a[13].ACLR
clrn => dffe7a[12].ACLR
clrn => dffe7a[11].ACLR
clrn => dffe7a[10].ACLR
clrn => dffe7a[9].ACLR
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
d[0] => dffe6a[0].IN0
d[1] => dffe6a[1].IN0
d[2] => dffe6a[2].IN0
d[3] => dffe6a[3].IN0
d[4] => dffe6a[4].IN0
d[5] => dffe6a[5].IN0
d[6] => dffe6a[6].IN0
d[7] => dffe6a[7].IN0
d[8] => dffe6a[8].IN0
d[9] => dffe6a[9].IN0
d[10] => dffe6a[10].IN0
d[11] => dffe6a[11].IN0
d[12] => dffe6a[12].IN0
d[13] => dffe6a[13].IN0
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe7a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe7a[13].DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr
clock => dffe23a[0].CLK
clock => dffe24a[0].CLK
clrn => dffe23a[0].ACLR
clrn => dffe24a[0].ACLR
d[0] => dffe23a[0].IN0
q[0] <= dffe24a[0].DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp
clock => dffe8a[13].CLK
clock => dffe8a[12].CLK
clock => dffe8a[11].CLK
clock => dffe8a[10].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[13].ACLR
clrn => dffe8a[12].ACLR
clrn => dffe8a[11].ACLR
clrn => dffe8a[10].ACLR
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
d[0] => dffe8a[0].IN0
d[1] => dffe8a[1].IN0
d[2] => dffe8a[2].IN0
d[3] => dffe8a[3].IN0
d[4] => dffe8a[4].IN0
d[5] => dffe8a[5].IN0
d[6] => dffe8a[6].IN0
d[7] => dffe8a[7].IN0
d[8] => dffe8a[8].IN0
d[9] => dffe8a[9].IN0
d[10] => dffe8a[10].IN0
d[11] => dffe8a[11].IN0
d[12] => dffe8a[12].IN0
d[13] => dffe8a[13].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp
clock => dffe8a[13].CLK
clock => dffe8a[12].CLK
clock => dffe8a[11].CLK
clock => dffe8a[10].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[13].ACLR
clrn => dffe8a[12].ACLR
clrn => dffe8a[11].ACLR
clrn => dffe8a[10].ACLR
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
d[0] => dffe8a[0].IN0
d[1] => dffe8a[1].IN0
d[2] => dffe8a[2].IN0
d[3] => dffe8a[3].IN0
d[4] => dffe8a[4].IN0
d[5] => dffe8a[5].IN0
d[6] => dffe8a[6].IN0
d[7] => dffe8a[7].IN0
d[8] => dffe8a[8].IN0
d[9] => dffe8a[9].IN0
d[10] => dffe8a[10].IN0
d[11] => dffe8a[11].IN0
d[12] => dffe8a[12].IN0
d[13] => dffe8a[13].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_4e8:ws_dgrp
clock => dffpipe_ve9:dffpipe9.clock
clrn => dffpipe_ve9:dffpipe9.clrn
d[0] => dffpipe_ve9:dffpipe9.d[0]
d[1] => dffpipe_ve9:dffpipe9.d[1]
d[2] => dffpipe_ve9:dffpipe9.d[2]
d[3] => dffpipe_ve9:dffpipe9.d[3]
d[4] => dffpipe_ve9:dffpipe9.d[4]
d[5] => dffpipe_ve9:dffpipe9.d[5]
d[6] => dffpipe_ve9:dffpipe9.d[6]
d[7] => dffpipe_ve9:dffpipe9.d[7]
d[8] => dffpipe_ve9:dffpipe9.d[8]
d[9] => dffpipe_ve9:dffpipe9.d[9]
d[10] => dffpipe_ve9:dffpipe9.d[10]
d[11] => dffpipe_ve9:dffpipe9.d[11]
d[12] => dffpipe_ve9:dffpipe9.d[12]
d[13] => dffpipe_ve9:dffpipe9.d[13]
q[0] <= dffpipe_ve9:dffpipe9.q[0]
q[1] <= dffpipe_ve9:dffpipe9.q[1]
q[2] <= dffpipe_ve9:dffpipe9.q[2]
q[3] <= dffpipe_ve9:dffpipe9.q[3]
q[4] <= dffpipe_ve9:dffpipe9.q[4]
q[5] <= dffpipe_ve9:dffpipe9.q[5]
q[6] <= dffpipe_ve9:dffpipe9.q[6]
q[7] <= dffpipe_ve9:dffpipe9.q[7]
q[8] <= dffpipe_ve9:dffpipe9.q[8]
q[9] <= dffpipe_ve9:dffpipe9.q[9]
q[10] <= dffpipe_ve9:dffpipe9.q[10]
q[11] <= dffpipe_ve9:dffpipe9.q[11]
q[12] <= dffpipe_ve9:dffpipe9.q[12]
q[13] <= dffpipe_ve9:dffpipe9.q[13]


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe9
clock => dffe10a[13].CLK
clock => dffe10a[12].CLK
clock => dffe10a[11].CLK
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[13].CLK
clock => dffe11a[12].CLK
clock => dffe11a[11].CLK
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe10a[13].ACLR
clrn => dffe10a[12].ACLR
clrn => dffe10a[11].ACLR
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[13].ACLR
clrn => dffe11a[12].ACLR
clrn => dffe11a[11].ACLR
clrn => dffe11a[10].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
d[11] => dffe10a[11].IN0
d[12] => dffe10a[12].IN0
d[13] => dffe10a[13].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe11a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe11a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe11a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe11a[13].DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|cmpr_r16:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|cmpr_r16:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|cmpr_r16:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|cmpr_r16:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|cmpr_r16:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|cmpr_r16:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|cmpr_r16:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|cmpr_r16:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst
clk => mem~21.CLK
clk => mem~0.CLK
clk => mem~1.CLK
clk => mem~2.CLK
clk => mem~3.CLK
clk => mem~4.CLK
clk => mem~5.CLK
clk => mem~6.CLK
clk => mem~7.CLK
clk => mem~8.CLK
clk => mem~9.CLK
clk => mem~10.CLK
clk => mem~11.CLK
clk => mem~12.CLK
clk => mem~13.CLK
clk => mem~14.CLK
clk => mem~15.CLK
clk => mem~16.CLK
clk => mem~17.CLK
clk => mem~18.CLK
clk => mem~19.CLK
clk => mem~20.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => read_addr[0].CLK
clk => read_addr[1].CLK
clk => read_addr[2].CLK
clk => read_addr[3].CLK
clk => read_addr[4].CLK
clk => read_addr[5].CLK
clk => read_addr[6].CLK
clk => read_addr[7].CLK
clk => read_addr[8].CLK
clk => read_addr[9].CLK
clk => read_addr[10].CLK
clk => read_addr[11].CLK
clk => read_addr[12].CLK
clk => write_addr[0].CLK
clk => write_addr[1].CLK
clk => write_addr[2].CLK
clk => write_addr[3].CLK
clk => write_addr[4].CLK
clk => write_addr[5].CLK
clk => write_addr[6].CLK
clk => write_addr[7].CLK
clk => write_addr[8].CLK
clk => write_addr[9].CLK
clk => write_addr[10].CLK
clk => write_addr[11].CLK
clk => write_addr[12].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => read_addr_dup[0].CLK
clk => read_addr_dup[1].CLK
clk => read_addr_dup[2].CLK
clk => read_addr_dup[3].CLK
clk => read_addr_dup[4].CLK
clk => read_addr_dup[5].CLK
clk => read_addr_dup[6].CLK
clk => read_addr_dup[7].CLK
clk => read_addr_dup[8].CLK
clk => read_addr_dup[9].CLK
clk => read_addr_dup[10].CLK
clk => read_addr_dup[11].CLK
clk => read_addr_dup[12].CLK
clk => dout_valid~reg0.CLK
clk => mem.CLK0
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => dout_valid~reg0.ACLR
rst => read_addr_dup[0].ACLR
rst => read_addr_dup[1].ACLR
rst => read_addr_dup[2].ACLR
rst => read_addr_dup[3].ACLR
rst => read_addr_dup[4].ACLR
rst => read_addr_dup[5].ACLR
rst => read_addr_dup[6].ACLR
rst => read_addr_dup[7].ACLR
rst => read_addr_dup[8].ACLR
rst => read_addr_dup[9].ACLR
rst => read_addr_dup[10].ACLR
rst => read_addr_dup[11].ACLR
rst => read_addr_dup[12].ACLR
rst => read_addr[0].ACLR
rst => read_addr[1].ACLR
rst => read_addr[2].ACLR
rst => read_addr[3].ACLR
rst => read_addr[4].ACLR
rst => read_addr[5].ACLR
rst => read_addr[6].ACLR
rst => read_addr[7].ACLR
rst => read_addr[8].ACLR
rst => read_addr[9].ACLR
rst => read_addr[10].ACLR
rst => read_addr[11].ACLR
rst => read_addr[12].ACLR
rst => write_addr[0].ACLR
rst => write_addr[1].ACLR
rst => write_addr[2].ACLR
rst => write_addr[3].ACLR
rst => write_addr[4].ACLR
rst => write_addr[5].ACLR
rst => write_addr[6].ACLR
rst => write_addr[7].ACLR
rst => write_addr[8].ACLR
rst => write_addr[9].ACLR
rst => write_addr[10].ACLR
rst => write_addr[11].ACLR
rst => write_addr[12].ACLR
din[0] => mem~20.DATAIN
din[0] => mem.DATAIN
din[1] => mem~19.DATAIN
din[1] => mem.DATAIN1
din[2] => mem~18.DATAIN
din[2] => mem.DATAIN2
din[3] => mem~17.DATAIN
din[3] => mem.DATAIN3
din[4] => mem~16.DATAIN
din[4] => mem.DATAIN4
din[5] => mem~15.DATAIN
din[5] => mem.DATAIN5
din[6] => mem~14.DATAIN
din[6] => mem.DATAIN6
din[7] => mem~13.DATAIN
din[7] => mem.DATAIN7
wr_en => count_proc.IN0
wr_en => count_proc.IN1
rd_en => data_valid_proc.IN1
rd_en => count_proc.IN1
rd_en => dout[0]~reg0.ENA
rd_en => dout[1]~reg0.ENA
rd_en => dout[2]~reg0.ENA
rd_en => dout[3]~reg0.ENA
rd_en => dout[4]~reg0.ENA
rd_en => dout[5]~reg0.ENA
rd_en => dout[6]~reg0.ENA
rd_en => dout[7]~reg0.ENA
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
afull <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
aempty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
used[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
used[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
used[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
used[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
used[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
used[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
used[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
used[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
used[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
used[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE
used[10] <= count[10].DB_MAX_OUTPUT_PORT_TYPE
used[11] <= count[11].DB_MAX_OUTPUT_PORT_TYPE
used[12] <= count[12].DB_MAX_OUTPUT_PORT_TYPE
used[13] <= <GND>


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst
clk => blanking_ver_cond.CLK
clk => blanking_hor_cond.CLK
clk => blank~reg0.CLK
clk => req_data_ver_cond1.CLK
clk => req_data_hor_cond2.CLK
clk => req_data_hor_cond1.CLK
clk => req_data~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => r_out[0]~reg0.CLK
clk => r_out[1]~reg0.CLK
clk => r_out[2]~reg0.CLK
clk => r_out[3]~reg0.CLK
clk => r_out[4]~reg0.CLK
clk => r_out[5]~reg0.CLK
clk => r_out[6]~reg0.CLK
clk => r_out[7]~reg0.CLK
clk => pixels_req[0]~reg0.CLK
clk => pixels_req[1]~reg0.CLK
clk => pixels_req[2]~reg0.CLK
clk => pixels_req[3]~reg0.CLK
clk => pixels_req[4]~reg0.CLK
clk => pixels_req[5]~reg0.CLK
clk => pixels_req[6]~reg0.CLK
clk => pixels_req[7]~reg0.CLK
clk => pixels_req[8]~reg0.CLK
clk => pixels_req[9]~reg0.CLK
clk => req_ln_trig~reg0.CLK
clk => req_lines_cnt[0].CLK
clk => req_lines_cnt[1].CLK
clk => req_lines_cnt[2].CLK
clk => req_lines_cnt[3].CLK
clk => req_lines_cnt[4].CLK
clk => req_lines_cnt[5].CLK
clk => req_lines_cnt[6].CLK
clk => req_lines_cnt[7].CLK
clk => req_lines_cnt[8].CLK
clk => req_lines_cnt[9].CLK
clk => lower_frame_i[0].CLK
clk => lower_frame_i[1].CLK
clk => lower_frame_i[2].CLK
clk => lower_frame_i[3].CLK
clk => lower_frame_i[4].CLK
clk => lower_frame_i[5].CLK
clk => lower_frame_i[6].CLK
clk => lower_frame_i[7].CLK
clk => lower_frame_i[8].CLK
clk => lower_frame_i[9].CLK
clk => upper_frame_i[0].CLK
clk => upper_frame_i[1].CLK
clk => upper_frame_i[2].CLK
clk => upper_frame_i[3].CLK
clk => upper_frame_i[4].CLK
clk => upper_frame_i[5].CLK
clk => upper_frame_i[6].CLK
clk => upper_frame_i[7].CLK
clk => upper_frame_i[8].CLK
clk => upper_frame_i[9].CLK
clk => right_frame_i[0].CLK
clk => right_frame_i[1].CLK
clk => right_frame_i[2].CLK
clk => right_frame_i[3].CLK
clk => right_frame_i[4].CLK
clk => right_frame_i[5].CLK
clk => right_frame_i[6].CLK
clk => right_frame_i[7].CLK
clk => right_frame_i[8].CLK
clk => right_frame_i[9].CLK
clk => left_frame_i[0].CLK
clk => left_frame_i[1].CLK
clk => left_frame_i[2].CLK
clk => left_frame_i[3].CLK
clk => left_frame_i[4].CLK
clk => left_frame_i[5].CLK
clk => left_frame_i[6].CLK
clk => left_frame_i[7].CLK
clk => left_frame_i[8].CLK
clk => left_frame_i[9].CLK
clk => image_tx_en_i.CLK
clk => vesa_en_i.CLK
clk => vsync_i.CLK
clk => hsync~reg0.CLK
clk => vcnt[0].CLK
clk => vcnt[1].CLK
clk => vcnt[2].CLK
clk => vcnt[3].CLK
clk => vcnt[4].CLK
clk => vcnt[5].CLK
clk => vcnt[6].CLK
clk => vcnt[7].CLK
clk => vcnt[8].CLK
clk => vcnt[9].CLK
clk => hcnt[0].CLK
clk => hcnt[1].CLK
clk => hcnt[2].CLK
clk => hcnt[3].CLK
clk => hcnt[4].CLK
clk => hcnt[5].CLK
clk => hcnt[6].CLK
clk => hcnt[7].CLK
clk => hcnt[8].CLK
clk => hcnt[9].CLK
clk => hcnt[10].CLK
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => r_out[0]~reg0.ACLR
reset => r_out[1]~reg0.ACLR
reset => r_out[2]~reg0.ACLR
reset => r_out[3]~reg0.ACLR
reset => r_out[4]~reg0.ACLR
reset => r_out[5]~reg0.ACLR
reset => r_out[6]~reg0.ACLR
reset => r_out[7]~reg0.ACLR
reset => pixels_req[0]~reg0.ACLR
reset => pixels_req[1]~reg0.ACLR
reset => pixels_req[2]~reg0.ACLR
reset => pixels_req[3]~reg0.ACLR
reset => pixels_req[4]~reg0.ACLR
reset => pixels_req[5]~reg0.ACLR
reset => pixels_req[6]~reg0.ACLR
reset => pixels_req[7]~reg0.ACLR
reset => pixels_req[8]~reg0.ACLR
reset => pixels_req[9]~reg0.ACLR
reset => req_ln_trig~reg0.ACLR
reset => req_lines_cnt[0].PRESET
reset => req_lines_cnt[1].ACLR
reset => req_lines_cnt[2].ACLR
reset => req_lines_cnt[3].ACLR
reset => req_lines_cnt[4].ACLR
reset => req_lines_cnt[5].ACLR
reset => req_lines_cnt[6].ACLR
reset => req_lines_cnt[7].ACLR
reset => req_lines_cnt[8].ACLR
reset => req_lines_cnt[9].ACLR
reset => req_data~reg0.ACLR
reset => blank~reg0.ACLR
reset => hsync~reg0.ACLR
reset => lower_frame_i[0].PRESET
reset => lower_frame_i[1].PRESET
reset => lower_frame_i[2].PRESET
reset => lower_frame_i[3].ACLR
reset => lower_frame_i[4].PRESET
reset => lower_frame_i[5].ACLR
reset => lower_frame_i[6].PRESET
reset => lower_frame_i[7].ACLR
reset => lower_frame_i[8].ACLR
reset => lower_frame_i[9].PRESET
reset => upper_frame_i[0].ACLR
reset => upper_frame_i[1].ACLR
reset => upper_frame_i[2].ACLR
reset => upper_frame_i[3].ACLR
reset => upper_frame_i[4].ACLR
reset => upper_frame_i[5].ACLR
reset => upper_frame_i[6].ACLR
reset => upper_frame_i[7].ACLR
reset => upper_frame_i[8].ACLR
reset => upper_frame_i[9].ACLR
reset => right_frame_i[0].PRESET
reset => right_frame_i[1].PRESET
reset => right_frame_i[2].PRESET
reset => right_frame_i[3].PRESET
reset => right_frame_i[4].PRESET
reset => right_frame_i[5].ACLR
reset => right_frame_i[6].ACLR
reset => right_frame_i[7].ACLR
reset => right_frame_i[8].PRESET
reset => right_frame_i[9].PRESET
reset => left_frame_i[0].ACLR
reset => left_frame_i[1].ACLR
reset => left_frame_i[2].ACLR
reset => left_frame_i[3].ACLR
reset => left_frame_i[4].ACLR
reset => left_frame_i[5].ACLR
reset => left_frame_i[6].ACLR
reset => left_frame_i[7].ACLR
reset => left_frame_i[8].ACLR
reset => left_frame_i[9].ACLR
reset => image_tx_en_i.ACLR
reset => vesa_en_i.ACLR
reset => vsync_i.ACLR
reset => vcnt[0].PRESET
reset => vcnt[1].PRESET
reset => vcnt[2].PRESET
reset => vcnt[3].ACLR
reset => vcnt[4].PRESET
reset => vcnt[5].ACLR
reset => vcnt[6].PRESET
reset => vcnt[7].ACLR
reset => vcnt[8].ACLR
reset => vcnt[9].PRESET
reset => hcnt[0].ACLR
reset => hcnt[1].PRESET
reset => hcnt[2].PRESET
reset => hcnt[3].ACLR
reset => hcnt[4].ACLR
reset => hcnt[5].ACLR
reset => hcnt[6].PRESET
reset => hcnt[7].ACLR
reset => hcnt[8].PRESET
reset => hcnt[9].PRESET
reset => hcnt[10].ACLR
reset => blanking_ver_cond.ACLR
reset => blanking_hor_cond.ACLR
reset => req_data_ver_cond1.ACLR
reset => req_data_hor_cond2.ACLR
reset => req_data_hor_cond1.ACLR
r_in[0] => r_out.DATAB
r_in[1] => r_out.DATAB
r_in[2] => r_out.DATAB
r_in[3] => r_out.DATAB
r_in[4] => r_out.DATAB
r_in[5] => r_out.DATAB
r_in[6] => r_out.DATAB
r_in[7] => r_out.DATAB
g_in[0] => g_out.DATAB
g_in[1] => g_out.DATAB
g_in[2] => g_out.DATAB
g_in[3] => g_out.DATAB
g_in[4] => g_out.DATAB
g_in[5] => g_out.DATAB
g_in[6] => g_out.DATAB
g_in[7] => g_out.DATAB
b_in[0] => b_out.DATAB
b_in[1] => b_out.DATAB
b_in[2] => b_out.DATAB
b_in[3] => b_out.DATAB
b_in[4] => b_out.DATAB
b_in[5] => b_out.DATAB
b_in[6] => b_out.DATAB
b_in[7] => b_out.DATAB
left_frame[0] => left_frame_i.DATAB
left_frame[0] => Add6.IN6
left_frame[1] => left_frame_i.DATAB
left_frame[1] => Add6.IN5
left_frame[2] => left_frame_i.DATAB
left_frame[2] => Add6.IN4
left_frame[3] => left_frame_i.DATAB
left_frame[3] => Add6.IN3
left_frame[4] => left_frame_i.DATAB
left_frame[4] => Add6.IN2
left_frame[5] => left_frame_i.DATAB
left_frame[5] => Add6.IN10
left_frame[6] => left_frame_i.DATAB
left_frame[6] => Add6.IN1
left_frame[7] => left_frame_i.DATAB
left_frame[7] => Add6.IN0
left_frame[8] => left_frame_i.DATAB
left_frame[8] => Add6.IN9
left_frame[9] => left_frame_i.DATAB
left_frame[9] => Add6.IN8
upper_frame[0] => upper_frame_i.DATAB
upper_frame[1] => upper_frame_i.DATAB
upper_frame[2] => upper_frame_i.DATAB
upper_frame[3] => upper_frame_i.DATAB
upper_frame[4] => upper_frame_i.DATAB
upper_frame[5] => upper_frame_i.DATAB
upper_frame[6] => upper_frame_i.DATAB
upper_frame[7] => upper_frame_i.DATAB
upper_frame[8] => upper_frame_i.DATAB
upper_frame[9] => upper_frame_i.DATAB
right_frame[0] => Add7.IN24
right_frame[0] => Add2.IN6
right_frame[1] => Add7.IN23
right_frame[1] => Add2.IN5
right_frame[2] => Add7.IN22
right_frame[2] => Add2.IN4
right_frame[3] => Add7.IN21
right_frame[3] => Add2.IN3
right_frame[4] => Add7.IN20
right_frame[4] => Add2.IN2
right_frame[5] => Add7.IN19
right_frame[5] => Add2.IN10
right_frame[6] => Add7.IN18
right_frame[6] => Add2.IN1
right_frame[7] => Add7.IN17
right_frame[7] => Add2.IN0
right_frame[8] => Add7.IN16
right_frame[8] => Add2.IN9
right_frame[9] => Add7.IN15
right_frame[9] => Add2.IN8
lower_frame[0] => Add4.IN5
lower_frame[1] => Add4.IN4
lower_frame[2] => Add4.IN3
lower_frame[3] => Add4.IN10
lower_frame[4] => Add4.IN9
lower_frame[5] => Add4.IN2
lower_frame[6] => Add4.IN8
lower_frame[7] => Add4.IN1
lower_frame[8] => Add4.IN0
lower_frame[9] => Add4.IN7
vesa_en => vesa_en_i.DATAB
vesa_en => vesa_en_i.DATAA
image_tx_en => image_tx_en_i.DATAB
image_tx_en => image_tx_en_i.DATAA
data_valid => rgb_proc.IN1
req_data <= req_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixels_req[0] <= pixels_req[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixels_req[1] <= pixels_req[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixels_req[2] <= pixels_req[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixels_req[3] <= pixels_req[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixels_req[4] <= pixels_req[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixels_req[5] <= pixels_req[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixels_req[6] <= pixels_req[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixels_req[7] <= pixels_req[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixels_req[8] <= pixels_req[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixels_req[9] <= pixels_req[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
req_ln_trig <= req_ln_trig~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[0] <= r_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[1] <= r_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[2] <= r_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[3] <= r_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[4] <= r_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[5] <= r_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[6] <= r_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[7] <= r_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank <= blank~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync <= hsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync <= vsync_i.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst
clk => data_valid~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => r_out[0]~reg0.CLK
clk => r_out[1]~reg0.CLK
clk => r_out[2]~reg0.CLK
clk => r_out[3]~reg0.CLK
clk => r_out[4]~reg0.CLK
clk => r_out[5]~reg0.CLK
clk => r_out[6]~reg0.CLK
clk => r_out[7]~reg0.CLK
clk => vcnt[0].CLK
clk => vcnt[1].CLK
clk => vcnt[2].CLK
clk => vcnt[3].CLK
clk => vcnt[4].CLK
clk => vcnt[5].CLK
clk => vcnt[6].CLK
clk => vcnt[7].CLK
clk => vcnt[8].CLK
clk => hcnt[0].CLK
clk => hcnt[1].CLK
clk => hcnt[2].CLK
clk => hcnt[3].CLK
clk => hcnt[4].CLK
clk => hcnt[5].CLK
clk => hcnt[6].CLK
clk => hcnt[7].CLK
clk => hcnt[8].CLK
clk => hcnt[9].CLK
clk => frame_state[0].CLK
clk => frame_state[1].CLK
clk => frame_state[2].CLK
clk => lower_frame[0]~reg0.CLK
clk => lower_frame[1]~reg0.CLK
clk => lower_frame[2]~reg0.CLK
clk => lower_frame[3]~reg0.CLK
clk => lower_frame[4]~reg0.CLK
clk => lower_frame[5]~reg0.CLK
clk => lower_frame[6]~reg0.CLK
clk => lower_frame[7]~reg0.CLK
clk => lower_frame[8]~reg0.CLK
clk => lower_frame[9]~reg0.CLK
clk => right_frame[0]~reg0.CLK
clk => right_frame[1]~reg0.CLK
clk => right_frame[2]~reg0.CLK
clk => right_frame[3]~reg0.CLK
clk => right_frame[4]~reg0.CLK
clk => right_frame[5]~reg0.CLK
clk => right_frame[6]~reg0.CLK
clk => right_frame[7]~reg0.CLK
clk => right_frame[8]~reg0.CLK
clk => right_frame[9]~reg0.CLK
clk => upper_frame[0]~reg0.CLK
clk => upper_frame[1]~reg0.CLK
clk => upper_frame[2]~reg0.CLK
clk => upper_frame[3]~reg0.CLK
clk => upper_frame[4]~reg0.CLK
clk => upper_frame[5]~reg0.CLK
clk => upper_frame[6]~reg0.CLK
clk => upper_frame[7]~reg0.CLK
clk => upper_frame[8]~reg0.CLK
clk => upper_frame[9]~reg0.CLK
clk => left_frame[0]~reg0.CLK
clk => left_frame[1]~reg0.CLK
clk => left_frame[2]~reg0.CLK
clk => left_frame[3]~reg0.CLK
clk => left_frame[4]~reg0.CLK
clk => left_frame[5]~reg0.CLK
clk => left_frame[6]~reg0.CLK
clk => left_frame[7]~reg0.CLK
clk => left_frame[8]~reg0.CLK
clk => left_frame[9]~reg0.CLK
clk => frame_flag.CLK
clk => frame_cnt[0].CLK
clk => frame_cnt[1].CLK
clk => frame_cnt[2].CLK
clk => frame_cnt[3].CLK
clk => frame_cnt[4].CLK
clk => frame_cnt[5].CLK
clk => frame_cnt[6].CLK
clk => frame_cnt[7].CLK
clk => frame_cnt[8].CLK
clk => frame_cnt[9].CLK
clk => frame_cnt[10].CLK
clk => frame_cnt[11].CLK
clk => frame_cnt[12].CLK
clk => frame_cnt[13].CLK
clk => frame_cnt[14].CLK
clk => frame_cnt[15].CLK
clk => frame_cnt[16].CLK
clk => frame_cnt[17].CLK
clk => frame_cnt[18].CLK
clk => frame_cnt[19].CLK
clk => frame_cnt[20].CLK
clk => frame_cnt[21].CLK
clk => frame_cnt[22].CLK
clk => frame_cnt[23].CLK
clk => frame_cnt[24].CLK
clk => frame_cnt[25].CLK
clk => frame_cnt[26].CLK
reset => frame_state[0].ACLR
reset => frame_state[1].ACLR
reset => frame_state[2].ACLR
reset => lower_frame[0]~reg0.ACLR
reset => lower_frame[1]~reg0.ACLR
reset => lower_frame[2]~reg0.ACLR
reset => lower_frame[3]~reg0.ACLR
reset => lower_frame[4]~reg0.ACLR
reset => lower_frame[5]~reg0.ACLR
reset => lower_frame[6]~reg0.ACLR
reset => lower_frame[7]~reg0.ACLR
reset => lower_frame[8]~reg0.ACLR
reset => lower_frame[9]~reg0.ACLR
reset => right_frame[0]~reg0.ACLR
reset => right_frame[1]~reg0.ACLR
reset => right_frame[2]~reg0.ACLR
reset => right_frame[3]~reg0.ACLR
reset => right_frame[4]~reg0.ACLR
reset => right_frame[5]~reg0.ACLR
reset => right_frame[6]~reg0.ACLR
reset => right_frame[7]~reg0.ACLR
reset => right_frame[8]~reg0.ACLR
reset => right_frame[9]~reg0.ACLR
reset => upper_frame[0]~reg0.ACLR
reset => upper_frame[1]~reg0.ACLR
reset => upper_frame[2]~reg0.ACLR
reset => upper_frame[3]~reg0.PRESET
reset => upper_frame[4]~reg0.PRESET
reset => upper_frame[5]~reg0.PRESET
reset => upper_frame[6]~reg0.PRESET
reset => upper_frame[7]~reg0.ACLR
reset => upper_frame[8]~reg0.ACLR
reset => upper_frame[9]~reg0.ACLR
reset => left_frame[0]~reg0.ACLR
reset => left_frame[1]~reg0.ACLR
reset => left_frame[2]~reg0.ACLR
reset => left_frame[3]~reg0.ACLR
reset => left_frame[4]~reg0.ACLR
reset => left_frame[5]~reg0.PRESET
reset => left_frame[6]~reg0.ACLR
reset => left_frame[7]~reg0.PRESET
reset => left_frame[8]~reg0.ACLR
reset => left_frame[9]~reg0.ACLR
reset => data_valid~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => r_out[0]~reg0.ACLR
reset => r_out[1]~reg0.ACLR
reset => r_out[2]~reg0.ACLR
reset => r_out[3]~reg0.ACLR
reset => r_out[4]~reg0.ACLR
reset => r_out[5]~reg0.ACLR
reset => r_out[6]~reg0.ACLR
reset => r_out[7]~reg0.ACLR
reset => frame_flag.ACLR
reset => frame_cnt[0].ACLR
reset => frame_cnt[1].ACLR
reset => frame_cnt[2].ACLR
reset => frame_cnt[3].ACLR
reset => frame_cnt[4].ACLR
reset => frame_cnt[5].ACLR
reset => frame_cnt[6].ACLR
reset => frame_cnt[7].ACLR
reset => frame_cnt[8].ACLR
reset => frame_cnt[9].ACLR
reset => frame_cnt[10].ACLR
reset => frame_cnt[11].ACLR
reset => frame_cnt[12].ACLR
reset => frame_cnt[13].ACLR
reset => frame_cnt[14].ACLR
reset => frame_cnt[15].ACLR
reset => frame_cnt[16].ACLR
reset => frame_cnt[17].ACLR
reset => frame_cnt[18].ACLR
reset => frame_cnt[19].ACLR
reset => frame_cnt[20].ACLR
reset => frame_cnt[21].ACLR
reset => frame_cnt[22].ACLR
reset => frame_cnt[23].ACLR
reset => frame_cnt[24].ACLR
reset => frame_cnt[25].ACLR
reset => frame_cnt[26].ACLR
reset => vcnt[0].ACLR
reset => vcnt[1].ACLR
reset => vcnt[2].ACLR
reset => vcnt[3].ACLR
reset => vcnt[4].ACLR
reset => vcnt[5].ACLR
reset => vcnt[6].ACLR
reset => vcnt[7].ACLR
reset => vcnt[8].ACLR
reset => hcnt[0].ACLR
reset => hcnt[1].ACLR
reset => hcnt[2].ACLR
reset => hcnt[3].ACLR
reset => hcnt[4].ACLR
reset => hcnt[5].ACLR
reset => hcnt[6].ACLR
reset => hcnt[7].ACLR
reset => hcnt[8].ACLR
reset => hcnt[9].ACLR
vsync => hcnt.OUTPUTSELECT
vsync => hcnt.OUTPUTSELECT
vsync => hcnt.OUTPUTSELECT
vsync => hcnt.OUTPUTSELECT
vsync => hcnt.OUTPUTSELECT
vsync => hcnt.OUTPUTSELECT
vsync => hcnt.OUTPUTSELECT
vsync => hcnt.OUTPUTSELECT
vsync => hcnt.OUTPUTSELECT
vsync => hcnt.OUTPUTSELECT
vsync => vcnt.OUTPUTSELECT
vsync => vcnt.OUTPUTSELECT
vsync => vcnt.OUTPUTSELECT
vsync => vcnt.OUTPUTSELECT
vsync => vcnt.OUTPUTSELECT
vsync => vcnt.OUTPUTSELECT
vsync => vcnt.OUTPUTSELECT
vsync => vcnt.OUTPUTSELECT
vsync => vcnt.OUTPUTSELECT
hsync => hcnt.OUTPUTSELECT
hsync => hcnt.OUTPUTSELECT
hsync => hcnt.OUTPUTSELECT
hsync => hcnt.OUTPUTSELECT
hsync => hcnt.OUTPUTSELECT
hsync => hcnt.OUTPUTSELECT
hsync => hcnt.OUTPUTSELECT
hsync => hcnt.OUTPUTSELECT
hsync => hcnt.OUTPUTSELECT
hsync => hcnt.OUTPUTSELECT
hsync => vcnt.OUTPUTSELECT
hsync => vcnt.OUTPUTSELECT
hsync => vcnt.OUTPUTSELECT
hsync => vcnt.OUTPUTSELECT
hsync => vcnt.OUTPUTSELECT
hsync => vcnt.OUTPUTSELECT
hsync => vcnt.OUTPUTSELECT
hsync => vcnt.OUTPUTSELECT
hsync => vcnt.OUTPUTSELECT
req_data => cnt_proc.IN1
req_data => r_out.OUTPUTSELECT
req_data => r_out.OUTPUTSELECT
req_data => r_out.OUTPUTSELECT
req_data => r_out.OUTPUTSELECT
req_data => r_out.OUTPUTSELECT
req_data => r_out.OUTPUTSELECT
req_data => r_out.OUTPUTSELECT
req_data => r_out.OUTPUTSELECT
req_data => g_out.OUTPUTSELECT
req_data => g_out.OUTPUTSELECT
req_data => g_out.OUTPUTSELECT
req_data => g_out.OUTPUTSELECT
req_data => g_out.OUTPUTSELECT
req_data => g_out.OUTPUTSELECT
req_data => g_out.OUTPUTSELECT
req_data => g_out.OUTPUTSELECT
req_data => b_out.OUTPUTSELECT
req_data => b_out.OUTPUTSELECT
req_data => b_out.OUTPUTSELECT
req_data => b_out.OUTPUTSELECT
req_data => b_out.OUTPUTSELECT
req_data => b_out.OUTPUTSELECT
req_data => b_out.OUTPUTSELECT
req_data => b_out.OUTPUTSELECT
req_data => data_valid~reg0.DATAIN
r_out[0] <= r_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[1] <= r_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[2] <= r_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[3] <= r_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[4] <= r_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[5] <= r_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[6] <= r_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[7] <= r_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_frame[0] <= left_frame[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_frame[1] <= left_frame[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_frame[2] <= left_frame[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_frame[3] <= left_frame[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_frame[4] <= left_frame[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_frame[5] <= left_frame[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_frame[6] <= left_frame[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_frame[7] <= left_frame[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_frame[8] <= left_frame[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_frame[9] <= left_frame[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upper_frame[0] <= upper_frame[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upper_frame[1] <= upper_frame[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upper_frame[2] <= upper_frame[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upper_frame[3] <= upper_frame[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upper_frame[4] <= upper_frame[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upper_frame[5] <= upper_frame[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upper_frame[6] <= upper_frame[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upper_frame[7] <= upper_frame[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upper_frame[8] <= upper_frame[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upper_frame[9] <= upper_frame[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_frame[0] <= right_frame[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_frame[1] <= right_frame[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_frame[2] <= right_frame[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_frame[3] <= right_frame[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_frame[4] <= right_frame[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_frame[5] <= right_frame[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_frame[6] <= right_frame[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_frame[7] <= right_frame[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_frame[8] <= right_frame[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_frame[9] <= right_frame[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lower_frame[0] <= lower_frame[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lower_frame[1] <= lower_frame[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lower_frame[2] <= lower_frame[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lower_frame[3] <= lower_frame[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lower_frame[4] <= lower_frame[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lower_frame[5] <= lower_frame[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lower_frame[6] <= lower_frame[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lower_frame[7] <= lower_frame[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lower_frame[8] <= lower_frame[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lower_frame[9] <= lower_frame[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_valid <= data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_type_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN19
addr[0] => LessThan0.IN20
addr[0] => LessThan1.IN20
addr[1] => Equal0.IN18
addr[1] => LessThan0.IN19
addr[1] => LessThan1.IN19
addr[2] => Equal0.IN17
addr[2] => LessThan0.IN18
addr[2] => LessThan1.IN18
addr[3] => Equal0.IN16
addr[3] => LessThan0.IN17
addr[3] => LessThan1.IN17
addr[4] => Equal0.IN15
addr[4] => LessThan0.IN16
addr[4] => LessThan1.IN16
addr[5] => Equal0.IN14
addr[5] => LessThan0.IN15
addr[5] => LessThan1.IN15
addr[6] => Equal0.IN13
addr[6] => LessThan0.IN14
addr[6] => LessThan1.IN14
addr[7] => Equal0.IN12
addr[7] => LessThan0.IN13
addr[7] => LessThan1.IN13
addr[8] => Equal0.IN11
addr[8] => LessThan0.IN12
addr[8] => LessThan1.IN12
addr[9] => Equal0.IN10
addr[9] => LessThan0.IN11
addr[9] => LessThan1.IN11
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].PRESET
reset => reg_data[3].PRESET
reset => reg_data[4].PRESET
reset => reg_data[5].PRESET
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN19
addr[0] => LessThan0.IN20
addr[0] => LessThan1.IN20
addr[1] => Equal0.IN18
addr[1] => LessThan0.IN19
addr[1] => LessThan1.IN19
addr[2] => Equal0.IN17
addr[2] => LessThan0.IN18
addr[2] => LessThan1.IN18
addr[3] => Equal0.IN16
addr[3] => LessThan0.IN17
addr[3] => LessThan1.IN17
addr[4] => Equal0.IN15
addr[4] => LessThan0.IN16
addr[4] => LessThan1.IN16
addr[5] => Equal0.IN14
addr[5] => LessThan0.IN15
addr[5] => LessThan1.IN15
addr[6] => Equal0.IN13
addr[6] => LessThan0.IN14
addr[6] => LessThan1.IN14
addr[7] => Equal0.IN12
addr[7] => LessThan0.IN13
addr[7] => LessThan1.IN13
addr[8] => Equal0.IN11
addr[8] => LessThan0.IN12
addr[8] => LessThan1.IN12
addr[9] => Equal0.IN10
addr[9] => LessThan0.IN11
addr[9] => LessThan1.IN11
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].PRESET
reset => reg_data[3].PRESET
reset => reg_data[4].PRESET
reset => reg_data[5].PRESET
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN19
addr[0] => LessThan0.IN20
addr[0] => LessThan1.IN20
addr[1] => Equal0.IN18
addr[1] => LessThan0.IN19
addr[1] => LessThan1.IN19
addr[2] => Equal0.IN17
addr[2] => LessThan0.IN18
addr[2] => LessThan1.IN18
addr[3] => Equal0.IN16
addr[3] => LessThan0.IN17
addr[3] => LessThan1.IN17
addr[4] => Equal0.IN15
addr[4] => LessThan0.IN16
addr[4] => LessThan1.IN16
addr[5] => Equal0.IN14
addr[5] => LessThan0.IN15
addr[5] => LessThan1.IN15
addr[6] => Equal0.IN13
addr[6] => LessThan0.IN14
addr[6] => LessThan1.IN14
addr[7] => Equal0.IN12
addr[7] => LessThan0.IN13
addr[7] => LessThan1.IN13
addr[8] => Equal0.IN11
addr[8] => LessThan0.IN12
addr[8] => LessThan1.IN12
addr[9] => Equal0.IN10
addr[9] => LessThan0.IN11
addr[9] => LessThan1.IN11
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_opcode_unite_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].PRESET
reset => reg_data[2].ACLR
reset => reg_data[3].PRESET
reset => reg_data[4].ACLR
reset => reg_data[5].PRESET
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => LessThan0.IN20
addr[0] => LessThan1.IN20
addr[1] => LessThan0.IN19
addr[1] => LessThan1.IN19
addr[2] => LessThan0.IN18
addr[2] => LessThan1.IN18
addr[3] => LessThan0.IN17
addr[3] => LessThan1.IN17
addr[4] => LessThan0.IN16
addr[4] => LessThan1.IN16
addr[5] => LessThan0.IN15
addr[5] => LessThan1.IN15
addr[6] => LessThan0.IN14
addr[6] => LessThan1.IN14
addr[7] => LessThan0.IN13
addr[7] => LessThan1.IN13
addr[8] => LessThan0.IN12
addr[8] => LessThan1.IN12
addr[9] => LessThan0.IN11
addr[9] => LessThan1.IN11
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_version_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].PRESET
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN19
addr[0] => LessThan0.IN20
addr[0] => LessThan1.IN20
addr[1] => Equal0.IN18
addr[1] => LessThan0.IN19
addr[1] => LessThan1.IN19
addr[2] => Equal0.IN17
addr[2] => LessThan0.IN18
addr[2] => LessThan1.IN18
addr[3] => Equal0.IN16
addr[3] => LessThan0.IN17
addr[3] => LessThan1.IN17
addr[4] => Equal0.IN15
addr[4] => LessThan0.IN16
addr[4] => LessThan1.IN16
addr[5] => Equal0.IN14
addr[5] => LessThan0.IN15
addr[5] => LessThan1.IN15
addr[6] => Equal0.IN13
addr[6] => LessThan0.IN14
addr[6] => LessThan1.IN14
addr[7] => Equal0.IN12
addr[7] => LessThan0.IN13
addr[7] => LessThan1.IN13
addr[8] => Equal0.IN11
addr[8] => LessThan0.IN12
addr[8] => LessThan1.IN12
addr[9] => Equal0.IN10
addr[9] => LessThan0.IN11
addr[9] => LessThan1.IN11
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|wbs_reg:wbs_reg_inst
rst => ~NO_FANOUT~
clk_i => ~NO_FANOUT~
wbs_cyc_i => cyc_active.IN0
wbs_cyc_i => wbs_ack_o.IN0
wbs_cyc_i => wbs_ack_o.IN0
wbs_cyc_i => wbs_stall_o.DATAIN
wbs_stb_i => cyc_active.IN1
wbs_adr_i[0] => addr[0].DATAIN
wbs_adr_i[1] => addr[1].DATAIN
wbs_adr_i[2] => addr[2].DATAIN
wbs_adr_i[3] => addr[3].DATAIN
wbs_adr_i[4] => addr[4].DATAIN
wbs_adr_i[5] => addr[5].DATAIN
wbs_adr_i[6] => addr[6].DATAIN
wbs_adr_i[7] => addr[7].DATAIN
wbs_adr_i[8] => addr[8].DATAIN
wbs_adr_i[9] => addr[9].DATAIN
wbs_we_i => wr_en.IN1
wbs_we_i => wbs_ack_o.IN1
wbs_we_i => wbs_ack_o.IN1
wbs_we_i => rd_en.IN1
wbs_dat_i[0] => din[0].DATAIN
wbs_dat_i[1] => din[1].DATAIN
wbs_dat_i[2] => din[2].DATAIN
wbs_dat_i[3] => din[3].DATAIN
wbs_dat_i[4] => din[4].DATAIN
wbs_dat_i[5] => din[5].DATAIN
wbs_dat_i[6] => din[6].DATAIN
wbs_dat_i[7] => din[7].DATAIN
wbs_dat_o[0] <= dout[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[1] <= dout[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[2] <= dout[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[3] <= dout[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[4] <= dout[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[5] <= dout[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[6] <= dout[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[7] <= dout[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_ack_o <= wbs_ack_o.DB_MAX_OUTPUT_PORT_TYPE
wbs_stall_o <= wbs_cyc_i.DB_MAX_OUTPUT_PORT_TYPE
din_ack => wbs_ack_o.DATAB
dout[0] => wbs_dat_o[0].DATAIN
dout[1] => wbs_dat_o[1].DATAIN
dout[2] => wbs_dat_o[2].DATAIN
dout[3] => wbs_dat_o[3].DATAIN
dout[4] => wbs_dat_o[4].DATAIN
dout[5] => wbs_dat_o[5].DATAIN
dout[6] => wbs_dat_o[6].DATAIN
dout[7] => wbs_dat_o[7].DATAIN
dout_valid => wbs_ack_o.DATAB
addr[0] <= wbs_adr_i[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= wbs_adr_i[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= wbs_adr_i[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= wbs_adr_i[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= wbs_adr_i[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= wbs_adr_i[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= wbs_adr_i[6].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= wbs_adr_i[7].DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= wbs_adr_i[8].DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= wbs_adr_i[9].DB_MAX_OUTPUT_PORT_TYPE
din[0] <= wbs_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
din[1] <= wbs_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
din[2] <= wbs_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
din[3] <= wbs_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
din[4] <= wbs_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
din[5] <= wbs_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
din[6] <= wbs_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
din[7] <= wbs_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
rd_en <= rd_en.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst
clk => opcode_unite:opcode_unite_inst.clk
clk => opcode_store:opcode_store_inst.clk
clk => RAM_300:RAM_300_inst.clk
clk => manager:manager_inst.clk
clk => general_fifo:fifo_A.clk
clk => general_fifo:fifo_B.clk
clk => mux2:mux2_inst.clk
reset_n => opcode_unite:opcode_unite_inst.reset_n
reset_n => opcode_store:opcode_store_inst.reset_n
reset_n => RAM_300:RAM_300_inst.reset_n
reset_n => manager:manager_inst.reset_n
reset_n => general_fifo:fifo_A.rst
reset_n => general_fifo:fifo_B.rst
reset_n => mux2:mux2_inst.reset_n
opu_data_in[0] => opcode_unite:opcode_unite_inst.opu_data_in[0]
opu_data_in[1] => opcode_unite:opcode_unite_inst.opu_data_in[1]
opu_data_in[2] => opcode_unite:opcode_unite_inst.opu_data_in[2]
opu_data_in[3] => opcode_unite:opcode_unite_inst.opu_data_in[3]
opu_data_in[4] => opcode_unite:opcode_unite_inst.opu_data_in[4]
opu_data_in[5] => opcode_unite:opcode_unite_inst.opu_data_in[5]
opu_data_in[6] => opcode_unite:opcode_unite_inst.opu_data_in[6]
opu_data_in[7] => opcode_unite:opcode_unite_inst.opu_data_in[7]
opu_data_in_valid => opcode_unite:opcode_unite_inst.opu_data_in_valid
op_cnt[0] => opcode_store:opcode_store_inst.op_cnt[0]
op_cnt[1] => opcode_store:opcode_store_inst.op_cnt[1]
op_cnt[2] => opcode_store:opcode_store_inst.op_cnt[2]
op_cnt[3] => opcode_store:opcode_store_inst.op_cnt[3]
op_cnt[4] => opcode_store:opcode_store_inst.op_cnt[4]
op_cnt[5] => opcode_store:opcode_store_inst.op_cnt[5]
op_cnt[6] => opcode_store:opcode_store_inst.op_cnt[6]
op_cnt[7] => opcode_store:opcode_store_inst.op_cnt[7]
op_cnt[8] => opcode_store:opcode_store_inst.op_cnt[8]
op_cnt[9] => opcode_store:opcode_store_inst.op_cnt[9]
op_str_rd_start => opcode_store:opcode_store_inst.op_str_rd_start
vsync_trigger <= opcode_store:opcode_store_inst.vsync_out
req_in_trg => manager:manager_inst.req_in_trg
sdram_data[0] => manager:manager_inst.sdram_data[0]
sdram_data[1] => manager:manager_inst.sdram_data[1]
sdram_data[2] => manager:manager_inst.sdram_data[2]
sdram_data[3] => manager:manager_inst.sdram_data[3]
sdram_data[4] => manager:manager_inst.sdram_data[4]
sdram_data[5] => manager:manager_inst.sdram_data[5]
sdram_data[6] => manager:manager_inst.sdram_data[6]
sdram_data[7] => manager:manager_inst.sdram_data[7]
sdram_data_valid => manager:manager_inst.sdram_data_valid
sdram_addr_rd[0] <= manager:manager_inst.sdram_addr_rd[0]
sdram_addr_rd[1] <= manager:manager_inst.sdram_addr_rd[1]
sdram_addr_rd[2] <= manager:manager_inst.sdram_addr_rd[2]
sdram_addr_rd[3] <= manager:manager_inst.sdram_addr_rd[3]
sdram_addr_rd[4] <= manager:manager_inst.sdram_addr_rd[4]
sdram_addr_rd[5] <= manager:manager_inst.sdram_addr_rd[5]
sdram_addr_rd[6] <= manager:manager_inst.sdram_addr_rd[6]
sdram_addr_rd[7] <= manager:manager_inst.sdram_addr_rd[7]
sdram_addr_rd[8] <= manager:manager_inst.sdram_addr_rd[8]
sdram_addr_rd[9] <= manager:manager_inst.sdram_addr_rd[9]
sdram_addr_rd[10] <= manager:manager_inst.sdram_addr_rd[10]
sdram_addr_rd[11] <= manager:manager_inst.sdram_addr_rd[11]
sdram_addr_rd[12] <= manager:manager_inst.sdram_addr_rd[12]
sdram_addr_rd[13] <= manager:manager_inst.sdram_addr_rd[13]
sdram_addr_rd[14] <= manager:manager_inst.sdram_addr_rd[14]
sdram_addr_rd[15] <= manager:manager_inst.sdram_addr_rd[15]
sdram_addr_rd[16] <= manager:manager_inst.sdram_addr_rd[16]
sdram_addr_rd[17] <= manager:manager_inst.sdram_addr_rd[17]
sdram_addr_rd[18] <= manager:manager_inst.sdram_addr_rd[18]
sdram_addr_rd[19] <= manager:manager_inst.sdram_addr_rd[19]
sdram_addr_rd[20] <= manager:manager_inst.sdram_addr_rd[20]
sdram_addr_rd[21] <= manager:manager_inst.sdram_addr_rd[21]
sdram_addr_rd[22] <= manager:manager_inst.sdram_addr_rd[22]
sdram_addr_rd[23] <= manager:manager_inst.sdram_addr_rd[23]
sdram_rd_en <= manager:manager_inst.sdram_rd_en_out
mux_dout_valid <= mux2:mux2_inst.mux_dout_valid
mux_dout[0] <= mux2:mux2_inst.mux_dout[0]
mux_dout[1] <= mux2:mux2_inst.mux_dout[1]
mux_dout[2] <= mux2:mux2_inst.mux_dout[2]
mux_dout[3] <= mux2:mux2_inst.mux_dout[3]
mux_dout[4] <= mux2:mux2_inst.mux_dout[4]
mux_dout[5] <= mux2:mux2_inst.mux_dout[5]
mux_dout[6] <= mux2:mux2_inst.mux_dout[6]
mux_dout[7] <= mux2:mux2_inst.mux_dout[7]


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst
clk => opu_wr_en~reg0.CLK
clk => opcode[0].CLK
clk => opcode[1].CLK
clk => opcode[2].CLK
clk => opcode[3].CLK
clk => opcode[4].CLK
clk => opcode[5].CLK
clk => opcode[6].CLK
clk => opcode[7].CLK
clk => opcode[8].CLK
clk => opcode[9].CLK
clk => opcode[10].CLK
clk => opcode[11].CLK
clk => opcode[12].CLK
clk => opcode[13].CLK
clk => opcode[14].CLK
clk => opcode[15].CLK
clk => opcode[16].CLK
clk => opcode[17].CLK
clk => opcode[18].CLK
clk => opcode[19].CLK
clk => opcode[20].CLK
clk => opcode[21].CLK
clk => opcode[22].CLK
clk => opcode[23].CLK
clk => current_sm~4.DATAIN
reset_n => opu_wr_en~reg0.ACLR
reset_n => opcode[0].ACLR
reset_n => opcode[1].ACLR
reset_n => opcode[2].ACLR
reset_n => opcode[3].ACLR
reset_n => opcode[4].ACLR
reset_n => opcode[5].ACLR
reset_n => opcode[6].ACLR
reset_n => opcode[7].ACLR
reset_n => opcode[8].ACLR
reset_n => opcode[9].ACLR
reset_n => opcode[10].ACLR
reset_n => opcode[11].ACLR
reset_n => opcode[12].ACLR
reset_n => opcode[13].ACLR
reset_n => opcode[14].ACLR
reset_n => opcode[15].ACLR
reset_n => opcode[16].ACLR
reset_n => opcode[17].ACLR
reset_n => opcode[18].ACLR
reset_n => opcode[19].ACLR
reset_n => opcode[20].ACLR
reset_n => opcode[21].ACLR
reset_n => opcode[22].ACLR
reset_n => opcode[23].ACLR
reset_n => current_sm~6.DATAIN
opu_data_in[0] => opcode.DATAB
opu_data_in[0] => opcode.DATAB
opu_data_in[0] => opcode.DATAB
opu_data_in[1] => opcode.DATAB
opu_data_in[1] => opcode.DATAB
opu_data_in[1] => opcode.DATAB
opu_data_in[2] => opcode.DATAB
opu_data_in[2] => opcode.DATAB
opu_data_in[2] => opcode.DATAB
opu_data_in[3] => opcode.DATAB
opu_data_in[3] => opcode.DATAB
opu_data_in[3] => opcode.DATAB
opu_data_in[4] => opcode.DATAB
opu_data_in[4] => opcode.DATAB
opu_data_in[4] => opcode.DATAB
opu_data_in[5] => opcode.DATAB
opu_data_in[5] => opcode.DATAB
opu_data_in[5] => opcode.DATAB
opu_data_in[6] => opcode.DATAB
opu_data_in[6] => opcode.DATAB
opu_data_in[6] => opcode.DATAB
opu_data_in[7] => opcode.DATAB
opu_data_in[7] => opcode.DATAB
opu_data_in[7] => opcode.DATAB
opu_data_in_valid => opcode.OUTPUTSELECT
opu_data_in_valid => opcode.OUTPUTSELECT
opu_data_in_valid => opcode.OUTPUTSELECT
opu_data_in_valid => opcode.OUTPUTSELECT
opu_data_in_valid => opcode.OUTPUTSELECT
opu_data_in_valid => opcode.OUTPUTSELECT
opu_data_in_valid => opcode.OUTPUTSELECT
opu_data_in_valid => opcode.OUTPUTSELECT
opu_data_in_valid => current_sm.OUTPUTSELECT
opu_data_in_valid => current_sm.OUTPUTSELECT
opu_data_in_valid => current_sm.OUTPUTSELECT
opu_data_in_valid => opcode.OUTPUTSELECT
opu_data_in_valid => opcode.OUTPUTSELECT
opu_data_in_valid => opcode.OUTPUTSELECT
opu_data_in_valid => opcode.OUTPUTSELECT
opu_data_in_valid => opcode.OUTPUTSELECT
opu_data_in_valid => opcode.OUTPUTSELECT
opu_data_in_valid => opcode.OUTPUTSELECT
opu_data_in_valid => opcode.OUTPUTSELECT
opu_data_in_valid => current_sm.OUTPUTSELECT
opu_data_in_valid => current_sm.OUTPUTSELECT
opu_data_in_valid => opcode.OUTPUTSELECT
opu_data_in_valid => opcode.OUTPUTSELECT
opu_data_in_valid => opcode.OUTPUTSELECT
opu_data_in_valid => opcode.OUTPUTSELECT
opu_data_in_valid => opcode.OUTPUTSELECT
opu_data_in_valid => opcode.OUTPUTSELECT
opu_data_in_valid => opcode.OUTPUTSELECT
opu_data_in_valid => opcode.OUTPUTSELECT
opu_data_in_valid => opu_wr_en.OUTPUTSELECT
opu_data_in_valid => current_sm.OUTPUTSELECT
opu_wr_en <= opu_wr_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
opu_data_out[0] <= opcode[0].DB_MAX_OUTPUT_PORT_TYPE
opu_data_out[1] <= opcode[1].DB_MAX_OUTPUT_PORT_TYPE
opu_data_out[2] <= opcode[2].DB_MAX_OUTPUT_PORT_TYPE
opu_data_out[3] <= opcode[3].DB_MAX_OUTPUT_PORT_TYPE
opu_data_out[4] <= opcode[4].DB_MAX_OUTPUT_PORT_TYPE
opu_data_out[5] <= opcode[5].DB_MAX_OUTPUT_PORT_TYPE
opu_data_out[6] <= opcode[6].DB_MAX_OUTPUT_PORT_TYPE
opu_data_out[7] <= opcode[7].DB_MAX_OUTPUT_PORT_TYPE
opu_data_out[8] <= opcode[8].DB_MAX_OUTPUT_PORT_TYPE
opu_data_out[9] <= opcode[9].DB_MAX_OUTPUT_PORT_TYPE
opu_data_out[10] <= opcode[10].DB_MAX_OUTPUT_PORT_TYPE
opu_data_out[11] <= opcode[11].DB_MAX_OUTPUT_PORT_TYPE
opu_data_out[12] <= opcode[12].DB_MAX_OUTPUT_PORT_TYPE
opu_data_out[13] <= opcode[13].DB_MAX_OUTPUT_PORT_TYPE
opu_data_out[14] <= opcode[14].DB_MAX_OUTPUT_PORT_TYPE
opu_data_out[15] <= opcode[15].DB_MAX_OUTPUT_PORT_TYPE
opu_data_out[16] <= opcode[16].DB_MAX_OUTPUT_PORT_TYPE
opu_data_out[17] <= opcode[17].DB_MAX_OUTPUT_PORT_TYPE
opu_data_out[18] <= opcode[18].DB_MAX_OUTPUT_PORT_TYPE
opu_data_out[19] <= opcode[19].DB_MAX_OUTPUT_PORT_TYPE
opu_data_out[20] <= opcode[20].DB_MAX_OUTPUT_PORT_TYPE
opu_data_out[21] <= opcode[21].DB_MAX_OUTPUT_PORT_TYPE
opu_data_out[22] <= opcode[22].DB_MAX_OUTPUT_PORT_TYPE
opu_data_out[23] <= opcode[23].DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst
clk => general_fifo:general_fifo_inst.clk
clk => ram_data[0]~reg0.CLK
clk => ram_data[1]~reg0.CLK
clk => ram_data[2]~reg0.CLK
clk => ram_data[3]~reg0.CLK
clk => ram_data[4]~reg0.CLK
clk => ram_data[5]~reg0.CLK
clk => ram_data[6]~reg0.CLK
clk => ram_data[7]~reg0.CLK
clk => ram_data[8]~reg0.CLK
clk => ram_data[9]~reg0.CLK
clk => ram_data[10]~reg0.CLK
clk => ram_data[11]~reg0.CLK
clk => ram_data[12]~reg0.CLK
clk => ram_addr_wr[0]~reg0.CLK
clk => ram_addr_wr[1]~reg0.CLK
clk => ram_addr_wr[2]~reg0.CLK
clk => ram_addr_wr[3]~reg0.CLK
clk => ram_addr_wr[4]~reg0.CLK
clk => ram_addr_wr[5]~reg0.CLK
clk => ram_addr_wr[6]~reg0.CLK
clk => ram_addr_wr[7]~reg0.CLK
clk => ram_addr_wr[8]~reg0.CLK
clk => ram_wr_en~reg0.CLK
clk => fifo_used_s[0].CLK
clk => fifo_used_s[1].CLK
clk => fifo_used_s[2].CLK
clk => fifo_used_s[3].CLK
clk => fifo_used_s[4].CLK
clk => fifo_used_s[5].CLK
clk => fifo_used_s[6].CLK
clk => fifo_used_s[7].CLK
clk => fifo_used_s[8].CLK
clk => fifo_used_s[9].CLK
clk => flush_fifo.CLK
clk => rd_mng_2.CLK
clk => rd_mng_1.CLK
clk => mng_en~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => rd_en_fifo_i.CLK
clk => rd_en_fifo.CLK
clk => wr_en_fifo.CLK
clk => din_fifo[0].CLK
clk => din_fifo[1].CLK
clk => din_fifo[2].CLK
clk => din_fifo[3].CLK
clk => din_fifo[4].CLK
clk => din_fifo[5].CLK
clk => din_fifo[6].CLK
clk => din_fifo[7].CLK
clk => din_fifo[8].CLK
clk => din_fifo[9].CLK
clk => din_fifo[10].CLK
clk => din_fifo[11].CLK
clk => din_fifo[12].CLK
clk => din_fifo[13].CLK
clk => din_fifo[14].CLK
clk => din_fifo[15].CLK
clk => din_fifo[16].CLK
clk => din_fifo[17].CLK
clk => din_fifo[18].CLK
clk => din_fifo[19].CLK
clk => din_fifo[20].CLK
clk => din_fifo[21].CLK
clk => din_fifo[22].CLK
clk => din_fifo[23].CLK
clk => start_trigger_3.CLK
clk => start_trigger_2.CLK
clk => start_trigger_1.CLK
clk => start_trigger.CLK
reset_n => general_fifo:general_fifo_inst.rst
reset_n => fifo_used_s[0].ACLR
reset_n => fifo_used_s[1].ACLR
reset_n => fifo_used_s[2].ACLR
reset_n => fifo_used_s[3].ACLR
reset_n => fifo_used_s[4].ACLR
reset_n => fifo_used_s[5].ACLR
reset_n => fifo_used_s[6].ACLR
reset_n => fifo_used_s[7].ACLR
reset_n => fifo_used_s[8].ACLR
reset_n => fifo_used_s[9].ACLR
reset_n => flush_fifo.PRESET
reset_n => rd_mng_2.ACLR
reset_n => rd_mng_1.ACLR
reset_n => mng_en~reg0.ACLR
reset_n => counter[0].ACLR
reset_n => counter[1].ACLR
reset_n => counter[2].ACLR
reset_n => counter[3].ACLR
reset_n => counter[4].ACLR
reset_n => counter[5].ACLR
reset_n => counter[6].ACLR
reset_n => counter[7].ACLR
reset_n => counter[8].ACLR
reset_n => counter[9].ACLR
reset_n => rd_en_fifo_i.ACLR
reset_n => rd_en_fifo.ACLR
reset_n => ram_data[0]~reg0.ACLR
reset_n => ram_data[1]~reg0.ACLR
reset_n => ram_data[2]~reg0.ACLR
reset_n => ram_data[3]~reg0.ACLR
reset_n => ram_data[4]~reg0.ACLR
reset_n => ram_data[5]~reg0.ACLR
reset_n => ram_data[6]~reg0.ACLR
reset_n => ram_data[7]~reg0.ACLR
reset_n => ram_data[8]~reg0.ACLR
reset_n => ram_data[9]~reg0.ACLR
reset_n => ram_data[10]~reg0.ACLR
reset_n => ram_data[11]~reg0.ACLR
reset_n => ram_data[12]~reg0.ACLR
reset_n => ram_addr_wr[0]~reg0.PRESET
reset_n => ram_addr_wr[1]~reg0.PRESET
reset_n => ram_addr_wr[2]~reg0.PRESET
reset_n => ram_addr_wr[3]~reg0.PRESET
reset_n => ram_addr_wr[4]~reg0.PRESET
reset_n => ram_addr_wr[5]~reg0.PRESET
reset_n => ram_addr_wr[6]~reg0.PRESET
reset_n => ram_addr_wr[7]~reg0.PRESET
reset_n => ram_addr_wr[8]~reg0.PRESET
reset_n => ram_wr_en~reg0.ACLR
reset_n => start_trigger_3.ACLR
reset_n => start_trigger_2.ACLR
reset_n => start_trigger_1.ACLR
reset_n => start_trigger.ACLR
reset_n => wr_en_fifo.ACLR
reset_n => din_fifo[0].ACLR
reset_n => din_fifo[1].ACLR
reset_n => din_fifo[2].ACLR
reset_n => din_fifo[3].ACLR
reset_n => din_fifo[4].ACLR
reset_n => din_fifo[5].ACLR
reset_n => din_fifo[6].ACLR
reset_n => din_fifo[7].ACLR
reset_n => din_fifo[8].ACLR
reset_n => din_fifo[9].ACLR
reset_n => din_fifo[10].ACLR
reset_n => din_fifo[11].ACLR
reset_n => din_fifo[12].ACLR
reset_n => din_fifo[13].ACLR
reset_n => din_fifo[14].ACLR
reset_n => din_fifo[15].ACLR
reset_n => din_fifo[16].ACLR
reset_n => din_fifo[17].ACLR
reset_n => din_fifo[18].ACLR
reset_n => din_fifo[19].ACLR
reset_n => din_fifo[20].ACLR
reset_n => din_fifo[21].ACLR
reset_n => din_fifo[22].ACLR
reset_n => din_fifo[23].ACLR
op_cnt[0] => ~NO_FANOUT~
op_cnt[1] => ~NO_FANOUT~
op_cnt[2] => ~NO_FANOUT~
op_cnt[3] => ~NO_FANOUT~
op_cnt[4] => ~NO_FANOUT~
op_cnt[5] => ~NO_FANOUT~
op_cnt[6] => ~NO_FANOUT~
op_cnt[7] => ~NO_FANOUT~
op_cnt[8] => ~NO_FANOUT~
op_cnt[9] => ~NO_FANOUT~
op_str_valid => write_to_fifo_proc.IN1
op_str_data_in[0] => din_fifo[0].DATAIN
op_str_data_in[1] => din_fifo[1].DATAIN
op_str_data_in[2] => din_fifo[2].DATAIN
op_str_data_in[3] => din_fifo[3].DATAIN
op_str_data_in[4] => din_fifo[4].DATAIN
op_str_data_in[5] => din_fifo[5].DATAIN
op_str_data_in[6] => din_fifo[6].DATAIN
op_str_data_in[7] => din_fifo[7].DATAIN
op_str_data_in[8] => din_fifo[8].DATAIN
op_str_data_in[9] => din_fifo[9].DATAIN
op_str_data_in[10] => din_fifo[10].DATAIN
op_str_data_in[11] => din_fifo[11].DATAIN
op_str_data_in[12] => din_fifo[12].DATAIN
op_str_data_in[13] => din_fifo[13].DATAIN
op_str_data_in[14] => din_fifo[14].DATAIN
op_str_data_in[15] => din_fifo[15].DATAIN
op_str_data_in[16] => din_fifo[16].DATAIN
op_str_data_in[17] => din_fifo[17].DATAIN
op_str_data_in[18] => din_fifo[18].DATAIN
op_str_data_in[19] => din_fifo[19].DATAIN
op_str_data_in[20] => din_fifo[20].DATAIN
op_str_data_in[21] => din_fifo[21].DATAIN
op_str_data_in[22] => din_fifo[22].DATAIN
op_str_data_in[23] => din_fifo[23].DATAIN
op_str_rd_start => start_trigger_1.DATAIN
ram_addr_wr[0] <= ram_addr_wr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_wr[1] <= ram_addr_wr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_wr[2] <= ram_addr_wr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_wr[3] <= ram_addr_wr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_wr[4] <= ram_addr_wr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_wr[5] <= ram_addr_wr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_wr[6] <= ram_addr_wr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_wr[7] <= ram_addr_wr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_wr[8] <= ram_addr_wr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wr_en <= ram_wr_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data[0] <= ram_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data[1] <= ram_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data[2] <= ram_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data[3] <= ram_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data[4] <= ram_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data[5] <= ram_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data[6] <= ram_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data[7] <= ram_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data[8] <= ram_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data[9] <= ram_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data[10] <= ram_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data[11] <= ram_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data[12] <= ram_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mng_en <= mng_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
op_str_empty <= general_fifo:general_fifo_inst.empty
op_str_full <= general_fifo:general_fifo_inst.full
op_str_used[0] <= general_fifo:general_fifo_inst.used[0]
op_str_used[1] <= general_fifo:general_fifo_inst.used[1]
op_str_used[2] <= general_fifo:general_fifo_inst.used[2]
op_str_used[3] <= general_fifo:general_fifo_inst.used[3]
op_str_used[4] <= general_fifo:general_fifo_inst.used[4]
op_str_used[5] <= general_fifo:general_fifo_inst.used[5]
op_str_used[6] <= general_fifo:general_fifo_inst.used[6]
op_str_used[7] <= general_fifo:general_fifo_inst.used[7]
op_str_used[8] <= general_fifo:general_fifo_inst.used[8]
op_str_used[9] <= general_fifo:general_fifo_inst.used[9]
vsync_out <= start_trigger.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst
clk => mem~33.CLK
clk => mem~0.CLK
clk => mem~1.CLK
clk => mem~2.CLK
clk => mem~3.CLK
clk => mem~4.CLK
clk => mem~5.CLK
clk => mem~6.CLK
clk => mem~7.CLK
clk => mem~8.CLK
clk => mem~9.CLK
clk => mem~10.CLK
clk => mem~11.CLK
clk => mem~12.CLK
clk => mem~13.CLK
clk => mem~14.CLK
clk => mem~15.CLK
clk => mem~16.CLK
clk => mem~17.CLK
clk => mem~18.CLK
clk => mem~19.CLK
clk => mem~20.CLK
clk => mem~21.CLK
clk => mem~22.CLK
clk => mem~23.CLK
clk => mem~24.CLK
clk => mem~25.CLK
clk => mem~26.CLK
clk => mem~27.CLK
clk => mem~28.CLK
clk => mem~29.CLK
clk => mem~30.CLK
clk => mem~31.CLK
clk => mem~32.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => read_addr[0].CLK
clk => read_addr[1].CLK
clk => read_addr[2].CLK
clk => read_addr[3].CLK
clk => read_addr[4].CLK
clk => read_addr[5].CLK
clk => read_addr[6].CLK
clk => read_addr[7].CLK
clk => read_addr[8].CLK
clk => write_addr[0].CLK
clk => write_addr[1].CLK
clk => write_addr[2].CLK
clk => write_addr[3].CLK
clk => write_addr[4].CLK
clk => write_addr[5].CLK
clk => write_addr[6].CLK
clk => write_addr[7].CLK
clk => write_addr[8].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
clk => dout[22]~reg0.CLK
clk => dout[23]~reg0.CLK
clk => read_addr_dup[0].CLK
clk => read_addr_dup[1].CLK
clk => read_addr_dup[2].CLK
clk => read_addr_dup[3].CLK
clk => read_addr_dup[4].CLK
clk => read_addr_dup[5].CLK
clk => read_addr_dup[6].CLK
clk => read_addr_dup[7].CLK
clk => read_addr_dup[8].CLK
clk => dout_valid~reg0.CLK
clk => mem.CLK0
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => dout_valid~reg0.ACLR
rst => read_addr_dup[0].ACLR
rst => read_addr_dup[1].ACLR
rst => read_addr_dup[2].ACLR
rst => read_addr_dup[3].ACLR
rst => read_addr_dup[4].ACLR
rst => read_addr_dup[5].ACLR
rst => read_addr_dup[6].ACLR
rst => read_addr_dup[7].ACLR
rst => read_addr_dup[8].ACLR
rst => read_addr[0].ACLR
rst => read_addr[1].ACLR
rst => read_addr[2].ACLR
rst => read_addr[3].ACLR
rst => read_addr[4].ACLR
rst => read_addr[5].ACLR
rst => read_addr[6].ACLR
rst => read_addr[7].ACLR
rst => read_addr[8].ACLR
rst => write_addr[0].ACLR
rst => write_addr[1].ACLR
rst => write_addr[2].ACLR
rst => write_addr[3].ACLR
rst => write_addr[4].ACLR
rst => write_addr[5].ACLR
rst => write_addr[6].ACLR
rst => write_addr[7].ACLR
rst => write_addr[8].ACLR
din[0] => mem~32.DATAIN
din[0] => mem.DATAIN
din[1] => mem~31.DATAIN
din[1] => mem.DATAIN1
din[2] => mem~30.DATAIN
din[2] => mem.DATAIN2
din[3] => mem~29.DATAIN
din[3] => mem.DATAIN3
din[4] => mem~28.DATAIN
din[4] => mem.DATAIN4
din[5] => mem~27.DATAIN
din[5] => mem.DATAIN5
din[6] => mem~26.DATAIN
din[6] => mem.DATAIN6
din[7] => mem~25.DATAIN
din[7] => mem.DATAIN7
din[8] => mem~24.DATAIN
din[8] => mem.DATAIN8
din[9] => mem~23.DATAIN
din[9] => mem.DATAIN9
din[10] => mem~22.DATAIN
din[10] => mem.DATAIN10
din[11] => mem~21.DATAIN
din[11] => mem.DATAIN11
din[12] => mem~20.DATAIN
din[12] => mem.DATAIN12
din[13] => mem~19.DATAIN
din[13] => mem.DATAIN13
din[14] => mem~18.DATAIN
din[14] => mem.DATAIN14
din[15] => mem~17.DATAIN
din[15] => mem.DATAIN15
din[16] => mem~16.DATAIN
din[16] => mem.DATAIN16
din[17] => mem~15.DATAIN
din[17] => mem.DATAIN17
din[18] => mem~14.DATAIN
din[18] => mem.DATAIN18
din[19] => mem~13.DATAIN
din[19] => mem.DATAIN19
din[20] => mem~12.DATAIN
din[20] => mem.DATAIN20
din[21] => mem~11.DATAIN
din[21] => mem.DATAIN21
din[22] => mem~10.DATAIN
din[22] => mem.DATAIN22
din[23] => mem~9.DATAIN
din[23] => mem.DATAIN23
wr_en => count_proc.IN0
wr_en => count_proc.IN1
rd_en => data_valid_proc.IN1
rd_en => count_proc.IN1
rd_en => dout[0]~reg0.ENA
rd_en => dout[1]~reg0.ENA
rd_en => dout[2]~reg0.ENA
rd_en => dout[3]~reg0.ENA
rd_en => dout[4]~reg0.ENA
rd_en => dout[5]~reg0.ENA
rd_en => dout[6]~reg0.ENA
rd_en => dout[7]~reg0.ENA
rd_en => dout[8]~reg0.ENA
rd_en => dout[9]~reg0.ENA
rd_en => dout[10]~reg0.ENA
rd_en => dout[11]~reg0.ENA
rd_en => dout[12]~reg0.ENA
rd_en => dout[13]~reg0.ENA
rd_en => dout[14]~reg0.ENA
rd_en => dout[15]~reg0.ENA
rd_en => dout[16]~reg0.ENA
rd_en => dout[17]~reg0.ENA
rd_en => dout[18]~reg0.ENA
rd_en => dout[19]~reg0.ENA
rd_en => dout[20]~reg0.ENA
rd_en => dout[21]~reg0.ENA
rd_en => dout[22]~reg0.ENA
rd_en => dout[23]~reg0.ENA
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
afull <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
aempty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
used[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
used[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
used[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
used[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
used[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
used[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
used[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
used[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
used[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
used[9] <= <GND>


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst
clk => mem~22.CLK
clk => mem~0.CLK
clk => mem~1.CLK
clk => mem~2.CLK
clk => mem~3.CLK
clk => mem~4.CLK
clk => mem~5.CLK
clk => mem~6.CLK
clk => mem~7.CLK
clk => mem~8.CLK
clk => mem~9.CLK
clk => mem~10.CLK
clk => mem~11.CLK
clk => mem~12.CLK
clk => mem~13.CLK
clk => mem~14.CLK
clk => mem~15.CLK
clk => mem~16.CLK
clk => mem~17.CLK
clk => mem~18.CLK
clk => mem~19.CLK
clk => mem~20.CLK
clk => mem~21.CLK
clk => ram_data_out[0]~reg0.CLK
clk => ram_data_out[1]~reg0.CLK
clk => ram_data_out[2]~reg0.CLK
clk => ram_data_out[3]~reg0.CLK
clk => ram_data_out[4]~reg0.CLK
clk => ram_data_out[5]~reg0.CLK
clk => ram_data_out[6]~reg0.CLK
clk => ram_data_out[7]~reg0.CLK
clk => ram_data_out[8]~reg0.CLK
clk => ram_data_out[9]~reg0.CLK
clk => ram_data_out[10]~reg0.CLK
clk => ram_data_out[11]~reg0.CLK
clk => ram_data_out[12]~reg0.CLK
clk => mem.CLK0
reset_n => ram_data_out[0]~reg0.ACLR
reset_n => ram_data_out[1]~reg0.ACLR
reset_n => ram_data_out[2]~reg0.ACLR
reset_n => ram_data_out[3]~reg0.ACLR
reset_n => ram_data_out[4]~reg0.ACLR
reset_n => ram_data_out[5]~reg0.ACLR
reset_n => ram_data_out[6]~reg0.ACLR
reset_n => ram_data_out[7]~reg0.ACLR
reset_n => ram_data_out[8]~reg0.ACLR
reset_n => ram_data_out[9]~reg0.ACLR
reset_n => ram_data_out[10]~reg0.ACLR
reset_n => ram_data_out[11]~reg0.ACLR
reset_n => ram_data_out[12]~reg0.ACLR
ram_addr_wr[0] => LessThan0.IN18
ram_addr_wr[0] => mem~8.DATAIN
ram_addr_wr[0] => mem.WADDR
ram_addr_wr[1] => LessThan0.IN17
ram_addr_wr[1] => mem~7.DATAIN
ram_addr_wr[1] => mem.WADDR1
ram_addr_wr[2] => LessThan0.IN16
ram_addr_wr[2] => mem~6.DATAIN
ram_addr_wr[2] => mem.WADDR2
ram_addr_wr[3] => LessThan0.IN15
ram_addr_wr[3] => mem~5.DATAIN
ram_addr_wr[3] => mem.WADDR3
ram_addr_wr[4] => LessThan0.IN14
ram_addr_wr[4] => mem~4.DATAIN
ram_addr_wr[4] => mem.WADDR4
ram_addr_wr[5] => LessThan0.IN13
ram_addr_wr[5] => mem~3.DATAIN
ram_addr_wr[5] => mem.WADDR5
ram_addr_wr[6] => LessThan0.IN12
ram_addr_wr[6] => mem~2.DATAIN
ram_addr_wr[6] => mem.WADDR6
ram_addr_wr[7] => LessThan0.IN11
ram_addr_wr[7] => mem~1.DATAIN
ram_addr_wr[7] => mem.WADDR7
ram_addr_wr[8] => LessThan0.IN10
ram_addr_wr[8] => mem~0.DATAIN
ram_addr_wr[8] => mem.WADDR8
ram_wr_en => write_proc.IN1
ram_data_in[0] => mem~21.DATAIN
ram_data_in[0] => mem.DATAIN
ram_data_in[1] => mem~20.DATAIN
ram_data_in[1] => mem.DATAIN1
ram_data_in[2] => mem~19.DATAIN
ram_data_in[2] => mem.DATAIN2
ram_data_in[3] => mem~18.DATAIN
ram_data_in[3] => mem.DATAIN3
ram_data_in[4] => mem~17.DATAIN
ram_data_in[4] => mem.DATAIN4
ram_data_in[5] => mem~16.DATAIN
ram_data_in[5] => mem.DATAIN5
ram_data_in[6] => mem~15.DATAIN
ram_data_in[6] => mem.DATAIN6
ram_data_in[7] => mem~14.DATAIN
ram_data_in[7] => mem.DATAIN7
ram_data_in[8] => mem~13.DATAIN
ram_data_in[8] => mem.DATAIN8
ram_data_in[9] => mem~12.DATAIN
ram_data_in[9] => mem.DATAIN9
ram_data_in[10] => mem~11.DATAIN
ram_data_in[10] => mem.DATAIN10
ram_data_in[11] => mem~10.DATAIN
ram_data_in[11] => mem.DATAIN11
ram_data_in[12] => mem~9.DATAIN
ram_data_in[12] => mem.DATAIN12
ram_rd_en => read_proc.IN1
ram_addr_rd[0] => LessThan1.IN18
ram_addr_rd[0] => mem.RADDR
ram_addr_rd[1] => LessThan1.IN17
ram_addr_rd[1] => mem.RADDR1
ram_addr_rd[2] => LessThan1.IN16
ram_addr_rd[2] => mem.RADDR2
ram_addr_rd[3] => LessThan1.IN15
ram_addr_rd[3] => mem.RADDR3
ram_addr_rd[4] => LessThan1.IN14
ram_addr_rd[4] => mem.RADDR4
ram_addr_rd[5] => LessThan1.IN13
ram_addr_rd[5] => mem.RADDR5
ram_addr_rd[6] => LessThan1.IN12
ram_addr_rd[6] => mem.RADDR6
ram_addr_rd[7] => LessThan1.IN11
ram_addr_rd[7] => mem.RADDR7
ram_addr_rd[8] => LessThan1.IN10
ram_addr_rd[8] => mem.RADDR8
ram_data_out[0] <= ram_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[1] <= ram_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[2] <= ram_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[3] <= ram_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[4] <= ram_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[5] <= ram_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[6] <= ram_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[7] <= ram_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[8] <= ram_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[9] <= ram_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[10] <= ram_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[11] <= ram_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[12] <= ram_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst
clk => sdram_rd_en.CLK
clk => sdram_addr_rd[0]~reg0.CLK
clk => sdram_addr_rd[1]~reg0.CLK
clk => sdram_addr_rd[2]~reg0.CLK
clk => sdram_addr_rd[3]~reg0.CLK
clk => sdram_addr_rd[4]~reg0.CLK
clk => sdram_addr_rd[5]~reg0.CLK
clk => sdram_addr_rd[6]~reg0.CLK
clk => sdram_addr_rd[7]~reg0.CLK
clk => sdram_addr_rd[8]~reg0.CLK
clk => sdram_addr_rd[9]~reg0.CLK
clk => sdram_addr_rd[10]~reg0.CLK
clk => sdram_addr_rd[11]~reg0.CLK
clk => sdram_addr_rd[12]~reg0.CLK
clk => sdram_addr_rd[13]~reg0.CLK
clk => sdram_addr_rd[14]~reg0.CLK
clk => sdram_addr_rd[15]~reg0.CLK
clk => sdram_addr_rd[16]~reg0.CLK
clk => sdram_addr_rd[17]~reg0.CLK
clk => sdram_addr_rd[18]~reg0.CLK
clk => sdram_addr_rd[19]~reg0.CLK
clk => sdram_addr_rd[20]~reg0.CLK
clk => sdram_addr_rd[21]~reg0.CLK
clk => sdram_addr_rd[22]~reg0.CLK
clk => sdram_addr_rd[23]~reg0.CLK
clk => ram_rd_en_i.CLK
clk => ram_rd_en.CLK
clk => ram_addr_rd[0]~reg0.CLK
clk => ram_addr_rd[1]~reg0.CLK
clk => ram_addr_rd[2]~reg0.CLK
clk => ram_addr_rd[3]~reg0.CLK
clk => ram_addr_rd[4]~reg0.CLK
clk => ram_addr_rd[5]~reg0.CLK
clk => ram_addr_rd[6]~reg0.CLK
clk => ram_addr_rd[7]~reg0.CLK
clk => ram_addr_rd[8]~reg0.CLK
clk => row_count[0].CLK
clk => row_count[1].CLK
clk => row_count[2].CLK
clk => row_count[3].CLK
clk => row_count[4].CLK
clk => row_count[5].CLK
clk => row_count[6].CLK
clk => row_count[7].CLK
clk => row_count[8].CLK
clk => row_count[9].CLK
clk => row_count[10].CLK
clk => inside_row[0].CLK
clk => inside_row[1].CLK
clk => inside_row[2].CLK
clk => inside_row[3].CLK
clk => inside_row[4].CLK
clk => inside_row[5].CLK
clk => sym_col_i[0].CLK
clk => sym_col_i[1].CLK
clk => sym_col_i[2].CLK
clk => sym_col_i[3].CLK
clk => sym_col_i[4].CLK
clk => sym_col[0].CLK
clk => sym_col[1].CLK
clk => sym_col[2].CLK
clk => sym_col[3].CLK
clk => sym_col[4].CLK
clk => sym_row[0].CLK
clk => sym_row[1].CLK
clk => sym_row[2].CLK
clk => sym_row[3].CLK
clk => sdram_ready.CLK
clk => sdram_wait_counter_tmp[0].CLK
clk => sdram_wait_counter_tmp[1].CLK
clk => sdram_wait_counter_tmp[2].CLK
clk => sdram_wait_counter_tmp[3].CLK
clk => sdram_wait_counter_tmp[4].CLK
clk => sdram_wait_counter_tmp[5].CLK
clk => sdram_wait_counter_tmp[6].CLK
clk => sdram_wait_counter_tmp[7].CLK
clk => sdram_wait_counter[0].CLK
clk => sdram_wait_counter[1].CLK
clk => sdram_wait_counter[2].CLK
clk => sdram_wait_counter[3].CLK
clk => sdram_wait_counter[4].CLK
clk => sdram_wait_counter[5].CLK
clk => sdram_wait_counter[6].CLK
clk => sdram_wait_counter[7].CLK
clk => sdram_wait_count_en.CLK
clk => fifo_b_data_in[0]~reg0.CLK
clk => fifo_b_data_in[1]~reg0.CLK
clk => fifo_b_data_in[2]~reg0.CLK
clk => fifo_b_data_in[3]~reg0.CLK
clk => fifo_b_data_in[4]~reg0.CLK
clk => fifo_b_data_in[5]~reg0.CLK
clk => fifo_b_data_in[6]~reg0.CLK
clk => fifo_b_data_in[7]~reg0.CLK
clk => fifo_b_wr_en~reg0.CLK
clk => fifo_b_rd_en~reg0.CLK
clk => fifo_a_data_in[0]~reg0.CLK
clk => fifo_a_data_in[1]~reg0.CLK
clk => fifo_a_data_in[2]~reg0.CLK
clk => fifo_a_data_in[3]~reg0.CLK
clk => fifo_a_data_in[4]~reg0.CLK
clk => fifo_a_data_in[5]~reg0.CLK
clk => fifo_a_data_in[6]~reg0.CLK
clk => fifo_a_data_in[7]~reg0.CLK
clk => fifo_a_wr_en~reg0.CLK
clk => fifo_a_rd_en~reg0.CLK
clk => mng_en_internal.CLK
clk => req_cnt_small_d.CLK
clk => req_cnt_small.CLK
clk => req_cnt[0].CLK
clk => req_cnt[1].CLK
clk => req_cnt[2].CLK
clk => req_cnt[3].CLK
clk => req_cnt[4].CLK
clk => req_cnt[5].CLK
clk => req_cnt[6].CLK
clk => req_cnt[7].CLK
clk => req_cnt[8].CLK
clk => req_cnt[9].CLK
clk => req_in_trg_3.CLK
clk => req_in_trg_2.CLK
clk => req_in_trg_1.CLK
clk => req_in_trg_dev.CLK
clk => current_sm~6.DATAIN
reset_n => sdram_rd_en.ACLR
reset_n => sdram_addr_rd[0]~reg0.ACLR
reset_n => sdram_addr_rd[1]~reg0.ACLR
reset_n => sdram_addr_rd[2]~reg0.ACLR
reset_n => sdram_addr_rd[3]~reg0.ACLR
reset_n => sdram_addr_rd[4]~reg0.ACLR
reset_n => sdram_addr_rd[5]~reg0.ACLR
reset_n => sdram_addr_rd[6]~reg0.ACLR
reset_n => sdram_addr_rd[7]~reg0.ACLR
reset_n => sdram_addr_rd[8]~reg0.ACLR
reset_n => sdram_addr_rd[9]~reg0.ACLR
reset_n => sdram_addr_rd[10]~reg0.ACLR
reset_n => sdram_addr_rd[11]~reg0.ACLR
reset_n => sdram_addr_rd[12]~reg0.ACLR
reset_n => sdram_addr_rd[13]~reg0.ACLR
reset_n => sdram_addr_rd[14]~reg0.ACLR
reset_n => sdram_addr_rd[15]~reg0.ACLR
reset_n => sdram_addr_rd[16]~reg0.ACLR
reset_n => sdram_addr_rd[17]~reg0.ACLR
reset_n => sdram_addr_rd[18]~reg0.ACLR
reset_n => sdram_addr_rd[19]~reg0.ACLR
reset_n => sdram_addr_rd[20]~reg0.ACLR
reset_n => sdram_addr_rd[21]~reg0.ACLR
reset_n => sdram_addr_rd[22]~reg0.ACLR
reset_n => sdram_addr_rd[23]~reg0.ACLR
reset_n => ram_rd_en_i.ACLR
reset_n => ram_rd_en.ACLR
reset_n => ram_addr_rd[0]~reg0.ACLR
reset_n => ram_addr_rd[1]~reg0.ACLR
reset_n => ram_addr_rd[2]~reg0.ACLR
reset_n => ram_addr_rd[3]~reg0.ACLR
reset_n => ram_addr_rd[4]~reg0.ACLR
reset_n => ram_addr_rd[5]~reg0.ACLR
reset_n => ram_addr_rd[6]~reg0.ACLR
reset_n => ram_addr_rd[7]~reg0.ACLR
reset_n => ram_addr_rd[8]~reg0.ACLR
reset_n => fifo_b_data_in[0]~reg0.ACLR
reset_n => fifo_b_data_in[1]~reg0.ACLR
reset_n => fifo_b_data_in[2]~reg0.ACLR
reset_n => fifo_b_data_in[3]~reg0.ACLR
reset_n => fifo_b_data_in[4]~reg0.ACLR
reset_n => fifo_b_data_in[5]~reg0.ACLR
reset_n => fifo_b_data_in[6]~reg0.ACLR
reset_n => fifo_b_data_in[7]~reg0.ACLR
reset_n => fifo_b_wr_en~reg0.ACLR
reset_n => fifo_b_rd_en~reg0.ACLR
reset_n => fifo_a_data_in[0]~reg0.ACLR
reset_n => fifo_a_data_in[1]~reg0.ACLR
reset_n => fifo_a_data_in[2]~reg0.ACLR
reset_n => fifo_a_data_in[3]~reg0.ACLR
reset_n => fifo_a_data_in[4]~reg0.ACLR
reset_n => fifo_a_data_in[5]~reg0.ACLR
reset_n => fifo_a_data_in[6]~reg0.ACLR
reset_n => fifo_a_data_in[7]~reg0.ACLR
reset_n => fifo_a_wr_en~reg0.ACLR
reset_n => fifo_a_rd_en~reg0.ACLR
reset_n => req_in_trg_3.ACLR
reset_n => req_in_trg_2.ACLR
reset_n => req_in_trg_1.ACLR
reset_n => req_in_trg_dev.ACLR
reset_n => mng_en_internal.ACLR
reset_n => req_cnt_small_d.ACLR
reset_n => req_cnt_small.ACLR
reset_n => req_cnt[0].ACLR
reset_n => req_cnt[1].ACLR
reset_n => req_cnt[2].ACLR
reset_n => req_cnt[3].ACLR
reset_n => req_cnt[4].ACLR
reset_n => req_cnt[5].ACLR
reset_n => req_cnt[6].ACLR
reset_n => req_cnt[7].ACLR
reset_n => req_cnt[8].ACLR
reset_n => req_cnt[9].ACLR
reset_n => sdram_ready.ACLR
reset_n => sdram_wait_counter_tmp[0].ACLR
reset_n => sdram_wait_counter_tmp[1].ACLR
reset_n => sdram_wait_counter_tmp[2].ACLR
reset_n => sdram_wait_counter_tmp[3].ACLR
reset_n => sdram_wait_counter_tmp[4].ACLR
reset_n => sdram_wait_counter_tmp[5].ACLR
reset_n => sdram_wait_counter_tmp[6].ACLR
reset_n => sdram_wait_counter_tmp[7].ACLR
reset_n => sdram_wait_counter[0].ACLR
reset_n => sdram_wait_counter[1].ACLR
reset_n => sdram_wait_counter[2].ACLR
reset_n => sdram_wait_counter[3].ACLR
reset_n => sdram_wait_counter[4].ACLR
reset_n => sdram_wait_counter[5].ACLR
reset_n => sdram_wait_counter[6].ACLR
reset_n => sdram_wait_counter[7].ACLR
reset_n => sdram_wait_count_en.ACLR
reset_n => row_count[0].ACLR
reset_n => row_count[1].ACLR
reset_n => row_count[2].ACLR
reset_n => row_count[3].ACLR
reset_n => row_count[4].ACLR
reset_n => row_count[5].ACLR
reset_n => row_count[6].ACLR
reset_n => row_count[7].ACLR
reset_n => row_count[8].ACLR
reset_n => row_count[9].ACLR
reset_n => row_count[10].ACLR
reset_n => inside_row[0].ACLR
reset_n => inside_row[1].ACLR
reset_n => inside_row[2].ACLR
reset_n => inside_row[3].ACLR
reset_n => inside_row[4].ACLR
reset_n => inside_row[5].ACLR
reset_n => sym_col_i[0].ACLR
reset_n => sym_col_i[1].ACLR
reset_n => sym_col_i[2].ACLR
reset_n => sym_col_i[3].ACLR
reset_n => sym_col_i[4].ACLR
reset_n => sym_col[0].ACLR
reset_n => sym_col[1].ACLR
reset_n => sym_col[2].ACLR
reset_n => sym_col[3].ACLR
reset_n => sym_col[4].ACLR
reset_n => sym_row[0].ACLR
reset_n => sym_row[1].ACLR
reset_n => sym_row[2].ACLR
reset_n => sym_row[3].ACLR
reset_n => current_sm~8.DATAIN
ram_data_out[0] => sdram_addr_rd.DATAB
ram_data_out[1] => sdram_addr_rd.DATAB
ram_data_out[2] => sdram_addr_rd.DATAB
ram_data_out[3] => sdram_addr_rd.DATAB
ram_data_out[4] => sdram_addr_rd.DATAB
ram_data_out[5] => sdram_addr_rd.DATAB
ram_data_out[6] => sdram_addr_rd.DATAB
ram_data_out[7] => sdram_addr_rd.DATAB
ram_data_out[8] => sdram_addr_rd.DATAB
ram_data_out[9] => sdram_addr_rd.DATAB
ram_data_out[10] => sdram_addr_rd.DATAB
ram_data_out[11] => sdram_addr_rd.DATAB
ram_data_out[12] => sdram_addr_rd.DATAB
req_in_trg => req_in_trg_1.DATAIN
mng_en => req_cnt.OUTPUTSELECT
mng_en => req_cnt.OUTPUTSELECT
mng_en => req_cnt.OUTPUTSELECT
mng_en => req_cnt.OUTPUTSELECT
mng_en => req_cnt.OUTPUTSELECT
mng_en => req_cnt.OUTPUTSELECT
mng_en => req_cnt.OUTPUTSELECT
mng_en => req_cnt.OUTPUTSELECT
mng_en => req_cnt.OUTPUTSELECT
mng_en => req_cnt.OUTPUTSELECT
mng_en => counters_proc.IN1
sdram_data[0] => fifo_a_data_in.DATAB
sdram_data[1] => fifo_a_data_in.DATAB
sdram_data[2] => fifo_a_data_in.DATAB
sdram_data[3] => fifo_a_data_in.DATAB
sdram_data[4] => fifo_a_data_in.DATAB
sdram_data[5] => fifo_a_data_in.DATAB
sdram_data[6] => fifo_a_data_in.DATAB
sdram_data[7] => fifo_a_data_in.DATAB
sdram_data_valid => fifo_a_data_in.OUTPUTSELECT
sdram_data_valid => fifo_a_data_in.OUTPUTSELECT
sdram_data_valid => fifo_a_data_in.OUTPUTSELECT
sdram_data_valid => fifo_a_data_in.OUTPUTSELECT
sdram_data_valid => fifo_a_data_in.OUTPUTSELECT
sdram_data_valid => fifo_a_data_in.OUTPUTSELECT
sdram_data_valid => fifo_a_data_in.OUTPUTSELECT
sdram_data_valid => fifo_a_data_in.OUTPUTSELECT
sdram_data_valid => fifo_a_wr_en.DATAB
sdram_data_valid => fifo_b_wr_en.DATAB
sdram_data_valid => sdram_wait_counter.OUTPUTSELECT
sdram_data_valid => sdram_wait_counter.OUTPUTSELECT
sdram_data_valid => sdram_wait_counter.OUTPUTSELECT
sdram_data_valid => sdram_wait_counter.OUTPUTSELECT
sdram_data_valid => sdram_wait_counter.OUTPUTSELECT
sdram_data_valid => sdram_wait_counter.OUTPUTSELECT
sdram_data_valid => sdram_wait_counter.OUTPUTSELECT
sdram_data_valid => sdram_wait_counter.OUTPUTSELECT
fifo_a_empty => fifo_a_rd_en.DATAB
fifo_b_empty => fifo_b_rd_en.OUTPUTSELECT
fifo_b_empty => current_sm.OUTPUTSELECT
fifo_b_empty => current_sm.OUTPUTSELECT
fifo_b_empty => current_sm.OUTPUTSELECT
fifo_b_empty => current_sm.OUTPUTSELECT
fifo_b_empty => current_sm.OUTPUTSELECT
fifo_b_empty => Selector8.IN1
ram_rd_en_out <= ram_rd_en.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_rd[0] <= ram_addr_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_rd[1] <= ram_addr_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_rd[2] <= ram_addr_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_rd[3] <= ram_addr_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_rd[4] <= ram_addr_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_rd[5] <= ram_addr_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_rd[6] <= ram_addr_rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_rd[7] <= ram_addr_rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_rd[8] <= ram_addr_rd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_a_rd_en <= fifo_a_rd_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_a_wr_en <= fifo_a_wr_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_a_data_in[0] <= fifo_a_data_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_a_data_in[1] <= fifo_a_data_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_a_data_in[2] <= fifo_a_data_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_a_data_in[3] <= fifo_a_data_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_a_data_in[4] <= fifo_a_data_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_a_data_in[5] <= fifo_a_data_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_a_data_in[6] <= fifo_a_data_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_a_data_in[7] <= fifo_a_data_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_b_rd_en <= fifo_b_rd_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_b_wr_en <= fifo_b_wr_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_b_data_in[0] <= fifo_b_data_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_b_data_in[1] <= fifo_b_data_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_b_data_in[2] <= fifo_b_data_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_b_data_in[3] <= fifo_b_data_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_b_data_in[4] <= fifo_b_data_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_b_data_in[5] <= fifo_b_data_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_b_data_in[6] <= fifo_b_data_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_b_data_in[7] <= fifo_b_data_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr_rd[0] <= sdram_addr_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr_rd[1] <= sdram_addr_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr_rd[2] <= sdram_addr_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr_rd[3] <= sdram_addr_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr_rd[4] <= sdram_addr_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr_rd[5] <= sdram_addr_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr_rd[6] <= sdram_addr_rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr_rd[7] <= sdram_addr_rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr_rd[8] <= sdram_addr_rd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr_rd[9] <= sdram_addr_rd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr_rd[10] <= sdram_addr_rd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr_rd[11] <= sdram_addr_rd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr_rd[12] <= sdram_addr_rd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr_rd[13] <= sdram_addr_rd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr_rd[14] <= sdram_addr_rd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr_rd[15] <= sdram_addr_rd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr_rd[16] <= sdram_addr_rd[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr_rd[17] <= sdram_addr_rd[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr_rd[18] <= sdram_addr_rd[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr_rd[19] <= sdram_addr_rd[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr_rd[20] <= sdram_addr_rd[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr_rd[21] <= sdram_addr_rd[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr_rd[22] <= sdram_addr_rd[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr_rd[23] <= sdram_addr_rd[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_en_out <= sdram_rd_en.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A
clk => mem~18.CLK
clk => mem~0.CLK
clk => mem~1.CLK
clk => mem~2.CLK
clk => mem~3.CLK
clk => mem~4.CLK
clk => mem~5.CLK
clk => mem~6.CLK
clk => mem~7.CLK
clk => mem~8.CLK
clk => mem~9.CLK
clk => mem~10.CLK
clk => mem~11.CLK
clk => mem~12.CLK
clk => mem~13.CLK
clk => mem~14.CLK
clk => mem~15.CLK
clk => mem~16.CLK
clk => mem~17.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => read_addr[0].CLK
clk => read_addr[1].CLK
clk => read_addr[2].CLK
clk => read_addr[3].CLK
clk => read_addr[4].CLK
clk => read_addr[5].CLK
clk => read_addr[6].CLK
clk => read_addr[7].CLK
clk => read_addr[8].CLK
clk => read_addr[9].CLK
clk => write_addr[0].CLK
clk => write_addr[1].CLK
clk => write_addr[2].CLK
clk => write_addr[3].CLK
clk => write_addr[4].CLK
clk => write_addr[5].CLK
clk => write_addr[6].CLK
clk => write_addr[7].CLK
clk => write_addr[8].CLK
clk => write_addr[9].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => read_addr_dup[0].CLK
clk => read_addr_dup[1].CLK
clk => read_addr_dup[2].CLK
clk => read_addr_dup[3].CLK
clk => read_addr_dup[4].CLK
clk => read_addr_dup[5].CLK
clk => read_addr_dup[6].CLK
clk => read_addr_dup[7].CLK
clk => read_addr_dup[8].CLK
clk => read_addr_dup[9].CLK
clk => dout_valid~reg0.CLK
clk => mem.CLK0
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => dout_valid~reg0.ACLR
rst => read_addr_dup[0].ACLR
rst => read_addr_dup[1].ACLR
rst => read_addr_dup[2].ACLR
rst => read_addr_dup[3].ACLR
rst => read_addr_dup[4].ACLR
rst => read_addr_dup[5].ACLR
rst => read_addr_dup[6].ACLR
rst => read_addr_dup[7].ACLR
rst => read_addr_dup[8].ACLR
rst => read_addr_dup[9].ACLR
rst => read_addr[0].ACLR
rst => read_addr[1].ACLR
rst => read_addr[2].ACLR
rst => read_addr[3].ACLR
rst => read_addr[4].ACLR
rst => read_addr[5].ACLR
rst => read_addr[6].ACLR
rst => read_addr[7].ACLR
rst => read_addr[8].ACLR
rst => read_addr[9].ACLR
rst => write_addr[0].ACLR
rst => write_addr[1].ACLR
rst => write_addr[2].ACLR
rst => write_addr[3].ACLR
rst => write_addr[4].ACLR
rst => write_addr[5].ACLR
rst => write_addr[6].ACLR
rst => write_addr[7].ACLR
rst => write_addr[8].ACLR
rst => write_addr[9].ACLR
din[0] => mem~17.DATAIN
din[0] => mem.DATAIN
din[1] => mem~16.DATAIN
din[1] => mem.DATAIN1
din[2] => mem~15.DATAIN
din[2] => mem.DATAIN2
din[3] => mem~14.DATAIN
din[3] => mem.DATAIN3
din[4] => mem~13.DATAIN
din[4] => mem.DATAIN4
din[5] => mem~12.DATAIN
din[5] => mem.DATAIN5
din[6] => mem~11.DATAIN
din[6] => mem.DATAIN6
din[7] => mem~10.DATAIN
din[7] => mem.DATAIN7
wr_en => count_proc.IN0
wr_en => count_proc.IN1
rd_en => data_valid_proc.IN1
rd_en => count_proc.IN1
rd_en => dout[0]~reg0.ENA
rd_en => dout[1]~reg0.ENA
rd_en => dout[2]~reg0.ENA
rd_en => dout[3]~reg0.ENA
rd_en => dout[4]~reg0.ENA
rd_en => dout[5]~reg0.ENA
rd_en => dout[6]~reg0.ENA
rd_en => dout[7]~reg0.ENA
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
afull <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
aempty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
used[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
used[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
used[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
used[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
used[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
used[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
used[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
used[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
used[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
used[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE
used[10] <= <GND>


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B
clk => mem~18.CLK
clk => mem~0.CLK
clk => mem~1.CLK
clk => mem~2.CLK
clk => mem~3.CLK
clk => mem~4.CLK
clk => mem~5.CLK
clk => mem~6.CLK
clk => mem~7.CLK
clk => mem~8.CLK
clk => mem~9.CLK
clk => mem~10.CLK
clk => mem~11.CLK
clk => mem~12.CLK
clk => mem~13.CLK
clk => mem~14.CLK
clk => mem~15.CLK
clk => mem~16.CLK
clk => mem~17.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => read_addr[0].CLK
clk => read_addr[1].CLK
clk => read_addr[2].CLK
clk => read_addr[3].CLK
clk => read_addr[4].CLK
clk => read_addr[5].CLK
clk => read_addr[6].CLK
clk => read_addr[7].CLK
clk => read_addr[8].CLK
clk => read_addr[9].CLK
clk => write_addr[0].CLK
clk => write_addr[1].CLK
clk => write_addr[2].CLK
clk => write_addr[3].CLK
clk => write_addr[4].CLK
clk => write_addr[5].CLK
clk => write_addr[6].CLK
clk => write_addr[7].CLK
clk => write_addr[8].CLK
clk => write_addr[9].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => read_addr_dup[0].CLK
clk => read_addr_dup[1].CLK
clk => read_addr_dup[2].CLK
clk => read_addr_dup[3].CLK
clk => read_addr_dup[4].CLK
clk => read_addr_dup[5].CLK
clk => read_addr_dup[6].CLK
clk => read_addr_dup[7].CLK
clk => read_addr_dup[8].CLK
clk => read_addr_dup[9].CLK
clk => dout_valid~reg0.CLK
clk => mem.CLK0
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => dout_valid~reg0.ACLR
rst => read_addr_dup[0].ACLR
rst => read_addr_dup[1].ACLR
rst => read_addr_dup[2].ACLR
rst => read_addr_dup[3].ACLR
rst => read_addr_dup[4].ACLR
rst => read_addr_dup[5].ACLR
rst => read_addr_dup[6].ACLR
rst => read_addr_dup[7].ACLR
rst => read_addr_dup[8].ACLR
rst => read_addr_dup[9].ACLR
rst => read_addr[0].ACLR
rst => read_addr[1].ACLR
rst => read_addr[2].ACLR
rst => read_addr[3].ACLR
rst => read_addr[4].ACLR
rst => read_addr[5].ACLR
rst => read_addr[6].ACLR
rst => read_addr[7].ACLR
rst => read_addr[8].ACLR
rst => read_addr[9].ACLR
rst => write_addr[0].ACLR
rst => write_addr[1].ACLR
rst => write_addr[2].ACLR
rst => write_addr[3].ACLR
rst => write_addr[4].ACLR
rst => write_addr[5].ACLR
rst => write_addr[6].ACLR
rst => write_addr[7].ACLR
rst => write_addr[8].ACLR
rst => write_addr[9].ACLR
din[0] => mem~17.DATAIN
din[0] => mem.DATAIN
din[1] => mem~16.DATAIN
din[1] => mem.DATAIN1
din[2] => mem~15.DATAIN
din[2] => mem.DATAIN2
din[3] => mem~14.DATAIN
din[3] => mem.DATAIN3
din[4] => mem~13.DATAIN
din[4] => mem.DATAIN4
din[5] => mem~12.DATAIN
din[5] => mem.DATAIN5
din[6] => mem~11.DATAIN
din[6] => mem.DATAIN6
din[7] => mem~10.DATAIN
din[7] => mem.DATAIN7
wr_en => count_proc.IN0
wr_en => count_proc.IN1
rd_en => data_valid_proc.IN1
rd_en => count_proc.IN1
rd_en => dout[0]~reg0.ENA
rd_en => dout[1]~reg0.ENA
rd_en => dout[2]~reg0.ENA
rd_en => dout[3]~reg0.ENA
rd_en => dout[4]~reg0.ENA
rd_en => dout[5]~reg0.ENA
rd_en => dout[6]~reg0.ENA
rd_en => dout[7]~reg0.ENA
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
afull <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
aempty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
used[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
used[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
used[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
used[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
used[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
used[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
used[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
used[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
used[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
used[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE
used[10] <= <GND>


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|mux2:mux2_inst
clk => mux_dout[0]~reg0.CLK
clk => mux_dout[1]~reg0.CLK
clk => mux_dout[2]~reg0.CLK
clk => mux_dout[3]~reg0.CLK
clk => mux_dout[4]~reg0.CLK
clk => mux_dout[5]~reg0.CLK
clk => mux_dout[6]~reg0.CLK
clk => mux_dout[7]~reg0.CLK
clk => fifo_b_dout_valid_dd.CLK
clk => fifo_a_dout_valid_dd.CLK
clk => fifo_b_dout_valid_d.CLK
clk => fifo_a_dout_valid_d.CLK
reset_n => mux_dout[0]~reg0.ACLR
reset_n => mux_dout[1]~reg0.ACLR
reset_n => mux_dout[2]~reg0.ACLR
reset_n => mux_dout[3]~reg0.ACLR
reset_n => mux_dout[4]~reg0.ACLR
reset_n => mux_dout[5]~reg0.ACLR
reset_n => mux_dout[6]~reg0.ACLR
reset_n => mux_dout[7]~reg0.ACLR
reset_n => fifo_b_dout_valid_dd.ACLR
reset_n => fifo_a_dout_valid_dd.ACLR
reset_n => fifo_b_dout_valid_d.ACLR
reset_n => fifo_a_dout_valid_d.ACLR
mux_din_a[0] => mux_dout.DATAB
mux_din_a[1] => mux_dout.DATAB
mux_din_a[2] => mux_dout.DATAB
mux_din_a[3] => mux_dout.DATAB
mux_din_a[4] => mux_dout.DATAB
mux_din_a[5] => mux_dout.DATAB
mux_din_a[6] => mux_dout.DATAB
mux_din_a[7] => mux_dout.DATAB
mux_din_b[0] => mux_dout.DATAB
mux_din_b[1] => mux_dout.DATAB
mux_din_b[2] => mux_dout.DATAB
mux_din_b[3] => mux_dout.DATAB
mux_din_b[4] => mux_dout.DATAB
mux_din_b[5] => mux_dout.DATAB
mux_din_b[6] => mux_dout.DATAB
mux_din_b[7] => mux_dout.DATAB
rd_en_a => mux_dout.OUTPUTSELECT
rd_en_a => mux_dout.OUTPUTSELECT
rd_en_a => mux_dout.OUTPUTSELECT
rd_en_a => mux_dout.OUTPUTSELECT
rd_en_a => mux_dout.OUTPUTSELECT
rd_en_a => mux_dout.OUTPUTSELECT
rd_en_a => mux_dout.OUTPUTSELECT
rd_en_a => mux_dout.OUTPUTSELECT
rd_en_b => mux_dout.OUTPUTSELECT
rd_en_b => mux_dout.OUTPUTSELECT
rd_en_b => mux_dout.OUTPUTSELECT
rd_en_b => mux_dout.OUTPUTSELECT
rd_en_b => mux_dout.OUTPUTSELECT
rd_en_b => mux_dout.OUTPUTSELECT
rd_en_b => mux_dout.OUTPUTSELECT
rd_en_b => mux_dout.OUTPUTSELECT
fifo_a_dout_valid => fifo_a_dout_valid_d.DATAIN
fifo_b_dout_valid => fifo_b_dout_valid_d.DATAIN
mux_dout_valid <= mux_dout_valid.DB_MAX_OUTPUT_PORT_TYPE
mux_dout[0] <= mux_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_dout[1] <= mux_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_dout[2] <= mux_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_dout[3] <= mux_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_dout[4] <= mux_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_dout[5] <= mux_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_dout[6] <= mux_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_dout[7] <= mux_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|sdram_controller:sdr_ctrl
clk_i => oor_err_r.CLK
clk_i => dram_udqm~reg0.CLK
clk_i => dram_ldqm~reg0.CLK
clk_i => dram_we_n_r.CLK
clk_i => dram_cas_n_r.CLK
clk_i => dram_ras_n_r.CLK
clk_i => dram_bank_r[0].CLK
clk_i => dram_bank_r[1].CLK
clk_i => dram_addr_r[0].CLK
clk_i => dram_addr_r[1].CLK
clk_i => dram_addr_r[2].CLK
clk_i => dram_addr_r[3].CLK
clk_i => dram_addr_r[4].CLK
clk_i => dram_addr_r[5].CLK
clk_i => dram_addr_r[6].CLK
clk_i => dram_addr_r[7].CLK
clk_i => dram_addr_r[8].CLK
clk_i => dram_addr_r[9].CLK
clk_i => dram_addr_r[10].CLK
clk_i => dram_addr_r[11].CLK
clk_i => stall_r.CLK
clk_i => data_valid_r.CLK
clk_i => rx_data_r.CLK
clk_i => oe_r.CLK
clk_i => dram_dq_r[0].CLK
clk_i => dram_dq_r[1].CLK
clk_i => dram_dq_r[2].CLK
clk_i => dram_dq_r[3].CLK
clk_i => dram_dq_r[4].CLK
clk_i => dram_dq_r[5].CLK
clk_i => dram_dq_r[6].CLK
clk_i => dram_dq_r[7].CLK
clk_i => dram_dq_r[8].CLK
clk_i => dram_dq_r[9].CLK
clk_i => dram_dq_r[10].CLK
clk_i => dram_dq_r[11].CLK
clk_i => dram_dq_r[12].CLK
clk_i => dram_dq_r[13].CLK
clk_i => dram_dq_r[14].CLK
clk_i => dram_dq_r[15].CLK
clk_i => dat_o_r[0].CLK
clk_i => dat_o_r[1].CLK
clk_i => dat_o_r[2].CLK
clk_i => dat_o_r[3].CLK
clk_i => dat_o_r[4].CLK
clk_i => dat_o_r[5].CLK
clk_i => dat_o_r[6].CLK
clk_i => dat_o_r[7].CLK
clk_i => dat_o_r[8].CLK
clk_i => dat_o_r[9].CLK
clk_i => dat_o_r[10].CLK
clk_i => dat_o_r[11].CLK
clk_i => dat_o_r[12].CLK
clk_i => dat_o_r[13].CLK
clk_i => dat_o_r[14].CLK
clk_i => dat_o_r[15].CLK
clk_i => cyc_i_internal.CLK
clk_i => stb_err_r.CLK
clk_i => new_blen_n[0].CLK
clk_i => new_blen_n[1].CLK
clk_i => new_blen_n[2].CLK
clk_i => new_blen_n[3].CLK
clk_i => new_blen_n[4].CLK
clk_i => new_blen_n[5].CLK
clk_i => new_blen_n[6].CLK
clk_i => new_blen_n[7].CLK
clk_i => new_blen_n[8].CLK
clk_i => blen_cnt[0].CLK
clk_i => blen_cnt[1].CLK
clk_i => blen_cnt[2].CLK
clk_i => blen_cnt[3].CLK
clk_i => blen_cnt[4].CLK
clk_i => blen_cnt[5].CLK
clk_i => blen_cnt[6].CLK
clk_i => blen_cnt[7].CLK
clk_i => blen_cnt[8].CLK
clk_i => we_i_r.CLK
clk_i => address_r[0].CLK
clk_i => address_r[1].CLK
clk_i => address_r[2].CLK
clk_i => address_r[3].CLK
clk_i => address_r[4].CLK
clk_i => address_r[5].CLK
clk_i => address_r[6].CLK
clk_i => address_r[7].CLK
clk_i => address_r[8].CLK
clk_i => address_r[9].CLK
clk_i => address_r[10].CLK
clk_i => address_r[11].CLK
clk_i => address_r[12].CLK
clk_i => address_r[13].CLK
clk_i => address_r[14].CLK
clk_i => address_r[15].CLK
clk_i => address_r[16].CLK
clk_i => address_r[17].CLK
clk_i => address_r[18].CLK
clk_i => address_r[19].CLK
clk_i => address_r[20].CLK
clk_i => address_r[21].CLK
clk_i => oor_r.CLK
clk_i => init_pre_cntr[0].CLK
clk_i => init_pre_cntr[1].CLK
clk_i => init_pre_cntr[2].CLK
clk_i => init_pre_cntr[3].CLK
clk_i => init_done.CLK
clk_i => do_refresh.CLK
clk_i => tRCD_tRP_tRSC_cntr[0].CLK
clk_i => tRCD_tRP_tRSC_cntr[1].CLK
clk_i => tRC_cntr[0].CLK
clk_i => tRC_cntr[1].CLK
clk_i => tRC_cntr[2].CLK
clk_i => tRC_cntr[3].CLK
clk_i => rfsh_int_cntr[0].CLK
clk_i => rfsh_int_cntr[1].CLK
clk_i => rfsh_int_cntr[2].CLK
clk_i => rfsh_int_cntr[3].CLK
clk_i => rfsh_int_cntr[4].CLK
clk_i => rfsh_int_cntr[5].CLK
clk_i => rfsh_int_cntr[6].CLK
clk_i => rfsh_int_cntr[7].CLK
clk_i => rfsh_int_cntr[8].CLK
clk_i => rfsh_int_cntr[9].CLK
clk_i => rfsh_int_cntr[10].CLK
clk_i => rfsh_int_cntr[11].CLK
clk_i => wait_200us_cntr[0].CLK
clk_i => wait_200us_cntr[1].CLK
clk_i => wait_200us_cntr[2].CLK
clk_i => wait_200us_cntr[3].CLK
clk_i => wait_200us_cntr[4].CLK
clk_i => wait_200us_cntr[5].CLK
clk_i => wait_200us_cntr[6].CLK
clk_i => wait_200us_cntr[7].CLK
clk_i => wait_200us_cntr[8].CLK
clk_i => wait_200us_cntr[9].CLK
clk_i => wait_200us_cntr[10].CLK
clk_i => wait_200us_cntr[11].CLK
clk_i => wait_200us_cntr[12].CLK
clk_i => wait_200us_cntr[13].CLK
clk_i => wait_200us_cntr[14].CLK
clk_i => next_state~1.DATAIN
clk_i => next_init_state~1.DATAIN
rst => current_state.IDLE_ST.OUTPUTSELECT
rst => current_state.REFRESH_ST.OUTPUTSELECT
rst => current_state.REFRESH_WAIT_ST.OUTPUTSELECT
rst => current_state.ACT_ST.OUTPUTSELECT
rst => current_state.WAIT_ACT_ST.OUTPUTSELECT
rst => current_state.WRITE0_ST.OUTPUTSELECT
rst => current_state.WRITE1_ST.OUTPUTSELECT
rst => current_state.WRITE_BST_STOP_ST.OUTPUTSELECT
rst => current_state.READ0_ST.OUTPUTSELECT
rst => current_state.READ1_ST.OUTPUTSELECT
rst => current_state.READ2_ST.OUTPUTSELECT
rst => current_state.READ3_ST.OUTPUTSELECT
rst => current_state.READ4_ST.OUTPUTSELECT
rst => current_state.READ5_ST.OUTPUTSELECT
rst => current_state.READ_BST_STOP_ST.OUTPUTSELECT
rst => current_state.WAIT_PRE_ST.OUTPUTSELECT
rst => current_init_state.INIT_IDLE_ST.OUTPUTSELECT
rst => current_init_state.INIT_WAIT_200us_ST.OUTPUTSELECT
rst => current_init_state.INIT_PRECHARGE_ST.OUTPUTSELECT
rst => current_init_state.INIT_WAIT_PRE_ST.OUTPUTSELECT
rst => current_init_state.INIT_AUTO_REF_ST.OUTPUTSELECT
rst => current_init_state.INIT_AUTO_REF_WAIT_ST.OUTPUTSELECT
rst => current_init_state.INIT_MODE_REG_ST.OUTPUTSELECT
rst => current_init_state.INIT_WAIT_MODE_REG_ST.OUTPUTSELECT
rst => dram_bank_r[0].ACLR
rst => dram_bank_r[1].ACLR
rst => dram_addr_r[0].ACLR
rst => dram_addr_r[1].ACLR
rst => dram_addr_r[2].ACLR
rst => dram_addr_r[3].ACLR
rst => dram_addr_r[4].ACLR
rst => dram_addr_r[5].ACLR
rst => dram_addr_r[6].ACLR
rst => dram_addr_r[7].ACLR
rst => dram_addr_r[8].ACLR
rst => dram_addr_r[9].ACLR
rst => dram_addr_r[10].ACLR
rst => dram_addr_r[11].ACLR
rst => dram_udqm~reg0.PRESET
rst => dram_ldqm~reg0.PRESET
rst => dram_we_n_r.PRESET
rst => dram_cas_n_r.PRESET
rst => dram_ras_n_r.PRESET
rst => stall_r.PRESET
rst => data_valid_r.ACLR
rst => rx_data_r.ACLR
rst => oe_r.ACLR
rst => dram_dq_r[0].ACLR
rst => dram_dq_r[1].ACLR
rst => dram_dq_r[2].ACLR
rst => dram_dq_r[3].ACLR
rst => dram_dq_r[4].ACLR
rst => dram_dq_r[5].ACLR
rst => dram_dq_r[6].ACLR
rst => dram_dq_r[7].ACLR
rst => dram_dq_r[8].ACLR
rst => dram_dq_r[9].ACLR
rst => dram_dq_r[10].ACLR
rst => dram_dq_r[11].ACLR
rst => dram_dq_r[12].ACLR
rst => dram_dq_r[13].ACLR
rst => dram_dq_r[14].ACLR
rst => dram_dq_r[15].ACLR
rst => dat_o_r[0].ACLR
rst => dat_o_r[1].ACLR
rst => dat_o_r[2].ACLR
rst => dat_o_r[3].ACLR
rst => dat_o_r[4].ACLR
rst => dat_o_r[5].ACLR
rst => dat_o_r[6].ACLR
rst => dat_o_r[7].ACLR
rst => dat_o_r[8].ACLR
rst => dat_o_r[9].ACLR
rst => dat_o_r[10].ACLR
rst => dat_o_r[11].ACLR
rst => dat_o_r[12].ACLR
rst => dat_o_r[13].ACLR
rst => dat_o_r[14].ACLR
rst => dat_o_r[15].ACLR
rst => do_refresh.ACLR
rst => tRCD_tRP_tRSC_cntr[0].ACLR
rst => tRCD_tRP_tRSC_cntr[1].ACLR
rst => tRC_cntr[0].ACLR
rst => tRC_cntr[1].ACLR
rst => tRC_cntr[2].ACLR
rst => tRC_cntr[3].ACLR
rst => rfsh_int_cntr[0].ACLR
rst => rfsh_int_cntr[1].ACLR
rst => rfsh_int_cntr[2].ACLR
rst => rfsh_int_cntr[3].ACLR
rst => rfsh_int_cntr[4].ACLR
rst => rfsh_int_cntr[5].ACLR
rst => rfsh_int_cntr[6].ACLR
rst => rfsh_int_cntr[7].ACLR
rst => rfsh_int_cntr[8].ACLR
rst => rfsh_int_cntr[9].ACLR
rst => rfsh_int_cntr[10].ACLR
rst => rfsh_int_cntr[11].ACLR
rst => wait_200us_cntr[0].ACLR
rst => wait_200us_cntr[1].ACLR
rst => wait_200us_cntr[2].ACLR
rst => wait_200us_cntr[3].ACLR
rst => wait_200us_cntr[4].ACLR
rst => wait_200us_cntr[5].ACLR
rst => wait_200us_cntr[6].ACLR
rst => wait_200us_cntr[7].ACLR
rst => wait_200us_cntr[8].ACLR
rst => wait_200us_cntr[9].ACLR
rst => wait_200us_cntr[10].ACLR
rst => wait_200us_cntr[11].ACLR
rst => wait_200us_cntr[12].ACLR
rst => wait_200us_cntr[13].ACLR
rst => wait_200us_cntr[14].ACLR
rst => init_pre_cntr[0].ACLR
rst => init_pre_cntr[1].ACLR
rst => init_pre_cntr[2].ACLR
rst => init_pre_cntr[3].ACLR
rst => init_done.ACLR
rst => stb_err_r.ACLR
rst => new_blen_n[0].ACLR
rst => new_blen_n[1].ACLR
rst => new_blen_n[2].ACLR
rst => new_blen_n[3].ACLR
rst => new_blen_n[4].ACLR
rst => new_blen_n[5].ACLR
rst => new_blen_n[6].ACLR
rst => new_blen_n[7].ACLR
rst => new_blen_n[8].ACLR
rst => blen_cnt[0].ACLR
rst => blen_cnt[1].ACLR
rst => blen_cnt[2].ACLR
rst => blen_cnt[3].ACLR
rst => blen_cnt[4].ACLR
rst => blen_cnt[5].ACLR
rst => blen_cnt[6].ACLR
rst => blen_cnt[7].ACLR
rst => blen_cnt[8].ACLR
rst => we_i_r.ACLR
rst => address_r[0].ACLR
rst => address_r[1].ACLR
rst => address_r[2].ACLR
rst => address_r[3].ACLR
rst => address_r[4].ACLR
rst => address_r[5].ACLR
rst => address_r[6].ACLR
rst => address_r[7].ACLR
rst => address_r[8].ACLR
rst => address_r[9].ACLR
rst => address_r[10].ACLR
rst => address_r[11].ACLR
rst => address_r[12].ACLR
rst => address_r[13].ACLR
rst => address_r[14].ACLR
rst => address_r[15].ACLR
rst => address_r[16].ACLR
rst => address_r[17].ACLR
rst => address_r[18].ACLR
rst => address_r[19].ACLR
rst => address_r[20].ACLR
rst => address_r[21].ACLR
rst => oor_r.ACLR
rst => cyc_i_internal.ACLR
rst => oor_err_r.ACLR
rst => next_state~3.DATAIN
rst => next_init_state~3.DATAIN
pll_locked => dram_cke.DATAIN
pll_locked => dram_cs_n.DATAIN
dram_addr[0] <= dram_addr_r[0].DB_MAX_OUTPUT_PORT_TYPE
dram_addr[1] <= dram_addr_r[1].DB_MAX_OUTPUT_PORT_TYPE
dram_addr[2] <= dram_addr_r[2].DB_MAX_OUTPUT_PORT_TYPE
dram_addr[3] <= dram_addr_r[3].DB_MAX_OUTPUT_PORT_TYPE
dram_addr[4] <= dram_addr_r[4].DB_MAX_OUTPUT_PORT_TYPE
dram_addr[5] <= dram_addr_r[5].DB_MAX_OUTPUT_PORT_TYPE
dram_addr[6] <= dram_addr_r[6].DB_MAX_OUTPUT_PORT_TYPE
dram_addr[7] <= dram_addr_r[7].DB_MAX_OUTPUT_PORT_TYPE
dram_addr[8] <= dram_addr_r[8].DB_MAX_OUTPUT_PORT_TYPE
dram_addr[9] <= dram_addr_r[9].DB_MAX_OUTPUT_PORT_TYPE
dram_addr[10] <= dram_addr_r[10].DB_MAX_OUTPUT_PORT_TYPE
dram_addr[11] <= dram_addr_r[11].DB_MAX_OUTPUT_PORT_TYPE
dram_bank[0] <= dram_bank_r[0].DB_MAX_OUTPUT_PORT_TYPE
dram_bank[1] <= dram_bank_r[1].DB_MAX_OUTPUT_PORT_TYPE
dram_cas_n <= dram_cas_n_r.DB_MAX_OUTPUT_PORT_TYPE
dram_cke <= pll_locked.DB_MAX_OUTPUT_PORT_TYPE
dram_cs_n <= pll_locked.DB_MAX_OUTPUT_PORT_TYPE
dram_dq[0] <> dram_dq[0]
dram_dq[1] <> dram_dq[1]
dram_dq[2] <> dram_dq[2]
dram_dq[3] <> dram_dq[3]
dram_dq[4] <> dram_dq[4]
dram_dq[5] <> dram_dq[5]
dram_dq[6] <> dram_dq[6]
dram_dq[7] <> dram_dq[7]
dram_dq[8] <> dram_dq[8]
dram_dq[9] <> dram_dq[9]
dram_dq[10] <> dram_dq[10]
dram_dq[11] <> dram_dq[11]
dram_dq[12] <> dram_dq[12]
dram_dq[13] <> dram_dq[13]
dram_dq[14] <> dram_dq[14]
dram_dq[15] <> dram_dq[15]
dram_ldqm <= dram_ldqm~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_udqm <= dram_udqm~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_ras_n <= dram_ras_n_r.DB_MAX_OUTPUT_PORT_TYPE
dram_we_n <= dram_we_n_r.DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_i[0] => address_r.DATAB
wbs_adr_i[1] => address_r.DATAB
wbs_adr_i[2] => address_r.DATAB
wbs_adr_i[3] => address_r.DATAB
wbs_adr_i[4] => address_r.DATAB
wbs_adr_i[5] => address_r.DATAB
wbs_adr_i[6] => address_r.DATAB
wbs_adr_i[7] => address_r.DATAB
wbs_adr_i[8] => address_r.DATAB
wbs_adr_i[9] => address_r.DATAB
wbs_adr_i[10] => address_r.DATAB
wbs_adr_i[11] => address_r.DATAB
wbs_adr_i[12] => address_r.DATAB
wbs_adr_i[13] => address_r.DATAB
wbs_adr_i[14] => address_r.DATAB
wbs_adr_i[15] => address_r.DATAB
wbs_adr_i[16] => address_r.DATAB
wbs_adr_i[17] => address_r.DATAB
wbs_adr_i[18] => address_r.DATAB
wbs_adr_i[19] => address_r.DATAB
wbs_adr_i[20] => address_r.DATAB
wbs_adr_i[21] => address_r.DATAB
wbs_dat_i[0] => dram_dq_r[0].DATAIN
wbs_dat_i[1] => dram_dq_r[1].DATAIN
wbs_dat_i[2] => dram_dq_r[2].DATAIN
wbs_dat_i[3] => dram_dq_r[3].DATAIN
wbs_dat_i[4] => dram_dq_r[4].DATAIN
wbs_dat_i[5] => dram_dq_r[5].DATAIN
wbs_dat_i[6] => dram_dq_r[6].DATAIN
wbs_dat_i[7] => dram_dq_r[7].DATAIN
wbs_dat_i[8] => dram_dq_r[8].DATAIN
wbs_dat_i[9] => dram_dq_r[9].DATAIN
wbs_dat_i[10] => dram_dq_r[10].DATAIN
wbs_dat_i[11] => dram_dq_r[11].DATAIN
wbs_dat_i[12] => dram_dq_r[12].DATAIN
wbs_dat_i[13] => dram_dq_r[13].DATAIN
wbs_dat_i[14] => dram_dq_r[14].DATAIN
wbs_dat_i[15] => dram_dq_r[15].DATAIN
wbs_we_i => we_i_r.DATAB
wbs_tga_i[0] => LessThan4.IN9
wbs_tga_i[0] => Add6.IN16
wbs_tga_i[1] => LessThan4.IN8
wbs_tga_i[1] => Add6.IN15
wbs_tga_i[2] => LessThan4.IN7
wbs_tga_i[2] => Add6.IN14
wbs_tga_i[3] => LessThan4.IN6
wbs_tga_i[3] => Add6.IN13
wbs_tga_i[4] => LessThan4.IN5
wbs_tga_i[4] => Add6.IN12
wbs_tga_i[5] => LessThan4.IN4
wbs_tga_i[5] => Add6.IN11
wbs_tga_i[6] => LessThan4.IN3
wbs_tga_i[6] => Add6.IN10
wbs_tga_i[7] => LessThan4.IN2
wbs_tga_i[7] => Add6.IN9
wbs_cyc_i => cmd_r.IN0
wbs_cyc_i => wbs_ack_o.IN1
wbs_cyc_i => wbs_stall_o.IN1
wbs_cyc_i => Selector10.IN3
wbs_cyc_i => next_state.DATAB
wbs_cyc_i => next_state.DATAB
wbs_cyc_i => next_state.OUTPUTSELECT
wbs_cyc_i => next_state.OUTPUTSELECT
wbs_cyc_i => next_state.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => oor_r.OUTPUTSELECT
wbs_cyc_i => Selector8.IN3
wbs_cyc_i => new_blen_n.OUTPUTSELECT
wbs_cyc_i => new_blen_n.OUTPUTSELECT
wbs_cyc_i => new_blen_n.OUTPUTSELECT
wbs_cyc_i => new_blen_n.OUTPUTSELECT
wbs_cyc_i => new_blen_n.OUTPUTSELECT
wbs_cyc_i => new_blen_n.OUTPUTSELECT
wbs_cyc_i => new_blen_n.OUTPUTSELECT
wbs_cyc_i => new_blen_n.OUTPUTSELECT
wbs_cyc_i => new_blen_n.OUTPUTSELECT
wbs_cyc_i => Selector8.IN4
wbs_cyc_i => next_state.OUTPUTSELECT
wbs_cyc_i => next_state.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => next_state.OUTPUTSELECT
wbs_cyc_i => next_state.OUTPUTSELECT
wbs_cyc_i => next_state.OUTPUTSELECT
wbs_cyc_i => next_state.OUTPUTSELECT
wbs_cyc_i => next_state.OUTPUTSELECT
wbs_cyc_i => next_state.OUTPUTSELECT
wbs_cyc_i => next_state.OUTPUTSELECT
wbs_cyc_i => next_state.OUTPUTSELECT
wbs_cyc_i => Selector14.IN1
wbs_cyc_i => Selector14.IN2
wbs_stb_i => cmd_r.IN1
wbs_stb_i => stb_err_r.OUTPUTSELECT
wbs_dat_o[0] <= dat_o_r[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[1] <= dat_o_r[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[2] <= dat_o_r[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[3] <= dat_o_r[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[4] <= dat_o_r[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[5] <= dat_o_r[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[6] <= dat_o_r[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[7] <= dat_o_r[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[8] <= dat_o_r[8].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[9] <= dat_o_r[9].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[10] <= dat_o_r[10].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[11] <= dat_o_r[11].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[12] <= dat_o_r[12].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[13] <= dat_o_r[13].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[14] <= dat_o_r[14].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[15] <= dat_o_r[15].DB_MAX_OUTPUT_PORT_TYPE
wbs_stall_o <= wbs_stall_o.DB_MAX_OUTPUT_PORT_TYPE
wbs_err_o <= wbs_stall_o.DB_MAX_OUTPUT_PORT_TYPE
wbs_ack_o <= wbs_ack_o.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst
rst => uart_rx:uart_rx_c.reset
rst => mp_dec:mp_dec1.rst
rst => ram_simple:ram_inst1.rst
rst => checksum_calc:checksum_inst_dec.reset
rst => type_reg_offset[0].ACLR
rst => type_reg_offset[1].ACLR
rst => ram_aout_val.ACLR
rst => wbm_stb_internal.ACLR
rst => wbm_cyc_internal.ACLR
rst => wbm_adr_internal[0].ACLR
rst => wbm_adr_internal[1].ACLR
rst => wbm_adr_internal[2].ACLR
rst => wbm_adr_internal[3].ACLR
rst => wbm_adr_internal[4].ACLR
rst => wbm_adr_internal[5].ACLR
rst => wbm_adr_internal[6].ACLR
rst => wbm_adr_internal[7].ACLR
rst => wbm_adr_internal[8].ACLR
rst => wbm_adr_internal[9].ACLR
rst => ram_bytes_left[0].ACLR
rst => ram_bytes_left[1].ACLR
rst => ram_bytes_left[2].ACLR
rst => ram_bytes_left[3].ACLR
rst => ram_bytes_left[4].ACLR
rst => ram_bytes_left[5].ACLR
rst => ram_bytes_left[6].ACLR
rst => ram_bytes_left[7].ACLR
rst => ram_bytes_left[8].ACLR
rst => ram_bytes_left[9].ACLR
rst => ram_addr_out[0].ACLR
rst => ram_addr_out[1].ACLR
rst => ram_addr_out[2].ACLR
rst => ram_addr_out[3].ACLR
rst => ram_addr_out[4].ACLR
rst => ram_addr_out[5].ACLR
rst => ram_addr_out[6].ACLR
rst => ram_addr_out[7].ACLR
rst => ram_addr_out[8].ACLR
rst => ram_addr_out[9].ACLR
rst => wbm_tga_o[0]~reg0.ACLR
rst => wbm_tga_o[1]~reg0.ACLR
rst => wbm_tga_o[2]~reg0.ACLR
rst => wbm_tga_o[3]~reg0.ACLR
rst => wbm_tga_o[4]~reg0.ACLR
rst => wbm_tga_o[5]~reg0.ACLR
rst => wbm_tga_o[6]~reg0.ACLR
rst => wbm_tga_o[7]~reg0.ACLR
rst => wbm_tga_o[8]~reg0.ACLR
rst => wbm_tga_o[9]~reg0.ACLR
rst => ram_ready.ACLR
rst => dat_1st_bool.PRESET
rst => ram_1st_data[0].ACLR
rst => ram_1st_data[1].ACLR
rst => ram_1st_data[2].ACLR
rst => ram_1st_data[3].ACLR
rst => ram_1st_data[4].ACLR
rst => ram_1st_data[5].ACLR
rst => ram_1st_data[6].ACLR
rst => ram_1st_data[7].ACLR
rst => sbit_err_status.ACLR
rst => neg_cyc_bool.ACLR
rst => ack_i_cnt[0].ACLR
rst => ack_i_cnt[1].ACLR
rst => ack_i_cnt[2].ACLR
rst => ack_i_cnt[3].ACLR
rst => ack_i_cnt[4].ACLR
rst => ack_i_cnt[5].ACLR
rst => ack_i_cnt[6].ACLR
rst => ack_i_cnt[7].ACLR
rst => ack_i_cnt[8].ACLR
rst => ack_i_cnt[9].ACLR
rst => ack_i_cnt[10].ACLR
rst => err_i_status.ACLR
rst => eof_err_status.ACLR
rst => crc_err_status.ACLR
rst => wbm_cur_st~3.DATAIN
uart_serial_in => uart_rx:uart_rx_c.din
clk_i => uart_rx:uart_rx_c.clk
clk_i => sbit_err_status.CLK
clk_i => crc_err_status.CLK
clk_i => eof_err_status.CLK
clk_i => err_i_status.CLK
clk_i => neg_cyc_bool.CLK
clk_i => ack_i_cnt[0].CLK
clk_i => ack_i_cnt[1].CLK
clk_i => ack_i_cnt[2].CLK
clk_i => ack_i_cnt[3].CLK
clk_i => ack_i_cnt[4].CLK
clk_i => ack_i_cnt[5].CLK
clk_i => ack_i_cnt[6].CLK
clk_i => ack_i_cnt[7].CLK
clk_i => ack_i_cnt[8].CLK
clk_i => ack_i_cnt[9].CLK
clk_i => ack_i_cnt[10].CLK
clk_i => dat_1st_bool.CLK
clk_i => ram_1st_data[0].CLK
clk_i => ram_1st_data[1].CLK
clk_i => ram_1st_data[2].CLK
clk_i => ram_1st_data[3].CLK
clk_i => ram_1st_data[4].CLK
clk_i => ram_1st_data[5].CLK
clk_i => ram_1st_data[6].CLK
clk_i => ram_1st_data[7].CLK
clk_i => type_reg_offset[0].CLK
clk_i => type_reg_offset[1].CLK
clk_i => ram_aout_val.CLK
clk_i => wbm_stb_internal.CLK
clk_i => wbm_cyc_internal.CLK
clk_i => wbm_adr_internal[0].CLK
clk_i => wbm_adr_internal[1].CLK
clk_i => wbm_adr_internal[2].CLK
clk_i => wbm_adr_internal[3].CLK
clk_i => wbm_adr_internal[4].CLK
clk_i => wbm_adr_internal[5].CLK
clk_i => wbm_adr_internal[6].CLK
clk_i => wbm_adr_internal[7].CLK
clk_i => wbm_adr_internal[8].CLK
clk_i => wbm_adr_internal[9].CLK
clk_i => ram_bytes_left[0].CLK
clk_i => ram_bytes_left[1].CLK
clk_i => ram_bytes_left[2].CLK
clk_i => ram_bytes_left[3].CLK
clk_i => ram_bytes_left[4].CLK
clk_i => ram_bytes_left[5].CLK
clk_i => ram_bytes_left[6].CLK
clk_i => ram_bytes_left[7].CLK
clk_i => ram_bytes_left[8].CLK
clk_i => ram_bytes_left[9].CLK
clk_i => ram_addr_out[0].CLK
clk_i => ram_addr_out[1].CLK
clk_i => ram_addr_out[2].CLK
clk_i => ram_addr_out[3].CLK
clk_i => ram_addr_out[4].CLK
clk_i => ram_addr_out[5].CLK
clk_i => ram_addr_out[6].CLK
clk_i => ram_addr_out[7].CLK
clk_i => ram_addr_out[8].CLK
clk_i => ram_addr_out[9].CLK
clk_i => wbm_tga_o[0]~reg0.CLK
clk_i => wbm_tga_o[1]~reg0.CLK
clk_i => wbm_tga_o[2]~reg0.CLK
clk_i => wbm_tga_o[3]~reg0.CLK
clk_i => wbm_tga_o[4]~reg0.CLK
clk_i => wbm_tga_o[5]~reg0.CLK
clk_i => wbm_tga_o[6]~reg0.CLK
clk_i => wbm_tga_o[7]~reg0.CLK
clk_i => wbm_tga_o[8]~reg0.CLK
clk_i => wbm_tga_o[9]~reg0.CLK
clk_i => ram_ready.CLK
clk_i => mp_dec:mp_dec1.clk
clk_i => ram_simple:ram_inst1.clk
clk_i => checksum_calc:checksum_inst_dec.clock
clk_i => wbm_cur_st~1.DATAIN
wbm_ack_i => ack_i_cnt_proc.IN1
wbm_stall_i => wbm_cur_st.DATAA
wbm_stall_i => wbm_stb_internal.OUTPUTSELECT
wbm_stall_i => Selector11.IN5
wbm_stall_i => Selector47.IN3
wbm_stall_i => dat_1st_bool.OUTPUTSELECT
wbm_stall_i => ram_addr_out.OUTPUTSELECT
wbm_stall_i => ram_addr_out.OUTPUTSELECT
wbm_stall_i => ram_addr_out.OUTPUTSELECT
wbm_stall_i => ram_addr_out.OUTPUTSELECT
wbm_stall_i => ram_addr_out.OUTPUTSELECT
wbm_stall_i => ram_addr_out.OUTPUTSELECT
wbm_stall_i => ram_addr_out.OUTPUTSELECT
wbm_stall_i => ram_addr_out.OUTPUTSELECT
wbm_stall_i => ram_addr_out.OUTPUTSELECT
wbm_stall_i => ram_addr_out.OUTPUTSELECT
wbm_stall_i => wbm_adr_internal.OUTPUTSELECT
wbm_stall_i => wbm_adr_internal.OUTPUTSELECT
wbm_stall_i => wbm_adr_internal.OUTPUTSELECT
wbm_stall_i => wbm_adr_internal.OUTPUTSELECT
wbm_stall_i => wbm_adr_internal.OUTPUTSELECT
wbm_stall_i => wbm_adr_internal.OUTPUTSELECT
wbm_stall_i => wbm_adr_internal.OUTPUTSELECT
wbm_stall_i => wbm_adr_internal.OUTPUTSELECT
wbm_stall_i => wbm_adr_internal.OUTPUTSELECT
wbm_stall_i => wbm_adr_internal.OUTPUTSELECT
wbm_stall_i => ram_bytes_left.OUTPUTSELECT
wbm_stall_i => ram_bytes_left.OUTPUTSELECT
wbm_stall_i => ram_bytes_left.OUTPUTSELECT
wbm_stall_i => ram_bytes_left.OUTPUTSELECT
wbm_stall_i => ram_bytes_left.OUTPUTSELECT
wbm_stall_i => ram_bytes_left.OUTPUTSELECT
wbm_stall_i => ram_bytes_left.OUTPUTSELECT
wbm_stall_i => ram_bytes_left.OUTPUTSELECT
wbm_stall_i => ram_bytes_left.OUTPUTSELECT
wbm_stall_i => ram_bytes_left.OUTPUTSELECT
wbm_stall_i => wbm_stb_internal.OUTPUTSELECT
wbm_stall_i => wbm_cur_st.DATAA
wbm_stall_i => type_reg_offset.OUTPUTSELECT
wbm_stall_i => type_reg_offset.OUTPUTSELECT
wbm_stall_i => Selector48.IN1
wbm_err_i => err_i_status.IN1
wbm_dat_i[0] => ~NO_FANOUT~
wbm_dat_i[1] => ~NO_FANOUT~
wbm_dat_i[2] => ~NO_FANOUT~
wbm_dat_i[3] => ~NO_FANOUT~
wbm_dat_i[4] => ~NO_FANOUT~
wbm_dat_i[5] => ~NO_FANOUT~
wbm_dat_i[6] => ~NO_FANOUT~
wbm_dat_i[7] => ~NO_FANOUT~
wbm_adr_o[0] <= wbm_adr_internal[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[1] <= wbm_adr_internal[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[2] <= wbm_adr_internal[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[3] <= wbm_adr_internal[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[4] <= wbm_adr_internal[4].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[5] <= wbm_adr_internal[5].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[6] <= wbm_adr_internal[6].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[7] <= wbm_adr_internal[7].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[8] <= wbm_adr_internal[8].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[9] <= wbm_adr_internal[9].DB_MAX_OUTPUT_PORT_TYPE
wbm_cyc_o <= wbm_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_stb_o <= wbm_stb_internal.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[0] <= wbm_tga_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[1] <= wbm_tga_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[2] <= wbm_tga_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[3] <= wbm_tga_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[4] <= wbm_tga_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[5] <= wbm_tga_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[6] <= wbm_tga_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[7] <= wbm_tga_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[8] <= wbm_tga_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[9] <= wbm_tga_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tgc_o <= wbm_tgc_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[0] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[1] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[2] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[3] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[4] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[5] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[6] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[7] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_we_o <= <VCC>


|top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c
din => din_d1.DATAIN
clk => parity_bit.CLK
clk => sample_cnt[0].CLK
clk => sample_cnt[1].CLK
clk => sample_cnt[2].CLK
clk => sample_cnt[3].CLK
clk => sample_cnt[4].CLK
clk => sample_cnt[5].CLK
clk => sample_cnt[6].CLK
clk => sample_cnt[7].CLK
clk => sample_cnt[8].CLK
clk => sample_cnt[9].CLK
clk => one_cnt[0].CLK
clk => one_cnt[1].CLK
clk => one_cnt[2].CLK
clk => pos_cnt[0].CLK
clk => pos_cnt[1].CLK
clk => pos_cnt[2].CLK
clk => pos_cnt[3].CLK
clk => stop_bit_err~reg0.CLK
clk => parity_err_i.CLK
clk => parity_err~reg0.CLK
clk => valid~reg0.CLK
clk => dout_i[0].CLK
clk => dout_i[1].CLK
clk => dout_i[2].CLK
clk => dout_i[3].CLK
clk => dout_i[4].CLK
clk => dout_i[5].CLK
clk => dout_i[6].CLK
clk => dout_i[7].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => din_d2.CLK
clk => din_d1.CLK
clk => cur_st~6.DATAIN
reset => parity_bit.ACLR
reset => sample_cnt[0].ACLR
reset => sample_cnt[1].ACLR
reset => sample_cnt[2].ACLR
reset => sample_cnt[3].ACLR
reset => sample_cnt[4].ACLR
reset => sample_cnt[5].ACLR
reset => sample_cnt[6].ACLR
reset => sample_cnt[7].ACLR
reset => sample_cnt[8].ACLR
reset => sample_cnt[9].ACLR
reset => one_cnt[0].ACLR
reset => one_cnt[1].ACLR
reset => one_cnt[2].ACLR
reset => pos_cnt[0].ACLR
reset => pos_cnt[1].ACLR
reset => pos_cnt[2].ACLR
reset => pos_cnt[3].ACLR
reset => stop_bit_err~reg0.ACLR
reset => parity_err_i.ACLR
reset => parity_err~reg0.ACLR
reset => valid~reg0.ACLR
reset => dout_i[0].ACLR
reset => dout_i[1].ACLR
reset => dout_i[2].ACLR
reset => dout_i[3].ACLR
reset => dout_i[4].ACLR
reset => dout_i[5].ACLR
reset => dout_i[6].ACLR
reset => dout_i[7].ACLR
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => din_d2.PRESET
reset => din_d1.PRESET
reset => cur_st~8.DATAIN
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid <= valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
parity_err <= parity_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop_bit_err <= stop_bit_err~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1
clk => len_reg[0]~reg0.CLK
clk => len_reg[1]~reg0.CLK
clk => len_reg[2]~reg0.CLK
clk => len_reg[3]~reg0.CLK
clk => len_reg[4]~reg0.CLK
clk => len_reg[5]~reg0.CLK
clk => len_reg[6]~reg0.CLK
clk => len_reg[7]~reg0.CLK
clk => len_reg[8]~reg0.CLK
clk => len_reg[9]~reg0.CLK
clk => len_reg[10]~reg0.CLK
clk => len_reg[11]~reg0.CLK
clk => len_reg[12]~reg0.CLK
clk => len_reg[13]~reg0.CLK
clk => len_reg[14]~reg0.CLK
clk => len_reg[15]~reg0.CLK
clk => addr_reg[0]~reg0.CLK
clk => addr_reg[1]~reg0.CLK
clk => addr_reg[2]~reg0.CLK
clk => addr_reg[3]~reg0.CLK
clk => addr_reg[4]~reg0.CLK
clk => addr_reg[5]~reg0.CLK
clk => addr_reg[6]~reg0.CLK
clk => addr_reg[7]~reg0.CLK
clk => addr_reg[8]~reg0.CLK
clk => addr_reg[9]~reg0.CLK
clk => addr_reg[10]~reg0.CLK
clk => addr_reg[11]~reg0.CLK
clk => addr_reg[12]~reg0.CLK
clk => addr_reg[13]~reg0.CLK
clk => addr_reg[14]~reg0.CLK
clk => addr_reg[15]~reg0.CLK
clk => type_reg[0]~reg0.CLK
clk => type_reg[1]~reg0.CLK
clk => type_reg[2]~reg0.CLK
clk => type_reg[3]~reg0.CLK
clk => type_reg[4]~reg0.CLK
clk => type_reg[5]~reg0.CLK
clk => type_reg[6]~reg0.CLK
clk => type_reg[7]~reg0.CLK
clk => mp_done~reg0.CLK
clk => crc_err_i.CLK
clk => data_crc[0]~reg0.CLK
clk => data_crc[1]~reg0.CLK
clk => data_crc[2]~reg0.CLK
clk => data_crc[3]~reg0.CLK
clk => data_crc[4]~reg0.CLK
clk => data_crc[5]~reg0.CLK
clk => data_crc[6]~reg0.CLK
clk => data_crc[7]~reg0.CLK
clk => data_crc_val~reg0.CLK
clk => reset_crc~reg0.CLK
clk => write_addr[0]~reg0.CLK
clk => write_addr[1]~reg0.CLK
clk => write_addr[2]~reg0.CLK
clk => write_addr[3]~reg0.CLK
clk => write_addr[4]~reg0.CLK
clk => write_addr[5]~reg0.CLK
clk => write_addr[6]~reg0.CLK
clk => write_addr[7]~reg0.CLK
clk => write_addr[8]~reg0.CLK
clk => write_addr[9]~reg0.CLK
clk => write_addr[10]~reg0.CLK
clk => write_addr[11]~reg0.CLK
clk => write_addr[12]~reg0.CLK
clk => write_addr[13]~reg0.CLK
clk => write_addr[14]~reg0.CLK
clk => write_addr[15]~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => w_addr[0].CLK
clk => w_addr[1].CLK
clk => w_addr[2].CLK
clk => w_addr[3].CLK
clk => w_addr[4].CLK
clk => w_addr[5].CLK
clk => w_addr[6].CLK
clk => w_addr[7].CLK
clk => w_addr[8].CLK
clk => w_addr[9].CLK
clk => w_addr[10].CLK
clk => w_addr[11].CLK
clk => w_addr[12].CLK
clk => w_addr[13].CLK
clk => w_addr[14].CLK
clk => w_addr[15].CLK
clk => write_en~reg0.CLK
clk => eof_blk[0].CLK
clk => eof_blk[1].CLK
clk => eof_blk[2].CLK
clk => eof_blk[3].CLK
clk => eof_blk[4].CLK
clk => eof_blk[5].CLK
clk => eof_blk[6].CLK
clk => eof_blk[7].CLK
clk => crc_blk[0].CLK
clk => crc_blk[1].CLK
clk => crc_blk[2].CLK
clk => crc_blk[3].CLK
clk => crc_blk[4].CLK
clk => crc_blk[5].CLK
clk => crc_blk[6].CLK
clk => crc_blk[7].CLK
clk => len_blk[0].CLK
clk => len_blk[1].CLK
clk => len_blk[2].CLK
clk => len_blk[3].CLK
clk => len_blk[4].CLK
clk => len_blk[5].CLK
clk => len_blk[6].CLK
clk => len_blk[7].CLK
clk => len_blk[8].CLK
clk => len_blk[9].CLK
clk => len_blk[10].CLK
clk => len_blk[11].CLK
clk => len_blk[12].CLK
clk => len_blk[13].CLK
clk => len_blk[14].CLK
clk => len_blk[15].CLK
clk => addr_blk[0].CLK
clk => addr_blk[1].CLK
clk => addr_blk[2].CLK
clk => addr_blk[3].CLK
clk => addr_blk[4].CLK
clk => addr_blk[5].CLK
clk => addr_blk[6].CLK
clk => addr_blk[7].CLK
clk => addr_blk[8].CLK
clk => addr_blk[9].CLK
clk => addr_blk[10].CLK
clk => addr_blk[11].CLK
clk => addr_blk[12].CLK
clk => addr_blk[13].CLK
clk => addr_blk[14].CLK
clk => addr_blk[15].CLK
clk => type_blk[0].CLK
clk => type_blk[1].CLK
clk => type_blk[2].CLK
clk => type_blk[3].CLK
clk => type_blk[4].CLK
clk => type_blk[5].CLK
clk => type_blk[6].CLK
clk => type_blk[7].CLK
clk => eof_err~reg0.CLK
clk => tx_regs.CLK
clk => req_crc~reg0.CLK
clk => blk_pos[0].CLK
clk => blk_pos[1].CLK
clk => cur_st~1.DATAIN
rst => crc_blk[0].ACLR
rst => crc_blk[1].ACLR
rst => crc_blk[2].ACLR
rst => crc_blk[3].ACLR
rst => crc_blk[4].ACLR
rst => crc_blk[5].ACLR
rst => crc_blk[6].ACLR
rst => crc_blk[7].ACLR
rst => len_blk[0].ACLR
rst => len_blk[1].ACLR
rst => len_blk[2].ACLR
rst => len_blk[3].ACLR
rst => len_blk[4].ACLR
rst => len_blk[5].ACLR
rst => len_blk[6].ACLR
rst => len_blk[7].ACLR
rst => len_blk[8].ACLR
rst => len_blk[9].ACLR
rst => len_blk[10].ACLR
rst => len_blk[11].ACLR
rst => len_blk[12].ACLR
rst => len_blk[13].ACLR
rst => len_blk[14].ACLR
rst => len_blk[15].ACLR
rst => addr_blk[0].ACLR
rst => addr_blk[1].ACLR
rst => addr_blk[2].ACLR
rst => addr_blk[3].ACLR
rst => addr_blk[4].ACLR
rst => addr_blk[5].ACLR
rst => addr_blk[6].ACLR
rst => addr_blk[7].ACLR
rst => addr_blk[8].ACLR
rst => addr_blk[9].ACLR
rst => addr_blk[10].ACLR
rst => addr_blk[11].ACLR
rst => addr_blk[12].ACLR
rst => addr_blk[13].ACLR
rst => addr_blk[14].ACLR
rst => addr_blk[15].ACLR
rst => type_blk[0].ACLR
rst => type_blk[1].ACLR
rst => type_blk[2].ACLR
rst => type_blk[3].ACLR
rst => type_blk[4].ACLR
rst => type_blk[5].ACLR
rst => type_blk[6].ACLR
rst => type_blk[7].ACLR
rst => eof_err~reg0.ACLR
rst => tx_regs.ACLR
rst => req_crc~reg0.ACLR
rst => blk_pos[0].PRESET
rst => blk_pos[1].ACLR
rst => len_reg[0]~reg0.ACLR
rst => len_reg[1]~reg0.ACLR
rst => len_reg[2]~reg0.ACLR
rst => len_reg[3]~reg0.ACLR
rst => len_reg[4]~reg0.ACLR
rst => len_reg[5]~reg0.ACLR
rst => len_reg[6]~reg0.ACLR
rst => len_reg[7]~reg0.ACLR
rst => len_reg[8]~reg0.ACLR
rst => len_reg[9]~reg0.ACLR
rst => len_reg[10]~reg0.ACLR
rst => len_reg[11]~reg0.ACLR
rst => len_reg[12]~reg0.ACLR
rst => len_reg[13]~reg0.ACLR
rst => len_reg[14]~reg0.ACLR
rst => len_reg[15]~reg0.ACLR
rst => addr_reg[0]~reg0.ACLR
rst => addr_reg[1]~reg0.ACLR
rst => addr_reg[2]~reg0.ACLR
rst => addr_reg[3]~reg0.ACLR
rst => addr_reg[4]~reg0.ACLR
rst => addr_reg[5]~reg0.ACLR
rst => addr_reg[6]~reg0.ACLR
rst => addr_reg[7]~reg0.ACLR
rst => addr_reg[8]~reg0.ACLR
rst => addr_reg[9]~reg0.ACLR
rst => addr_reg[10]~reg0.ACLR
rst => addr_reg[11]~reg0.ACLR
rst => addr_reg[12]~reg0.ACLR
rst => addr_reg[13]~reg0.ACLR
rst => addr_reg[14]~reg0.ACLR
rst => addr_reg[15]~reg0.ACLR
rst => type_reg[0]~reg0.ACLR
rst => type_reg[1]~reg0.ACLR
rst => type_reg[2]~reg0.ACLR
rst => type_reg[3]~reg0.ACLR
rst => type_reg[4]~reg0.ACLR
rst => type_reg[5]~reg0.ACLR
rst => type_reg[6]~reg0.ACLR
rst => type_reg[7]~reg0.ACLR
rst => mp_done~reg0.ACLR
rst => crc_err_i.ACLR
rst => data_crc_val~reg0.ACLR
rst => data_crc[0]~reg0.ACLR
rst => data_crc[1]~reg0.ACLR
rst => data_crc[2]~reg0.ACLR
rst => data_crc[3]~reg0.ACLR
rst => data_crc[4]~reg0.ACLR
rst => data_crc[5]~reg0.ACLR
rst => data_crc[6]~reg0.ACLR
rst => data_crc[7]~reg0.ACLR
rst => reset_crc~reg0.PRESET
rst => write_addr[0]~reg0.ACLR
rst => write_addr[1]~reg0.ACLR
rst => write_addr[2]~reg0.ACLR
rst => write_addr[3]~reg0.ACLR
rst => write_addr[4]~reg0.ACLR
rst => write_addr[5]~reg0.ACLR
rst => write_addr[6]~reg0.ACLR
rst => write_addr[7]~reg0.ACLR
rst => write_addr[8]~reg0.ACLR
rst => write_addr[9]~reg0.ACLR
rst => write_addr[10]~reg0.ACLR
rst => write_addr[11]~reg0.ACLR
rst => write_addr[12]~reg0.ACLR
rst => write_addr[13]~reg0.ACLR
rst => write_addr[14]~reg0.ACLR
rst => write_addr[15]~reg0.ACLR
rst => dout[0]~reg0.ACLR
rst => dout[1]~reg0.ACLR
rst => dout[2]~reg0.ACLR
rst => dout[3]~reg0.ACLR
rst => dout[4]~reg0.ACLR
rst => dout[5]~reg0.ACLR
rst => dout[6]~reg0.ACLR
rst => dout[7]~reg0.ACLR
rst => w_addr[0].ACLR
rst => w_addr[1].ACLR
rst => w_addr[2].ACLR
rst => w_addr[3].ACLR
rst => w_addr[4].ACLR
rst => w_addr[5].ACLR
rst => w_addr[6].ACLR
rst => w_addr[7].ACLR
rst => w_addr[8].ACLR
rst => w_addr[9].ACLR
rst => w_addr[10].ACLR
rst => w_addr[11].ACLR
rst => w_addr[12].ACLR
rst => w_addr[13].ACLR
rst => w_addr[14].ACLR
rst => w_addr[15].ACLR
rst => write_en~reg0.ACLR
rst => eof_blk[0].ACLR
rst => eof_blk[1].ACLR
rst => eof_blk[2].ACLR
rst => eof_blk[3].ACLR
rst => eof_blk[4].ACLR
rst => eof_blk[5].ACLR
rst => eof_blk[6].ACLR
rst => eof_blk[7].ACLR
rst => cur_st~3.DATAIN
din[0] => Equal0.IN15
din[0] => Equal3.IN7
din[0] => type_blk.DATAB
din[0] => addr_blk.DATAB
din[0] => len_blk.DATAB
din[0] => crc_blk.DATAB
din[0] => dout.DATAB
din[0] => data_crc.DATAB
din[1] => Equal0.IN14
din[1] => Equal3.IN6
din[1] => type_blk.DATAB
din[1] => addr_blk.DATAB
din[1] => len_blk.DATAB
din[1] => crc_blk.DATAB
din[1] => dout.DATAB
din[1] => data_crc.DATAB
din[2] => Equal0.IN13
din[2] => Equal3.IN5
din[2] => type_blk.DATAB
din[2] => addr_blk.DATAB
din[2] => len_blk.DATAB
din[2] => crc_blk.DATAB
din[2] => dout.DATAB
din[2] => data_crc.DATAB
din[3] => Equal0.IN12
din[3] => Equal3.IN4
din[3] => type_blk.DATAB
din[3] => addr_blk.DATAB
din[3] => len_blk.DATAB
din[3] => crc_blk.DATAB
din[3] => dout.DATAB
din[3] => data_crc.DATAB
din[4] => Equal0.IN11
din[4] => Equal3.IN3
din[4] => type_blk.DATAB
din[4] => addr_blk.DATAB
din[4] => len_blk.DATAB
din[4] => crc_blk.DATAB
din[4] => dout.DATAB
din[4] => data_crc.DATAB
din[5] => Equal0.IN10
din[5] => Equal3.IN2
din[5] => type_blk.DATAB
din[5] => addr_blk.DATAB
din[5] => len_blk.DATAB
din[5] => crc_blk.DATAB
din[5] => dout.DATAB
din[5] => data_crc.DATAB
din[6] => Equal0.IN9
din[6] => Equal3.IN1
din[6] => type_blk.DATAB
din[6] => addr_blk.DATAB
din[6] => len_blk.DATAB
din[6] => crc_blk.DATAB
din[6] => dout.DATAB
din[6] => data_crc.DATAB
din[7] => Equal0.IN8
din[7] => Equal3.IN0
din[7] => type_blk.DATAB
din[7] => addr_blk.DATAB
din[7] => len_blk.DATAB
din[7] => crc_blk.DATAB
din[7] => dout.DATAB
din[7] => data_crc.DATAB
valid => cur_st.OUTPUTSELECT
valid => cur_st.OUTPUTSELECT
valid => cur_st.OUTPUTSELECT
valid => cur_st.OUTPUTSELECT
valid => cur_st.OUTPUTSELECT
valid => cur_st.OUTPUTSELECT
valid => cur_st.OUTPUTSELECT
valid => req_crc.OUTPUTSELECT
valid => tx_regs.OUTPUTSELECT
valid => eof_err.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => dout.OUTPUTSELECT
valid => dout.OUTPUTSELECT
valid => dout.OUTPUTSELECT
valid => dout.OUTPUTSELECT
valid => dout.OUTPUTSELECT
valid => dout.OUTPUTSELECT
valid => dout.OUTPUTSELECT
valid => dout.OUTPUTSELECT
valid => write_en.DATAA
valid => crc_reset_proc.IN0
valid => crc_data_valid_proc.IN1
valid => blk_pos[1].ENA
valid => blk_pos[0].ENA
valid => type_blk[7].ENA
valid => type_blk[6].ENA
valid => type_blk[5].ENA
valid => type_blk[4].ENA
valid => type_blk[3].ENA
valid => type_blk[2].ENA
valid => type_blk[1].ENA
valid => type_blk[0].ENA
valid => addr_blk[15].ENA
valid => addr_blk[14].ENA
valid => addr_blk[13].ENA
valid => addr_blk[12].ENA
valid => addr_blk[11].ENA
valid => addr_blk[10].ENA
valid => addr_blk[9].ENA
valid => addr_blk[8].ENA
valid => addr_blk[7].ENA
valid => addr_blk[6].ENA
valid => addr_blk[5].ENA
valid => addr_blk[4].ENA
valid => addr_blk[3].ENA
valid => addr_blk[2].ENA
valid => addr_blk[1].ENA
valid => addr_blk[0].ENA
valid => len_blk[15].ENA
valid => len_blk[14].ENA
valid => len_blk[13].ENA
valid => len_blk[12].ENA
valid => len_blk[11].ENA
valid => len_blk[10].ENA
valid => len_blk[9].ENA
valid => len_blk[8].ENA
valid => len_blk[7].ENA
valid => len_blk[6].ENA
valid => len_blk[5].ENA
valid => len_blk[4].ENA
valid => len_blk[3].ENA
valid => len_blk[2].ENA
valid => len_blk[1].ENA
valid => len_blk[0].ENA
valid => crc_blk[7].ENA
valid => crc_blk[6].ENA
valid => crc_blk[5].ENA
valid => crc_blk[4].ENA
valid => crc_blk[3].ENA
valid => crc_blk[2].ENA
valid => crc_blk[1].ENA
valid => crc_blk[0].ENA
valid => eof_blk[7].ENA
valid => eof_blk[6].ENA
valid => eof_blk[5].ENA
valid => eof_blk[4].ENA
valid => eof_blk[3].ENA
valid => eof_blk[2].ENA
valid => eof_blk[1].ENA
valid => eof_blk[0].ENA
mp_done <= mp_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
eof_err <= eof_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_err <= crc_err_i.DB_MAX_OUTPUT_PORT_TYPE
type_reg[0] <= type_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg[1] <= type_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg[2] <= type_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg[3] <= type_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg[4] <= type_reg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg[5] <= type_reg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg[6] <= type_reg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg[7] <= type_reg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[0] <= addr_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[1] <= addr_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[2] <= addr_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[3] <= addr_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[4] <= addr_reg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[5] <= addr_reg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[6] <= addr_reg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[7] <= addr_reg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[8] <= addr_reg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[9] <= addr_reg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[10] <= addr_reg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[11] <= addr_reg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[12] <= addr_reg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[13] <= addr_reg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[14] <= addr_reg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[15] <= addr_reg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[0] <= len_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[1] <= len_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[2] <= len_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[3] <= len_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[4] <= len_reg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[5] <= len_reg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[6] <= len_reg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[7] <= len_reg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[8] <= len_reg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[9] <= len_reg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[10] <= len_reg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[11] <= len_reg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[12] <= len_reg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[13] <= len_reg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[14] <= len_reg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[15] <= len_reg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc_val <= data_crc_val~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[0] <= data_crc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[1] <= data_crc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[2] <= data_crc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[3] <= data_crc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[4] <= data_crc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[5] <= data_crc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[6] <= data_crc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[7] <= data_crc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_crc <= reset_crc~reg0.DB_MAX_OUTPUT_PORT_TYPE
req_crc <= req_crc~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_in[0] => Equal4.IN7
crc_in[1] => Equal4.IN6
crc_in[2] => Equal4.IN5
crc_in[3] => Equal4.IN4
crc_in[4] => Equal4.IN3
crc_in[5] => Equal4.IN2
crc_in[6] => Equal4.IN1
crc_in[7] => Equal4.IN0
crc_in_val => crc_err_proc.IN0
write_en <= write_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[0] <= write_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[1] <= write_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[2] <= write_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[3] <= write_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[4] <= write_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[5] <= write_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[6] <= write_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[7] <= write_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[8] <= write_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[9] <= write_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[10] <= write_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[11] <= write_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[12] <= write_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[13] <= write_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[14] <= write_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[15] <= write_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1
clk => ram_data~18.CLK
clk => ram_data~0.CLK
clk => ram_data~1.CLK
clk => ram_data~2.CLK
clk => ram_data~3.CLK
clk => ram_data~4.CLK
clk => ram_data~5.CLK
clk => ram_data~6.CLK
clk => ram_data~7.CLK
clk => ram_data~8.CLK
clk => ram_data~9.CLK
clk => ram_data~10.CLK
clk => ram_data~11.CLK
clk => ram_data~12.CLK
clk => ram_data~13.CLK
clk => ram_data~14.CLK
clk => ram_data~15.CLK
clk => ram_data~16.CLK
clk => ram_data~17.CLK
clk => dout_valid~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => ram_data.CLK0
rst => dout_valid~reg0.ACLR
addr_in[0] => ram_data~9.DATAIN
addr_in[0] => ram_data.WADDR
addr_in[1] => ram_data~8.DATAIN
addr_in[1] => ram_data.WADDR1
addr_in[2] => ram_data~7.DATAIN
addr_in[2] => ram_data.WADDR2
addr_in[3] => ram_data~6.DATAIN
addr_in[3] => ram_data.WADDR3
addr_in[4] => ram_data~5.DATAIN
addr_in[4] => ram_data.WADDR4
addr_in[5] => ram_data~4.DATAIN
addr_in[5] => ram_data.WADDR5
addr_in[6] => ram_data~3.DATAIN
addr_in[6] => ram_data.WADDR6
addr_in[7] => ram_data~2.DATAIN
addr_in[7] => ram_data.WADDR7
addr_in[8] => ram_data~1.DATAIN
addr_in[8] => ram_data.WADDR8
addr_in[9] => ram_data~0.DATAIN
addr_in[9] => ram_data.WADDR9
addr_out[0] => ram_data.RADDR
addr_out[1] => ram_data.RADDR1
addr_out[2] => ram_data.RADDR2
addr_out[3] => ram_data.RADDR3
addr_out[4] => ram_data.RADDR4
addr_out[5] => ram_data.RADDR5
addr_out[6] => ram_data.RADDR6
addr_out[7] => ram_data.RADDR7
addr_out[8] => ram_data.RADDR8
addr_out[9] => ram_data.RADDR9
aout_valid => dout_valid~reg0.DATAIN
aout_valid => data_out[0]~reg0.ENA
aout_valid => data_out[1]~reg0.ENA
aout_valid => data_out[2]~reg0.ENA
aout_valid => data_out[3]~reg0.ENA
aout_valid => data_out[4]~reg0.ENA
aout_valid => data_out[5]~reg0.ENA
aout_valid => data_out[6]~reg0.ENA
aout_valid => data_out[7]~reg0.ENA
data_in[0] => ram_data~17.DATAIN
data_in[0] => ram_data.DATAIN
data_in[1] => ram_data~16.DATAIN
data_in[1] => ram_data.DATAIN1
data_in[2] => ram_data~15.DATAIN
data_in[2] => ram_data.DATAIN2
data_in[3] => ram_data~14.DATAIN
data_in[3] => ram_data.DATAIN3
data_in[4] => ram_data~13.DATAIN
data_in[4] => ram_data.DATAIN4
data_in[5] => ram_data~12.DATAIN
data_in[5] => ram_data.DATAIN5
data_in[6] => ram_data~11.DATAIN
data_in[6] => ram_data.DATAIN6
data_in[7] => ram_data~10.DATAIN
data_in[7] => ram_data.DATAIN7
din_valid => ram_data~18.DATAIN
din_valid => ram_data.WE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|checksum_calc:checksum_inst_dec
clock => checksum_valid~reg0.CLK
clock => checksum_i[0].CLK
clock => checksum_i[1].CLK
clock => checksum_i[2].CLK
clock => checksum_i[3].CLK
clock => checksum_i[4].CLK
clock => checksum_i[5].CLK
clock => checksum_i[6].CLK
clock => checksum_i[7].CLK
reset => checksum_i[0].ALOAD
reset => checksum_i[1].ALOAD
reset => checksum_i[2].ALOAD
reset => checksum_i[3].ALOAD
reset => checksum_i[4].ALOAD
reset => checksum_i[5].ALOAD
reset => checksum_i[6].ALOAD
reset => checksum_i[7].ALOAD
reset => checksum_valid~reg0.ACLR
data[0] => checksum_i.DATAB
data[0] => Add0.IN8
data[1] => checksum_i.DATAB
data[1] => Add0.IN7
data[2] => checksum_i.DATAB
data[2] => Add0.IN6
data[3] => checksum_i.DATAB
data[3] => Add0.IN5
data[4] => checksum_i.DATAB
data[4] => Add0.IN4
data[5] => checksum_i.DATAB
data[5] => Add0.IN3
data[6] => checksum_i.DATAB
data[6] => Add0.IN2
data[7] => checksum_i.DATAB
data[7] => Add0.IN1
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
req_checksum => checksum_valid~reg0.DATAIN
checksum_out[0] <= checksum_i[0].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[1] <= checksum_i[1].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[2] <= checksum_i[2].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[3] <= checksum_i[3].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[4] <= checksum_i[4].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[5] <= checksum_i[5].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[6] <= checksum_i[6].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[7] <= checksum_i[7].DB_MAX_OUTPUT_PORT_TYPE
checksum_valid <= checksum_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst
uart_serial_out <= uart_tx:uart_tx_c.dout
rst => uart_tx:uart_tx_c.reset
rst => mp_enc:mp_enc1.rst
rst => checksum_calc:checksum_inst_enc.reset
rst => ram_simple:ram_inst1.rst
rst => general_fifo:fifo_inst1.rst
rst => gen_reg:gen_reg_type_inst.reset
rst => gen_reg:gen_dbg_cmd_reg_inst.reset
rst => gen_reg:gen_reg_addr_reg_inst.reset
rst => gen_reg:rd_burst_reg_generate:1:gen_rd_burst_reg_inst.reset
rst => gen_reg:rd_burst_reg_generate:0:gen_rd_burst_reg_inst.reset
rst => wbs_reg:wbs_reg_inst.rst
rst => tx_path_wbm:tx_wbm_inst.rst
rst => clear_dbg_reg.ACLR
clk_i => uart_tx:uart_tx_c.clk
clk_i => clear_dbg_reg.CLK
clk_i => mp_enc:mp_enc1.clk
clk_i => checksum_calc:checksum_inst_enc.clock
clk_i => ram_simple:ram_inst1.clk
clk_i => general_fifo:fifo_inst1.clk
clk_i => gen_reg:gen_reg_type_inst.clk
clk_i => gen_reg:gen_dbg_cmd_reg_inst.clk
clk_i => gen_reg:gen_reg_addr_reg_inst.clk
clk_i => gen_reg:rd_burst_reg_generate:1:gen_rd_burst_reg_inst.clk
clk_i => gen_reg:rd_burst_reg_generate:0:gen_rd_burst_reg_inst.clk
clk_i => wbs_reg:wbs_reg_inst.clk_i
clk_i => tx_path_wbm:tx_wbm_inst.clk_i
wbm_cyc_o <= tx_path_wbm:tx_wbm_inst.wbm_cyc_o
wbm_tgc_o <= tx_path_wbm:tx_wbm_inst.wbm_tgc_o
wbm_stb_o <= tx_path_wbm:tx_wbm_inst.wbm_stb_o
wbm_we_o <= tx_path_wbm:tx_wbm_inst.wbm_we_o
wbm_adr_o[0] <= tx_path_wbm:tx_wbm_inst.wbm_adr_o[0]
wbm_adr_o[1] <= tx_path_wbm:tx_wbm_inst.wbm_adr_o[1]
wbm_adr_o[2] <= tx_path_wbm:tx_wbm_inst.wbm_adr_o[2]
wbm_adr_o[3] <= tx_path_wbm:tx_wbm_inst.wbm_adr_o[3]
wbm_adr_o[4] <= tx_path_wbm:tx_wbm_inst.wbm_adr_o[4]
wbm_adr_o[5] <= tx_path_wbm:tx_wbm_inst.wbm_adr_o[5]
wbm_adr_o[6] <= tx_path_wbm:tx_wbm_inst.wbm_adr_o[6]
wbm_adr_o[7] <= tx_path_wbm:tx_wbm_inst.wbm_adr_o[7]
wbm_adr_o[8] <= tx_path_wbm:tx_wbm_inst.wbm_adr_o[8]
wbm_adr_o[9] <= tx_path_wbm:tx_wbm_inst.wbm_adr_o[9]
wbm_tga_o[0] <= tx_path_wbm:tx_wbm_inst.wbm_tga_o[0]
wbm_tga_o[1] <= tx_path_wbm:tx_wbm_inst.wbm_tga_o[1]
wbm_tga_o[2] <= tx_path_wbm:tx_wbm_inst.wbm_tga_o[2]
wbm_tga_o[3] <= tx_path_wbm:tx_wbm_inst.wbm_tga_o[3]
wbm_tga_o[4] <= tx_path_wbm:tx_wbm_inst.wbm_tga_o[4]
wbm_tga_o[5] <= tx_path_wbm:tx_wbm_inst.wbm_tga_o[5]
wbm_tga_o[6] <= tx_path_wbm:tx_wbm_inst.wbm_tga_o[6]
wbm_tga_o[7] <= tx_path_wbm:tx_wbm_inst.wbm_tga_o[7]
wbm_tga_o[8] <= tx_path_wbm:tx_wbm_inst.wbm_tga_o[8]
wbm_tga_o[9] <= tx_path_wbm:tx_wbm_inst.wbm_tga_o[9]
wbm_dat_i[0] => tx_path_wbm:tx_wbm_inst.wbm_dat_i[0]
wbm_dat_i[1] => tx_path_wbm:tx_wbm_inst.wbm_dat_i[1]
wbm_dat_i[2] => tx_path_wbm:tx_wbm_inst.wbm_dat_i[2]
wbm_dat_i[3] => tx_path_wbm:tx_wbm_inst.wbm_dat_i[3]
wbm_dat_i[4] => tx_path_wbm:tx_wbm_inst.wbm_dat_i[4]
wbm_dat_i[5] => tx_path_wbm:tx_wbm_inst.wbm_dat_i[5]
wbm_dat_i[6] => tx_path_wbm:tx_wbm_inst.wbm_dat_i[6]
wbm_dat_i[7] => tx_path_wbm:tx_wbm_inst.wbm_dat_i[7]
wbm_ack_i => tx_path_wbm:tx_wbm_inst.wbm_ack_i
wbm_stall_i => tx_path_wbm:tx_wbm_inst.wbm_stall_i
wbm_err_i => tx_path_wbm:tx_wbm_inst.wbm_err_i
wbs_adr_i[0] => wbs_reg:wbs_reg_inst.wbs_adr_i[0]
wbs_adr_i[0] => Equal0.IN3
wbs_adr_i[0] => Equal1.IN3
wbs_adr_i[0] => Equal2.IN1
wbs_adr_i[0] => Equal3.IN2
wbs_adr_i[0] => Equal4.IN3
wbs_adr_i[0] => Equal5.IN3
wbs_adr_i[0] => Equal6.IN2
wbs_adr_i[0] => Equal7.IN1
wbs_adr_i[0] => Equal8.IN3
wbs_adr_i[0] => Equal9.IN3
wbs_adr_i[0] => Equal10.IN3
wbs_adr_i[0] => Equal11.IN3
wbs_adr_i[0] => Equal12.IN1
wbs_adr_i[0] => Equal13.IN2
wbs_adr_i[0] => Equal14.IN3
wbs_adr_i[1] => wbs_reg:wbs_reg_inst.wbs_adr_i[1]
wbs_adr_i[1] => Equal0.IN2
wbs_adr_i[1] => Equal1.IN1
wbs_adr_i[1] => Equal2.IN3
wbs_adr_i[1] => Equal3.IN1
wbs_adr_i[1] => Equal4.IN2
wbs_adr_i[1] => Equal5.IN2
wbs_adr_i[1] => Equal6.IN1
wbs_adr_i[1] => Equal7.IN3
wbs_adr_i[1] => Equal8.IN1
wbs_adr_i[1] => Equal9.IN2
wbs_adr_i[1] => Equal10.IN2
wbs_adr_i[1] => Equal11.IN1
wbs_adr_i[1] => Equal12.IN3
wbs_adr_i[1] => Equal13.IN1
wbs_adr_i[1] => Equal14.IN2
wbs_adr_i[2] => wbs_reg:wbs_reg_inst.wbs_adr_i[2]
wbs_adr_i[2] => Equal0.IN1
wbs_adr_i[2] => Equal1.IN2
wbs_adr_i[2] => Equal2.IN2
wbs_adr_i[2] => Equal3.IN3
wbs_adr_i[2] => Equal4.IN1
wbs_adr_i[2] => Equal5.IN1
wbs_adr_i[2] => Equal6.IN3
wbs_adr_i[2] => Equal7.IN2
wbs_adr_i[2] => Equal8.IN2
wbs_adr_i[2] => Equal9.IN1
wbs_adr_i[2] => Equal10.IN1
wbs_adr_i[2] => Equal11.IN2
wbs_adr_i[2] => Equal12.IN2
wbs_adr_i[2] => Equal13.IN3
wbs_adr_i[2] => Equal14.IN1
wbs_adr_i[3] => wbs_reg:wbs_reg_inst.wbs_adr_i[3]
wbs_adr_i[3] => Equal0.IN0
wbs_adr_i[3] => Equal1.IN0
wbs_adr_i[3] => Equal2.IN0
wbs_adr_i[3] => Equal3.IN0
wbs_adr_i[3] => Equal4.IN0
wbs_adr_i[3] => Equal5.IN0
wbs_adr_i[3] => Equal6.IN0
wbs_adr_i[3] => Equal7.IN0
wbs_adr_i[3] => Equal8.IN0
wbs_adr_i[3] => Equal9.IN0
wbs_adr_i[3] => Equal10.IN0
wbs_adr_i[3] => Equal11.IN0
wbs_adr_i[3] => Equal12.IN0
wbs_adr_i[3] => Equal13.IN0
wbs_adr_i[3] => Equal14.IN0
wbs_adr_i[4] => ~NO_FANOUT~
wbs_adr_i[5] => ~NO_FANOUT~
wbs_adr_i[6] => ~NO_FANOUT~
wbs_adr_i[7] => ~NO_FANOUT~
wbs_adr_i[8] => ~NO_FANOUT~
wbs_adr_i[9] => ~NO_FANOUT~
wbs_tga_i[0] => ~NO_FANOUT~
wbs_tga_i[1] => ~NO_FANOUT~
wbs_tga_i[2] => ~NO_FANOUT~
wbs_tga_i[3] => ~NO_FANOUT~
wbs_tga_i[4] => ~NO_FANOUT~
wbs_tga_i[5] => ~NO_FANOUT~
wbs_tga_i[6] => ~NO_FANOUT~
wbs_tga_i[7] => ~NO_FANOUT~
wbs_tga_i[8] => ~NO_FANOUT~
wbs_tga_i[9] => ~NO_FANOUT~
wbs_dat_i[0] => wbs_reg:wbs_reg_inst.wbs_dat_i[0]
wbs_dat_i[1] => wbs_reg:wbs_reg_inst.wbs_dat_i[1]
wbs_dat_i[2] => wbs_reg:wbs_reg_inst.wbs_dat_i[2]
wbs_dat_i[3] => wbs_reg:wbs_reg_inst.wbs_dat_i[3]
wbs_dat_i[4] => wbs_reg:wbs_reg_inst.wbs_dat_i[4]
wbs_dat_i[5] => wbs_reg:wbs_reg_inst.wbs_dat_i[5]
wbs_dat_i[6] => wbs_reg:wbs_reg_inst.wbs_dat_i[6]
wbs_dat_i[7] => wbs_reg:wbs_reg_inst.wbs_dat_i[7]
wbs_cyc_i => wbs_reg_cyc.IN0
wbs_stb_i => wbs_reg:wbs_reg_inst.wbs_stb_i
wbs_we_i => wbs_reg:wbs_reg_inst.wbs_we_i
wbs_tgc_i => wbs_reg_cyc.IN1
wbs_dat_o[0] <= wbs_reg:wbs_reg_inst.wbs_dat_o[0]
wbs_dat_o[1] <= wbs_reg:wbs_reg_inst.wbs_dat_o[1]
wbs_dat_o[2] <= wbs_reg:wbs_reg_inst.wbs_dat_o[2]
wbs_dat_o[3] <= wbs_reg:wbs_reg_inst.wbs_dat_o[3]
wbs_dat_o[4] <= wbs_reg:wbs_reg_inst.wbs_dat_o[4]
wbs_dat_o[5] <= wbs_reg:wbs_reg_inst.wbs_dat_o[5]
wbs_dat_o[6] <= wbs_reg:wbs_reg_inst.wbs_dat_o[6]
wbs_dat_o[7] <= wbs_reg:wbs_reg_inst.wbs_dat_o[7]
wbs_stall_o <= wbs_reg:wbs_reg_inst.wbs_stall_o
wbs_ack_o <= wbs_reg:wbs_reg_inst.wbs_ack_o
wbs_err_o <= <GND>
dbg_type_reg[0] <= gen_reg:gen_reg_type_inst.dout[0]
dbg_type_reg[1] <= gen_reg:gen_reg_type_inst.dout[1]
dbg_type_reg[2] <= gen_reg:gen_reg_type_inst.dout[2]
dbg_type_reg[3] <= gen_reg:gen_reg_type_inst.dout[3]
dbg_type_reg[4] <= gen_reg:gen_reg_type_inst.dout[4]
dbg_type_reg[5] <= gen_reg:gen_reg_type_inst.dout[5]
dbg_type_reg[6] <= gen_reg:gen_reg_type_inst.dout[6]
dbg_type_reg[7] <= gen_reg:gen_reg_type_inst.dout[7]


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|uart_tx:uart_tx_c
din[0] => WideXor0.IN0
din[0] => sr.DATAB
din[1] => WideXor0.IN1
din[1] => sr.DATAB
din[2] => WideXor0.IN2
din[2] => sr.DATAB
din[3] => WideXor0.IN3
din[3] => sr.DATAB
din[4] => WideXor0.IN4
din[4] => sr.DATAB
din[5] => WideXor0.IN5
din[5] => sr.DATAB
din[6] => WideXor0.IN6
din[6] => sr.DATAB
din[7] => WideXor0.IN7
din[7] => sr.DATAB
clk => dout~reg0.CLK
clk => sr[0].CLK
clk => sr[1].CLK
clk => sr[2].CLK
clk => sr[3].CLK
clk => sr[4].CLK
clk => sr[5].CLK
clk => sr[6].CLK
clk => sr[7].CLK
clk => sr[8].CLK
clk => sr[9].CLK
clk => sr[10].CLK
clk => fifo_rd_en~reg0.CLK
clk => pos_cnt[0].CLK
clk => pos_cnt[1].CLK
clk => pos_cnt[2].CLK
clk => pos_cnt[3].CLK
clk => uart_clk.CLK
clk => sample_cnt[0].CLK
clk => sample_cnt[1].CLK
clk => sample_cnt[2].CLK
clk => sample_cnt[3].CLK
clk => sample_cnt[4].CLK
clk => sample_cnt[5].CLK
clk => sample_cnt[6].CLK
clk => sample_cnt[7].CLK
clk => sample_cnt[8].CLK
clk => sample_cnt[9].CLK
clk => cur_st~1.DATAIN
reset => dout~reg0.PRESET
reset => sr[0].PRESET
reset => sr[1].ACLR
reset => sr[2].ACLR
reset => sr[3].ACLR
reset => sr[4].ACLR
reset => sr[5].ACLR
reset => sr[6].ACLR
reset => sr[7].ACLR
reset => sr[8].ACLR
reset => sr[9].ACLR
reset => sr[10].ACLR
reset => fifo_rd_en~reg0.ACLR
reset => pos_cnt[0].ACLR
reset => pos_cnt[1].ACLR
reset => pos_cnt[2].ACLR
reset => pos_cnt[3].ACLR
reset => uart_clk.ACLR
reset => sample_cnt[0].PRESET
reset => sample_cnt[1].ACLR
reset => sample_cnt[2].ACLR
reset => sample_cnt[3].ACLR
reset => sample_cnt[4].ACLR
reset => sample_cnt[5].ACLR
reset => sample_cnt[6].ACLR
reset => sample_cnt[7].ACLR
reset => sample_cnt[8].ACLR
reset => sample_cnt[9].ACLR
reset => cur_st~3.DATAIN
fifo_empty => Selector0.IN2
fifo_empty => fifo_rd_en.DATAB
fifo_empty => Selector1.IN1
fifo_din_valid => Selector2.IN2
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => Selector1.IN2
fifo_rd_en <= fifo_rd_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1
clk => data_crc_val~reg0.CLK
clk => data_crc[0]~reg0.CLK
clk => data_crc[1]~reg0.CLK
clk => data_crc[2]~reg0.CLK
clk => data_crc[3]~reg0.CLK
clk => data_crc[4]~reg0.CLK
clk => data_crc[5]~reg0.CLK
clk => data_crc[6]~reg0.CLK
clk => data_crc[7]~reg0.CLK
clk => reset_crc~reg0.CLK
clk => crc_blk[0].CLK
clk => crc_blk[1].CLK
clk => crc_blk[2].CLK
clk => crc_blk[3].CLK
clk => crc_blk[4].CLK
clk => crc_blk[5].CLK
clk => crc_blk[6].CLK
clk => crc_blk[7].CLK
clk => crc_ack_i.CLK
clk => req_crc~reg0.CLK
clk => mp_done~reg0.CLK
clk => eof_blk[0].CLK
clk => eof_blk[1].CLK
clk => eof_blk[2].CLK
clk => eof_blk[3].CLK
clk => eof_blk[4].CLK
clk => eof_blk[5].CLK
clk => eof_blk[6].CLK
clk => eof_blk[7].CLK
clk => len_blk[0].CLK
clk => len_blk[1].CLK
clk => len_blk[2].CLK
clk => len_blk[3].CLK
clk => len_blk[4].CLK
clk => len_blk[5].CLK
clk => len_blk[6].CLK
clk => len_blk[7].CLK
clk => len_blk[8].CLK
clk => len_blk[9].CLK
clk => len_blk[10].CLK
clk => len_blk[11].CLK
clk => len_blk[12].CLK
clk => len_blk[13].CLK
clk => len_blk[14].CLK
clk => len_blk[15].CLK
clk => addr_blk[0].CLK
clk => addr_blk[1].CLK
clk => addr_blk[2].CLK
clk => addr_blk[3].CLK
clk => addr_blk[4].CLK
clk => addr_blk[5].CLK
clk => addr_blk[6].CLK
clk => addr_blk[7].CLK
clk => type_blk[0].CLK
clk => type_blk[1].CLK
clk => type_blk[2].CLK
clk => type_blk[3].CLK
clk => type_blk[4].CLK
clk => type_blk[5].CLK
clk => type_blk[6].CLK
clk => type_blk[7].CLK
clk => sof_blk[0].CLK
clk => sof_blk[1].CLK
clk => sof_blk[2].CLK
clk => sof_blk[3].CLK
clk => sof_blk[4].CLK
clk => sof_blk[5].CLK
clk => sof_blk[6].CLK
clk => sof_blk[7].CLK
clk => dout_valid_i.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => read_addr_en~reg0.CLK
clk => ram_addr_i[0].CLK
clk => ram_addr_i[1].CLK
clk => ram_addr_i[2].CLK
clk => ram_addr_i[3].CLK
clk => ram_addr_i[4].CLK
clk => ram_addr_i[5].CLK
clk => ram_addr_i[6].CLK
clk => ram_addr_i[7].CLK
clk => ram_addr_i[8].CLK
clk => ram_addr_i[9].CLK
clk => ram_addr_i[10].CLK
clk => ram_addr_i[11].CLK
clk => ram_addr_i[12].CLK
clk => ram_addr_i[13].CLK
clk => ram_addr_i[14].CLK
clk => ram_addr_i[15].CLK
clk => len_data[0].CLK
clk => len_data[1].CLK
clk => len_data[2].CLK
clk => len_data[3].CLK
clk => len_data[4].CLK
clk => len_data[5].CLK
clk => len_data[6].CLK
clk => len_data[7].CLK
clk => len_data[8].CLK
clk => len_data[9].CLK
clk => len_data[10].CLK
clk => len_data[11].CLK
clk => len_data[12].CLK
clk => len_data[13].CLK
clk => len_data[14].CLK
clk => len_data[15].CLK
clk => blk_pos[0].CLK
clk => blk_pos[1].CLK
clk => cur_st~1.DATAIN
rst => eof_blk[0].ACLR
rst => eof_blk[1].ACLR
rst => eof_blk[2].ACLR
rst => eof_blk[3].ACLR
rst => eof_blk[4].ACLR
rst => eof_blk[5].ACLR
rst => eof_blk[6].ACLR
rst => eof_blk[7].ACLR
rst => len_blk[0].ACLR
rst => len_blk[1].ACLR
rst => len_blk[2].ACLR
rst => len_blk[3].ACLR
rst => len_blk[4].ACLR
rst => len_blk[5].ACLR
rst => len_blk[6].ACLR
rst => len_blk[7].ACLR
rst => len_blk[8].ACLR
rst => len_blk[9].ACLR
rst => len_blk[10].ACLR
rst => len_blk[11].ACLR
rst => len_blk[12].ACLR
rst => len_blk[13].ACLR
rst => len_blk[14].ACLR
rst => len_blk[15].ACLR
rst => addr_blk[0].ACLR
rst => addr_blk[1].ACLR
rst => addr_blk[2].ACLR
rst => addr_blk[3].ACLR
rst => addr_blk[4].ACLR
rst => addr_blk[5].ACLR
rst => addr_blk[6].ACLR
rst => addr_blk[7].ACLR
rst => type_blk[0].ACLR
rst => type_blk[1].ACLR
rst => type_blk[2].ACLR
rst => type_blk[3].ACLR
rst => type_blk[4].ACLR
rst => type_blk[5].ACLR
rst => type_blk[6].ACLR
rst => type_blk[7].ACLR
rst => sof_blk[0].ACLR
rst => sof_blk[1].ACLR
rst => sof_blk[2].ACLR
rst => sof_blk[3].ACLR
rst => sof_blk[4].ACLR
rst => sof_blk[5].ACLR
rst => sof_blk[6].ACLR
rst => sof_blk[7].ACLR
rst => dout_valid_i.ACLR
rst => dout[0]~reg0.ACLR
rst => dout[1]~reg0.ACLR
rst => dout[2]~reg0.ACLR
rst => dout[3]~reg0.ACLR
rst => dout[4]~reg0.ACLR
rst => dout[5]~reg0.ACLR
rst => dout[6]~reg0.ACLR
rst => dout[7]~reg0.ACLR
rst => read_addr_en~reg0.ACLR
rst => ram_addr_i[0].ACLR
rst => ram_addr_i[1].ACLR
rst => ram_addr_i[2].ACLR
rst => ram_addr_i[3].ACLR
rst => ram_addr_i[4].ACLR
rst => ram_addr_i[5].ACLR
rst => ram_addr_i[6].ACLR
rst => ram_addr_i[7].ACLR
rst => ram_addr_i[8].ACLR
rst => ram_addr_i[9].ACLR
rst => ram_addr_i[10].ACLR
rst => ram_addr_i[11].ACLR
rst => ram_addr_i[12].ACLR
rst => ram_addr_i[13].ACLR
rst => ram_addr_i[14].ACLR
rst => ram_addr_i[15].ACLR
rst => len_data[0].ACLR
rst => len_data[1].ACLR
rst => len_data[2].ACLR
rst => len_data[3].ACLR
rst => len_data[4].ACLR
rst => len_data[5].ACLR
rst => len_data[6].ACLR
rst => len_data[7].ACLR
rst => len_data[8].ACLR
rst => len_data[9].ACLR
rst => len_data[10].ACLR
rst => len_data[11].ACLR
rst => len_data[12].ACLR
rst => len_data[13].ACLR
rst => len_data[14].ACLR
rst => len_data[15].ACLR
rst => blk_pos[0].PRESET
rst => blk_pos[1].ACLR
rst => mp_done~reg0.ACLR
rst => data_crc_val~reg0.ACLR
rst => data_crc[0]~reg0.ACLR
rst => data_crc[1]~reg0.ACLR
rst => data_crc[2]~reg0.ACLR
rst => data_crc[3]~reg0.ACLR
rst => data_crc[4]~reg0.ACLR
rst => data_crc[5]~reg0.ACLR
rst => data_crc[6]~reg0.ACLR
rst => data_crc[7]~reg0.ACLR
rst => reset_crc~reg0.PRESET
rst => req_crc~reg0.ACLR
rst => crc_blk[0].ACLR
rst => crc_blk[1].ACLR
rst => crc_blk[2].ACLR
rst => crc_blk[3].ACLR
rst => crc_blk[4].ACLR
rst => crc_blk[5].ACLR
rst => crc_blk[6].ACLR
rst => crc_blk[7].ACLR
rst => crc_ack_i.ACLR
rst => cur_st~3.DATAIN
fifo_full => fsm_proc.IN1
mp_done <= mp_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid_i.DB_MAX_OUTPUT_PORT_TYPE
reg_ready => sof_blk.OUTPUTSELECT
reg_ready => sof_blk.OUTPUTSELECT
reg_ready => sof_blk.OUTPUTSELECT
reg_ready => sof_blk.OUTPUTSELECT
reg_ready => sof_blk.OUTPUTSELECT
reg_ready => sof_blk.OUTPUTSELECT
reg_ready => sof_blk.OUTPUTSELECT
reg_ready => sof_blk.OUTPUTSELECT
reg_ready => eof_blk.OUTPUTSELECT
reg_ready => eof_blk.OUTPUTSELECT
reg_ready => eof_blk.OUTPUTSELECT
reg_ready => eof_blk.OUTPUTSELECT
reg_ready => eof_blk.OUTPUTSELECT
reg_ready => eof_blk.OUTPUTSELECT
reg_ready => eof_blk.OUTPUTSELECT
reg_ready => eof_blk.OUTPUTSELECT
reg_ready => type_blk.OUTPUTSELECT
reg_ready => type_blk.OUTPUTSELECT
reg_ready => type_blk.OUTPUTSELECT
reg_ready => type_blk.OUTPUTSELECT
reg_ready => type_blk.OUTPUTSELECT
reg_ready => type_blk.OUTPUTSELECT
reg_ready => type_blk.OUTPUTSELECT
reg_ready => type_blk.OUTPUTSELECT
reg_ready => addr_blk.OUTPUTSELECT
reg_ready => addr_blk.OUTPUTSELECT
reg_ready => addr_blk.OUTPUTSELECT
reg_ready => addr_blk.OUTPUTSELECT
reg_ready => addr_blk.OUTPUTSELECT
reg_ready => addr_blk.OUTPUTSELECT
reg_ready => addr_blk.OUTPUTSELECT
reg_ready => addr_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => Selector19.IN3
reg_ready => Selector18.IN1
type_reg[0] => type_blk.DATAB
type_reg[1] => type_blk.DATAB
type_reg[2] => type_blk.DATAB
type_reg[3] => type_blk.DATAB
type_reg[4] => type_blk.DATAB
type_reg[5] => type_blk.DATAB
type_reg[6] => type_blk.DATAB
type_reg[7] => type_blk.DATAB
addr_reg[0] => addr_blk.DATAB
addr_reg[1] => addr_blk.DATAB
addr_reg[2] => addr_blk.DATAB
addr_reg[3] => addr_blk.DATAB
addr_reg[4] => addr_blk.DATAB
addr_reg[5] => addr_blk.DATAB
addr_reg[6] => addr_blk.DATAB
addr_reg[7] => addr_blk.DATAB
len_reg[0] => len_blk.DATAB
len_reg[0] => len_data.DATAB
len_reg[1] => len_blk.DATAB
len_reg[1] => len_data.DATAB
len_reg[2] => len_blk.DATAB
len_reg[2] => len_data.DATAB
len_reg[3] => len_blk.DATAB
len_reg[3] => len_data.DATAB
len_reg[4] => len_blk.DATAB
len_reg[4] => len_data.DATAB
len_reg[5] => len_blk.DATAB
len_reg[5] => len_data.DATAB
len_reg[6] => len_blk.DATAB
len_reg[6] => len_data.DATAB
len_reg[7] => len_blk.DATAB
len_reg[7] => len_data.DATAB
len_reg[8] => len_blk.DATAB
len_reg[8] => len_data.DATAB
len_reg[9] => len_blk.DATAB
len_reg[9] => len_data.DATAB
len_reg[10] => len_blk.DATAB
len_reg[10] => len_data.DATAB
len_reg[11] => len_blk.DATAB
len_reg[11] => len_data.DATAB
len_reg[12] => len_blk.DATAB
len_reg[12] => len_data.DATAB
len_reg[13] => len_blk.DATAB
len_reg[13] => len_data.DATAB
len_reg[14] => len_blk.DATAB
len_reg[14] => len_data.DATAB
len_reg[15] => len_blk.DATAB
len_reg[15] => len_data.DATAB
data_crc_val <= data_crc_val~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[0] <= data_crc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[1] <= data_crc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[2] <= data_crc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[3] <= data_crc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[4] <= data_crc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[5] <= data_crc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[6] <= data_crc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[7] <= data_crc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_crc <= reset_crc~reg0.DB_MAX_OUTPUT_PORT_TYPE
req_crc <= req_crc~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_in[0] => crc_blk.DATAB
crc_in[1] => crc_blk.DATAB
crc_in[2] => crc_blk.DATAB
crc_in[3] => crc_blk.DATAB
crc_in[4] => crc_blk.DATAB
crc_in[5] => crc_blk.DATAB
crc_in[6] => crc_blk.DATAB
crc_in[7] => crc_blk.DATAB
crc_in_val => crc_blk.OUTPUTSELECT
crc_in_val => crc_blk.OUTPUTSELECT
crc_in_val => crc_blk.OUTPUTSELECT
crc_in_val => crc_blk.OUTPUTSELECT
crc_in_val => crc_blk.OUTPUTSELECT
crc_in_val => crc_blk.OUTPUTSELECT
crc_in_val => crc_blk.OUTPUTSELECT
crc_in_val => crc_blk.OUTPUTSELECT
crc_in_val => crc_ack_i.OUTPUTSELECT
din[0] => dout.DATAB
din[0] => data_crc.DATAB
din[1] => dout.DATAB
din[1] => data_crc.DATAB
din[2] => dout.DATAB
din[2] => data_crc.DATAB
din[3] => dout.DATAB
din[3] => data_crc.DATAB
din[4] => dout.DATAB
din[4] => data_crc.DATAB
din[5] => dout.DATAB
din[5] => data_crc.DATAB
din[6] => dout.DATAB
din[6] => data_crc.DATAB
din[7] => dout.DATAB
din[7] => data_crc.DATAB
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => cur_st.OUTPUTSELECT
din_valid => read_addr_en.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => Selector1.IN4
din_valid => data_crc.OUTPUTSELECT
din_valid => data_crc.OUTPUTSELECT
din_valid => data_crc.OUTPUTSELECT
din_valid => data_crc.OUTPUTSELECT
din_valid => data_crc.OUTPUTSELECT
din_valid => data_crc.OUTPUTSELECT
din_valid => data_crc.OUTPUTSELECT
din_valid => data_crc.OUTPUTSELECT
din_valid => Selector44.IN4
read_addr_en <= read_addr_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[0] <= ram_addr_i[0].DB_MAX_OUTPUT_PORT_TYPE
read_addr[1] <= ram_addr_i[1].DB_MAX_OUTPUT_PORT_TYPE
read_addr[2] <= ram_addr_i[2].DB_MAX_OUTPUT_PORT_TYPE
read_addr[3] <= ram_addr_i[3].DB_MAX_OUTPUT_PORT_TYPE
read_addr[4] <= ram_addr_i[4].DB_MAX_OUTPUT_PORT_TYPE
read_addr[5] <= ram_addr_i[5].DB_MAX_OUTPUT_PORT_TYPE
read_addr[6] <= ram_addr_i[6].DB_MAX_OUTPUT_PORT_TYPE
read_addr[7] <= ram_addr_i[7].DB_MAX_OUTPUT_PORT_TYPE
read_addr[8] <= ram_addr_i[8].DB_MAX_OUTPUT_PORT_TYPE
read_addr[9] <= ram_addr_i[9].DB_MAX_OUTPUT_PORT_TYPE
read_addr[10] <= ram_addr_i[10].DB_MAX_OUTPUT_PORT_TYPE
read_addr[11] <= ram_addr_i[11].DB_MAX_OUTPUT_PORT_TYPE
read_addr[12] <= ram_addr_i[12].DB_MAX_OUTPUT_PORT_TYPE
read_addr[13] <= ram_addr_i[13].DB_MAX_OUTPUT_PORT_TYPE
read_addr[14] <= ram_addr_i[14].DB_MAX_OUTPUT_PORT_TYPE
read_addr[15] <= ram_addr_i[15].DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|checksum_calc:checksum_inst_enc
clock => checksum_valid~reg0.CLK
clock => checksum_i[0].CLK
clock => checksum_i[1].CLK
clock => checksum_i[2].CLK
clock => checksum_i[3].CLK
clock => checksum_i[4].CLK
clock => checksum_i[5].CLK
clock => checksum_i[6].CLK
clock => checksum_i[7].CLK
reset => checksum_i[0].ALOAD
reset => checksum_i[1].ALOAD
reset => checksum_i[2].ALOAD
reset => checksum_i[3].ALOAD
reset => checksum_i[4].ALOAD
reset => checksum_i[5].ALOAD
reset => checksum_i[6].ALOAD
reset => checksum_i[7].ALOAD
reset => checksum_valid~reg0.ACLR
data[0] => checksum_i.DATAB
data[0] => Add0.IN8
data[1] => checksum_i.DATAB
data[1] => Add0.IN7
data[2] => checksum_i.DATAB
data[2] => Add0.IN6
data[3] => checksum_i.DATAB
data[3] => Add0.IN5
data[4] => checksum_i.DATAB
data[4] => Add0.IN4
data[5] => checksum_i.DATAB
data[5] => Add0.IN3
data[6] => checksum_i.DATAB
data[6] => Add0.IN2
data[7] => checksum_i.DATAB
data[7] => Add0.IN1
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
req_checksum => checksum_valid~reg0.DATAIN
checksum_out[0] <= checksum_i[0].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[1] <= checksum_i[1].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[2] <= checksum_i[2].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[3] <= checksum_i[3].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[4] <= checksum_i[4].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[5] <= checksum_i[5].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[6] <= checksum_i[6].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[7] <= checksum_i[7].DB_MAX_OUTPUT_PORT_TYPE
checksum_valid <= checksum_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1
clk => ram_data~18.CLK
clk => ram_data~0.CLK
clk => ram_data~1.CLK
clk => ram_data~2.CLK
clk => ram_data~3.CLK
clk => ram_data~4.CLK
clk => ram_data~5.CLK
clk => ram_data~6.CLK
clk => ram_data~7.CLK
clk => ram_data~8.CLK
clk => ram_data~9.CLK
clk => ram_data~10.CLK
clk => ram_data~11.CLK
clk => ram_data~12.CLK
clk => ram_data~13.CLK
clk => ram_data~14.CLK
clk => ram_data~15.CLK
clk => ram_data~16.CLK
clk => ram_data~17.CLK
clk => dout_valid~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => ram_data.CLK0
rst => dout_valid~reg0.ACLR
addr_in[0] => ram_data~9.DATAIN
addr_in[0] => ram_data.WADDR
addr_in[1] => ram_data~8.DATAIN
addr_in[1] => ram_data.WADDR1
addr_in[2] => ram_data~7.DATAIN
addr_in[2] => ram_data.WADDR2
addr_in[3] => ram_data~6.DATAIN
addr_in[3] => ram_data.WADDR3
addr_in[4] => ram_data~5.DATAIN
addr_in[4] => ram_data.WADDR4
addr_in[5] => ram_data~4.DATAIN
addr_in[5] => ram_data.WADDR5
addr_in[6] => ram_data~3.DATAIN
addr_in[6] => ram_data.WADDR6
addr_in[7] => ram_data~2.DATAIN
addr_in[7] => ram_data.WADDR7
addr_in[8] => ram_data~1.DATAIN
addr_in[8] => ram_data.WADDR8
addr_in[9] => ram_data~0.DATAIN
addr_in[9] => ram_data.WADDR9
addr_out[0] => ram_data.RADDR
addr_out[1] => ram_data.RADDR1
addr_out[2] => ram_data.RADDR2
addr_out[3] => ram_data.RADDR3
addr_out[4] => ram_data.RADDR4
addr_out[5] => ram_data.RADDR5
addr_out[6] => ram_data.RADDR6
addr_out[7] => ram_data.RADDR7
addr_out[8] => ram_data.RADDR8
addr_out[9] => ram_data.RADDR9
aout_valid => dout_valid~reg0.DATAIN
aout_valid => data_out[0]~reg0.ENA
aout_valid => data_out[1]~reg0.ENA
aout_valid => data_out[2]~reg0.ENA
aout_valid => data_out[3]~reg0.ENA
aout_valid => data_out[4]~reg0.ENA
aout_valid => data_out[5]~reg0.ENA
aout_valid => data_out[6]~reg0.ENA
aout_valid => data_out[7]~reg0.ENA
data_in[0] => ram_data~17.DATAIN
data_in[0] => ram_data.DATAIN
data_in[1] => ram_data~16.DATAIN
data_in[1] => ram_data.DATAIN1
data_in[2] => ram_data~15.DATAIN
data_in[2] => ram_data.DATAIN2
data_in[3] => ram_data~14.DATAIN
data_in[3] => ram_data.DATAIN3
data_in[4] => ram_data~13.DATAIN
data_in[4] => ram_data.DATAIN4
data_in[5] => ram_data~12.DATAIN
data_in[5] => ram_data.DATAIN5
data_in[6] => ram_data~11.DATAIN
data_in[6] => ram_data.DATAIN6
data_in[7] => ram_data~10.DATAIN
data_in[7] => ram_data.DATAIN7
din_valid => ram_data~18.DATAIN
din_valid => ram_data.WE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1
clk => mem~12.CLK
clk => mem~0.CLK
clk => mem~1.CLK
clk => mem~2.CLK
clk => mem~3.CLK
clk => mem~4.CLK
clk => mem~5.CLK
clk => mem~6.CLK
clk => mem~7.CLK
clk => mem~8.CLK
clk => mem~9.CLK
clk => mem~10.CLK
clk => mem~11.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => read_addr[0].CLK
clk => read_addr[1].CLK
clk => read_addr[2].CLK
clk => read_addr[3].CLK
clk => write_addr[0].CLK
clk => write_addr[1].CLK
clk => write_addr[2].CLK
clk => write_addr[3].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => read_addr_dup[0].CLK
clk => read_addr_dup[1].CLK
clk => read_addr_dup[2].CLK
clk => read_addr_dup[3].CLK
clk => dout_valid~reg0.CLK
clk => mem.CLK0
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => dout_valid~reg0.ACLR
rst => read_addr_dup[0].ACLR
rst => read_addr_dup[1].ACLR
rst => read_addr_dup[2].ACLR
rst => read_addr_dup[3].ACLR
rst => read_addr[0].ACLR
rst => read_addr[1].ACLR
rst => read_addr[2].ACLR
rst => read_addr[3].ACLR
rst => write_addr[0].ACLR
rst => write_addr[1].ACLR
rst => write_addr[2].ACLR
rst => write_addr[3].ACLR
din[0] => mem~11.DATAIN
din[0] => mem.DATAIN
din[1] => mem~10.DATAIN
din[1] => mem.DATAIN1
din[2] => mem~9.DATAIN
din[2] => mem.DATAIN2
din[3] => mem~8.DATAIN
din[3] => mem.DATAIN3
din[4] => mem~7.DATAIN
din[4] => mem.DATAIN4
din[5] => mem~6.DATAIN
din[5] => mem.DATAIN5
din[6] => mem~5.DATAIN
din[6] => mem.DATAIN6
din[7] => mem~4.DATAIN
din[7] => mem.DATAIN7
wr_en => count_proc.IN0
wr_en => count_proc.IN1
rd_en => data_valid_proc.IN1
rd_en => count_proc.IN1
rd_en => dout[0]~reg0.ENA
rd_en => dout[1]~reg0.ENA
rd_en => dout[2]~reg0.ENA
rd_en => dout[3]~reg0.ENA
rd_en => dout[4]~reg0.ENA
rd_en => dout[5]~reg0.ENA
rd_en => dout[6]~reg0.ENA
rd_en => dout[7]~reg0.ENA
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
afull <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
aempty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
used[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
used[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
used[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
used[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
used[4] <= <GND>


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:gen_reg_type_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN7
addr[0] => LessThan0.IN8
addr[0] => LessThan1.IN8
addr[1] => Equal0.IN6
addr[1] => LessThan0.IN7
addr[1] => LessThan1.IN7
addr[2] => Equal0.IN5
addr[2] => LessThan0.IN6
addr[2] => LessThan1.IN6
addr[3] => Equal0.IN4
addr[3] => LessThan0.IN5
addr[3] => LessThan1.IN5
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:gen_dbg_cmd_reg_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN7
addr[0] => LessThan0.IN8
addr[0] => LessThan1.IN8
addr[1] => Equal0.IN6
addr[1] => LessThan0.IN7
addr[1] => LessThan1.IN7
addr[2] => Equal0.IN5
addr[2] => LessThan0.IN6
addr[2] => LessThan1.IN6
addr[3] => Equal0.IN4
addr[3] => LessThan0.IN5
addr[3] => LessThan1.IN5
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:gen_reg_addr_reg_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN7
addr[0] => LessThan0.IN8
addr[0] => LessThan1.IN8
addr[1] => Equal0.IN6
addr[1] => LessThan0.IN7
addr[1] => LessThan1.IN7
addr[2] => Equal0.IN5
addr[2] => LessThan0.IN6
addr[2] => LessThan1.IN6
addr[3] => Equal0.IN4
addr[3] => LessThan0.IN5
addr[3] => LessThan1.IN5
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => reg_data.OUTPUTSELECT
rd_en => reg_data.OUTPUTSELECT
rd_en => reg_data.OUTPUTSELECT
rd_en => reg_data.OUTPUTSELECT
rd_en => reg_data.OUTPUTSELECT
rd_en => reg_data.OUTPUTSELECT
rd_en => reg_data.OUTPUTSELECT
rd_en => reg_data.OUTPUTSELECT
rd_en => din_ack.OUTPUTSELECT
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:1:gen_rd_burst_reg_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN7
addr[0] => LessThan0.IN8
addr[0] => LessThan1.IN8
addr[1] => Equal0.IN6
addr[1] => LessThan0.IN7
addr[1] => LessThan1.IN7
addr[2] => Equal0.IN5
addr[2] => LessThan0.IN6
addr[2] => LessThan1.IN6
addr[3] => Equal0.IN4
addr[3] => LessThan0.IN5
addr[3] => LessThan1.IN5
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:0:gen_rd_burst_reg_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN7
addr[0] => LessThan0.IN8
addr[0] => LessThan1.IN8
addr[1] => Equal0.IN6
addr[1] => LessThan0.IN7
addr[1] => LessThan1.IN7
addr[2] => Equal0.IN5
addr[2] => LessThan0.IN6
addr[2] => LessThan1.IN6
addr[3] => Equal0.IN4
addr[3] => LessThan0.IN5
addr[3] => LessThan1.IN5
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|wbs_reg:wbs_reg_inst
rst => ~NO_FANOUT~
clk_i => ~NO_FANOUT~
wbs_cyc_i => cyc_active.IN0
wbs_cyc_i => wbs_ack_o.IN0
wbs_cyc_i => wbs_ack_o.IN0
wbs_cyc_i => wbs_stall_o.DATAIN
wbs_stb_i => cyc_active.IN1
wbs_adr_i[0] => addr[0].DATAIN
wbs_adr_i[1] => addr[1].DATAIN
wbs_adr_i[2] => addr[2].DATAIN
wbs_adr_i[3] => addr[3].DATAIN
wbs_we_i => wr_en.IN1
wbs_we_i => wbs_ack_o.IN1
wbs_we_i => wbs_ack_o.IN1
wbs_we_i => rd_en.IN1
wbs_dat_i[0] => din[0].DATAIN
wbs_dat_i[1] => din[1].DATAIN
wbs_dat_i[2] => din[2].DATAIN
wbs_dat_i[3] => din[3].DATAIN
wbs_dat_i[4] => din[4].DATAIN
wbs_dat_i[5] => din[5].DATAIN
wbs_dat_i[6] => din[6].DATAIN
wbs_dat_i[7] => din[7].DATAIN
wbs_dat_o[0] <= dout[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[1] <= dout[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[2] <= dout[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[3] <= dout[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[4] <= dout[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[5] <= dout[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[6] <= dout[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[7] <= dout[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_ack_o <= wbs_ack_o.DB_MAX_OUTPUT_PORT_TYPE
wbs_stall_o <= wbs_cyc_i.DB_MAX_OUTPUT_PORT_TYPE
din_ack => wbs_ack_o.DATAB
dout[0] => wbs_dat_o[0].DATAIN
dout[1] => wbs_dat_o[1].DATAIN
dout[2] => wbs_dat_o[2].DATAIN
dout[3] => wbs_dat_o[3].DATAIN
dout[4] => wbs_dat_o[4].DATAIN
dout[5] => wbs_dat_o[5].DATAIN
dout[6] => wbs_dat_o[6].DATAIN
dout[7] => wbs_dat_o[7].DATAIN
dout_valid => wbs_ack_o.DATAB
addr[0] <= wbs_adr_i[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= wbs_adr_i[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= wbs_adr_i[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= wbs_adr_i[3].DB_MAX_OUTPUT_PORT_TYPE
din[0] <= wbs_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
din[1] <= wbs_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
din[2] <= wbs_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
din[3] <= wbs_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
din[4] <= wbs_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
din[5] <= wbs_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
din[6] <= wbs_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
din[7] <= wbs_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
rd_en <= rd_en.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst
clk_i => ram_in_addr_i_d1[0].CLK
clk_i => ram_in_addr_i_d1[1].CLK
clk_i => ram_in_addr_i_d1[2].CLK
clk_i => ram_in_addr_i_d1[3].CLK
clk_i => ram_in_addr_i_d1[4].CLK
clk_i => ram_in_addr_i_d1[5].CLK
clk_i => ram_in_addr_i_d1[6].CLK
clk_i => ram_in_addr_i_d1[7].CLK
clk_i => ram_in_addr_i_d1[8].CLK
clk_i => ram_in_addr_i_d1[9].CLK
clk_i => err_i_status.CLK
clk_i => ack_cnt_zero_b.CLK
clk_i => neg_cyc_bool.CLK
clk_i => ack_i_cnt[0].CLK
clk_i => ack_i_cnt[1].CLK
clk_i => ack_i_cnt[2].CLK
clk_i => ack_i_cnt[3].CLK
clk_i => ack_i_cnt[4].CLK
clk_i => ack_i_cnt[5].CLK
clk_i => ack_i_cnt[6].CLK
clk_i => ack_i_cnt[7].CLK
clk_i => ack_i_cnt[8].CLK
clk_i => ack_i_cnt[9].CLK
clk_i => ack_i_cnt[10].CLK
clk_i => end_wbm_rx~reg0.CLK
clk_i => wbm_stb_internal.CLK
clk_i => wbm_cyc_internal.CLK
clk_i => ram_words_left[0].CLK
clk_i => ram_words_left[1].CLK
clk_i => ram_words_left[2].CLK
clk_i => ram_words_left[3].CLK
clk_i => ram_words_left[4].CLK
clk_i => ram_words_left[5].CLK
clk_i => ram_words_left[6].CLK
clk_i => ram_words_left[7].CLK
clk_i => ram_words_left[8].CLK
clk_i => ram_words_left[9].CLK
clk_i => ram_words_left[10].CLK
clk_i => ram_in_addr_i[0].CLK
clk_i => ram_in_addr_i[1].CLK
clk_i => ram_in_addr_i[2].CLK
clk_i => ram_in_addr_i[3].CLK
clk_i => ram_in_addr_i[4].CLK
clk_i => ram_in_addr_i[5].CLK
clk_i => ram_in_addr_i[6].CLK
clk_i => ram_in_addr_i[7].CLK
clk_i => ram_in_addr_i[8].CLK
clk_i => ram_in_addr_i[9].CLK
clk_i => cur_rd_addr[0].CLK
clk_i => cur_rd_addr[1].CLK
clk_i => cur_rd_addr[2].CLK
clk_i => cur_rd_addr[3].CLK
clk_i => cur_rd_addr[4].CLK
clk_i => cur_rd_addr[5].CLK
clk_i => cur_rd_addr[6].CLK
clk_i => cur_rd_addr[7].CLK
clk_i => cur_rd_addr[8].CLK
clk_i => cur_rd_addr[9].CLK
clk_i => wbm_tgc_o~reg0.CLK
clk_i => wbm_tga_o[0]~reg0.CLK
clk_i => wbm_tga_o[1]~reg0.CLK
clk_i => wbm_tga_o[2]~reg0.CLK
clk_i => wbm_tga_o[3]~reg0.CLK
clk_i => wbm_tga_o[4]~reg0.CLK
clk_i => wbm_tga_o[5]~reg0.CLK
clk_i => wbm_tga_o[6]~reg0.CLK
clk_i => wbm_tga_o[7]~reg0.CLK
clk_i => wbm_tga_o[8]~reg0.CLK
clk_i => wbm_tga_o[9]~reg0.CLK
clk_i => wbm_cur_st~1.DATAIN
rst => end_wbm_rx~reg0.ACLR
rst => wbm_stb_internal.ACLR
rst => wbm_cyc_internal.ACLR
rst => ram_words_left[0].ACLR
rst => ram_words_left[1].ACLR
rst => ram_words_left[2].ACLR
rst => ram_words_left[3].ACLR
rst => ram_words_left[4].ACLR
rst => ram_words_left[5].ACLR
rst => ram_words_left[6].ACLR
rst => ram_words_left[7].ACLR
rst => ram_words_left[8].ACLR
rst => ram_words_left[9].ACLR
rst => ram_words_left[10].ACLR
rst => ram_in_addr_i[0].ACLR
rst => ram_in_addr_i[1].ACLR
rst => ram_in_addr_i[2].ACLR
rst => ram_in_addr_i[3].ACLR
rst => ram_in_addr_i[4].ACLR
rst => ram_in_addr_i[5].ACLR
rst => ram_in_addr_i[6].ACLR
rst => ram_in_addr_i[7].ACLR
rst => ram_in_addr_i[8].ACLR
rst => ram_in_addr_i[9].ACLR
rst => cur_rd_addr[0].ACLR
rst => cur_rd_addr[1].ACLR
rst => cur_rd_addr[2].ACLR
rst => cur_rd_addr[3].ACLR
rst => cur_rd_addr[4].ACLR
rst => cur_rd_addr[5].ACLR
rst => cur_rd_addr[6].ACLR
rst => cur_rd_addr[7].ACLR
rst => cur_rd_addr[8].ACLR
rst => cur_rd_addr[9].ACLR
rst => wbm_tgc_o~reg0.ACLR
rst => wbm_tga_o[0]~reg0.ACLR
rst => wbm_tga_o[1]~reg0.ACLR
rst => wbm_tga_o[2]~reg0.ACLR
rst => wbm_tga_o[3]~reg0.ACLR
rst => wbm_tga_o[4]~reg0.ACLR
rst => wbm_tga_o[5]~reg0.ACLR
rst => wbm_tga_o[6]~reg0.ACLR
rst => wbm_tga_o[7]~reg0.ACLR
rst => wbm_tga_o[8]~reg0.ACLR
rst => wbm_tga_o[9]~reg0.ACLR
rst => ram_in_addr_i_d1[0].ACLR
rst => ram_in_addr_i_d1[1].ACLR
rst => ram_in_addr_i_d1[2].ACLR
rst => ram_in_addr_i_d1[3].ACLR
rst => ram_in_addr_i_d1[4].ACLR
rst => ram_in_addr_i_d1[5].ACLR
rst => ram_in_addr_i_d1[6].ACLR
rst => ram_in_addr_i_d1[7].ACLR
rst => ram_in_addr_i_d1[8].ACLR
rst => ram_in_addr_i_d1[9].ACLR
rst => ack_cnt_zero_b.PRESET
rst => neg_cyc_bool.ACLR
rst => ack_i_cnt[0].ACLR
rst => ack_i_cnt[1].ACLR
rst => ack_i_cnt[2].ACLR
rst => ack_i_cnt[3].ACLR
rst => ack_i_cnt[4].ACLR
rst => ack_i_cnt[5].ACLR
rst => ack_i_cnt[6].ACLR
rst => ack_i_cnt[7].ACLR
rst => ack_i_cnt[8].ACLR
rst => ack_i_cnt[9].ACLR
rst => ack_i_cnt[10].ACLR
rst => err_i_status.ACLR
rst => wbm_cur_st~3.DATAIN
start_rx => wbm_tga_o.OUTPUTSELECT
start_rx => wbm_tga_o.OUTPUTSELECT
start_rx => wbm_tga_o.OUTPUTSELECT
start_rx => wbm_tga_o.OUTPUTSELECT
start_rx => wbm_tga_o.OUTPUTSELECT
start_rx => wbm_tga_o.OUTPUTSELECT
start_rx => wbm_tga_o.OUTPUTSELECT
start_rx => wbm_tga_o.OUTPUTSELECT
start_rx => wbm_tga_o.OUTPUTSELECT
start_rx => wbm_tga_o.OUTPUTSELECT
start_rx => wbm_tgc_o.OUTPUTSELECT
start_rx => cur_rd_addr.OUTPUTSELECT
start_rx => cur_rd_addr.OUTPUTSELECT
start_rx => cur_rd_addr.OUTPUTSELECT
start_rx => cur_rd_addr.OUTPUTSELECT
start_rx => cur_rd_addr.OUTPUTSELECT
start_rx => cur_rd_addr.OUTPUTSELECT
start_rx => cur_rd_addr.OUTPUTSELECT
start_rx => cur_rd_addr.OUTPUTSELECT
start_rx => cur_rd_addr.OUTPUTSELECT
start_rx => cur_rd_addr.OUTPUTSELECT
start_rx => Selector24.IN2
start_rx => ack_i_cnt_proc.IN0
start_rx => Selector23.IN1
burst_len[0] => wbm_tga_o.DATAB
burst_len[0] => Selector22.IN1
burst_len[0] => Add3.IN20
burst_len[1] => wbm_tga_o.DATAB
burst_len[1] => Selector21.IN1
burst_len[1] => Add3.IN19
burst_len[2] => wbm_tga_o.DATAB
burst_len[2] => Selector20.IN1
burst_len[2] => Add3.IN18
burst_len[3] => wbm_tga_o.DATAB
burst_len[3] => Selector19.IN1
burst_len[3] => Add3.IN17
burst_len[4] => wbm_tga_o.DATAB
burst_len[4] => Selector18.IN1
burst_len[4] => Add3.IN16
burst_len[5] => wbm_tga_o.DATAB
burst_len[5] => Selector17.IN1
burst_len[5] => Add3.IN15
burst_len[6] => wbm_tga_o.DATAB
burst_len[6] => Selector16.IN1
burst_len[6] => Add3.IN14
burst_len[7] => wbm_tga_o.DATAB
burst_len[7] => Selector15.IN1
burst_len[7] => Add3.IN13
burst_len[8] => wbm_tga_o.DATAB
burst_len[8] => Selector14.IN1
burst_len[8] => Add3.IN12
burst_len[9] => wbm_tga_o.DATAB
burst_len[9] => Selector13.IN1
burst_len[9] => Add3.IN11
init_addr[0] => cur_rd_addr.DATAA
init_addr[1] => cur_rd_addr.DATAA
init_addr[2] => cur_rd_addr.DATAA
init_addr[3] => cur_rd_addr.DATAA
init_addr[4] => cur_rd_addr.DATAA
init_addr[5] => cur_rd_addr.DATAA
init_addr[6] => cur_rd_addr.DATAA
init_addr[7] => cur_rd_addr.DATAA
init_addr[8] => cur_rd_addr.DATAA
init_addr[9] => cur_rd_addr.DATAA
reg_cmp_en => cur_rd_addr.OUTPUTSELECT
reg_cmp_en => cur_rd_addr.OUTPUTSELECT
reg_cmp_en => cur_rd_addr.OUTPUTSELECT
reg_cmp_en => cur_rd_addr.OUTPUTSELECT
reg_cmp_en => cur_rd_addr.OUTPUTSELECT
reg_cmp_en => cur_rd_addr.OUTPUTSELECT
reg_cmp_en => cur_rd_addr.OUTPUTSELECT
reg_cmp_en => cur_rd_addr.OUTPUTSELECT
reg_cmp_en => cur_rd_addr.OUTPUTSELECT
reg_cmp_en => cur_rd_addr.OUTPUTSELECT
reg_cmp_en => ram_addr_in.OUTPUTSELECT
reg_cmp_en => ram_addr_in.OUTPUTSELECT
reg_cmp_en => ram_addr_in.OUTPUTSELECT
reg_cmp_en => ram_addr_in.OUTPUTSELECT
reg_cmp_en => ram_addr_in.OUTPUTSELECT
reg_cmp_en => ram_addr_in.OUTPUTSELECT
reg_cmp_en => ram_addr_in.OUTPUTSELECT
reg_cmp_en => ram_addr_in.OUTPUTSELECT
reg_cmp_en => ram_addr_in.OUTPUTSELECT
reg_cmp_en => ram_addr_in.OUTPUTSELECT
reg_cmp_en => wbm_tgc_o.DATAB
wbm_cyc_o <= wbm_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_tgc_o <= wbm_tgc_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_stb_o <= wbm_stb_internal.DB_MAX_OUTPUT_PORT_TYPE
wbm_we_o <= <GND>
wbm_adr_o[0] <= cur_rd_addr[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[1] <= cur_rd_addr[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[2] <= cur_rd_addr[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[3] <= cur_rd_addr[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[4] <= cur_rd_addr[4].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[5] <= cur_rd_addr[5].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[6] <= cur_rd_addr[6].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[7] <= cur_rd_addr[7].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[8] <= cur_rd_addr[8].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[9] <= cur_rd_addr[9].DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[0] <= wbm_tga_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[1] <= wbm_tga_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[2] <= wbm_tga_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[3] <= wbm_tga_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[4] <= wbm_tga_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[5] <= wbm_tga_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[6] <= wbm_tga_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[7] <= wbm_tga_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[8] <= wbm_tga_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[9] <= wbm_tga_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_i[0] => ram_data_in[0].DATAIN
wbm_dat_i[1] => ram_data_in[1].DATAIN
wbm_dat_i[2] => ram_data_in[2].DATAIN
wbm_dat_i[3] => ram_data_in[3].DATAIN
wbm_dat_i[4] => ram_data_in[4].DATAIN
wbm_dat_i[5] => ram_data_in[5].DATAIN
wbm_dat_i[6] => ram_data_in[6].DATAIN
wbm_dat_i[7] => ram_data_in[7].DATAIN
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => ram_in_addr_i.OUTPUTSELECT
wbm_stall_i => ram_in_addr_i.OUTPUTSELECT
wbm_stall_i => ram_in_addr_i.OUTPUTSELECT
wbm_stall_i => ram_in_addr_i.OUTPUTSELECT
wbm_stall_i => ram_in_addr_i.OUTPUTSELECT
wbm_stall_i => ram_in_addr_i.OUTPUTSELECT
wbm_stall_i => ram_in_addr_i.OUTPUTSELECT
wbm_stall_i => ram_in_addr_i.OUTPUTSELECT
wbm_stall_i => ram_in_addr_i.OUTPUTSELECT
wbm_stall_i => ram_in_addr_i.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_err_i => err_i_status.IN1
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => neg_cyc_bool.OUTPUTSELECT
wbm_ack_i => ack_cnt_zero_b.OUTPUTSELECT
wbm_ack_i => ram_din_val.DATAIN
end_wbm_rx <= end_wbm_rx~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[0] <= ram_addr_in.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[1] <= ram_addr_in.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[2] <= ram_addr_in.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[3] <= ram_addr_in.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[4] <= ram_addr_in.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[5] <= ram_addr_in.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[6] <= ram_addr_in.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[7] <= ram_addr_in.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[8] <= ram_addr_in.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[9] <= ram_addr_in.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[0] <= wbm_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[1] <= wbm_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[2] <= wbm_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[3] <= wbm_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[4] <= wbm_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[5] <= wbm_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[6] <= wbm_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[7] <= wbm_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
ram_din_val <= wbm_ack_i.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|mds_top:mds_top_inst|led:led_inst
clk => led_i.CLK
clk => timer_tick.CLK
clk => timer_counter[0].CLK
clk => timer_counter[1].CLK
clk => timer_counter[2].CLK
clk => timer_counter[3].CLK
clk => timer_counter[4].CLK
clk => timer_counter[5].CLK
clk => timer_counter[6].CLK
clk => timer_counter[7].CLK
clk => timer_counter[8].CLK
clk => timer_counter[9].CLK
clk => timer_counter[10].CLK
clk => timer_counter[11].CLK
clk => timer_counter[12].CLK
clk => timer_counter[13].CLK
clk => timer_counter[14].CLK
clk => timer_counter[15].CLK
clk => timer_counter[16].CLK
clk => timer_counter[17].CLK
clk => timer_counter[18].CLK
clk => timer_counter[19].CLK
clk => timer_counter[20].CLK
clk => timer_counter[21].CLK
clk => timer_counter[22].CLK
clk => timer_counter[23].CLK
clk => timer_counter[24].CLK
clk => timer_counter[25].CLK
clk => timer_counter[26].CLK
reset => timer_tick.ACLR
reset => timer_counter[0].ACLR
reset => timer_counter[1].ACLR
reset => timer_counter[2].ACLR
reset => timer_counter[3].ACLR
reset => timer_counter[4].ACLR
reset => timer_counter[5].ACLR
reset => timer_counter[6].ACLR
reset => timer_counter[7].ACLR
reset => timer_counter[8].ACLR
reset => timer_counter[9].ACLR
reset => timer_counter[10].ACLR
reset => timer_counter[11].ACLR
reset => timer_counter[12].ACLR
reset => timer_counter[13].ACLR
reset => timer_counter[14].ACLR
reset => timer_counter[15].ACLR
reset => timer_counter[16].ACLR
reset => timer_counter[17].ACLR
reset => timer_counter[18].ACLR
reset => timer_counter[19].ACLR
reset => timer_counter[20].ACLR
reset => timer_counter[21].ACLR
reset => timer_counter[22].ACLR
reset => timer_counter[23].ACLR
reset => timer_counter[24].ACLR
reset => timer_counter[25].ACLR
reset => timer_counter[26].ACLR
reset => led_i.ACLR
enable => timer_tick.OUTPUTSELECT
enable => timer_counter.OUTPUTSELECT
enable => timer_counter.OUTPUTSELECT
enable => timer_counter.OUTPUTSELECT
enable => timer_counter.OUTPUTSELECT
enable => timer_counter.OUTPUTSELECT
enable => timer_counter.OUTPUTSELECT
enable => timer_counter.OUTPUTSELECT
enable => timer_counter.OUTPUTSELECT
enable => timer_counter.OUTPUTSELECT
enable => timer_counter.OUTPUTSELECT
enable => timer_counter.OUTPUTSELECT
enable => timer_counter.OUTPUTSELECT
enable => timer_counter.OUTPUTSELECT
enable => timer_counter.OUTPUTSELECT
enable => timer_counter.OUTPUTSELECT
enable => timer_counter.OUTPUTSELECT
enable => timer_counter.OUTPUTSELECT
enable => timer_counter.OUTPUTSELECT
enable => timer_counter.OUTPUTSELECT
enable => timer_counter.OUTPUTSELECT
enable => timer_counter.OUTPUTSELECT
enable => timer_counter.OUTPUTSELECT
enable => timer_counter.OUTPUTSELECT
enable => timer_counter.OUTPUTSELECT
enable => timer_counter.OUTPUTSELECT
enable => timer_counter.OUTPUTSELECT
enable => timer_counter.OUTPUTSELECT
enable => led_i.OUTPUTSELECT
led_out <= led_i.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|hexss:lsb_mem_hexss_inst
din[0] => Mux0.IN19
din[0] => Mux1.IN19
din[0] => Mux2.IN19
din[0] => Mux3.IN19
din[0] => Mux4.IN19
din[0] => Mux5.IN19
din[0] => Mux6.IN19
din[1] => Mux0.IN18
din[1] => Mux1.IN18
din[1] => Mux2.IN18
din[1] => Mux3.IN18
din[1] => Mux4.IN18
din[1] => Mux5.IN18
din[1] => Mux6.IN18
din[2] => Mux0.IN17
din[2] => Mux1.IN17
din[2] => Mux2.IN17
din[2] => Mux3.IN17
din[2] => Mux4.IN17
din[2] => Mux5.IN17
din[2] => Mux6.IN17
din[3] => Mux0.IN16
din[3] => Mux1.IN16
din[3] => Mux2.IN16
din[3] => Mux3.IN16
din[3] => Mux4.IN16
din[3] => Mux5.IN16
din[3] => Mux6.IN16
ss[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ss[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ss[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ss[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ss[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ss[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ss[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|hexss:msb_mem_hexss_inst
din[0] => Mux0.IN19
din[0] => Mux1.IN19
din[0] => Mux2.IN19
din[0] => Mux3.IN19
din[0] => Mux4.IN19
din[0] => Mux5.IN19
din[0] => Mux6.IN19
din[1] => Mux0.IN18
din[1] => Mux1.IN18
din[1] => Mux2.IN18
din[1] => Mux3.IN18
din[1] => Mux4.IN18
din[1] => Mux5.IN18
din[1] => Mux6.IN18
din[2] => Mux0.IN17
din[2] => Mux1.IN17
din[2] => Mux2.IN17
din[2] => Mux3.IN17
din[2] => Mux4.IN17
din[2] => Mux5.IN17
din[2] => Mux6.IN17
din[3] => Mux0.IN16
din[3] => Mux1.IN16
din[3] => Mux2.IN16
din[3] => Mux3.IN16
din[3] => Mux4.IN16
din[3] => Mux5.IN16
din[3] => Mux6.IN16
ss[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ss[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ss[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ss[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ss[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ss[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ss[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|hexss:lsb_disp_hexss_inst
din[0] => Mux0.IN19
din[0] => Mux1.IN19
din[0] => Mux2.IN19
din[0] => Mux3.IN19
din[0] => Mux4.IN19
din[0] => Mux5.IN19
din[0] => Mux6.IN19
din[1] => Mux0.IN18
din[1] => Mux1.IN18
din[1] => Mux2.IN18
din[1] => Mux3.IN18
din[1] => Mux4.IN18
din[1] => Mux5.IN18
din[1] => Mux6.IN18
din[2] => Mux0.IN17
din[2] => Mux1.IN17
din[2] => Mux2.IN17
din[2] => Mux3.IN17
din[2] => Mux4.IN17
din[2] => Mux5.IN17
din[2] => Mux6.IN17
din[3] => Mux0.IN16
din[3] => Mux1.IN16
din[3] => Mux2.IN16
din[3] => Mux3.IN16
din[3] => Mux4.IN16
din[3] => Mux5.IN16
din[3] => Mux6.IN16
ss[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ss[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ss[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ss[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ss[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ss[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ss[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|hexss:msb_disp_hexss_inst
din[0] => Mux0.IN19
din[0] => Mux1.IN19
din[0] => Mux2.IN19
din[0] => Mux3.IN19
din[0] => Mux4.IN19
din[0] => Mux5.IN19
din[0] => Mux6.IN19
din[1] => Mux0.IN18
din[1] => Mux1.IN18
din[1] => Mux2.IN18
din[1] => Mux3.IN18
din[1] => Mux4.IN18
din[1] => Mux5.IN18
din[1] => Mux6.IN18
din[2] => Mux0.IN17
din[2] => Mux1.IN17
din[2] => Mux2.IN17
din[2] => Mux3.IN17
din[2] => Mux4.IN17
din[2] => Mux5.IN17
din[2] => Mux6.IN17
din[3] => Mux0.IN16
din[3] => Mux1.IN16
din[3] => Mux2.IN16
din[3] => Mux3.IN16
din[3] => Mux4.IN16
din[3] => Mux5.IN16
din[3] => Mux6.IN16
ss[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ss[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ss[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ss[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ss[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ss[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ss[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|hexss:lsb_tx_hexss_inst
din[0] => Mux0.IN19
din[0] => Mux1.IN19
din[0] => Mux2.IN19
din[0] => Mux3.IN19
din[0] => Mux4.IN19
din[0] => Mux5.IN19
din[0] => Mux6.IN19
din[1] => Mux0.IN18
din[1] => Mux1.IN18
din[1] => Mux2.IN18
din[1] => Mux3.IN18
din[1] => Mux4.IN18
din[1] => Mux5.IN18
din[1] => Mux6.IN18
din[2] => Mux0.IN17
din[2] => Mux1.IN17
din[2] => Mux2.IN17
din[2] => Mux3.IN17
din[2] => Mux4.IN17
din[2] => Mux5.IN17
din[2] => Mux6.IN17
din[3] => Mux0.IN16
din[3] => Mux1.IN16
din[3] => Mux2.IN16
din[3] => Mux3.IN16
din[3] => Mux4.IN16
din[3] => Mux5.IN16
din[3] => Mux6.IN16
ss[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ss[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ss[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ss[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ss[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ss[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ss[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|hexss:msb_tx_hexss_inst
din[0] => Mux0.IN19
din[0] => Mux1.IN19
din[0] => Mux2.IN19
din[0] => Mux3.IN19
din[0] => Mux4.IN19
din[0] => Mux5.IN19
din[0] => Mux6.IN19
din[1] => Mux0.IN18
din[1] => Mux1.IN18
din[1] => Mux2.IN18
din[1] => Mux3.IN18
din[1] => Mux4.IN18
din[1] => Mux5.IN18
din[1] => Mux6.IN18
din[2] => Mux0.IN17
din[2] => Mux1.IN17
din[2] => Mux2.IN17
din[2] => Mux3.IN17
din[2] => Mux4.IN17
din[2] => Mux5.IN17
din[2] => Mux6.IN17
din[3] => Mux0.IN16
din[3] => Mux1.IN16
din[3] => Mux2.IN16
din[3] => Mux3.IN16
din[3] => Mux4.IN16
din[3] => Mux5.IN16
din[3] => Mux6.IN16
ss[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ss[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ss[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ss[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ss[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ss[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ss[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|hexss:lsb_version_hexss_inst
din[0] => Mux0.IN19
din[0] => Mux1.IN19
din[0] => Mux2.IN19
din[0] => Mux3.IN19
din[0] => Mux4.IN19
din[0] => Mux5.IN19
din[0] => Mux6.IN19
din[1] => Mux0.IN18
din[1] => Mux1.IN18
din[1] => Mux2.IN18
din[1] => Mux3.IN18
din[1] => Mux4.IN18
din[1] => Mux5.IN18
din[1] => Mux6.IN18
din[2] => Mux0.IN17
din[2] => Mux1.IN17
din[2] => Mux2.IN17
din[2] => Mux3.IN17
din[2] => Mux4.IN17
din[2] => Mux5.IN17
din[2] => Mux6.IN17
din[3] => Mux0.IN16
din[3] => Mux1.IN16
din[3] => Mux2.IN16
din[3] => Mux3.IN16
din[3] => Mux4.IN16
din[3] => Mux5.IN16
din[3] => Mux6.IN16
ss[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ss[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ss[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ss[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ss[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ss[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ss[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_synthesis|hexss:msb_version_hexss_inst
din[0] => Mux0.IN19
din[0] => Mux1.IN19
din[0] => Mux2.IN19
din[0] => Mux3.IN19
din[0] => Mux4.IN19
din[0] => Mux5.IN19
din[0] => Mux6.IN19
din[1] => Mux0.IN18
din[1] => Mux1.IN18
din[1] => Mux2.IN18
din[1] => Mux3.IN18
din[1] => Mux4.IN18
din[1] => Mux5.IN18
din[1] => Mux6.IN18
din[2] => Mux0.IN17
din[2] => Mux1.IN17
din[2] => Mux2.IN17
din[2] => Mux3.IN17
din[2] => Mux4.IN17
din[2] => Mux5.IN17
din[2] => Mux6.IN17
din[3] => Mux0.IN16
din[3] => Mux1.IN16
din[3] => Mux2.IN16
din[3] => Mux3.IN16
din[3] => Mux4.IN16
din[3] => Mux5.IN16
din[3] => Mux6.IN16
ss[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ss[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ss[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ss[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ss[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ss[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ss[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


