** Name: SymmetricalOpAmp95

.MACRO SymmetricalOpAmp95 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 out2FirstStage out2FirstStage sourceNmos sourceNmos nmos4 L=4e-6 W=4e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX0 outVoltageBiasXXnXX0 sourceNmos sourceNmos nmos4 L=3e-6 W=4e-6
mDiodeTransistorPmos3 ibias ibias sourcePmos sourcePmos pmos4 L=1e-6 W=11e-6
mDiodeTransistorPmos4 inOutputStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage sourcePmos sourcePmos pmos4 L=3e-6 W=4e-6
mNormalTransistorNmos5 inOutputStageBiasComplementarySecondStage outVoltageBiasXXnXX0 sourceNmos sourceNmos nmos4 L=3e-6 W=6e-6
mNormalTransistorNmos6 inSourceTransconductanceComplementarySecondStage out2FirstStage FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 nmos4 L=4e-6 W=65e-6
mNormalTransistorNmos7 innerComplementarySecondStage out2FirstStage TransconductanceComplementarySecondStageYinner TransconductanceComplementarySecondStageYinner nmos4 L=4e-6 W=33e-6
mNormalTransistorNmos8 out out2FirstStage SecondStageYinnerTransconductance SecondStageYinnerTransconductance nmos4 L=4e-6 W=33e-6
mNormalTransistorNmos9 out1FirstStage out2FirstStage FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 nmos4 L=4e-6 W=65e-6
mNormalTransistorNmos10 FirstStageYinnerTransistorStack1Load1 out1FirstStage sourceNmos sourceNmos nmos4 L=4e-6 W=132e-6
mNormalTransistorNmos11 FirstStageYinnerTransistorStack2Load1 inSourceTransconductanceComplementarySecondStage sourceNmos sourceNmos nmos4 L=4e-6 W=132e-6
mNormalTransistorNmos12 SecondStageYinnerTransconductance out1FirstStage sourceNmos sourceNmos nmos4 L=4e-6 W=149e-6
mNormalTransistorNmos13 TransconductanceComplementarySecondStageYinner inSourceTransconductanceComplementarySecondStage sourceNmos sourceNmos nmos4 L=4e-6 W=149e-6
mNormalTransistorPmos14 inSourceTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=10e-6 W=91e-6
mNormalTransistorPmos15 innerComplementarySecondStage inOutputStageBiasComplementarySecondStage StageBiasComplementarySecondStageYinner StageBiasComplementarySecondStageYinner pmos4 L=3e-6 W=243e-6
mNormalTransistorPmos16 out inOutputStageBiasComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias pmos4 L=3e-6 W=508e-6
mNormalTransistorPmos17 out1FirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=10e-6 W=91e-6
mNormalTransistorPmos18 out2FirstStage ibias sourcePmos sourcePmos pmos4 L=1e-6 W=20e-6
mNormalTransistorPmos19 outVoltageBiasXXnXX0 ibias sourcePmos sourcePmos pmos4 L=1e-6 W=10e-6
mNormalTransistorPmos20 FirstStageYsourceTransconductance ibias sourcePmos sourcePmos pmos4 L=1e-6 W=137e-6
mNormalTransistorPmos21 SecondStageYinnerStageBias innerComplementarySecondStage sourcePmos sourcePmos pmos4 L=3e-6 W=363e-6
mNormalTransistorPmos22 StageBiasComplementarySecondStageYinner innerComplementarySecondStage sourcePmos sourcePmos pmos4 L=3e-6 W=363e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp95

** Expected Performance Values: 
** Gain: 86 dB
** Power consumption: 1.64501 mW
** Area: 9519 (mu_m)^2
** Transit frequency: 3.60001 MHz
** Transit frequency with error factor: 3.59976 MHz
** Slew rate: 14.0282 V/mu_s
** Phase margin: 77.9223Â°
** CMRR: 140 dB
** negPSRR: 36 dB
** posPSRR: 44 dB
** VoutMax: 4.67001 V
** VoutMin: 0.470001 V
** VcmMax: 3.59001 V
** VcmMin: -0.409999 V


** Expected Currents: 
** NormalTransistorNmos: 13.3911 muA
** NormalTransistorPmos: -9.06699 muA
** NormalTransistorPmos: -18.4379 muA
** NormalTransistorNmos: 63.1521 muA
** NormalTransistorNmos: 63.1511 muA
** NormalTransistorNmos: 63.1521 muA
** NormalTransistorNmos: 63.1511 muA
** NormalTransistorPmos: -126.305 muA
** NormalTransistorPmos: -63.1529 muA
** NormalTransistorPmos: -63.1529 muA
** NormalTransistorNmos: 70.9471 muA
** NormalTransistorNmos: 70.9481 muA
** NormalTransistorPmos: -70.9479 muA
** NormalTransistorPmos: -70.9489 muA
** NormalTransistorPmos: -70.9479 muA
** NormalTransistorPmos: -70.9489 muA
** NormalTransistorNmos: 70.9471 muA
** NormalTransistorNmos: 70.9481 muA
** DiodeTransistorNmos: 9.06601 muA
** DiodeTransistorNmos: 18.4371 muA
** DiodeTransistorPmos: -13.3919 muA
** DiodeTransistorPmos: -9.99899 muA


** Expected Voltages: 
** ibias: 4.21001  V
** in1: 2.5  V
** in2: 2.5  V
** inOutputStageBiasComplementarySecondStage: 3.69001  V
** inSourceTransconductanceComplementarySecondStage: 0.555001  V
** innerComplementarySecondStage: 4.25401  V
** out: 2.5  V
** out1FirstStage: 0.555001  V
** out2FirstStage: 0.873001  V
** outVoltageBiasXXnXX0: 0.687001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerTransistorStack1Load1: 0.253001  V
** innerTransistorStack2Load1: 0.253001  V
** sourceTransconductance: 3.68501  V
** innerStageBias: 4.40701  V
** innerTransconductance: 0.150001  V
** inner: 4.47501  V
** inner: 0.150001  V


.END