--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml rs232_test.twx rs232_test.ncd -o rs232_test.twr
rs232_test.pcf -ucf rs232_test.ucf

Design file:              rs232_test.ncd
Physical constraint file: rs232_test.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 425 paths analyzed, 71 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.645ns.
--------------------------------------------------------------------------------

Paths for end point u0/cnt_1 (SLICE_X14Y30.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cnt_12 (FF)
  Destination:          u0/cnt_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cnt_12 to u0/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y33.AQ      Tcko                  0.476   u0/cnt<15>
                                                       u0/cnt_12
    SLICE_X15Y32.B1      net (fanout=3)        0.909   u0/cnt<12>
    SLICE_X15Y32.B       Tilo                  0.259   u0/_n00162
                                                       u0/_n00162
    SLICE_X16Y32.C5      net (fanout=1)        0.417   u0/_n00162
    SLICE_X16Y32.C       Tilo                  0.255   u0/clkout
                                                       u0/_n00163
    SLICE_X14Y30.SR      net (fanout=5)        0.836   u0/_n0016
    SLICE_X14Y30.CLK     Tsrck                 0.429   u0/cnt<3>
                                                       u0/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      3.581ns (1.419ns logic, 2.162ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cnt_0 (FF)
  Destination:          u0/cnt_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.390ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cnt_0 to u0/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.AQ      Tcko                  0.476   u0/cnt<3>
                                                       u0/cnt_0
    SLICE_X16Y32.D4      net (fanout=3)        0.997   u0/cnt<0>
    SLICE_X16Y32.D       Tilo                  0.254   u0/clkout
                                                       u0/_n00161
    SLICE_X16Y32.C6      net (fanout=1)        0.143   u0/_n00161
    SLICE_X16Y32.C       Tilo                  0.255   u0/clkout
                                                       u0/_n00163
    SLICE_X14Y30.SR      net (fanout=5)        0.836   u0/_n0016
    SLICE_X14Y30.CLK     Tsrck                 0.429   u0/cnt<3>
                                                       u0/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      3.390ns (1.414ns logic, 1.976ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cnt_8 (FF)
  Destination:          u0/cnt_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.285ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cnt_8 to u0/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.AQ      Tcko                  0.476   u0/cnt<11>
                                                       u0/cnt_8
    SLICE_X16Y32.D3      net (fanout=3)        0.892   u0/cnt<8>
    SLICE_X16Y32.D       Tilo                  0.254   u0/clkout
                                                       u0/_n00161
    SLICE_X16Y32.C6      net (fanout=1)        0.143   u0/_n00161
    SLICE_X16Y32.C       Tilo                  0.255   u0/clkout
                                                       u0/_n00163
    SLICE_X14Y30.SR      net (fanout=5)        0.836   u0/_n0016
    SLICE_X14Y30.CLK     Tsrck                 0.429   u0/cnt<3>
                                                       u0/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      3.285ns (1.414ns logic, 1.871ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point u0/cnt_0 (SLICE_X14Y30.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cnt_12 (FF)
  Destination:          u0/cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.570ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cnt_12 to u0/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y33.AQ      Tcko                  0.476   u0/cnt<15>
                                                       u0/cnt_12
    SLICE_X15Y32.B1      net (fanout=3)        0.909   u0/cnt<12>
    SLICE_X15Y32.B       Tilo                  0.259   u0/_n00162
                                                       u0/_n00162
    SLICE_X16Y32.C5      net (fanout=1)        0.417   u0/_n00162
    SLICE_X16Y32.C       Tilo                  0.255   u0/clkout
                                                       u0/_n00163
    SLICE_X14Y30.SR      net (fanout=5)        0.836   u0/_n0016
    SLICE_X14Y30.CLK     Tsrck                 0.418   u0/cnt<3>
                                                       u0/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      3.570ns (1.408ns logic, 2.162ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cnt_0 (FF)
  Destination:          u0/cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.379ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cnt_0 to u0/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.AQ      Tcko                  0.476   u0/cnt<3>
                                                       u0/cnt_0
    SLICE_X16Y32.D4      net (fanout=3)        0.997   u0/cnt<0>
    SLICE_X16Y32.D       Tilo                  0.254   u0/clkout
                                                       u0/_n00161
    SLICE_X16Y32.C6      net (fanout=1)        0.143   u0/_n00161
    SLICE_X16Y32.C       Tilo                  0.255   u0/clkout
                                                       u0/_n00163
    SLICE_X14Y30.SR      net (fanout=5)        0.836   u0/_n0016
    SLICE_X14Y30.CLK     Tsrck                 0.418   u0/cnt<3>
                                                       u0/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      3.379ns (1.403ns logic, 1.976ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cnt_8 (FF)
  Destination:          u0/cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.274ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cnt_8 to u0/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.AQ      Tcko                  0.476   u0/cnt<11>
                                                       u0/cnt_8
    SLICE_X16Y32.D3      net (fanout=3)        0.892   u0/cnt<8>
    SLICE_X16Y32.D       Tilo                  0.254   u0/clkout
                                                       u0/_n00161
    SLICE_X16Y32.C6      net (fanout=1)        0.143   u0/_n00161
    SLICE_X16Y32.C       Tilo                  0.255   u0/clkout
                                                       u0/_n00163
    SLICE_X14Y30.SR      net (fanout=5)        0.836   u0/_n0016
    SLICE_X14Y30.CLK     Tsrck                 0.418   u0/cnt<3>
                                                       u0/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      3.274ns (1.403ns logic, 1.871ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point u0/cnt_2 (SLICE_X14Y30.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cnt_12 (FF)
  Destination:          u0/cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.547ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cnt_12 to u0/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y33.AQ      Tcko                  0.476   u0/cnt<15>
                                                       u0/cnt_12
    SLICE_X15Y32.B1      net (fanout=3)        0.909   u0/cnt<12>
    SLICE_X15Y32.B       Tilo                  0.259   u0/_n00162
                                                       u0/_n00162
    SLICE_X16Y32.C5      net (fanout=1)        0.417   u0/_n00162
    SLICE_X16Y32.C       Tilo                  0.255   u0/clkout
                                                       u0/_n00163
    SLICE_X14Y30.SR      net (fanout=5)        0.836   u0/_n0016
    SLICE_X14Y30.CLK     Tsrck                 0.395   u0/cnt<3>
                                                       u0/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.547ns (1.385ns logic, 2.162ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cnt_0 (FF)
  Destination:          u0/cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.356ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cnt_0 to u0/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.AQ      Tcko                  0.476   u0/cnt<3>
                                                       u0/cnt_0
    SLICE_X16Y32.D4      net (fanout=3)        0.997   u0/cnt<0>
    SLICE_X16Y32.D       Tilo                  0.254   u0/clkout
                                                       u0/_n00161
    SLICE_X16Y32.C6      net (fanout=1)        0.143   u0/_n00161
    SLICE_X16Y32.C       Tilo                  0.255   u0/clkout
                                                       u0/_n00163
    SLICE_X14Y30.SR      net (fanout=5)        0.836   u0/_n0016
    SLICE_X14Y30.CLK     Tsrck                 0.395   u0/cnt<3>
                                                       u0/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.356ns (1.380ns logic, 1.976ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cnt_8 (FF)
  Destination:          u0/cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.251ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cnt_8 to u0/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.AQ      Tcko                  0.476   u0/cnt<11>
                                                       u0/cnt_8
    SLICE_X16Y32.D3      net (fanout=3)        0.892   u0/cnt<8>
    SLICE_X16Y32.D       Tilo                  0.254   u0/clkout
                                                       u0/_n00161
    SLICE_X16Y32.C6      net (fanout=1)        0.143   u0/_n00161
    SLICE_X16Y32.C       Tilo                  0.255   u0/clkout
                                                       u0/_n00163
    SLICE_X14Y30.SR      net (fanout=5)        0.836   u0/_n0016
    SLICE_X14Y30.CLK     Tsrck                 0.395   u0/cnt<3>
                                                       u0/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.251ns (1.380ns logic, 1.871ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0/clkout (SLICE_X16Y32.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/clkout (FF)
  Destination:          u0/clkout (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50_BUFGP rising at 20.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/clkout to u0/clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.AQ      Tcko                  0.234   u0/clkout
                                                       u0/clkout
    SLICE_X16Y32.A6      net (fanout=2)        0.027   u0/clkout
    SLICE_X16Y32.CLK     Tah         (-Th)    -0.197   u0/clkout
                                                       u0/clkout_glue_set
                                                       u0/clkout
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.431ns logic, 0.027ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point u0/cnt_15 (SLICE_X14Y33.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cnt_15 (FF)
  Destination:          u0/cnt_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50_BUFGP rising at 20.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cnt_15 to u0/cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y33.DQ      Tcko                  0.200   u0/cnt<15>
                                                       u0/cnt_15
    SLICE_X14Y33.D6      net (fanout=3)        0.026   u0/cnt<15>
    SLICE_X14Y33.CLK     Tah         (-Th)    -0.237   u0/cnt<15>
                                                       u0/cnt<15>_rt
                                                       u0/Mcount_cnt_xor<15>
                                                       u0/cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point u0/cnt_1 (SLICE_X14Y30.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cnt_1 (FF)
  Destination:          u0/cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50_BUFGP rising at 20.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cnt_1 to u0/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.BQ      Tcko                  0.200   u0/cnt<3>
                                                       u0/cnt_1
    SLICE_X14Y30.B5      net (fanout=3)        0.079   u0/cnt<1>
    SLICE_X14Y30.CLK     Tah         (-Th)    -0.234   u0/cnt<3>
                                                       u0/cnt<1>_rt
                                                       u0/Mcount_cnt_cy<3>
                                                       u0/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.434ns logic, 0.079ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk50_BUFGP/BUFG/I0
  Logical resource: clk50_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk50_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: u0/clkout/CLK
  Logical resource: u0/clkout/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk50_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: u0/cnt<3>/CLK
  Logical resource: u0/cnt_0/CK
  Location pin: SLICE_X14Y30.CLK
  Clock network: clk50_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    3.645|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 425 paths, 0 nets, and 68 connections

Design statistics:
   Minimum period:   3.645ns{1}   (Maximum frequency: 274.348MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 16 11:20:04 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



