
DMX_CTRL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e60  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000012f8  08006f6c  08006f6c  00016f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08008264  08008264  00018264  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08008268  08008268  00018268  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000264  20000000  0800826c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000a8c  20000268  080084d0  00020268  2**3
                  ALLOC
  7 ._user_heap_stack 00000600  20000cf4  080084d0  00020cf4  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020264  2**0
                  CONTENTS, READONLY
  9 .debug_info   00030501  00000000  00000000  0002028d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000075fe  00000000  00000000  0005078e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000eeb0  00000000  00000000  00057d8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001668  00000000  00000000  00066c40  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00002030  00000000  00000000  000682a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  0001b224  00000000  00000000  0006a2d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0001b5d2  00000000  00000000  000854fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0008139c  00000000  00000000  000a0ace  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007b  00000000  00000000  00121e6a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004404  00000000  00000000  00121ee8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000268 	.word	0x20000268
 8000128:	00000000 	.word	0x00000000
 800012c:	08006f54 	.word	0x08006f54

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000026c 	.word	0x2000026c
 8000148:	08006f54 	.word	0x08006f54

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_frsub>:
 800015c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000160:	e002      	b.n	8000168 <__addsf3>
 8000162:	bf00      	nop

08000164 <__aeabi_fsub>:
 8000164:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000168 <__addsf3>:
 8000168:	0042      	lsls	r2, r0, #1
 800016a:	bf1f      	itttt	ne
 800016c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000170:	ea92 0f03 	teqne	r2, r3
 8000174:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000178:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800017c:	d06a      	beq.n	8000254 <__addsf3+0xec>
 800017e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000182:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000186:	bfc1      	itttt	gt
 8000188:	18d2      	addgt	r2, r2, r3
 800018a:	4041      	eorgt	r1, r0
 800018c:	4048      	eorgt	r0, r1
 800018e:	4041      	eorgt	r1, r0
 8000190:	bfb8      	it	lt
 8000192:	425b      	neglt	r3, r3
 8000194:	2b19      	cmp	r3, #25
 8000196:	bf88      	it	hi
 8000198:	4770      	bxhi	lr
 800019a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800019e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001a2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4240      	negne	r0, r0
 80001aa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001ae:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001b2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001b6:	bf18      	it	ne
 80001b8:	4249      	negne	r1, r1
 80001ba:	ea92 0f03 	teq	r2, r3
 80001be:	d03f      	beq.n	8000240 <__addsf3+0xd8>
 80001c0:	f1a2 0201 	sub.w	r2, r2, #1
 80001c4:	fa41 fc03 	asr.w	ip, r1, r3
 80001c8:	eb10 000c 	adds.w	r0, r0, ip
 80001cc:	f1c3 0320 	rsb	r3, r3, #32
 80001d0:	fa01 f103 	lsl.w	r1, r1, r3
 80001d4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001d8:	d502      	bpl.n	80001e0 <__addsf3+0x78>
 80001da:	4249      	negs	r1, r1
 80001dc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001e0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001e4:	d313      	bcc.n	800020e <__addsf3+0xa6>
 80001e6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001ea:	d306      	bcc.n	80001fa <__addsf3+0x92>
 80001ec:	0840      	lsrs	r0, r0, #1
 80001ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80001f2:	f102 0201 	add.w	r2, r2, #1
 80001f6:	2afe      	cmp	r2, #254	; 0xfe
 80001f8:	d251      	bcs.n	800029e <__addsf3+0x136>
 80001fa:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001fe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000202:	bf08      	it	eq
 8000204:	f020 0001 	biceq.w	r0, r0, #1
 8000208:	ea40 0003 	orr.w	r0, r0, r3
 800020c:	4770      	bx	lr
 800020e:	0049      	lsls	r1, r1, #1
 8000210:	eb40 0000 	adc.w	r0, r0, r0
 8000214:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000218:	f1a2 0201 	sub.w	r2, r2, #1
 800021c:	d1ed      	bne.n	80001fa <__addsf3+0x92>
 800021e:	fab0 fc80 	clz	ip, r0
 8000222:	f1ac 0c08 	sub.w	ip, ip, #8
 8000226:	ebb2 020c 	subs.w	r2, r2, ip
 800022a:	fa00 f00c 	lsl.w	r0, r0, ip
 800022e:	bfaa      	itet	ge
 8000230:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000234:	4252      	neglt	r2, r2
 8000236:	4318      	orrge	r0, r3
 8000238:	bfbc      	itt	lt
 800023a:	40d0      	lsrlt	r0, r2
 800023c:	4318      	orrlt	r0, r3
 800023e:	4770      	bx	lr
 8000240:	f092 0f00 	teq	r2, #0
 8000244:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000248:	bf06      	itte	eq
 800024a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800024e:	3201      	addeq	r2, #1
 8000250:	3b01      	subne	r3, #1
 8000252:	e7b5      	b.n	80001c0 <__addsf3+0x58>
 8000254:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000258:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800025c:	bf18      	it	ne
 800025e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000262:	d021      	beq.n	80002a8 <__addsf3+0x140>
 8000264:	ea92 0f03 	teq	r2, r3
 8000268:	d004      	beq.n	8000274 <__addsf3+0x10c>
 800026a:	f092 0f00 	teq	r2, #0
 800026e:	bf08      	it	eq
 8000270:	4608      	moveq	r0, r1
 8000272:	4770      	bx	lr
 8000274:	ea90 0f01 	teq	r0, r1
 8000278:	bf1c      	itt	ne
 800027a:	2000      	movne	r0, #0
 800027c:	4770      	bxne	lr
 800027e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000282:	d104      	bne.n	800028e <__addsf3+0x126>
 8000284:	0040      	lsls	r0, r0, #1
 8000286:	bf28      	it	cs
 8000288:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800028c:	4770      	bx	lr
 800028e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000292:	bf3c      	itt	cc
 8000294:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000298:	4770      	bxcc	lr
 800029a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800029e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80002a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002a6:	4770      	bx	lr
 80002a8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002ac:	bf16      	itet	ne
 80002ae:	4608      	movne	r0, r1
 80002b0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002b4:	4601      	movne	r1, r0
 80002b6:	0242      	lsls	r2, r0, #9
 80002b8:	bf06      	itte	eq
 80002ba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002be:	ea90 0f01 	teqeq	r0, r1
 80002c2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_ui2f>:
 80002c8:	f04f 0300 	mov.w	r3, #0
 80002cc:	e004      	b.n	80002d8 <__aeabi_i2f+0x8>
 80002ce:	bf00      	nop

080002d0 <__aeabi_i2f>:
 80002d0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002d4:	bf48      	it	mi
 80002d6:	4240      	negmi	r0, r0
 80002d8:	ea5f 0c00 	movs.w	ip, r0
 80002dc:	bf08      	it	eq
 80002de:	4770      	bxeq	lr
 80002e0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002e4:	4601      	mov	r1, r0
 80002e6:	f04f 0000 	mov.w	r0, #0
 80002ea:	e01c      	b.n	8000326 <__aeabi_l2f+0x2a>

080002ec <__aeabi_ul2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f04f 0300 	mov.w	r3, #0
 80002f8:	e00a      	b.n	8000310 <__aeabi_l2f+0x14>
 80002fa:	bf00      	nop

080002fc <__aeabi_l2f>:
 80002fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000300:	bf08      	it	eq
 8000302:	4770      	bxeq	lr
 8000304:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000308:	d502      	bpl.n	8000310 <__aeabi_l2f+0x14>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	ea5f 0c01 	movs.w	ip, r1
 8000314:	bf02      	ittt	eq
 8000316:	4684      	moveq	ip, r0
 8000318:	4601      	moveq	r1, r0
 800031a:	2000      	moveq	r0, #0
 800031c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000320:	bf08      	it	eq
 8000322:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000326:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800032a:	fabc f28c 	clz	r2, ip
 800032e:	3a08      	subs	r2, #8
 8000330:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000334:	db10      	blt.n	8000358 <__aeabi_l2f+0x5c>
 8000336:	fa01 fc02 	lsl.w	ip, r1, r2
 800033a:	4463      	add	r3, ip
 800033c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000340:	f1c2 0220 	rsb	r2, r2, #32
 8000344:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000348:	fa20 f202 	lsr.w	r2, r0, r2
 800034c:	eb43 0002 	adc.w	r0, r3, r2
 8000350:	bf08      	it	eq
 8000352:	f020 0001 	biceq.w	r0, r0, #1
 8000356:	4770      	bx	lr
 8000358:	f102 0220 	add.w	r2, r2, #32
 800035c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000360:	f1c2 0220 	rsb	r2, r2, #32
 8000364:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000368:	fa21 f202 	lsr.w	r2, r1, r2
 800036c:	eb43 0002 	adc.w	r0, r3, r2
 8000370:	bf08      	it	eq
 8000372:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000376:	4770      	bx	lr

08000378 <__aeabi_fmul>:
 8000378:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800037c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000380:	bf1e      	ittt	ne
 8000382:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000386:	ea92 0f0c 	teqne	r2, ip
 800038a:	ea93 0f0c 	teqne	r3, ip
 800038e:	d06f      	beq.n	8000470 <__aeabi_fmul+0xf8>
 8000390:	441a      	add	r2, r3
 8000392:	ea80 0c01 	eor.w	ip, r0, r1
 8000396:	0240      	lsls	r0, r0, #9
 8000398:	bf18      	it	ne
 800039a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800039e:	d01e      	beq.n	80003de <__aeabi_fmul+0x66>
 80003a0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80003a4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003a8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003ac:	fba0 3101 	umull	r3, r1, r0, r1
 80003b0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003b4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003b8:	bf3e      	ittt	cc
 80003ba:	0049      	lslcc	r1, r1, #1
 80003bc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003c0:	005b      	lslcc	r3, r3, #1
 80003c2:	ea40 0001 	orr.w	r0, r0, r1
 80003c6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ca:	2afd      	cmp	r2, #253	; 0xfd
 80003cc:	d81d      	bhi.n	800040a <__aeabi_fmul+0x92>
 80003ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003d2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003d6:	bf08      	it	eq
 80003d8:	f020 0001 	biceq.w	r0, r0, #1
 80003dc:	4770      	bx	lr
 80003de:	f090 0f00 	teq	r0, #0
 80003e2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003e6:	bf08      	it	eq
 80003e8:	0249      	lsleq	r1, r1, #9
 80003ea:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003ee:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003f2:	3a7f      	subs	r2, #127	; 0x7f
 80003f4:	bfc2      	ittt	gt
 80003f6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003fa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003fe:	4770      	bxgt	lr
 8000400:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000404:	f04f 0300 	mov.w	r3, #0
 8000408:	3a01      	subs	r2, #1
 800040a:	dc5d      	bgt.n	80004c8 <__aeabi_fmul+0x150>
 800040c:	f112 0f19 	cmn.w	r2, #25
 8000410:	bfdc      	itt	le
 8000412:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000416:	4770      	bxle	lr
 8000418:	f1c2 0200 	rsb	r2, r2, #0
 800041c:	0041      	lsls	r1, r0, #1
 800041e:	fa21 f102 	lsr.w	r1, r1, r2
 8000422:	f1c2 0220 	rsb	r2, r2, #32
 8000426:	fa00 fc02 	lsl.w	ip, r0, r2
 800042a:	ea5f 0031 	movs.w	r0, r1, rrx
 800042e:	f140 0000 	adc.w	r0, r0, #0
 8000432:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000436:	bf08      	it	eq
 8000438:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800043c:	4770      	bx	lr
 800043e:	f092 0f00 	teq	r2, #0
 8000442:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000446:	bf02      	ittt	eq
 8000448:	0040      	lsleq	r0, r0, #1
 800044a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800044e:	3a01      	subeq	r2, #1
 8000450:	d0f9      	beq.n	8000446 <__aeabi_fmul+0xce>
 8000452:	ea40 000c 	orr.w	r0, r0, ip
 8000456:	f093 0f00 	teq	r3, #0
 800045a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800045e:	bf02      	ittt	eq
 8000460:	0049      	lsleq	r1, r1, #1
 8000462:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000466:	3b01      	subeq	r3, #1
 8000468:	d0f9      	beq.n	800045e <__aeabi_fmul+0xe6>
 800046a:	ea41 010c 	orr.w	r1, r1, ip
 800046e:	e78f      	b.n	8000390 <__aeabi_fmul+0x18>
 8000470:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000474:	ea92 0f0c 	teq	r2, ip
 8000478:	bf18      	it	ne
 800047a:	ea93 0f0c 	teqne	r3, ip
 800047e:	d00a      	beq.n	8000496 <__aeabi_fmul+0x11e>
 8000480:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000484:	bf18      	it	ne
 8000486:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800048a:	d1d8      	bne.n	800043e <__aeabi_fmul+0xc6>
 800048c:	ea80 0001 	eor.w	r0, r0, r1
 8000490:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000494:	4770      	bx	lr
 8000496:	f090 0f00 	teq	r0, #0
 800049a:	bf17      	itett	ne
 800049c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80004a0:	4608      	moveq	r0, r1
 80004a2:	f091 0f00 	teqne	r1, #0
 80004a6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80004aa:	d014      	beq.n	80004d6 <__aeabi_fmul+0x15e>
 80004ac:	ea92 0f0c 	teq	r2, ip
 80004b0:	d101      	bne.n	80004b6 <__aeabi_fmul+0x13e>
 80004b2:	0242      	lsls	r2, r0, #9
 80004b4:	d10f      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004b6:	ea93 0f0c 	teq	r3, ip
 80004ba:	d103      	bne.n	80004c4 <__aeabi_fmul+0x14c>
 80004bc:	024b      	lsls	r3, r1, #9
 80004be:	bf18      	it	ne
 80004c0:	4608      	movne	r0, r1
 80004c2:	d108      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004c4:	ea80 0001 	eor.w	r0, r0, r1
 80004c8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004cc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004d0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004d4:	4770      	bx	lr
 80004d6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004da:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004de:	4770      	bx	lr

080004e0 <__aeabi_fdiv>:
 80004e0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004e4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004e8:	bf1e      	ittt	ne
 80004ea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004ee:	ea92 0f0c 	teqne	r2, ip
 80004f2:	ea93 0f0c 	teqne	r3, ip
 80004f6:	d069      	beq.n	80005cc <__aeabi_fdiv+0xec>
 80004f8:	eba2 0203 	sub.w	r2, r2, r3
 80004fc:	ea80 0c01 	eor.w	ip, r0, r1
 8000500:	0249      	lsls	r1, r1, #9
 8000502:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000506:	d037      	beq.n	8000578 <__aeabi_fdiv+0x98>
 8000508:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800050c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000510:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000514:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000518:	428b      	cmp	r3, r1
 800051a:	bf38      	it	cc
 800051c:	005b      	lslcc	r3, r3, #1
 800051e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000522:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000526:	428b      	cmp	r3, r1
 8000528:	bf24      	itt	cs
 800052a:	1a5b      	subcs	r3, r3, r1
 800052c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000530:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000534:	bf24      	itt	cs
 8000536:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800053a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800053e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000542:	bf24      	itt	cs
 8000544:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000548:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800054c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000550:	bf24      	itt	cs
 8000552:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000556:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800055a:	011b      	lsls	r3, r3, #4
 800055c:	bf18      	it	ne
 800055e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000562:	d1e0      	bne.n	8000526 <__aeabi_fdiv+0x46>
 8000564:	2afd      	cmp	r2, #253	; 0xfd
 8000566:	f63f af50 	bhi.w	800040a <__aeabi_fmul+0x92>
 800056a:	428b      	cmp	r3, r1
 800056c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000570:	bf08      	it	eq
 8000572:	f020 0001 	biceq.w	r0, r0, #1
 8000576:	4770      	bx	lr
 8000578:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800057c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000580:	327f      	adds	r2, #127	; 0x7f
 8000582:	bfc2      	ittt	gt
 8000584:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000588:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800058c:	4770      	bxgt	lr
 800058e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000592:	f04f 0300 	mov.w	r3, #0
 8000596:	3a01      	subs	r2, #1
 8000598:	e737      	b.n	800040a <__aeabi_fmul+0x92>
 800059a:	f092 0f00 	teq	r2, #0
 800059e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80005a2:	bf02      	ittt	eq
 80005a4:	0040      	lsleq	r0, r0, #1
 80005a6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80005aa:	3a01      	subeq	r2, #1
 80005ac:	d0f9      	beq.n	80005a2 <__aeabi_fdiv+0xc2>
 80005ae:	ea40 000c 	orr.w	r0, r0, ip
 80005b2:	f093 0f00 	teq	r3, #0
 80005b6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005ba:	bf02      	ittt	eq
 80005bc:	0049      	lsleq	r1, r1, #1
 80005be:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005c2:	3b01      	subeq	r3, #1
 80005c4:	d0f9      	beq.n	80005ba <__aeabi_fdiv+0xda>
 80005c6:	ea41 010c 	orr.w	r1, r1, ip
 80005ca:	e795      	b.n	80004f8 <__aeabi_fdiv+0x18>
 80005cc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005d0:	ea92 0f0c 	teq	r2, ip
 80005d4:	d108      	bne.n	80005e8 <__aeabi_fdiv+0x108>
 80005d6:	0242      	lsls	r2, r0, #9
 80005d8:	f47f af7d 	bne.w	80004d6 <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	f47f af70 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e776      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005e8:	ea93 0f0c 	teq	r3, ip
 80005ec:	d104      	bne.n	80005f8 <__aeabi_fdiv+0x118>
 80005ee:	024b      	lsls	r3, r1, #9
 80005f0:	f43f af4c 	beq.w	800048c <__aeabi_fmul+0x114>
 80005f4:	4608      	mov	r0, r1
 80005f6:	e76e      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005f8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005fc:	bf18      	it	ne
 80005fe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000602:	d1ca      	bne.n	800059a <__aeabi_fdiv+0xba>
 8000604:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000608:	f47f af5c 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 800060c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000610:	f47f af3c 	bne.w	800048c <__aeabi_fmul+0x114>
 8000614:	e75f      	b.n	80004d6 <__aeabi_fmul+0x15e>
 8000616:	bf00      	nop

08000618 <__aeabi_f2iz>:
 8000618:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800061c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000620:	d30f      	bcc.n	8000642 <__aeabi_f2iz+0x2a>
 8000622:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000626:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800062a:	d90d      	bls.n	8000648 <__aeabi_f2iz+0x30>
 800062c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000630:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000634:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000638:	fa23 f002 	lsr.w	r0, r3, r2
 800063c:	bf18      	it	ne
 800063e:	4240      	negne	r0, r0
 8000640:	4770      	bx	lr
 8000642:	f04f 0000 	mov.w	r0, #0
 8000646:	4770      	bx	lr
 8000648:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800064c:	d101      	bne.n	8000652 <__aeabi_f2iz+0x3a>
 800064e:	0242      	lsls	r2, r0, #9
 8000650:	d105      	bne.n	800065e <__aeabi_f2iz+0x46>
 8000652:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000656:	bf08      	it	eq
 8000658:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800065c:	4770      	bx	lr
 800065e:	f04f 0000 	mov.w	r0, #0
 8000662:	4770      	bx	lr

08000664 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000664:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000666:	4b0e      	ldr	r3, [pc, #56]	; (80006a0 <HAL_InitTick+0x3c>)
{
 8000668:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800066a:	7818      	ldrb	r0, [r3, #0]
 800066c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000670:	fbb3 f3f0 	udiv	r3, r3, r0
 8000674:	4a0b      	ldr	r2, [pc, #44]	; (80006a4 <HAL_InitTick+0x40>)
 8000676:	6810      	ldr	r0, [r2, #0]
 8000678:	fbb0 f0f3 	udiv	r0, r0, r3
 800067c:	f000 fac8 	bl	8000c10 <HAL_SYSTICK_Config>
 8000680:	4604      	mov	r4, r0
 8000682:	b958      	cbnz	r0, 800069c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000684:	2d0f      	cmp	r5, #15
 8000686:	d809      	bhi.n	800069c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000688:	4602      	mov	r2, r0
 800068a:	4629      	mov	r1, r5
 800068c:	f04f 30ff 	mov.w	r0, #4294967295
 8000690:	f000 fa7c 	bl	8000b8c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000694:	4620      	mov	r0, r4
 8000696:	4b04      	ldr	r3, [pc, #16]	; (80006a8 <HAL_InitTick+0x44>)
 8000698:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800069a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800069c:	2001      	movs	r0, #1
 800069e:	e7fc      	b.n	800069a <HAL_InitTick+0x36>
 80006a0:	20000000 	.word	0x20000000
 80006a4:	20000074 	.word	0x20000074
 80006a8:	20000004 	.word	0x20000004

080006ac <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006ac:	4a07      	ldr	r2, [pc, #28]	; (80006cc <HAL_Init+0x20>)
{
 80006ae:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006b0:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006b2:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006b4:	f043 0310 	orr.w	r3, r3, #16
 80006b8:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006ba:	f000 fa55 	bl	8000b68 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80006be:	2000      	movs	r0, #0
 80006c0:	f7ff ffd0 	bl	8000664 <HAL_InitTick>
  HAL_MspInit();
 80006c4:	f005 f870 	bl	80057a8 <HAL_MspInit>
}
 80006c8:	2000      	movs	r0, #0
 80006ca:	bd08      	pop	{r3, pc}
 80006cc:	40022000 	.word	0x40022000

080006d0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80006d0:	4a03      	ldr	r2, [pc, #12]	; (80006e0 <HAL_IncTick+0x10>)
 80006d2:	4b04      	ldr	r3, [pc, #16]	; (80006e4 <HAL_IncTick+0x14>)
 80006d4:	6811      	ldr	r1, [r2, #0]
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	440b      	add	r3, r1
 80006da:	6013      	str	r3, [r2, #0]
}
 80006dc:	4770      	bx	lr
 80006de:	bf00      	nop
 80006e0:	200005b8 	.word	0x200005b8
 80006e4:	20000000 	.word	0x20000000

080006e8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80006e8:	4b01      	ldr	r3, [pc, #4]	; (80006f0 <HAL_GetTick+0x8>)
 80006ea:	6818      	ldr	r0, [r3, #0]
}
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	200005b8 	.word	0x200005b8

080006f4 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80006f4:	6803      	ldr	r3, [r0, #0]
 80006f6:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 80006f8:	4770      	bx	lr

080006fa <HAL_ADC_LevelOutOfWindowCallback>:
 80006fa:	4770      	bx	lr

080006fc <HAL_ADC_IRQHandler>:
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80006fc:	6803      	ldr	r3, [r0, #0]
{
 80006fe:	b510      	push	{r4, lr}
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000700:	685a      	ldr	r2, [r3, #4]
{
 8000702:	4604      	mov	r4, r0
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000704:	0690      	lsls	r0, r2, #26
 8000706:	d527      	bpl.n	8000758 <HAL_ADC_IRQHandler+0x5c>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8000708:	681a      	ldr	r2, [r3, #0]
 800070a:	0791      	lsls	r1, r2, #30
 800070c:	d524      	bpl.n	8000758 <HAL_ADC_IRQHandler+0x5c>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800070e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000710:	06d2      	lsls	r2, r2, #27
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000712:	bf5e      	ittt	pl
 8000714:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 8000716:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 800071a:	62a2      	strpl	r2, [r4, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800071c:	689a      	ldr	r2, [r3, #8]
 800071e:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000722:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000726:	d110      	bne.n	800074a <HAL_ADC_IRQHandler+0x4e>
 8000728:	7b22      	ldrb	r2, [r4, #12]
 800072a:	b972      	cbnz	r2, 800074a <HAL_ADC_IRQHandler+0x4e>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800072c:	685a      	ldr	r2, [r3, #4]
 800072e:	f022 0220 	bic.w	r2, r2, #32
 8000732:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000734:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000736:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800073a:	62a3      	str	r3, [r4, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800073c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800073e:	04db      	lsls	r3, r3, #19
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000740:	bf5e      	ittt	pl
 8000742:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8000744:	f043 0301 	orrpl.w	r3, r3, #1
 8000748:	62a3      	strpl	r3, [r4, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 800074a:	4620      	mov	r0, r4
 800074c:	f005 f9ca 	bl	8005ae4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000750:	f06f 0212 	mvn.w	r2, #18
 8000754:	6823      	ldr	r3, [r4, #0]
 8000756:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8000758:	6823      	ldr	r3, [r4, #0]
 800075a:	685a      	ldr	r2, [r3, #4]
 800075c:	0610      	lsls	r0, r2, #24
 800075e:	d530      	bpl.n	80007c2 <HAL_ADC_IRQHandler+0xc6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8000760:	681a      	ldr	r2, [r3, #0]
 8000762:	0751      	lsls	r1, r2, #29
 8000764:	d52d      	bpl.n	80007c2 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000766:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000768:	06d2      	lsls	r2, r2, #27
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800076a:	bf5e      	ittt	pl
 800076c:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 800076e:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 8000772:	62a2      	strpl	r2, [r4, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000774:	689a      	ldr	r2, [r3, #8]
 8000776:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
 800077a:	f5b2 4fe0 	cmp.w	r2, #28672	; 0x7000
 800077e:	d00a      	beq.n	8000796 <HAL_ADC_IRQHandler+0x9a>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000780:	685a      	ldr	r2, [r3, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000782:	0550      	lsls	r0, r2, #21
 8000784:	d416      	bmi.n	80007b4 <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000786:	689a      	ldr	r2, [r3, #8]
 8000788:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800078c:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000790:	d110      	bne.n	80007b4 <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000792:	7b22      	ldrb	r2, [r4, #12]
 8000794:	b972      	cbnz	r2, 80007b4 <HAL_ADC_IRQHandler+0xb8>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000796:	685a      	ldr	r2, [r3, #4]
 8000798:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800079c:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800079e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80007a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80007a4:	62a3      	str	r3, [r4, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80007a6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80007a8:	05d9      	lsls	r1, r3, #23
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80007aa:	bf5e      	ittt	pl
 80007ac:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 80007ae:	f043 0301 	orrpl.w	r3, r3, #1
 80007b2:	62a3      	strpl	r3, [r4, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80007b4:	4620      	mov	r0, r4
 80007b6:	f000 f9d5 	bl	8000b64 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80007ba:	f06f 020c 	mvn.w	r2, #12
 80007be:	6823      	ldr	r3, [r4, #0]
 80007c0:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 80007c2:	6823      	ldr	r3, [r4, #0]
 80007c4:	685a      	ldr	r2, [r3, #4]
 80007c6:	0652      	lsls	r2, r2, #25
 80007c8:	d50d      	bpl.n	80007e6 <HAL_ADC_IRQHandler+0xea>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	07db      	lsls	r3, r3, #31
 80007ce:	d50a      	bpl.n	80007e6 <HAL_ADC_IRQHandler+0xea>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80007d0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80007d2:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80007d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007d8:	62a3      	str	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80007da:	f7ff ff8e 	bl	80006fa <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80007de:	f06f 0201 	mvn.w	r2, #1
 80007e2:	6823      	ldr	r3, [r4, #0]
 80007e4:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80007e6:	bd10      	pop	{r4, pc}

080007e8 <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 80007e8:	2300      	movs	r3, #0
{ 
 80007ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 80007ec:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80007ee:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 80007f2:	2b01      	cmp	r3, #1
 80007f4:	d06d      	beq.n	80008d2 <HAL_ADC_ConfigChannel+0xea>
 80007f6:	2301      	movs	r3, #1
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80007f8:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 80007fa:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 80007fe:	2d06      	cmp	r5, #6
 8000800:	6802      	ldr	r2, [r0, #0]
 8000802:	eb05 0385 	add.w	r3, r5, r5, lsl #2
 8000806:	680c      	ldr	r4, [r1, #0]
 8000808:	d823      	bhi.n	8000852 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800080a:	261f      	movs	r6, #31
 800080c:	6b55      	ldr	r5, [r2, #52]	; 0x34
 800080e:	3b05      	subs	r3, #5
 8000810:	409e      	lsls	r6, r3
 8000812:	ea25 0506 	bic.w	r5, r5, r6
 8000816:	fa04 f303 	lsl.w	r3, r4, r3
 800081a:	432b      	orrs	r3, r5
 800081c:	6353      	str	r3, [r2, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800081e:	2c09      	cmp	r4, #9
 8000820:	688b      	ldr	r3, [r1, #8]
 8000822:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8000826:	f04f 0107 	mov.w	r1, #7
 800082a:	d92a      	bls.n	8000882 <HAL_ADC_ConfigChannel+0x9a>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800082c:	68d6      	ldr	r6, [r2, #12]
 800082e:	3d1e      	subs	r5, #30
 8000830:	40a9      	lsls	r1, r5
 8000832:	ea26 0101 	bic.w	r1, r6, r1
 8000836:	40ab      	lsls	r3, r5
 8000838:	430b      	orrs	r3, r1
 800083a:	60d3      	str	r3, [r2, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800083c:	f1a4 0310 	sub.w	r3, r4, #16
 8000840:	2b01      	cmp	r3, #1
 8000842:	d926      	bls.n	8000892 <HAL_ADC_ConfigChannel+0xaa>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000844:	2300      	movs	r3, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000846:	2200      	movs	r2, #0
 8000848:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 800084c:	4618      	mov	r0, r3
 800084e:	b002      	add	sp, #8
 8000850:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 8000852:	2d0c      	cmp	r5, #12
 8000854:	f04f 051f 	mov.w	r5, #31
 8000858:	d809      	bhi.n	800086e <HAL_ADC_ConfigChannel+0x86>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800085a:	6b16      	ldr	r6, [r2, #48]	; 0x30
 800085c:	3b23      	subs	r3, #35	; 0x23
 800085e:	409d      	lsls	r5, r3
 8000860:	ea26 0505 	bic.w	r5, r6, r5
 8000864:	fa04 f303 	lsl.w	r3, r4, r3
 8000868:	432b      	orrs	r3, r5
 800086a:	6313      	str	r3, [r2, #48]	; 0x30
 800086c:	e7d7      	b.n	800081e <HAL_ADC_ConfigChannel+0x36>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800086e:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8000870:	3b41      	subs	r3, #65	; 0x41
 8000872:	409d      	lsls	r5, r3
 8000874:	ea26 0505 	bic.w	r5, r6, r5
 8000878:	fa04 f303 	lsl.w	r3, r4, r3
 800087c:	432b      	orrs	r3, r5
 800087e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000880:	e7cd      	b.n	800081e <HAL_ADC_ConfigChannel+0x36>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000882:	6916      	ldr	r6, [r2, #16]
 8000884:	40a9      	lsls	r1, r5
 8000886:	ea26 0101 	bic.w	r1, r6, r1
 800088a:	40ab      	lsls	r3, r5
 800088c:	430b      	orrs	r3, r1
 800088e:	6113      	str	r3, [r2, #16]
 8000890:	e7d4      	b.n	800083c <HAL_ADC_ConfigChannel+0x54>
    if (hadc->Instance == ADC1)
 8000892:	4b11      	ldr	r3, [pc, #68]	; (80008d8 <HAL_ADC_ConfigChannel+0xf0>)
 8000894:	429a      	cmp	r2, r3
 8000896:	d116      	bne.n	80008c6 <HAL_ADC_ConfigChannel+0xde>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000898:	6893      	ldr	r3, [r2, #8]
 800089a:	021b      	lsls	r3, r3, #8
 800089c:	d4d2      	bmi.n	8000844 <HAL_ADC_ConfigChannel+0x5c>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800089e:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80008a0:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80008a2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80008a6:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80008a8:	d1cc      	bne.n	8000844 <HAL_ADC_ConfigChannel+0x5c>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80008aa:	4b0c      	ldr	r3, [pc, #48]	; (80008dc <HAL_ADC_ConfigChannel+0xf4>)
 80008ac:	4a0c      	ldr	r2, [pc, #48]	; (80008e0 <HAL_ADC_ConfigChannel+0xf8>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	fbb3 f2f2 	udiv	r2, r3, r2
 80008b4:	230a      	movs	r3, #10
 80008b6:	4353      	muls	r3, r2
            wait_loop_index--;
 80008b8:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80008ba:	9b01      	ldr	r3, [sp, #4]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d0c1      	beq.n	8000844 <HAL_ADC_ConfigChannel+0x5c>
            wait_loop_index--;
 80008c0:	9b01      	ldr	r3, [sp, #4]
 80008c2:	3b01      	subs	r3, #1
 80008c4:	e7f8      	b.n	80008b8 <HAL_ADC_ConfigChannel+0xd0>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80008c6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80008c8:	f043 0320 	orr.w	r3, r3, #32
 80008cc:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 80008ce:	2301      	movs	r3, #1
 80008d0:	e7b9      	b.n	8000846 <HAL_ADC_ConfigChannel+0x5e>
  __HAL_LOCK(hadc);
 80008d2:	2302      	movs	r3, #2
 80008d4:	e7ba      	b.n	800084c <HAL_ADC_ConfigChannel+0x64>
 80008d6:	bf00      	nop
 80008d8:	40012400 	.word	0x40012400
 80008dc:	20000074 	.word	0x20000074
 80008e0:	000f4240 	.word	0x000f4240

080008e4 <ADC_Enable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 80008e4:	2300      	movs	r3, #0
{
 80008e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 80008e8:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80008ea:	6803      	ldr	r3, [r0, #0]
{
 80008ec:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 80008ee:	689a      	ldr	r2, [r3, #8]
 80008f0:	07d2      	lsls	r2, r2, #31
 80008f2:	d502      	bpl.n	80008fa <ADC_Enable+0x16>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80008f4:	2000      	movs	r0, #0
}
 80008f6:	b002      	add	sp, #8
 80008f8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 80008fa:	689a      	ldr	r2, [r3, #8]
 80008fc:	f042 0201 	orr.w	r2, r2, #1
 8000900:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000902:	4b12      	ldr	r3, [pc, #72]	; (800094c <ADC_Enable+0x68>)
 8000904:	4a12      	ldr	r2, [pc, #72]	; (8000950 <ADC_Enable+0x6c>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 800090c:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 800090e:	9b01      	ldr	r3, [sp, #4]
 8000910:	b9c3      	cbnz	r3, 8000944 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 8000912:	f7ff fee9 	bl	80006e8 <HAL_GetTick>
 8000916:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000918:	6823      	ldr	r3, [r4, #0]
 800091a:	689d      	ldr	r5, [r3, #8]
 800091c:	f015 0501 	ands.w	r5, r5, #1
 8000920:	d1e8      	bne.n	80008f4 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000922:	f7ff fee1 	bl	80006e8 <HAL_GetTick>
 8000926:	1b80      	subs	r0, r0, r6
 8000928:	2802      	cmp	r0, #2
 800092a:	d9f5      	bls.n	8000918 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800092c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 800092e:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000932:	f043 0310 	orr.w	r3, r3, #16
 8000936:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000938:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 800093a:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800093c:	f043 0301 	orr.w	r3, r3, #1
 8000940:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000942:	e7d8      	b.n	80008f6 <ADC_Enable+0x12>
      wait_loop_index--;
 8000944:	9b01      	ldr	r3, [sp, #4]
 8000946:	3b01      	subs	r3, #1
 8000948:	e7e0      	b.n	800090c <ADC_Enable+0x28>
 800094a:	bf00      	nop
 800094c:	20000074 	.word	0x20000074
 8000950:	000f4240 	.word	0x000f4240

08000954 <HAL_ADC_Start_IT>:
  __HAL_LOCK(hadc);
 8000954:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8000958:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 800095a:	2b01      	cmp	r3, #1
{
 800095c:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 800095e:	d058      	beq.n	8000a12 <HAL_ADC_Start_IT+0xbe>
 8000960:	2301      	movs	r3, #1
 8000962:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 8000966:	f7ff ffbd 	bl	80008e4 <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 800096a:	2800      	cmp	r0, #0
 800096c:	d14d      	bne.n	8000a0a <HAL_ADC_Start_IT+0xb6>
    ADC_STATE_CLR_SET(hadc->State,
 800096e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000970:	4a29      	ldr	r2, [pc, #164]	; (8000a18 <HAL_ADC_Start_IT+0xc4>)
    ADC_STATE_CLR_SET(hadc->State,
 8000972:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000976:	f023 0301 	bic.w	r3, r3, #1
 800097a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800097e:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000980:	6823      	ldr	r3, [r4, #0]
 8000982:	4293      	cmp	r3, r2
 8000984:	d104      	bne.n	8000990 <HAL_ADC_Start_IT+0x3c>
 8000986:	4925      	ldr	r1, [pc, #148]	; (8000a1c <HAL_ADC_Start_IT+0xc8>)
 8000988:	684a      	ldr	r2, [r1, #4]
 800098a:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 800098e:	d132      	bne.n	80009f6 <HAL_ADC_Start_IT+0xa2>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000990:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000992:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8000996:	62a2      	str	r2, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000998:	685a      	ldr	r2, [r3, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800099a:	0552      	lsls	r2, r2, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800099c:	bf41      	itttt	mi
 800099e:	6aa2      	ldrmi	r2, [r4, #40]	; 0x28
 80009a0:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 80009a4:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 80009a8:	62a2      	strmi	r2, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80009aa:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80009ac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80009b0:	bf1c      	itt	ne
 80009b2:	6ae2      	ldrne	r2, [r4, #44]	; 0x2c
 80009b4:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80009b8:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 80009ba:	2200      	movs	r2, #0
 80009bc:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80009c0:	f06f 0202 	mvn.w	r2, #2
 80009c4:	601a      	str	r2, [r3, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80009c6:	685a      	ldr	r2, [r3, #4]
 80009c8:	f042 0220 	orr.w	r2, r2, #32
 80009cc:	605a      	str	r2, [r3, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80009ce:	689a      	ldr	r2, [r3, #8]
 80009d0:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80009d4:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80009d8:	d113      	bne.n	8000a02 <HAL_ADC_Start_IT+0xae>
 80009da:	4a0f      	ldr	r2, [pc, #60]	; (8000a18 <HAL_ADC_Start_IT+0xc4>)
 80009dc:	4293      	cmp	r3, r2
 80009de:	d105      	bne.n	80009ec <HAL_ADC_Start_IT+0x98>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80009e0:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 80009e4:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80009e6:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 80009ea:	d10a      	bne.n	8000a02 <HAL_ADC_Start_IT+0xae>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80009ec:	689a      	ldr	r2, [r3, #8]
 80009ee:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80009f2:	609a      	str	r2, [r3, #8]
}
 80009f4:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80009f6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80009f8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80009fc:	62a2      	str	r2, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80009fe:	684a      	ldr	r2, [r1, #4]
 8000a00:	e7cb      	b.n	800099a <HAL_ADC_Start_IT+0x46>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000a02:	689a      	ldr	r2, [r3, #8]
 8000a04:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000a08:	e7f3      	b.n	80009f2 <HAL_ADC_Start_IT+0x9e>
    __HAL_UNLOCK(hadc);
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8000a10:	e7f0      	b.n	80009f4 <HAL_ADC_Start_IT+0xa0>
  __HAL_LOCK(hadc);
 8000a12:	2002      	movs	r0, #2
 8000a14:	e7ee      	b.n	80009f4 <HAL_ADC_Start_IT+0xa0>
 8000a16:	bf00      	nop
 8000a18:	40012800 	.word	0x40012800
 8000a1c:	40012400 	.word	0x40012400

08000a20 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000a20:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000a22:	6803      	ldr	r3, [r0, #0]
{
 8000a24:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000a26:	689a      	ldr	r2, [r3, #8]
 8000a28:	07d2      	lsls	r2, r2, #31
 8000a2a:	d401      	bmi.n	8000a30 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000a2c:	2000      	movs	r0, #0
}
 8000a2e:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8000a30:	689a      	ldr	r2, [r3, #8]
 8000a32:	f022 0201 	bic.w	r2, r2, #1
 8000a36:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8000a38:	f7ff fe56 	bl	80006e8 <HAL_GetTick>
 8000a3c:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000a3e:	6823      	ldr	r3, [r4, #0]
 8000a40:	689b      	ldr	r3, [r3, #8]
 8000a42:	07db      	lsls	r3, r3, #31
 8000a44:	d5f2      	bpl.n	8000a2c <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000a46:	f7ff fe4f 	bl	80006e8 <HAL_GetTick>
 8000a4a:	1b40      	subs	r0, r0, r5
 8000a4c:	2802      	cmp	r0, #2
 8000a4e:	d9f6      	bls.n	8000a3e <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000a50:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a52:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000a54:	f043 0310 	orr.w	r3, r3, #16
 8000a58:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a5a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000a5c:	f043 0301 	orr.w	r3, r3, #1
 8000a60:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000a62:	e7e4      	b.n	8000a2e <ADC_ConversionStop_Disable+0xe>

08000a64 <HAL_ADC_Init>:
{
 8000a64:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 8000a66:	4604      	mov	r4, r0
 8000a68:	2800      	cmp	r0, #0
 8000a6a:	d070      	beq.n	8000b4e <HAL_ADC_Init+0xea>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000a6c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000a6e:	b923      	cbnz	r3, 8000a7a <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8000a70:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8000a72:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 8000a76:	f004 feb9 	bl	80057ec <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000a7a:	4620      	mov	r0, r4
 8000a7c:	f7ff ffd0 	bl	8000a20 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000a80:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000a82:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 8000a86:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000a88:	d163      	bne.n	8000b52 <HAL_ADC_Init+0xee>
 8000a8a:	2800      	cmp	r0, #0
 8000a8c:	d161      	bne.n	8000b52 <HAL_ADC_Init+0xee>
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000a8e:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 8000a90:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000a94:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 8000a96:	f023 0302 	bic.w	r3, r3, #2
 8000a9a:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000a9e:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000aa0:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 8000aa2:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000aa4:	7b23      	ldrb	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000aa6:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000aaa:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000aae:	d037      	beq.n	8000b20 <HAL_ADC_Init+0xbc>
 8000ab0:	2901      	cmp	r1, #1
 8000ab2:	bf14      	ite	ne
 8000ab4:	4606      	movne	r6, r0
 8000ab6:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000aba:	7d25      	ldrb	r5, [r4, #20]
 8000abc:	2d01      	cmp	r5, #1
 8000abe:	d106      	bne.n	8000ace <HAL_ADC_Init+0x6a>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000ac0:	bb83      	cbnz	r3, 8000b24 <HAL_ADC_Init+0xc0>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000ac2:	69a3      	ldr	r3, [r4, #24]
 8000ac4:	3b01      	subs	r3, #1
 8000ac6:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 8000aca:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 8000ace:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000ad0:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8000ad4:	685d      	ldr	r5, [r3, #4]
 8000ad6:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 8000ada:	ea45 0506 	orr.w	r5, r5, r6
 8000ade:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8000ae0:	689e      	ldr	r6, [r3, #8]
 8000ae2:	4d1e      	ldr	r5, [pc, #120]	; (8000b5c <HAL_ADC_Init+0xf8>)
 8000ae4:	ea05 0506 	and.w	r5, r5, r6
 8000ae8:	ea45 0502 	orr.w	r5, r5, r2
 8000aec:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000aee:	d001      	beq.n	8000af4 <HAL_ADC_Init+0x90>
 8000af0:	2901      	cmp	r1, #1
 8000af2:	d120      	bne.n	8000b36 <HAL_ADC_Init+0xd2>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000af4:	6921      	ldr	r1, [r4, #16]
 8000af6:	3901      	subs	r1, #1
 8000af8:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8000afa:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8000afc:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 8000b00:	4329      	orrs	r1, r5
 8000b02:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000b04:	6899      	ldr	r1, [r3, #8]
 8000b06:	4b16      	ldr	r3, [pc, #88]	; (8000b60 <HAL_ADC_Init+0xfc>)
 8000b08:	400b      	ands	r3, r1
 8000b0a:	429a      	cmp	r2, r3
 8000b0c:	d115      	bne.n	8000b3a <HAL_ADC_Init+0xd6>
      ADC_CLEAR_ERRORCODE(hadc);
 8000b0e:	2300      	movs	r3, #0
 8000b10:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8000b12:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000b14:	f023 0303 	bic.w	r3, r3, #3
 8000b18:	f043 0301 	orr.w	r3, r3, #1
 8000b1c:	62a3      	str	r3, [r4, #40]	; 0x28
}
 8000b1e:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000b20:	460e      	mov	r6, r1
 8000b22:	e7ca      	b.n	8000aba <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000b24:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000b26:	f043 0320 	orr.w	r3, r3, #32
 8000b2a:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b2c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000b2e:	f043 0301 	orr.w	r3, r3, #1
 8000b32:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000b34:	e7cb      	b.n	8000ace <HAL_ADC_Init+0x6a>
  uint32_t tmp_sqr1 = 0U;
 8000b36:	2100      	movs	r1, #0
 8000b38:	e7df      	b.n	8000afa <HAL_ADC_Init+0x96>
      ADC_STATE_CLR_SET(hadc->State,
 8000b3a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000b3c:	f023 0312 	bic.w	r3, r3, #18
 8000b40:	f043 0310 	orr.w	r3, r3, #16
 8000b44:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b46:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000b48:	f043 0301 	orr.w	r3, r3, #1
 8000b4c:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8000b4e:	2001      	movs	r0, #1
 8000b50:	e7e5      	b.n	8000b1e <HAL_ADC_Init+0xba>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000b52:	f043 0310 	orr.w	r3, r3, #16
 8000b56:	62a3      	str	r3, [r4, #40]	; 0x28
 8000b58:	e7f9      	b.n	8000b4e <HAL_ADC_Init+0xea>
 8000b5a:	bf00      	nop
 8000b5c:	ffe1f7fd 	.word	0xffe1f7fd
 8000b60:	ff1f0efe 	.word	0xff1f0efe

08000b64 <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8000b64:	4770      	bx	lr
	...

08000b68 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b68:	4a07      	ldr	r2, [pc, #28]	; (8000b88 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000b6a:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b6c:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000b6e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b72:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000b76:	041b      	lsls	r3, r3, #16
 8000b78:	0c1b      	lsrs	r3, r3, #16
 8000b7a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000b82:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000b84:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000b86:	4770      	bx	lr
 8000b88:	e000ed00 	.word	0xe000ed00

08000b8c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b8c:	4b17      	ldr	r3, [pc, #92]	; (8000bec <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b8e:	b570      	push	{r4, r5, r6, lr}
 8000b90:	68dc      	ldr	r4, [r3, #12]

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b92:	f04f 36ff 	mov.w	r6, #4294967295
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b96:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b9a:	f1c4 0507 	rsb	r5, r4, #7
 8000b9e:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ba0:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ba4:	bf28      	it	cs
 8000ba6:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ba8:	2b06      	cmp	r3, #6
 8000baa:	bf98      	it	ls
 8000bac:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bae:	fa06 f305 	lsl.w	r3, r6, r5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bb2:	bf88      	it	hi
 8000bb4:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bb6:	ea21 0303 	bic.w	r3, r1, r3
 8000bba:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bbc:	fa06 f404 	lsl.w	r4, r6, r4
 8000bc0:	ea22 0404 	bic.w	r4, r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000bc4:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bc6:	ea43 0304 	orr.w	r3, r3, r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bca:	bfa8      	it	ge
 8000bcc:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 8000bd0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bd4:	bfb8      	it	lt
 8000bd6:	4a06      	ldrlt	r2, [pc, #24]	; (8000bf0 <HAL_NVIC_SetPriority+0x64>)
 8000bd8:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bda:	bfab      	itete	ge
 8000bdc:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000be0:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000be4:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000be8:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000bea:	bd70      	pop	{r4, r5, r6, pc}
 8000bec:	e000ed00 	.word	0xe000ed00
 8000bf0:	e000ed14 	.word	0xe000ed14

08000bf4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000bf4:	2800      	cmp	r0, #0
 8000bf6:	db08      	blt.n	8000c0a <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	0942      	lsrs	r2, r0, #5
 8000bfc:	f000 001f 	and.w	r0, r0, #31
 8000c00:	fa03 f000 	lsl.w	r0, r3, r0
 8000c04:	4b01      	ldr	r3, [pc, #4]	; (8000c0c <HAL_NVIC_EnableIRQ+0x18>)
 8000c06:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000c0a:	4770      	bx	lr
 8000c0c:	e000e100 	.word	0xe000e100

08000c10 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c10:	3801      	subs	r0, #1
 8000c12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c16:	d20a      	bcs.n	8000c2e <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c18:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c1a:	4b06      	ldr	r3, [pc, #24]	; (8000c34 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c1c:	4a06      	ldr	r2, [pc, #24]	; (8000c38 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c1e:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c20:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c24:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c26:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c28:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c2a:	601a      	str	r2, [r3, #0]
 8000c2c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000c2e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop
 8000c34:	e000e010 	.word	0xe000e010
 8000c38:	e000ed00 	.word	0xe000ed00

08000c3c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000c3c:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000c3e:	b330      	cbz	r0, 8000c8e <HAL_DMA_Init+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000c40:	2214      	movs	r2, #20
 8000c42:	6801      	ldr	r1, [r0, #0]
 8000c44:	4b13      	ldr	r3, [pc, #76]	; (8000c94 <HAL_DMA_Init+0x58>)
 8000c46:	440b      	add	r3, r1
 8000c48:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c4c:	009b      	lsls	r3, r3, #2
 8000c4e:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000c50:	4b11      	ldr	r3, [pc, #68]	; (8000c98 <HAL_DMA_Init+0x5c>)

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000c52:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 8000c54:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000c56:	e9d0 3401 	ldrd	r3, r4, [r0, #4]
 8000c5a:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c5c:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000c5e:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c62:	4323      	orrs	r3, r4
 8000c64:	6904      	ldr	r4, [r0, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000c66:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c6a:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c6c:	6944      	ldr	r4, [r0, #20]
 8000c6e:	4323      	orrs	r3, r4
 8000c70:	6984      	ldr	r4, [r0, #24]
 8000c72:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8000c74:	69c4      	ldr	r4, [r0, #28]
 8000c76:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8000c78:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000c7a:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000c7c:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c7e:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000c80:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c84:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000c86:	f880 3020 	strb.w	r3, [r0, #32]

  return HAL_OK;
 8000c8a:	4618      	mov	r0, r3
}
 8000c8c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000c8e:	2001      	movs	r0, #1
 8000c90:	e7fc      	b.n	8000c8c <HAL_DMA_Init+0x50>
 8000c92:	bf00      	nop
 8000c94:	bffdfff8 	.word	0xbffdfff8
 8000c98:	40020000 	.word	0x40020000

08000c9c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000c9c:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000c9e:	f890 4020 	ldrb.w	r4, [r0, #32]
 8000ca2:	2c01      	cmp	r4, #1
 8000ca4:	d035      	beq.n	8000d12 <HAL_DMA_Start_IT+0x76>
 8000ca6:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000ca8:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8000cac:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8000cb0:	42a5      	cmp	r5, r4
 8000cb2:	f04f 0600 	mov.w	r6, #0
 8000cb6:	f04f 0402 	mov.w	r4, #2
 8000cba:	d128      	bne.n	8000d0e <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000cbc:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000cc0:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000cc2:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8000cc4:	6826      	ldr	r6, [r4, #0]
 8000cc6:	f026 0601 	bic.w	r6, r6, #1
 8000cca:	6026      	str	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000ccc:	e9d0 670f 	ldrd	r6, r7, [r0, #60]	; 0x3c
 8000cd0:	40bd      	lsls	r5, r7
 8000cd2:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000cd4:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000cd6:	6843      	ldr	r3, [r0, #4]
 8000cd8:	6805      	ldr	r5, [r0, #0]
 8000cda:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 8000cdc:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000cde:	bf0b      	itete	eq
 8000ce0:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8000ce2:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8000ce4:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8000ce6:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8000ce8:	b14b      	cbz	r3, 8000cfe <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000cea:	6823      	ldr	r3, [r4, #0]
 8000cec:	f043 030e 	orr.w	r3, r3, #14
  HAL_StatusTypeDef status = HAL_OK;
 8000cf0:	2000      	movs	r0, #0
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000cf2:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8000cf4:	682b      	ldr	r3, [r5, #0]
 8000cf6:	f043 0301 	orr.w	r3, r3, #1
 8000cfa:	602b      	str	r3, [r5, #0]
}
 8000cfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000cfe:	6823      	ldr	r3, [r4, #0]
 8000d00:	f023 0304 	bic.w	r3, r3, #4
 8000d04:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000d06:	6823      	ldr	r3, [r4, #0]
 8000d08:	f043 030a 	orr.w	r3, r3, #10
 8000d0c:	e7f0      	b.n	8000cf0 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 8000d0e:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 8000d12:	2002      	movs	r0, #2
 8000d14:	e7f2      	b.n	8000cfc <HAL_DMA_Start_IT+0x60>
	...

08000d18 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000d18:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 8000d1c:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000d1e:	2b02      	cmp	r3, #2
 8000d20:	d003      	beq.n	8000d2a <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d22:	2304      	movs	r3, #4
 8000d24:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8000d26:	2001      	movs	r0, #1
}
 8000d28:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d2a:	6803      	ldr	r3, [r0, #0]
 8000d2c:	681a      	ldr	r2, [r3, #0]
 8000d2e:	f022 020e 	bic.w	r2, r2, #14
 8000d32:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8000d34:	681a      	ldr	r2, [r3, #0]
 8000d36:	f022 0201 	bic.w	r2, r2, #1
 8000d3a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000d3c:	4a18      	ldr	r2, [pc, #96]	; (8000da0 <HAL_DMA_Abort_IT+0x88>)
 8000d3e:	4293      	cmp	r3, r2
 8000d40:	d01f      	beq.n	8000d82 <HAL_DMA_Abort_IT+0x6a>
 8000d42:	3214      	adds	r2, #20
 8000d44:	4293      	cmp	r3, r2
 8000d46:	d01e      	beq.n	8000d86 <HAL_DMA_Abort_IT+0x6e>
 8000d48:	3214      	adds	r2, #20
 8000d4a:	4293      	cmp	r3, r2
 8000d4c:	d01d      	beq.n	8000d8a <HAL_DMA_Abort_IT+0x72>
 8000d4e:	3214      	adds	r2, #20
 8000d50:	4293      	cmp	r3, r2
 8000d52:	d01d      	beq.n	8000d90 <HAL_DMA_Abort_IT+0x78>
 8000d54:	3214      	adds	r2, #20
 8000d56:	4293      	cmp	r3, r2
 8000d58:	d01d      	beq.n	8000d96 <HAL_DMA_Abort_IT+0x7e>
 8000d5a:	3214      	adds	r2, #20
 8000d5c:	4293      	cmp	r3, r2
 8000d5e:	bf0c      	ite	eq
 8000d60:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8000d64:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8000d68:	4a0e      	ldr	r2, [pc, #56]	; (8000da4 <HAL_DMA_Abort_IT+0x8c>)
    __HAL_UNLOCK(hdma);
 8000d6a:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000d6c:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 8000d74:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8000d76:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8000d7a:	b17b      	cbz	r3, 8000d9c <HAL_DMA_Abort_IT+0x84>
      hdma->XferAbortCallback(hdma);
 8000d7c:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000d7e:	4620      	mov	r0, r4
 8000d80:	e7d2      	b.n	8000d28 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000d82:	2301      	movs	r3, #1
 8000d84:	e7f0      	b.n	8000d68 <HAL_DMA_Abort_IT+0x50>
 8000d86:	2310      	movs	r3, #16
 8000d88:	e7ee      	b.n	8000d68 <HAL_DMA_Abort_IT+0x50>
 8000d8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d8e:	e7eb      	b.n	8000d68 <HAL_DMA_Abort_IT+0x50>
 8000d90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d94:	e7e8      	b.n	8000d68 <HAL_DMA_Abort_IT+0x50>
 8000d96:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d9a:	e7e5      	b.n	8000d68 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	e7c3      	b.n	8000d28 <HAL_DMA_Abort_IT+0x10>
 8000da0:	40020008 	.word	0x40020008
 8000da4:	40020000 	.word	0x40020000

08000da8 <HAL_DMA_IRQHandler>:
{
 8000da8:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000daa:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000dac:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000dae:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000db0:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8000db2:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000db4:	4095      	lsls	r5, r2
 8000db6:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8000db8:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000dba:	d032      	beq.n	8000e22 <HAL_DMA_IRQHandler+0x7a>
 8000dbc:	074d      	lsls	r5, r1, #29
 8000dbe:	d530      	bpl.n	8000e22 <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000dc0:	681a      	ldr	r2, [r3, #0]
 8000dc2:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000dc4:	bf5e      	ittt	pl
 8000dc6:	681a      	ldrpl	r2, [r3, #0]
 8000dc8:	f022 0204 	bicpl.w	r2, r2, #4
 8000dcc:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000dce:	4a3e      	ldr	r2, [pc, #248]	; (8000ec8 <HAL_DMA_IRQHandler+0x120>)
 8000dd0:	4293      	cmp	r3, r2
 8000dd2:	d019      	beq.n	8000e08 <HAL_DMA_IRQHandler+0x60>
 8000dd4:	3214      	adds	r2, #20
 8000dd6:	4293      	cmp	r3, r2
 8000dd8:	d018      	beq.n	8000e0c <HAL_DMA_IRQHandler+0x64>
 8000dda:	3214      	adds	r2, #20
 8000ddc:	4293      	cmp	r3, r2
 8000dde:	d017      	beq.n	8000e10 <HAL_DMA_IRQHandler+0x68>
 8000de0:	3214      	adds	r2, #20
 8000de2:	4293      	cmp	r3, r2
 8000de4:	d017      	beq.n	8000e16 <HAL_DMA_IRQHandler+0x6e>
 8000de6:	3214      	adds	r2, #20
 8000de8:	4293      	cmp	r3, r2
 8000dea:	d017      	beq.n	8000e1c <HAL_DMA_IRQHandler+0x74>
 8000dec:	3214      	adds	r2, #20
 8000dee:	4293      	cmp	r3, r2
 8000df0:	bf0c      	ite	eq
 8000df2:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 8000df6:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 8000dfa:	4a34      	ldr	r2, [pc, #208]	; (8000ecc <HAL_DMA_IRQHandler+0x124>)
 8000dfc:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8000dfe:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d05e      	beq.n	8000ec2 <HAL_DMA_IRQHandler+0x11a>
}
 8000e04:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8000e06:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000e08:	2304      	movs	r3, #4
 8000e0a:	e7f6      	b.n	8000dfa <HAL_DMA_IRQHandler+0x52>
 8000e0c:	2340      	movs	r3, #64	; 0x40
 8000e0e:	e7f4      	b.n	8000dfa <HAL_DMA_IRQHandler+0x52>
 8000e10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e14:	e7f1      	b.n	8000dfa <HAL_DMA_IRQHandler+0x52>
 8000e16:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000e1a:	e7ee      	b.n	8000dfa <HAL_DMA_IRQHandler+0x52>
 8000e1c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000e20:	e7eb      	b.n	8000dfa <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000e22:	2502      	movs	r5, #2
 8000e24:	4095      	lsls	r5, r2
 8000e26:	4225      	tst	r5, r4
 8000e28:	d035      	beq.n	8000e96 <HAL_DMA_IRQHandler+0xee>
 8000e2a:	078d      	lsls	r5, r1, #30
 8000e2c:	d533      	bpl.n	8000e96 <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000e2e:	681a      	ldr	r2, [r3, #0]
 8000e30:	0694      	lsls	r4, r2, #26
 8000e32:	d406      	bmi.n	8000e42 <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8000e34:	681a      	ldr	r2, [r3, #0]
 8000e36:	f022 020a 	bic.w	r2, r2, #10
 8000e3a:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000e42:	4a21      	ldr	r2, [pc, #132]	; (8000ec8 <HAL_DMA_IRQHandler+0x120>)
 8000e44:	4293      	cmp	r3, r2
 8000e46:	d019      	beq.n	8000e7c <HAL_DMA_IRQHandler+0xd4>
 8000e48:	3214      	adds	r2, #20
 8000e4a:	4293      	cmp	r3, r2
 8000e4c:	d018      	beq.n	8000e80 <HAL_DMA_IRQHandler+0xd8>
 8000e4e:	3214      	adds	r2, #20
 8000e50:	4293      	cmp	r3, r2
 8000e52:	d017      	beq.n	8000e84 <HAL_DMA_IRQHandler+0xdc>
 8000e54:	3214      	adds	r2, #20
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d017      	beq.n	8000e8a <HAL_DMA_IRQHandler+0xe2>
 8000e5a:	3214      	adds	r2, #20
 8000e5c:	4293      	cmp	r3, r2
 8000e5e:	d017      	beq.n	8000e90 <HAL_DMA_IRQHandler+0xe8>
 8000e60:	3214      	adds	r2, #20
 8000e62:	4293      	cmp	r3, r2
 8000e64:	bf0c      	ite	eq
 8000e66:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 8000e6a:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8000e6e:	4a17      	ldr	r2, [pc, #92]	; (8000ecc <HAL_DMA_IRQHandler+0x124>)
 8000e70:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8000e72:	2300      	movs	r3, #0
 8000e74:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8000e78:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000e7a:	e7c1      	b.n	8000e00 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000e7c:	2302      	movs	r3, #2
 8000e7e:	e7f6      	b.n	8000e6e <HAL_DMA_IRQHandler+0xc6>
 8000e80:	2320      	movs	r3, #32
 8000e82:	e7f4      	b.n	8000e6e <HAL_DMA_IRQHandler+0xc6>
 8000e84:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e88:	e7f1      	b.n	8000e6e <HAL_DMA_IRQHandler+0xc6>
 8000e8a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e8e:	e7ee      	b.n	8000e6e <HAL_DMA_IRQHandler+0xc6>
 8000e90:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e94:	e7eb      	b.n	8000e6e <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000e96:	2508      	movs	r5, #8
 8000e98:	4095      	lsls	r5, r2
 8000e9a:	4225      	tst	r5, r4
 8000e9c:	d011      	beq.n	8000ec2 <HAL_DMA_IRQHandler+0x11a>
 8000e9e:	0709      	lsls	r1, r1, #28
 8000ea0:	d50f      	bpl.n	8000ec2 <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000ea2:	6819      	ldr	r1, [r3, #0]
 8000ea4:	f021 010e 	bic.w	r1, r1, #14
 8000ea8:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000eaa:	2301      	movs	r3, #1
 8000eac:	fa03 f202 	lsl.w	r2, r3, r2
 8000eb0:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000eb2:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8000eb4:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8000eb8:	2300      	movs	r3, #0
 8000eba:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8000ebe:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000ec0:	e79e      	b.n	8000e00 <HAL_DMA_IRQHandler+0x58>
}
 8000ec2:	bc70      	pop	{r4, r5, r6}
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop
 8000ec8:	40020008 	.word	0x40020008
 8000ecc:	40020000 	.word	0x40020000

08000ed0 <FLASH_SetErrorCode>:
  uint32_t flags = 0U;
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8000ed0:	4a11      	ldr	r2, [pc, #68]	; (8000f18 <FLASH_SetErrorCode+0x48>)
 8000ed2:	68d3      	ldr	r3, [r2, #12]
 8000ed4:	f013 0310 	ands.w	r3, r3, #16
 8000ed8:	d005      	beq.n	8000ee6 <FLASH_SetErrorCode+0x16>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8000eda:	4910      	ldr	r1, [pc, #64]	; (8000f1c <FLASH_SetErrorCode+0x4c>)
 8000edc:	69cb      	ldr	r3, [r1, #28]
 8000ede:	f043 0302 	orr.w	r3, r3, #2
 8000ee2:	61cb      	str	r3, [r1, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8000ee4:	2310      	movs	r3, #16
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000ee6:	68d2      	ldr	r2, [r2, #12]
 8000ee8:	0750      	lsls	r0, r2, #29
 8000eea:	d506      	bpl.n	8000efa <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8000eec:	490b      	ldr	r1, [pc, #44]	; (8000f1c <FLASH_SetErrorCode+0x4c>)
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8000eee:	f043 0304 	orr.w	r3, r3, #4
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8000ef2:	69ca      	ldr	r2, [r1, #28]
 8000ef4:	f042 0201 	orr.w	r2, r2, #1
 8000ef8:	61ca      	str	r2, [r1, #28]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8000efa:	4a07      	ldr	r2, [pc, #28]	; (8000f18 <FLASH_SetErrorCode+0x48>)
 8000efc:	69d1      	ldr	r1, [r2, #28]
 8000efe:	07c9      	lsls	r1, r1, #31
 8000f00:	d508      	bpl.n	8000f14 <FLASH_SetErrorCode+0x44>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8000f02:	4806      	ldr	r0, [pc, #24]	; (8000f1c <FLASH_SetErrorCode+0x4c>)
 8000f04:	69c1      	ldr	r1, [r0, #28]
 8000f06:	f041 0104 	orr.w	r1, r1, #4
 8000f0a:	61c1      	str	r1, [r0, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8000f0c:	69d1      	ldr	r1, [r2, #28]
 8000f0e:	f021 0101 	bic.w	r1, r1, #1
 8000f12:	61d1      	str	r1, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8000f14:	60d3      	str	r3, [r2, #12]
}  
 8000f16:	4770      	bx	lr
 8000f18:	40022000 	.word	0x40022000
 8000f1c:	200005c0 	.word	0x200005c0

08000f20 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000f20:	4b06      	ldr	r3, [pc, #24]	; (8000f3c <HAL_FLASH_Unlock+0x1c>)
 8000f22:	6918      	ldr	r0, [r3, #16]
 8000f24:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8000f28:	d007      	beq.n	8000f3a <HAL_FLASH_Unlock+0x1a>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8000f2a:	4a05      	ldr	r2, [pc, #20]	; (8000f40 <HAL_FLASH_Unlock+0x20>)
 8000f2c:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8000f2e:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8000f32:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000f34:	6918      	ldr	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 8000f36:	f3c0 10c0 	ubfx	r0, r0, #7, #1
}
 8000f3a:	4770      	bx	lr
 8000f3c:	40022000 	.word	0x40022000
 8000f40:	45670123 	.word	0x45670123

08000f44 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8000f44:	4a03      	ldr	r2, [pc, #12]	; (8000f54 <HAL_FLASH_Lock+0x10>)
}
 8000f46:	2000      	movs	r0, #0
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8000f48:	6913      	ldr	r3, [r2, #16]
 8000f4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f4e:	6113      	str	r3, [r2, #16]
}
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	40022000 	.word	0x40022000

08000f58 <FLASH_WaitForLastOperation>:
{
 8000f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f5a:	4606      	mov	r6, r0
  uint32_t tickstart = HAL_GetTick();
 8000f5c:	f7ff fbc4 	bl	80006e8 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000f60:	4c11      	ldr	r4, [pc, #68]	; (8000fa8 <FLASH_WaitForLastOperation+0x50>)
  uint32_t tickstart = HAL_GetTick();
 8000f62:	4607      	mov	r7, r0
 8000f64:	4625      	mov	r5, r4
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000f66:	68e3      	ldr	r3, [r4, #12]
 8000f68:	07d8      	lsls	r0, r3, #31
 8000f6a:	d412      	bmi.n	8000f92 <FLASH_WaitForLastOperation+0x3a>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8000f6c:	68e3      	ldr	r3, [r4, #12]
 8000f6e:	0699      	lsls	r1, r3, #26
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8000f70:	bf44      	itt	mi
 8000f72:	2320      	movmi	r3, #32
 8000f74:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000f76:	68eb      	ldr	r3, [r5, #12]
 8000f78:	06da      	lsls	r2, r3, #27
 8000f7a:	d406      	bmi.n	8000f8a <FLASH_WaitForLastOperation+0x32>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8000f7c:	69eb      	ldr	r3, [r5, #28]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000f7e:	07db      	lsls	r3, r3, #31
 8000f80:	d403      	bmi.n	8000f8a <FLASH_WaitForLastOperation+0x32>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000f82:	68e8      	ldr	r0, [r5, #12]
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8000f84:	f010 0004 	ands.w	r0, r0, #4
 8000f88:	d007      	beq.n	8000f9a <FLASH_WaitForLastOperation+0x42>
    FLASH_SetErrorCode();
 8000f8a:	f7ff ffa1 	bl	8000ed0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8000f8e:	2001      	movs	r0, #1
 8000f90:	e003      	b.n	8000f9a <FLASH_WaitForLastOperation+0x42>
    if (Timeout != HAL_MAX_DELAY)
 8000f92:	1c73      	adds	r3, r6, #1
 8000f94:	d0e7      	beq.n	8000f66 <FLASH_WaitForLastOperation+0xe>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8000f96:	b90e      	cbnz	r6, 8000f9c <FLASH_WaitForLastOperation+0x44>
        return HAL_TIMEOUT;
 8000f98:	2003      	movs	r0, #3
}
 8000f9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8000f9c:	f7ff fba4 	bl	80006e8 <HAL_GetTick>
 8000fa0:	1bc0      	subs	r0, r0, r7
 8000fa2:	42b0      	cmp	r0, r6
 8000fa4:	d9df      	bls.n	8000f66 <FLASH_WaitForLastOperation+0xe>
 8000fa6:	e7f7      	b.n	8000f98 <FLASH_WaitForLastOperation+0x40>
 8000fa8:	40022000 	.word	0x40022000

08000fac <HAL_FLASH_Program>:
{
 8000fac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __HAL_LOCK(&pFlash);
 8000fb0:	4c24      	ldr	r4, [pc, #144]	; (8001044 <HAL_FLASH_Program+0x98>)
{
 8000fb2:	461e      	mov	r6, r3
  __HAL_LOCK(&pFlash);
 8000fb4:	7e23      	ldrb	r3, [r4, #24]
{
 8000fb6:	4605      	mov	r5, r0
  __HAL_LOCK(&pFlash);
 8000fb8:	2b01      	cmp	r3, #1
{
 8000fba:	460f      	mov	r7, r1
 8000fbc:	4690      	mov	r8, r2
  __HAL_LOCK(&pFlash);
 8000fbe:	d03f      	beq.n	8001040 <HAL_FLASH_Program+0x94>
 8000fc0:	2301      	movs	r3, #1
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000fc2:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 8000fc6:	7623      	strb	r3, [r4, #24]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000fc8:	f7ff ffc6 	bl	8000f58 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8000fcc:	bba0      	cbnz	r0, 8001038 <HAL_FLASH_Program+0x8c>
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8000fce:	2d01      	cmp	r5, #1
 8000fd0:	d003      	beq.n	8000fda <HAL_FLASH_Program+0x2e>
      nbiterations = 4U;
 8000fd2:	2d02      	cmp	r5, #2
 8000fd4:	bf0c      	ite	eq
 8000fd6:	2502      	moveq	r5, #2
 8000fd8:	2504      	movne	r5, #4
 8000fda:	f04f 0900 	mov.w	r9, #0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000fde:	46cb      	mov	fp, r9
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8000fe0:	f8df a064 	ldr.w	sl, [pc, #100]	; 8001048 <HAL_FLASH_Program+0x9c>
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8000fe4:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8000fe8:	f1c3 0120 	rsb	r1, r3, #32
 8000fec:	f1a3 0220 	sub.w	r2, r3, #32
 8000ff0:	fa06 f101 	lsl.w	r1, r6, r1
 8000ff4:	fa28 f303 	lsr.w	r3, r8, r3
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000ff8:	f8c4 b01c 	str.w	fp, [r4, #28]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8000ffc:	430b      	orrs	r3, r1
 8000ffe:	fa26 f202 	lsr.w	r2, r6, r2
 8001002:	4313      	orrs	r3, r2
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001004:	f8da 2010 	ldr.w	r2, [sl, #16]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001008:	b29b      	uxth	r3, r3
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800100a:	f042 0201 	orr.w	r2, r2, #1
 800100e:	f8ca 2010 	str.w	r2, [sl, #16]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001012:	f24c 3050 	movw	r0, #50000	; 0xc350
  *(__IO uint16_t*)Address = Data;
 8001016:	f827 3019 	strh.w	r3, [r7, r9, lsl #1]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800101a:	f7ff ff9d 	bl	8000f58 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 800101e:	f8da 3010 	ldr.w	r3, [sl, #16]
 8001022:	f023 0301 	bic.w	r3, r3, #1
 8001026:	f8ca 3010 	str.w	r3, [sl, #16]
      if (status != HAL_OK)
 800102a:	b928      	cbnz	r0, 8001038 <HAL_FLASH_Program+0x8c>
 800102c:	f109 0901 	add.w	r9, r9, #1
    for (index = 0U; index < nbiterations; index++)
 8001030:	fa5f f389 	uxtb.w	r3, r9
 8001034:	429d      	cmp	r5, r3
 8001036:	d8d5      	bhi.n	8000fe4 <HAL_FLASH_Program+0x38>
  __HAL_UNLOCK(&pFlash);
 8001038:	2300      	movs	r3, #0
 800103a:	7623      	strb	r3, [r4, #24]
}
 800103c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  __HAL_LOCK(&pFlash);
 8001040:	2002      	movs	r0, #2
 8001042:	e7fb      	b.n	800103c <HAL_FLASH_Program+0x90>
 8001044:	200005c0 	.word	0x200005c0
 8001048:	40022000 	.word	0x40022000

0800104c <FLASH_MassErase.isra.0>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800104c:	2200      	movs	r2, #0
 800104e:	4b06      	ldr	r3, [pc, #24]	; (8001068 <FLASH_MassErase.isra.0+0x1c>)
 8001050:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8001052:	4b06      	ldr	r3, [pc, #24]	; (800106c <FLASH_MassErase.isra.0+0x20>)
 8001054:	691a      	ldr	r2, [r3, #16]
 8001056:	f042 0204 	orr.w	r2, r2, #4
 800105a:	611a      	str	r2, [r3, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800105c:	691a      	ldr	r2, [r3, #16]
 800105e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001062:	611a      	str	r2, [r3, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	200005c0 	.word	0x200005c0
 800106c:	40022000 	.word	0x40022000

08001070 <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001070:	2200      	movs	r2, #0
 8001072:	4b06      	ldr	r3, [pc, #24]	; (800108c <FLASH_PageErase+0x1c>)
 8001074:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8001076:	4b06      	ldr	r3, [pc, #24]	; (8001090 <FLASH_PageErase+0x20>)
 8001078:	691a      	ldr	r2, [r3, #16]
 800107a:	f042 0202 	orr.w	r2, r2, #2
 800107e:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8001080:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001082:	691a      	ldr	r2, [r3, #16]
 8001084:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001088:	611a      	str	r2, [r3, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800108a:	4770      	bx	lr
 800108c:	200005c0 	.word	0x200005c0
 8001090:	40022000 	.word	0x40022000

08001094 <HAL_FLASHEx_Erase>:
{
 8001094:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 8001098:	4d22      	ldr	r5, [pc, #136]	; (8001124 <HAL_FLASHEx_Erase+0x90>)
{
 800109a:	4607      	mov	r7, r0
  __HAL_LOCK(&pFlash);
 800109c:	7e2b      	ldrb	r3, [r5, #24]
{
 800109e:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 80010a0:	2b01      	cmp	r3, #1
 80010a2:	d03d      	beq.n	8001120 <HAL_FLASHEx_Erase+0x8c>
 80010a4:	2401      	movs	r4, #1
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80010a6:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(&pFlash);
 80010a8:	762c      	strb	r4, [r5, #24]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80010aa:	2b02      	cmp	r3, #2
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80010ac:	f24c 3050 	movw	r0, #50000	; 0xc350
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80010b0:	d113      	bne.n	80010da <HAL_FLASHEx_Erase+0x46>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80010b2:	f7ff ff51 	bl	8000f58 <FLASH_WaitForLastOperation>
 80010b6:	b120      	cbz	r0, 80010c2 <HAL_FLASHEx_Erase+0x2e>
  HAL_StatusTypeDef status = HAL_ERROR;
 80010b8:	2001      	movs	r0, #1
  __HAL_UNLOCK(&pFlash);
 80010ba:	2300      	movs	r3, #0
 80010bc:	762b      	strb	r3, [r5, #24]
}
 80010be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        FLASH_MassErase(FLASH_BANK_1);
 80010c2:	f7ff ffc3 	bl	800104c <FLASH_MassErase.isra.0>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80010c6:	f24c 3050 	movw	r0, #50000	; 0xc350
 80010ca:	f7ff ff45 	bl	8000f58 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80010ce:	4a16      	ldr	r2, [pc, #88]	; (8001128 <HAL_FLASHEx_Erase+0x94>)
 80010d0:	6913      	ldr	r3, [r2, #16]
 80010d2:	f023 0304 	bic.w	r3, r3, #4
 80010d6:	6113      	str	r3, [r2, #16]
 80010d8:	e7ef      	b.n	80010ba <HAL_FLASHEx_Erase+0x26>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80010da:	f7ff ff3d 	bl	8000f58 <FLASH_WaitForLastOperation>
 80010de:	2800      	cmp	r0, #0
 80010e0:	d1ea      	bne.n	80010b8 <HAL_FLASHEx_Erase+0x24>
        *PageError = 0xFFFFFFFFU;
 80010e2:	f04f 33ff 	mov.w	r3, #4294967295
 80010e6:	f8c8 3000 	str.w	r3, [r8]
  HAL_StatusTypeDef status = HAL_ERROR;
 80010ea:	4620      	mov	r0, r4
        for(address = pEraseInit->PageAddress;
 80010ec:	68be      	ldr	r6, [r7, #8]
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80010ee:	4c0e      	ldr	r4, [pc, #56]	; (8001128 <HAL_FLASHEx_Erase+0x94>)
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80010f0:	e9d7 3202 	ldrd	r3, r2, [r7, #8]
 80010f4:	eb03 2382 	add.w	r3, r3, r2, lsl #10
        for(address = pEraseInit->PageAddress;
 80010f8:	42b3      	cmp	r3, r6
 80010fa:	d9de      	bls.n	80010ba <HAL_FLASHEx_Erase+0x26>
          FLASH_PageErase(address);
 80010fc:	4630      	mov	r0, r6
 80010fe:	f7ff ffb7 	bl	8001070 <FLASH_PageErase>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001102:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001106:	f7ff ff27 	bl	8000f58 <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800110a:	6923      	ldr	r3, [r4, #16]
 800110c:	f023 0302 	bic.w	r3, r3, #2
 8001110:	6123      	str	r3, [r4, #16]
          if (status != HAL_OK)
 8001112:	b110      	cbz	r0, 800111a <HAL_FLASHEx_Erase+0x86>
            *PageError = address;
 8001114:	f8c8 6000 	str.w	r6, [r8]
            break;
 8001118:	e7cf      	b.n	80010ba <HAL_FLASHEx_Erase+0x26>
            address += FLASH_PAGE_SIZE)
 800111a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800111e:	e7e7      	b.n	80010f0 <HAL_FLASHEx_Erase+0x5c>
  __HAL_LOCK(&pFlash);
 8001120:	2002      	movs	r0, #2
 8001122:	e7cc      	b.n	80010be <HAL_FLASHEx_Erase+0x2a>
 8001124:	200005c0 	.word	0x200005c0
 8001128:	40022000 	.word	0x40022000

0800112c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800112c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001130:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 8001132:	4626      	mov	r6, r4
 8001134:	4b65      	ldr	r3, [pc, #404]	; (80012cc <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001136:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 80012dc <HAL_GPIO_Init+0x1b0>
 800113a:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 80012e0 <HAL_GPIO_Init+0x1b4>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800113e:	680a      	ldr	r2, [r1, #0]
 8001140:	fa32 f506 	lsrs.w	r5, r2, r6
 8001144:	d102      	bne.n	800114c <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 8001146:	b003      	add	sp, #12
 8001148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 800114c:	f04f 0801 	mov.w	r8, #1
 8001150:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001154:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 8001158:	4590      	cmp	r8, r2
 800115a:	d17e      	bne.n	800125a <HAL_GPIO_Init+0x12e>
      switch (GPIO_Init->Mode)
 800115c:	684d      	ldr	r5, [r1, #4]
 800115e:	2d12      	cmp	r5, #18
 8001160:	f000 80a9 	beq.w	80012b6 <HAL_GPIO_Init+0x18a>
 8001164:	f200 8082 	bhi.w	800126c <HAL_GPIO_Init+0x140>
 8001168:	2d02      	cmp	r5, #2
 800116a:	f000 80a1 	beq.w	80012b0 <HAL_GPIO_Init+0x184>
 800116e:	d876      	bhi.n	800125e <HAL_GPIO_Init+0x132>
 8001170:	2d00      	cmp	r5, #0
 8001172:	f000 8088 	beq.w	8001286 <HAL_GPIO_Init+0x15a>
 8001176:	2d01      	cmp	r5, #1
 8001178:	f000 8098 	beq.w	80012ac <HAL_GPIO_Init+0x180>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800117c:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001180:	2aff      	cmp	r2, #255	; 0xff
 8001182:	bf93      	iteet	ls
 8001184:	4682      	movls	sl, r0
 8001186:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 800118a:	3d08      	subhi	r5, #8
 800118c:	f8d0 b000 	ldrls.w	fp, [r0]
 8001190:	bf92      	itee	ls
 8001192:	00b5      	lslls	r5, r6, #2
 8001194:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8001198:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800119a:	fa09 f805 	lsl.w	r8, r9, r5
 800119e:	ea2b 0808 	bic.w	r8, fp, r8
 80011a2:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80011a6:	bf88      	it	hi
 80011a8:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80011ac:	ea48 0505 	orr.w	r5, r8, r5
 80011b0:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80011b4:	f8d1 a004 	ldr.w	sl, [r1, #4]
 80011b8:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 80011bc:	d04d      	beq.n	800125a <HAL_GPIO_Init+0x12e>
        __HAL_RCC_AFIO_CLK_ENABLE();
 80011be:	4f44      	ldr	r7, [pc, #272]	; (80012d0 <HAL_GPIO_Init+0x1a4>)
 80011c0:	f026 0803 	bic.w	r8, r6, #3
 80011c4:	69bd      	ldr	r5, [r7, #24]
 80011c6:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 80011ca:	f045 0501 	orr.w	r5, r5, #1
 80011ce:	61bd      	str	r5, [r7, #24]
 80011d0:	69bd      	ldr	r5, [r7, #24]
 80011d2:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
 80011d6:	f005 0501 	and.w	r5, r5, #1
 80011da:	9501      	str	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80011dc:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80011e0:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80011e2:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 80011e6:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80011ea:	fa09 f90b 	lsl.w	r9, r9, fp
 80011ee:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80011f2:	4d38      	ldr	r5, [pc, #224]	; (80012d4 <HAL_GPIO_Init+0x1a8>)
 80011f4:	42a8      	cmp	r0, r5
 80011f6:	d063      	beq.n	80012c0 <HAL_GPIO_Init+0x194>
 80011f8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80011fc:	42a8      	cmp	r0, r5
 80011fe:	d061      	beq.n	80012c4 <HAL_GPIO_Init+0x198>
 8001200:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001204:	42a8      	cmp	r0, r5
 8001206:	d05f      	beq.n	80012c8 <HAL_GPIO_Init+0x19c>
 8001208:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800120c:	42a8      	cmp	r0, r5
 800120e:	bf0c      	ite	eq
 8001210:	2503      	moveq	r5, #3
 8001212:	2504      	movne	r5, #4
 8001214:	fa05 f50b 	lsl.w	r5, r5, fp
 8001218:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 800121c:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 8001220:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001222:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8001226:	bf14      	ite	ne
 8001228:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800122a:	4395      	biceq	r5, r2
 800122c:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 800122e:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001230:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8001234:	bf14      	ite	ne
 8001236:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001238:	4395      	biceq	r5, r2
 800123a:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 800123c:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800123e:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8001242:	bf14      	ite	ne
 8001244:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001246:	4395      	biceq	r5, r2
 8001248:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 800124a:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800124c:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8001250:	bf14      	ite	ne
 8001252:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001254:	ea25 0202 	biceq.w	r2, r5, r2
 8001258:	60da      	str	r2, [r3, #12]
	position++;
 800125a:	3601      	adds	r6, #1
 800125c:	e76f      	b.n	800113e <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 800125e:	2d03      	cmp	r5, #3
 8001260:	d022      	beq.n	80012a8 <HAL_GPIO_Init+0x17c>
 8001262:	2d11      	cmp	r5, #17
 8001264:	d18a      	bne.n	800117c <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001266:	68cc      	ldr	r4, [r1, #12]
 8001268:	3404      	adds	r4, #4
          break;
 800126a:	e787      	b.n	800117c <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 800126c:	4f1a      	ldr	r7, [pc, #104]	; (80012d8 <HAL_GPIO_Init+0x1ac>)
 800126e:	42bd      	cmp	r5, r7
 8001270:	d009      	beq.n	8001286 <HAL_GPIO_Init+0x15a>
 8001272:	d812      	bhi.n	800129a <HAL_GPIO_Init+0x16e>
 8001274:	f8df 906c 	ldr.w	r9, [pc, #108]	; 80012e4 <HAL_GPIO_Init+0x1b8>
 8001278:	454d      	cmp	r5, r9
 800127a:	d004      	beq.n	8001286 <HAL_GPIO_Init+0x15a>
 800127c:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8001280:	454d      	cmp	r5, r9
 8001282:	f47f af7b 	bne.w	800117c <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001286:	688c      	ldr	r4, [r1, #8]
 8001288:	b1c4      	cbz	r4, 80012bc <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800128a:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 800128c:	bf0c      	ite	eq
 800128e:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8001292:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001296:	2408      	movs	r4, #8
 8001298:	e770      	b.n	800117c <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 800129a:	4565      	cmp	r5, ip
 800129c:	d0f3      	beq.n	8001286 <HAL_GPIO_Init+0x15a>
 800129e:	4575      	cmp	r5, lr
 80012a0:	d0f1      	beq.n	8001286 <HAL_GPIO_Init+0x15a>
 80012a2:	f8df 9044 	ldr.w	r9, [pc, #68]	; 80012e8 <HAL_GPIO_Init+0x1bc>
 80012a6:	e7eb      	b.n	8001280 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80012a8:	2400      	movs	r4, #0
 80012aa:	e767      	b.n	800117c <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80012ac:	68cc      	ldr	r4, [r1, #12]
          break;
 80012ae:	e765      	b.n	800117c <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80012b0:	68cc      	ldr	r4, [r1, #12]
 80012b2:	3408      	adds	r4, #8
          break;
 80012b4:	e762      	b.n	800117c <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80012b6:	68cc      	ldr	r4, [r1, #12]
 80012b8:	340c      	adds	r4, #12
          break;
 80012ba:	e75f      	b.n	800117c <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80012bc:	2404      	movs	r4, #4
 80012be:	e75d      	b.n	800117c <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80012c0:	2500      	movs	r5, #0
 80012c2:	e7a7      	b.n	8001214 <HAL_GPIO_Init+0xe8>
 80012c4:	2501      	movs	r5, #1
 80012c6:	e7a5      	b.n	8001214 <HAL_GPIO_Init+0xe8>
 80012c8:	2502      	movs	r5, #2
 80012ca:	e7a3      	b.n	8001214 <HAL_GPIO_Init+0xe8>
 80012cc:	40010400 	.word	0x40010400
 80012d0:	40021000 	.word	0x40021000
 80012d4:	40010800 	.word	0x40010800
 80012d8:	10210000 	.word	0x10210000
 80012dc:	10310000 	.word	0x10310000
 80012e0:	10320000 	.word	0x10320000
 80012e4:	10110000 	.word	0x10110000
 80012e8:	10220000 	.word	0x10220000

080012ec <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80012ec:	6883      	ldr	r3, [r0, #8]
 80012ee:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80012f0:	bf14      	ite	ne
 80012f2:	2001      	movne	r0, #1
 80012f4:	2000      	moveq	r0, #0
 80012f6:	4770      	bx	lr

080012f8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80012f8:	b10a      	cbz	r2, 80012fe <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80012fa:	6101      	str	r1, [r0, #16]
  }
}
 80012fc:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80012fe:	0409      	lsls	r1, r1, #16
 8001300:	e7fb      	b.n	80012fa <HAL_GPIO_WritePin+0x2>

08001302 <HAL_PCD_SetAddress>:
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
  __HAL_LOCK(hpcd);
 8001302:	f890 2228 	ldrb.w	r2, [r0, #552]	; 0x228
{
 8001306:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 8001308:	2a01      	cmp	r2, #1
{
 800130a:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 800130c:	d00b      	beq.n	8001326 <HAL_PCD_SetAddress+0x24>
 800130e:	2201      	movs	r2, #1
 8001310:	f880 2228 	strb.w	r2, [r0, #552]	; 0x228
  hpcd->USB_Address = address;
 8001314:	f884 1024 	strb.w	r1, [r4, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001318:	6800      	ldr	r0, [r0, #0]
 800131a:	f001 fe7c 	bl	8003016 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800131e:	2000      	movs	r0, #0
 8001320:	f884 0228 	strb.w	r0, [r4, #552]	; 0x228
  return HAL_OK;
}
 8001324:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8001326:	2002      	movs	r0, #2
 8001328:	e7fc      	b.n	8001324 <HAL_PCD_SetAddress+0x22>

0800132a <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 800132a:	b570      	push	{r4, r5, r6, lr}
 800132c:	4604      	mov	r4, r0
 800132e:	f001 0507 	and.w	r5, r1, #7
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001332:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001336:	ea4f 1045 	mov.w	r0, r5, lsl #5
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800133a:	bf14      	ite	ne
 800133c:	f100 0128 	addne.w	r1, r0, #40	; 0x28
    ep->is_in = 1U;
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001340:	f500 7194 	addeq.w	r1, r0, #296	; 0x128
 8001344:	eb04 0600 	add.w	r6, r4, r0
    ep->is_in = 1U;
 8001348:	bf17      	itett	ne
 800134a:	2001      	movne	r0, #1
    ep->is_in = 0U;
 800134c:	2000      	moveq	r0, #0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800134e:	1909      	addne	r1, r1, r4
    ep->is_in = 1U;
 8001350:	f886 0029 	strbne.w	r0, [r6, #41]	; 0x29
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001354:	bf04      	itt	eq
 8001356:	1909      	addeq	r1, r1, r4
    ep->is_in = 0U;
 8001358:	f886 0129 	strbeq.w	r0, [r6, #297]	; 0x129
  }

  ep->num = ep_addr & EP_ADDR_MSK;
  ep->maxpacket = ep_mps;
 800135c:	610a      	str	r2, [r1, #16]
  ep->type = ep_type;

  if (ep->is_in != 0U)
 800135e:	784a      	ldrb	r2, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001360:	700d      	strb	r5, [r1, #0]
  ep->type = ep_type;
 8001362:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 8001364:	b102      	cbz	r2, 8001368 <HAL_PCD_EP_Open+0x3e>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001366:	81cd      	strh	r5, [r1, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001368:	2b02      	cmp	r3, #2
  {
    ep->data_pid_start = 0U;
 800136a:	bf04      	itt	eq
 800136c:	2300      	moveq	r3, #0
 800136e:	710b      	strbeq	r3, [r1, #4]
  }

  __HAL_LOCK(hpcd);
 8001370:	f894 3228 	ldrb.w	r3, [r4, #552]	; 0x228
 8001374:	2b01      	cmp	r3, #1
 8001376:	d009      	beq.n	800138c <HAL_PCD_EP_Open+0x62>
 8001378:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800137a:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800137c:	f884 3228 	strb.w	r3, [r4, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001380:	f001 fc90 	bl	8002ca4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001384:	2000      	movs	r0, #0
 8001386:	f884 0228 	strb.w	r0, [r4, #552]	; 0x228

  return ret;
}
 800138a:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd);
 800138c:	2002      	movs	r0, #2
 800138e:	e7fc      	b.n	800138a <HAL_PCD_EP_Open+0x60>

08001390 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001390:	b570      	push	{r4, r5, r6, lr}
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
  ep->xfer_len = len;
  ep->xfer_count = 0U;
 8001392:	2600      	movs	r6, #0
 8001394:	f001 0107 	and.w	r1, r1, #7
 8001398:	014d      	lsls	r5, r1, #5
  ep->xfer_buff = pBuf;
 800139a:	1944      	adds	r4, r0, r5
  ep->is_in = 0U;
  ep->num = ep_addr & EP_ADDR_MSK;
 800139c:	f884 1128 	strb.w	r1, [r4, #296]	; 0x128
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80013a0:	f505 7194 	add.w	r1, r5, #296	; 0x128
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80013a4:	4401      	add	r1, r0
  ep->xfer_buff = pBuf;
 80013a6:	f8c4 213c 	str.w	r2, [r4, #316]	; 0x13c
  ep->xfer_len = len;
 80013aa:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
  ep->xfer_count = 0U;
 80013ae:	f8c4 6144 	str.w	r6, [r4, #324]	; 0x144
  ep->is_in = 0U;
 80013b2:	f884 6129 	strb.w	r6, [r4, #297]	; 0x129
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80013b6:	6800      	ldr	r0, [r0, #0]
 80013b8:	f001 fe48 	bl	800304c <USB_EPStartXfer>
  }

  return HAL_OK;
}
 80013bc:	4630      	mov	r0, r6
 80013be:	bd70      	pop	{r4, r5, r6, pc}

080013c0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80013c0:	f001 0107 	and.w	r1, r1, #7
 80013c4:	b570      	push	{r4, r5, r6, lr}
 80013c6:	014d      	lsls	r5, r1, #5
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80013c8:	1944      	adds	r4, r0, r5
  ep->xfer_len = len;
 80013ca:	e9c4 230f 	strd	r2, r3, [r4, #60]	; 0x3c
  ep->xfer_count = 0U;
 80013ce:	2600      	movs	r6, #0
  ep->is_in = 1U;
 80013d0:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 80013d2:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80013d6:	f105 0128 	add.w	r1, r5, #40	; 0x28
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80013da:	4401      	add	r1, r0
  ep->xfer_count = 0U;
 80013dc:	6466      	str	r6, [r4, #68]	; 0x44
  ep->is_in = 1U;
 80013de:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80013e2:	6800      	ldr	r0, [r0, #0]
 80013e4:	f001 fe32 	bl	800304c <USB_EPStartXfer>
  }

  return HAL_OK;
}
 80013e8:	4630      	mov	r0, r6
 80013ea:	bd70      	pop	{r4, r5, r6, pc}

080013ec <HAL_PCD_IRQHandler>:
{
 80013ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80013f0:	4604      	mov	r4, r0
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 80013f2:	6800      	ldr	r0, [r0, #0]
 80013f4:	f001 fe15 	bl	8003022 <USB_ReadInterrupts>
 80013f8:	0402      	lsls	r2, r0, #16
 80013fa:	d50b      	bpl.n	8001414 <HAL_PCD_IRQHandler+0x28>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
      {
        ep = &hpcd->IN_ep[epindex];

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80013fc:	f8df 940c 	ldr.w	r9, [pc, #1036]	; 800180c <HAL_PCD_IRQHandler+0x420>
 8001400:	f8df a40c 	ldr.w	sl, [pc, #1036]	; 8001810 <HAL_PCD_IRQHandler+0x424>
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8001404:	f8df b40c 	ldr.w	fp, [pc, #1036]	; 8001814 <HAL_PCD_IRQHandler+0x428>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001408:	6820      	ldr	r0, [r4, #0]
 800140a:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 800140e:	041b      	lsls	r3, r3, #16
 8001410:	f100 809e 	bmi.w	8001550 <HAL_PCD_IRQHandler+0x164>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8001414:	6820      	ldr	r0, [r4, #0]
 8001416:	f001 fe04 	bl	8003022 <USB_ReadInterrupts>
 800141a:	0543      	lsls	r3, r0, #21
 800141c:	d50f      	bpl.n	800143e <HAL_PCD_IRQHandler+0x52>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800141e:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_ResetCallback(hpcd);
 8001420:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001422:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8001426:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800142a:	041b      	lsls	r3, r3, #16
 800142c:	0c1b      	lsrs	r3, r3, #16
 800142e:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 8001432:	f004 fc62 	bl	8005cfa <HAL_PCD_ResetCallback>
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001436:	2100      	movs	r1, #0
 8001438:	4620      	mov	r0, r4
 800143a:	f7ff ff62 	bl	8001302 <HAL_PCD_SetAddress>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 800143e:	6820      	ldr	r0, [r4, #0]
 8001440:	f001 fdef 	bl	8003022 <USB_ReadInterrupts>
 8001444:	0447      	lsls	r7, r0, #17
 8001446:	d508      	bpl.n	800145a <HAL_PCD_IRQHandler+0x6e>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001448:	6822      	ldr	r2, [r4, #0]
 800144a:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 800144e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001452:	041b      	lsls	r3, r3, #16
 8001454:	0c1b      	lsrs	r3, r3, #16
 8001456:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 800145a:	6820      	ldr	r0, [r4, #0]
 800145c:	f001 fde1 	bl	8003022 <USB_ReadInterrupts>
 8001460:	0486      	lsls	r6, r0, #18
 8001462:	d508      	bpl.n	8001476 <HAL_PCD_IRQHandler+0x8a>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001464:	6822      	ldr	r2, [r4, #0]
 8001466:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 800146a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800146e:	041b      	lsls	r3, r3, #16
 8001470:	0c1b      	lsrs	r3, r3, #16
 8001472:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8001476:	6820      	ldr	r0, [r4, #0]
 8001478:	f001 fdd3 	bl	8003022 <USB_ReadInterrupts>
 800147c:	04c5      	lsls	r5, r0, #19
 800147e:	d51c      	bpl.n	80014ba <HAL_PCD_IRQHandler+0xce>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8001480:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_ResumeCallback(hpcd);
 8001482:	4620      	mov	r0, r4
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8001484:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8001488:	f023 0304 	bic.w	r3, r3, #4
 800148c:	041b      	lsls	r3, r3, #16
 800148e:	0c1b      	lsrs	r3, r3, #16
 8001490:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001494:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8001498:	f023 0308 	bic.w	r3, r3, #8
 800149c:	041b      	lsls	r3, r3, #16
 800149e:	0c1b      	lsrs	r3, r3, #16
 80014a0:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    HAL_PCD_ResumeCallback(hpcd);
 80014a4:	f004 fc4c 	bl	8005d40 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80014a8:	6822      	ldr	r2, [r4, #0]
 80014aa:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80014ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80014b2:	041b      	lsls	r3, r3, #16
 80014b4:	0c1b      	lsrs	r3, r3, #16
 80014b6:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 80014ba:	6820      	ldr	r0, [r4, #0]
 80014bc:	f001 fdb1 	bl	8003022 <USB_ReadInterrupts>
 80014c0:	0500      	lsls	r0, r0, #20
 80014c2:	d524      	bpl.n	800150e <HAL_PCD_IRQHandler+0x122>
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 80014c4:	6820      	ldr	r0, [r4, #0]
 80014c6:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 80014ca:	f043 0308 	orr.w	r3, r3, #8
 80014ce:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80014d2:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 80014d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80014da:	041b      	lsls	r3, r3, #16
 80014dc:	0c1b      	lsrs	r3, r3, #16
 80014de:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 80014e2:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 80014e6:	f043 0304 	orr.w	r3, r3, #4
 80014ea:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80014ee:	f001 fd98 	bl	8003022 <USB_ReadInterrupts>
 80014f2:	04c1      	lsls	r1, r0, #19
 80014f4:	d508      	bpl.n	8001508 <HAL_PCD_IRQHandler+0x11c>
       __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80014f6:	6822      	ldr	r2, [r4, #0]
 80014f8:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80014fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001500:	041b      	lsls	r3, r3, #16
 8001502:	0c1b      	lsrs	r3, r3, #16
 8001504:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_SuspendCallback(hpcd);
 8001508:	4620      	mov	r0, r4
 800150a:	f004 fc09 	bl	8005d20 <HAL_PCD_SuspendCallback>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 800150e:	6820      	ldr	r0, [r4, #0]
 8001510:	f001 fd87 	bl	8003022 <USB_ReadInterrupts>
 8001514:	0582      	lsls	r2, r0, #22
 8001516:	d50b      	bpl.n	8001530 <HAL_PCD_IRQHandler+0x144>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001518:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_SOFCallback(hpcd);
 800151a:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800151c:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8001520:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001524:	041b      	lsls	r3, r3, #16
 8001526:	0c1b      	lsrs	r3, r3, #16
 8001528:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 800152c:	f004 fbe1 	bl	8005cf2 <HAL_PCD_SOFCallback>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8001530:	6820      	ldr	r0, [r4, #0]
 8001532:	f001 fd76 	bl	8003022 <USB_ReadInterrupts>
 8001536:	05c3      	lsls	r3, r0, #23
 8001538:	d508      	bpl.n	800154c <HAL_PCD_IRQHandler+0x160>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800153a:	6822      	ldr	r2, [r4, #0]
 800153c:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8001540:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001544:	041b      	lsls	r3, r3, #16
 8001546:	0c1b      	lsrs	r3, r3, #16
 8001548:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
}
 800154c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    wIstr = hpcd->Instance->ISTR;
 8001550:	f8b0 1044 	ldrh.w	r1, [r0, #68]	; 0x44
 8001554:	b289      	uxth	r1, r1
    if (epindex == 0U)
 8001556:	f011 060f 	ands.w	r6, r1, #15
 800155a:	f040 80b1 	bne.w	80016c0 <HAL_PCD_IRQHandler+0x2d4>
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800155e:	f011 0110 	ands.w	r1, r1, #16
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001562:	8803      	ldrh	r3, [r0, #0]
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001564:	d12a      	bne.n	80015bc <HAL_PCD_IRQHandler+0x1d0>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001566:	ea09 0303 	and.w	r3, r9, r3
 800156a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800156e:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001570:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001574:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 8001578:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800157c:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 8001580:	f8b0 3404 	ldrh.w	r3, [r0, #1028]	; 0x404
        ep->xfer_buff += ep->xfer_count;
 8001584:	6be2      	ldr	r2, [r4, #60]	; 0x3c
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001586:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800158a:	6463      	str	r3, [r4, #68]	; 0x44
        ep->xfer_buff += ep->xfer_count;
 800158c:	4413      	add	r3, r2
 800158e:	63e3      	str	r3, [r4, #60]	; 0x3c
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001590:	4620      	mov	r0, r4
 8001592:	f004 fba7 	bl	8005ce4 <HAL_PCD_DataInStageCallback>
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001596:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 800159a:	2b00      	cmp	r3, #0
 800159c:	f43f af34 	beq.w	8001408 <HAL_PCD_IRQHandler+0x1c>
 80015a0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80015a2:	2a00      	cmp	r2, #0
 80015a4:	f47f af30 	bne.w	8001408 <HAL_PCD_IRQHandler+0x1c>
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80015a8:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80015ac:	6821      	ldr	r1, [r4, #0]
 80015ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015b2:	f8a1 304c 	strh.w	r3, [r1, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80015b6:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
 80015ba:	e725      	b.n	8001408 <HAL_PCD_IRQHandler+0x1c>
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80015bc:	b29b      	uxth	r3, r3
        if ((wEPVal & USB_EP_SETUP) != 0U)
 80015be:	f413 6500 	ands.w	r5, r3, #2048	; 0x800
 80015c2:	d020      	beq.n	8001606 <HAL_PCD_IRQHandler+0x21a>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80015c4:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80015c8:	f894 2128 	ldrb.w	r2, [r4, #296]	; 0x128
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80015cc:	f504 710c 	add.w	r1, r4, #560	; 0x230
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80015d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80015d4:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80015d8:	f8b3 340c 	ldrh.w	r3, [r3, #1036]	; 0x40c
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80015dc:	f8b4 212e 	ldrh.w	r2, [r4, #302]	; 0x12e
 80015e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80015e4:	f8c4 3144 	str.w	r3, [r4, #324]	; 0x144
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80015e8:	f001 fe04 	bl	80031f4 <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80015ec:	6822      	ldr	r2, [r4, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 80015ee:	4620      	mov	r0, r4
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80015f0:	8813      	ldrh	r3, [r2, #0]
 80015f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80015f6:	051b      	lsls	r3, r3, #20
 80015f8:	0d1b      	lsrs	r3, r3, #20
 80015fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015fe:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8001600:	f004 fb62 	bl	8005cc8 <HAL_PCD_SetupStageCallback>
 8001604:	e700      	b.n	8001408 <HAL_PCD_IRQHandler+0x1c>
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001606:	041f      	lsls	r7, r3, #16
 8001608:	f57f aefe 	bpl.w	8001408 <HAL_PCD_IRQHandler+0x1c>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800160c:	8803      	ldrh	r3, [r0, #0]
 800160e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001612:	051b      	lsls	r3, r3, #20
 8001614:	0d1b      	lsrs	r3, r3, #20
 8001616:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800161a:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800161c:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001620:	f894 2128 	ldrb.w	r2, [r4, #296]	; 0x128
 8001624:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001628:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800162c:	f8b3 340c 	ldrh.w	r3, [r3, #1036]	; 0x40c
 8001630:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001634:	f8c4 3144 	str.w	r3, [r4, #324]	; 0x144
          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8001638:	b18b      	cbz	r3, 800165e <HAL_PCD_IRQHandler+0x272>
 800163a:	f8d4 113c 	ldr.w	r1, [r4, #316]	; 0x13c
 800163e:	b171      	cbz	r1, 800165e <HAL_PCD_IRQHandler+0x272>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001640:	f8b4 212e 	ldrh.w	r2, [r4, #302]	; 0x12e
 8001644:	f001 fdd6 	bl	80031f4 <USB_ReadPMA>
            ep->xfer_buff += ep->xfer_count;
 8001648:	f8d4 313c 	ldr.w	r3, [r4, #316]	; 0x13c
 800164c:	f8d4 2144 	ldr.w	r2, [r4, #324]	; 0x144
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8001650:	4629      	mov	r1, r5
            ep->xfer_buff += ep->xfer_count;
 8001652:	4413      	add	r3, r2
 8001654:	f8c4 313c 	str.w	r3, [r4, #316]	; 0x13c
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8001658:	4620      	mov	r0, r4
 800165a:	f004 fb3b 	bl	8005cd4 <HAL_PCD_DataOutStageCallback>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800165e:	6821      	ldr	r1, [r4, #0]
 8001660:	f8d4 5138 	ldr.w	r5, [r4, #312]	; 0x138
 8001664:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 8001668:	f201 400c 	addw	r0, r1, #1036	; 0x40c
 800166c:	b29b      	uxth	r3, r3
 800166e:	b9bd      	cbnz	r5, 80016a0 <HAL_PCD_IRQHandler+0x2b4>
 8001670:	5ac2      	ldrh	r2, [r0, r3]
 8001672:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8001676:	0412      	lsls	r2, r2, #16
 8001678:	0c12      	lsrs	r2, r2, #16
 800167a:	52c2      	strh	r2, [r0, r3]
 800167c:	5ac2      	ldrh	r2, [r0, r3]
 800167e:	ea4a 0202 	orr.w	r2, sl, r2
 8001682:	b292      	uxth	r2, r2
 8001684:	52c2      	strh	r2, [r0, r3]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8001686:	880b      	ldrh	r3, [r1, #0]
 8001688:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800168c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001690:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8001694:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001698:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800169c:	800b      	strh	r3, [r1, #0]
 800169e:	e6b3      	b.n	8001408 <HAL_PCD_IRQHandler+0x1c>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80016a0:	2d3e      	cmp	r5, #62	; 0x3e
 80016a2:	d805      	bhi.n	80016b0 <HAL_PCD_IRQHandler+0x2c4>
 80016a4:	086a      	lsrs	r2, r5, #1
 80016a6:	07ee      	lsls	r6, r5, #31
 80016a8:	bf48      	it	mi
 80016aa:	3201      	addmi	r2, #1
 80016ac:	0292      	lsls	r2, r2, #10
 80016ae:	e7e8      	b.n	8001682 <HAL_PCD_IRQHandler+0x296>
 80016b0:	096a      	lsrs	r2, r5, #5
 80016b2:	06ed      	lsls	r5, r5, #27
 80016b4:	bf08      	it	eq
 80016b6:	f102 32ff 	addeq.w	r2, r2, #4294967295
 80016ba:	ea4a 2282 	orr.w	r2, sl, r2, lsl #10
 80016be:	e7e0      	b.n	8001682 <HAL_PCD_IRQHandler+0x296>
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80016c0:	f830 8026 	ldrh.w	r8, [r0, r6, lsl #2]
 80016c4:	fa1f f888 	uxth.w	r8, r8
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80016c8:	f418 4f00 	tst.w	r8, #32768	; 0x8000
 80016cc:	d03c      	beq.n	8001748 <HAL_PCD_IRQHandler+0x35c>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80016ce:	f830 3026 	ldrh.w	r3, [r0, r6, lsl #2]
        if (ep->doublebuffer == 0U)
 80016d2:	0177      	lsls	r7, r6, #5
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80016d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80016d8:	051b      	lsls	r3, r3, #20
 80016da:	0d1b      	lsrs	r3, r3, #20
 80016dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016e0:	f820 3026 	strh.w	r3, [r0, r6, lsl #2]
        if (ep->doublebuffer == 0U)
 80016e4:	19e1      	adds	r1, r4, r7
 80016e6:	f891 3134 	ldrb.w	r3, [r1, #308]	; 0x134
 80016ea:	f500 6280 	add.w	r2, r0, #1024	; 0x400
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d150      	bne.n	8001794 <HAL_PCD_IRQHandler+0x3a8>
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80016f2:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80016f6:	f891 5128 	ldrb.w	r5, [r1, #296]	; 0x128
 80016fa:	3306      	adds	r3, #6
 80016fc:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8001700:	f832 5013 	ldrh.w	r5, [r2, r3, lsl #1]
 8001704:	f3c5 0509 	ubfx	r5, r5, #0, #10
          if (count != 0U)
 8001708:	b135      	cbz	r5, 8001718 <HAL_PCD_IRQHandler+0x32c>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800170a:	f8b1 212e 	ldrh.w	r2, [r1, #302]	; 0x12e
 800170e:	462b      	mov	r3, r5
 8001710:	f8d1 113c 	ldr.w	r1, [r1, #316]	; 0x13c
 8001714:	f001 fd6e 	bl	80031f4 <USB_ReadPMA>
 8001718:	19e1      	adds	r1, r4, r7
        ep->xfer_count += count;
 800171a:	f8d1 3144 	ldr.w	r3, [r1, #324]	; 0x144
        ep->xfer_buff += count;
 800171e:	f8d1 213c 	ldr.w	r2, [r1, #316]	; 0x13c
        ep->xfer_count += count;
 8001722:	442b      	add	r3, r5
 8001724:	f8c1 3144 	str.w	r3, [r1, #324]	; 0x144
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8001728:	f8d1 3140 	ldr.w	r3, [r1, #320]	; 0x140
        ep->xfer_buff += count;
 800172c:	442a      	add	r2, r5
 800172e:	f8c1 213c 	str.w	r2, [r1, #316]	; 0x13c
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8001732:	b11b      	cbz	r3, 800173c <HAL_PCD_IRQHandler+0x350>
 8001734:	f8d1 0138 	ldr.w	r0, [r1, #312]	; 0x138
 8001738:	4285      	cmp	r5, r0
 800173a:	d25d      	bcs.n	80017f8 <HAL_PCD_IRQHandler+0x40c>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800173c:	4427      	add	r7, r4
 800173e:	f897 1128 	ldrb.w	r1, [r7, #296]	; 0x128
 8001742:	4620      	mov	r0, r4
 8001744:	f004 fac6 	bl	8005cd4 <HAL_PCD_DataOutStageCallback>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8001748:	f018 0f80 	tst.w	r8, #128	; 0x80
 800174c:	f43f ae5c 	beq.w	8001408 <HAL_PCD_IRQHandler+0x1c>
 8001750:	6823      	ldr	r3, [r4, #0]
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001752:	4620      	mov	r0, r4
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8001754:	f833 2026 	ldrh.w	r2, [r3, r6, lsl #2]
 8001758:	ea09 0202 	and.w	r2, r9, r2
 800175c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001760:	f823 2026 	strh.w	r2, [r3, r6, lsl #2]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001764:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8001768:	eb04 1646 	add.w	r6, r4, r6, lsl #5
 800176c:	f896 1028 	ldrb.w	r1, [r6, #40]	; 0x28
 8001770:	3202      	adds	r2, #2
 8001772:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8001776:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 800177a:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	; 0x400
        ep->xfer_buff += ep->xfer_count;
 800177e:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001780:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001784:	6472      	str	r2, [r6, #68]	; 0x44
        ep->xfer_buff += ep->xfer_count;
 8001786:	441a      	add	r2, r3
        if (ep->xfer_len == 0U)
 8001788:	6c33      	ldr	r3, [r6, #64]	; 0x40
        ep->xfer_buff += ep->xfer_count;
 800178a:	63f2      	str	r2, [r6, #60]	; 0x3c
        if (ep->xfer_len == 0U)
 800178c:	bbd3      	cbnz	r3, 8001804 <HAL_PCD_IRQHandler+0x418>
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800178e:	f004 faa9 	bl	8005ce4 <HAL_PCD_DataInStageCallback>
 8001792:	e639      	b.n	8001408 <HAL_PCD_IRQHandler+0x1c>
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8001794:	f891 3128 	ldrb.w	r3, [r1, #296]	; 0x128
 8001798:	f830 5023 	ldrh.w	r5, [r0, r3, lsl #2]
 800179c:	00db      	lsls	r3, r3, #3
 800179e:	f415 4f80 	tst.w	r5, #16384	; 0x4000
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80017a2:	f8b0 5050 	ldrh.w	r5, [r0, #80]	; 0x50
 80017a6:	442b      	add	r3, r5
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80017a8:	d01b      	beq.n	80017e2 <HAL_PCD_IRQHandler+0x3f6>
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80017aa:	3302      	adds	r3, #2
 80017ac:	f832 5013 	ldrh.w	r5, [r2, r3, lsl #1]
 80017b0:	f3c5 0509 	ubfx	r5, r5, #0, #10
            if (count != 0U)
 80017b4:	b135      	cbz	r5, 80017c4 <HAL_PCD_IRQHandler+0x3d8>
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80017b6:	462b      	mov	r3, r5
 80017b8:	f8b1 2130 	ldrh.w	r2, [r1, #304]	; 0x130
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80017bc:	f8d1 113c 	ldr.w	r1, [r1, #316]	; 0x13c
 80017c0:	f001 fd18 	bl	80031f4 <USB_ReadPMA>
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80017c4:	19e3      	adds	r3, r4, r7
 80017c6:	f893 1128 	ldrb.w	r1, [r3, #296]	; 0x128
 80017ca:	6822      	ldr	r2, [r4, #0]
 80017cc:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80017d0:	ea0b 0303 	and.w	r3, fp, r3
 80017d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017d8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80017dc:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 80017e0:	e79a      	b.n	8001718 <HAL_PCD_IRQHandler+0x32c>
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80017e2:	3306      	adds	r3, #6
 80017e4:	f832 5013 	ldrh.w	r5, [r2, r3, lsl #1]
 80017e8:	f3c5 0509 	ubfx	r5, r5, #0, #10
            if (count != 0U)
 80017ec:	2d00      	cmp	r5, #0
 80017ee:	d0e9      	beq.n	80017c4 <HAL_PCD_IRQHandler+0x3d8>
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80017f0:	462b      	mov	r3, r5
 80017f2:	f8b1 2132 	ldrh.w	r2, [r1, #306]	; 0x132
 80017f6:	e7e1      	b.n	80017bc <HAL_PCD_IRQHandler+0x3d0>
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80017f8:	f891 1128 	ldrb.w	r1, [r1, #296]	; 0x128
 80017fc:	4620      	mov	r0, r4
 80017fe:	f7ff fdc7 	bl	8001390 <HAL_PCD_EP_Receive>
 8001802:	e7a1      	b.n	8001748 <HAL_PCD_IRQHandler+0x35c>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8001804:	f7ff fddc 	bl	80013c0 <HAL_PCD_EP_Transmit>
 8001808:	e5fe      	b.n	8001408 <HAL_PCD_IRQHandler+0x1c>
 800180a:	bf00      	nop
 800180c:	ffff8f0f 	.word	0xffff8f0f
 8001810:	ffff8000 	.word	0xffff8000
 8001814:	ffff8f8f 	.word	0xffff8f8f

08001818 <HAL_PCD_EP_SetStall>:
{
 8001818:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800181a:	6843      	ldr	r3, [r0, #4]
 800181c:	f001 0507 	and.w	r5, r1, #7
 8001820:	429d      	cmp	r5, r3
{
 8001822:	4604      	mov	r4, r0
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001824:	d828      	bhi.n	8001878 <HAL_PCD_EP_SetStall+0x60>
  if ((0x80U & ep_addr) == 0x80U)
 8001826:	060b      	lsls	r3, r1, #24
 8001828:	d51d      	bpl.n	8001866 <HAL_PCD_EP_SetStall+0x4e>
    ep->is_in = 1U;
 800182a:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800182c:	016b      	lsls	r3, r5, #5
 800182e:	f103 0128 	add.w	r1, r3, #40	; 0x28
    ep->is_in = 1U;
 8001832:	4403      	add	r3, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001834:	4401      	add	r1, r0
    ep->is_in = 1U;
 8001836:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  ep->is_stall = 1U;
 800183a:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 800183c:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 800183e:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 8001840:	f894 2228 	ldrb.w	r2, [r4, #552]	; 0x228
 8001844:	429a      	cmp	r2, r3
 8001846:	d019      	beq.n	800187c <HAL_PCD_EP_SetStall+0x64>
 8001848:	f884 3228 	strb.w	r3, [r4, #552]	; 0x228
  (void)USB_EPSetStall(hpcd->Instance, ep);
 800184c:	6820      	ldr	r0, [r4, #0]
 800184e:	f001 fb83 	bl	8002f58 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001852:	b925      	cbnz	r5, 800185e <HAL_PCD_EP_SetStall+0x46>
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001854:	f504 710c 	add.w	r1, r4, #560	; 0x230
 8001858:	6820      	ldr	r0, [r4, #0]
 800185a:	f001 fbe5 	bl	8003028 <USB_EP0_OutStart>
  __HAL_UNLOCK(hpcd);
 800185e:	2000      	movs	r0, #0
 8001860:	f884 0228 	strb.w	r0, [r4, #552]	; 0x228
}
 8001864:	bd38      	pop	{r3, r4, r5, pc}
    ep->is_in = 0U;
 8001866:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 8001868:	014b      	lsls	r3, r1, #5
 800186a:	f503 7194 	add.w	r1, r3, #296	; 0x128
    ep->is_in = 0U;
 800186e:	4403      	add	r3, r0
    ep = &hpcd->OUT_ep[ep_addr];
 8001870:	4401      	add	r1, r0
    ep->is_in = 0U;
 8001872:	f883 2129 	strb.w	r2, [r3, #297]	; 0x129
 8001876:	e7e0      	b.n	800183a <HAL_PCD_EP_SetStall+0x22>
    return HAL_ERROR;
 8001878:	2001      	movs	r0, #1
 800187a:	e7f3      	b.n	8001864 <HAL_PCD_EP_SetStall+0x4c>
  __HAL_LOCK(hpcd);
 800187c:	2002      	movs	r0, #2
 800187e:	e7f1      	b.n	8001864 <HAL_PCD_EP_SetStall+0x4c>

08001880 <HAL_PCD_EP_ClrStall>:
{
 8001880:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001882:	6843      	ldr	r3, [r0, #4]
 8001884:	f001 020f 	and.w	r2, r1, #15
 8001888:	429a      	cmp	r2, r3
{
 800188a:	4604      	mov	r4, r0
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800188c:	d827      	bhi.n	80018de <HAL_PCD_EP_ClrStall+0x5e>
 800188e:	f001 0207 	and.w	r2, r1, #7
  if ((0x80U & ep_addr) == 0x80U)
 8001892:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001896:	ea4f 1342 	mov.w	r3, r2, lsl #5
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800189a:	bf14      	ite	ne
 800189c:	f103 0128 	addne.w	r1, r3, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80018a0:	f503 7194 	addeq.w	r1, r3, #296	; 0x128
 80018a4:	4418      	add	r0, r3
  ep->is_stall = 0U;
 80018a6:	f04f 0500 	mov.w	r5, #0
    ep->is_in = 1U;
 80018aa:	bf15      	itete	ne
 80018ac:	2301      	movne	r3, #1
    ep->is_in = 0U;
 80018ae:	2300      	moveq	r3, #0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80018b0:	1909      	addne	r1, r1, r4
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80018b2:	1909      	addeq	r1, r1, r4
    ep->is_in = 1U;
 80018b4:	bf14      	ite	ne
 80018b6:	f880 3029 	strbne.w	r3, [r0, #41]	; 0x29
    ep->is_in = 0U;
 80018ba:	f880 3129 	strbeq.w	r3, [r0, #297]	; 0x129
  ep->is_stall = 0U;
 80018be:	708d      	strb	r5, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80018c0:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 80018c2:	f894 3228 	ldrb.w	r3, [r4, #552]	; 0x228
 80018c6:	2b01      	cmp	r3, #1
 80018c8:	d00b      	beq.n	80018e2 <HAL_PCD_EP_ClrStall+0x62>
 80018ca:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80018cc:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 80018ce:	f884 3228 	strb.w	r3, [r4, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80018d2:	f001 fb5d 	bl	8002f90 <USB_EPClearStall>
  return HAL_OK;
 80018d6:	4628      	mov	r0, r5
  __HAL_UNLOCK(hpcd);
 80018d8:	f884 5228 	strb.w	r5, [r4, #552]	; 0x228
}
 80018dc:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80018de:	2001      	movs	r0, #1
 80018e0:	e7fc      	b.n	80018dc <HAL_PCD_EP_ClrStall+0x5c>
  __HAL_LOCK(hpcd);
 80018e2:	2002      	movs	r0, #2
 80018e4:	e7fa      	b.n	80018dc <HAL_PCD_EP_ClrStall+0x5c>
	...

080018e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018e8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018ec:	4605      	mov	r5, r0
 80018ee:	b908      	cbnz	r0, 80018f4 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 80018f0:	2001      	movs	r0, #1
 80018f2:	e03c      	b.n	800196e <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018f4:	6803      	ldr	r3, [r0, #0]
 80018f6:	07db      	lsls	r3, r3, #31
 80018f8:	d410      	bmi.n	800191c <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018fa:	682b      	ldr	r3, [r5, #0]
 80018fc:	079f      	lsls	r7, r3, #30
 80018fe:	d45d      	bmi.n	80019bc <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001900:	682b      	ldr	r3, [r5, #0]
 8001902:	0719      	lsls	r1, r3, #28
 8001904:	f100 8094 	bmi.w	8001a30 <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001908:	682b      	ldr	r3, [r5, #0]
 800190a:	075a      	lsls	r2, r3, #29
 800190c:	f100 80be 	bmi.w	8001a8c <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001910:	69e8      	ldr	r0, [r5, #28]
 8001912:	2800      	cmp	r0, #0
 8001914:	f040 812c 	bne.w	8001b70 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 8001918:	2000      	movs	r0, #0
 800191a:	e028      	b.n	800196e <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800191c:	4c8f      	ldr	r4, [pc, #572]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 800191e:	6863      	ldr	r3, [r4, #4]
 8001920:	f003 030c 	and.w	r3, r3, #12
 8001924:	2b04      	cmp	r3, #4
 8001926:	d007      	beq.n	8001938 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001928:	6863      	ldr	r3, [r4, #4]
 800192a:	f003 030c 	and.w	r3, r3, #12
 800192e:	2b08      	cmp	r3, #8
 8001930:	d109      	bne.n	8001946 <HAL_RCC_OscConfig+0x5e>
 8001932:	6863      	ldr	r3, [r4, #4]
 8001934:	03de      	lsls	r6, r3, #15
 8001936:	d506      	bpl.n	8001946 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001938:	6823      	ldr	r3, [r4, #0]
 800193a:	039c      	lsls	r4, r3, #14
 800193c:	d5dd      	bpl.n	80018fa <HAL_RCC_OscConfig+0x12>
 800193e:	686b      	ldr	r3, [r5, #4]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d1da      	bne.n	80018fa <HAL_RCC_OscConfig+0x12>
 8001944:	e7d4      	b.n	80018f0 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001946:	686b      	ldr	r3, [r5, #4]
 8001948:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800194c:	d112      	bne.n	8001974 <HAL_RCC_OscConfig+0x8c>
 800194e:	6823      	ldr	r3, [r4, #0]
 8001950:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001954:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001956:	f7fe fec7 	bl	80006e8 <HAL_GetTick>
 800195a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800195c:	6823      	ldr	r3, [r4, #0]
 800195e:	0398      	lsls	r0, r3, #14
 8001960:	d4cb      	bmi.n	80018fa <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001962:	f7fe fec1 	bl	80006e8 <HAL_GetTick>
 8001966:	1b80      	subs	r0, r0, r6
 8001968:	2864      	cmp	r0, #100	; 0x64
 800196a:	d9f7      	bls.n	800195c <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 800196c:	2003      	movs	r0, #3
}
 800196e:	b002      	add	sp, #8
 8001970:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001974:	b99b      	cbnz	r3, 800199e <HAL_RCC_OscConfig+0xb6>
 8001976:	6823      	ldr	r3, [r4, #0]
 8001978:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800197c:	6023      	str	r3, [r4, #0]
 800197e:	6823      	ldr	r3, [r4, #0]
 8001980:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001984:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001986:	f7fe feaf 	bl	80006e8 <HAL_GetTick>
 800198a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800198c:	6823      	ldr	r3, [r4, #0]
 800198e:	0399      	lsls	r1, r3, #14
 8001990:	d5b3      	bpl.n	80018fa <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001992:	f7fe fea9 	bl	80006e8 <HAL_GetTick>
 8001996:	1b80      	subs	r0, r0, r6
 8001998:	2864      	cmp	r0, #100	; 0x64
 800199a:	d9f7      	bls.n	800198c <HAL_RCC_OscConfig+0xa4>
 800199c:	e7e6      	b.n	800196c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800199e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80019a2:	6823      	ldr	r3, [r4, #0]
 80019a4:	d103      	bne.n	80019ae <HAL_RCC_OscConfig+0xc6>
 80019a6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019aa:	6023      	str	r3, [r4, #0]
 80019ac:	e7cf      	b.n	800194e <HAL_RCC_OscConfig+0x66>
 80019ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019b2:	6023      	str	r3, [r4, #0]
 80019b4:	6823      	ldr	r3, [r4, #0]
 80019b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019ba:	e7cb      	b.n	8001954 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80019bc:	4c67      	ldr	r4, [pc, #412]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 80019be:	6863      	ldr	r3, [r4, #4]
 80019c0:	f013 0f0c 	tst.w	r3, #12
 80019c4:	d007      	beq.n	80019d6 <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80019c6:	6863      	ldr	r3, [r4, #4]
 80019c8:	f003 030c 	and.w	r3, r3, #12
 80019cc:	2b08      	cmp	r3, #8
 80019ce:	d110      	bne.n	80019f2 <HAL_RCC_OscConfig+0x10a>
 80019d0:	6863      	ldr	r3, [r4, #4]
 80019d2:	03da      	lsls	r2, r3, #15
 80019d4:	d40d      	bmi.n	80019f2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019d6:	6823      	ldr	r3, [r4, #0]
 80019d8:	079b      	lsls	r3, r3, #30
 80019da:	d502      	bpl.n	80019e2 <HAL_RCC_OscConfig+0xfa>
 80019dc:	692b      	ldr	r3, [r5, #16]
 80019de:	2b01      	cmp	r3, #1
 80019e0:	d186      	bne.n	80018f0 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019e2:	6823      	ldr	r3, [r4, #0]
 80019e4:	696a      	ldr	r2, [r5, #20]
 80019e6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80019ea:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80019ee:	6023      	str	r3, [r4, #0]
 80019f0:	e786      	b.n	8001900 <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019f2:	692a      	ldr	r2, [r5, #16]
 80019f4:	4b5a      	ldr	r3, [pc, #360]	; (8001b60 <HAL_RCC_OscConfig+0x278>)
 80019f6:	b16a      	cbz	r2, 8001a14 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 80019f8:	2201      	movs	r2, #1
 80019fa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80019fc:	f7fe fe74 	bl	80006e8 <HAL_GetTick>
 8001a00:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a02:	6823      	ldr	r3, [r4, #0]
 8001a04:	079f      	lsls	r7, r3, #30
 8001a06:	d4ec      	bmi.n	80019e2 <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a08:	f7fe fe6e 	bl	80006e8 <HAL_GetTick>
 8001a0c:	1b80      	subs	r0, r0, r6
 8001a0e:	2802      	cmp	r0, #2
 8001a10:	d9f7      	bls.n	8001a02 <HAL_RCC_OscConfig+0x11a>
 8001a12:	e7ab      	b.n	800196c <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001a14:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001a16:	f7fe fe67 	bl	80006e8 <HAL_GetTick>
 8001a1a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a1c:	6823      	ldr	r3, [r4, #0]
 8001a1e:	0798      	lsls	r0, r3, #30
 8001a20:	f57f af6e 	bpl.w	8001900 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a24:	f7fe fe60 	bl	80006e8 <HAL_GetTick>
 8001a28:	1b80      	subs	r0, r0, r6
 8001a2a:	2802      	cmp	r0, #2
 8001a2c:	d9f6      	bls.n	8001a1c <HAL_RCC_OscConfig+0x134>
 8001a2e:	e79d      	b.n	800196c <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a30:	69aa      	ldr	r2, [r5, #24]
 8001a32:	4c4a      	ldr	r4, [pc, #296]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 8001a34:	4b4b      	ldr	r3, [pc, #300]	; (8001b64 <HAL_RCC_OscConfig+0x27c>)
 8001a36:	b1da      	cbz	r2, 8001a70 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 8001a38:	2201      	movs	r2, #1
 8001a3a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001a3c:	f7fe fe54 	bl	80006e8 <HAL_GetTick>
 8001a40:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001a44:	079b      	lsls	r3, r3, #30
 8001a46:	d50d      	bpl.n	8001a64 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001a48:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001a4c:	4b46      	ldr	r3, [pc, #280]	; (8001b68 <HAL_RCC_OscConfig+0x280>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	fbb3 f3f2 	udiv	r3, r3, r2
 8001a54:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8001a56:	bf00      	nop
  }
  while (Delay --);
 8001a58:	9b01      	ldr	r3, [sp, #4]
 8001a5a:	1e5a      	subs	r2, r3, #1
 8001a5c:	9201      	str	r2, [sp, #4]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d1f9      	bne.n	8001a56 <HAL_RCC_OscConfig+0x16e>
 8001a62:	e751      	b.n	8001908 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a64:	f7fe fe40 	bl	80006e8 <HAL_GetTick>
 8001a68:	1b80      	subs	r0, r0, r6
 8001a6a:	2802      	cmp	r0, #2
 8001a6c:	d9e9      	bls.n	8001a42 <HAL_RCC_OscConfig+0x15a>
 8001a6e:	e77d      	b.n	800196c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8001a70:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001a72:	f7fe fe39 	bl	80006e8 <HAL_GetTick>
 8001a76:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001a7a:	079f      	lsls	r7, r3, #30
 8001a7c:	f57f af44 	bpl.w	8001908 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a80:	f7fe fe32 	bl	80006e8 <HAL_GetTick>
 8001a84:	1b80      	subs	r0, r0, r6
 8001a86:	2802      	cmp	r0, #2
 8001a88:	d9f6      	bls.n	8001a78 <HAL_RCC_OscConfig+0x190>
 8001a8a:	e76f      	b.n	800196c <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a8c:	4c33      	ldr	r4, [pc, #204]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 8001a8e:	69e3      	ldr	r3, [r4, #28]
 8001a90:	00d8      	lsls	r0, r3, #3
 8001a92:	d424      	bmi.n	8001ade <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 8001a94:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a96:	69e3      	ldr	r3, [r4, #28]
 8001a98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a9c:	61e3      	str	r3, [r4, #28]
 8001a9e:	69e3      	ldr	r3, [r4, #28]
 8001aa0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aa4:	9300      	str	r3, [sp, #0]
 8001aa6:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aa8:	4e30      	ldr	r6, [pc, #192]	; (8001b6c <HAL_RCC_OscConfig+0x284>)
 8001aaa:	6833      	ldr	r3, [r6, #0]
 8001aac:	05d9      	lsls	r1, r3, #23
 8001aae:	d518      	bpl.n	8001ae2 <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ab0:	68eb      	ldr	r3, [r5, #12]
 8001ab2:	2b01      	cmp	r3, #1
 8001ab4:	d126      	bne.n	8001b04 <HAL_RCC_OscConfig+0x21c>
 8001ab6:	6a23      	ldr	r3, [r4, #32]
 8001ab8:	f043 0301 	orr.w	r3, r3, #1
 8001abc:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001abe:	f7fe fe13 	bl	80006e8 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ac2:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001ac6:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ac8:	6a23      	ldr	r3, [r4, #32]
 8001aca:	079b      	lsls	r3, r3, #30
 8001acc:	d53f      	bpl.n	8001b4e <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 8001ace:	2f00      	cmp	r7, #0
 8001ad0:	f43f af1e 	beq.w	8001910 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ad4:	69e3      	ldr	r3, [r4, #28]
 8001ad6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ada:	61e3      	str	r3, [r4, #28]
 8001adc:	e718      	b.n	8001910 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8001ade:	2700      	movs	r7, #0
 8001ae0:	e7e2      	b.n	8001aa8 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ae2:	6833      	ldr	r3, [r6, #0]
 8001ae4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ae8:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001aea:	f7fe fdfd 	bl	80006e8 <HAL_GetTick>
 8001aee:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001af0:	6833      	ldr	r3, [r6, #0]
 8001af2:	05da      	lsls	r2, r3, #23
 8001af4:	d4dc      	bmi.n	8001ab0 <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001af6:	f7fe fdf7 	bl	80006e8 <HAL_GetTick>
 8001afa:	eba0 0008 	sub.w	r0, r0, r8
 8001afe:	2864      	cmp	r0, #100	; 0x64
 8001b00:	d9f6      	bls.n	8001af0 <HAL_RCC_OscConfig+0x208>
 8001b02:	e733      	b.n	800196c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b04:	b9ab      	cbnz	r3, 8001b32 <HAL_RCC_OscConfig+0x24a>
 8001b06:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b08:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b0c:	f023 0301 	bic.w	r3, r3, #1
 8001b10:	6223      	str	r3, [r4, #32]
 8001b12:	6a23      	ldr	r3, [r4, #32]
 8001b14:	f023 0304 	bic.w	r3, r3, #4
 8001b18:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001b1a:	f7fe fde5 	bl	80006e8 <HAL_GetTick>
 8001b1e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b20:	6a23      	ldr	r3, [r4, #32]
 8001b22:	0798      	lsls	r0, r3, #30
 8001b24:	d5d3      	bpl.n	8001ace <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b26:	f7fe fddf 	bl	80006e8 <HAL_GetTick>
 8001b2a:	1b80      	subs	r0, r0, r6
 8001b2c:	4540      	cmp	r0, r8
 8001b2e:	d9f7      	bls.n	8001b20 <HAL_RCC_OscConfig+0x238>
 8001b30:	e71c      	b.n	800196c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b32:	2b05      	cmp	r3, #5
 8001b34:	6a23      	ldr	r3, [r4, #32]
 8001b36:	d103      	bne.n	8001b40 <HAL_RCC_OscConfig+0x258>
 8001b38:	f043 0304 	orr.w	r3, r3, #4
 8001b3c:	6223      	str	r3, [r4, #32]
 8001b3e:	e7ba      	b.n	8001ab6 <HAL_RCC_OscConfig+0x1ce>
 8001b40:	f023 0301 	bic.w	r3, r3, #1
 8001b44:	6223      	str	r3, [r4, #32]
 8001b46:	6a23      	ldr	r3, [r4, #32]
 8001b48:	f023 0304 	bic.w	r3, r3, #4
 8001b4c:	e7b6      	b.n	8001abc <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b4e:	f7fe fdcb 	bl	80006e8 <HAL_GetTick>
 8001b52:	eba0 0008 	sub.w	r0, r0, r8
 8001b56:	42b0      	cmp	r0, r6
 8001b58:	d9b6      	bls.n	8001ac8 <HAL_RCC_OscConfig+0x1e0>
 8001b5a:	e707      	b.n	800196c <HAL_RCC_OscConfig+0x84>
 8001b5c:	40021000 	.word	0x40021000
 8001b60:	42420000 	.word	0x42420000
 8001b64:	42420480 	.word	0x42420480
 8001b68:	20000074 	.word	0x20000074
 8001b6c:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b70:	4b2a      	ldr	r3, [pc, #168]	; (8001c1c <HAL_RCC_OscConfig+0x334>)
 8001b72:	685a      	ldr	r2, [r3, #4]
 8001b74:	461c      	mov	r4, r3
 8001b76:	f002 020c 	and.w	r2, r2, #12
 8001b7a:	2a08      	cmp	r2, #8
 8001b7c:	d03d      	beq.n	8001bfa <HAL_RCC_OscConfig+0x312>
 8001b7e:	2300      	movs	r3, #0
 8001b80:	4e27      	ldr	r6, [pc, #156]	; (8001c20 <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b82:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8001b84:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b86:	d12b      	bne.n	8001be0 <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 8001b88:	f7fe fdae 	bl	80006e8 <HAL_GetTick>
 8001b8c:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b8e:	6823      	ldr	r3, [r4, #0]
 8001b90:	0199      	lsls	r1, r3, #6
 8001b92:	d41f      	bmi.n	8001bd4 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001b94:	6a2b      	ldr	r3, [r5, #32]
 8001b96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b9a:	d105      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001b9c:	6862      	ldr	r2, [r4, #4]
 8001b9e:	68a9      	ldr	r1, [r5, #8]
 8001ba0:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001ba4:	430a      	orrs	r2, r1
 8001ba6:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ba8:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8001baa:	6862      	ldr	r2, [r4, #4]
 8001bac:	430b      	orrs	r3, r1
 8001bae:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001bb2:	4313      	orrs	r3, r2
 8001bb4:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001bba:	f7fe fd95 	bl	80006e8 <HAL_GetTick>
 8001bbe:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bc0:	6823      	ldr	r3, [r4, #0]
 8001bc2:	019a      	lsls	r2, r3, #6
 8001bc4:	f53f aea8 	bmi.w	8001918 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bc8:	f7fe fd8e 	bl	80006e8 <HAL_GetTick>
 8001bcc:	1b40      	subs	r0, r0, r5
 8001bce:	2802      	cmp	r0, #2
 8001bd0:	d9f6      	bls.n	8001bc0 <HAL_RCC_OscConfig+0x2d8>
 8001bd2:	e6cb      	b.n	800196c <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bd4:	f7fe fd88 	bl	80006e8 <HAL_GetTick>
 8001bd8:	1bc0      	subs	r0, r0, r7
 8001bda:	2802      	cmp	r0, #2
 8001bdc:	d9d7      	bls.n	8001b8e <HAL_RCC_OscConfig+0x2a6>
 8001bde:	e6c5      	b.n	800196c <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8001be0:	f7fe fd82 	bl	80006e8 <HAL_GetTick>
 8001be4:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001be6:	6823      	ldr	r3, [r4, #0]
 8001be8:	019b      	lsls	r3, r3, #6
 8001bea:	f57f ae95 	bpl.w	8001918 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bee:	f7fe fd7b 	bl	80006e8 <HAL_GetTick>
 8001bf2:	1b40      	subs	r0, r0, r5
 8001bf4:	2802      	cmp	r0, #2
 8001bf6:	d9f6      	bls.n	8001be6 <HAL_RCC_OscConfig+0x2fe>
 8001bf8:	e6b8      	b.n	800196c <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bfa:	2801      	cmp	r0, #1
 8001bfc:	f43f aeb7 	beq.w	800196e <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 8001c00:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c02:	6a2b      	ldr	r3, [r5, #32]
 8001c04:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	f47f ae71 	bne.w	80018f0 <HAL_RCC_OscConfig+0x8>
 8001c0e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001c10:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 8001c14:	1ac0      	subs	r0, r0, r3
 8001c16:	bf18      	it	ne
 8001c18:	2001      	movne	r0, #1
 8001c1a:	e6a8      	b.n	800196e <HAL_RCC_OscConfig+0x86>
 8001c1c:	40021000 	.word	0x40021000
 8001c20:	42420060 	.word	0x42420060

08001c24 <HAL_RCC_GetSysClockFreq>:
{
 8001c24:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001c26:	4b18      	ldr	r3, [pc, #96]	; (8001c88 <HAL_RCC_GetSysClockFreq+0x64>)
{
 8001c28:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001c2a:	ac02      	add	r4, sp, #8
 8001c2c:	f103 0510 	add.w	r5, r3, #16
 8001c30:	4622      	mov	r2, r4
 8001c32:	6818      	ldr	r0, [r3, #0]
 8001c34:	6859      	ldr	r1, [r3, #4]
 8001c36:	3308      	adds	r3, #8
 8001c38:	c203      	stmia	r2!, {r0, r1}
 8001c3a:	42ab      	cmp	r3, r5
 8001c3c:	4614      	mov	r4, r2
 8001c3e:	d1f7      	bne.n	8001c30 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001c40:	f240 2301 	movw	r3, #513	; 0x201
  tmpreg = RCC->CFGR;
 8001c44:	4911      	ldr	r1, [pc, #68]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x68>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001c46:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 8001c4a:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001c4c:	f003 020c 	and.w	r2, r3, #12
 8001c50:	2a08      	cmp	r2, #8
 8001c52:	d117      	bne.n	8001c84 <HAL_RCC_GetSysClockFreq+0x60>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001c54:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8001c58:	a806      	add	r0, sp, #24
 8001c5a:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001c5c:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001c5e:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001c62:	d50c      	bpl.n	8001c7e <HAL_RCC_GetSysClockFreq+0x5a>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001c64:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001c66:	480a      	ldr	r0, [pc, #40]	; (8001c90 <HAL_RCC_GetSysClockFreq+0x6c>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001c68:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001c6c:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001c6e:	aa06      	add	r2, sp, #24
 8001c70:	4413      	add	r3, r2
 8001c72:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001c76:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8001c7a:	b007      	add	sp, #28
 8001c7c:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001c7e:	4805      	ldr	r0, [pc, #20]	; (8001c94 <HAL_RCC_GetSysClockFreq+0x70>)
 8001c80:	4350      	muls	r0, r2
 8001c82:	e7fa      	b.n	8001c7a <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
 8001c84:	4802      	ldr	r0, [pc, #8]	; (8001c90 <HAL_RCC_GetSysClockFreq+0x6c>)
  return sysclockfreq;
 8001c86:	e7f8      	b.n	8001c7a <HAL_RCC_GetSysClockFreq+0x56>
 8001c88:	08006f6c 	.word	0x08006f6c
 8001c8c:	40021000 	.word	0x40021000
 8001c90:	007a1200 	.word	0x007a1200
 8001c94:	003d0900 	.word	0x003d0900

08001c98 <HAL_RCC_ClockConfig>:
{
 8001c98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c9c:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8001c9e:	4604      	mov	r4, r0
 8001ca0:	b910      	cbnz	r0, 8001ca8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001ca2:	2001      	movs	r0, #1
}
 8001ca4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ca8:	4a44      	ldr	r2, [pc, #272]	; (8001dbc <HAL_RCC_ClockConfig+0x124>)
 8001caa:	6813      	ldr	r3, [r2, #0]
 8001cac:	f003 0307 	and.w	r3, r3, #7
 8001cb0:	428b      	cmp	r3, r1
 8001cb2:	d328      	bcc.n	8001d06 <HAL_RCC_ClockConfig+0x6e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cb4:	6821      	ldr	r1, [r4, #0]
 8001cb6:	078e      	lsls	r6, r1, #30
 8001cb8:	d430      	bmi.n	8001d1c <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cba:	07ca      	lsls	r2, r1, #31
 8001cbc:	d443      	bmi.n	8001d46 <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001cbe:	4a3f      	ldr	r2, [pc, #252]	; (8001dbc <HAL_RCC_ClockConfig+0x124>)
 8001cc0:	6813      	ldr	r3, [r2, #0]
 8001cc2:	f003 0307 	and.w	r3, r3, #7
 8001cc6:	42ab      	cmp	r3, r5
 8001cc8:	d865      	bhi.n	8001d96 <HAL_RCC_ClockConfig+0xfe>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cca:	6822      	ldr	r2, [r4, #0]
 8001ccc:	4d3c      	ldr	r5, [pc, #240]	; (8001dc0 <HAL_RCC_ClockConfig+0x128>)
 8001cce:	f012 0f04 	tst.w	r2, #4
 8001cd2:	d16c      	bne.n	8001dae <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cd4:	0713      	lsls	r3, r2, #28
 8001cd6:	d506      	bpl.n	8001ce6 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001cd8:	686b      	ldr	r3, [r5, #4]
 8001cda:	6922      	ldr	r2, [r4, #16]
 8001cdc:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001ce0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001ce4:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001ce6:	f7ff ff9d 	bl	8001c24 <HAL_RCC_GetSysClockFreq>
 8001cea:	686b      	ldr	r3, [r5, #4]
 8001cec:	4a35      	ldr	r2, [pc, #212]	; (8001dc4 <HAL_RCC_ClockConfig+0x12c>)
 8001cee:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001cf2:	5cd3      	ldrb	r3, [r2, r3]
 8001cf4:	40d8      	lsrs	r0, r3
 8001cf6:	4b34      	ldr	r3, [pc, #208]	; (8001dc8 <HAL_RCC_ClockConfig+0x130>)
 8001cf8:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8001cfa:	4b34      	ldr	r3, [pc, #208]	; (8001dcc <HAL_RCC_ClockConfig+0x134>)
 8001cfc:	6818      	ldr	r0, [r3, #0]
 8001cfe:	f7fe fcb1 	bl	8000664 <HAL_InitTick>
  return HAL_OK;
 8001d02:	2000      	movs	r0, #0
 8001d04:	e7ce      	b.n	8001ca4 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d06:	6813      	ldr	r3, [r2, #0]
 8001d08:	f023 0307 	bic.w	r3, r3, #7
 8001d0c:	430b      	orrs	r3, r1
 8001d0e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d10:	6813      	ldr	r3, [r2, #0]
 8001d12:	f003 0307 	and.w	r3, r3, #7
 8001d16:	428b      	cmp	r3, r1
 8001d18:	d1c3      	bne.n	8001ca2 <HAL_RCC_ClockConfig+0xa>
 8001d1a:	e7cb      	b.n	8001cb4 <HAL_RCC_ClockConfig+0x1c>
 8001d1c:	4b28      	ldr	r3, [pc, #160]	; (8001dc0 <HAL_RCC_ClockConfig+0x128>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d1e:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d22:	bf1e      	ittt	ne
 8001d24:	685a      	ldrne	r2, [r3, #4]
 8001d26:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8001d2a:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d2c:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d2e:	bf42      	ittt	mi
 8001d30:	685a      	ldrmi	r2, [r3, #4]
 8001d32:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8001d36:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d38:	685a      	ldr	r2, [r3, #4]
 8001d3a:	68a0      	ldr	r0, [r4, #8]
 8001d3c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001d40:	4302      	orrs	r2, r0
 8001d42:	605a      	str	r2, [r3, #4]
 8001d44:	e7b9      	b.n	8001cba <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d46:	6862      	ldr	r2, [r4, #4]
 8001d48:	4e1d      	ldr	r6, [pc, #116]	; (8001dc0 <HAL_RCC_ClockConfig+0x128>)
 8001d4a:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d4c:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d4e:	d11a      	bne.n	8001d86 <HAL_RCC_ClockConfig+0xee>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d50:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d54:	d0a5      	beq.n	8001ca2 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d56:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d58:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d5c:	f023 0303 	bic.w	r3, r3, #3
 8001d60:	4313      	orrs	r3, r2
 8001d62:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8001d64:	f7fe fcc0 	bl	80006e8 <HAL_GetTick>
 8001d68:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d6a:	6873      	ldr	r3, [r6, #4]
 8001d6c:	6862      	ldr	r2, [r4, #4]
 8001d6e:	f003 030c 	and.w	r3, r3, #12
 8001d72:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001d76:	d0a2      	beq.n	8001cbe <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d78:	f7fe fcb6 	bl	80006e8 <HAL_GetTick>
 8001d7c:	1bc0      	subs	r0, r0, r7
 8001d7e:	4540      	cmp	r0, r8
 8001d80:	d9f3      	bls.n	8001d6a <HAL_RCC_ClockConfig+0xd2>
        return HAL_TIMEOUT;
 8001d82:	2003      	movs	r0, #3
 8001d84:	e78e      	b.n	8001ca4 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d86:	2a02      	cmp	r2, #2
 8001d88:	d102      	bne.n	8001d90 <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d8a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001d8e:	e7e1      	b.n	8001d54 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d90:	f013 0f02 	tst.w	r3, #2
 8001d94:	e7de      	b.n	8001d54 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d96:	6813      	ldr	r3, [r2, #0]
 8001d98:	f023 0307 	bic.w	r3, r3, #7
 8001d9c:	432b      	orrs	r3, r5
 8001d9e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001da0:	6813      	ldr	r3, [r2, #0]
 8001da2:	f003 0307 	and.w	r3, r3, #7
 8001da6:	42ab      	cmp	r3, r5
 8001da8:	f47f af7b 	bne.w	8001ca2 <HAL_RCC_ClockConfig+0xa>
 8001dac:	e78d      	b.n	8001cca <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001dae:	686b      	ldr	r3, [r5, #4]
 8001db0:	68e1      	ldr	r1, [r4, #12]
 8001db2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001db6:	430b      	orrs	r3, r1
 8001db8:	606b      	str	r3, [r5, #4]
 8001dba:	e78b      	b.n	8001cd4 <HAL_RCC_ClockConfig+0x3c>
 8001dbc:	40022000 	.word	0x40022000
 8001dc0:	40021000 	.word	0x40021000
 8001dc4:	08007c8e 	.word	0x08007c8e
 8001dc8:	20000074 	.word	0x20000074
 8001dcc:	20000004 	.word	0x20000004

08001dd0 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001dd0:	4b04      	ldr	r3, [pc, #16]	; (8001de4 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001dd2:	4a05      	ldr	r2, [pc, #20]	; (8001de8 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001dda:	5cd3      	ldrb	r3, [r2, r3]
 8001ddc:	4a03      	ldr	r2, [pc, #12]	; (8001dec <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001dde:	6810      	ldr	r0, [r2, #0]
}
 8001de0:	40d8      	lsrs	r0, r3
 8001de2:	4770      	bx	lr
 8001de4:	40021000 	.word	0x40021000
 8001de8:	08007c9e 	.word	0x08007c9e
 8001dec:	20000074 	.word	0x20000074

08001df0 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001df0:	4b04      	ldr	r3, [pc, #16]	; (8001e04 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001df2:	4a05      	ldr	r2, [pc, #20]	; (8001e08 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001dfa:	5cd3      	ldrb	r3, [r2, r3]
 8001dfc:	4a03      	ldr	r2, [pc, #12]	; (8001e0c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001dfe:	6810      	ldr	r0, [r2, #0]
}
 8001e00:	40d8      	lsrs	r0, r3
 8001e02:	4770      	bx	lr
 8001e04:	40021000 	.word	0x40021000
 8001e08:	08007c9e 	.word	0x08007c9e
 8001e0c:	20000074 	.word	0x20000074

08001e10 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001e10:	6803      	ldr	r3, [r0, #0]
{
 8001e12:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001e16:	07d9      	lsls	r1, r3, #31
{
 8001e18:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001e1a:	d520      	bpl.n	8001e5e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e1c:	4c35      	ldr	r4, [pc, #212]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001e1e:	69e3      	ldr	r3, [r4, #28]
 8001e20:	00da      	lsls	r2, r3, #3
 8001e22:	d432      	bmi.n	8001e8a <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8001e24:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e26:	69e3      	ldr	r3, [r4, #28]
 8001e28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e2c:	61e3      	str	r3, [r4, #28]
 8001e2e:	69e3      	ldr	r3, [r4, #28]
 8001e30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e34:	9301      	str	r3, [sp, #4]
 8001e36:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e38:	4e2f      	ldr	r6, [pc, #188]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8001e3a:	6833      	ldr	r3, [r6, #0]
 8001e3c:	05db      	lsls	r3, r3, #23
 8001e3e:	d526      	bpl.n	8001e8e <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001e40:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001e42:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001e46:	d136      	bne.n	8001eb6 <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001e48:	6a23      	ldr	r3, [r4, #32]
 8001e4a:	686a      	ldr	r2, [r5, #4]
 8001e4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e50:	4313      	orrs	r3, r2
 8001e52:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001e54:	b11f      	cbz	r7, 8001e5e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e56:	69e3      	ldr	r3, [r4, #28]
 8001e58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e5c:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001e5e:	6828      	ldr	r0, [r5, #0]
 8001e60:	0783      	lsls	r3, r0, #30
 8001e62:	d506      	bpl.n	8001e72 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001e64:	4a23      	ldr	r2, [pc, #140]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001e66:	68a9      	ldr	r1, [r5, #8]
 8001e68:	6853      	ldr	r3, [r2, #4]
 8001e6a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001e6e:	430b      	orrs	r3, r1
 8001e70:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001e72:	f010 0010 	ands.w	r0, r0, #16
 8001e76:	d01b      	beq.n	8001eb0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001e78:	4a1e      	ldr	r2, [pc, #120]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001e7a:	68e9      	ldr	r1, [r5, #12]
 8001e7c:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001e7e:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001e80:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001e84:	430b      	orrs	r3, r1
 8001e86:	6053      	str	r3, [r2, #4]
 8001e88:	e012      	b.n	8001eb0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 8001e8a:	2700      	movs	r7, #0
 8001e8c:	e7d4      	b.n	8001e38 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e8e:	6833      	ldr	r3, [r6, #0]
 8001e90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e94:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001e96:	f7fe fc27 	bl	80006e8 <HAL_GetTick>
 8001e9a:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e9c:	6833      	ldr	r3, [r6, #0]
 8001e9e:	05d8      	lsls	r0, r3, #23
 8001ea0:	d4ce      	bmi.n	8001e40 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ea2:	f7fe fc21 	bl	80006e8 <HAL_GetTick>
 8001ea6:	eba0 0008 	sub.w	r0, r0, r8
 8001eaa:	2864      	cmp	r0, #100	; 0x64
 8001eac:	d9f6      	bls.n	8001e9c <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8001eae:	2003      	movs	r0, #3
}
 8001eb0:	b002      	add	sp, #8
 8001eb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001eb6:	686a      	ldr	r2, [r5, #4]
 8001eb8:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d0c3      	beq.n	8001e48 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8001ec0:	2001      	movs	r0, #1
 8001ec2:	4a0e      	ldr	r2, [pc, #56]	; (8001efc <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001ec4:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8001ec6:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001ec8:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001eca:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001ece:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8001ed0:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001ed2:	07d9      	lsls	r1, r3, #31
 8001ed4:	d5b8      	bpl.n	8001e48 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 8001ed6:	f7fe fc07 	bl	80006e8 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eda:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001ede:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ee0:	6a23      	ldr	r3, [r4, #32]
 8001ee2:	079a      	lsls	r2, r3, #30
 8001ee4:	d4b0      	bmi.n	8001e48 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ee6:	f7fe fbff 	bl	80006e8 <HAL_GetTick>
 8001eea:	1b80      	subs	r0, r0, r6
 8001eec:	4540      	cmp	r0, r8
 8001eee:	d9f7      	bls.n	8001ee0 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 8001ef0:	e7dd      	b.n	8001eae <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8001ef2:	bf00      	nop
 8001ef4:	40021000 	.word	0x40021000
 8001ef8:	40007000 	.word	0x40007000
 8001efc:	42420440 	.word	0x42420440

08001f00 <SPI_WaitFlagStateUntilTimeout.constprop.6>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8001f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f02:	4604      	mov	r4, r0
 8001f04:	460e      	mov	r6, r1
 8001f06:	4615      	mov	r5, r2
 8001f08:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001f0a:	6821      	ldr	r1, [r4, #0]
 8001f0c:	688a      	ldr	r2, [r1, #8]
 8001f0e:	ea36 0302 	bics.w	r3, r6, r2
 8001f12:	d001      	beq.n	8001f18 <SPI_WaitFlagStateUntilTimeout.constprop.6+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8001f14:	2000      	movs	r0, #0
 8001f16:	e02d      	b.n	8001f74 <SPI_WaitFlagStateUntilTimeout.constprop.6+0x74>
    if (Timeout != HAL_MAX_DELAY)
 8001f18:	1c6b      	adds	r3, r5, #1
 8001f1a:	d0f7      	beq.n	8001f0c <SPI_WaitFlagStateUntilTimeout.constprop.6+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001f1c:	f7fe fbe4 	bl	80006e8 <HAL_GetTick>
 8001f20:	1bc0      	subs	r0, r0, r7
 8001f22:	4285      	cmp	r5, r0
 8001f24:	d8f1      	bhi.n	8001f0a <SPI_WaitFlagStateUntilTimeout.constprop.6+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001f26:	6823      	ldr	r3, [r4, #0]
 8001f28:	685a      	ldr	r2, [r3, #4]
 8001f2a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001f2e:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f30:	6862      	ldr	r2, [r4, #4]
 8001f32:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8001f36:	d10a      	bne.n	8001f4e <SPI_WaitFlagStateUntilTimeout.constprop.6+0x4e>
 8001f38:	68a2      	ldr	r2, [r4, #8]
 8001f3a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001f3e:	d002      	beq.n	8001f46 <SPI_WaitFlagStateUntilTimeout.constprop.6+0x46>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001f40:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8001f44:	d103      	bne.n	8001f4e <SPI_WaitFlagStateUntilTimeout.constprop.6+0x4e>
          __HAL_SPI_DISABLE(hspi);
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001f4c:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001f4e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001f50:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8001f54:	d107      	bne.n	8001f66 <SPI_WaitFlagStateUntilTimeout.constprop.6+0x66>
          SPI_RESET_CRC(hspi);
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001f5c:	601a      	str	r2, [r3, #0]
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001f64:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8001f66:	2301      	movs	r3, #1
 8001f68:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	2003      	movs	r0, #3
 8001f70:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001f74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001f76 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001f76:	b510      	push	{r4, lr}
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001f78:	4613      	mov	r3, r2
 8001f7a:	460a      	mov	r2, r1
 8001f7c:	2180      	movs	r1, #128	; 0x80
{
 8001f7e:	4604      	mov	r4, r0
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001f80:	f7ff ffbe 	bl	8001f00 <SPI_WaitFlagStateUntilTimeout.constprop.6>
 8001f84:	b120      	cbz	r0, 8001f90 <SPI_EndRxTxTransaction+0x1a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 8001f86:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001f88:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001f8a:	f043 0320 	orr.w	r3, r3, #32
 8001f8e:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 8001f90:	bd10      	pop	{r4, pc}

08001f92 <HAL_SPI_MspInit>:
}
 8001f92:	4770      	bx	lr

08001f94 <HAL_SPI_Init>:
{
 8001f94:	b510      	push	{r4, lr}
  if (hspi == NULL)
 8001f96:	4604      	mov	r4, r0
 8001f98:	2800      	cmp	r0, #0
 8001f9a:	d034      	beq.n	8002006 <HAL_SPI_Init+0x72>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001fa0:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8001fa4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001fa8:	b91b      	cbnz	r3, 8001fb2 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8001faa:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8001fae:	f7ff fff0 	bl	8001f92 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8001fb2:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8001fb4:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8001fb6:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8001fba:	6813      	ldr	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001fbc:	69a1      	ldr	r1, [r4, #24]
  __HAL_SPI_DISABLE(hspi);
 8001fbe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001fc2:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001fc4:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 8001fc8:	4303      	orrs	r3, r0
 8001fca:	68e0      	ldr	r0, [r4, #12]
 8001fcc:	4303      	orrs	r3, r0
 8001fce:	6920      	ldr	r0, [r4, #16]
 8001fd0:	4303      	orrs	r3, r0
 8001fd2:	6960      	ldr	r0, [r4, #20]
 8001fd4:	4303      	orrs	r3, r0
 8001fd6:	69e0      	ldr	r0, [r4, #28]
 8001fd8:	4303      	orrs	r3, r0
 8001fda:	6a20      	ldr	r0, [r4, #32]
 8001fdc:	4303      	orrs	r3, r0
 8001fde:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001fe0:	4303      	orrs	r3, r0
 8001fe2:	f401 7000 	and.w	r0, r1, #512	; 0x200
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001fe6:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001fe8:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001fea:	f001 0104 	and.w	r1, r1, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001fee:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001ff0:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001ff2:	69d3      	ldr	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001ff4:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001ff6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001ffa:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8001ffc:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001ffe:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002000:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 8002004:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002006:	2001      	movs	r0, #1
 8002008:	e7fc      	b.n	8002004 <HAL_SPI_Init+0x70>

0800200a <HAL_SPI_Transmit>:
{
 800200a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800200e:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8002010:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8002014:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8002016:	2b01      	cmp	r3, #1
{
 8002018:	460d      	mov	r5, r1
 800201a:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 800201c:	f000 809c 	beq.w	8002158 <HAL_SPI_Transmit+0x14e>
 8002020:	2301      	movs	r3, #1
 8002022:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8002026:	f7fe fb5f 	bl	80006e8 <HAL_GetTick>
 800202a:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800202c:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8002030:	b2c0      	uxtb	r0, r0
 8002032:	2801      	cmp	r0, #1
 8002034:	f040 808e 	bne.w	8002154 <HAL_SPI_Transmit+0x14a>
  if ((pData == NULL) || (Size == 0U))
 8002038:	2d00      	cmp	r5, #0
 800203a:	d05e      	beq.n	80020fa <HAL_SPI_Transmit+0xf0>
 800203c:	f1b8 0f00 	cmp.w	r8, #0
 8002040:	d05b      	beq.n	80020fa <HAL_SPI_Transmit+0xf0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002042:	2303      	movs	r3, #3
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002044:	2000      	movs	r0, #0
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002046:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800204a:	68a3      	ldr	r3, [r4, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800204c:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800204e:	63a0      	str	r0, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002050:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 8002054:	87a0      	strh	r0, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002056:	87e0      	strh	r0, [r4, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8002058:	e9c4 0010 	strd	r0, r0, [r4, #64]	; 0x40
 800205c:	6820      	ldr	r0, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800205e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_TX(hspi);
 8002062:	bf08      	it	eq
 8002064:	6803      	ldreq	r3, [r0, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002066:	6325      	str	r5, [r4, #48]	; 0x30
    SPI_1LINE_TX(hspi);
 8002068:	bf08      	it	eq
 800206a:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
  hspi->TxXferSize  = Size;
 800206e:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 8002072:	bf08      	it	eq
 8002074:	6003      	streq	r3, [r0, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002076:	6803      	ldr	r3, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002078:	68e2      	ldr	r2, [r4, #12]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800207a:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 800207c:	bf5e      	ittt	pl
 800207e:	6803      	ldrpl	r3, [r0, #0]
 8002080:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 8002084:	6003      	strpl	r3, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002086:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800208a:	6863      	ldr	r3, [r4, #4]
 800208c:	d13e      	bne.n	800210c <HAL_SPI_Transmit+0x102>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800208e:	b113      	cbz	r3, 8002096 <HAL_SPI_Transmit+0x8c>
 8002090:	f1b8 0f01 	cmp.w	r8, #1
 8002094:	d107      	bne.n	80020a6 <HAL_SPI_Transmit+0x9c>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002096:	f835 3b02 	ldrh.w	r3, [r5], #2
 800209a:	60c3      	str	r3, [r0, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800209c:	6325      	str	r5, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800209e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80020a0:	3b01      	subs	r3, #1
 80020a2:	b29b      	uxth	r3, r3
 80020a4:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 80020a6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80020a8:	b29b      	uxth	r3, r3
 80020aa:	b9a3      	cbnz	r3, 80020d6 <HAL_SPI_Transmit+0xcc>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80020ac:	463a      	mov	r2, r7
 80020ae:	4631      	mov	r1, r6
 80020b0:	4620      	mov	r0, r4
 80020b2:	f7ff ff60 	bl	8001f76 <SPI_EndRxTxTransaction>
 80020b6:	2800      	cmp	r0, #0
 80020b8:	d149      	bne.n	800214e <HAL_SPI_Transmit+0x144>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80020ba:	68a3      	ldr	r3, [r4, #8]
 80020bc:	b933      	cbnz	r3, 80020cc <HAL_SPI_Transmit+0xc2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80020be:	9301      	str	r3, [sp, #4]
 80020c0:	6823      	ldr	r3, [r4, #0]
 80020c2:	68da      	ldr	r2, [r3, #12]
 80020c4:	9201      	str	r2, [sp, #4]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	9301      	str	r3, [sp, #4]
 80020ca:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80020cc:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 80020ce:	3000      	adds	r0, #0
 80020d0:	bf18      	it	ne
 80020d2:	2001      	movne	r0, #1
error:
 80020d4:	e011      	b.n	80020fa <HAL_SPI_Transmit+0xf0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80020d6:	6822      	ldr	r2, [r4, #0]
 80020d8:	6893      	ldr	r3, [r2, #8]
 80020da:	0798      	lsls	r0, r3, #30
 80020dc:	d505      	bpl.n	80020ea <HAL_SPI_Transmit+0xe0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80020de:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80020e0:	f833 1b02 	ldrh.w	r1, [r3], #2
 80020e4:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80020e6:	6323      	str	r3, [r4, #48]	; 0x30
 80020e8:	e7d9      	b.n	800209e <HAL_SPI_Transmit+0x94>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80020ea:	f7fe fafd 	bl	80006e8 <HAL_GetTick>
 80020ee:	1bc0      	subs	r0, r0, r7
 80020f0:	42b0      	cmp	r0, r6
 80020f2:	d3d8      	bcc.n	80020a6 <HAL_SPI_Transmit+0x9c>
 80020f4:	1c71      	adds	r1, r6, #1
 80020f6:	d0d6      	beq.n	80020a6 <HAL_SPI_Transmit+0x9c>
          errorcode = HAL_TIMEOUT;
 80020f8:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 80020fa:	2301      	movs	r3, #1
 80020fc:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002100:	2300      	movs	r3, #0
 8002102:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8002106:	b002      	add	sp, #8
 8002108:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800210c:	b113      	cbz	r3, 8002114 <HAL_SPI_Transmit+0x10a>
 800210e:	f1b8 0f01 	cmp.w	r8, #1
 8002112:	d108      	bne.n	8002126 <HAL_SPI_Transmit+0x11c>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002114:	782b      	ldrb	r3, [r5, #0]
 8002116:	7303      	strb	r3, [r0, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002118:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800211a:	3301      	adds	r3, #1
 800211c:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800211e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002120:	3b01      	subs	r3, #1
 8002122:	b29b      	uxth	r3, r3
 8002124:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8002126:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002128:	b29b      	uxth	r3, r3
 800212a:	2b00      	cmp	r3, #0
 800212c:	d0be      	beq.n	80020ac <HAL_SPI_Transmit+0xa2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800212e:	6823      	ldr	r3, [r4, #0]
 8002130:	689a      	ldr	r2, [r3, #8]
 8002132:	0792      	lsls	r2, r2, #30
 8002134:	d503      	bpl.n	800213e <HAL_SPI_Transmit+0x134>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002136:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002138:	7812      	ldrb	r2, [r2, #0]
 800213a:	731a      	strb	r2, [r3, #12]
 800213c:	e7ec      	b.n	8002118 <HAL_SPI_Transmit+0x10e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800213e:	f7fe fad3 	bl	80006e8 <HAL_GetTick>
 8002142:	1bc0      	subs	r0, r0, r7
 8002144:	42b0      	cmp	r0, r6
 8002146:	d3ee      	bcc.n	8002126 <HAL_SPI_Transmit+0x11c>
 8002148:	1c73      	adds	r3, r6, #1
 800214a:	d0ec      	beq.n	8002126 <HAL_SPI_Transmit+0x11c>
 800214c:	e7d4      	b.n	80020f8 <HAL_SPI_Transmit+0xee>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800214e:	2320      	movs	r3, #32
 8002150:	6563      	str	r3, [r4, #84]	; 0x54
 8002152:	e7b2      	b.n	80020ba <HAL_SPI_Transmit+0xb0>
    errorcode = HAL_BUSY;
 8002154:	2002      	movs	r0, #2
 8002156:	e7d0      	b.n	80020fa <HAL_SPI_Transmit+0xf0>
  __HAL_LOCK(hspi);
 8002158:	2002      	movs	r0, #2
 800215a:	e7d4      	b.n	8002106 <HAL_SPI_Transmit+0xfc>

0800215c <HAL_SPI_Transmit_DMA>:
  __HAL_LOCK(hspi);
 800215c:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8002160:	b510      	push	{r4, lr}
  __HAL_LOCK(hspi);
 8002162:	2b01      	cmp	r3, #1
{
 8002164:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8002166:	d04e      	beq.n	8002206 <HAL_SPI_Transmit_DMA+0xaa>
 8002168:	2301      	movs	r3, #1
 800216a:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  if (hspi->State != HAL_SPI_STATE_READY)
 800216e:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
 8002172:	b2c0      	uxtb	r0, r0
 8002174:	4298      	cmp	r0, r3
 8002176:	d144      	bne.n	8002202 <HAL_SPI_Transmit_DMA+0xa6>
  if ((pData == NULL) || (Size == 0U))
 8002178:	2900      	cmp	r1, #0
 800217a:	d02d      	beq.n	80021d8 <HAL_SPI_Transmit_DMA+0x7c>
 800217c:	2a00      	cmp	r2, #0
 800217e:	d02b      	beq.n	80021d8 <HAL_SPI_Transmit_DMA+0x7c>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002180:	2303      	movs	r3, #3
 8002182:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002186:	2300      	movs	r3, #0
 8002188:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800218a:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 800218c:	86e2      	strh	r2, [r4, #54]	; 0x36
  hspi->RxISR       = NULL;
 800218e:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  hspi->RxXferCount = 0U;
 8002192:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->RxXferSize  = 0U;
 8002194:	87a3      	strh	r3, [r4, #60]	; 0x3c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002196:	68a3      	ldr	r3, [r4, #8]
  hspi->TxXferSize  = Size;
 8002198:	86a2      	strh	r2, [r4, #52]	; 0x34
 800219a:	6822      	ldr	r2, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800219c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_TX(hspi);
 80021a0:	bf08      	it	eq
 80021a2:	6813      	ldreq	r3, [r2, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80021a4:	6321      	str	r1, [r4, #48]	; 0x30
    SPI_1LINE_TX(hspi);
 80021a6:	bf04      	itt	eq
 80021a8:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
 80021ac:	6013      	streq	r3, [r2, #0]
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80021ae:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80021b0:	4b16      	ldr	r3, [pc, #88]	; (800220c <HAL_SPI_Transmit_DMA+0xb0>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80021b2:	320c      	adds	r2, #12
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80021b4:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80021b6:	4b16      	ldr	r3, [pc, #88]	; (8002210 <HAL_SPI_Transmit_DMA+0xb4>)
 80021b8:	6283      	str	r3, [r0, #40]	; 0x28
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80021ba:	4b16      	ldr	r3, [pc, #88]	; (8002214 <HAL_SPI_Transmit_DMA+0xb8>)
 80021bc:	6303      	str	r3, [r0, #48]	; 0x30
  hspi->hdmatx->XferAbortCallback = NULL;
 80021be:	2300      	movs	r3, #0
 80021c0:	6343      	str	r3, [r0, #52]	; 0x34
                                 hspi->TxXferCount))
 80021c2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80021c4:	f7fe fd6a 	bl	8000c9c <HAL_DMA_Start_IT>
 80021c8:	b150      	cbz	r0, 80021e0 <HAL_SPI_Transmit_DMA+0x84>
    hspi->State = HAL_SPI_STATE_READY;
 80021ca:	2001      	movs	r0, #1
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80021cc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80021ce:	f043 0310 	orr.w	r3, r3, #16
 80021d2:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 80021d4:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80021d8:	2300      	movs	r3, #0
 80021da:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80021de:	bd10      	pop	{r4, pc}
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80021e0:	6823      	ldr	r3, [r4, #0]
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 80021e6:	bf5e      	ittt	pl
 80021e8:	681a      	ldrpl	r2, [r3, #0]
 80021ea:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 80021ee:	601a      	strpl	r2, [r3, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80021f0:	685a      	ldr	r2, [r3, #4]
 80021f2:	f042 0220 	orr.w	r2, r2, #32
 80021f6:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80021f8:	685a      	ldr	r2, [r3, #4]
 80021fa:	f042 0202 	orr.w	r2, r2, #2
 80021fe:	605a      	str	r2, [r3, #4]
 8002200:	e7ea      	b.n	80021d8 <HAL_SPI_Transmit_DMA+0x7c>
    errorcode = HAL_BUSY;
 8002202:	2002      	movs	r0, #2
 8002204:	e7e8      	b.n	80021d8 <HAL_SPI_Transmit_DMA+0x7c>
  __HAL_LOCK(hspi);
 8002206:	2002      	movs	r0, #2
 8002208:	e7e9      	b.n	80021de <HAL_SPI_Transmit_DMA+0x82>
 800220a:	bf00      	nop
 800220c:	0800221d 	.word	0x0800221d
 8002210:	0800224b 	.word	0x0800224b
 8002214:	08002229 	.word	0x08002229

08002218 <HAL_SPI_TxCpltCallback>:
 8002218:	4770      	bx	lr

0800221a <HAL_SPI_TxHalfCpltCallback>:
 800221a:	4770      	bx	lr

0800221c <SPI_DMAHalfTransmitCplt>:
{
 800221c:	b508      	push	{r3, lr}
  HAL_SPI_TxHalfCpltCallback(hspi);
 800221e:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8002220:	f7ff fffb 	bl	800221a <HAL_SPI_TxHalfCpltCallback>
}
 8002224:	bd08      	pop	{r3, pc}

08002226 <HAL_SPI_ErrorCallback>:
 8002226:	4770      	bx	lr

08002228 <SPI_DMAError>:
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002228:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 800222a:	b508      	push	{r3, lr}
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800222c:	6802      	ldr	r2, [r0, #0]
 800222e:	6853      	ldr	r3, [r2, #4]
 8002230:	f023 0303 	bic.w	r3, r3, #3
 8002234:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002236:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002238:	f043 0310 	orr.w	r3, r3, #16
 800223c:	6543      	str	r3, [r0, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800223e:	2301      	movs	r3, #1
 8002240:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  HAL_SPI_ErrorCallback(hspi);
 8002244:	f7ff ffef 	bl	8002226 <HAL_SPI_ErrorCallback>
}
 8002248:	bd08      	pop	{r3, pc}

0800224a <SPI_DMATransmitCplt>:
{
 800224a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800224c:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800224e:	6a44      	ldr	r4, [r0, #36]	; 0x24
  tickstart = HAL_GetTick();
 8002250:	f7fe fa4a 	bl	80006e8 <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8002254:	682b      	ldr	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8002256:	4602      	mov	r2, r0
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	069b      	lsls	r3, r3, #26
 800225c:	d426      	bmi.n	80022ac <SPI_DMATransmitCplt+0x62>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800225e:	6823      	ldr	r3, [r4, #0]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002260:	4620      	mov	r0, r4
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002262:	6859      	ldr	r1, [r3, #4]
 8002264:	f021 0120 	bic.w	r1, r1, #32
 8002268:	6059      	str	r1, [r3, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800226a:	6859      	ldr	r1, [r3, #4]
 800226c:	f021 0102 	bic.w	r1, r1, #2
 8002270:	6059      	str	r1, [r3, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002272:	2164      	movs	r1, #100	; 0x64
 8002274:	f7ff fe7f 	bl	8001f76 <SPI_EndRxTxTransaction>
 8002278:	b118      	cbz	r0, 8002282 <SPI_DMATransmitCplt+0x38>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800227a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800227c:	f043 0320 	orr.w	r3, r3, #32
 8002280:	6563      	str	r3, [r4, #84]	; 0x54
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002282:	68a3      	ldr	r3, [r4, #8]
 8002284:	b933      	cbnz	r3, 8002294 <SPI_DMATransmitCplt+0x4a>
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002286:	9301      	str	r3, [sp, #4]
 8002288:	6823      	ldr	r3, [r4, #0]
 800228a:	68da      	ldr	r2, [r3, #12]
 800228c:	9201      	str	r2, [sp, #4]
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	9301      	str	r3, [sp, #4]
 8002292:	9b01      	ldr	r3, [sp, #4]
    hspi->TxXferCount = 0U;
 8002294:	2300      	movs	r3, #0
 8002296:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8002298:	2301      	movs	r3, #1
 800229a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800229e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80022a0:	b123      	cbz	r3, 80022ac <SPI_DMATransmitCplt+0x62>
      HAL_SPI_ErrorCallback(hspi);
 80022a2:	4620      	mov	r0, r4
 80022a4:	f7ff ffbf 	bl	8002226 <HAL_SPI_ErrorCallback>
}
 80022a8:	b003      	add	sp, #12
 80022aa:	bd30      	pop	{r4, r5, pc}
  HAL_SPI_TxCpltCallback(hspi);
 80022ac:	4620      	mov	r0, r4
 80022ae:	f7ff ffb3 	bl	8002218 <HAL_SPI_TxCpltCallback>
 80022b2:	e7f9      	b.n	80022a8 <SPI_DMATransmitCplt+0x5e>

080022b4 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80022b4:	6a03      	ldr	r3, [r0, #32]
{
 80022b6:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80022b8:	f023 0301 	bic.w	r3, r3, #1
 80022bc:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80022be:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80022c0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80022c2:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80022c4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80022c6:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80022ca:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80022cc:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80022ce:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 80022d2:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80022d4:	4d0a      	ldr	r5, [pc, #40]	; (8002300 <TIM_OC1_SetConfig+0x4c>)
 80022d6:	42a8      	cmp	r0, r5
 80022d8:	d10b      	bne.n	80022f2 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80022da:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80022dc:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80022e0:	432b      	orrs	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80022e2:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80022e6:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 80022ea:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 80022ec:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80022f0:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80022f2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80022f4:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80022f6:	684a      	ldr	r2, [r1, #4]
 80022f8:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80022fa:	6203      	str	r3, [r0, #32]
}
 80022fc:	bd70      	pop	{r4, r5, r6, pc}
 80022fe:	bf00      	nop
 8002300:	40012c00 	.word	0x40012c00

08002304 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002304:	6a03      	ldr	r3, [r0, #32]
{
 8002306:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002308:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800230c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800230e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002310:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002312:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002314:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002316:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800231a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800231c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800231e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002322:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002326:	4d0b      	ldr	r5, [pc, #44]	; (8002354 <TIM_OC3_SetConfig+0x50>)
 8002328:	42a8      	cmp	r0, r5
 800232a:	d10d      	bne.n	8002348 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800232c:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800232e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002332:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002336:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800233a:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 800233e:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8002340:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002344:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002348:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800234a:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800234c:	684a      	ldr	r2, [r1, #4]
 800234e:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002350:	6203      	str	r3, [r0, #32]
}
 8002352:	bd70      	pop	{r4, r5, r6, pc}
 8002354:	40012c00 	.word	0x40012c00

08002358 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002358:	6a03      	ldr	r3, [r0, #32]
{
 800235a:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800235c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002360:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002362:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002364:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002366:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002368:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800236a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800236e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002372:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8002374:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002378:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800237c:	4d06      	ldr	r5, [pc, #24]	; (8002398 <TIM_OC4_SetConfig+0x40>)
 800237e:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002380:	bf02      	ittt	eq
 8002382:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002384:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002388:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800238c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800238e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002390:	684a      	ldr	r2, [r1, #4]
 8002392:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002394:	6203      	str	r3, [r0, #32]
}
 8002396:	bd30      	pop	{r4, r5, pc}
 8002398:	40012c00 	.word	0x40012c00

0800239c <HAL_TIM_Base_MspInit>:
}
 800239c:	4770      	bx	lr

0800239e <HAL_TIM_Base_Start>:
  htim->State = HAL_TIM_STATE_BUSY;
 800239e:	2302      	movs	r3, #2
 80023a0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023a4:	6803      	ldr	r3, [r0, #0]
 80023a6:	689a      	ldr	r2, [r3, #8]
 80023a8:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023ac:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 80023ae:	bf1e      	ittt	ne
 80023b0:	681a      	ldrne	r2, [r3, #0]
 80023b2:	f042 0201 	orrne.w	r2, r2, #1
 80023b6:	601a      	strne	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 80023b8:	2301      	movs	r3, #1
 80023ba:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 80023be:	2000      	movs	r0, #0
 80023c0:	4770      	bx	lr

080023c2 <HAL_TIM_PWM_MspInit>:
 80023c2:	4770      	bx	lr

080023c4 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023c4:	4a1a      	ldr	r2, [pc, #104]	; (8002430 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 80023c6:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023c8:	4290      	cmp	r0, r2
 80023ca:	d00a      	beq.n	80023e2 <TIM_Base_SetConfig+0x1e>
 80023cc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80023d0:	d007      	beq.n	80023e2 <TIM_Base_SetConfig+0x1e>
 80023d2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80023d6:	4290      	cmp	r0, r2
 80023d8:	d003      	beq.n	80023e2 <TIM_Base_SetConfig+0x1e>
 80023da:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80023de:	4290      	cmp	r0, r2
 80023e0:	d115      	bne.n	800240e <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 80023e2:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80023e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80023e8:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80023ea:	4a11      	ldr	r2, [pc, #68]	; (8002430 <TIM_Base_SetConfig+0x6c>)
 80023ec:	4290      	cmp	r0, r2
 80023ee:	d00a      	beq.n	8002406 <TIM_Base_SetConfig+0x42>
 80023f0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80023f4:	d007      	beq.n	8002406 <TIM_Base_SetConfig+0x42>
 80023f6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80023fa:	4290      	cmp	r0, r2
 80023fc:	d003      	beq.n	8002406 <TIM_Base_SetConfig+0x42>
 80023fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002402:	4290      	cmp	r0, r2
 8002404:	d103      	bne.n	800240e <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002406:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002408:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800240c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800240e:	694a      	ldr	r2, [r1, #20]
 8002410:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002414:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002416:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002418:	688b      	ldr	r3, [r1, #8]
 800241a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800241c:	680b      	ldr	r3, [r1, #0]
 800241e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002420:	4b03      	ldr	r3, [pc, #12]	; (8002430 <TIM_Base_SetConfig+0x6c>)
 8002422:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8002424:	bf04      	itt	eq
 8002426:	690b      	ldreq	r3, [r1, #16]
 8002428:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800242a:	2301      	movs	r3, #1
 800242c:	6143      	str	r3, [r0, #20]
}
 800242e:	4770      	bx	lr
 8002430:	40012c00 	.word	0x40012c00

08002434 <HAL_TIM_Base_Init>:
{
 8002434:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002436:	4604      	mov	r4, r0
 8002438:	b1a0      	cbz	r0, 8002464 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 800243a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800243e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002442:	b91b      	cbnz	r3, 800244c <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002444:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002448:	f7ff ffa8 	bl	800239c <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800244c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800244e:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002450:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002454:	1d21      	adds	r1, r4, #4
 8002456:	f7ff ffb5 	bl	80023c4 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800245a:	2301      	movs	r3, #1
  return HAL_OK;
 800245c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800245e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8002462:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002464:	2001      	movs	r0, #1
 8002466:	e7fc      	b.n	8002462 <HAL_TIM_Base_Init+0x2e>

08002468 <HAL_TIM_PWM_Init>:
{
 8002468:	b510      	push	{r4, lr}
  if (htim == NULL)
 800246a:	4604      	mov	r4, r0
 800246c:	b1a0      	cbz	r0, 8002498 <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 800246e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002472:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002476:	b91b      	cbnz	r3, 8002480 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002478:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800247c:	f7ff ffa1 	bl	80023c2 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002480:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002482:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002484:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002488:	1d21      	adds	r1, r4, #4
 800248a:	f7ff ff9b 	bl	80023c4 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800248e:	2301      	movs	r3, #1
  return HAL_OK;
 8002490:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002492:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8002496:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002498:	2001      	movs	r0, #1
 800249a:	e7fc      	b.n	8002496 <HAL_TIM_PWM_Init+0x2e>

0800249c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800249c:	6a03      	ldr	r3, [r0, #32]
{
 800249e:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80024a0:	f023 0310 	bic.w	r3, r3, #16
 80024a4:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80024a6:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80024a8:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80024aa:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80024ac:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80024ae:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80024b2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80024b6:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80024b8:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80024bc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80024c0:	4d0b      	ldr	r5, [pc, #44]	; (80024f0 <TIM_OC2_SetConfig+0x54>)
 80024c2:	42a8      	cmp	r0, r5
 80024c4:	d10d      	bne.n	80024e2 <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80024c6:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80024c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80024cc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80024d0:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80024d4:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 80024d8:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 80024da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80024de:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 80024e2:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80024e4:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80024e6:	684a      	ldr	r2, [r1, #4]
 80024e8:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80024ea:	6203      	str	r3, [r0, #32]
}
 80024ec:	bd70      	pop	{r4, r5, r6, pc}
 80024ee:	bf00      	nop
 80024f0:	40012c00 	.word	0x40012c00

080024f4 <HAL_TIM_PWM_ConfigChannel>:
{
 80024f4:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80024f6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80024fa:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	f04f 0002 	mov.w	r0, #2
 8002502:	d025      	beq.n	8002550 <HAL_TIM_PWM_ConfigChannel+0x5c>
 8002504:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8002506:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 800250a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 800250e:	2a0c      	cmp	r2, #12
 8002510:	d818      	bhi.n	8002544 <HAL_TIM_PWM_ConfigChannel+0x50>
 8002512:	e8df f002 	tbb	[pc, r2]
 8002516:	1707      	.short	0x1707
 8002518:	171e1717 	.word	0x171e1717
 800251c:	172f1717 	.word	0x172f1717
 8002520:	1717      	.short	0x1717
 8002522:	40          	.byte	0x40
 8002523:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002524:	6820      	ldr	r0, [r4, #0]
 8002526:	f7ff fec5 	bl	80022b4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800252a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800252c:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800252e:	699a      	ldr	r2, [r3, #24]
 8002530:	f042 0208 	orr.w	r2, r2, #8
 8002534:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002536:	699a      	ldr	r2, [r3, #24]
 8002538:	f022 0204 	bic.w	r2, r2, #4
 800253c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800253e:	699a      	ldr	r2, [r3, #24]
 8002540:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002542:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8002544:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002546:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002548:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800254c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002550:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002552:	6820      	ldr	r0, [r4, #0]
 8002554:	f7ff ffa2 	bl	800249c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002558:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800255a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800255c:	699a      	ldr	r2, [r3, #24]
 800255e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002562:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002564:	699a      	ldr	r2, [r3, #24]
 8002566:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800256a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800256c:	699a      	ldr	r2, [r3, #24]
 800256e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002572:	e7e6      	b.n	8002542 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002574:	6820      	ldr	r0, [r4, #0]
 8002576:	f7ff fec5 	bl	8002304 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800257a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800257c:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800257e:	69da      	ldr	r2, [r3, #28]
 8002580:	f042 0208 	orr.w	r2, r2, #8
 8002584:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002586:	69da      	ldr	r2, [r3, #28]
 8002588:	f022 0204 	bic.w	r2, r2, #4
 800258c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800258e:	69da      	ldr	r2, [r3, #28]
 8002590:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002592:	61da      	str	r2, [r3, #28]
      break;
 8002594:	e7d6      	b.n	8002544 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002596:	6820      	ldr	r0, [r4, #0]
 8002598:	f7ff fede 	bl	8002358 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800259c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800259e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80025a0:	69da      	ldr	r2, [r3, #28]
 80025a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80025a6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80025a8:	69da      	ldr	r2, [r3, #28]
 80025aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80025ae:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80025b0:	69da      	ldr	r2, [r3, #28]
 80025b2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80025b6:	e7ec      	b.n	8002592 <HAL_TIM_PWM_ConfigChannel+0x9e>

080025b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80025b8:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80025ba:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80025bc:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025be:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80025c2:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 80025c6:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025c8:	6083      	str	r3, [r0, #8]
}
 80025ca:	bd10      	pop	{r4, pc}

080025cc <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80025cc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80025d0:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 80025d2:	2b01      	cmp	r3, #1
{
 80025d4:	4604      	mov	r4, r0
 80025d6:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80025da:	d019      	beq.n	8002610 <HAL_TIM_ConfigClockSource+0x44>
 80025dc:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80025de:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80025e2:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 80025e4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80025e8:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80025ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80025f2:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 80025f4:	680b      	ldr	r3, [r1, #0]
 80025f6:	2b40      	cmp	r3, #64	; 0x40
 80025f8:	d065      	beq.n	80026c6 <HAL_TIM_ConfigClockSource+0xfa>
 80025fa:	d815      	bhi.n	8002628 <HAL_TIM_ConfigClockSource+0x5c>
 80025fc:	2b10      	cmp	r3, #16
 80025fe:	d00c      	beq.n	800261a <HAL_TIM_ConfigClockSource+0x4e>
 8002600:	d807      	bhi.n	8002612 <HAL_TIM_ConfigClockSource+0x46>
 8002602:	b153      	cbz	r3, 800261a <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 8002604:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002606:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002608:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800260c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002610:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8002612:	2b20      	cmp	r3, #32
 8002614:	d001      	beq.n	800261a <HAL_TIM_ConfigClockSource+0x4e>
 8002616:	2b30      	cmp	r3, #48	; 0x30
 8002618:	d1f4      	bne.n	8002604 <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 800261a:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800261c:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8002620:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002624:	4313      	orrs	r3, r2
 8002626:	e01a      	b.n	800265e <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 8002628:	2b60      	cmp	r3, #96	; 0x60
 800262a:	d034      	beq.n	8002696 <HAL_TIM_ConfigClockSource+0xca>
 800262c:	d819      	bhi.n	8002662 <HAL_TIM_ConfigClockSource+0x96>
 800262e:	2b50      	cmp	r3, #80	; 0x50
 8002630:	d1e8      	bne.n	8002604 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002632:	684a      	ldr	r2, [r1, #4]
 8002634:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002636:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002638:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800263a:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800263e:	f025 0501 	bic.w	r5, r5, #1
 8002642:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002644:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8002646:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002648:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800264c:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8002650:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002652:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002654:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002656:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800265a:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 800265e:	6083      	str	r3, [r0, #8]
 8002660:	e7d0      	b.n	8002604 <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 8002662:	2b70      	cmp	r3, #112	; 0x70
 8002664:	d00c      	beq.n	8002680 <HAL_TIM_ConfigClockSource+0xb4>
 8002666:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800266a:	d1cb      	bne.n	8002604 <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 800266c:	68cb      	ldr	r3, [r1, #12]
 800266e:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8002672:	f7ff ffa1 	bl	80025b8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002676:	6822      	ldr	r2, [r4, #0]
 8002678:	6893      	ldr	r3, [r2, #8]
 800267a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800267e:	e008      	b.n	8002692 <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 8002680:	68cb      	ldr	r3, [r1, #12]
 8002682:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8002686:	f7ff ff97 	bl	80025b8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800268a:	6822      	ldr	r2, [r4, #0]
 800268c:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800268e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002692:	6093      	str	r3, [r2, #8]
      break;
 8002694:	e7b6      	b.n	8002604 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002696:	684d      	ldr	r5, [r1, #4]
 8002698:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800269a:	6a01      	ldr	r1, [r0, #32]
 800269c:	f021 0110 	bic.w	r1, r1, #16
 80026a0:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026a2:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 80026a4:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80026a6:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80026aa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80026ae:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80026b2:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80026b6:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80026b8:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80026ba:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80026bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80026c0:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 80026c4:	e7cb      	b.n	800265e <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80026c6:	684a      	ldr	r2, [r1, #4]
 80026c8:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80026ca:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80026cc:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80026ce:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80026d2:	f025 0501 	bic.w	r5, r5, #1
 80026d6:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026d8:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 80026da:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80026dc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80026e0:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80026e4:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80026e6:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80026e8:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80026ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80026ee:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 80026f2:	e7b4      	b.n	800265e <HAL_TIM_ConfigClockSource+0x92>

080026f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80026f4:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80026f6:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80026f8:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80026fa:	f001 011f 	and.w	r1, r1, #31
 80026fe:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8002700:	ea23 0304 	bic.w	r3, r3, r4
 8002704:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002706:	6a03      	ldr	r3, [r0, #32]
 8002708:	408a      	lsls	r2, r1
 800270a:	431a      	orrs	r2, r3
 800270c:	6202      	str	r2, [r0, #32]
}
 800270e:	bd10      	pop	{r4, pc}

08002710 <HAL_TIM_OC_Start>:
{
 8002710:	b510      	push	{r4, lr}
 8002712:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002714:	2201      	movs	r2, #1
 8002716:	6800      	ldr	r0, [r0, #0]
 8002718:	f7ff ffec 	bl	80026f4 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800271c:	6823      	ldr	r3, [r4, #0]
 800271e:	4a09      	ldr	r2, [pc, #36]	; (8002744 <HAL_TIM_OC_Start+0x34>)
}
 8002720:	2000      	movs	r0, #0
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002722:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 8002724:	bf02      	ittt	eq
 8002726:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8002728:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 800272c:	645a      	streq	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800272e:	689a      	ldr	r2, [r3, #8]
 8002730:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002734:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 8002736:	bf1e      	ittt	ne
 8002738:	681a      	ldrne	r2, [r3, #0]
 800273a:	f042 0201 	orrne.w	r2, r2, #1
 800273e:	601a      	strne	r2, [r3, #0]
}
 8002740:	bd10      	pop	{r4, pc}
 8002742:	bf00      	nop
 8002744:	40012c00 	.word	0x40012c00

08002748 <HAL_TIM_PWM_Start>:
 8002748:	f7ff bfe2 	b.w	8002710 <HAL_TIM_OC_Start>

0800274c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800274c:	6803      	ldr	r3, [r0, #0]
 800274e:	68da      	ldr	r2, [r3, #12]
 8002750:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002754:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002756:	695a      	ldr	r2, [r3, #20]
 8002758:	f022 0201 	bic.w	r2, r2, #1
 800275c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800275e:	2320      	movs	r3, #32
 8002760:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
}
 8002764:	4770      	bx	lr
	...

08002768 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002768:	b538      	push	{r3, r4, r5, lr}
 800276a:	4605      	mov	r5, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800276c:	6803      	ldr	r3, [r0, #0]
 800276e:	68c1      	ldr	r1, [r0, #12]
 8002770:	691a      	ldr	r2, [r3, #16]
 8002772:	2419      	movs	r4, #25
 8002774:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002778:	430a      	orrs	r2, r1
 800277a:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800277c:	6882      	ldr	r2, [r0, #8]
 800277e:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8002780:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002782:	4302      	orrs	r2, r0
 8002784:	6968      	ldr	r0, [r5, #20]
  MODIFY_REG(huart->Instance->CR1,
 8002786:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 800278a:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800278e:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8002790:	430a      	orrs	r2, r1
 8002792:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002794:	695a      	ldr	r2, [r3, #20]
 8002796:	69a9      	ldr	r1, [r5, #24]
 8002798:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800279c:	430a      	orrs	r2, r1
 800279e:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80027a0:	4a0d      	ldr	r2, [pc, #52]	; (80027d8 <UART_SetConfig+0x70>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d114      	bne.n	80027d0 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80027a6:	f7ff fb23 	bl	8001df0 <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80027aa:	4360      	muls	r0, r4
 80027ac:	686c      	ldr	r4, [r5, #4]
 80027ae:	2264      	movs	r2, #100	; 0x64
 80027b0:	00a4      	lsls	r4, r4, #2
 80027b2:	fbb0 f0f4 	udiv	r0, r0, r4
 80027b6:	fbb0 f1f2 	udiv	r1, r0, r2
 80027ba:	fb02 0311 	mls	r3, r2, r1, r0
 80027be:	011b      	lsls	r3, r3, #4
 80027c0:	3332      	adds	r3, #50	; 0x32
 80027c2:	fbb3 f3f2 	udiv	r3, r3, r2
 80027c6:	682c      	ldr	r4, [r5, #0]
 80027c8:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 80027cc:	60a3      	str	r3, [r4, #8]
  }
#endif /* USART_CR1_OVER8 */
}
 80027ce:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 80027d0:	f7ff fafe 	bl	8001dd0 <HAL_RCC_GetPCLK1Freq>
 80027d4:	e7e9      	b.n	80027aa <UART_SetConfig+0x42>
 80027d6:	bf00      	nop
 80027d8:	40013800 	.word	0x40013800

080027dc <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 80027dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027de:	4604      	mov	r4, r0
 80027e0:	460e      	mov	r6, r1
 80027e2:	4617      	mov	r7, r2
 80027e4:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027e6:	6821      	ldr	r1, [r4, #0]
 80027e8:	680b      	ldr	r3, [r1, #0]
 80027ea:	ea36 0303 	bics.w	r3, r6, r3
 80027ee:	d101      	bne.n	80027f4 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 80027f0:	2000      	movs	r0, #0
 80027f2:	e014      	b.n	800281e <UART_WaitOnFlagUntilTimeout.constprop.3+0x42>
    if (Timeout != HAL_MAX_DELAY)
 80027f4:	1c6b      	adds	r3, r5, #1
 80027f6:	d0f7      	beq.n	80027e8 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80027f8:	b995      	cbnz	r5, 8002820 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80027fa:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 80027fc:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80027fe:	68da      	ldr	r2, [r3, #12]
 8002800:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002804:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002806:	695a      	ldr	r2, [r3, #20]
 8002808:	f022 0201 	bic.w	r2, r2, #1
 800280c:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 800280e:	2320      	movs	r3, #32
 8002810:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002814:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8002818:	2300      	movs	r3, #0
 800281a:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
}
 800281e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002820:	f7fd ff62 	bl	80006e8 <HAL_GetTick>
 8002824:	1bc0      	subs	r0, r0, r7
 8002826:	4285      	cmp	r5, r0
 8002828:	d2dd      	bcs.n	80027e6 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 800282a:	e7e6      	b.n	80027fa <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

0800282c <HAL_UART_Init>:
{
 800282c:	b510      	push	{r4, lr}
  if (huart == NULL)
 800282e:	4604      	mov	r4, r0
 8002830:	b340      	cbz	r0, 8002884 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8002832:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002836:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800283a:	b91b      	cbnz	r3, 8002844 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 800283c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002840:	f003 f824 	bl	800588c <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8002844:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8002846:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002848:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 800284c:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 800284e:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8002850:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002854:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002856:	f7ff ff87 	bl	8002768 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800285a:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800285c:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800285e:	691a      	ldr	r2, [r3, #16]
 8002860:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002864:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002866:	695a      	ldr	r2, [r3, #20]
 8002868:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800286c:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800286e:	68da      	ldr	r2, [r3, #12]
 8002870:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002874:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002876:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002878:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800287a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800287e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 8002882:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002884:	2001      	movs	r0, #1
 8002886:	e7fc      	b.n	8002882 <HAL_UART_Init+0x56>

08002888 <HAL_HalfDuplex_Init>:
{
 8002888:	b510      	push	{r4, lr}
  if (huart == NULL)
 800288a:	4604      	mov	r4, r0
 800288c:	b360      	cbz	r0, 80028e8 <HAL_HalfDuplex_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 800288e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002892:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002896:	b91b      	cbnz	r3, 80028a0 <HAL_HalfDuplex_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002898:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800289c:	f002 fff6 	bl	800588c <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80028a0:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80028a2:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80028a4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80028a8:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 80028aa:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 80028ac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80028b0:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80028b2:	f7ff ff59 	bl	8002768 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028b6:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028b8:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028ba:	691a      	ldr	r2, [r3, #16]
 80028bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80028c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 80028c2:	695a      	ldr	r2, [r3, #20]
 80028c4:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 80028c8:	615a      	str	r2, [r3, #20]
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80028ca:	695a      	ldr	r2, [r3, #20]
 80028cc:	f042 0208 	orr.w	r2, r2, #8
 80028d0:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80028d2:	68da      	ldr	r2, [r3, #12]
 80028d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80028d8:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80028da:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028dc:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80028de:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80028e2:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 80028e6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80028e8:	2001      	movs	r0, #1
 80028ea:	e7fc      	b.n	80028e6 <HAL_HalfDuplex_Init+0x5e>

080028ec <HAL_UART_Transmit>:
{
 80028ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80028f0:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80028f2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 80028f6:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 80028f8:	2b20      	cmp	r3, #32
{
 80028fa:	460d      	mov	r5, r1
 80028fc:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80028fe:	d14c      	bne.n	800299a <HAL_UART_Transmit+0xae>
    if ((pData == NULL) || (Size == 0U))
 8002900:	2900      	cmp	r1, #0
 8002902:	d048      	beq.n	8002996 <HAL_UART_Transmit+0xaa>
 8002904:	2a00      	cmp	r2, #0
 8002906:	d046      	beq.n	8002996 <HAL_UART_Transmit+0xaa>
    __HAL_LOCK(huart);
 8002908:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800290c:	2b01      	cmp	r3, #1
 800290e:	d044      	beq.n	800299a <HAL_UART_Transmit+0xae>
 8002910:	2301      	movs	r3, #1
 8002912:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002916:	2300      	movs	r3, #0
 8002918:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800291a:	2321      	movs	r3, #33	; 0x21
 800291c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8002920:	f7fd fee2 	bl	80006e8 <HAL_GetTick>
 8002924:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8002926:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 800292a:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800292e:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002930:	b29b      	uxth	r3, r3
 8002932:	b963      	cbnz	r3, 800294e <HAL_UART_Transmit+0x62>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002934:	463b      	mov	r3, r7
 8002936:	4632      	mov	r2, r6
 8002938:	2140      	movs	r1, #64	; 0x40
 800293a:	4620      	mov	r0, r4
 800293c:	f7ff ff4e 	bl	80027dc <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002940:	b9a0      	cbnz	r0, 800296c <HAL_UART_Transmit+0x80>
    huart->gState = HAL_UART_STATE_READY;
 8002942:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8002944:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 8002948:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 800294c:	e00f      	b.n	800296e <HAL_UART_Transmit+0x82>
      huart->TxXferCount--;
 800294e:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002950:	4632      	mov	r2, r6
      huart->TxXferCount--;
 8002952:	3b01      	subs	r3, #1
 8002954:	b29b      	uxth	r3, r3
 8002956:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002958:	68a3      	ldr	r3, [r4, #8]
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800295a:	2180      	movs	r1, #128	; 0x80
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800295c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002960:	4620      	mov	r0, r4
 8002962:	463b      	mov	r3, r7
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002964:	d10e      	bne.n	8002984 <HAL_UART_Transmit+0x98>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002966:	f7ff ff39 	bl	80027dc <UART_WaitOnFlagUntilTimeout.constprop.3>
 800296a:	b110      	cbz	r0, 8002972 <HAL_UART_Transmit+0x86>
          return HAL_TIMEOUT;
 800296c:	2003      	movs	r0, #3
}
 800296e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002972:	882b      	ldrh	r3, [r5, #0]
 8002974:	6822      	ldr	r2, [r4, #0]
 8002976:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800297a:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800297c:	6923      	ldr	r3, [r4, #16]
 800297e:	b943      	cbnz	r3, 8002992 <HAL_UART_Transmit+0xa6>
          pData += 2U;
 8002980:	3502      	adds	r5, #2
 8002982:	e7d4      	b.n	800292e <HAL_UART_Transmit+0x42>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002984:	f7ff ff2a 	bl	80027dc <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002988:	2800      	cmp	r0, #0
 800298a:	d1ef      	bne.n	800296c <HAL_UART_Transmit+0x80>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800298c:	6823      	ldr	r3, [r4, #0]
 800298e:	782a      	ldrb	r2, [r5, #0]
 8002990:	605a      	str	r2, [r3, #4]
 8002992:	3501      	adds	r5, #1
 8002994:	e7cb      	b.n	800292e <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8002996:	2001      	movs	r0, #1
 8002998:	e7e9      	b.n	800296e <HAL_UART_Transmit+0x82>
    return HAL_BUSY;
 800299a:	2002      	movs	r0, #2
 800299c:	e7e7      	b.n	800296e <HAL_UART_Transmit+0x82>

0800299e <HAL_UART_Receive>:
{
 800299e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80029a2:	461f      	mov	r7, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 80029a4:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 80029a8:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 80029aa:	2b20      	cmp	r3, #32
{
 80029ac:	460d      	mov	r5, r1
 80029ae:	4690      	mov	r8, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 80029b0:	d152      	bne.n	8002a58 <HAL_UART_Receive+0xba>
    if ((pData == NULL) || (Size == 0U))
 80029b2:	2900      	cmp	r1, #0
 80029b4:	d04e      	beq.n	8002a54 <HAL_UART_Receive+0xb6>
 80029b6:	2a00      	cmp	r2, #0
 80029b8:	d04c      	beq.n	8002a54 <HAL_UART_Receive+0xb6>
    __HAL_LOCK(huart);
 80029ba:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80029be:	2b01      	cmp	r3, #1
 80029c0:	d04a      	beq.n	8002a58 <HAL_UART_Receive+0xba>
 80029c2:	2301      	movs	r3, #1
 80029c4:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029c8:	2300      	movs	r3, #0
 80029ca:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80029cc:	2322      	movs	r3, #34	; 0x22
 80029ce:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
    tickstart = HAL_GetTick();
 80029d2:	f7fd fe89 	bl	80006e8 <HAL_GetTick>
 80029d6:	4606      	mov	r6, r0
    huart->RxXferSize = Size;
 80029d8:	f8a4 802c 	strh.w	r8, [r4, #44]	; 0x2c
    huart->RxXferCount = Size;
 80029dc:	f8a4 802e 	strh.w	r8, [r4, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80029e0:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
 80029e2:	b280      	uxth	r0, r0
 80029e4:	b928      	cbnz	r0, 80029f2 <HAL_UART_Receive+0x54>
    huart->RxState = HAL_UART_STATE_READY;
 80029e6:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 80029e8:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_READY;
 80029ec:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    return HAL_OK;
 80029f0:	e00f      	b.n	8002a12 <HAL_UART_Receive+0x74>
      huart->RxXferCount--;
 80029f2:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80029f4:	4632      	mov	r2, r6
      huart->RxXferCount--;
 80029f6:	3b01      	subs	r3, #1
 80029f8:	b29b      	uxth	r3, r3
 80029fa:	85e3      	strh	r3, [r4, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80029fc:	68a3      	ldr	r3, [r4, #8]
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80029fe:	2120      	movs	r1, #32
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002a00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002a04:	4620      	mov	r0, r4
 8002a06:	463b      	mov	r3, r7
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002a08:	d116      	bne.n	8002a38 <HAL_UART_Receive+0x9a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002a0a:	f7ff fee7 	bl	80027dc <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002a0e:	b110      	cbz	r0, 8002a16 <HAL_UART_Receive+0x78>
          return HAL_TIMEOUT;
 8002a10:	2003      	movs	r0, #3
}
 8002a12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002a16:	6922      	ldr	r2, [r4, #16]
 8002a18:	6823      	ldr	r3, [r4, #0]
 8002a1a:	b93a      	cbnz	r2, 8002a2c <HAL_UART_Receive+0x8e>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002a1c:	685a      	ldr	r2, [r3, #4]
 8002a1e:	462b      	mov	r3, r5
 8002a20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a24:	f823 2b02 	strh.w	r2, [r3], #2
{
 8002a28:	461d      	mov	r5, r3
 8002a2a:	e7d9      	b.n	80029e0 <HAL_UART_Receive+0x42>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002a2c:	685a      	ldr	r2, [r3, #4]
 8002a2e:	462b      	mov	r3, r5
 8002a30:	b2d2      	uxtb	r2, r2
 8002a32:	f823 2b01 	strh.w	r2, [r3], #1
 8002a36:	e7f7      	b.n	8002a28 <HAL_UART_Receive+0x8a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002a38:	f7ff fed0 	bl	80027dc <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002a3c:	2800      	cmp	r0, #0
 8002a3e:	d1e7      	bne.n	8002a10 <HAL_UART_Receive+0x72>
 8002a40:	6822      	ldr	r2, [r4, #0]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002a42:	6921      	ldr	r1, [r4, #16]
 8002a44:	1c6b      	adds	r3, r5, #1
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002a46:	6852      	ldr	r2, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002a48:	b909      	cbnz	r1, 8002a4e <HAL_UART_Receive+0xb0>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002a4a:	702a      	strb	r2, [r5, #0]
 8002a4c:	e7ec      	b.n	8002a28 <HAL_UART_Receive+0x8a>
 8002a4e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002a52:	e7fa      	b.n	8002a4a <HAL_UART_Receive+0xac>
      return  HAL_ERROR;
 8002a54:	2001      	movs	r0, #1
 8002a56:	e7dc      	b.n	8002a12 <HAL_UART_Receive+0x74>
    return HAL_BUSY;
 8002a58:	2002      	movs	r0, #2
 8002a5a:	e7da      	b.n	8002a12 <HAL_UART_Receive+0x74>

08002a5c <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8002a5c:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002a60:	2b20      	cmp	r3, #32
 8002a62:	d120      	bne.n	8002aa6 <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 8002a64:	b1e9      	cbz	r1, 8002aa2 <HAL_UART_Receive_IT+0x46>
 8002a66:	b1e2      	cbz	r2, 8002aa2 <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 8002a68:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002a6c:	2b01      	cmp	r3, #1
 8002a6e:	d01a      	beq.n	8002aa6 <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 8002a70:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8002a72:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a74:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002a76:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a78:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002a7a:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002a7e:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8002a80:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002a82:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 8002a84:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002a88:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8002a8c:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002a8e:	6951      	ldr	r1, [r2, #20]
    return HAL_OK;
 8002a90:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002a92:	f041 0101 	orr.w	r1, r1, #1
 8002a96:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002a98:	68d1      	ldr	r1, [r2, #12]
 8002a9a:	f041 0120 	orr.w	r1, r1, #32
 8002a9e:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8002aa0:	4770      	bx	lr
      return HAL_ERROR;
 8002aa2:	2001      	movs	r0, #1
 8002aa4:	4770      	bx	lr
    return HAL_BUSY;
 8002aa6:	2002      	movs	r0, #2
}
 8002aa8:	4770      	bx	lr

08002aaa <HAL_UART_TxCpltCallback>:
 8002aaa:	4770      	bx	lr

08002aac <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002aac:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 8002ab0:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002ab2:	2b22      	cmp	r3, #34	; 0x22
 8002ab4:	d133      	bne.n	8002b1e <UART_Receive_IT+0x72>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002ab6:	6881      	ldr	r1, [r0, #8]
 8002ab8:	6904      	ldr	r4, [r0, #16]
 8002aba:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8002abe:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002ac0:	6802      	ldr	r2, [r0, #0]
 8002ac2:	d123      	bne.n	8002b0c <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002ac4:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002ac6:	b9ec      	cbnz	r4, 8002b04 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002ac8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002acc:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8002ad0:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8002ad2:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8002ad4:	3c01      	subs	r4, #1
 8002ad6:	b2a4      	uxth	r4, r4
 8002ad8:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8002ada:	b98c      	cbnz	r4, 8002b00 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002adc:	6803      	ldr	r3, [r0, #0]
 8002ade:	68da      	ldr	r2, [r3, #12]
 8002ae0:	f022 0220 	bic.w	r2, r2, #32
 8002ae4:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002ae6:	68da      	ldr	r2, [r3, #12]
 8002ae8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002aec:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002aee:	695a      	ldr	r2, [r3, #20]
 8002af0:	f022 0201 	bic.w	r2, r2, #1
 8002af4:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002af6:	2320      	movs	r3, #32
 8002af8:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8002afc:	f000 ff5a 	bl	80039b4 <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 8002b00:	2000      	movs	r0, #0
 8002b02:	e00d      	b.n	8002b20 <UART_Receive_IT+0x74>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002b04:	b2d2      	uxtb	r2, r2
 8002b06:	f823 2b01 	strh.w	r2, [r3], #1
 8002b0a:	e7e1      	b.n	8002ad0 <UART_Receive_IT+0x24>
 8002b0c:	1c59      	adds	r1, r3, #1
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002b0e:	6852      	ldr	r2, [r2, #4]
 8002b10:	6281      	str	r1, [r0, #40]	; 0x28
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002b12:	b90c      	cbnz	r4, 8002b18 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002b14:	701a      	strb	r2, [r3, #0]
 8002b16:	e7dc      	b.n	8002ad2 <UART_Receive_IT+0x26>
 8002b18:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002b1c:	e7fa      	b.n	8002b14 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8002b1e:	2002      	movs	r0, #2
}
 8002b20:	bd10      	pop	{r4, pc}

08002b22 <HAL_UART_ErrorCallback>:
 8002b22:	4770      	bx	lr

08002b24 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002b24:	6803      	ldr	r3, [r0, #0]
{
 8002b26:	b570      	push	{r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002b28:	681a      	ldr	r2, [r3, #0]
{
 8002b2a:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8002b2c:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002b2e:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002b30:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 8002b32:	d107      	bne.n	8002b44 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002b34:	0696      	lsls	r6, r2, #26
 8002b36:	d558      	bpl.n	8002bea <HAL_UART_IRQHandler+0xc6>
 8002b38:	068d      	lsls	r5, r1, #26
 8002b3a:	d556      	bpl.n	8002bea <HAL_UART_IRQHandler+0xc6>
}
 8002b3c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002b40:	f7ff bfb4 	b.w	8002aac <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002b44:	f015 0501 	ands.w	r5, r5, #1
 8002b48:	d102      	bne.n	8002b50 <HAL_UART_IRQHandler+0x2c>
 8002b4a:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002b4e:	d04c      	beq.n	8002bea <HAL_UART_IRQHandler+0xc6>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002b50:	07d3      	lsls	r3, r2, #31
 8002b52:	d505      	bpl.n	8002b60 <HAL_UART_IRQHandler+0x3c>
 8002b54:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002b56:	bf42      	ittt	mi
 8002b58:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8002b5a:	f043 0301 	orrmi.w	r3, r3, #1
 8002b5e:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002b60:	0750      	lsls	r0, r2, #29
 8002b62:	d504      	bpl.n	8002b6e <HAL_UART_IRQHandler+0x4a>
 8002b64:	b11d      	cbz	r5, 8002b6e <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002b66:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002b68:	f043 0302 	orr.w	r3, r3, #2
 8002b6c:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002b6e:	0793      	lsls	r3, r2, #30
 8002b70:	d504      	bpl.n	8002b7c <HAL_UART_IRQHandler+0x58>
 8002b72:	b11d      	cbz	r5, 8002b7c <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002b74:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002b76:	f043 0304 	orr.w	r3, r3, #4
 8002b7a:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002b7c:	0716      	lsls	r6, r2, #28
 8002b7e:	d504      	bpl.n	8002b8a <HAL_UART_IRQHandler+0x66>
 8002b80:	b11d      	cbz	r5, 8002b8a <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002b82:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002b84:	f043 0308 	orr.w	r3, r3, #8
 8002b88:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002b8a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002b8c:	b343      	cbz	r3, 8002be0 <HAL_UART_IRQHandler+0xbc>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002b8e:	0695      	lsls	r5, r2, #26
 8002b90:	d504      	bpl.n	8002b9c <HAL_UART_IRQHandler+0x78>
 8002b92:	0688      	lsls	r0, r1, #26
 8002b94:	d502      	bpl.n	8002b9c <HAL_UART_IRQHandler+0x78>
        UART_Receive_IT(huart);
 8002b96:	4620      	mov	r0, r4
 8002b98:	f7ff ff88 	bl	8002aac <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002b9c:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8002b9e:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002ba0:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002ba2:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002ba4:	0711      	lsls	r1, r2, #28
 8002ba6:	d402      	bmi.n	8002bae <HAL_UART_IRQHandler+0x8a>
 8002ba8:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002bac:	d019      	beq.n	8002be2 <HAL_UART_IRQHandler+0xbe>
        UART_EndRxTransfer(huart);
 8002bae:	f7ff fdcd 	bl	800274c <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bb2:	6823      	ldr	r3, [r4, #0]
 8002bb4:	695a      	ldr	r2, [r3, #20]
 8002bb6:	0652      	lsls	r2, r2, #25
 8002bb8:	d50f      	bpl.n	8002bda <HAL_UART_IRQHandler+0xb6>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002bba:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8002bbc:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002bbe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002bc2:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8002bc4:	b148      	cbz	r0, 8002bda <HAL_UART_IRQHandler+0xb6>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002bc6:	4b26      	ldr	r3, [pc, #152]	; (8002c60 <HAL_UART_IRQHandler+0x13c>)
 8002bc8:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002bca:	f7fe f8a5 	bl	8000d18 <HAL_DMA_Abort_IT>
 8002bce:	b138      	cbz	r0, 8002be0 <HAL_UART_IRQHandler+0xbc>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002bd0:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8002bd2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002bd6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002bd8:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8002bda:	4620      	mov	r0, r4
 8002bdc:	f7ff ffa1 	bl	8002b22 <HAL_UART_ErrorCallback>
}
 8002be0:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8002be2:	f7ff ff9e 	bl	8002b22 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002be6:	63e5      	str	r5, [r4, #60]	; 0x3c
 8002be8:	e7fa      	b.n	8002be0 <HAL_UART_IRQHandler+0xbc>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002bea:	0616      	lsls	r6, r2, #24
 8002bec:	d528      	bpl.n	8002c40 <HAL_UART_IRQHandler+0x11c>
 8002bee:	060d      	lsls	r5, r1, #24
 8002bf0:	d526      	bpl.n	8002c40 <HAL_UART_IRQHandler+0x11c>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002bf2:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002bf6:	2a21      	cmp	r2, #33	; 0x21
 8002bf8:	d1f2      	bne.n	8002be0 <HAL_UART_IRQHandler+0xbc>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002bfa:	68a1      	ldr	r1, [r4, #8]
 8002bfc:	6a22      	ldr	r2, [r4, #32]
 8002bfe:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8002c02:	d118      	bne.n	8002c36 <HAL_UART_IRQHandler+0x112>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002c04:	8811      	ldrh	r1, [r2, #0]
 8002c06:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002c0a:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002c0c:	6921      	ldr	r1, [r4, #16]
 8002c0e:	b981      	cbnz	r1, 8002c32 <HAL_UART_IRQHandler+0x10e>
        huart->pTxBuffPtr += 2U;
 8002c10:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8002c12:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 8002c14:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002c16:	3a01      	subs	r2, #1
 8002c18:	b292      	uxth	r2, r2
 8002c1a:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002c1c:	2a00      	cmp	r2, #0
 8002c1e:	d1df      	bne.n	8002be0 <HAL_UART_IRQHandler+0xbc>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002c20:	68da      	ldr	r2, [r3, #12]
 8002c22:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c26:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002c28:	68da      	ldr	r2, [r3, #12]
 8002c2a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002c2e:	60da      	str	r2, [r3, #12]
 8002c30:	e7d6      	b.n	8002be0 <HAL_UART_IRQHandler+0xbc>
        huart->pTxBuffPtr += 1U;
 8002c32:	3201      	adds	r2, #1
 8002c34:	e7ed      	b.n	8002c12 <HAL_UART_IRQHandler+0xee>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002c36:	1c51      	adds	r1, r2, #1
 8002c38:	6221      	str	r1, [r4, #32]
 8002c3a:	7812      	ldrb	r2, [r2, #0]
 8002c3c:	605a      	str	r2, [r3, #4]
 8002c3e:	e7e9      	b.n	8002c14 <HAL_UART_IRQHandler+0xf0>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002c40:	0650      	lsls	r0, r2, #25
 8002c42:	d5cd      	bpl.n	8002be0 <HAL_UART_IRQHandler+0xbc>
 8002c44:	064a      	lsls	r2, r1, #25
 8002c46:	d5cb      	bpl.n	8002be0 <HAL_UART_IRQHandler+0xbc>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002c48:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8002c4a:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002c4c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c50:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002c52:	2320      	movs	r3, #32
 8002c54:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8002c58:	f7ff ff27 	bl	8002aaa <HAL_UART_TxCpltCallback>
 8002c5c:	e7c0      	b.n	8002be0 <HAL_UART_IRQHandler+0xbc>
 8002c5e:	bf00      	nop
 8002c60:	08002c65 	.word	0x08002c65

08002c64 <UART_DMAAbortOnError>:
{
 8002c64:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 8002c66:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c68:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8002c6a:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002c6c:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8002c6e:	f7ff ff58 	bl	8002b22 <HAL_UART_ErrorCallback>
}
 8002c72:	bd08      	pop	{r3, pc}

08002c74 <HAL_HalfDuplex_EnableReceiver>:
  __HAL_LOCK(huart);
 8002c74:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d011      	beq.n	8002ca0 <HAL_HalfDuplex_EnableReceiver+0x2c>
  huart->gState = HAL_UART_STATE_BUSY;
 8002c7c:	2324      	movs	r3, #36	; 0x24
  tmpreg = huart->Instance->CR1;
 8002c7e:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002c80:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  tmpreg = huart->Instance->CR1;
 8002c84:	68d3      	ldr	r3, [r2, #12]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8002c86:	f023 030c 	bic.w	r3, r3, #12
  tmpreg |= (uint32_t)USART_CR1_RE;
 8002c8a:	f043 0304 	orr.w	r3, r3, #4
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8002c8e:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002c90:	2320      	movs	r3, #32
 8002c92:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(huart);
 8002c96:	2300      	movs	r3, #0
 8002c98:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  return HAL_OK;
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	4770      	bx	lr
  __HAL_LOCK(huart);
 8002ca0:	2002      	movs	r0, #2
}
 8002ca2:	4770      	bx	lr

08002ca4 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8002ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef ret = HAL_OK;
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8002ca6:	780c      	ldrb	r4, [r1, #0]
{
 8002ca8:	4603      	mov	r3, r0
  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8002caa:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]

  /* initialize Endpoint */
  switch (ep->type)
 8002cae:	78c8      	ldrb	r0, [r1, #3]
  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8002cb0:	f422 42ec 	bic.w	r2, r2, #30208	; 0x7600
 8002cb4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  switch (ep->type)
 8002cb8:	2803      	cmp	r0, #3
 8002cba:	d803      	bhi.n	8002cc4 <USB_ActivateEndpoint+0x20>
 8002cbc:	e8df f000 	tbb	[pc, r0]
 8002cc0:	46444942 	.word	0x46444942
    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
      break;

    default:
      ret = HAL_ERROR;
 8002cc4:	2001      	movs	r0, #1
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 8002cc6:	f248 0580 	movw	r5, #32896	; 0x8080
 8002cca:	432a      	orrs	r2, r5
 8002ccc:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8002cd0:	780e      	ldrb	r6, [r1, #0]
 8002cd2:	4a9e      	ldr	r2, [pc, #632]	; (8002f4c <USB_ActivateEndpoint+0x2a8>)
 8002cd4:	f833 4026 	ldrh.w	r4, [r3, r6, lsl #2]
 8002cd8:	4335      	orrs	r5, r6
 8002cda:	4014      	ands	r4, r2
 8002cdc:	432c      	orrs	r4, r5
 8002cde:	f823 4026 	strh.w	r4, [r3, r6, lsl #2]

  if (ep->doublebuffer == 0U)
 8002ce2:	7b0d      	ldrb	r5, [r1, #12]
 8002ce4:	780c      	ldrb	r4, [r1, #0]
 8002ce6:	2d00      	cmp	r5, #0
 8002ce8:	f040 8082 	bne.w	8002df0 <USB_ActivateEndpoint+0x14c>
 8002cec:	88cd      	ldrh	r5, [r1, #6]
  {
    if (ep->is_in != 0U)
 8002cee:	784e      	ldrb	r6, [r1, #1]
 8002cf0:	086d      	lsrs	r5, r5, #1
 8002cf2:	006d      	lsls	r5, r5, #1
 8002cf4:	eb03 1404 	add.w	r4, r3, r4, lsl #4
 8002cf8:	b376      	cbz	r6, 8002d58 <USB_ActivateEndpoint+0xb4>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8002cfa:	f8b3 6050 	ldrh.w	r6, [r3, #80]	; 0x50
 8002cfe:	4434      	add	r4, r6
 8002d00:	f8a4 5400 	strh.w	r5, [r4, #1024]	; 0x400
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002d04:	780d      	ldrb	r5, [r1, #0]
 8002d06:	f833 4025 	ldrh.w	r4, [r3, r5, lsl #2]
 8002d0a:	0667      	lsls	r7, r4, #25
 8002d0c:	d508      	bpl.n	8002d20 <USB_ActivateEndpoint+0x7c>
 8002d0e:	f833 4025 	ldrh.w	r4, [r3, r5, lsl #2]
 8002d12:	4022      	ands	r2, r4
 8002d14:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002d18:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8002d1c:	f823 2025 	strh.w	r2, [r3, r5, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 8002d20:	78ca      	ldrb	r2, [r1, #3]
 8002d22:	780c      	ldrb	r4, [r1, #0]
 8002d24:	2a01      	cmp	r2, #1
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8002d26:	f833 1024 	ldrh.w	r1, [r3, r4, lsl #2]
 8002d2a:	4a89      	ldr	r2, [pc, #548]	; (8002f50 <USB_ActivateEndpoint+0x2ac>)
 8002d2c:	ea02 0201 	and.w	r2, r2, r1
 8002d30:	bf18      	it	ne
 8002d32:	f082 0220 	eorne.w	r2, r2, #32
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8002d36:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002d3a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002d3e:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
    }
  }

  return ret;
}
 8002d42:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wEpRegVal |= USB_EP_CONTROL;
 8002d44:	f442 7200 	orr.w	r2, r2, #512	; 0x200
  HAL_StatusTypeDef ret = HAL_OK;
 8002d48:	2000      	movs	r0, #0
 8002d4a:	e7bc      	b.n	8002cc6 <USB_ActivateEndpoint+0x22>
      wEpRegVal |= USB_EP_INTERRUPT;
 8002d4c:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
 8002d50:	e7fa      	b.n	8002d48 <USB_ActivateEndpoint+0xa4>
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8002d52:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002d56:	e7f7      	b.n	8002d48 <USB_ActivateEndpoint+0xa4>
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8002d58:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8002d5c:	690e      	ldr	r6, [r1, #16]
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8002d5e:	4414      	add	r4, r2
 8002d60:	f8a4 5408 	strh.w	r5, [r4, #1032]	; 0x408
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8002d64:	780a      	ldrb	r2, [r1, #0]
 8002d66:	f8b3 4050 	ldrh.w	r4, [r3, #80]	; 0x50
 8002d6a:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8002d6e:	b2a4      	uxth	r4, r4
 8002d70:	f202 420c 	addw	r2, r2, #1036	; 0x40c
 8002d74:	bb56      	cbnz	r6, 8002dcc <USB_ActivateEndpoint+0x128>
 8002d76:	5b15      	ldrh	r5, [r2, r4]
 8002d78:	f425 45f8 	bic.w	r5, r5, #31744	; 0x7c00
 8002d7c:	042d      	lsls	r5, r5, #16
 8002d7e:	0c2d      	lsrs	r5, r5, #16
 8002d80:	5315      	strh	r5, [r2, r4]
 8002d82:	5b15      	ldrh	r5, [r2, r4]
 8002d84:	f445 4500 	orr.w	r5, r5, #32768	; 0x8000
 8002d88:	5315      	strh	r5, [r2, r4]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8002d8a:	780c      	ldrb	r4, [r1, #0]
 8002d8c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002d90:	0457      	lsls	r7, r2, #17
 8002d92:	d50b      	bpl.n	8002dac <USB_ActivateEndpoint+0x108>
 8002d94:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002d98:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002d9c:	0512      	lsls	r2, r2, #20
 8002d9e:	0d12      	lsrs	r2, r2, #20
 8002da0:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002da4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002da8:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8002dac:	7809      	ldrb	r1, [r1, #0]
 8002dae:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8002db2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002db6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002dba:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8002dbe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002dc2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002dc6:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8002dca:	e7ba      	b.n	8002d42 <USB_ActivateEndpoint+0x9e>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8002dcc:	2e3e      	cmp	r6, #62	; 0x3e
 8002dce:	d806      	bhi.n	8002dde <USB_ActivateEndpoint+0x13a>
 8002dd0:	0875      	lsrs	r5, r6, #1
 8002dd2:	07f6      	lsls	r6, r6, #31
 8002dd4:	bf48      	it	mi
 8002dd6:	3501      	addmi	r5, #1
 8002dd8:	02ad      	lsls	r5, r5, #10
 8002dda:	b2ad      	uxth	r5, r5
 8002ddc:	e7d4      	b.n	8002d88 <USB_ActivateEndpoint+0xe4>
 8002dde:	0977      	lsrs	r7, r6, #5
 8002de0:	06f5      	lsls	r5, r6, #27
 8002de2:	4d5c      	ldr	r5, [pc, #368]	; (8002f54 <USB_ActivateEndpoint+0x2b0>)
 8002de4:	bf08      	it	eq
 8002de6:	f107 37ff 	addeq.w	r7, r7, #4294967295
 8002dea:	ea45 2587 	orr.w	r5, r5, r7, lsl #10
 8002dee:	e7f4      	b.n	8002dda <USB_ActivateEndpoint+0x136>
    PCD_SET_EP_DBUF(USBx, ep->num);
 8002df0:	f833 5024 	ldrh.w	r5, [r3, r4, lsl #2]
 8002df4:	4015      	ands	r5, r2
 8002df6:	f445 4501 	orr.w	r5, r5, #33024	; 0x8100
 8002dfa:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8002dfe:	f823 5024 	strh.w	r5, [r3, r4, lsl #2]
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8002e02:	780c      	ldrb	r4, [r1, #0]
 8002e04:	890d      	ldrh	r5, [r1, #8]
 8002e06:	f8b3 6050 	ldrh.w	r6, [r3, #80]	; 0x50
 8002e0a:	eb03 1404 	add.w	r4, r3, r4, lsl #4
 8002e0e:	086d      	lsrs	r5, r5, #1
 8002e10:	b2b6      	uxth	r6, r6
 8002e12:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002e16:	006d      	lsls	r5, r5, #1
 8002e18:	53a5      	strh	r5, [r4, r6]
 8002e1a:	780c      	ldrb	r4, [r1, #0]
 8002e1c:	894d      	ldrh	r5, [r1, #10]
 8002e1e:	f8b3 6050 	ldrh.w	r6, [r3, #80]	; 0x50
 8002e22:	eb03 1404 	add.w	r4, r3, r4, lsl #4
 8002e26:	086d      	lsrs	r5, r5, #1
 8002e28:	f504 6481 	add.w	r4, r4, #1032	; 0x408
 8002e2c:	006d      	lsls	r5, r5, #1
 8002e2e:	b2b6      	uxth	r6, r6
 8002e30:	53a5      	strh	r5, [r4, r6]
    if (ep->is_in == 0U)
 8002e32:	784c      	ldrb	r4, [r1, #1]
 8002e34:	780d      	ldrb	r5, [r1, #0]
 8002e36:	2c00      	cmp	r4, #0
 8002e38:	d143      	bne.n	8002ec2 <USB_ActivateEndpoint+0x21e>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8002e3a:	f833 4025 	ldrh.w	r4, [r3, r5, lsl #2]
 8002e3e:	0466      	lsls	r6, r4, #17
 8002e40:	d508      	bpl.n	8002e54 <USB_ActivateEndpoint+0x1b0>
 8002e42:	f833 4025 	ldrh.w	r4, [r3, r5, lsl #2]
 8002e46:	4022      	ands	r2, r4
 8002e48:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002e4c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002e50:	f823 2025 	strh.w	r2, [r3, r5, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002e54:	780c      	ldrb	r4, [r1, #0]
 8002e56:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002e5a:	0655      	lsls	r5, r2, #25
 8002e5c:	d50b      	bpl.n	8002e76 <USB_ActivateEndpoint+0x1d2>
 8002e5e:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002e62:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002e66:	0512      	lsls	r2, r2, #20
 8002e68:	0d12      	lsrs	r2, r2, #20
 8002e6a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e6e:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8002e72:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 8002e76:	780c      	ldrb	r4, [r1, #0]
 8002e78:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002e7c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002e80:	0512      	lsls	r2, r2, #20
 8002e82:	0d12      	lsrs	r2, r2, #20
 8002e84:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e88:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8002e8c:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8002e90:	f248 0480 	movw	r4, #32896	; 0x8080
 8002e94:	780d      	ldrb	r5, [r1, #0]
 8002e96:	f833 2025 	ldrh.w	r2, [r3, r5, lsl #2]
 8002e9a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002e9e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002ea2:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 8002ea6:	4322      	orrs	r2, r4
 8002ea8:	f823 2025 	strh.w	r2, [r3, r5, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8002eac:	7809      	ldrb	r1, [r1, #0]
 8002eae:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8002eb2:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8002eb6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002eba:	4314      	orrs	r4, r2
 8002ebc:	f823 4021 	strh.w	r4, [r3, r1, lsl #2]
 8002ec0:	e73f      	b.n	8002d42 <USB_ActivateEndpoint+0x9e>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8002ec2:	f833 4025 	ldrh.w	r4, [r3, r5, lsl #2]
 8002ec6:	0464      	lsls	r4, r4, #17
 8002ec8:	d508      	bpl.n	8002edc <USB_ActivateEndpoint+0x238>
 8002eca:	f833 4025 	ldrh.w	r4, [r3, r5, lsl #2]
 8002ece:	4022      	ands	r2, r4
 8002ed0:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002ed4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002ed8:	f823 2025 	strh.w	r2, [r3, r5, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002edc:	780c      	ldrb	r4, [r1, #0]
 8002ede:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002ee2:	0652      	lsls	r2, r2, #25
 8002ee4:	d50b      	bpl.n	8002efe <USB_ActivateEndpoint+0x25a>
 8002ee6:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002eea:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002eee:	0512      	lsls	r2, r2, #20
 8002ef0:	0d12      	lsrs	r2, r2, #20
 8002ef2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002ef6:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8002efa:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 8002efe:	780c      	ldrb	r4, [r1, #0]
 8002f00:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002f04:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002f08:	0512      	lsls	r2, r2, #20
 8002f0a:	0d12      	lsrs	r2, r2, #20
 8002f0c:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002f10:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002f14:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      if (ep->type != EP_TYPE_ISOC)
 8002f18:	78ca      	ldrb	r2, [r1, #3]
 8002f1a:	780c      	ldrb	r4, [r1, #0]
 8002f1c:	2a01      	cmp	r2, #1
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8002f1e:	f833 5024 	ldrh.w	r5, [r3, r4, lsl #2]
 8002f22:	4a0b      	ldr	r2, [pc, #44]	; (8002f50 <USB_ActivateEndpoint+0x2ac>)
 8002f24:	ea02 0205 	and.w	r2, r2, r5
 8002f28:	bf18      	it	ne
 8002f2a:	f082 0220 	eorne.w	r2, r2, #32
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8002f2e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f32:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002f36:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8002f3a:	7809      	ldrb	r1, [r1, #0]
 8002f3c:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8002f40:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002f44:	0492      	lsls	r2, r2, #18
 8002f46:	0c92      	lsrs	r2, r2, #18
 8002f48:	e739      	b.n	8002dbe <USB_ActivateEndpoint+0x11a>
 8002f4a:	bf00      	nop
 8002f4c:	ffff8f8f 	.word	0xffff8f8f
 8002f50:	ffff8fbf 	.word	0xffff8fbf
 8002f54:	ffff8000 	.word	0xffff8000

08002f58 <USB_EPSetStall>:
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 8002f58:	784b      	ldrb	r3, [r1, #1]
 8002f5a:	780a      	ldrb	r2, [r1, #0]
 8002f5c:	b17b      	cbz	r3, 8002f7e <USB_EPSetStall+0x26>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8002f5e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002f62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002f66:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002f6a:	f083 0310 	eor.w	r3, r3, #16
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8002f6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f76:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  }

  return HAL_OK;
}
 8002f7a:	2000      	movs	r0, #0
 8002f7c:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8002f7e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002f82:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002f86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f8a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8002f8e:	e7ee      	b.n	8002f6e <USB_EPSetStall+0x16>

08002f90 <USB_EPClearStall>:
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 8002f90:	7b0b      	ldrb	r3, [r1, #12]
 8002f92:	bb23      	cbnz	r3, 8002fde <USB_EPClearStall+0x4e>
  {
    if (ep->is_in != 0U)
 8002f94:	784b      	ldrb	r3, [r1, #1]
 8002f96:	780a      	ldrb	r2, [r1, #0]
 8002f98:	b31b      	cbz	r3, 8002fe2 <USB_EPClearStall+0x52>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002f9a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002f9e:	065b      	lsls	r3, r3, #25
 8002fa0:	d50b      	bpl.n	8002fba <USB_EPClearStall+0x2a>
 8002fa2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002fa6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002faa:	051b      	lsls	r3, r3, #20
 8002fac:	0d1b      	lsrs	r3, r3, #20
 8002fae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002fb2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002fb6:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 8002fba:	78cb      	ldrb	r3, [r1, #3]
 8002fbc:	2b01      	cmp	r3, #1
 8002fbe:	d00e      	beq.n	8002fde <USB_EPClearStall+0x4e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8002fc0:	780a      	ldrb	r2, [r1, #0]
 8002fc2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002fc6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002fca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002fce:	f083 0320 	eor.w	r3, r3, #32
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8002fd2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002fd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fda:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }

  return HAL_OK;
}
 8002fde:	2000      	movs	r0, #0
 8002fe0:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8002fe2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002fe6:	045b      	lsls	r3, r3, #17
 8002fe8:	d50b      	bpl.n	8003002 <USB_EPClearStall+0x72>
 8002fea:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002fee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ff2:	051b      	lsls	r3, r3, #20
 8002ff4:	0d1b      	lsrs	r3, r3, #20
 8002ff6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002ffa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ffe:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003002:	780a      	ldrb	r2, [r1, #0]
 8003004:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003008:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800300c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003010:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8003014:	e7dd      	b.n	8002fd2 <USB_EPClearStall+0x42>

08003016 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
  if (address == 0U)
 8003016:	b911      	cbnz	r1, 800301e <USB_SetDevAddress+0x8>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 8003018:	2380      	movs	r3, #128	; 0x80
 800301a:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
  }

  return HAL_OK;
}
 800301e:	2000      	movs	r0, #0
 8003020:	4770      	bx	lr

08003022 <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8003022:	f8b0 0044 	ldrh.w	r0, [r0, #68]	; 0x44
  return tmpreg;
}
 8003026:	4770      	bx	lr

08003028 <USB_EP0_OutStart>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8003028:	2000      	movs	r0, #0
 800302a:	4770      	bx	lr

0800302c <USB_WritePMA>:
  uint32_t BaseAddr = (uint32_t)USBx;
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800302c:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8003030:	3301      	adds	r3, #1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8003032:	f502 6280 	add.w	r2, r2, #1024	; 0x400
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8003036:	085b      	lsrs	r3, r3, #1
 8003038:	eb02 0383 	add.w	r3, r2, r3, lsl #2

  for (i = n; i != 0U; i--)
 800303c:	429a      	cmp	r2, r3
 800303e:	d100      	bne.n	8003042 <USB_WritePMA+0x16>
    pdwVal++;
#endif

    pBuf++;
  }
}
 8003040:	4770      	bx	lr
 8003042:	f831 0b02 	ldrh.w	r0, [r1], #2
    *pdwVal = (uint16_t)temp2;
 8003046:	f822 0b04 	strh.w	r0, [r2], #4
 800304a:	e7f7      	b.n	800303c <USB_WritePMA+0x10>

0800304c <USB_EPStartXfer>:
{
 800304c:	b570      	push	{r4, r5, r6, lr}
 800304e:	460d      	mov	r5, r1
  if (ep->is_in == 1U)
 8003050:	7849      	ldrb	r1, [r1, #1]
{
 8003052:	4604      	mov	r4, r0
  if (ep->is_in == 1U)
 8003054:	2901      	cmp	r1, #1
 8003056:	69aa      	ldr	r2, [r5, #24]
 8003058:	692b      	ldr	r3, [r5, #16]
 800305a:	7b28      	ldrb	r0, [r5, #12]
 800305c:	d15d      	bne.n	800311a <USB_EPStartXfer+0xce>
    if (ep->xfer_len > ep->maxpacket)
 800305e:	429a      	cmp	r2, r3
      ep->xfer_len = 0U;
 8003060:	bf9d      	ittte	ls
 8003062:	2300      	movls	r3, #0
 8003064:	61ab      	strls	r3, [r5, #24]
 8003066:	4613      	movls	r3, r2
      ep->xfer_len -= len;
 8003068:	1ad2      	subhi	r2, r2, r3
 800306a:	bf88      	it	hi
 800306c:	61aa      	strhi	r2, [r5, #24]
 800306e:	6969      	ldr	r1, [r5, #20]
 8003070:	b29e      	uxth	r6, r3
    if (ep->doublebuffer == 0U)
 8003072:	b9e8      	cbnz	r0, 80030b0 <USB_EPStartXfer+0x64>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8003074:	4633      	mov	r3, r6
 8003076:	88ea      	ldrh	r2, [r5, #6]
 8003078:	4620      	mov	r0, r4
 800307a:	f7ff ffd7 	bl	800302c <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800307e:	f8b4 1050 	ldrh.w	r1, [r4, #80]	; 0x50
 8003082:	782a      	ldrb	r2, [r5, #0]
 8003084:	f204 4304 	addw	r3, r4, #1028	; 0x404
 8003088:	0112      	lsls	r2, r2, #4
 800308a:	440b      	add	r3, r1
 800308c:	52d6      	strh	r6, [r2, r3]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800308e:	782a      	ldrb	r2, [r5, #0]
 8003090:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8003094:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003098:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800309c:	f083 0330 	eor.w	r3, r3, #48	; 0x30
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80030a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80030a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80030a8:	f824 3022 	strh.w	r3, [r4, r2, lsl #2]
}
 80030ac:	2000      	movs	r0, #0
 80030ae:	bd70      	pop	{r4, r5, r6, pc}
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80030b0:	782b      	ldrb	r3, [r5, #0]
 80030b2:	f834 2023 	ldrh.w	r2, [r4, r3, lsl #2]
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80030b6:	f8b4 0050 	ldrh.w	r0, [r4, #80]	; 0x50
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80030ba:	0652      	lsls	r2, r2, #25
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80030bc:	bf4b      	itete	mi
 80030be:	f204 420c 	addwmi	r2, r4, #1036	; 0x40c
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80030c2:	f204 4204 	addwpl	r2, r4, #1028	; 0x404
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80030c6:	1812      	addmi	r2, r2, r0
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80030c8:	1812      	addpl	r2, r2, r0
 80030ca:	ea4f 1303 	mov.w	r3, r3, lsl #4
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80030ce:	bf4b      	itete	mi
 80030d0:	52d6      	strhmi	r6, [r2, r3]
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80030d2:	52d6      	strhpl	r6, [r2, r3]
        pmabuffer = ep->pmaaddr1;
 80030d4:	896a      	ldrhmi	r2, [r5, #10]
        pmabuffer = ep->pmaaddr0;
 80030d6:	892a      	ldrhpl	r2, [r5, #8]
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80030d8:	4633      	mov	r3, r6
 80030da:	4620      	mov	r0, r4
 80030dc:	f7ff ffa6 	bl	800302c <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 80030e0:	786b      	ldrb	r3, [r5, #1]
 80030e2:	782a      	ldrb	r2, [r5, #0]
 80030e4:	b963      	cbnz	r3, 8003100 <USB_EPStartXfer+0xb4>
 80030e6:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 80030ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80030ee:	051b      	lsls	r3, r3, #20
 80030f0:	0d1b      	lsrs	r3, r3, #20
 80030f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80030f6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80030fa:	f824 3022 	strh.w	r3, [r4, r2, lsl #2]
 80030fe:	e7c6      	b.n	800308e <USB_EPStartXfer+0x42>
 8003100:	2b01      	cmp	r3, #1
 8003102:	d1c4      	bne.n	800308e <USB_EPStartXfer+0x42>
 8003104:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8003108:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800310c:	051b      	lsls	r3, r3, #20
 800310e:	0d1b      	lsrs	r3, r3, #20
 8003110:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003114:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003118:	e7ef      	b.n	80030fa <USB_EPStartXfer+0xae>
    if (ep->xfer_len > ep->maxpacket)
 800311a:	429a      	cmp	r2, r3
      ep->xfer_len = 0U;
 800311c:	bf93      	iteet	ls
 800311e:	2300      	movls	r3, #0
      ep->xfer_len -= len;
 8003120:	1ad2      	subhi	r2, r2, r3
 8003122:	61aa      	strhi	r2, [r5, #24]
      ep->xfer_len = 0U;
 8003124:	61ab      	strls	r3, [r5, #24]
 8003126:	bf98      	it	ls
 8003128:	4613      	movls	r3, r2
 800312a:	782a      	ldrb	r2, [r5, #0]
    if (ep->doublebuffer == 0U)
 800312c:	b990      	cbnz	r0, 8003154 <USB_EPStartXfer+0x108>
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800312e:	f8b4 1050 	ldrh.w	r1, [r4, #80]	; 0x50
 8003132:	f204 400c 	addw	r0, r4, #1036	; 0x40c
 8003136:	4401      	add	r1, r0
 8003138:	0112      	lsls	r2, r2, #4
 800313a:	2b00      	cmp	r3, #0
 800313c:	d13b      	bne.n	80031b6 <USB_EPStartXfer+0x16a>
 800313e:	5a8b      	ldrh	r3, [r1, r2]
 8003140:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003144:	041b      	lsls	r3, r3, #16
 8003146:	0c1b      	lsrs	r3, r3, #16
 8003148:	528b      	strh	r3, [r1, r2]
 800314a:	5a8b      	ldrh	r3, [r1, r2]
 800314c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003150:	528b      	strh	r3, [r1, r2]
 8003152:	e039      	b.n	80031c8 <USB_EPStartXfer+0x17c>
 8003154:	b981      	cbnz	r1, 8003178 <USB_EPStartXfer+0x12c>
 8003156:	f8b4 1050 	ldrh.w	r1, [r4, #80]	; 0x50
 800315a:	f204 4004 	addw	r0, r4, #1028	; 0x404
 800315e:	4401      	add	r1, r0
 8003160:	0112      	lsls	r2, r2, #4
 8003162:	b9b3      	cbnz	r3, 8003192 <USB_EPStartXfer+0x146>
 8003164:	5a88      	ldrh	r0, [r1, r2]
 8003166:	f420 40f8 	bic.w	r0, r0, #31744	; 0x7c00
 800316a:	0400      	lsls	r0, r0, #16
 800316c:	0c00      	lsrs	r0, r0, #16
 800316e:	5288      	strh	r0, [r1, r2]
 8003170:	5a88      	ldrh	r0, [r1, r2]
 8003172:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 8003176:	5288      	strh	r0, [r1, r2]
 8003178:	7869      	ldrb	r1, [r5, #1]
 800317a:	782a      	ldrb	r2, [r5, #0]
 800317c:	2900      	cmp	r1, #0
 800317e:	d0d6      	beq.n	800312e <USB_EPStartXfer+0xe2>
 8003180:	2901      	cmp	r1, #1
 8003182:	d121      	bne.n	80031c8 <USB_EPStartXfer+0x17c>
 8003184:	f8b4 0050 	ldrh.w	r0, [r4, #80]	; 0x50
 8003188:	f204 410c 	addw	r1, r4, #1036	; 0x40c
 800318c:	4401      	add	r1, r0
 800318e:	0112      	lsls	r2, r2, #4
 8003190:	e02c      	b.n	80031ec <USB_EPStartXfer+0x1a0>
 8003192:	2b3e      	cmp	r3, #62	; 0x3e
 8003194:	d806      	bhi.n	80031a4 <USB_EPStartXfer+0x158>
 8003196:	0858      	lsrs	r0, r3, #1
 8003198:	07de      	lsls	r6, r3, #31
 800319a:	bf48      	it	mi
 800319c:	3001      	addmi	r0, #1
 800319e:	0280      	lsls	r0, r0, #10
 80031a0:	b280      	uxth	r0, r0
 80031a2:	e7e8      	b.n	8003176 <USB_EPStartXfer+0x12a>
 80031a4:	095e      	lsrs	r6, r3, #5
 80031a6:	06d8      	lsls	r0, r3, #27
 80031a8:	4811      	ldr	r0, [pc, #68]	; (80031f0 <USB_EPStartXfer+0x1a4>)
 80031aa:	bf08      	it	eq
 80031ac:	f106 36ff 	addeq.w	r6, r6, #4294967295
 80031b0:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
 80031b4:	e7f4      	b.n	80031a0 <USB_EPStartXfer+0x154>
 80031b6:	2b3e      	cmp	r3, #62	; 0x3e
 80031b8:	d810      	bhi.n	80031dc <USB_EPStartXfer+0x190>
 80031ba:	0858      	lsrs	r0, r3, #1
 80031bc:	07de      	lsls	r6, r3, #31
 80031be:	bf48      	it	mi
 80031c0:	3001      	addmi	r0, #1
 80031c2:	0280      	lsls	r0, r0, #10
 80031c4:	b280      	uxth	r0, r0
 80031c6:	5288      	strh	r0, [r1, r2]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80031c8:	782a      	ldrb	r2, [r5, #0]
 80031ca:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 80031ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80031d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031d6:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 80031da:	e761      	b.n	80030a0 <USB_EPStartXfer+0x54>
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80031dc:	0958      	lsrs	r0, r3, #5
 80031de:	06db      	lsls	r3, r3, #27
 80031e0:	4b03      	ldr	r3, [pc, #12]	; (80031f0 <USB_EPStartXfer+0x1a4>)
 80031e2:	bf08      	it	eq
 80031e4:	f100 30ff 	addeq.w	r0, r0, #4294967295
 80031e8:	ea43 2380 	orr.w	r3, r3, r0, lsl #10
 80031ec:	b29b      	uxth	r3, r3
 80031ee:	e7af      	b.n	8003150 <USB_EPStartXfer+0x104>
 80031f0:	ffff8000 	.word	0xffff8000

080031f4 <USB_ReadPMA>:
  uint32_t BaseAddr = (uint32_t)USBx;
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80031f4:	eb00 0242 	add.w	r2, r0, r2, lsl #1
{
 80031f8:	b5f0      	push	{r4, r5, r6, r7, lr}
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80031fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
  uint32_t n = (uint32_t)wNBytes >> 1;
 80031fe:	085d      	lsrs	r5, r3, #1
 8003200:	4608      	mov	r0, r1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8003202:	4617      	mov	r7, r2

  for (i = n; i != 0U; i--)
 8003204:	462e      	mov	r6, r5
 8003206:	3002      	adds	r0, #2
 8003208:	b936      	cbnz	r6, 8003218 <USB_ReadPMA+0x24>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif
  }

  if ((wNBytes % 2U) != 0U)
 800320a:	07db      	lsls	r3, r3, #31
  {
    temp = *pdwVal;
 800320c:	bf44      	itt	mi
 800320e:	f832 3025 	ldrhmi.w	r3, [r2, r5, lsl #2]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8003212:	f801 3015 	strbmi.w	r3, [r1, r5, lsl #1]
  }
}
 8003216:	bdf0      	pop	{r4, r5, r6, r7, pc}
    temp = *(__IO uint16_t *)pdwVal;
 8003218:	f837 4b04 	ldrh.w	r4, [r7], #4
  for (i = n; i != 0U; i--)
 800321c:	3e01      	subs	r6, #1
    temp = *(__IO uint16_t *)pdwVal;
 800321e:	b2a4      	uxth	r4, r4
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8003220:	f800 4c02 	strb.w	r4, [r0, #-2]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8003224:	0a24      	lsrs	r4, r4, #8
 8003226:	f800 4c01 	strb.w	r4, [r0, #-1]
 800322a:	e7ec      	b.n	8003206 <USB_ReadPMA+0x12>

0800322c <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800322c:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 800322e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8003232:	b90b      	cbnz	r3, 8003238 <USBD_SetClassConfig+0xc>
  USBD_StatusTypeDef ret = USBD_FAIL;
 8003234:	2002      	movs	r0, #2
      ret = USBD_OK;
    }
  }

  return ret;
}
 8003236:	bd08      	pop	{r3, pc}
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4798      	blx	r3
 800323c:	2800      	cmp	r0, #0
 800323e:	d0fa      	beq.n	8003236 <USBD_SetClassConfig+0xa>
 8003240:	e7f8      	b.n	8003234 <USBD_SetClassConfig+0x8>

08003242 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8003242:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8003244:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	4798      	blx	r3

  return USBD_OK;
}
 800324c:	2000      	movs	r0, #0
 800324e:	bd08      	pop	{r3, pc}

08003250 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8003250:	b538      	push	{r3, r4, r5, lr}
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8003252:	f500 752a 	add.w	r5, r0, #680	; 0x2a8
{
 8003256:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8003258:	4628      	mov	r0, r5
 800325a:	f000 fae1 	bl	8003820 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800325e:	2301      	movs	r3, #1

  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
 8003260:	f894 12a8 	ldrb.w	r1, [r4, #680]	; 0x2a8
  pdev->ep0_state = USBD_EP0_SETUP;
 8003264:	f8c4 3294 	str.w	r3, [r4, #660]	; 0x294
  pdev->ep0_data_len = pdev->request.wLength;
 8003268:	f8b4 32ae 	ldrh.w	r3, [r4, #686]	; 0x2ae
 800326c:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298
  switch (pdev->request.bmRequest & 0x1FU)
 8003270:	f001 031f 	and.w	r3, r1, #31
 8003274:	2b01      	cmp	r3, #1
 8003276:	d00e      	beq.n	8003296 <USBD_LL_SetupStage+0x46>
 8003278:	d307      	bcc.n	800328a <USBD_LL_SetupStage+0x3a>
 800327a:	2b02      	cmp	r3, #2
 800327c:	d010      	beq.n	80032a0 <USBD_LL_SetupStage+0x50>
    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800327e:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8003282:	4620      	mov	r0, r4
 8003284:	f002 fd70 	bl	8005d68 <USBD_LL_StallEP>
      break;
 8003288:	e003      	b.n	8003292 <USBD_LL_SetupStage+0x42>
      USBD_StdDevReq(pdev, &pdev->request);
 800328a:	4629      	mov	r1, r5
 800328c:	4620      	mov	r0, r4
 800328e:	f000 f8f5 	bl	800347c <USBD_StdDevReq>
  }

  return USBD_OK;
}
 8003292:	2000      	movs	r0, #0
 8003294:	bd38      	pop	{r3, r4, r5, pc}
      USBD_StdItfReq(pdev, &pdev->request);
 8003296:	4629      	mov	r1, r5
 8003298:	4620      	mov	r0, r4
 800329a:	f000 fa13 	bl	80036c4 <USBD_StdItfReq>
      break;
 800329e:	e7f8      	b.n	8003292 <USBD_LL_SetupStage+0x42>
      USBD_StdEPReq(pdev, &pdev->request);
 80032a0:	4629      	mov	r1, r5
 80032a2:	4620      	mov	r0, r4
 80032a4:	f000 fa33 	bl	800370e <USBD_StdEPReq>
      break;
 80032a8:	e7f3      	b.n	8003292 <USBD_LL_SetupStage+0x42>

080032aa <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80032aa:	b570      	push	{r4, r5, r6, lr}
 80032ac:	4605      	mov	r5, r0
 80032ae:	4616      	mov	r6, r2
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80032b0:	bb49      	cbnz	r1, 8003306 <USBD_LL_DataOutStage+0x5c>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80032b2:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 80032b6:	2b03      	cmp	r3, #3
 80032b8:	d11e      	bne.n	80032f8 <USBD_LL_DataOutStage+0x4e>
    {
      if (pep->rem_length > pep->maxpacket)
 80032ba:	f8d0 3160 	ldr.w	r3, [r0, #352]	; 0x160
 80032be:	f8d0 2164 	ldr.w	r2, [r0, #356]	; 0x164
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d90b      	bls.n	80032de <USBD_LL_DataOutStage+0x34>
      {
        pep->rem_length -= pep->maxpacket;
 80032c6:	1a9b      	subs	r3, r3, r2

        USBD_CtlContinueRx(pdev, pdata,
 80032c8:	429a      	cmp	r2, r3
        pep->rem_length -= pep->maxpacket;
 80032ca:	f8c0 3160 	str.w	r3, [r0, #352]	; 0x160
        USBD_CtlContinueRx(pdev, pdata,
 80032ce:	bf8c      	ite	hi
 80032d0:	b29a      	uxthhi	r2, r3
 80032d2:	b292      	uxthls	r2, r2
 80032d4:	4631      	mov	r1, r6
 80032d6:	f000 facc 	bl	8003872 <USBD_CtlContinueRx>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 80032da:	2000      	movs	r0, #0
}
 80032dc:	bd70      	pop	{r4, r5, r6, pc}
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80032de:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80032e2:	691b      	ldr	r3, [r3, #16]
 80032e4:	b123      	cbz	r3, 80032f0 <USBD_LL_DataOutStage+0x46>
 80032e6:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 80032ea:	2a03      	cmp	r2, #3
 80032ec:	d100      	bne.n	80032f0 <USBD_LL_DataOutStage+0x46>
          pdev->pClass->EP0_RxReady(pdev);
 80032ee:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 80032f0:	4628      	mov	r0, r5
 80032f2:	f000 fac6 	bl	8003882 <USBD_CtlSendStatus>
 80032f6:	e7f0      	b.n	80032da <USBD_LL_DataOutStage+0x30>
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80032f8:	2b05      	cmp	r3, #5
 80032fa:	d1ee      	bne.n	80032da <USBD_LL_DataOutStage+0x30>
        pdev->ep0_state = USBD_EP0_IDLE;
 80032fc:	f8c5 1294 	str.w	r1, [r5, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8003300:	f002 fd32 	bl	8005d68 <USBD_LL_StallEP>
 8003304:	e7e9      	b.n	80032da <USBD_LL_DataOutStage+0x30>
  else if ((pdev->pClass->DataOut != NULL) &&
 8003306:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800330a:	699b      	ldr	r3, [r3, #24]
 800330c:	b12b      	cbz	r3, 800331a <USBD_LL_DataOutStage+0x70>
 800330e:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8003312:	2a03      	cmp	r2, #3
 8003314:	d101      	bne.n	800331a <USBD_LL_DataOutStage+0x70>
    pdev->pClass->DataOut(pdev, epnum);
 8003316:	4798      	blx	r3
 8003318:	e7df      	b.n	80032da <USBD_LL_DataOutStage+0x30>
    return USBD_FAIL;
 800331a:	2002      	movs	r0, #2
 800331c:	e7de      	b.n	80032dc <USBD_LL_DataOutStage+0x32>

0800331e <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800331e:	b570      	push	{r4, r5, r6, lr}
 8003320:	4613      	mov	r3, r2
 8003322:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8003324:	460e      	mov	r6, r1
 8003326:	2900      	cmp	r1, #0
 8003328:	d147      	bne.n	80033ba <USBD_LL_DataInStage+0x9c>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800332a:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 800332e:	2a02      	cmp	r2, #2
 8003330:	d13c      	bne.n	80033ac <USBD_LL_DataInStage+0x8e>
    {
      if (pep->rem_length > pep->maxpacket)
 8003332:	e9d0 5208 	ldrd	r5, r2, [r0, #32]
 8003336:	4295      	cmp	r5, r2
 8003338:	d913      	bls.n	8003362 <USBD_LL_DataInStage+0x44>
      {
        pep->rem_length -= pep->maxpacket;
 800333a:	1aaa      	subs	r2, r5, r2
 800333c:	6202      	str	r2, [r0, #32]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800333e:	4619      	mov	r1, r3
 8003340:	b292      	uxth	r2, r2
 8003342:	f000 fa8e 	bl	8003862 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8003346:	4633      	mov	r3, r6
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
          pdev->ep0_data_len = 0U;

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8003348:	461a      	mov	r2, r3
 800334a:	4619      	mov	r1, r3
 800334c:	4620      	mov	r0, r4
 800334e:	f002 fd53 	bl	8005df8 <USBD_LL_PrepareReceive>
      {
        USBD_LL_StallEP(pdev, 0x80U);
      }
    }

    if (pdev->dev_test_mode == 1U)
 8003352:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 8003356:	2000      	movs	r0, #0
 8003358:	2b01      	cmp	r3, #1
 800335a:	d101      	bne.n	8003360 <USBD_LL_DataInStage+0x42>
    {
      USBD_RunTestMode(pdev);
      pdev->dev_test_mode = 0U;
 800335c:	f884 02a0 	strb.w	r0, [r4, #672]	; 0x2a0
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
}
 8003360:	bd70      	pop	{r4, r5, r6, pc}
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8003362:	69c3      	ldr	r3, [r0, #28]
 8003364:	fbb3 f5f2 	udiv	r5, r3, r2
 8003368:	fb02 3515 	mls	r5, r2, r5, r3
 800336c:	b965      	cbnz	r5, 8003388 <USBD_LL_DataInStage+0x6a>
 800336e:	429a      	cmp	r2, r3
 8003370:	d80a      	bhi.n	8003388 <USBD_LL_DataInStage+0x6a>
            (pep->total_length >= pep->maxpacket) &&
 8003372:	f8d0 2298 	ldr.w	r2, [r0, #664]	; 0x298
 8003376:	4293      	cmp	r3, r2
 8003378:	d206      	bcs.n	8003388 <USBD_LL_DataInStage+0x6a>
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800337a:	462a      	mov	r2, r5
 800337c:	f000 fa71 	bl	8003862 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8003380:	f8c4 5298 	str.w	r5, [r4, #664]	; 0x298
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8003384:	462b      	mov	r3, r5
 8003386:	e7df      	b.n	8003348 <USBD_LL_DataInStage+0x2a>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8003388:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 800338c:	68db      	ldr	r3, [r3, #12]
 800338e:	b12b      	cbz	r3, 800339c <USBD_LL_DataInStage+0x7e>
 8003390:	f894 229c 	ldrb.w	r2, [r4, #668]	; 0x29c
 8003394:	2a03      	cmp	r2, #3
 8003396:	d101      	bne.n	800339c <USBD_LL_DataInStage+0x7e>
            pdev->pClass->EP0_TxSent(pdev);
 8003398:	4620      	mov	r0, r4
 800339a:	4798      	blx	r3
          USBD_LL_StallEP(pdev, 0x80U);
 800339c:	2180      	movs	r1, #128	; 0x80
 800339e:	4620      	mov	r0, r4
 80033a0:	f002 fce2 	bl	8005d68 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80033a4:	4620      	mov	r0, r4
 80033a6:	f000 fa77 	bl	8003898 <USBD_CtlReceiveStatus>
 80033aa:	e7d2      	b.n	8003352 <USBD_LL_DataInStage+0x34>
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80033ac:	f032 0304 	bics.w	r3, r2, #4
 80033b0:	d1cf      	bne.n	8003352 <USBD_LL_DataInStage+0x34>
        USBD_LL_StallEP(pdev, 0x80U);
 80033b2:	2180      	movs	r1, #128	; 0x80
 80033b4:	f002 fcd8 	bl	8005d68 <USBD_LL_StallEP>
 80033b8:	e7cb      	b.n	8003352 <USBD_LL_DataInStage+0x34>
  else if ((pdev->pClass->DataIn != NULL) &&
 80033ba:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80033be:	695b      	ldr	r3, [r3, #20]
 80033c0:	b133      	cbz	r3, 80033d0 <USBD_LL_DataInStage+0xb2>
 80033c2:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 80033c6:	2a03      	cmp	r2, #3
 80033c8:	d102      	bne.n	80033d0 <USBD_LL_DataInStage+0xb2>
    pdev->pClass->DataIn(pdev, epnum);
 80033ca:	4798      	blx	r3
  return USBD_OK;
 80033cc:	2000      	movs	r0, #0
    pdev->pClass->DataIn(pdev, epnum);
 80033ce:	e7c7      	b.n	8003360 <USBD_LL_DataInStage+0x42>
    return USBD_FAIL;
 80033d0:	2002      	movs	r0, #2
 80033d2:	e7c5      	b.n	8003360 <USBD_LL_DataInStage+0x42>

080033d4 <USBD_LL_Reset>:
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80033d4:	2200      	movs	r2, #0
{
 80033d6:	b570      	push	{r4, r5, r6, lr}
 80033d8:	4604      	mov	r4, r0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80033da:	2501      	movs	r5, #1

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80033dc:	2640      	movs	r6, #64	; 0x40
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80033de:	4611      	mov	r1, r2
 80033e0:	2340      	movs	r3, #64	; 0x40
 80033e2:	f002 fcb1 	bl	8005d48 <USBD_LL_OpenEP>

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80033e6:	4633      	mov	r3, r6
 80033e8:	2180      	movs	r1, #128	; 0x80
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80033ea:	f8c4 5158 	str.w	r5, [r4, #344]	; 0x158
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80033ee:	f8c4 6164 	str.w	r6, [r4, #356]	; 0x164
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80033f2:	2200      	movs	r2, #0
 80033f4:	4620      	mov	r0, r4
 80033f6:	f002 fca7 	bl	8005d48 <USBD_LL_OpenEP>

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
 80033fa:	2100      	movs	r1, #0
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClassData)
 80033fc:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8003400:	61a5      	str	r5, [r4, #24]
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8003402:	6266      	str	r6, [r4, #36]	; 0x24
  pdev->dev_state = USBD_STATE_DEFAULT;
 8003404:	f884 529c 	strb.w	r5, [r4, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8003408:	f8c4 1294 	str.w	r1, [r4, #660]	; 0x294
  pdev->dev_config = 0U;
 800340c:	6061      	str	r1, [r4, #4]
  pdev->dev_remote_wakeup = 0U;
 800340e:	f8c4 12a4 	str.w	r1, [r4, #676]	; 0x2a4
  if (pdev->pClassData)
 8003412:	b123      	cbz	r3, 800341e <USBD_LL_Reset+0x4a>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8003414:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 8003418:	4620      	mov	r0, r4
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	4798      	blx	r3
  }

  return USBD_OK;
}
 800341e:	2000      	movs	r0, #0
 8003420:	bd70      	pop	{r4, r5, r6, pc}

08003422 <USBD_LL_SetSpeed>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8003422:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 8003424:	2000      	movs	r0, #0
 8003426:	4770      	bx	lr

08003428 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8003428:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800342c:	f880 329d 	strb.w	r3, [r0, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8003430:	2304      	movs	r3, #4
 8003432:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  return USBD_OK;
}
 8003436:	2000      	movs	r0, #0
 8003438:	4770      	bx	lr

0800343a <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800343a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800343e:	2b04      	cmp	r3, #4
  {
    pdev->dev_state = pdev->dev_old_state;
 8003440:	bf04      	itt	eq
 8003442:	f890 329d 	ldrbeq.w	r3, [r0, #669]	; 0x29d
 8003446:	f880 329c 	strbeq.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 800344a:	2000      	movs	r0, #0
 800344c:	4770      	bx	lr

0800344e <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800344e:	b508      	push	{r3, lr}
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8003450:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8003454:	2a03      	cmp	r2, #3
 8003456:	d104      	bne.n	8003462 <USBD_LL_SOF+0x14>
  {
    if (pdev->pClass->SOF != NULL)
 8003458:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800345c:	69db      	ldr	r3, [r3, #28]
 800345e:	b103      	cbz	r3, 8003462 <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 8003460:	4798      	blx	r3
    }
  }

  return USBD_OK;
}
 8003462:	2000      	movs	r0, #0
 8003464:	bd08      	pop	{r3, pc}

08003466 <USBD_CtlError.constprop.1>:
* @param  pdev: device instance
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
 8003466:	b510      	push	{r4, lr}
 8003468:	4604      	mov	r4, r0
                   USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev, 0x80U);
 800346a:	2180      	movs	r1, #128	; 0x80
 800346c:	f002 fc7c 	bl	8005d68 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8003470:	4620      	mov	r0, r4
}
 8003472:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev, 0U);
 8003476:	2100      	movs	r1, #0
 8003478:	f002 bc76 	b.w	8005d68 <USBD_LL_StallEP>

0800347c <USBD_StdDevReq>:
{
 800347c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800347e:	780b      	ldrb	r3, [r1, #0]
{
 8003480:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003482:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8003486:	2b20      	cmp	r3, #32
{
 8003488:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800348a:	d012      	beq.n	80034b2 <USBD_StdDevReq+0x36>
 800348c:	2b40      	cmp	r3, #64	; 0x40
 800348e:	d010      	beq.n	80034b2 <USBD_StdDevReq+0x36>
 8003490:	2b00      	cmp	r3, #0
 8003492:	d15b      	bne.n	800354c <USBD_StdDevReq+0xd0>
      switch (req->bRequest)
 8003494:	784b      	ldrb	r3, [r1, #1]
 8003496:	2b09      	cmp	r3, #9
 8003498:	d858      	bhi.n	800354c <USBD_StdDevReq+0xd0>
 800349a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800349e:	00e9      	.short	0x00e9
 80034a0:	00570105 	.word	0x00570105
 80034a4:	005700fe 	.word	0x005700fe
 80034a8:	00130084 	.word	0x00130084
 80034ac:	00d20057 	.word	0x00d20057
 80034b0:	00a0      	.short	0x00a0
      pdev->pClass->Setup(pdev, req);
 80034b2:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 80034b6:	4629      	mov	r1, r5
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	4620      	mov	r0, r4
 80034bc:	4798      	blx	r3
}
 80034be:	2000      	movs	r0, #0
 80034c0:	b003      	add	sp, #12
 80034c2:	bd30      	pop	{r4, r5, pc}
  uint16_t len = 0U;
 80034c4:	2300      	movs	r3, #0
 80034c6:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 80034ca:	884b      	ldrh	r3, [r1, #2]
 80034cc:	0a1a      	lsrs	r2, r3, #8
 80034ce:	3a01      	subs	r2, #1
 80034d0:	2a06      	cmp	r2, #6
 80034d2:	d83b      	bhi.n	800354c <USBD_StdDevReq+0xd0>
 80034d4:	e8df f002 	tbb	[pc, r2]
 80034d8:	3a2d2004 	.word	0x3a2d2004
 80034dc:	523a      	.short	0x523a
 80034de:	5c          	.byte	0x5c
 80034df:	00          	.byte	0x00
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80034e0:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 80034e4:	681b      	ldr	r3, [r3, #0]
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80034e6:	f10d 0106 	add.w	r1, sp, #6
 80034ea:	7c20      	ldrb	r0, [r4, #16]
 80034ec:	4798      	blx	r3
    if ((len != 0U) && (req->wLength != 0U))
 80034ee:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80034f2:	b152      	cbz	r2, 800350a <USBD_StdDevReq+0x8e>
 80034f4:	88eb      	ldrh	r3, [r5, #6]
 80034f6:	b143      	cbz	r3, 800350a <USBD_StdDevReq+0x8e>
      len = MIN(len, req->wLength);
 80034f8:	429a      	cmp	r2, r3
 80034fa:	bf28      	it	cs
 80034fc:	461a      	movcs	r2, r3
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80034fe:	4601      	mov	r1, r0
 8003500:	4620      	mov	r0, r4
      len = MIN(len, req->wLength);
 8003502:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8003506:	f000 f99f 	bl	8003848 <USBD_CtlSendData>
    if (req->wLength == 0U)
 800350a:	88eb      	ldrh	r3, [r5, #6]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d1d6      	bne.n	80034be <USBD_StdDevReq+0x42>
        USBD_CtlSendStatus(pdev);
 8003510:	4620      	mov	r0, r4
 8003512:	f000 f9b6 	bl	8003882 <USBD_CtlSendStatus>
 8003516:	e7d2      	b.n	80034be <USBD_StdDevReq+0x42>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8003518:	7c02      	ldrb	r2, [r0, #16]
 800351a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800351e:	b932      	cbnz	r2, 800352e <USBD_StdDevReq+0xb2>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8003520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8003522:	f10d 0006 	add.w	r0, sp, #6
 8003526:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8003528:	2302      	movs	r3, #2
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800352a:	7043      	strb	r3, [r0, #1]
 800352c:	e7df      	b.n	80034ee <USBD_StdDevReq+0x72>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800352e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003530:	e7f7      	b.n	8003522 <USBD_StdDevReq+0xa6>
      switch ((uint8_t)(req->wValue))
 8003532:	b2db      	uxtb	r3, r3
 8003534:	2b05      	cmp	r3, #5
 8003536:	d809      	bhi.n	800354c <USBD_StdDevReq+0xd0>
 8003538:	e8df f003 	tbb	[pc, r3]
 800353c:	14100c03 	.word	0x14100c03
 8003540:	1c18      	.short	0x1c18
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8003542:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8003546:	685b      	ldr	r3, [r3, #4]
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8003548:	2b00      	cmp	r3, #0
 800354a:	d1cc      	bne.n	80034e6 <USBD_StdDevReq+0x6a>
        USBD_CtlError(pdev, req);
 800354c:	4620      	mov	r0, r4
 800354e:	f7ff ff8a 	bl	8003466 <USBD_CtlError.constprop.1>
 8003552:	e7b4      	b.n	80034be <USBD_StdDevReq+0x42>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8003554:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	e7f5      	b.n	8003548 <USBD_StdDevReq+0xcc>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800355c:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	e7f1      	b.n	8003548 <USBD_StdDevReq+0xcc>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8003564:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8003568:	691b      	ldr	r3, [r3, #16]
 800356a:	e7ed      	b.n	8003548 <USBD_StdDevReq+0xcc>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800356c:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8003570:	695b      	ldr	r3, [r3, #20]
 8003572:	e7e9      	b.n	8003548 <USBD_StdDevReq+0xcc>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8003574:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8003578:	699b      	ldr	r3, [r3, #24]
 800357a:	e7e5      	b.n	8003548 <USBD_StdDevReq+0xcc>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800357c:	7c03      	ldrb	r3, [r0, #16]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d1e4      	bne.n	800354c <USBD_StdDevReq+0xd0>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8003582:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8003586:	f10d 0006 	add.w	r0, sp, #6
 800358a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800358c:	4798      	blx	r3
 800358e:	e7ae      	b.n	80034ee <USBD_StdDevReq+0x72>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8003590:	7c03      	ldrb	r3, [r0, #16]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d1da      	bne.n	800354c <USBD_StdDevReq+0xd0>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8003596:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800359a:	f10d 0006 	add.w	r0, sp, #6
 800359e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a0:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80035a2:	2307      	movs	r3, #7
 80035a4:	e7c1      	b.n	800352a <USBD_StdDevReq+0xae>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80035a6:	888b      	ldrh	r3, [r1, #4]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d1cf      	bne.n	800354c <USBD_StdDevReq+0xd0>
 80035ac:	88cb      	ldrh	r3, [r1, #6]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d1cc      	bne.n	800354c <USBD_StdDevReq+0xd0>
 80035b2:	884d      	ldrh	r5, [r1, #2]
 80035b4:	2d7f      	cmp	r5, #127	; 0x7f
 80035b6:	d8c9      	bhi.n	800354c <USBD_StdDevReq+0xd0>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80035b8:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80035bc:	2b03      	cmp	r3, #3
 80035be:	d0c5      	beq.n	800354c <USBD_StdDevReq+0xd0>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80035c0:	b2e9      	uxtb	r1, r5
      pdev->dev_address = dev_addr;
 80035c2:	f880 129e 	strb.w	r1, [r0, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80035c6:	f002 fbfb 	bl	8005dc0 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80035ca:	4620      	mov	r0, r4
 80035cc:	f000 f959 	bl	8003882 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 80035d0:	b11d      	cbz	r5, 80035da <USBD_StdDevReq+0x15e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80035d2:	2302      	movs	r3, #2
        pdev->dev_state = USBD_STATE_DEFAULT;
 80035d4:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 80035d8:	e771      	b.n	80034be <USBD_StdDevReq+0x42>
 80035da:	2301      	movs	r3, #1
 80035dc:	e7fa      	b.n	80035d4 <USBD_StdDevReq+0x158>
  cfgidx = (uint8_t)(req->wValue);
 80035de:	7889      	ldrb	r1, [r1, #2]
 80035e0:	4d37      	ldr	r5, [pc, #220]	; (80036c0 <USBD_StdDevReq+0x244>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80035e2:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 80035e4:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80035e6:	d8b1      	bhi.n	800354c <USBD_StdDevReq+0xd0>
    switch (pdev->dev_state)
 80035e8:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80035ec:	2b02      	cmp	r3, #2
 80035ee:	d008      	beq.n	8003602 <USBD_StdDevReq+0x186>
 80035f0:	2b03      	cmp	r3, #3
 80035f2:	d014      	beq.n	800361e <USBD_StdDevReq+0x1a2>
        USBD_CtlError(pdev, req);
 80035f4:	f7ff ff37 	bl	8003466 <USBD_CtlError.constprop.1>
        USBD_ClrClassConfig(pdev, cfgidx);
 80035f8:	7829      	ldrb	r1, [r5, #0]
 80035fa:	4620      	mov	r0, r4
 80035fc:	f7ff fe21 	bl	8003242 <USBD_ClrClassConfig>
 8003600:	e75d      	b.n	80034be <USBD_StdDevReq+0x42>
        if (cfgidx)
 8003602:	2900      	cmp	r1, #0
 8003604:	d084      	beq.n	8003510 <USBD_StdDevReq+0x94>
          pdev->dev_config = cfgidx;
 8003606:	2101      	movs	r1, #1
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8003608:	2303      	movs	r3, #3
          pdev->dev_config = cfgidx;
 800360a:	6041      	str	r1, [r0, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800360c:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8003610:	4620      	mov	r0, r4
 8003612:	f7ff fe0b 	bl	800322c <USBD_SetClassConfig>
 8003616:	2802      	cmp	r0, #2
 8003618:	f47f af7a 	bne.w	8003510 <USBD_StdDevReq+0x94>
 800361c:	e796      	b.n	800354c <USBD_StdDevReq+0xd0>
        if (cfgidx == 0U)
 800361e:	b931      	cbnz	r1, 800362e <USBD_StdDevReq+0x1b2>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8003620:	2302      	movs	r3, #2
          pdev->dev_config = cfgidx;
 8003622:	6041      	str	r1, [r0, #4]
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8003624:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
          USBD_ClrClassConfig(pdev, cfgidx);
 8003628:	f7ff fe0b 	bl	8003242 <USBD_ClrClassConfig>
 800362c:	e770      	b.n	8003510 <USBD_StdDevReq+0x94>
        else if (cfgidx != pdev->dev_config)
 800362e:	6841      	ldr	r1, [r0, #4]
 8003630:	2901      	cmp	r1, #1
 8003632:	f43f af6d 	beq.w	8003510 <USBD_StdDevReq+0x94>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8003636:	b2c9      	uxtb	r1, r1
 8003638:	f7ff fe03 	bl	8003242 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800363c:	7829      	ldrb	r1, [r5, #0]
 800363e:	6061      	str	r1, [r4, #4]
 8003640:	e7e6      	b.n	8003610 <USBD_StdDevReq+0x194>
  if (req->wLength != 1U)
 8003642:	88ca      	ldrh	r2, [r1, #6]
 8003644:	2a01      	cmp	r2, #1
 8003646:	d181      	bne.n	800354c <USBD_StdDevReq+0xd0>
    switch (pdev->dev_state)
 8003648:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800364c:	2b00      	cmp	r3, #0
 800364e:	f43f af7d 	beq.w	800354c <USBD_StdDevReq+0xd0>
 8003652:	2b02      	cmp	r3, #2
 8003654:	d904      	bls.n	8003660 <USBD_StdDevReq+0x1e4>
 8003656:	2b03      	cmp	r3, #3
 8003658:	f47f af78 	bne.w	800354c <USBD_StdDevReq+0xd0>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800365c:	1d01      	adds	r1, r0, #4
 800365e:	e003      	b.n	8003668 <USBD_StdDevReq+0x1ec>
        pdev->dev_default_config = 0U;
 8003660:	4601      	mov	r1, r0
 8003662:	2300      	movs	r3, #0
 8003664:	f841 3f08 	str.w	r3, [r1, #8]!
      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8003668:	4620      	mov	r0, r4
 800366a:	f000 f8ed 	bl	8003848 <USBD_CtlSendData>
 800366e:	e726      	b.n	80034be <USBD_StdDevReq+0x42>
  switch (pdev->dev_state)
 8003670:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8003674:	3b01      	subs	r3, #1
 8003676:	2b02      	cmp	r3, #2
 8003678:	f63f af68 	bhi.w	800354c <USBD_StdDevReq+0xd0>
      if (req->wLength != 0x2U)
 800367c:	88cb      	ldrh	r3, [r1, #6]
 800367e:	2b02      	cmp	r3, #2
 8003680:	f47f af64 	bne.w	800354c <USBD_StdDevReq+0xd0>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8003684:	2301      	movs	r3, #1
 8003686:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup)
 8003688:	f8d0 32a4 	ldr.w	r3, [r0, #676]	; 0x2a4
 800368c:	b10b      	cbz	r3, 8003692 <USBD_StdDevReq+0x216>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800368e:	2303      	movs	r3, #3
 8003690:	60c3      	str	r3, [r0, #12]
      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8003692:	2202      	movs	r2, #2
 8003694:	f104 010c 	add.w	r1, r4, #12
 8003698:	e7e6      	b.n	8003668 <USBD_StdDevReq+0x1ec>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800369a:	884b      	ldrh	r3, [r1, #2]
 800369c:	2b01      	cmp	r3, #1
 800369e:	f47f af0e 	bne.w	80034be <USBD_StdDevReq+0x42>
        pdev->dev_remote_wakeup = 0U;
 80036a2:	f8c4 32a4 	str.w	r3, [r4, #676]	; 0x2a4
 80036a6:	e733      	b.n	8003510 <USBD_StdDevReq+0x94>
  switch (pdev->dev_state)
 80036a8:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80036ac:	3b01      	subs	r3, #1
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	f63f af4c 	bhi.w	800354c <USBD_StdDevReq+0xd0>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80036b4:	884b      	ldrh	r3, [r1, #2]
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	f47f af01 	bne.w	80034be <USBD_StdDevReq+0x42>
        pdev->dev_remote_wakeup = 0U;
 80036bc:	2300      	movs	r3, #0
 80036be:	e7f0      	b.n	80036a2 <USBD_StdDevReq+0x226>
 80036c0:	20000284 	.word	0x20000284

080036c4 <USBD_StdItfReq>:
{
 80036c4:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80036c6:	780b      	ldrb	r3, [r1, #0]
{
 80036c8:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80036ca:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80036ce:	2b20      	cmp	r3, #32
{
 80036d0:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80036d2:	d002      	beq.n	80036da <USBD_StdItfReq+0x16>
 80036d4:	2b40      	cmp	r3, #64	; 0x40
 80036d6:	d000      	beq.n	80036da <USBD_StdItfReq+0x16>
 80036d8:	b9ab      	cbnz	r3, 8003706 <USBD_StdItfReq+0x42>
      switch (pdev->dev_state)
 80036da:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 80036de:	3b01      	subs	r3, #1
 80036e0:	2b02      	cmp	r3, #2
 80036e2:	d810      	bhi.n	8003706 <USBD_StdItfReq+0x42>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80036e4:	792b      	ldrb	r3, [r5, #4]
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	d80d      	bhi.n	8003706 <USBD_StdItfReq+0x42>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80036ea:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 80036ee:	4629      	mov	r1, r5
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	4620      	mov	r0, r4
 80036f4:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 80036f6:	88eb      	ldrh	r3, [r5, #6]
 80036f8:	b91b      	cbnz	r3, 8003702 <USBD_StdItfReq+0x3e>
 80036fa:	b910      	cbnz	r0, 8003702 <USBD_StdItfReq+0x3e>
              USBD_CtlSendStatus(pdev);
 80036fc:	4620      	mov	r0, r4
 80036fe:	f000 f8c0 	bl	8003882 <USBD_CtlSendStatus>
}
 8003702:	2000      	movs	r0, #0
 8003704:	bd38      	pop	{r3, r4, r5, pc}
          USBD_CtlError(pdev, req);
 8003706:	4620      	mov	r0, r4
 8003708:	f7ff fead 	bl	8003466 <USBD_CtlError.constprop.1>
          break;
 800370c:	e7f9      	b.n	8003702 <USBD_StdItfReq+0x3e>

0800370e <USBD_StdEPReq>:
{
 800370e:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003710:	780a      	ldrb	r2, [r1, #0]
{
 8003712:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003714:	f002 0260 	and.w	r2, r2, #96	; 0x60
 8003718:	2a20      	cmp	r2, #32
{
 800371a:	460b      	mov	r3, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800371c:	d014      	beq.n	8003748 <USBD_StdEPReq+0x3a>
 800371e:	2a40      	cmp	r2, #64	; 0x40
 8003720:	d012      	beq.n	8003748 <USBD_StdEPReq+0x3a>
 8003722:	b96a      	cbnz	r2, 8003740 <USBD_StdEPReq+0x32>
      switch (req->bRequest)
 8003724:	785a      	ldrb	r2, [r3, #1]
  ep_addr  = LOBYTE(req->wIndex);
 8003726:	888d      	ldrh	r5, [r1, #4]
      switch (req->bRequest)
 8003728:	2a01      	cmp	r2, #1
  ep_addr  = LOBYTE(req->wIndex);
 800372a:	b2e9      	uxtb	r1, r5
      switch (req->bRequest)
 800372c:	d020      	beq.n	8003770 <USBD_StdEPReq+0x62>
 800372e:	d336      	bcc.n	800379e <USBD_StdEPReq+0x90>
 8003730:	2a03      	cmp	r2, #3
 8003732:	d105      	bne.n	8003740 <USBD_StdEPReq+0x32>
          switch (pdev->dev_state)
 8003734:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8003738:	2a02      	cmp	r2, #2
 800373a:	d027      	beq.n	800378c <USBD_StdEPReq+0x7e>
 800373c:	2a03      	cmp	r2, #3
 800373e:	d00b      	beq.n	8003758 <USBD_StdEPReq+0x4a>
              USBD_CtlError(pdev, req);
 8003740:	4620      	mov	r0, r4
 8003742:	f7ff fe90 	bl	8003466 <USBD_CtlError.constprop.1>
              break;
 8003746:	e005      	b.n	8003754 <USBD_StdEPReq+0x46>
      pdev->pClass->Setup(pdev, req);
 8003748:	f8d4 22b4 	ldr.w	r2, [r4, #692]	; 0x2b4
 800374c:	4619      	mov	r1, r3
 800374e:	6892      	ldr	r2, [r2, #8]
 8003750:	4620      	mov	r0, r4
 8003752:	4790      	blx	r2
}
 8003754:	2000      	movs	r0, #0
 8003756:	bd38      	pop	{r3, r4, r5, pc}
              if (req->wValue == USB_FEATURE_EP_HALT)
 8003758:	885a      	ldrh	r2, [r3, #2]
 800375a:	b92a      	cbnz	r2, 8003768 <USBD_StdEPReq+0x5a>
                if ((ep_addr != 0x00U) &&
 800375c:	064a      	lsls	r2, r1, #25
 800375e:	d003      	beq.n	8003768 <USBD_StdEPReq+0x5a>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8003760:	88db      	ldrh	r3, [r3, #6]
 8003762:	b90b      	cbnz	r3, 8003768 <USBD_StdEPReq+0x5a>
                  USBD_LL_StallEP(pdev, ep_addr);
 8003764:	f002 fb00 	bl	8005d68 <USBD_LL_StallEP>
              USBD_CtlSendStatus(pdev);
 8003768:	4620      	mov	r0, r4
 800376a:	f000 f88a 	bl	8003882 <USBD_CtlSendStatus>
              break;
 800376e:	e7f1      	b.n	8003754 <USBD_StdEPReq+0x46>
          switch (pdev->dev_state)
 8003770:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8003774:	2a02      	cmp	r2, #2
 8003776:	d009      	beq.n	800378c <USBD_StdEPReq+0x7e>
 8003778:	2a03      	cmp	r2, #3
 800377a:	d1e1      	bne.n	8003740 <USBD_StdEPReq+0x32>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800377c:	885b      	ldrh	r3, [r3, #2]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d1e8      	bne.n	8003754 <USBD_StdEPReq+0x46>
                if ((ep_addr & 0x7FU) != 0x00U)
 8003782:	064d      	lsls	r5, r1, #25
 8003784:	d0f0      	beq.n	8003768 <USBD_StdEPReq+0x5a>
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8003786:	f002 fafd 	bl	8005d84 <USBD_LL_ClearStallEP>
 800378a:	e7ed      	b.n	8003768 <USBD_StdEPReq+0x5a>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800378c:	064b      	lsls	r3, r1, #25
 800378e:	d0d7      	beq.n	8003740 <USBD_StdEPReq+0x32>
                USBD_LL_StallEP(pdev, ep_addr);
 8003790:	f002 faea 	bl	8005d68 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8003794:	2180      	movs	r1, #128	; 0x80
 8003796:	4620      	mov	r0, r4
 8003798:	f002 fae6 	bl	8005d68 <USBD_LL_StallEP>
 800379c:	e7da      	b.n	8003754 <USBD_StdEPReq+0x46>
          switch (pdev->dev_state)
 800379e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80037a2:	2b02      	cmp	r3, #2
 80037a4:	d018      	beq.n	80037d8 <USBD_StdEPReq+0xca>
 80037a6:	2b03      	cmp	r3, #3
 80037a8:	d1ca      	bne.n	8003740 <USBD_StdEPReq+0x32>
 80037aa:	2314      	movs	r3, #20
 80037ac:	f001 020f 	and.w	r2, r1, #15
              if ((ep_addr & 0x80U) == 0x80U)
 80037b0:	f015 0f80 	tst.w	r5, #128	; 0x80
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80037b4:	fb03 0202 	mla	r2, r3, r2, r0
              if ((ep_addr & 0x80U) == 0x80U)
 80037b8:	d01f      	beq.n	80037fa <USBD_StdEPReq+0xec>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80037ba:	6992      	ldr	r2, [r2, #24]
 80037bc:	2a00      	cmp	r2, #0
 80037be:	d0bf      	beq.n	8003740 <USBD_StdEPReq+0x32>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80037c0:	f001 057f 	and.w	r5, r1, #127	; 0x7f
 80037c4:	fb05 3503 	mla	r5, r5, r3, r3
 80037c8:	4405      	add	r5, r0
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80037ca:	f011 037f 	ands.w	r3, r1, #127	; 0x7f
 80037ce:	d11f      	bne.n	8003810 <USBD_StdEPReq+0x102>
                pep->status = 0x0001U;
 80037d0:	602b      	str	r3, [r5, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80037d2:	2202      	movs	r2, #2
 80037d4:	4629      	mov	r1, r5
 80037d6:	e00c      	b.n	80037f2 <USBD_StdEPReq+0xe4>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80037d8:	064a      	lsls	r2, r1, #25
 80037da:	d1b1      	bne.n	8003740 <USBD_StdEPReq+0x32>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80037dc:	062b      	lsls	r3, r5, #24
              pep->status = 0x0000U;
 80037de:	f04f 0300 	mov.w	r3, #0
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80037e2:	f04f 0202 	mov.w	r2, #2
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80037e6:	bf4c      	ite	mi
 80037e8:	f100 0114 	addmi.w	r1, r0, #20
 80037ec:	f500 71aa 	addpl.w	r1, r0, #340	; 0x154
              pep->status = 0x0000U;
 80037f0:	600b      	str	r3, [r1, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80037f2:	4620      	mov	r0, r4
 80037f4:	f000 f828 	bl	8003848 <USBD_CtlSendData>
              break;
 80037f8:	e7ac      	b.n	8003754 <USBD_StdEPReq+0x46>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80037fa:	f8d2 2158 	ldr.w	r2, [r2, #344]	; 0x158
 80037fe:	2a00      	cmp	r2, #0
 8003800:	d09e      	beq.n	8003740 <USBD_StdEPReq+0x32>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8003802:	f001 057f 	and.w	r5, r1, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8003806:	fb03 0505 	mla	r5, r3, r5, r0
 800380a:	f505 75aa 	add.w	r5, r5, #340	; 0x154
 800380e:	e7dc      	b.n	80037ca <USBD_StdEPReq+0xbc>
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8003810:	4620      	mov	r0, r4
 8003812:	f002 fac5 	bl	8005da0 <USBD_LL_IsStallEP>
 8003816:	b108      	cbz	r0, 800381c <USBD_StdEPReq+0x10e>
                pep->status = 0x0001U;
 8003818:	2301      	movs	r3, #1
 800381a:	e7d9      	b.n	80037d0 <USBD_StdEPReq+0xc2>
                pep->status = 0x0000U;
 800381c:	6028      	str	r0, [r5, #0]
 800381e:	e7d8      	b.n	80037d2 <USBD_StdEPReq+0xc4>

08003820 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pdata);
 8003820:	780b      	ldrb	r3, [r1, #0]
 8003822:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8003824:	784b      	ldrb	r3, [r1, #1]
 8003826:	7043      	strb	r3, [r0, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8003828:	78ca      	ldrb	r2, [r1, #3]
 800382a:	788b      	ldrb	r3, [r1, #2]
 800382c:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003830:	8043      	strh	r3, [r0, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8003832:	794a      	ldrb	r2, [r1, #5]
 8003834:	790b      	ldrb	r3, [r1, #4]
 8003836:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800383a:	8083      	strh	r3, [r0, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800383c:	79ca      	ldrb	r2, [r1, #7]
 800383e:	798b      	ldrb	r3, [r1, #6]
 8003840:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003844:	80c3      	strh	r3, [r0, #6]
}
 8003846:	4770      	bx	lr

08003848 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8003848:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800384a:	2202      	movs	r2, #2
{
 800384c:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800384e:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
  pdev->ep_in[0].rem_length   = len;
 8003852:	e9c0 3307 	strd	r3, r3, [r0, #28]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8003856:	460a      	mov	r2, r1
 8003858:	2100      	movs	r1, #0
 800385a:	f002 fabf 	bl	8005ddc <USBD_LL_Transmit>

  return USBD_OK;
}
 800385e:	2000      	movs	r0, #0
 8003860:	bd10      	pop	{r4, pc}

08003862 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8003862:	b508      	push	{r3, lr}
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8003864:	4613      	mov	r3, r2
 8003866:	460a      	mov	r2, r1
 8003868:	2100      	movs	r1, #0
 800386a:	f002 fab7 	bl	8005ddc <USBD_LL_Transmit>

  return USBD_OK;
}
 800386e:	2000      	movs	r0, #0
 8003870:	bd08      	pop	{r3, pc}

08003872 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8003872:	b508      	push	{r3, lr}
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8003874:	4613      	mov	r3, r2
 8003876:	460a      	mov	r2, r1
 8003878:	2100      	movs	r1, #0
 800387a:	f002 fabd 	bl	8005df8 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800387e:	2000      	movs	r0, #0
 8003880:	bd08      	pop	{r3, pc}

08003882 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8003882:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8003884:	2304      	movs	r3, #4
 8003886:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800388a:	2300      	movs	r3, #0
 800388c:	461a      	mov	r2, r3
 800388e:	4619      	mov	r1, r3
 8003890:	f002 faa4 	bl	8005ddc <USBD_LL_Transmit>

  return USBD_OK;
}
 8003894:	2000      	movs	r0, #0
 8003896:	bd08      	pop	{r3, pc}

08003898 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8003898:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800389a:	2305      	movs	r3, #5
 800389c:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80038a0:	2300      	movs	r3, #0
 80038a2:	461a      	mov	r2, r3
 80038a4:	4619      	mov	r1, r3
 80038a6:	f002 faa7 	bl	8005df8 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 80038aa:	2000      	movs	r0, #0
 80038ac:	bd08      	pop	{r3, pc}
	...

080038b0 <get_addr>:
}

uint32_t get_addr(void)
{
	return reg_addr;
}
 80038b0:	4b01      	ldr	r3, [pc, #4]	; (80038b8 <get_addr+0x8>)
 80038b2:	6818      	ldr	r0, [r3, #0]
 80038b4:	4770      	bx	lr
 80038b6:	bf00      	nop
 80038b8:	20000288 	.word	0x20000288

080038bc <get_mode>:

dmxmode_t get_mode(void)
{
	return dmx_mode;
}
 80038bc:	4b01      	ldr	r3, [pc, #4]	; (80038c4 <get_mode+0x8>)
 80038be:	7818      	ldrb	r0, [r3, #0]
 80038c0:	4770      	bx	lr
 80038c2:	bf00      	nop
 80038c4:	20000285 	.word	0x20000285

080038c8 <get_reg_length>:
}

uint32_t get_reg_length(void)
{
	return reg_len;
}
 80038c8:	4b01      	ldr	r3, [pc, #4]	; (80038d0 <get_reg_length+0x8>)
 80038ca:	6818      	ldr	r0, [r3, #0]
 80038cc:	4770      	bx	lr
 80038ce:	bf00      	nop
 80038d0:	20000290 	.word	0x20000290

080038d4 <init_regs>:

void init_regs(void)
{
 80038d4:	b510      	push	{r4, lr}
	//allocate memory
	if (reg_data != NULL)
 80038d6:	4c06      	ldr	r4, [pc, #24]	; (80038f0 <init_regs+0x1c>)
 80038d8:	6820      	ldr	r0, [r4, #0]
 80038da:	b108      	cbz	r0, 80038e0 <init_regs+0xc>
		free(reg_data);
 80038dc:	f002 fdb0 	bl	8006440 <free>

	reg_data = calloc(reg_len, sizeof(uint8_t));
 80038e0:	4b04      	ldr	r3, [pc, #16]	; (80038f4 <init_regs+0x20>)
 80038e2:	2101      	movs	r1, #1
 80038e4:	6818      	ldr	r0, [r3, #0]
 80038e6:	f002 fd71 	bl	80063cc <calloc>
 80038ea:	6020      	str	r0, [r4, #0]
}
 80038ec:	bd10      	pop	{r4, pc}
 80038ee:	bf00      	nop
 80038f0:	2000028c 	.word	0x2000028c
 80038f4:	20000290 	.word	0x20000290

080038f8 <dmx512_init>:
	reg_addr = addr;
 80038f8:	4b06      	ldr	r3, [pc, #24]	; (8003914 <dmx512_init+0x1c>)
	dmx_mode = mode & 0x01;
 80038fa:	f000 0201 	and.w	r2, r0, #1
	reg_addr = addr;
 80038fe:	6019      	str	r1, [r3, #0]
	dmx_mode = mode & 0x01;
 8003900:	4b05      	ldr	r3, [pc, #20]	; (8003918 <dmx512_init+0x20>)
	switch (mode)
 8003902:	2801      	cmp	r0, #1
	dmx_mode = mode & 0x01;
 8003904:	701a      	strb	r2, [r3, #0]
	reg_len = len;
 8003906:	bf14      	ite	ne
 8003908:	220b      	movne	r2, #11
 800390a:	221a      	moveq	r2, #26
 800390c:	4b03      	ldr	r3, [pc, #12]	; (800391c <dmx512_init+0x24>)
 800390e:	601a      	str	r2, [r3, #0]
	init_regs();
 8003910:	f7ff bfe0 	b.w	80038d4 <init_regs>
 8003914:	20000288 	.word	0x20000288
 8003918:	20000285 	.word	0x20000285
 800391c:	20000290 	.word	0x20000290

08003920 <set_reg>:

void set_reg(uint32_t reg, uint8_t val)
{
	if ((reg_data != NULL) && (reg<reg_len))
 8003920:	4b04      	ldr	r3, [pc, #16]	; (8003934 <set_reg+0x14>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	b123      	cbz	r3, 8003930 <set_reg+0x10>
 8003926:	4a04      	ldr	r2, [pc, #16]	; (8003938 <set_reg+0x18>)
 8003928:	6812      	ldr	r2, [r2, #0]
 800392a:	4282      	cmp	r2, r0
	{
		reg_data[reg] = val;
 800392c:	bf88      	it	hi
 800392e:	5419      	strbhi	r1, [r3, r0]
	}
}
 8003930:	4770      	bx	lr
 8003932:	bf00      	nop
 8003934:	2000028c 	.word	0x2000028c
 8003938:	20000290 	.word	0x20000290

0800393c <get_reg>:

uint8_t get_reg(uint32_t reg)
{
	if ((reg_data != NULL) && (reg<reg_len))
 800393c:	4b05      	ldr	r3, [pc, #20]	; (8003954 <get_reg+0x18>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	b12b      	cbz	r3, 800394e <get_reg+0x12>
 8003942:	4a05      	ldr	r2, [pc, #20]	; (8003958 <get_reg+0x1c>)
 8003944:	6812      	ldr	r2, [r2, #0]
 8003946:	4282      	cmp	r2, r0
 8003948:	d901      	bls.n	800394e <get_reg+0x12>
	{
		return reg_data[reg];
 800394a:	5c18      	ldrb	r0, [r3, r0]
 800394c:	4770      	bx	lr
	}
	else
	{
		return 0;
 800394e:	2000      	movs	r0, #0
	}
}
 8003950:	4770      	bx	lr
 8003952:	bf00      	nop
 8003954:	2000028c 	.word	0x2000028c
 8003958:	20000290 	.word	0x20000290

0800395c <get_reg_name>:
}


const char* get_reg_name(uint32_t reg)
{
	if (reg<reg_len)
 800395c:	4b04      	ldr	r3, [pc, #16]	; (8003970 <get_reg_name+0x14>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4283      	cmp	r3, r0
		return regnames[reg];
 8003962:	bf86      	itte	hi
 8003964:	4b03      	ldrhi	r3, [pc, #12]	; (8003974 <get_reg_name+0x18>)
 8003966:	f853 0020 	ldrhi.w	r0, [r3, r0, lsl #2]
	else
		return 0;
 800396a:	2000      	movls	r0, #0
}
 800396c:	4770      	bx	lr
 800396e:	bf00      	nop
 8003970:	20000290 	.word	0x20000290
 8003974:	20000008 	.word	0x20000008

08003978 <USART1_IRQHandler>:
/* UART1 Interrupt Service Routine */
void USART1_IRQHandler(void)
{
	//Get the received byte and clear Frame Error IRQ flag
	//On Framing Error restart Timer to search for a start condition
	if (__HAL_UART_GET_FLAG(&huart1,UART_FLAG_FE))
 8003978:	4b09      	ldr	r3, [pc, #36]	; (80039a0 <USART1_IRQHandler+0x28>)
{
 800397a:	b082      	sub	sp, #8
	if (__HAL_UART_GET_FLAG(&huart1,UART_FLAG_FE))
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	0792      	lsls	r2, r2, #30
 8003982:	d509      	bpl.n	8003998 <USART1_IRQHandler+0x20>
	{
		__HAL_UART_CLEAR_FEFLAG(&huart1);
 8003984:	2200      	movs	r2, #0
 8003986:	9201      	str	r2, [sp, #4]
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	9201      	str	r2, [sp, #4]
#ifdef USE_TIMER
		TIM_ITConfig(TIM1, TIM_IT_CC1, ENABLE);
#else
		start_flag = 1;
 800398c:	2201      	movs	r2, #1
		__HAL_UART_CLEAR_FEFLAG(&huart1);
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	9301      	str	r3, [sp, #4]
 8003992:	9b01      	ldr	r3, [sp, #4]
		start_flag = 1;
 8003994:	4b03      	ldr	r3, [pc, #12]	; (80039a4 <USART1_IRQHandler+0x2c>)
 8003996:	701a      	strb	r2, [r3, #0]
#endif
	}
	HAL_UART_IRQHandler(&huart1);
 8003998:	4801      	ldr	r0, [pc, #4]	; (80039a0 <USART1_IRQHandler+0x28>)
}
 800399a:	b002      	add	sp, #8
	HAL_UART_IRQHandler(&huart1);
 800399c:	f7ff b8c2 	b.w	8002b24 <HAL_UART_IRQHandler>
 80039a0:	20000880 	.word	0x20000880
 80039a4:	200002a0 	.word	0x200002a0

080039a8 <USART3_IRQHandler>:

#ifdef USE_UART_IRQ
/* UART3 Interrupt Service Routine */
void USART3_IRQHandler(void)
{
	HAL_UART_IRQHandler(&huart3);
 80039a8:	4801      	ldr	r0, [pc, #4]	; (80039b0 <USART3_IRQHandler+0x8>)
 80039aa:	f7ff b8bb 	b.w	8002b24 <HAL_UART_IRQHandler>
 80039ae:	bf00      	nop
 80039b0:	2000079c 	.word	0x2000079c

080039b4 <HAL_UART_RxCpltCallback>:
//UART IRQ Triggered by incoming characters
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	volatile uint8_t rx_byte;

	if (huart->Instance == USART1)
 80039b4:	6803      	ldr	r3, [r0, #0]
 80039b6:	4a34      	ldr	r2, [pc, #208]	; (8003a88 <HAL_UART_RxCpltCallback+0xd4>)
{
 80039b8:	b573      	push	{r0, r1, r4, r5, r6, lr}
	if (huart->Instance == USART1)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d156      	bne.n	8003a6c <HAL_UART_RxCpltCallback+0xb8>
    {
		rx_byte = buffer;
 80039be:	4b33      	ldr	r3, [pc, #204]	; (8003a8c <HAL_UART_RxCpltCallback+0xd8>)

		//Timer has signaled a start flag.
		//We can start to capture data.
		if (start_flag)
 80039c0:	4d33      	ldr	r5, [pc, #204]	; (8003a90 <HAL_UART_RxCpltCallback+0xdc>)
		rx_byte = buffer;
 80039c2:	781b      	ldrb	r3, [r3, #0]
 80039c4:	4c33      	ldr	r4, [pc, #204]	; (8003a94 <HAL_UART_RxCpltCallback+0xe0>)
 80039c6:	f88d 3007 	strb.w	r3, [sp, #7]
		if (start_flag)
 80039ca:	782b      	ldrb	r3, [r5, #0]
 80039cc:	b36b      	cbz	r3, 8003a2a <HAL_UART_RxCpltCallback+0x76>
		{
			//On every incoming start packet we invert the LED to signal incoming data
			msg_cnt++;
 80039ce:	4a32      	ldr	r2, [pc, #200]	; (8003a98 <HAL_UART_RxCpltCallback+0xe4>)
 80039d0:	7813      	ldrb	r3, [r2, #0]
 80039d2:	3301      	adds	r3, #1
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	7013      	strb	r3, [r2, #0]
			if (msg_cnt == 44)
 80039d8:	7813      	ldrb	r3, [r2, #0]
 80039da:	2b2c      	cmp	r3, #44	; 0x2c
 80039dc:	d10d      	bne.n	80039fa <HAL_UART_RxCpltCallback+0x46>
			{
				msg_cnt = 0;
 80039de:	2300      	movs	r3, #0
 80039e0:	7013      	strb	r3, [r2, #0]
				led_status =!led_status;
 80039e2:	4a2e      	ldr	r2, [pc, #184]	; (8003a9c <HAL_UART_RxCpltCallback+0xe8>)
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, led_status);
 80039e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
				led_status =!led_status;
 80039e8:	7813      	ldrb	r3, [r2, #0]
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, led_status);
 80039ea:	482d      	ldr	r0, [pc, #180]	; (8003aa0 <HAL_UART_RxCpltCallback+0xec>)
				led_status =!led_status;
 80039ec:	fab3 f383 	clz	r3, r3
 80039f0:	095b      	lsrs	r3, r3, #5
 80039f2:	7013      	strb	r3, [r2, #0]
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, led_status);
 80039f4:	7812      	ldrb	r2, [r2, #0]
 80039f6:	f7fd fc7f 	bl	80012f8 <HAL_GPIO_WritePin>
			}

			//Reset Variables
			dmx_error = 0;
 80039fa:	2300      	movs	r3, #0
 80039fc:	4929      	ldr	r1, [pc, #164]	; (8003aa4 <HAL_UART_RxCpltCallback+0xf0>)
 80039fe:	700b      	strb	r3, [r1, #0]
			byte_count = 0;
 8003a00:	8023      	strh	r3, [r4, #0]
			start_flag = 0;
 8003a02:	702b      	strb	r3, [r5, #0]

			/* first byte determines packet type */
			switch (rx_byte)
 8003a04:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8003a08:	f002 03ff 	and.w	r3, r2, #255	; 0xff
 8003a0c:	b15a      	cbz	r2, 8003a26 <HAL_UART_RxCpltCallback+0x72>
 8003a0e:	2b17      	cmp	r3, #23
 8003a10:	f04f 0201 	mov.w	r2, #1
 8003a14:	d027      	beq.n	8003a66 <HAL_UART_RxCpltCallback+0xb2>
			case 0x17:
				packet_type = TEST_PACKET;
				break;
			default:
				//Anything else we declare an error....
				dmx_error = 1;
 8003a16:	700a      	strb	r2, [r1, #0]
		}
		//Increase Counter
		byte_count++;

		//Get more data
		HAL_UART_Receive_IT(&huart1, &buffer, 1);
 8003a18:	491c      	ldr	r1, [pc, #112]	; (8003a8c <HAL_UART_RxCpltCallback+0xd8>)
 8003a1a:	4823      	ldr	r0, [pc, #140]	; (8003aa8 <HAL_UART_RxCpltCallback+0xf4>)

		//Get more data
		HAL_UART_Receive_IT(&huart3, &buffer2, 1);
    }
#endif
}
 8003a1c:	b002      	add	sp, #8
 8003a1e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		HAL_UART_Receive_IT(&huart3, &buffer2, 1);
 8003a22:	f7ff b81b 	b.w	8002a5c <HAL_UART_Receive_IT>
				packet_type = DATA_PACKET;
 8003a26:	4a21      	ldr	r2, [pc, #132]	; (8003aac <HAL_UART_RxCpltCallback+0xf8>)
 8003a28:	7013      	strb	r3, [r2, #0]
		if (packet_type == DATA_PACKET)
 8003a2a:	4b20      	ldr	r3, [pc, #128]	; (8003aac <HAL_UART_RxCpltCallback+0xf8>)
 8003a2c:	781b      	ldrb	r3, [r3, #0]
 8003a2e:	b9a3      	cbnz	r3, 8003a5a <HAL_UART_RxCpltCallback+0xa6>
			if (byte_count >= start_addr && byte_count < start_addr + get_reg_length())
 8003a30:	4d1f      	ldr	r5, [pc, #124]	; (8003ab0 <HAL_UART_RxCpltCallback+0xfc>)
 8003a32:	8823      	ldrh	r3, [r4, #0]
 8003a34:	682a      	ldr	r2, [r5, #0]
 8003a36:	429a      	cmp	r2, r3
 8003a38:	d80f      	bhi.n	8003a5a <HAL_UART_RxCpltCallback+0xa6>
 8003a3a:	8826      	ldrh	r6, [r4, #0]
 8003a3c:	f7ff ff44 	bl	80038c8 <get_reg_length>
 8003a40:	682b      	ldr	r3, [r5, #0]
 8003a42:	b2b6      	uxth	r6, r6
 8003a44:	4418      	add	r0, r3
 8003a46:	4286      	cmp	r6, r0
 8003a48:	d207      	bcs.n	8003a5a <HAL_UART_RxCpltCallback+0xa6>
				set_reg(byte_count - start_addr-1, rx_byte);
 8003a4a:	8820      	ldrh	r0, [r4, #0]
 8003a4c:	682b      	ldr	r3, [r5, #0]
 8003a4e:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8003a52:	1ac0      	subs	r0, r0, r3
 8003a54:	3801      	subs	r0, #1
 8003a56:	f7ff ff63 	bl	8003920 <set_reg>
		byte_count++;
 8003a5a:	8823      	ldrh	r3, [r4, #0]
		HAL_UART_Receive_IT(&huart1, &buffer, 1);
 8003a5c:	2201      	movs	r2, #1
		byte_count++;
 8003a5e:	3301      	adds	r3, #1
 8003a60:	b29b      	uxth	r3, r3
 8003a62:	8023      	strh	r3, [r4, #0]
 8003a64:	e7d8      	b.n	8003a18 <HAL_UART_RxCpltCallback+0x64>
				packet_type = TEST_PACKET;
 8003a66:	4b11      	ldr	r3, [pc, #68]	; (8003aac <HAL_UART_RxCpltCallback+0xf8>)
 8003a68:	701a      	strb	r2, [r3, #0]
				break;
 8003a6a:	e7de      	b.n	8003a2a <HAL_UART_RxCpltCallback+0x76>
	else if (huart->Instance == USART3)
 8003a6c:	4a11      	ldr	r2, [pc, #68]	; (8003ab4 <HAL_UART_RxCpltCallback+0x100>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d108      	bne.n	8003a84 <HAL_UART_RxCpltCallback+0xd0>
		ring_buffer_put(&rx_buff, &buffer2, 1);
 8003a72:	2201      	movs	r2, #1
 8003a74:	4910      	ldr	r1, [pc, #64]	; (8003ab8 <HAL_UART_RxCpltCallback+0x104>)
 8003a76:	4811      	ldr	r0, [pc, #68]	; (8003abc <HAL_UART_RxCpltCallback+0x108>)
 8003a78:	f000 ff74 	bl	8004964 <ring_buffer_put>
		HAL_UART_Receive_IT(&huart3, &buffer2, 1);
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	490e      	ldr	r1, [pc, #56]	; (8003ab8 <HAL_UART_RxCpltCallback+0x104>)
 8003a80:	480f      	ldr	r0, [pc, #60]	; (8003ac0 <HAL_UART_RxCpltCallback+0x10c>)
 8003a82:	e7cb      	b.n	8003a1c <HAL_UART_RxCpltCallback+0x68>
}
 8003a84:	b002      	add	sp, #8
 8003a86:	bd70      	pop	{r4, r5, r6, pc}
 8003a88:	40013800 	.word	0x40013800
 8003a8c:	20000294 	.word	0x20000294
 8003a90:	200002a0 	.word	0x200002a0
 8003a94:	20000296 	.word	0x20000296
 8003a98:	20000299 	.word	0x20000299
 8003a9c:	20000298 	.word	0x20000298
 8003aa0:	40011000 	.word	0x40011000
 8003aa4:	20000070 	.word	0x20000070
 8003aa8:	20000880 	.word	0x20000880
 8003aac:	2000029a 	.word	0x2000029a
 8003ab0:	2000029c 	.word	0x2000029c
 8003ab4:	40004800 	.word	0x40004800
 8003ab8:	20000295 	.word	0x20000295
 8003abc:	20000784 	.word	0x20000784
 8003ac0:	2000079c 	.word	0x2000079c

08003ac4 <dmx512_setRx>:
}



void dmx512_setRx(void)
{
 8003ac4:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 8003ac6:	4805      	ldr	r0, [pc, #20]	; (8003adc <dmx512_setRx+0x18>)
 8003ac8:	2200      	movs	r2, #0
 8003aca:	2180      	movs	r1, #128	; 0x80
 8003acc:	f7fd fc14 	bl	80012f8 <HAL_GPIO_WritePin>
    HAL_HalfDuplex_EnableReceiver(&huart1);
}
 8003ad0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    HAL_HalfDuplex_EnableReceiver(&huart1);
 8003ad4:	4802      	ldr	r0, [pc, #8]	; (8003ae0 <dmx512_setRx+0x1c>)
 8003ad6:	f7ff b8cd 	b.w	8002c74 <HAL_HalfDuplex_EnableReceiver>
 8003ada:	bf00      	nop
 8003adc:	40010c00 	.word	0x40010c00
 8003ae0:	20000880 	.word	0x20000880

08003ae4 <dmx512_rec_enable.part.0>:
{
	HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_SET);
	HAL_HalfDuplex_EnableTransmitter(&huart1);
}

void dmx512_rec_enable(uint8_t on)
 8003ae4:	b508      	push	{r3, lr}
{
	if (on)
	{
		//Determine Start Addr
		start_addr = get_addr();
 8003ae6:	f7ff fee3 	bl	80038b0 <get_addr>
 8003aea:	4b05      	ldr	r3, [pc, #20]	; (8003b00 <dmx512_rec_enable.part.0+0x1c>)
 8003aec:	6018      	str	r0, [r3, #0]

		//Set Receiver to input
		dmx512_setRx();
 8003aee:	f7ff ffe9 	bl	8003ac4 <dmx512_setRx>
		//Disable Timer
#ifdef USE_TIMER
		TIM_ITConfig(dmx512_config.tim, TIM_IT_CC1, DISABLE);
#endif
	}
}
 8003af2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    	HAL_UART_Receive_IT(&huart1, &buffer, 1);
 8003af6:	2201      	movs	r2, #1
 8003af8:	4902      	ldr	r1, [pc, #8]	; (8003b04 <dmx512_rec_enable.part.0+0x20>)
 8003afa:	4803      	ldr	r0, [pc, #12]	; (8003b08 <dmx512_rec_enable.part.0+0x24>)
 8003afc:	f7fe bfae 	b.w	8002a5c <HAL_UART_Receive_IT>
 8003b00:	2000029c 	.word	0x2000029c
 8003b04:	20000294 	.word	0x20000294
 8003b08:	20000880 	.word	0x20000880

08003b0c <dmx512_rec_init>:
{
 8003b0c:	b508      	push	{r3, lr}
 8003b0e:	f7ff ffe9 	bl	8003ae4 <dmx512_rec_enable.part.0>
}
 8003b12:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_UART_Receive_IT(&huart3, &buffer2, 1);
 8003b16:	2201      	movs	r2, #1
 8003b18:	4901      	ldr	r1, [pc, #4]	; (8003b20 <dmx512_rec_init+0x14>)
 8003b1a:	4802      	ldr	r0, [pc, #8]	; (8003b24 <dmx512_rec_init+0x18>)
 8003b1c:	f7fe bf9e 	b.w	8002a5c <HAL_UART_Receive_IT>
 8003b20:	20000295 	.word	0x20000295
 8003b24:	2000079c 	.word	0x2000079c

08003b28 <EE_LL_Format>:
//##########################################################################################################
//##########################################################################################################


bool    EE_LL_Format(uint16_t startpage, uint16_t pages)
{
 8003b28:	b530      	push	{r4, r5, lr}
 8003b2a:	4604      	mov	r4, r0
  uint32_t    error;
    HAL_FLASH_Unlock();
    FLASH_EraseInitTypeDef  flashErase;
    flashErase.NbPages=pages;
    flashErase.Banks = FLASH_BANK_1;
    flashErase.PageAddress = (ADDR_FLASH_PAGE_0|(_EEPROM_FLASH_PAGE_SIZE*startpage));
 8003b2c:	02a4      	lsls	r4, r4, #10
{
 8003b2e:	b087      	sub	sp, #28
    flashErase.PageAddress = (ADDR_FLASH_PAGE_0|(_EEPROM_FLASH_PAGE_SIZE*startpage));
 8003b30:	f044 6400 	orr.w	r4, r4, #134217728	; 0x8000000
{
 8003b34:	460d      	mov	r5, r1
    HAL_FLASH_Unlock();
 8003b36:	f7fd f9f3 	bl	8000f20 <HAL_FLASH_Unlock>
    flashErase.Banks = FLASH_BANK_1;
 8003b3a:	2301      	movs	r3, #1
    flashErase.PageAddress = (ADDR_FLASH_PAGE_0|(_EEPROM_FLASH_PAGE_SIZE*startpage));
 8003b3c:	9404      	str	r4, [sp, #16]
    flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
 8003b3e:	2400      	movs	r4, #0
    if(HAL_FLASHEx_Erase(&flashErase,&error)==HAL_OK)
 8003b40:	a901      	add	r1, sp, #4
 8003b42:	a802      	add	r0, sp, #8
    flashErase.NbPages=pages;
 8003b44:	9505      	str	r5, [sp, #20]
    flashErase.Banks = FLASH_BANK_1;
 8003b46:	9303      	str	r3, [sp, #12]
    flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
 8003b48:	9402      	str	r4, [sp, #8]
    if(HAL_FLASHEx_Erase(&flashErase,&error)==HAL_OK)
 8003b4a:	f7fd faa3 	bl	8001094 <HAL_FLASHEx_Erase>
 8003b4e:	b938      	cbnz	r0, 8003b60 <EE_LL_Format+0x38>
    {
        HAL_FLASH_Lock();
 8003b50:	f7fd f9f8 	bl	8000f44 <HAL_FLASH_Lock>
        if(error != 0xFFFFFFFF)
 8003b54:	9801      	ldr	r0, [sp, #4]
 8003b56:	1c43      	adds	r3, r0, #1
 8003b58:	4258      	negs	r0, r3
 8003b5a:	4158      	adcs	r0, r3
        else
            return true;
    }
    HAL_FLASH_Lock();
    return false;
}
 8003b5c:	b007      	add	sp, #28
 8003b5e:	bd30      	pop	{r4, r5, pc}
    HAL_FLASH_Lock();
 8003b60:	f7fd f9f0 	bl	8000f44 <HAL_FLASH_Lock>
    return false;
 8003b64:	4620      	mov	r0, r4
 8003b66:	e7f9      	b.n	8003b5c <EE_LL_Format+0x34>

08003b68 <EE_Format>:
//##########################################################################################################
//##########################################################################################################

bool	EE_Format()
{
  return EE_LL_Format(_EEPROM_USE_FLASH_PAGE,1);
 8003b68:	2101      	movs	r1, #1
 8003b6a:	207f      	movs	r0, #127	; 0x7f
 8003b6c:	f7ff bfdc 	b.w	8003b28 <EE_LL_Format>

08003b70 <EE_Reads>:
}

//##########################################################################################################
bool EE_Reads(uint16_t VirtualAddress,uint16_t HowMuchToRead,uint32_t* Data)
{
	if((VirtualAddress+HowMuchToRead) >	(_EEPROM_FLASH_PAGE_SIZE/4))
 8003b70:	4401      	add	r1, r0
 8003b72:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8003b76:	dd0b      	ble.n	8003b90 <EE_Reads+0x20>
		return false;
 8003b78:	2000      	movs	r0, #0
	{
		*Data =  (*(__IO uint32_t*)((i*4)+_EEPROM_FLASH_PAGE_ADDRESS));
		Data++;
	}
	return true;
}
 8003b7a:	4770      	bx	lr
		*Data =  (*(__IO uint32_t*)((i*4)+_EEPROM_FLASH_PAGE_ADDRESS));
 8003b7c:	0083      	lsls	r3, r0, #2
 8003b7e:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8003b82:	f503 33fe 	add.w	r3, r3, #130048	; 0x1fc00
 8003b86:	681b      	ldr	r3, [r3, #0]
	for(uint16_t	i=VirtualAddress ; i<HowMuchToRead+VirtualAddress ; i++)
 8003b88:	3001      	adds	r0, #1
		*Data =  (*(__IO uint32_t*)((i*4)+_EEPROM_FLASH_PAGE_ADDRESS));
 8003b8a:	f842 3b04 	str.w	r3, [r2], #4
	for(uint16_t	i=VirtualAddress ; i<HowMuchToRead+VirtualAddress ; i++)
 8003b8e:	b280      	uxth	r0, r0
 8003b90:	4281      	cmp	r1, r0
 8003b92:	dcf3      	bgt.n	8003b7c <EE_Reads+0xc>
	return true;
 8003b94:	2001      	movs	r0, #1
 8003b96:	4770      	bx	lr

08003b98 <EE_Writes>:

//##########################################################################################################
bool 	EE_Writes(uint16_t VirtualAddress,uint16_t HowMuchToWrite,uint32_t* Data)
{
	if((VirtualAddress+HowMuchToWrite) >	(_EEPROM_FLASH_PAGE_SIZE/4))
 8003b98:	4401      	add	r1, r0
 8003b9a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
{
 8003b9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ba0:	4616      	mov	r6, r2
	if((VirtualAddress+HowMuchToWrite) >	(_EEPROM_FLASH_PAGE_SIZE/4))
 8003ba2:	dd02      	ble.n	8003baa <EE_Writes+0x12>
	for(uint16_t	i=0 ; i<(_EEPROM_FLASH_PAGE_SIZE/4); i++)
	{
		if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,(i*4)+_EEPROM_FLASH_PAGE_ADDRESS,(uint64_t)*Data)!=HAL_OK)
		{
			HAL_FLASH_Lock();
			return false;
 8003ba4:	2400      	movs	r4, #0
		}
		Data++;
	}
	HAL_FLASH_Lock();
	return true;
}
 8003ba6:	4620      	mov	r0, r4
 8003ba8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if(EE_Format()==false)
 8003baa:	f7ff ffdd 	bl	8003b68 <EE_Format>
 8003bae:	4604      	mov	r4, r0
 8003bb0:	2800      	cmp	r0, #0
 8003bb2:	d0f7      	beq.n	8003ba4 <EE_Writes+0xc>
	HAL_FLASH_Unlock();
 8003bb4:	f7fd f9b4 	bl	8000f20 <HAL_FLASH_Unlock>
 8003bb8:	4d09      	ldr	r5, [pc, #36]	; (8003be0 <EE_Writes+0x48>)
	for(uint16_t	i=0 ; i<(_EEPROM_FLASH_PAGE_SIZE/4); i++)
 8003bba:	4f0a      	ldr	r7, [pc, #40]	; (8003be4 <EE_Writes+0x4c>)
 8003bbc:	3e04      	subs	r6, #4
		if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,(i*4)+_EEPROM_FLASH_PAGE_ADDRESS,(uint64_t)*Data)!=HAL_OK)
 8003bbe:	f856 2f04 	ldr.w	r2, [r6, #4]!
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	4629      	mov	r1, r5
 8003bc6:	2002      	movs	r0, #2
 8003bc8:	f7fd f9f0 	bl	8000fac <HAL_FLASH_Program>
 8003bcc:	b110      	cbz	r0, 8003bd4 <EE_Writes+0x3c>
			HAL_FLASH_Lock();
 8003bce:	f7fd f9b9 	bl	8000f44 <HAL_FLASH_Lock>
 8003bd2:	e7e7      	b.n	8003ba4 <EE_Writes+0xc>
 8003bd4:	3504      	adds	r5, #4
	for(uint16_t	i=0 ; i<(_EEPROM_FLASH_PAGE_SIZE/4); i++)
 8003bd6:	42bd      	cmp	r5, r7
 8003bd8:	d1f1      	bne.n	8003bbe <EE_Writes+0x26>
	HAL_FLASH_Lock();
 8003bda:	f7fd f9b3 	bl	8000f44 <HAL_FLASH_Lock>
	return true;
 8003bde:	e7e2      	b.n	8003ba6 <EE_Writes+0xe>
 8003be0:	0801fc00 	.word	0x0801fc00
 8003be4:	08020000 	.word	0x08020000

08003be8 <register_fx>:
#include "shell.h"

const s_fx_param* pfx_list[MAX_FX];

uint8_t register_fx(const s_fx_param* pfx_param, uint8_t fx_num)
{
 8003be8:	b510      	push	{r4, lr}
 8003bea:	4a0e      	ldr	r2, [pc, #56]	; (8003c24 <register_fx+0x3c>)
	uint8_t fx_cnt = 1;
	//If FX = 0 we find the first empty slot and install it there
	if (fx_num == 0)
 8003bec:	b9b9      	cbnz	r1, 8003c1e <register_fx+0x36>
 8003bee:	2301      	movs	r3, #1
	{
		while ((pfx_list[fx_cnt] != NULL) && (fx_cnt < MAX_FX-1))
 8003bf0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003bf4:	b2dc      	uxtb	r4, r3
 8003bf6:	b141      	cbz	r1, 8003c0a <register_fx+0x22>
 8003bf8:	3301      	adds	r3, #1
 8003bfa:	2b40      	cmp	r3, #64	; 0x40
 8003bfc:	d1f8      	bne.n	8003bf0 <register_fx+0x8>
		}

		//No slots available
		if (fx_cnt == MAX_FX-1)
		{
			print("FX Space full");
 8003bfe:	480a      	ldr	r0, [pc, #40]	; (8003c28 <register_fx+0x40>)
 8003c00:	f001 fa24 	bl	800504c <print>
			return 0;
 8003c04:	2400      	movs	r4, #0
	}

	pfx_list[fx_num] = pfx_param;
	print("ID:%d\t FX: %s",fx_num,pfx_param->fxname);
	return fx_num;
}
 8003c06:	4620      	mov	r0, r4
 8003c08:	bd10      	pop	{r4, pc}
		if (fx_cnt == MAX_FX-1)
 8003c0a:	2c3f      	cmp	r4, #63	; 0x3f
 8003c0c:	d0f7      	beq.n	8003bfe <register_fx+0x16>
	pfx_list[fx_num] = pfx_param;
 8003c0e:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
	print("ID:%d\t FX: %s",fx_num,pfx_param->fxname);
 8003c12:	4621      	mov	r1, r4
 8003c14:	1cc2      	adds	r2, r0, #3
 8003c16:	4805      	ldr	r0, [pc, #20]	; (8003c2c <register_fx+0x44>)
 8003c18:	f001 fa18 	bl	800504c <print>
	return fx_num;
 8003c1c:	e7f3      	b.n	8003c06 <register_fx+0x1e>
 8003c1e:	460c      	mov	r4, r1
 8003c20:	e7f5      	b.n	8003c0e <register_fx+0x26>
 8003c22:	bf00      	nop
 8003c24:	200005e0 	.word	0x200005e0
 8003c28:	08007097 	.word	0x08007097
 8003c2c:	080070a5 	.word	0x080070a5

08003c30 <fx_install>:
#include "fx_pwm_running_light.h"
#include "fx_pwm_pulsing_light.h"
#include "fx_strip_running_light.h"

void fx_install(void)
{
 8003c30:	b508      	push	{r3, lr}
	//REGISTER FX HERE !!!
    fx_pwm_running_light(0);
 8003c32:	2000      	movs	r0, #0
 8003c34:	f002 f9ec 	bl	8006010 <fx_pwm_running_light>
    fx_pwm_running_pulse_light(0);
 8003c38:	2000      	movs	r0, #0
 8003c3a:	f002 f9ef 	bl	800601c <fx_pwm_running_pulse_light>
    fx_pwm_pulsing_light(0);
 8003c3e:	2000      	movs	r0, #0
 8003c40:	f002 f97a 	bl	8005f38 <fx_pwm_pulsing_light>
    fx_pwm_pulsing_pulse_light(0);
 8003c44:	2000      	movs	r0, #0
 8003c46:	f002 f97d 	bl	8005f44 <fx_pwm_pulsing_pulse_light>
    fx_strip_running_light(0);
}
 8003c4a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    fx_strip_running_light(0);
 8003c4e:	2000      	movs	r0, #0
 8003c50:	f002 ba7e 	b.w	8006150 <fx_strip_running_light>

08003c54 <install_fx>:
extern const s_fx_param* pfx_list[MAX_FX];
extern uint8_t fxcnt;

void install_fx(void)
{
	fx_install();
 8003c54:	f7ff bfec 	b.w	8003c30 <fx_install>

08003c58 <start_fx>:
}


//Called to start a new effect. Return the effect that was actually enabled
uint8_t start_fx(uint8_t id)
{
 8003c58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	//Check if FX is installed (We assume at future calls to the routine that the pointer is valid...
	if (NULL != pfx_list[current_fx]->fx_run_pointer)
 8003c5c:	4c15      	ldr	r4, [pc, #84]	; (8003cb4 <start_fx+0x5c>)
 8003c5e:	4d16      	ldr	r5, [pc, #88]	; (8003cb8 <start_fx+0x60>)
 8003c60:	7823      	ldrb	r3, [r4, #0]
{
 8003c62:	4680      	mov	r8, r0
	if (NULL != pfx_list[current_fx]->fx_run_pointer)
 8003c64:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8003c68:	690b      	ldr	r3, [r1, #16]
 8003c6a:	b303      	cbz	r3, 8003cae <start_fx+0x56>
	{
		//Call the last FX once with the END State
		if (current_fx_state != FX_DONE)
 8003c6c:	4e13      	ldr	r6, [pc, #76]	; (8003cbc <start_fx+0x64>)
 8003c6e:	7832      	ldrb	r2, [r6, #0]
 8003c70:	2a03      	cmp	r2, #3
 8003c72:	d005      	beq.n	8003c80 <start_fx+0x28>
		{
			pfx_list[current_fx]->fx_run_pointer(FX_END,pfx_list[current_fx]->duration,0);
 8003c74:	2200      	movs	r2, #0
 8003c76:	68c9      	ldr	r1, [r1, #12]
 8003c78:	2002      	movs	r0, #2
 8003c7a:	4798      	blx	r3
			current_fx_state = FX_DONE;
 8003c7c:	2303      	movs	r3, #3
 8003c7e:	7033      	strb	r3, [r6, #0]
		}
		//ID is valid, setup parameters
		fx_frame_count = 0;
 8003c80:	2700      	movs	r7, #0
 8003c82:	4b0f      	ldr	r3, [pc, #60]	; (8003cc0 <start_fx+0x68>)

		//Store current_fx
		last_fx = current_fx;
 8003c84:	7822      	ldrb	r2, [r4, #0]
		fx_frame_count = 0;
 8003c86:	601f      	str	r7, [r3, #0]
		last_fx = current_fx;
 8003c88:	4b0e      	ldr	r3, [pc, #56]	; (8003cc4 <start_fx+0x6c>)
		current_fx = id;
 8003c8a:	f884 8000 	strb.w	r8, [r4]
		last_fx = current_fx;
 8003c8e:	701a      	strb	r2, [r3, #0]

		//Call run routine once with INIT state
		pfx_list[current_fx]->fx_run_pointer(FX_INIT,0,pfx_list[current_fx]->duration);
 8003c90:	f855 3028 	ldr.w	r3, [r5, r8, lsl #2]
 8003c94:	4639      	mov	r1, r7
 8003c96:	e9d3 2803 	ldrd	r2, r8, [r3, #12]
 8003c9a:	4638      	mov	r0, r7
 8003c9c:	47c0      	blx	r8
		current_fx_state = FX_INIT;
		print("Started FX ID:%d\t FX: %s ",current_fx,pfx_list[current_fx]->fxname);
 8003c9e:	7821      	ldrb	r1, [r4, #0]
 8003ca0:	4809      	ldr	r0, [pc, #36]	; (8003cc8 <start_fx+0x70>)
 8003ca2:	f855 2021 	ldr.w	r2, [r5, r1, lsl #2]
		current_fx_state = FX_INIT;
 8003ca6:	7037      	strb	r7, [r6, #0]
		print("Started FX ID:%d\t FX: %s ",current_fx,pfx_list[current_fx]->fxname);
 8003ca8:	3203      	adds	r2, #3
 8003caa:	f001 f9cf 	bl	800504c <print>
	}
	//return new ID
	return current_fx;
}
 8003cae:	7820      	ldrb	r0, [r4, #0]
 8003cb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003cb4:	200002a1 	.word	0x200002a1
 8003cb8:	200005e0 	.word	0x200005e0
 8003cbc:	200002a2 	.word	0x200002a2
 8003cc0:	200002a4 	.word	0x200002a4
 8003cc4:	200002a8 	.word	0x200002a8
 8003cc8:	080070cf 	.word	0x080070cf

08003ccc <fx_done>:


void fx_done(void)
{
 8003ccc:	b570      	push	{r4, r5, r6, lr}
	pfx_list[current_fx]->fx_run_pointer(FX_END,pfx_list[current_fx]->duration,0);
 8003cce:	4d10      	ldr	r5, [pc, #64]	; (8003d10 <fx_done+0x44>)
 8003cd0:	4c10      	ldr	r4, [pc, #64]	; (8003d14 <fx_done+0x48>)
 8003cd2:	782b      	ldrb	r3, [r5, #0]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8003cda:	2002      	movs	r0, #2
 8003cdc:	68d9      	ldr	r1, [r3, #12]
 8003cde:	691e      	ldr	r6, [r3, #16]
 8003ce0:	47b0      	blx	r6
	print("Completed FX ID:%d\t FX: %s ",current_fx,pfx_list[current_fx]->fxname);
 8003ce2:	7829      	ldrb	r1, [r5, #0]
 8003ce4:	480c      	ldr	r0, [pc, #48]	; (8003d18 <fx_done+0x4c>)
 8003ce6:	f854 2021 	ldr.w	r2, [r4, r1, lsl #2]
 8003cea:	3203      	adds	r2, #3
 8003cec:	f001 f9ae 	bl	800504c <print>
	current_fx_state = FX_DONE;
 8003cf0:	2203      	movs	r2, #3
 8003cf2:	4b0a      	ldr	r3, [pc, #40]	; (8003d1c <fx_done+0x50>)
 8003cf4:	701a      	strb	r2, [r3, #0]
	if (pfx_list[current_fx]->next_fx != 0)
 8003cf6:	782b      	ldrb	r3, [r5, #0]
 8003cf8:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8003cfc:	7898      	ldrb	r0, [r3, #2]
 8003cfe:	b118      	cbz	r0, 8003d08 <fx_done+0x3c>
	{
		//Go back to last FX
		start_fx(last_fx);
	}
	return;
}
 8003d00:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		start_fx(last_fx);
 8003d04:	f7ff bfa8 	b.w	8003c58 <start_fx>
 8003d08:	4b05      	ldr	r3, [pc, #20]	; (8003d20 <fx_done+0x54>)
 8003d0a:	7818      	ldrb	r0, [r3, #0]
 8003d0c:	e7f8      	b.n	8003d00 <fx_done+0x34>
 8003d0e:	bf00      	nop
 8003d10:	200002a1 	.word	0x200002a1
 8003d14:	200005e0 	.word	0x200005e0
 8003d18:	080070b3 	.word	0x080070b3
 8003d1c:	200002a2 	.word	0x200002a2
 8003d20:	200002a8 	.word	0x200002a8

08003d24 <run_fx>:

//Called every frame
void run_fx(void)
{
 8003d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	//No FX Active...
	if (current_fx == 0)
 8003d26:	4e17      	ldr	r6, [pc, #92]	; (8003d84 <run_fx+0x60>)
 8003d28:	7833      	ldrb	r3, [r6, #0]
 8003d2a:	b353      	cbz	r3, 8003d82 <run_fx+0x5e>
		return;

	//Check if FX Has expired
	if (pfx_list[current_fx]->mode == MODE_SINGLE_SHOT)
 8003d2c:	4f16      	ldr	r7, [pc, #88]	; (8003d88 <run_fx+0x64>)
 8003d2e:	4c17      	ldr	r4, [pc, #92]	; (8003d8c <run_fx+0x68>)
 8003d30:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8003d34:	6821      	ldr	r1, [r4, #0]
 8003d36:	7858      	ldrb	r0, [r3, #1]
 8003d38:	68da      	ldr	r2, [r3, #12]
 8003d3a:	2801      	cmp	r0, #1
 8003d3c:	d105      	bne.n	8003d4a <run_fx+0x26>
	{
		if (pfx_list[current_fx]->duration == fx_frame_count)
 8003d3e:	4291      	cmp	r1, r2
 8003d40:	d10f      	bne.n	8003d62 <run_fx+0x3e>
		return;
	}

	current_fx_state = FX_RUN;
	fx_frame_count++;
}
 8003d42:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			fx_done();
 8003d46:	f7ff bfc1 	b.w	8003ccc <fx_done>
	else if (pfx_list[current_fx]->mode == MODE_LOOP)
 8003d4a:	2802      	cmp	r0, #2
 8003d4c:	d109      	bne.n	8003d62 <run_fx+0x3e>
		if (pfx_list[current_fx]->duration == fx_frame_count)
 8003d4e:	4291      	cmp	r1, r2
 8003d50:	d107      	bne.n	8003d62 <run_fx+0x3e>
			fx_frame_count = 0;
 8003d52:	2500      	movs	r5, #0
 8003d54:	691b      	ldr	r3, [r3, #16]
 8003d56:	6025      	str	r5, [r4, #0]
			pfx_list[current_fx]->fx_run_pointer(FX_INIT,pfx_list[current_fx]->duration,0);
 8003d58:	462a      	mov	r2, r5
 8003d5a:	4628      	mov	r0, r5
 8003d5c:	4798      	blx	r3
			current_fx_state = FX_INIT;
 8003d5e:	4b0c      	ldr	r3, [pc, #48]	; (8003d90 <run_fx+0x6c>)
 8003d60:	701d      	strb	r5, [r3, #0]
	if (FX_COMPLETED == pfx_list[current_fx]->fx_run_pointer(FX_RUN,fx_frame_count,pfx_list[current_fx]->duration))
 8003d62:	7833      	ldrb	r3, [r6, #0]
 8003d64:	6821      	ldr	r1, [r4, #0]
 8003d66:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8003d6a:	2001      	movs	r0, #1
 8003d6c:	e9d3 2503 	ldrd	r2, r5, [r3, #12]
 8003d70:	47a8      	blx	r5
 8003d72:	2801      	cmp	r0, #1
 8003d74:	d0e5      	beq.n	8003d42 <run_fx+0x1e>
	current_fx_state = FX_RUN;
 8003d76:	2201      	movs	r2, #1
 8003d78:	4b05      	ldr	r3, [pc, #20]	; (8003d90 <run_fx+0x6c>)
 8003d7a:	701a      	strb	r2, [r3, #0]
	fx_frame_count++;
 8003d7c:	6823      	ldr	r3, [r4, #0]
 8003d7e:	4413      	add	r3, r2
 8003d80:	6023      	str	r3, [r4, #0]
}
 8003d82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d84:	200002a1 	.word	0x200002a1
 8003d88:	200005e0 	.word	0x200005e0
 8003d8c:	200002a4 	.word	0x200002a4
 8003d90:	200002a2 	.word	0x200002a2

08003d94 <get_mode_from_pins>:
#include <stm32f103xb.h>
#include <stm32f1xx.h>
#include <stm32f1xx_hal_gpio.h>

uint8_t get_mode_from_pins(void)
{
 8003d94:	b510      	push	{r4, lr}
	uint8_t mode = 0;
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(MODE_0_GPIO_Port, MODE_0_Pin))
 8003d96:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003d9a:	4808      	ldr	r0, [pc, #32]	; (8003dbc <get_mode_from_pins+0x28>)
 8003d9c:	f7fd faa6 	bl	80012ec <HAL_GPIO_ReadPin>
	uint8_t mode = 0;
 8003da0:	fab0 f480 	clz	r4, r0
		mode = mode | 0x01;
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(MODE_1_GPIO_Port, MODE_1_Pin))
 8003da4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003da8:	4804      	ldr	r0, [pc, #16]	; (8003dbc <get_mode_from_pins+0x28>)
	uint8_t mode = 0;
 8003daa:	0964      	lsrs	r4, r4, #5
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(MODE_1_GPIO_Port, MODE_1_Pin))
 8003dac:	f7fd fa9e 	bl	80012ec <HAL_GPIO_ReadPin>
 8003db0:	b908      	cbnz	r0, 8003db6 <get_mode_from_pins+0x22>
		mode = mode | 0x02;
 8003db2:	f044 0402 	orr.w	r4, r4, #2
	return mode;
}
 8003db6:	4620      	mov	r0, r4
 8003db8:	bd10      	pop	{r4, pc}
 8003dba:	bf00      	nop
 8003dbc:	40011000 	.word	0x40011000

08003dc0 <get_addr_from_pins>:

uint8_t get_addr_from_pins(void)
{
 8003dc0:	b510      	push	{r4, lr}
	uint8_t addr = 0;
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(ADDR_0_GPIO_Port, ADDR_0_Pin))
 8003dc2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003dc6:	481f      	ldr	r0, [pc, #124]	; (8003e44 <get_addr_from_pins+0x84>)
 8003dc8:	f7fd fa90 	bl	80012ec <HAL_GPIO_ReadPin>
	uint8_t addr = 0;
 8003dcc:	fab0 f480 	clz	r4, r0
		addr = addr | 0x01;
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(ADDR_1_GPIO_Port, ADDR_1_Pin))
 8003dd0:	2108      	movs	r1, #8
 8003dd2:	481d      	ldr	r0, [pc, #116]	; (8003e48 <get_addr_from_pins+0x88>)
	uint8_t addr = 0;
 8003dd4:	0964      	lsrs	r4, r4, #5
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(ADDR_1_GPIO_Port, ADDR_1_Pin))
 8003dd6:	f7fd fa89 	bl	80012ec <HAL_GPIO_ReadPin>
 8003dda:	b908      	cbnz	r0, 8003de0 <get_addr_from_pins+0x20>
		addr = addr | 0x02;
 8003ddc:	f044 0402 	orr.w	r4, r4, #2
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(ADDR_2_GPIO_Port, ADDR_2_Pin))
 8003de0:	2110      	movs	r1, #16
 8003de2:	4819      	ldr	r0, [pc, #100]	; (8003e48 <get_addr_from_pins+0x88>)
 8003de4:	f7fd fa82 	bl	80012ec <HAL_GPIO_ReadPin>
 8003de8:	b908      	cbnz	r0, 8003dee <get_addr_from_pins+0x2e>
		addr = addr | 0x04;
 8003dea:	f044 0404 	orr.w	r4, r4, #4
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(ADDR_3_GPIO_Port, ADDR_3_Pin))
 8003dee:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003df2:	4815      	ldr	r0, [pc, #84]	; (8003e48 <get_addr_from_pins+0x88>)
 8003df4:	f7fd fa7a 	bl	80012ec <HAL_GPIO_ReadPin>
 8003df8:	b908      	cbnz	r0, 8003dfe <get_addr_from_pins+0x3e>
		addr = addr | 0x08;
 8003dfa:	f044 0408 	orr.w	r4, r4, #8
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(ADDR_4_GPIO_Port, ADDR_4_Pin))
 8003dfe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003e02:	4811      	ldr	r0, [pc, #68]	; (8003e48 <get_addr_from_pins+0x88>)
 8003e04:	f7fd fa72 	bl	80012ec <HAL_GPIO_ReadPin>
 8003e08:	b908      	cbnz	r0, 8003e0e <get_addr_from_pins+0x4e>
		addr = addr | 0x10;
 8003e0a:	f044 0410 	orr.w	r4, r4, #16
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(ADDR_5_GPIO_Port, ADDR_5_Pin))
 8003e0e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003e12:	480d      	ldr	r0, [pc, #52]	; (8003e48 <get_addr_from_pins+0x88>)
 8003e14:	f7fd fa6a 	bl	80012ec <HAL_GPIO_ReadPin>
 8003e18:	b908      	cbnz	r0, 8003e1e <get_addr_from_pins+0x5e>
		addr = addr | 0x20;
 8003e1a:	f044 0420 	orr.w	r4, r4, #32
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(ADDR_6_GPIO_Port, ADDR_6_Pin))
 8003e1e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003e22:	4809      	ldr	r0, [pc, #36]	; (8003e48 <get_addr_from_pins+0x88>)
 8003e24:	f7fd fa62 	bl	80012ec <HAL_GPIO_ReadPin>
 8003e28:	b908      	cbnz	r0, 8003e2e <get_addr_from_pins+0x6e>
		addr = addr | 0x40;
 8003e2a:	f044 0440 	orr.w	r4, r4, #64	; 0x40
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(ADDR_7_GPIO_Port, ADDR_7_Pin))
 8003e2e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003e32:	4805      	ldr	r0, [pc, #20]	; (8003e48 <get_addr_from_pins+0x88>)
 8003e34:	f7fd fa5a 	bl	80012ec <HAL_GPIO_ReadPin>
 8003e38:	b908      	cbnz	r0, 8003e3e <get_addr_from_pins+0x7e>
		addr = addr | 0x80;
 8003e3a:	f044 0480 	orr.w	r4, r4, #128	; 0x80
	return addr;
}
 8003e3e:	4620      	mov	r0, r4
 8003e40:	bd10      	pop	{r4, pc}
 8003e42:	bf00      	nop
 8003e44:	40010800 	.word	0x40010800
 8003e48:	40010c00 	.word	0x40010c00

08003e4c <check_button>:

uint8_t check_button(void)
{
 8003e4c:	b508      	push	{r3, lr}
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin))
 8003e4e:	2120      	movs	r1, #32
 8003e50:	4803      	ldr	r0, [pc, #12]	; (8003e60 <check_button+0x14>)
 8003e52:	f7fd fa4b 	bl	80012ec <HAL_GPIO_ReadPin>
		return 1;

	return 0;
}
 8003e56:	fab0 f080 	clz	r0, r0
 8003e5a:	0940      	lsrs	r0, r0, #5
 8003e5c:	bd08      	pop	{r3, pc}
 8003e5e:	bf00      	nop
 8003e60:	40010800 	.word	0x40010800

08003e64 <scale_value>:
	reg_shadow[MAX_BRIGHTNESS] = 255;
	update_pwm_lights(1);
}

uint16_t scale_value( uint8_t val,int16_t offset, int16_t gain, int16_t gamma)
{
 8003e64:	b570      	push	{r4, r5, r6, lr}
	int32_t res = 0;
	//1) Scale input between 0 and max
	res = ((uint32_t)val * (uint32_t) MAX_PWM)/(uint32_t)255;
 8003e66:	f240 4434 	movw	r4, #1076	; 0x434
 8003e6a:	23ff      	movs	r3, #255	; 0xff
 8003e6c:	4360      	muls	r0, r4
 8003e6e:	fbb0 f3f3 	udiv	r3, r0, r3
{
 8003e72:	4616      	mov	r6, r2
	res = (res * (uint32_t)brightness_scale) / (uint32_t) MAX_PWM;
 8003e74:	4a0e      	ldr	r2, [pc, #56]	; (8003eb0 <scale_value+0x4c>)
 8003e76:	8810      	ldrh	r0, [r2, #0]
 8003e78:	4358      	muls	r0, r3
 8003e7a:	fbb0 f0f4 	udiv	r0, r0, r4

	//Subtract offset
	res = res - offset;

	//Apply Gain
	res = (int16_t) ((float)res * ((float)gain)/100);
 8003e7e:	1a40      	subs	r0, r0, r1
 8003e80:	f7fc fa26 	bl	80002d0 <__aeabi_i2f>
 8003e84:	4605      	mov	r5, r0
 8003e86:	4630      	mov	r0, r6
 8003e88:	f7fc fa22 	bl	80002d0 <__aeabi_i2f>
 8003e8c:	4601      	mov	r1, r0
 8003e8e:	4628      	mov	r0, r5
 8003e90:	f7fc fa72 	bl	8000378 <__aeabi_fmul>
 8003e94:	4907      	ldr	r1, [pc, #28]	; (8003eb4 <scale_value+0x50>)
 8003e96:	f7fc fb23 	bl	80004e0 <__aeabi_fdiv>
 8003e9a:	f7fc fbbd 	bl	8000618 <__aeabi_f2iz>
 8003e9e:	b200      	sxth	r0, r0
 8003ea0:	42a0      	cmp	r0, r4
 8003ea2:	bfa8      	it	ge
 8003ea4:	4620      	movge	r0, r4
	//Limit output to valid range
	if (res<0)
		res = 0;
	if (res > MAX_PWM)
		res = MAX_PWM;
	return res;
 8003ea6:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
}
 8003eaa:	b280      	uxth	r0, r0
 8003eac:	bd70      	pop	{r4, r5, r6, pc}
 8003eae:	bf00      	nop
 8003eb0:	200002aa 	.word	0x200002aa
 8003eb4:	42c80000 	.word	0x42c80000

08003eb8 <update_pwm_lights>:

//Check what has changed and update Lights
//We only update parameters that have changed otherwise we might have waveform-artifacts...
void update_pwm_lights(uint8_t force)
{
 8003eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	//Check if global brightness has changed and scale value
	if ((reg_shadow[MAX_BRIGHTNESS])!= get_reg(MAX_BRIGHTNESS) || force)
 8003eba:	4cb6      	ldr	r4, [pc, #728]	; (8004194 <update_pwm_lights+0x2dc>)
{
 8003ebc:	4605      	mov	r5, r0
	if ((reg_shadow[MAX_BRIGHTNESS])!= get_reg(MAX_BRIGHTNESS) || force)
 8003ebe:	6823      	ldr	r3, [r4, #0]
 8003ec0:	2000      	movs	r0, #0
 8003ec2:	781e      	ldrb	r6, [r3, #0]
 8003ec4:	f7ff fd3a 	bl	800393c <get_reg>
 8003ec8:	4286      	cmp	r6, r0
 8003eca:	d100      	bne.n	8003ece <update_pwm_lights+0x16>
 8003ecc:	b185      	cbz	r5, 8003ef0 <update_pwm_lights+0x38>
	{
		brightness_scale = ((uint32_t)get_reg(MAX_BRIGHTNESS) * (uint32_t) MAX_PWM)/(uint32_t)255;
 8003ece:	2000      	movs	r0, #0
 8003ed0:	f7ff fd34 	bl	800393c <get_reg>
 8003ed4:	f240 4334 	movw	r3, #1076	; 0x434
 8003ed8:	4358      	muls	r0, r3
 8003eda:	23ff      	movs	r3, #255	; 0xff
 8003edc:	fbb0 f0f3 	udiv	r0, r0, r3
 8003ee0:	4bad      	ldr	r3, [pc, #692]	; (8004198 <update_pwm_lights+0x2e0>)
		//After a brightness update we need to update all the over PWM outputs
		force = 1;
		reg_shadow[MAX_BRIGHTNESS] = get_reg(MAX_BRIGHTNESS);
 8003ee2:	6825      	ldr	r5, [r4, #0]
		brightness_scale = ((uint32_t)get_reg(MAX_BRIGHTNESS) * (uint32_t) MAX_PWM)/(uint32_t)255;
 8003ee4:	8018      	strh	r0, [r3, #0]
		reg_shadow[MAX_BRIGHTNESS] = get_reg(MAX_BRIGHTNESS);
 8003ee6:	2000      	movs	r0, #0
 8003ee8:	f7ff fd28 	bl	800393c <get_reg>
 8003eec:	7028      	strb	r0, [r5, #0]
		force = 1;
 8003eee:	2501      	movs	r5, #1
	}

	//Update PWM Values if needed
	if ((reg_shadow[CH1_RED])!= get_reg(CH1_RED) || force)
 8003ef0:	6823      	ldr	r3, [r4, #0]
 8003ef2:	2001      	movs	r0, #1
 8003ef4:	785e      	ldrb	r6, [r3, #1]
 8003ef6:	f7ff fd21 	bl	800393c <get_reg>
 8003efa:	4286      	cmp	r6, r0
 8003efc:	d100      	bne.n	8003f00 <update_pwm_lights+0x48>
 8003efe:	b1ad      	cbz	r5, 8003f2c <update_pwm_lights+0x74>
	{
		configPWM(PWM_CH1,CH_RED,scale_value(get_reg(CH1_RED),settings.offset_red,settings.gain_red,settings.gamma_red));
 8003f00:	2001      	movs	r0, #1
 8003f02:	f7ff fd1b 	bl	800393c <get_reg>
 8003f06:	49a5      	ldr	r1, [pc, #660]	; (800419c <update_pwm_lights+0x2e4>)
 8003f08:	f9b1 303e 	ldrsh.w	r3, [r1, #62]	; 0x3e
 8003f0c:	f9b1 203c 	ldrsh.w	r2, [r1, #60]	; 0x3c
 8003f10:	f9b1 103a 	ldrsh.w	r1, [r1, #58]	; 0x3a
 8003f14:	f7ff ffa6 	bl	8003e64 <scale_value>
 8003f18:	2100      	movs	r1, #0
 8003f1a:	4602      	mov	r2, r0
 8003f1c:	4608      	mov	r0, r1
 8003f1e:	f000 fcb9 	bl	8004894 <configPWM>
		reg_shadow[CH1_RED] = get_reg(CH1_RED);
 8003f22:	2001      	movs	r0, #1
 8003f24:	6826      	ldr	r6, [r4, #0]
 8003f26:	f7ff fd09 	bl	800393c <get_reg>
 8003f2a:	7070      	strb	r0, [r6, #1]
	}

	if ((reg_shadow[CH1_GREEN])!= get_reg(CH1_GREEN) || force)
 8003f2c:	6823      	ldr	r3, [r4, #0]
 8003f2e:	2002      	movs	r0, #2
 8003f30:	789e      	ldrb	r6, [r3, #2]
 8003f32:	f7ff fd03 	bl	800393c <get_reg>
 8003f36:	4286      	cmp	r6, r0
 8003f38:	d100      	bne.n	8003f3c <update_pwm_lights+0x84>
 8003f3a:	b1ad      	cbz	r5, 8003f68 <update_pwm_lights+0xb0>
	{
		configPWM(PWM_CH1,CH_GREEN,scale_value(get_reg(CH1_GREEN),settings.offset_green,settings.gain_green,settings.gamma_green));
 8003f3c:	2002      	movs	r0, #2
 8003f3e:	f7ff fcfd 	bl	800393c <get_reg>
 8003f42:	4996      	ldr	r1, [pc, #600]	; (800419c <update_pwm_lights+0x2e4>)
 8003f44:	f9b1 3044 	ldrsh.w	r3, [r1, #68]	; 0x44
 8003f48:	f9b1 2042 	ldrsh.w	r2, [r1, #66]	; 0x42
 8003f4c:	f9b1 1040 	ldrsh.w	r1, [r1, #64]	; 0x40
 8003f50:	f7ff ff88 	bl	8003e64 <scale_value>
 8003f54:	2101      	movs	r1, #1
 8003f56:	4602      	mov	r2, r0
 8003f58:	2000      	movs	r0, #0
 8003f5a:	f000 fc9b 	bl	8004894 <configPWM>
		reg_shadow[CH1_GREEN] = get_reg(CH1_GREEN);
 8003f5e:	2002      	movs	r0, #2
 8003f60:	6826      	ldr	r6, [r4, #0]
 8003f62:	f7ff fceb 	bl	800393c <get_reg>
 8003f66:	70b0      	strb	r0, [r6, #2]
	}

	if ((reg_shadow[CH1_BLUE])!= get_reg(CH1_BLUE) || force)
 8003f68:	6823      	ldr	r3, [r4, #0]
 8003f6a:	2003      	movs	r0, #3
 8003f6c:	78de      	ldrb	r6, [r3, #3]
 8003f6e:	f7ff fce5 	bl	800393c <get_reg>
 8003f72:	4286      	cmp	r6, r0
 8003f74:	d100      	bne.n	8003f78 <update_pwm_lights+0xc0>
 8003f76:	b1ad      	cbz	r5, 8003fa4 <update_pwm_lights+0xec>
	{
		configPWM(PWM_CH1,CH_BLUE,scale_value(get_reg(CH1_BLUE),settings.offset_blue,settings.gain_blue,settings.gamma_blue));
 8003f78:	2003      	movs	r0, #3
 8003f7a:	f7ff fcdf 	bl	800393c <get_reg>
 8003f7e:	4987      	ldr	r1, [pc, #540]	; (800419c <update_pwm_lights+0x2e4>)
 8003f80:	f9b1 304a 	ldrsh.w	r3, [r1, #74]	; 0x4a
 8003f84:	f9b1 2048 	ldrsh.w	r2, [r1, #72]	; 0x48
 8003f88:	f9b1 1046 	ldrsh.w	r1, [r1, #70]	; 0x46
 8003f8c:	f7ff ff6a 	bl	8003e64 <scale_value>
 8003f90:	2102      	movs	r1, #2
 8003f92:	4602      	mov	r2, r0
 8003f94:	2000      	movs	r0, #0
 8003f96:	f000 fc7d 	bl	8004894 <configPWM>
		reg_shadow[CH1_BLUE] = get_reg(CH1_BLUE);
 8003f9a:	2003      	movs	r0, #3
 8003f9c:	6826      	ldr	r6, [r4, #0]
 8003f9e:	f7ff fccd 	bl	800393c <get_reg>
 8003fa2:	70f0      	strb	r0, [r6, #3]
	}

	if ((reg_shadow[CH2_RED])!= get_reg(CH2_RED) || force)
 8003fa4:	6823      	ldr	r3, [r4, #0]
 8003fa6:	2004      	movs	r0, #4
 8003fa8:	791e      	ldrb	r6, [r3, #4]
 8003faa:	f7ff fcc7 	bl	800393c <get_reg>
 8003fae:	4286      	cmp	r6, r0
 8003fb0:	d100      	bne.n	8003fb4 <update_pwm_lights+0xfc>
 8003fb2:	b1ad      	cbz	r5, 8003fe0 <update_pwm_lights+0x128>
	{
		configPWM(PWM_CH2,CH_RED,scale_value(get_reg(CH2_RED),settings.offset_red,settings.gain_red,settings.gamma_red));
 8003fb4:	2004      	movs	r0, #4
 8003fb6:	f7ff fcc1 	bl	800393c <get_reg>
 8003fba:	4978      	ldr	r1, [pc, #480]	; (800419c <update_pwm_lights+0x2e4>)
 8003fbc:	f9b1 303e 	ldrsh.w	r3, [r1, #62]	; 0x3e
 8003fc0:	f9b1 203c 	ldrsh.w	r2, [r1, #60]	; 0x3c
 8003fc4:	f9b1 103a 	ldrsh.w	r1, [r1, #58]	; 0x3a
 8003fc8:	f7ff ff4c 	bl	8003e64 <scale_value>
 8003fcc:	2100      	movs	r1, #0
 8003fce:	4602      	mov	r2, r0
 8003fd0:	2001      	movs	r0, #1
 8003fd2:	f000 fc5f 	bl	8004894 <configPWM>
		reg_shadow[CH2_RED] = get_reg(CH2_RED);
 8003fd6:	2004      	movs	r0, #4
 8003fd8:	6826      	ldr	r6, [r4, #0]
 8003fda:	f7ff fcaf 	bl	800393c <get_reg>
 8003fde:	7130      	strb	r0, [r6, #4]
	}

	if ((reg_shadow[CH2_GREEN])!= get_reg(CH2_GREEN) || force)
 8003fe0:	6823      	ldr	r3, [r4, #0]
 8003fe2:	2005      	movs	r0, #5
 8003fe4:	795e      	ldrb	r6, [r3, #5]
 8003fe6:	f7ff fca9 	bl	800393c <get_reg>
 8003fea:	4286      	cmp	r6, r0
 8003fec:	d100      	bne.n	8003ff0 <update_pwm_lights+0x138>
 8003fee:	b1ad      	cbz	r5, 800401c <update_pwm_lights+0x164>
	{
		configPWM(PWM_CH2,CH_GREEN,scale_value(get_reg(CH2_GREEN),settings.offset_green,settings.gain_green,settings.gamma_green));
 8003ff0:	2005      	movs	r0, #5
 8003ff2:	f7ff fca3 	bl	800393c <get_reg>
 8003ff6:	4969      	ldr	r1, [pc, #420]	; (800419c <update_pwm_lights+0x2e4>)
 8003ff8:	f9b1 3044 	ldrsh.w	r3, [r1, #68]	; 0x44
 8003ffc:	f9b1 2042 	ldrsh.w	r2, [r1, #66]	; 0x42
 8004000:	f9b1 1040 	ldrsh.w	r1, [r1, #64]	; 0x40
 8004004:	f7ff ff2e 	bl	8003e64 <scale_value>
 8004008:	2101      	movs	r1, #1
 800400a:	4602      	mov	r2, r0
 800400c:	4608      	mov	r0, r1
 800400e:	f000 fc41 	bl	8004894 <configPWM>
		reg_shadow[CH2_GREEN] = get_reg(CH2_GREEN);
 8004012:	2005      	movs	r0, #5
 8004014:	6826      	ldr	r6, [r4, #0]
 8004016:	f7ff fc91 	bl	800393c <get_reg>
 800401a:	7170      	strb	r0, [r6, #5]
	}

	if ((reg_shadow[CH2_BLUE])!= get_reg(CH2_BLUE) || force)
 800401c:	6823      	ldr	r3, [r4, #0]
 800401e:	2006      	movs	r0, #6
 8004020:	799e      	ldrb	r6, [r3, #6]
 8004022:	f7ff fc8b 	bl	800393c <get_reg>
 8004026:	4286      	cmp	r6, r0
 8004028:	d100      	bne.n	800402c <update_pwm_lights+0x174>
 800402a:	b1ad      	cbz	r5, 8004058 <update_pwm_lights+0x1a0>
	{
		configPWM(PWM_CH2,CH_BLUE,scale_value(get_reg(CH2_BLUE),settings.offset_blue,settings.gain_blue,settings.gamma_blue));
 800402c:	2006      	movs	r0, #6
 800402e:	f7ff fc85 	bl	800393c <get_reg>
 8004032:	495a      	ldr	r1, [pc, #360]	; (800419c <update_pwm_lights+0x2e4>)
 8004034:	f9b1 304a 	ldrsh.w	r3, [r1, #74]	; 0x4a
 8004038:	f9b1 2048 	ldrsh.w	r2, [r1, #72]	; 0x48
 800403c:	f9b1 1046 	ldrsh.w	r1, [r1, #70]	; 0x46
 8004040:	f7ff ff10 	bl	8003e64 <scale_value>
 8004044:	2102      	movs	r1, #2
 8004046:	4602      	mov	r2, r0
 8004048:	2001      	movs	r0, #1
 800404a:	f000 fc23 	bl	8004894 <configPWM>
		reg_shadow[CH2_BLUE] = get_reg(CH2_BLUE);
 800404e:	2006      	movs	r0, #6
 8004050:	6826      	ldr	r6, [r4, #0]
 8004052:	f7ff fc73 	bl	800393c <get_reg>
 8004056:	71b0      	strb	r0, [r6, #6]
	}

	if ((reg_shadow[CH3_RED])!= get_reg(CH3_RED) || force)
 8004058:	6823      	ldr	r3, [r4, #0]
 800405a:	2007      	movs	r0, #7
 800405c:	79de      	ldrb	r6, [r3, #7]
 800405e:	f7ff fc6d 	bl	800393c <get_reg>
 8004062:	4286      	cmp	r6, r0
 8004064:	d100      	bne.n	8004068 <update_pwm_lights+0x1b0>
 8004066:	b1ad      	cbz	r5, 8004094 <update_pwm_lights+0x1dc>
	{
		configPWM(PWM_CH3,CH_RED,scale_value(get_reg(CH3_RED),settings.offset_red,settings.gain_red,settings.gamma_red));
 8004068:	2007      	movs	r0, #7
 800406a:	f7ff fc67 	bl	800393c <get_reg>
 800406e:	494b      	ldr	r1, [pc, #300]	; (800419c <update_pwm_lights+0x2e4>)
 8004070:	f9b1 303e 	ldrsh.w	r3, [r1, #62]	; 0x3e
 8004074:	f9b1 203c 	ldrsh.w	r2, [r1, #60]	; 0x3c
 8004078:	f9b1 103a 	ldrsh.w	r1, [r1, #58]	; 0x3a
 800407c:	f7ff fef2 	bl	8003e64 <scale_value>
 8004080:	2100      	movs	r1, #0
 8004082:	4602      	mov	r2, r0
 8004084:	2002      	movs	r0, #2
 8004086:	f000 fc05 	bl	8004894 <configPWM>
		reg_shadow[CH3_RED] = get_reg(CH3_RED);
 800408a:	2007      	movs	r0, #7
 800408c:	6826      	ldr	r6, [r4, #0]
 800408e:	f7ff fc55 	bl	800393c <get_reg>
 8004092:	71f0      	strb	r0, [r6, #7]
	}

	if ((reg_shadow[CH3_GREEN])!= get_reg(CH3_GREEN) || force)
 8004094:	6823      	ldr	r3, [r4, #0]
 8004096:	2008      	movs	r0, #8
 8004098:	7a1e      	ldrb	r6, [r3, #8]
 800409a:	f7ff fc4f 	bl	800393c <get_reg>
 800409e:	4286      	cmp	r6, r0
 80040a0:	d100      	bne.n	80040a4 <update_pwm_lights+0x1ec>
 80040a2:	b1ad      	cbz	r5, 80040d0 <update_pwm_lights+0x218>
	{
		configPWM(PWM_CH3,CH_GREEN,scale_value(get_reg(CH3_GREEN),settings.offset_green,settings.gain_green,settings.gamma_green));
 80040a4:	2008      	movs	r0, #8
 80040a6:	f7ff fc49 	bl	800393c <get_reg>
 80040aa:	493c      	ldr	r1, [pc, #240]	; (800419c <update_pwm_lights+0x2e4>)
 80040ac:	f9b1 3044 	ldrsh.w	r3, [r1, #68]	; 0x44
 80040b0:	f9b1 2042 	ldrsh.w	r2, [r1, #66]	; 0x42
 80040b4:	f9b1 1040 	ldrsh.w	r1, [r1, #64]	; 0x40
 80040b8:	f7ff fed4 	bl	8003e64 <scale_value>
 80040bc:	2101      	movs	r1, #1
 80040be:	4602      	mov	r2, r0
 80040c0:	2002      	movs	r0, #2
 80040c2:	f000 fbe7 	bl	8004894 <configPWM>
		reg_shadow[CH3_GREEN] = get_reg(CH3_GREEN);
 80040c6:	2008      	movs	r0, #8
 80040c8:	6826      	ldr	r6, [r4, #0]
 80040ca:	f7ff fc37 	bl	800393c <get_reg>
 80040ce:	7230      	strb	r0, [r6, #8]
	}

	if ((reg_shadow[CH3_BLUE])!= get_reg(CH3_BLUE) || force)
 80040d0:	6823      	ldr	r3, [r4, #0]
 80040d2:	2009      	movs	r0, #9
 80040d4:	7a5e      	ldrb	r6, [r3, #9]
 80040d6:	f7ff fc31 	bl	800393c <get_reg>
 80040da:	4286      	cmp	r6, r0
 80040dc:	d100      	bne.n	80040e0 <update_pwm_lights+0x228>
 80040de:	b1ad      	cbz	r5, 800410c <update_pwm_lights+0x254>
	{
		configPWM(PWM_CH3,CH_BLUE,scale_value(get_reg(CH3_BLUE),settings.offset_blue,settings.gain_blue,settings.gamma_blue));
 80040e0:	2009      	movs	r0, #9
 80040e2:	f7ff fc2b 	bl	800393c <get_reg>
 80040e6:	492d      	ldr	r1, [pc, #180]	; (800419c <update_pwm_lights+0x2e4>)
 80040e8:	f9b1 304a 	ldrsh.w	r3, [r1, #74]	; 0x4a
 80040ec:	f9b1 2048 	ldrsh.w	r2, [r1, #72]	; 0x48
 80040f0:	f9b1 1046 	ldrsh.w	r1, [r1, #70]	; 0x46
 80040f4:	f7ff feb6 	bl	8003e64 <scale_value>
 80040f8:	2102      	movs	r1, #2
 80040fa:	4602      	mov	r2, r0
 80040fc:	4608      	mov	r0, r1
 80040fe:	f000 fbc9 	bl	8004894 <configPWM>
		reg_shadow[CH3_BLUE] = get_reg(CH3_BLUE);
 8004102:	2009      	movs	r0, #9
 8004104:	6826      	ldr	r6, [r4, #0]
 8004106:	f7ff fc19 	bl	800393c <get_reg>
 800410a:	7270      	strb	r0, [r6, #9]
	}

	if ((reg_shadow[CH3_WHITE])!= get_reg(CH3_WHITE) || force)
 800410c:	6823      	ldr	r3, [r4, #0]
 800410e:	200a      	movs	r0, #10
 8004110:	7a9e      	ldrb	r6, [r3, #10]
 8004112:	f7ff fc13 	bl	800393c <get_reg>
 8004116:	4286      	cmp	r6, r0
 8004118:	d100      	bne.n	800411c <update_pwm_lights+0x264>
 800411a:	b18d      	cbz	r5, 8004140 <update_pwm_lights+0x288>
	{
		configPWM(PWM_CH3,CH_WHITE,scale_value(get_reg(CH3_WHITE),0,100,220));  //TBD, no settings?
 800411c:	200a      	movs	r0, #10
 800411e:	f7ff fc0d 	bl	800393c <get_reg>
 8004122:	23dc      	movs	r3, #220	; 0xdc
 8004124:	2264      	movs	r2, #100	; 0x64
 8004126:	2100      	movs	r1, #0
 8004128:	f7ff fe9c 	bl	8003e64 <scale_value>
 800412c:	2103      	movs	r1, #3
 800412e:	4602      	mov	r2, r0
 8004130:	2002      	movs	r0, #2
 8004132:	f000 fbaf 	bl	8004894 <configPWM>
		reg_shadow[CH3_WHITE] = get_reg(CH3_WHITE);
 8004136:	200a      	movs	r0, #10
 8004138:	6826      	ldr	r6, [r4, #0]
 800413a:	f7ff fbff 	bl	800393c <get_reg>
 800413e:	72b0      	strb	r0, [r6, #10]
	}
	//Deal with LED Strip Registers/Effects
	if (DMX_MODE2 == get_mode())
 8004140:	f7ff fbbc 	bl	80038bc <get_mode>
 8004144:	2801      	cmp	r0, #1
 8004146:	d124      	bne.n	8004192 <update_pwm_lights+0x2da>
	{
		//Activate FX if valid FX is selected or restore settings...
		if ((reg_shadow[FX_SELECT])!= (get_reg(FX_SELECT)/settings.fx_multiplier) || force)
 8004148:	6823      	ldr	r3, [r4, #0]
 800414a:	200b      	movs	r0, #11
 800414c:	7adf      	ldrb	r7, [r3, #11]
 800414e:	f7ff fbf5 	bl	800393c <get_reg>
 8004152:	4e12      	ldr	r6, [pc, #72]	; (800419c <update_pwm_lights+0x2e4>)
 8004154:	f896 3025 	ldrb.w	r3, [r6, #37]	; 0x25
 8004158:	fbb0 f0f3 	udiv	r0, r0, r3
 800415c:	b2c0      	uxtb	r0, r0
 800415e:	4287      	cmp	r7, r0
 8004160:	d100      	bne.n	8004164 <update_pwm_lights+0x2ac>
 8004162:	b1b5      	cbz	r5, 8004192 <update_pwm_lights+0x2da>
		{
			set_reg(FX_SELECT,start_fx(get_reg(FX_SELECT)/settings.fx_multiplier));
 8004164:	200b      	movs	r0, #11
 8004166:	f7ff fbe9 	bl	800393c <get_reg>
 800416a:	f896 3025 	ldrb.w	r3, [r6, #37]	; 0x25
 800416e:	fbb0 f0f3 	udiv	r0, r0, r3
 8004172:	b2c0      	uxtb	r0, r0
 8004174:	f7ff fd70 	bl	8003c58 <start_fx>
 8004178:	4601      	mov	r1, r0
 800417a:	200b      	movs	r0, #11
 800417c:	f7ff fbd0 	bl	8003920 <set_reg>
			reg_shadow[FX_SELECT] = get_reg(FX_SELECT)/settings.fx_multiplier;
 8004180:	200b      	movs	r0, #11
 8004182:	f7ff fbdb 	bl	800393c <get_reg>
 8004186:	f896 3025 	ldrb.w	r3, [r6, #37]	; 0x25
 800418a:	6822      	ldr	r2, [r4, #0]
 800418c:	fbb0 f0f3 	udiv	r0, r0, r3
 8004190:	72d0      	strb	r0, [r2, #11]
		}
	}
}
 8004192:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004194:	200002ac 	.word	0x200002ac
 8004198:	200002aa 	.word	0x200002aa
 800419c:	200006e0 	.word	0x200006e0

080041a0 <init_update_lights>:
{
 80041a0:	b510      	push	{r4, lr}
	if (reg_shadow != NULL)
 80041a2:	4c09      	ldr	r4, [pc, #36]	; (80041c8 <init_update_lights+0x28>)
 80041a4:	6820      	ldr	r0, [r4, #0]
 80041a6:	b108      	cbz	r0, 80041ac <init_update_lights+0xc>
		free(reg_shadow);
 80041a8:	f002 f94a 	bl	8006440 <free>
	reg_shadow = calloc(get_reg_length()+1, sizeof(uint8_t));
 80041ac:	f7ff fb8c 	bl	80038c8 <get_reg_length>
 80041b0:	2101      	movs	r1, #1
 80041b2:	4408      	add	r0, r1
 80041b4:	f002 f90a 	bl	80063cc <calloc>
	reg_shadow[MAX_BRIGHTNESS] = 255;
 80041b8:	23ff      	movs	r3, #255	; 0xff
 80041ba:	7003      	strb	r3, [r0, #0]
	reg_shadow = calloc(get_reg_length()+1, sizeof(uint8_t));
 80041bc:	6020      	str	r0, [r4, #0]
	update_pwm_lights(1);
 80041be:	2001      	movs	r0, #1
}
 80041c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	update_pwm_lights(1);
 80041c4:	f7ff be78 	b.w	8003eb8 <update_pwm_lights>
 80041c8:	200002ac 	.word	0x200002ac

080041cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80041cc:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80041ce:	2410      	movs	r4, #16
{
 80041d0:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80041d2:	4622      	mov	r2, r4
 80041d4:	2100      	movs	r1, #0
 80041d6:	a80c      	add	r0, sp, #48	; 0x30
 80041d8:	f002 f945 	bl	8006466 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80041dc:	2214      	movs	r2, #20
 80041de:	2100      	movs	r1, #0
 80041e0:	eb0d 0002 	add.w	r0, sp, r2
 80041e4:	f002 f93f 	bl	8006466 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80041e8:	4622      	mov	r2, r4
 80041ea:	2100      	movs	r1, #0
 80041ec:	a801      	add	r0, sp, #4
 80041ee:	f002 f93a 	bl	8006466 <memset>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80041f2:	2502      	movs	r5, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80041f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80041f8:	2209      	movs	r2, #9
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80041fa:	e9cd 5311 	strd	r5, r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80041fe:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004202:	2201      	movs	r2, #1
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8004204:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004208:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800420a:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800420c:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800420e:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004210:	f7fd fb6a 	bl	80018e8 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004214:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004216:	2400      	movs	r4, #0
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004218:	e9cd 3505 	strd	r3, r5, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800421c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004220:	4629      	mov	r1, r5
 8004222:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004224:	e9cd 4307 	strd	r4, r3, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004228:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800422a:	f7fd fd35 	bl	8001c98 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 800422e:	2312      	movs	r3, #18
 8004230:	9301      	str	r3, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8004232:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004236:	a801      	add	r0, sp, #4
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8004238:	e9cd 3403 	strd	r3, r4, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800423c:	f7fd fde8 	bl	8001e10 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8004240:	b015      	add	sp, #84	; 0x54
 8004242:	bd30      	pop	{r4, r5, pc}

08004244 <main>:
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004244:	2400      	movs	r4, #0
{
 8004246:	e92d 4880 	stmdb	sp!, {r7, fp, lr}

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800424a:	4dc4      	ldr	r5, [pc, #784]	; (800455c <main+0x318>)
{
 800424c:	b08b      	sub	sp, #44	; 0x2c
  HAL_Init();
 800424e:	f7fc fa2d 	bl	80006ac <HAL_Init>
  SystemClock_Config();
 8004252:	f7ff ffbb 	bl	80041cc <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004256:	9408      	str	r4, [sp, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004258:	69ab      	ldr	r3, [r5, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  GPIO_InitStruct.Pin = RS485_DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800425a:	2601      	movs	r6, #1
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800425c:	2702      	movs	r7, #2
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800425e:	f04f 0880 	mov.w	r8, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004262:	f043 0310 	orr.w	r3, r3, #16
 8004266:	61ab      	str	r3, [r5, #24]
 8004268:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 800426a:	a906      	add	r1, sp, #24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800426c:	f003 0310 	and.w	r3, r3, #16
 8004270:	9302      	str	r3, [sp, #8]
 8004272:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004274:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 8004276:	48ba      	ldr	r0, [pc, #744]	; (8004560 <main+0x31c>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004278:	f043 0320 	orr.w	r3, r3, #32
 800427c:	61ab      	str	r3, [r5, #24]
 800427e:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Pin = MODE_0_Pin|MODE_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  GPIO_InitStruct.Pin = LED_Pin;
 8004280:	f44f 5900 	mov.w	r9, #8192	; 0x2000
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004284:	f003 0320 	and.w	r3, r3, #32
 8004288:	9303      	str	r3, [sp, #12]
 800428a:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800428c:	69ab      	ldr	r3, [r5, #24]
  /*Configure GPIO pins : CH1_R_Pin CH1_G_Pin CH1_B_Pin CH2_R_Pin 
                           CH2_G_Pin CH3_R_Pin CH3_G_Pin CH3_B_Pin */
  GPIO_InitStruct.Pin = CH1_R_Pin|CH1_G_Pin|CH1_B_Pin|CH2_R_Pin 
                          |CH2_G_Pin|CH3_R_Pin|CH3_G_Pin|CH3_B_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800428e:	f04f 0a03 	mov.w	sl, #3
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004292:	f043 0304 	orr.w	r3, r3, #4
 8004296:	61ab      	str	r3, [r5, #24]
 8004298:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

  /*Configure GPIO pins : BUTTON_Pin ADDR_0_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin|ADDR_0_Pin;
 800429a:	f248 0b20 	movw	fp, #32800	; 0x8020
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800429e:	f003 0304 	and.w	r3, r3, #4
 80042a2:	9304      	str	r3, [sp, #16]
 80042a4:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80042a6:	69ab      	ldr	r3, [r5, #24]
 80042a8:	f043 0308 	orr.w	r3, r3, #8
 80042ac:	61ab      	str	r3, [r5, #24]
 80042ae:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042b0:	e9cd 8606 	strd	r8, r6, [sp, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80042b4:	f003 0308 	and.w	r3, r3, #8
 80042b8:	9305      	str	r3, [sp, #20]
 80042ba:	9b05      	ldr	r3, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042bc:	9709      	str	r7, [sp, #36]	; 0x24
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 80042be:	f7fc ff35 	bl	800112c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 80042c2:	4622      	mov	r2, r4
 80042c4:	4641      	mov	r1, r8
 80042c6:	48a6      	ldr	r0, [pc, #664]	; (8004560 <main+0x31c>)
 80042c8:	f7fd f816 	bl	80012f8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = MODE_0_Pin|MODE_1_Pin;
 80042cc:	f44f 4340 	mov.w	r3, #49152	; 0xc000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042d0:	a906      	add	r1, sp, #24
 80042d2:	48a4      	ldr	r0, [pc, #656]	; (8004564 <main+0x320>)
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80042d4:	e9cd 3406 	strd	r3, r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042d8:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042da:	f7fc ff27 	bl	800112c <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042de:	a906      	add	r1, sp, #24
 80042e0:	48a0      	ldr	r0, [pc, #640]	; (8004564 <main+0x320>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042e2:	e9cd 9606 	strd	r9, r6, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042e6:	9709      	str	r7, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042e8:	f7fc ff20 	bl	800112c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CH1_R_Pin|CH1_G_Pin|CH1_B_Pin|CH2_R_Pin 
 80042ec:	f240 73ce 	movw	r3, #1998	; 0x7ce
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042f0:	a906      	add	r1, sp, #24
 80042f2:	489d      	ldr	r0, [pc, #628]	; (8004568 <main+0x324>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042f4:	e9cd 3706 	strd	r3, r7, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80042f8:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042fc:	f7fc ff16 	bl	800112c <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004300:	a906      	add	r1, sp, #24
 8004302:	4897      	ldr	r0, [pc, #604]	; (8004560 <main+0x31c>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004304:	e9cd a706 	strd	sl, r7, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004308:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800430c:	f7fc ff0e 	bl	800112c <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004310:	a906      	add	r1, sp, #24
 8004312:	4895      	ldr	r0, [pc, #596]	; (8004568 <main+0x324>)
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004314:	e9cd b406 	strd	fp, r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004318:	9608      	str	r6, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800431a:	f7fc ff07 	bl	800112c <HAL_GPIO_Init>

  /*Configure GPIO pins : ADDR_5_Pin ADDR_6_Pin ADDR_7_Pin ADDR_1_Pin 
                           ADDR_2_Pin ADDR_3_Pin ADDR_4_Pin */
  GPIO_InitStruct.Pin = ADDR_5_Pin|ADDR_6_Pin|ADDR_7_Pin|ADDR_1_Pin 
 800431e:	f247 3318 	movw	r3, #29464	; 0x7318
                          |ADDR_2_Pin|ADDR_3_Pin|ADDR_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004322:	a906      	add	r1, sp, #24
 8004324:	488e      	ldr	r0, [pc, #568]	; (8004560 <main+0x31c>)
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004326:	e9cd 3406 	strd	r3, r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800432a:	9608      	str	r6, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800432c:	f7fc fefe 	bl	800112c <HAL_GPIO_Init>

  /*Configure GPIO pins : WS8212_CH2_Pin WS8212_CH1_Pin */
  GPIO_InitStruct.Pin = WS8212_CH2_Pin|WS8212_CH1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004330:	a906      	add	r1, sp, #24
 8004332:	488b      	ldr	r0, [pc, #556]	; (8004560 <main+0x31c>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004334:	e9cd b706 	strd	fp, r7, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004338:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800433c:	f7fc fef6 	bl	800112c <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_DIR_Pin */
  GPIO_InitStruct.Pin = RS232_TX_Pin;
 8004340:	f44f 6380 	mov.w	r3, #1024	; 0x400
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004344:	f44f 2a60 	mov.w	sl, #917504	; 0xe0000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 8004348:	a906      	add	r1, sp, #24
 800434a:	4885      	ldr	r0, [pc, #532]	; (8004560 <main+0x31c>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800434c:	e9cd 3606 	strd	r3, r6, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004350:	e9cd 4708 	strd	r4, r7, [sp, #32]
  hadc1.Instance = ADC1;
 8004354:	4f85      	ldr	r7, [pc, #532]	; (800456c <main+0x328>)
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 8004356:	f7fc fee9 	bl	800112c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800435a:	4622      	mov	r2, r4
 800435c:	4649      	mov	r1, r9
 800435e:	4881      	ldr	r0, [pc, #516]	; (8004564 <main+0x320>)
 8004360:	f7fc ffca 	bl	80012f8 <HAL_GPIO_WritePin>
  hadc1.Instance = ADC1;
 8004364:	4b82      	ldr	r3, [pc, #520]	; (8004570 <main+0x32c>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004366:	4638      	mov	r0, r7
  hadc1.Instance = ADC1;
 8004368:	603b      	str	r3, [r7, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800436a:	60bc      	str	r4, [r7, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800436c:	733c      	strb	r4, [r7, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800436e:	753c      	strb	r4, [r7, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004370:	f8c7 a01c 	str.w	sl, [r7, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004374:	607c      	str	r4, [r7, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004376:	e9cd 4406 	strd	r4, r4, [sp, #24]
 800437a:	9408      	str	r4, [sp, #32]
  hadc1.Init.NbrOfConversion = 1;
 800437c:	613e      	str	r6, [r7, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800437e:	f7fc fb71 	bl	8000a64 <HAL_ADC_Init>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004382:	a906      	add	r1, sp, #24
 8004384:	4638      	mov	r0, r7
  hadc2.Instance = ADC2;
 8004386:	4f7b      	ldr	r7, [pc, #492]	; (8004574 <main+0x330>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004388:	e9cd 4606 	strd	r4, r6, [sp, #24]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800438c:	9408      	str	r4, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800438e:	f7fc fa2b 	bl	80007e8 <HAL_ADC_ConfigChannel>
  hadc2.Instance = ADC2;
 8004392:	4b79      	ldr	r3, [pc, #484]	; (8004578 <main+0x334>)
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8004394:	4638      	mov	r0, r7
  hadc2.Instance = ADC2;
 8004396:	603b      	str	r3, [r7, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004398:	60bc      	str	r4, [r7, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800439a:	733c      	strb	r4, [r7, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800439c:	753c      	strb	r4, [r7, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800439e:	f8c7 a01c 	str.w	sl, [r7, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80043a2:	607c      	str	r4, [r7, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 80043a4:	e9cd 4406 	strd	r4, r4, [sp, #24]
 80043a8:	9408      	str	r4, [sp, #32]
  hadc2.Init.NbrOfConversion = 1;
 80043aa:	613e      	str	r6, [r7, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80043ac:	f7fc fb5a 	bl	8000a64 <HAL_ADC_Init>
  sConfig.Channel = ADC_CHANNEL_4;
 80043b0:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80043b2:	4638      	mov	r0, r7
  huart1.Init.Mode = UART_MODE_TX_RX;
 80043b4:	270c      	movs	r7, #12
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80043b6:	a906      	add	r1, sp, #24
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80043b8:	e9cd 3606 	strd	r3, r6, [sp, #24]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80043bc:	9408      	str	r4, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80043be:	f7fc fa13 	bl	80007e8 <HAL_ADC_ConfigChannel>
  huart1.Instance = USART1;
 80043c2:	486e      	ldr	r0, [pc, #440]	; (800457c <main+0x338>)
  huart1.Init.BaudRate = 250000;
 80043c4:	4b6e      	ldr	r3, [pc, #440]	; (8004580 <main+0x33c>)
 80043c6:	4a6f      	ldr	r2, [pc, #444]	; (8004584 <main+0x340>)
  huart1.Init.StopBits = UART_STOPBITS_2;
 80043c8:	e9c0 4902 	strd	r4, r9, [r0, #8]
  huart1.Init.BaudRate = 250000;
 80043cc:	e9c0 2300 	strd	r2, r3, [r0]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80043d0:	e9c0 7405 	strd	r7, r4, [r0, #20]
  huart1.Init.Parity = UART_PARITY_NONE;
 80043d4:	6104      	str	r4, [r0, #16]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80043d6:	61c4      	str	r4, [r0, #28]
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 80043d8:	f7fe fa56 	bl	8002888 <HAL_HalfDuplex_Init>
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80043dc:	4622      	mov	r2, r4
 80043de:	4621      	mov	r1, r4
 80043e0:	2025      	movs	r0, #37	; 0x25
 80043e2:	f7fc fbd3 	bl	8000b8c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 80043e6:	2025      	movs	r0, #37	; 0x25
 80043e8:	f7fc fc04 	bl	8000bf4 <HAL_NVIC_EnableIRQ>
  huart3.Init.BaudRate = 115200;
 80043ec:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  huart3.Instance = USART3;
 80043f0:	4865      	ldr	r0, [pc, #404]	; (8004588 <main+0x344>)
  huart3.Init.BaudRate = 115200;
 80043f2:	4966      	ldr	r1, [pc, #408]	; (800458c <main+0x348>)
  huart3.Init.Mode = UART_MODE_TX_RX;
 80043f4:	e9c0 4704 	strd	r4, r7, [r0, #16]
  huart3.Init.BaudRate = 115200;
 80043f8:	e9c0 1300 	strd	r1, r3, [r0]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80043fc:	e9c0 4402 	strd	r4, r4, [r0, #8]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004400:	e9c0 4406 	strd	r4, r4, [r0, #24]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004404:	f7fe fa12 	bl	800282c <HAL_UART_Init>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004408:	4b61      	ldr	r3, [pc, #388]	; (8004590 <main+0x34c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800440a:	f44f 7a82 	mov.w	sl, #260	; 0x104
 800440e:	f8c3 8004 	str.w	r8, [r3, #4]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8004412:	f44f 7900 	mov.w	r9, #512	; 0x200
 8004416:	f04f 0820 	mov.w	r8, #32
  hspi1.Init.CRCPolynomial = 10;
 800441a:	270a      	movs	r7, #10
  __HAL_RCC_SPI1_CLK_ENABLE();
 800441c:	69ab      	ldr	r3, [r5, #24]
  hspi1.Instance = SPI1;
 800441e:	485d      	ldr	r0, [pc, #372]	; (8004594 <main+0x350>)
  __HAL_RCC_SPI1_CLK_ENABLE();
 8004420:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004424:	61ab      	str	r3, [r5, #24]
 8004426:	69ab      	ldr	r3, [r5, #24]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004428:	e9c0 4402 	strd	r4, r4, [r0, #8]
  __HAL_RCC_SPI1_CLK_ENABLE();
 800442c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004430:	9306      	str	r3, [sp, #24]
 8004432:	9b06      	ldr	r3, [sp, #24]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004434:	4b58      	ldr	r3, [pc, #352]	; (8004598 <main+0x354>)
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004436:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800443a:	e9c0 3a00 	strd	r3, sl, [r0]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800443e:	e9c0 4408 	strd	r4, r4, [r0, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004442:	6284      	str	r4, [r0, #40]	; 0x28
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8004444:	e9c0 9806 	strd	r9, r8, [r0, #24]
  hspi1.Init.CRCPolynomial = 10;
 8004448:	62c7      	str	r7, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800444a:	f7fd fda3 	bl	8001f94 <HAL_SPI_Init>
  __HAL_RCC_SPI2_CLK_ENABLE();
 800444e:	69eb      	ldr	r3, [r5, #28]
  hspi2.Instance = SPI2;
 8004450:	4852      	ldr	r0, [pc, #328]	; (800459c <main+0x358>)
  __HAL_RCC_SPI2_CLK_ENABLE();
 8004452:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004456:	61eb      	str	r3, [r5, #28]
 8004458:	69eb      	ldr	r3, [r5, #28]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800445a:	e9c0 4402 	strd	r4, r4, [r0, #8]
  __HAL_RCC_SPI2_CLK_ENABLE();
 800445e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004462:	9301      	str	r3, [sp, #4]
 8004464:	9b01      	ldr	r3, [sp, #4]
  hspi2.Instance = SPI2;
 8004466:	4b4e      	ldr	r3, [pc, #312]	; (80045a0 <main+0x35c>)
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004468:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800446c:	e9c0 3a00 	strd	r3, sl, [r0]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004470:	e9c0 4408 	strd	r4, r4, [r0, #32]
  hspi2.Init.CRCPolynomial = 10;
 8004474:	e9c0 470a 	strd	r4, r7, [r0, #40]	; 0x28
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8004478:	e9c0 9806 	strd	r9, r8, [r0, #24]
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800447c:	f7fd fd8a 	bl	8001f94 <HAL_SPI_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004480:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8004482:	4622      	mov	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004484:	4333      	orrs	r3, r6
 8004486:	616b      	str	r3, [r5, #20]
 8004488:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800448a:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 800448c:	4033      	ands	r3, r6
 800448e:	9300      	str	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8004490:	200d      	movs	r0, #13
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004492:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8004494:	f7fc fb7a 	bl	8000b8c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8004498:	200d      	movs	r0, #13
 800449a:	f7fc fbab 	bl	8000bf4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800449e:	4622      	mov	r2, r4
 80044a0:	4621      	mov	r1, r4
 80044a2:	200e      	movs	r0, #14
 80044a4:	f7fc fb72 	bl	8000b8c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80044a8:	200e      	movs	r0, #14
 80044aa:	f7fc fba3 	bl	8000bf4 <HAL_NVIC_EnableIRQ>
  print("");
 80044ae:	483d      	ldr	r0, [pc, #244]	; (80045a4 <main+0x360>)
 80044b0:	f000 fdcc 	bl	800504c <print>
  print("-------------");
 80044b4:	483c      	ldr	r0, [pc, #240]	; (80045a8 <main+0x364>)
 80044b6:	f000 fdc9 	bl	800504c <print>
  print("DMX CTRL V1.0");
 80044ba:	483c      	ldr	r0, [pc, #240]	; (80045ac <main+0x368>)
 80044bc:	f000 fdc6 	bl	800504c <print>
  print("-------------");
 80044c0:	4839      	ldr	r0, [pc, #228]	; (80045a8 <main+0x364>)
 80044c2:	f000 fdc3 	bl	800504c <print>
  print("");
 80044c6:	4837      	ldr	r0, [pc, #220]	; (80045a4 <main+0x360>)
 80044c8:	f000 fdc0 	bl	800504c <print>
 if(__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST) == SET)
 80044cc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 dmx512_init(get_mode_from_pins(),get_addr_from_pins());
 80044ce:	f7ff fc61 	bl	8003d94 <get_mode_from_pins>
 80044d2:	4604      	mov	r4, r0
 80044d4:	f7ff fc74 	bl	8003dc0 <get_addr_from_pins>
 80044d8:	4601      	mov	r1, r0
 80044da:	4620      	mov	r0, r4
 80044dc:	f7ff fa0c 	bl	80038f8 <dmx512_init>
 print("DMX512 Config complete");
 80044e0:	4833      	ldr	r0, [pc, #204]	; (80045b0 <main+0x36c>)
 80044e2:	f000 fdb3 	bl	800504c <print>
 if (get_mode_from_pins() & 0x02)
 80044e6:	f7ff fc55 	bl	8003d94 <get_mode_from_pins>
 80044ea:	0780      	lsls	r0, r0, #30
 80044ec:	d504      	bpl.n	80044f8 <main+0x2b4>
	 USB_Active = 1;
 80044ee:	4b31      	ldr	r3, [pc, #196]	; (80045b4 <main+0x370>)
	 print("USB Enabled");
 80044f0:	4831      	ldr	r0, [pc, #196]	; (80045b8 <main+0x374>)
	 USB_Active = 1;
 80044f2:	701e      	strb	r6, [r3, #0]
	 print("USB Enabled");
 80044f4:	f000 fdaa 	bl	800504c <print>
 if(ring_buffer_init(&rx_buff, RX_BUFF_SIZE) != RB_OK)
 80044f8:	2180      	movs	r1, #128	; 0x80
 80044fa:	4830      	ldr	r0, [pc, #192]	; (80045bc <main+0x378>)
 80044fc:	f000 f9e6 	bl	80048cc <ring_buffer_init>
 8004500:	2800      	cmp	r0, #0
 8004502:	f000 80bb 	beq.w	800467c <main+0x438>
	 print("Ring Buffer Init FAILED");
 8004506:	482e      	ldr	r0, [pc, #184]	; (80045c0 <main+0x37c>)
	 print("Ring Buffer Init Complete");
 8004508:	f000 fda0 	bl	800504c <print>
  init_timers();
 800450c:	f000 f996 	bl	800483c <init_timers>
  print("Timer Init complete");
 8004510:	482c      	ldr	r0, [pc, #176]	; (80045c4 <main+0x380>)
 8004512:	f000 fd9b 	bl	800504c <print>
  init_settings();
 8004516:	f000 faef 	bl	8004af8 <init_settings>
  if (0 == check_button())
 800451a:	f7ff fc97 	bl	8003e4c <check_button>
 800451e:	4d2a      	ldr	r5, [pc, #168]	; (80045c8 <main+0x384>)
 8004520:	2800      	cmp	r0, #0
 8004522:	f040 80ad 	bne.w	8004680 <main+0x43c>
	  load_settings();
 8004526:	f000 fb91 	bl	8004c4c <load_settings>
	  UART_mode_SERIAL = settings.UART_Mode_UART;
 800452a:	4b28      	ldr	r3, [pc, #160]	; (80045cc <main+0x388>)
	  print("Setting loaded");
 800452c:	4828      	ldr	r0, [pc, #160]	; (80045d0 <main+0x38c>)
	  UART_mode_SERIAL = settings.UART_Mode_UART;
 800452e:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 8004532:	702a      	strb	r2, [r5, #0]
	  UART_mode_USB = settings.UART_Mode_USB;
 8004534:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8004538:	4b26      	ldr	r3, [pc, #152]	; (80045d4 <main+0x390>)
 800453a:	701a      	strb	r2, [r3, #0]
	  print("Defaults restored");
 800453c:	f000 fd86 	bl	800504c <print>
  apply_settings();
 8004540:	f000 fb0c 	bl	8004b5c <apply_settings>
  print("Settings complete");
 8004544:	4824      	ldr	r0, [pc, #144]	; (80045d8 <main+0x394>)
 8004546:	f000 fd81 	bl	800504c <print>
  dmx512_rec_init();
 800454a:	f7ff fadf 	bl	8003b0c <dmx512_rec_init>
  print("DMX512 Init complete");
 800454e:	4823      	ldr	r0, [pc, #140]	; (80045dc <main+0x398>)
 8004550:	f000 fd7c 	bl	800504c <print>
  init_update_lights();
 8004554:	f7ff fe24 	bl	80041a0 <init_update_lights>
 8004558:	e042      	b.n	80045e0 <main+0x39c>
 800455a:	bf00      	nop
 800455c:	40021000 	.word	0x40021000
 8004560:	40010c00 	.word	0x40010c00
 8004564:	40011000 	.word	0x40011000
 8004568:	40010800 	.word	0x40010800
 800456c:	20000850 	.word	0x20000850
 8004570:	40012400 	.word	0x40012400
 8004574:	200007dc 	.word	0x200007dc
 8004578:	40012800 	.word	0x40012800
 800457c:	20000880 	.word	0x20000880
 8004580:	0003d090 	.word	0x0003d090
 8004584:	40013800 	.word	0x40013800
 8004588:	2000079c 	.word	0x2000079c
 800458c:	40004800 	.word	0x40004800
 8004590:	e000e100 	.word	0xe000e100
 8004594:	200008c0 	.word	0x200008c0
 8004598:	40013000 	.word	0x40013000
 800459c:	2000072c 	.word	0x2000072c
 80045a0:	40003800 	.word	0x40003800
 80045a4:	08007708 	.word	0x08007708
 80045a8:	0800774a 	.word	0x0800774a
 80045ac:	080070e9 	.word	0x080070e9
 80045b0:	080070f7 	.word	0x080070f7
 80045b4:	200002b2 	.word	0x200002b2
 80045b8:	0800710e 	.word	0x0800710e
 80045bc:	20000784 	.word	0x20000784
 80045c0:	0800711a 	.word	0x0800711a
 80045c4:	0800714c 	.word	0x0800714c
 80045c8:	200002b0 	.word	0x200002b0
 80045cc:	200006e0 	.word	0x200006e0
 80045d0:	08007160 	.word	0x08007160
 80045d4:	200002b1 	.word	0x200002b1
 80045d8:	08007181 	.word	0x08007181
 80045dc:	08007193 	.word	0x08007193
  print("PWM Update Init complete");
 80045e0:	4839      	ldr	r0, [pc, #228]	; (80046c8 <main+0x484>)
 80045e2:	f000 fd33 	bl	800504c <print>
  init_trigger();
 80045e6:	f001 fac1 	bl	8005b6c <init_trigger>
  print("Trigger Init complete");
 80045ea:	4838      	ldr	r0, [pc, #224]	; (80046cc <main+0x488>)
 80045ec:	f000 fd2e 	bl	800504c <print>
  if (DMX_MODE2 == get_mode())
 80045f0:	f7ff f964 	bl	80038bc <get_mode>
 80045f4:	2801      	cmp	r0, #1
 80045f6:	d14b      	bne.n	8004690 <main+0x44c>
	  print("FX Installation Start");
 80045f8:	4835      	ldr	r0, [pc, #212]	; (80046d0 <main+0x48c>)
     if (WS2812B_init(CH1,settings.strip1_length))
 80045fa:	4c36      	ldr	r4, [pc, #216]	; (80046d4 <main+0x490>)
	  print("FX Installation Start");
 80045fc:	f000 fd26 	bl	800504c <print>
	  install_fx();
 8004600:	f7ff fb28 	bl	8003c54 <install_fx>
	  print("FX Installation Finished");
 8004604:	4834      	ldr	r0, [pc, #208]	; (80046d8 <main+0x494>)
 8004606:	f000 fd21 	bl	800504c <print>
     if (WS2812B_init(CH1,settings.strip1_length))
 800460a:	8ce1      	ldrh	r1, [r4, #38]	; 0x26
 800460c:	2000      	movs	r0, #0
 800460e:	f001 fe45 	bl	800629c <WS2812B_init>
 8004612:	2800      	cmp	r0, #0
 8004614:	d038      	beq.n	8004688 <main+0x444>
	   print("WS2812B CH1 Init complete");
 8004616:	4831      	ldr	r0, [pc, #196]	; (80046dc <main+0x498>)
 8004618:	f000 fd18 	bl	800504c <print>
	   WS2812B_clear(CH1);
 800461c:	2000      	movs	r0, #0
 800461e:	f001 fe21 	bl	8006264 <WS2812B_clear>
	   print("DMX Mode 2 Active");
 8004622:	482f      	ldr	r0, [pc, #188]	; (80046e0 <main+0x49c>)
	   print("WS2812B CH1 Init FAILED");
 8004624:	f000 fd12 	bl	800504c <print>
     if (WS2812B_init(CH2,settings.strip1_length))
 8004628:	8ce1      	ldrh	r1, [r4, #38]	; 0x26
 800462a:	2001      	movs	r0, #1
 800462c:	f001 fe36 	bl	800629c <WS2812B_init>
 8004630:	b360      	cbz	r0, 800468c <main+0x448>
	   print("WS2812B CH2 Init complete");
 8004632:	482c      	ldr	r0, [pc, #176]	; (80046e4 <main+0x4a0>)
 8004634:	f000 fd0a 	bl	800504c <print>
	   WS2812B_clear(CH2);
 8004638:	2001      	movs	r0, #1
 800463a:	f001 fe13 	bl	8006264 <WS2812B_clear>
	   print("DMX Mode 2 Active");
 800463e:	4828      	ldr	r0, [pc, #160]	; (80046e0 <main+0x49c>)
	  print("DMX Mode 1 Active");
 8004640:	f000 fd04 	bl	800504c <print>
  print("Shell Active");
 8004644:	4828      	ldr	r0, [pc, #160]	; (80046e8 <main+0x4a4>)
 8004646:	f000 fd01 	bl	800504c <print>
  print_no_newline("DBG>");
 800464a:	4828      	ldr	r0, [pc, #160]	; (80046ec <main+0x4a8>)
 800464c:	f000 fd1e 	bl	800508c <print_no_newline>
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8004650:	2201      	movs	r2, #1
 8004652:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004656:	4826      	ldr	r0, [pc, #152]	; (80046f0 <main+0x4ac>)
 8004658:	f7fc fe4e 	bl	80012f8 <HAL_GPIO_WritePin>
	if (testmode)
 800465c:	4c25      	ldr	r4, [pc, #148]	; (80046f4 <main+0x4b0>)
	if (UART_mode_SERIAL == (uint8_t)UART_MODE_SHELL)
 800465e:	782b      	ldrb	r3, [r5, #0]
 8004660:	b9c3      	cbnz	r3, 8004694 <main+0x450>
		shell_process();
 8004662:	f000 fd2d 	bl	80050c0 <shell_process>
	if (testmode)
 8004666:	7823      	ldrb	r3, [r4, #0]
 8004668:	b1bb      	cbz	r3, 800469a <main+0x456>
		testmode = process_testmode();
 800466a:	f001 f9e5 	bl	8005a38 <process_testmode>
 800466e:	7020      	strb	r0, [r4, #0]
		if (testmode == 0)
 8004670:	2800      	cmp	r0, #0
 8004672:	d1f4      	bne.n	800465e <main+0x41a>
			update_pwm_lights(1);
 8004674:	2001      	movs	r0, #1
		update_pwm_lights(0);
 8004676:	f7ff fc1f 	bl	8003eb8 <update_pwm_lights>
 800467a:	e7f0      	b.n	800465e <main+0x41a>
	 print("Ring Buffer Init Complete");
 800467c:	481e      	ldr	r0, [pc, #120]	; (80046f8 <main+0x4b4>)
 800467e:	e743      	b.n	8004508 <main+0x2c4>
	  save_settings();
 8004680:	f000 faec 	bl	8004c5c <save_settings>
	  print("Defaults restored");
 8004684:	481d      	ldr	r0, [pc, #116]	; (80046fc <main+0x4b8>)
 8004686:	e759      	b.n	800453c <main+0x2f8>
	   print("WS2812B CH1 Init FAILED");
 8004688:	481d      	ldr	r0, [pc, #116]	; (8004700 <main+0x4bc>)
 800468a:	e7cb      	b.n	8004624 <main+0x3e0>
	   print("WS2812B CH2 Init FAILED");
 800468c:	481d      	ldr	r0, [pc, #116]	; (8004704 <main+0x4c0>)
 800468e:	e7d7      	b.n	8004640 <main+0x3fc>
	  print("DMX Mode 1 Active");
 8004690:	481d      	ldr	r0, [pc, #116]	; (8004708 <main+0x4c4>)
 8004692:	e7d5      	b.n	8004640 <main+0x3fc>
		dmx_serial_process();
 8004694:	f000 f99e 	bl	80049d4 <dmx_serial_process>
 8004698:	e7e5      	b.n	8004666 <main+0x422>
		if (1 == check_button())
 800469a:	f7ff fbd7 	bl	8003e4c <check_button>
 800469e:	2801      	cmp	r0, #1
			testmode = 1;
 80046a0:	bf08      	it	eq
 80046a2:	7020      	strbeq	r0, [r4, #0]
		process_trigger();
 80046a4:	f001 fa82 	bl	8005bac <process_trigger>
		if (DMX_MODE2 == get_mode())
 80046a8:	f7ff f908 	bl	80038bc <get_mode>
 80046ac:	2801      	cmp	r0, #1
 80046ae:	4606      	mov	r6, r0
 80046b0:	d107      	bne.n	80046c2 <main+0x47e>
			run_fx();
 80046b2:	f7ff fb37 	bl	8003d24 <run_fx>
			WS2812B_show(CH1);
 80046b6:	2000      	movs	r0, #0
 80046b8:	f001 fd74 	bl	80061a4 <WS2812B_show>
			WS2812B_show(CH2);
 80046bc:	4630      	mov	r0, r6
 80046be:	f001 fd71 	bl	80061a4 <WS2812B_show>
		update_pwm_lights(0);
 80046c2:	2000      	movs	r0, #0
 80046c4:	e7d7      	b.n	8004676 <main+0x432>
 80046c6:	bf00      	nop
 80046c8:	080071a8 	.word	0x080071a8
 80046cc:	080071c1 	.word	0x080071c1
 80046d0:	080071d7 	.word	0x080071d7
 80046d4:	200006e0 	.word	0x200006e0
 80046d8:	080071ed 	.word	0x080071ed
 80046dc:	08007206 	.word	0x08007206
 80046e0:	08007220 	.word	0x08007220
 80046e4:	0800724a 	.word	0x0800724a
 80046e8:	0800728e 	.word	0x0800728e
 80046ec:	0800729b 	.word	0x0800729b
 80046f0:	40011000 	.word	0x40011000
 80046f4:	200002b3 	.word	0x200002b3
 80046f8:	08007132 	.word	0x08007132
 80046fc:	0800716f 	.word	0x0800716f
 8004700:	08007232 	.word	0x08007232
 8004704:	08007264 	.word	0x08007264
 8004708:	0800727c 	.word	0x0800727c

0800470c <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800470c:	4770      	bx	lr
	...

08004710 <PWM_Timer_Init>:

	  TIM_MasterConfigTypeDef sMasterConfig;
	  TIM_OC_InitTypeDef sConfigOC;
	  TIM_ClockConfigTypeDef sClockSourceConfig;

	  memset(&sConfigOC, 0, sizeof(sConfigOC));
 8004710:	221c      	movs	r2, #28
{
 8004712:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004716:	b08e      	sub	sp, #56	; 0x38
 8004718:	4606      	mov	r6, r0
	  memset(&sConfigOC, 0, sizeof(sConfigOC));
 800471a:	2100      	movs	r1, #0
 800471c:	eb0d 0002 	add.w	r0, sp, r2
 8004720:	f001 fea1 	bl	8006466 <memset>
	  memset(&sMasterConfig, 0, sizeof(sMasterConfig));
 8004724:	2100      	movs	r1, #0
	  memset(&sClockSourceConfig, 0, sizeof(sClockSourceConfig));
 8004726:	2210      	movs	r2, #16
 8004728:	a803      	add	r0, sp, #12
	  memset(&sMasterConfig, 0, sizeof(sMasterConfig));
 800472a:	e9cd 1101 	strd	r1, r1, [sp, #4]
	  memset(&sClockSourceConfig, 0, sizeof(sClockSourceConfig));
 800472e:	f001 fe9a 	bl	8006466 <memset>

	  switch(ID)
 8004732:	2e01      	cmp	r6, #1
 8004734:	4c38      	ldr	r4, [pc, #224]	; (8004818 <PWM_Timer_Init+0x108>)
 8004736:	d067      	beq.n	8004808 <PWM_Timer_Init+0xf8>
 8004738:	d362      	bcc.n	8004800 <PWM_Timer_Init+0xf0>
 800473a:	2e02      	cmp	r6, #2
 800473c:	d067      	beq.n	800480e <PWM_Timer_Init+0xfe>
	  	  case PWM_CH3:
	  		timerinfo[ID].Instance = TIM1;
		  break;
	  }

	  timerinfo[(uint8_t)ID].Init.Prescaler = 0;
 800473e:	2300      	movs	r3, #0
	  timerinfo[(uint8_t)ID].Init.CounterMode = TIM_COUNTERMODE_UP;
	  timerinfo[(uint8_t)ID].Init.Period = 1066; //TBD....
 8004740:	f240 422a 	movw	r2, #1066	; 0x42a
	  timerinfo[(uint8_t)ID].Init.Prescaler = 0;
 8004744:	eb04 1486 	add.w	r4, r4, r6, lsl #6
	  timerinfo[(uint8_t)ID].Init.CounterMode = TIM_COUNTERMODE_UP;
 8004748:	e9c4 3301 	strd	r3, r3, [r4, #4]
	  timerinfo[(uint8_t)ID].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800474c:	e9c4 2303 	strd	r2, r3, [r4, #12]
	  timerinfo[(uint8_t)ID].Init.RepetitionCounter = 0;
 8004750:	6163      	str	r3, [r4, #20]
	  if (HAL_TIM_Base_Init(&timerinfo[(uint8_t)ID]) != HAL_OK)/* to use the Timer to generate a simple time base for TIM1 */
 8004752:	4620      	mov	r0, r4
 8004754:	f7fd fe6e 	bl	8002434 <HAL_TIM_Base_Init>
 8004758:	b110      	cbz	r0, 8004760 <PWM_Timer_Init+0x50>
	  {
		  print("Timer Init Error 1");
 800475a:	4830      	ldr	r0, [pc, #192]	; (800481c <PWM_Timer_Init+0x10c>)
 800475c:	f000 fc76 	bl	800504c <print>
	  }

	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;//the default clock is the internal clock from the APBx, using this function
 8004760:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	  if (HAL_TIM_ConfigClockSource(&timerinfo[(uint8_t)ID], &sClockSourceConfig) != HAL_OK)//Initializes the TIM PWM Time Base according to the specified
 8004764:	a903      	add	r1, sp, #12
 8004766:	4620      	mov	r0, r4
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;//the default clock is the internal clock from the APBx, using this function
 8004768:	9303      	str	r3, [sp, #12]
	  if (HAL_TIM_ConfigClockSource(&timerinfo[(uint8_t)ID], &sClockSourceConfig) != HAL_OK)//Initializes the TIM PWM Time Base according to the specified
 800476a:	f7fd ff2f 	bl	80025cc <HAL_TIM_ConfigClockSource>
 800476e:	b110      	cbz	r0, 8004776 <PWM_Timer_Init+0x66>
	 //parameters in the TIM_HandleTypeDef and create the associated handle.
	   {
		  print("Timer Init Error 2");
 8004770:	482b      	ldr	r0, [pc, #172]	; (8004820 <PWM_Timer_Init+0x110>)
 8004772:	f000 fc6b 	bl	800504c <print>
	   }


	  if (HAL_TIM_PWM_Init(&timerinfo[(uint8_t)ID]) != HAL_OK)
 8004776:	4620      	mov	r0, r4
 8004778:	f7fd fe76 	bl	8002468 <HAL_TIM_PWM_Init>
 800477c:	b110      	cbz	r0, 8004784 <PWM_Timer_Init+0x74>
	  {
		  print("Timer Init Error 3");
 800477e:	4829      	ldr	r0, [pc, #164]	; (8004824 <PWM_Timer_Init+0x114>)
 8004780:	f000 fc64 	bl	800504c <print>
	  }


	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
	  sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
	  sConfigOC.Pulse = MAX_PWM/2; /* 50% duty cycle is 538, set to 0 initially*///
 8004784:	f240 231a 	movw	r3, #538	; 0x21a
 8004788:	2260      	movs	r2, #96	; 0x60
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800478a:	2500      	movs	r5, #0
	  sConfigOC.Pulse = MAX_PWM/2; /* 50% duty cycle is 538, set to 0 initially*///
 800478c:	e9cd 2307 	strd	r2, r3, [sp, #28]
	  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
	  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8004790:	2304      	movs	r3, #4
	  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004792:	e9cd 350b 	strd	r3, r5, [sp, #44]	; 0x2c
 8004796:	4b24      	ldr	r3, [pc, #144]	; (8004828 <PWM_Timer_Init+0x118>)
	  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004798:	e9cd 5509 	strd	r5, r5, [sp, #36]	; 0x24
 800479c:	eb03 1706 	add.w	r7, r3, r6, lsl #4
	  {
		  if (channelinfo[(uint8_t) ID][ii] != 255)
		  {
			  if (HAL_OK != HAL_TIM_PWM_ConfigChannel(&timerinfo[(uint8_t)ID], &sConfigOC, channelinfo[(int8_t)ID][ii]))
			  {
				  print("Timer Init Error 4");
 80047a0:	f8df 8090 	ldr.w	r8, [pc, #144]	; 8004834 <PWM_Timer_Init+0x124>
 80047a4:	b276      	sxtb	r6, r6
	  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80047a6:	950d      	str	r5, [sp, #52]	; 0x34
 80047a8:	eb03 1606 	add.w	r6, r3, r6, lsl #4
		  if (channelinfo[(uint8_t) ID][ii] != 255)
 80047ac:	f857 3025 	ldr.w	r3, [r7, r5, lsl #2]
 80047b0:	2bff      	cmp	r3, #255	; 0xff
 80047b2:	d009      	beq.n	80047c8 <PWM_Timer_Init+0xb8>
			  if (HAL_OK != HAL_TIM_PWM_ConfigChannel(&timerinfo[(uint8_t)ID], &sConfigOC, channelinfo[(int8_t)ID][ii]))
 80047b4:	f856 2025 	ldr.w	r2, [r6, r5, lsl #2]
 80047b8:	a907      	add	r1, sp, #28
 80047ba:	4620      	mov	r0, r4
 80047bc:	f7fd fe9a 	bl	80024f4 <HAL_TIM_PWM_ConfigChannel>
 80047c0:	b110      	cbz	r0, 80047c8 <PWM_Timer_Init+0xb8>
				  print("Timer Init Error 4");
 80047c2:	4640      	mov	r0, r8
 80047c4:	f000 fc42 	bl	800504c <print>
	  for (int ii=0;ii<4;ii++)
 80047c8:	3501      	adds	r5, #1
 80047ca:	2d04      	cmp	r5, #4
 80047cc:	d1ee      	bne.n	80047ac <PWM_Timer_Init+0x9c>

		  }
	  }

	 // HAL_TIM_MspPostInit(&timerinfo[(uint8_t)ID]);//output pin assignment
	  HAL_TIM_Base_Start(&timerinfo[(uint8_t)ID]); //Starts the TIM Base generation
 80047ce:	4620      	mov	r0, r4
 80047d0:	f7fd fde5 	bl	800239e <HAL_TIM_Base_Start>

	  for (int ii=0;ii<4;ii++)
 80047d4:	2500      	movs	r5, #0
	  {
		  if (channelinfo[(uint8_t) ID][ii] != 255)
		  {
			  if (HAL_OK != HAL_TIM_PWM_Start(&timerinfo[(uint8_t)ID], channelinfo[(int8_t)ID][ii]))
			  {
				  print("Timer Init Error 5");
 80047d6:	f8df 8060 	ldr.w	r8, [pc, #96]	; 8004838 <PWM_Timer_Init+0x128>
		  if (channelinfo[(uint8_t) ID][ii] != 255)
 80047da:	f857 3025 	ldr.w	r3, [r7, r5, lsl #2]
 80047de:	2bff      	cmp	r3, #255	; 0xff
 80047e0:	d008      	beq.n	80047f4 <PWM_Timer_Init+0xe4>
			  if (HAL_OK != HAL_TIM_PWM_Start(&timerinfo[(uint8_t)ID], channelinfo[(int8_t)ID][ii]))
 80047e2:	f856 1025 	ldr.w	r1, [r6, r5, lsl #2]
 80047e6:	4620      	mov	r0, r4
 80047e8:	f7fd ffae 	bl	8002748 <HAL_TIM_PWM_Start>
 80047ec:	b110      	cbz	r0, 80047f4 <PWM_Timer_Init+0xe4>
				  print("Timer Init Error 5");
 80047ee:	4640      	mov	r0, r8
 80047f0:	f000 fc2c 	bl	800504c <print>
	  for (int ii=0;ii<4;ii++)
 80047f4:	3501      	adds	r5, #1
 80047f6:	2d04      	cmp	r5, #4
 80047f8:	d1ef      	bne.n	80047da <PWM_Timer_Init+0xca>
			  }

		  }
	  }
}
 80047fa:	b00e      	add	sp, #56	; 0x38
 80047fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	  		timerinfo[ID].Instance = TIM2;
 8004800:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004804:	6023      	str	r3, [r4, #0]
		  break;
 8004806:	e79a      	b.n	800473e <PWM_Timer_Init+0x2e>
	  		timerinfo[ID].Instance = TIM3;
 8004808:	4b08      	ldr	r3, [pc, #32]	; (800482c <PWM_Timer_Init+0x11c>)
 800480a:	6423      	str	r3, [r4, #64]	; 0x40
		  break;
 800480c:	e797      	b.n	800473e <PWM_Timer_Init+0x2e>
	  		timerinfo[ID].Instance = TIM1;
 800480e:	4b08      	ldr	r3, [pc, #32]	; (8004830 <PWM_Timer_Init+0x120>)
 8004810:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
		  break;
 8004814:	e793      	b.n	800473e <PWM_Timer_Init+0x2e>
 8004816:	bf00      	nop
 8004818:	200009a0 	.word	0x200009a0
 800481c:	080072a0 	.word	0x080072a0
 8004820:	080072b3 	.word	0x080072b3
 8004824:	080072c6 	.word	0x080072c6
 8004828:	08007300 	.word	0x08007300
 800482c:	40000400 	.word	0x40000400
 8004830:	40012c00 	.word	0x40012c00
 8004834:	080072d9 	.word	0x080072d9
 8004838:	080072ec 	.word	0x080072ec

0800483c <init_timers>:
{
 800483c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	__HAL_RCC_TIM1_CLK_ENABLE();
 800483e:	4b14      	ldr	r3, [pc, #80]	; (8004890 <init_timers+0x54>)
	PWM_Timer_Init(PWM_CH1);
 8004840:	2000      	movs	r0, #0
	__HAL_RCC_TIM1_CLK_ENABLE();
 8004842:	699a      	ldr	r2, [r3, #24]
 8004844:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004848:	619a      	str	r2, [r3, #24]
 800484a:	699a      	ldr	r2, [r3, #24]
 800484c:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004850:	9201      	str	r2, [sp, #4]
 8004852:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_TIM2_CLK_ENABLE();
 8004854:	69da      	ldr	r2, [r3, #28]
 8004856:	f042 0201 	orr.w	r2, r2, #1
 800485a:	61da      	str	r2, [r3, #28]
 800485c:	69da      	ldr	r2, [r3, #28]
 800485e:	f002 0201 	and.w	r2, r2, #1
 8004862:	9202      	str	r2, [sp, #8]
 8004864:	9a02      	ldr	r2, [sp, #8]
	__HAL_RCC_TIM3_CLK_ENABLE();
 8004866:	69da      	ldr	r2, [r3, #28]
 8004868:	f042 0202 	orr.w	r2, r2, #2
 800486c:	61da      	str	r2, [r3, #28]
 800486e:	69db      	ldr	r3, [r3, #28]
 8004870:	f003 0302 	and.w	r3, r3, #2
 8004874:	9303      	str	r3, [sp, #12]
 8004876:	9b03      	ldr	r3, [sp, #12]
	PWM_Timer_Init(PWM_CH1);
 8004878:	f7ff ff4a 	bl	8004710 <PWM_Timer_Init>
	PWM_Timer_Init(PWM_CH2);
 800487c:	2001      	movs	r0, #1
 800487e:	f7ff ff47 	bl	8004710 <PWM_Timer_Init>
	PWM_Timer_Init(PWM_CH3);
 8004882:	2002      	movs	r0, #2
}
 8004884:	b005      	add	sp, #20
 8004886:	f85d eb04 	ldr.w	lr, [sp], #4
	PWM_Timer_Init(PWM_CH3);
 800488a:	f7ff bf41 	b.w	8004710 <PWM_Timer_Init>
 800488e:	bf00      	nop
 8004890:	40021000 	.word	0x40021000

08004894 <configPWM>:


//Setup PWM
void configPWM(pwmtimerid_t ID,pwmchid_t channel, uint16_t duty)
{
	  if (channelinfo[(uint8_t) ID][channel] != 255)
 8004894:	4b0b      	ldr	r3, [pc, #44]	; (80048c4 <configPWM+0x30>)
 8004896:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 800489a:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 800489e:	29ff      	cmp	r1, #255	; 0xff
 80048a0:	d00e      	beq.n	80048c0 <configPWM+0x2c>
 80048a2:	4b09      	ldr	r3, [pc, #36]	; (80048c8 <configPWM+0x34>)
 80048a4:	0180      	lsls	r0, r0, #6
 80048a6:	581b      	ldr	r3, [r3, r0]
	  {
	  __HAL_TIM_SET_COMPARE(&timerinfo[ID],  channelinfo[(uint8_t)ID][(uint8_t)channel], duty);
 80048a8:	b909      	cbnz	r1, 80048ae <configPWM+0x1a>
 80048aa:	635a      	str	r2, [r3, #52]	; 0x34
 80048ac:	4770      	bx	lr
 80048ae:	2904      	cmp	r1, #4
 80048b0:	d101      	bne.n	80048b6 <configPWM+0x22>
 80048b2:	639a      	str	r2, [r3, #56]	; 0x38
 80048b4:	4770      	bx	lr
 80048b6:	2908      	cmp	r1, #8
 80048b8:	d101      	bne.n	80048be <configPWM+0x2a>
 80048ba:	63da      	str	r2, [r3, #60]	; 0x3c
 80048bc:	4770      	bx	lr
 80048be:	641a      	str	r2, [r3, #64]	; 0x40
	  }
}
 80048c0:	4770      	bx	lr
 80048c2:	bf00      	nop
 80048c4:	08007300 	.word	0x08007300
 80048c8:	200009a0 	.word	0x200009a0

080048cc <ring_buffer_init>:
 * @param *rbd - pointer to the ring buffer descriptor
 * @param size - ring buffer size in number of bytes
 * @return RB_ERROR, RB_OK
 */
rb_status_t ring_buffer_init(rb_att_t *rbd, uint32_t size)
{
 80048cc:	b538      	push	{r3, r4, r5, lr}
 80048ce:	460d      	mov	r5, r1
  rbd->status = RB_ERROR;
 80048d0:	2101      	movs	r1, #1
{
 80048d2:	4604      	mov	r4, r0
  rbd->status = RB_ERROR;
 80048d4:	7501      	strb	r1, [r0, #20]

  if(rbd != NULL) // rbd must not be pointer to nowhere
  {
    rbd->buff = calloc(size, sizeof(uint8_t)); // allocate memory of "size" bytes, set all values to 0.
 80048d6:	4628      	mov	r0, r5
 80048d8:	f001 fd78 	bl	80063cc <calloc>
 80048dc:	6020      	str	r0, [r4, #0]
    //rbd->buff = malloc(size * sizeof(uint8_t)); // Use this instead of calloc() if you don't wish to set all values to 0 by default.

    if(rbd->buff != NULL)  // buff must not be pointer to nowhere
 80048de:	6823      	ldr	r3, [r4, #0]
 80048e0:	b12b      	cbz	r3, 80048ee <ring_buffer_init+0x22>
    {
      rbd->n_elem = size;

      // Initialize the ring buffer internal variables
      rbd->head = 0;
 80048e2:	2300      	movs	r3, #0
      rbd->n_elem = size;
 80048e4:	6065      	str	r5, [r4, #4]
      rbd->head = 0;
 80048e6:	60a3      	str	r3, [r4, #8]
      rbd->tail = 0;
 80048e8:	60e3      	str	r3, [r4, #12]
      rbd->count = 0;
 80048ea:	6123      	str	r3, [r4, #16]
      rbd->status = RB_OK;
 80048ec:	7523      	strb	r3, [r4, #20]
    }
  }

  return rbd->status;
 80048ee:	7d20      	ldrb	r0, [r4, #20]
}
 80048f0:	bd38      	pop	{r3, r4, r5, pc}

080048f2 <ring_buffer_get>:
 * @param data - pointer to store the data
 * @param num - number of elements to read
 * @return RB_NOT_ENOUGH_DATA, RB_OK, RB_ERROR
 */
rb_status_t ring_buffer_get(rb_att_t *rbd, uint8_t *data, uint32_t num)
{
 80048f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048f4:	460b      	mov	r3, r1
 80048f6:	4615      	mov	r5, r2
  rb_status_t status = RB_ERROR;
  uint32_t num_to_end = 0;

  if(rbd != NULL)  // rbd must not be a pointer to nowhere
 80048f8:	4604      	mov	r4, r0
 80048fa:	b350      	cbz	r0, 8004952 <ring_buffer_get+0x60>
{
  uint32_t size = 0;

  if(rbd != NULL)  // rbd must not be a pointer to nowhere
  {
	  size = rbd->count;
 80048fc:	6902      	ldr	r2, [r0, #16]
	  if(ring_buffer_size(rbd) >= num) //buffer is not empty and there is at least num of data stored
 80048fe:	4295      	cmp	r5, r2
 8004900:	d829      	bhi.n	8004956 <ring_buffer_get+0x64>
		  if(rbd->tail >= rbd->n_elem) // reset ring buffer tail
 8004902:	68c1      	ldr	r1, [r0, #12]
 8004904:	6842      	ldr	r2, [r0, #4]
 8004906:	4291      	cmp	r1, r2
			  rbd->tail = 0;
 8004908:	bf24      	itt	cs
 800490a:	2200      	movcs	r2, #0
 800490c:	60c2      	strcs	r2, [r0, #12]
      num_to_end = rbd->n_elem - rbd->tail;
 800490e:	6846      	ldr	r6, [r0, #4]
 8004910:	68c2      	ldr	r2, [r0, #12]
        memcpy(data, &(rbd->buff[rbd->tail]), num_to_end); //read from buffer partial data
 8004912:	6800      	ldr	r0, [r0, #0]
      num_to_end = rbd->n_elem - rbd->tail;
 8004914:	1ab6      	subs	r6, r6, r2
      if(num >= num_to_end) // is there enough ("num") of data to read before reaching buffer last element
 8004916:	42b5      	cmp	r5, r6
        memcpy(data, &(rbd->buff[rbd->tail]), num_to_end); //read from buffer partial data
 8004918:	68e1      	ldr	r1, [r4, #12]
      if(num >= num_to_end) // is there enough ("num") of data to read before reaching buffer last element
 800491a:	d311      	bcc.n	8004940 <ring_buffer_get+0x4e>
        memcpy(data, &(rbd->buff[rbd->tail]), num_to_end); //read from buffer partial data
 800491c:	4401      	add	r1, r0
 800491e:	4632      	mov	r2, r6
 8004920:	4618      	mov	r0, r3
 8004922:	f001 fd95 	bl	8006450 <memcpy>
        memcpy(data + num_to_end, rbd->buff, (num - num_to_end)); //read from buffer remaining partial data
 8004926:	1baf      	subs	r7, r5, r6
 8004928:	6821      	ldr	r1, [r4, #0]
 800492a:	463a      	mov	r2, r7
 800492c:	4430      	add	r0, r6
 800492e:	f001 fd8f 	bl	8006450 <memcpy>
        rbd->tail = num - num_to_end;  // tail increment
 8004932:	60e7      	str	r7, [r4, #12]
      status = RB_OK;
 8004934:	2000      	movs	r0, #0
        rbd->count = rbd->count - num; // decrement counter for num of data
 8004936:	6923      	ldr	r3, [r4, #16]
 8004938:	1b5d      	subs	r5, r3, r5
 800493a:	6125      	str	r5, [r4, #16]
  rbd->status = status;
 800493c:	7520      	strb	r0, [r4, #20]
}
 800493e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        memcpy(data, &(rbd->buff[rbd->tail]), num); //read from buffer
 8004940:	4401      	add	r1, r0
 8004942:	462a      	mov	r2, r5
 8004944:	4618      	mov	r0, r3
 8004946:	f001 fd83 	bl	8006450 <memcpy>
        rbd->tail = rbd->tail + num;  // increment tail
 800494a:	68e3      	ldr	r3, [r4, #12]
 800494c:	442b      	add	r3, r5
 800494e:	60e3      	str	r3, [r4, #12]
 8004950:	e7f0      	b.n	8004934 <ring_buffer_get+0x42>
  rb_status_t status = RB_ERROR;
 8004952:	2001      	movs	r0, #1
 8004954:	e7f2      	b.n	800493c <ring_buffer_get+0x4a>
      status = RB_NOT_ENOUGH_DATA;
 8004956:	2005      	movs	r0, #5
 8004958:	e7f0      	b.n	800493c <ring_buffer_get+0x4a>

0800495a <ring_buffer_free_elements>:
  if(rbd != NULL)  // rbd must not be a pointer to nowhere
 800495a:	b110      	cbz	r0, 8004962 <ring_buffer_free_elements+0x8>
   ret_val = rbd->n_elem - rbd->count;
 800495c:	6843      	ldr	r3, [r0, #4]
 800495e:	6900      	ldr	r0, [r0, #16]
 8004960:	1a18      	subs	r0, r3, r0
}
 8004962:	4770      	bx	lr

08004964 <ring_buffer_put>:
{
 8004964:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004968:	460f      	mov	r7, r1
 800496a:	4615      	mov	r5, r2
  if(rbd != NULL)  // rbd must not be a pointer to nowhere
 800496c:	4604      	mov	r4, r0
 800496e:	b360      	cbz	r0, 80049ca <ring_buffer_put+0x66>
    if(ring_buffer_free_elements(rbd) >= num)  // is there enough space in buffer for num of data
 8004970:	f7ff fff3 	bl	800495a <ring_buffer_free_elements>
 8004974:	4290      	cmp	r0, r2
 8004976:	d32a      	bcc.n	80049ce <ring_buffer_put+0x6a>
    	if(rbd->head >= rbd->n_elem) // reset ring buffer head
 8004978:	68a2      	ldr	r2, [r4, #8]
 800497a:	6863      	ldr	r3, [r4, #4]
 800497c:	429a      	cmp	r2, r3
          rbd->head = 0;
 800497e:	bf24      	itt	cs
 8004980:	2300      	movcs	r3, #0
 8004982:	60a3      	strcs	r3, [r4, #8]
      num_to_end = rbd->n_elem - rbd->head; // that many data can be written into buffer, before reaching buffer last element
 8004984:	6866      	ldr	r6, [r4, #4]
 8004986:	68a3      	ldr	r3, [r4, #8]
    	memcpy(&(rbd->buff[rbd->head]), data, num_to_end); //write to buffer partial data
 8004988:	6820      	ldr	r0, [r4, #0]
      num_to_end = rbd->n_elem - rbd->head; // that many data can be written into buffer, before reaching buffer last element
 800498a:	1af6      	subs	r6, r6, r3
      if(num_to_end < num) // if there is not enough space for "num" of data before reaching buffer last element
 800498c:	42b5      	cmp	r5, r6
    	memcpy(&(rbd->buff[rbd->head]), data, num_to_end); //write to buffer partial data
 800498e:	68a3      	ldr	r3, [r4, #8]
      if(num_to_end < num) // if there is not enough space for "num" of data before reaching buffer last element
 8004990:	d913      	bls.n	80049ba <ring_buffer_put+0x56>
    	memcpy(&(rbd->buff[rbd->head]), data, num_to_end); //write to buffer partial data
 8004992:	4632      	mov	r2, r6
 8004994:	4418      	add	r0, r3
        memcpy(rbd->buff, (data + num_to_end), (num - num_to_end)); //write to buffer rest of the data, starting with buffer[0]
 8004996:	eba5 0806 	sub.w	r8, r5, r6
    	memcpy(&(rbd->buff[rbd->head]), data, num_to_end); //write to buffer partial data
 800499a:	f001 fd59 	bl	8006450 <memcpy>
        memcpy(rbd->buff, (data + num_to_end), (num - num_to_end)); //write to buffer rest of the data, starting with buffer[0]
 800499e:	6820      	ldr	r0, [r4, #0]
 80049a0:	4642      	mov	r2, r8
 80049a2:	19b9      	adds	r1, r7, r6
 80049a4:	f001 fd54 	bl	8006450 <memcpy>
        rbd->head = num - num_to_end;  //head
 80049a8:	f8c4 8008 	str.w	r8, [r4, #8]
      status = RB_OK;
 80049ac:	2000      	movs	r0, #0
        rbd->count = rbd->count + num; // increment counter for num of data
 80049ae:	6923      	ldr	r3, [r4, #16]
 80049b0:	441d      	add	r5, r3
 80049b2:	6125      	str	r5, [r4, #16]
  rbd->status = status;
 80049b4:	7520      	strb	r0, [r4, #20]
}
 80049b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    	memcpy(&(rbd->buff[rbd->head]), data, num); //write to buffer all num of data in one piece
 80049ba:	4418      	add	r0, r3
 80049bc:	462a      	mov	r2, r5
 80049be:	f001 fd47 	bl	8006450 <memcpy>
        rbd->head = rbd->head + num;  // increment head
 80049c2:	68a3      	ldr	r3, [r4, #8]
 80049c4:	442b      	add	r3, r5
 80049c6:	60a3      	str	r3, [r4, #8]
 80049c8:	e7f0      	b.n	80049ac <ring_buffer_put+0x48>
  rb_status_t status = RB_ERROR;
 80049ca:	2001      	movs	r0, #1
 80049cc:	e7f2      	b.n	80049b4 <ring_buffer_put+0x50>
    	status = RB_NOT_ENOUGH_SPACE;
 80049ce:	2004      	movs	r0, #4
 80049d0:	e7f0      	b.n	80049b4 <ring_buffer_put+0x50>
	...

080049d4 <dmx_serial_process>:
uint8_t escaped = 0;

#define ESC_CHAR 0x5C

void dmx_serial_process(void)
{
 80049d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	uint8_t data;
	uint32_t regsize =  get_reg_length();
 80049d8:	f7fe ff76 	bl	80038c8 <get_reg_length>
 80049dc:	4605      	mov	r5, r0

	while ((HAL_OK == HAL_UART_Receive(&huart3, &data, 1, 0)) && (reg_count<regsize) && (syncstart == 1))
 80049de:	4f33      	ldr	r7, [pc, #204]	; (8004aac <dmx_serial_process+0xd8>)
 80049e0:	4e33      	ldr	r6, [pc, #204]	; (8004ab0 <dmx_serial_process+0xdc>)
 80049e2:	2300      	movs	r3, #0
 80049e4:	2201      	movs	r2, #1
 80049e6:	f10d 0107 	add.w	r1, sp, #7
 80049ea:	4638      	mov	r0, r7
 80049ec:	f7fd ffd7 	bl	800299e <HAL_UART_Receive>
 80049f0:	4c30      	ldr	r4, [pc, #192]	; (8004ab4 <dmx_serial_process+0xe0>)
 80049f2:	b990      	cbnz	r0, 8004a1a <dmx_serial_process+0x46>
 80049f4:	8820      	ldrh	r0, [r4, #0]
 80049f6:	42a8      	cmp	r0, r5
 80049f8:	d20f      	bcs.n	8004a1a <dmx_serial_process+0x46>
 80049fa:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 8004ab8 <dmx_serial_process+0xe4>
 80049fe:	f898 3000 	ldrb.w	r3, [r8]
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	d109      	bne.n	8004a1a <dmx_serial_process+0x46>
	{
		if ((data == ESC_CHAR) && (escaped == 0))
 8004a06:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8004a0a:	f896 9000 	ldrb.w	r9, [r6]
 8004a0e:	295c      	cmp	r1, #92	; 0x5c
 8004a10:	d11a      	bne.n	8004a48 <dmx_serial_process+0x74>
 8004a12:	f1b9 0f00 	cmp.w	r9, #0
 8004a16:	d12b      	bne.n	8004a70 <dmx_serial_process+0x9c>
					reg_count++;
					break;
				default:			//Everything else we just ignore
					break;
			}
			escaped = 0;
 8004a18:	7033      	strb	r3, [r6, #0]
			return;
		}
	}

	//If we have exceeded the number of registers or haven't synced yet just pull a byte
	if ((reg_count>=regsize) || (syncstart == 0))
 8004a1a:	8823      	ldrh	r3, [r4, #0]
 8004a1c:	42ab      	cmp	r3, r5
 8004a1e:	d202      	bcs.n	8004a26 <dmx_serial_process+0x52>
 8004a20:	4b25      	ldr	r3, [pc, #148]	; (8004ab8 <dmx_serial_process+0xe4>)
 8004a22:	781b      	ldrb	r3, [r3, #0]
 8004a24:	bb0b      	cbnz	r3, 8004a6a <dmx_serial_process+0x96>
	{
		HAL_UART_Receive(&huart3, &data, 1, 0);
 8004a26:	2300      	movs	r3, #0
 8004a28:	2201      	movs	r2, #1
 8004a2a:	f10d 0107 	add.w	r1, sp, #7
 8004a2e:	481f      	ldr	r0, [pc, #124]	; (8004aac <dmx_serial_process+0xd8>)
 8004a30:	f7fd ffb5 	bl	800299e <HAL_UART_Receive>
		//If it happens to be the escape byte we go into escape mode
		if ((data == ESC_CHAR) && (escaped == 0))
 8004a34:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8004a38:	4b1d      	ldr	r3, [pc, #116]	; (8004ab0 <dmx_serial_process+0xdc>)
 8004a3a:	2a5c      	cmp	r2, #92	; 0x5c
 8004a3c:	d129      	bne.n	8004a92 <dmx_serial_process+0xbe>
 8004a3e:	7819      	ldrb	r1, [r3, #0]
 8004a40:	bb39      	cbnz	r1, 8004a92 <dmx_serial_process+0xbe>
		{
			escaped = 1;
 8004a42:	2201      	movs	r2, #1
					reg_count = 0;
					return;
				default:
					break;
			}
			escaped = 0;
 8004a44:	701a      	strb	r2, [r3, #0]
 8004a46:	e010      	b.n	8004a6a <dmx_serial_process+0x96>
		if (escaped)
 8004a48:	f1b9 0f00 	cmp.w	r9, #0
 8004a4c:	d016      	beq.n	8004a7c <dmx_serial_process+0xa8>
			switch (data)
 8004a4e:	296d      	cmp	r1, #109	; 0x6d
 8004a50:	d005      	beq.n	8004a5e <dmx_serial_process+0x8a>
 8004a52:	b911      	cbnz	r1, 8004a5a <dmx_serial_process+0x86>
					reg_count = 0;
 8004a54:	8021      	strh	r1, [r4, #0]
					syncstart = 1;
 8004a56:	f888 3000 	strb.w	r3, [r8]
			escaped = 0;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	e7dc      	b.n	8004a18 <dmx_serial_process+0x44>
					UART_mode_SERIAL = (int)UART_MODE_SHELL;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	4a16      	ldr	r2, [pc, #88]	; (8004abc <dmx_serial_process+0xe8>)
					reg_count = 0;
 8004a62:	8023      	strh	r3, [r4, #0]
					UART_mode_SERIAL = (int)UART_MODE_SHELL;
 8004a64:	6013      	str	r3, [r2, #0]
					syncstart = 0;
 8004a66:	4a14      	ldr	r2, [pc, #80]	; (8004ab8 <dmx_serial_process+0xe4>)
 8004a68:	7013      	strb	r3, [r2, #0]
		}
	}
}
 8004a6a:	b003      	add	sp, #12
 8004a6c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					set_reg(reg_count, ESC_CHAR);
 8004a70:	f7fe ff56 	bl	8003920 <set_reg>
					reg_count++;
 8004a74:	8823      	ldrh	r3, [r4, #0]
 8004a76:	3301      	adds	r3, #1
 8004a78:	8023      	strh	r3, [r4, #0]
					break;
 8004a7a:	e7ee      	b.n	8004a5a <dmx_serial_process+0x86>
		set_reg(reg_count, data);
 8004a7c:	f7fe ff50 	bl	8003920 <set_reg>
		reg_count++;
 8004a80:	8823      	ldrh	r3, [r4, #0]
 8004a82:	3301      	adds	r3, #1
 8004a84:	b29b      	uxth	r3, r3
		if (reg_count >=regsize)
 8004a86:	42ab      	cmp	r3, r5
		reg_count++;
 8004a88:	8023      	strh	r3, [r4, #0]
		if (reg_count >=regsize)
 8004a8a:	d3aa      	bcc.n	80049e2 <dmx_serial_process+0xe>
			syncstart = 0;
 8004a8c:	f888 9000 	strb.w	r9, [r8]
			return;
 8004a90:	e7eb      	b.n	8004a6a <dmx_serial_process+0x96>
		if (escaped)
 8004a92:	7819      	ldrb	r1, [r3, #0]
 8004a94:	2900      	cmp	r1, #0
 8004a96:	d0e8      	beq.n	8004a6a <dmx_serial_process+0x96>
			switch (data)
 8004a98:	b11a      	cbz	r2, 8004aa2 <dmx_serial_process+0xce>
 8004a9a:	2a6d      	cmp	r2, #109	; 0x6d
 8004a9c:	d0df      	beq.n	8004a5e <dmx_serial_process+0x8a>
			escaped = 0;
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	e7d0      	b.n	8004a44 <dmx_serial_process+0x70>
					syncstart = 1;
 8004aa2:	2101      	movs	r1, #1
					reg_count = 0;
 8004aa4:	8022      	strh	r2, [r4, #0]
					syncstart = 1;
 8004aa6:	4a04      	ldr	r2, [pc, #16]	; (8004ab8 <dmx_serial_process+0xe4>)
 8004aa8:	7011      	strb	r1, [r2, #0]
					break;
 8004aaa:	e7f8      	b.n	8004a9e <dmx_serial_process+0xca>
 8004aac:	2000079c 	.word	0x2000079c
 8004ab0:	200002b4 	.word	0x200002b4
 8004ab4:	200002b6 	.word	0x200002b6
 8004ab8:	200002b8 	.word	0x200002b8
 8004abc:	200002b0 	.word	0x200002b0

08004ac0 <tracer_puts>:
	HAL_UART_Transmit(&huart3, &ch, 1, 5000);
}

void tracer_puts(uint8_t *str,const uint16_t size)
{
	HAL_UART_Transmit(&huart3,str,size, 5000);
 8004ac0:	460a      	mov	r2, r1
 8004ac2:	f241 3388 	movw	r3, #5000	; 0x1388
 8004ac6:	4601      	mov	r1, r0
 8004ac8:	4801      	ldr	r0, [pc, #4]	; (8004ad0 <tracer_puts+0x10>)
 8004aca:	f7fd bf0f 	b.w	80028ec <HAL_UART_Transmit>
 8004ace:	bf00      	nop
 8004ad0:	2000079c 	.word	0x2000079c

08004ad4 <tracer_getchar>:
}

#ifdef USE_UART_IRQ
uint8_t tracer_getchar(void)
{
 8004ad4:	b507      	push	{r0, r1, r2, lr}
	uint8_t data;
	if (RB_OK == ring_buffer_get(&rx_buff, &data, 1))
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	f10d 0107 	add.w	r1, sp, #7
 8004adc:	4805      	ldr	r0, [pc, #20]	; (8004af4 <tracer_getchar+0x20>)
 8004ade:	f7ff ff08 	bl	80048f2 <ring_buffer_get>
 8004ae2:	b920      	cbnz	r0, 8004aee <tracer_getchar+0x1a>
		return data;
 8004ae4:	f89d 0007 	ldrb.w	r0, [sp, #7]
	else
		return 0;
}
 8004ae8:	b003      	add	sp, #12
 8004aea:	f85d fb04 	ldr.w	pc, [sp], #4
		return 0;
 8004aee:	2000      	movs	r0, #0
 8004af0:	e7fa      	b.n	8004ae8 <tracer_getchar+0x14>
 8004af2:	bf00      	nop
 8004af4:	20000784 	.word	0x20000784

08004af8 <init_settings>:
#define PAGE_SETTING_START 123
#define PAGE_SETTING_COUNT 4


void init_settings(void)
{
 8004af8:	b510      	push	{r4, lr}
	//Set everything to 0....
	memset(&settings,0,sizeof(settings_s));
 8004afa:	4c17      	ldr	r4, [pc, #92]	; (8004b58 <init_settings+0x60>)
 8004afc:	2238      	movs	r2, #56	; 0x38
 8004afe:	2100      	movs	r1, #0
 8004b00:	4620      	mov	r0, r4
 8004b02:	f001 fcb0 	bl	8006466 <memset>

	//Set deviations from 0...
	settings.max_brightness = 255;
 8004b06:	22ff      	movs	r2, #255	; 0xff
 8004b08:	f824 2c02 	strh.w	r2, [r4, #-2]
	settings.strip1_speed = 10;
 8004b0c:	f640 220a 	movw	r2, #2570	; 0xa0a
	settings.max_brightness = 255;
 8004b10:	1ea3      	subs	r3, r4, #2
	settings.strip1_speed = 10;
 8004b12:	831a      	strh	r2, [r3, #24]
	settings.strip1_size = 10;
 8004b14:	220a      	movs	r2, #10
 8004b16:	769a      	strb	r2, [r3, #26]
	settings.strip1_complexity = 10;
	settings.strip2_speed = 10;
 8004b18:	77da      	strb	r2, [r3, #31]
	settings.strip2_size = 10;
 8004b1a:	f883 2020 	strb.w	r2, [r3, #32]
	settings.strip2_complexity = 10;
 8004b1e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21


	settings.strip1_length = 100;
 8004b22:	2264      	movs	r2, #100	; 0x64
	settings.strip2_length = 100;

	settings.offset_red = -100;
 8004b24:	f64f 719c 	movw	r1, #65436	; 0xff9c
	settings.strip1_length = 100;
 8004b28:	84da      	strh	r2, [r3, #38]	; 0x26
	settings.strip2_length = 100;
 8004b2a:	851a      	strh	r2, [r3, #40]	; 0x28
	settings.gain_red = 100;    //Gain * 100
 8004b2c:	879a      	strh	r2, [r3, #60]	; 0x3c
	settings.gamma_red = 220;   //Gamma * 100
	settings.offset_green = -80;
	settings.gain_green =100;    //Gain * 100
 8004b2e:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
	settings.gamma_green = 220;   //Gamma * 100
	settings.offset_blue = -80;
	settings.gain_blue = 100;    //Gain * 100
 8004b32:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
	settings.gamma_blue = 220;   //Gamma * 100

	settings.fx_multiplier = 4;
 8004b36:	2204      	movs	r2, #4
	settings.offset_green = -80;
 8004b38:	f64f 70b0 	movw	r0, #65456	; 0xffb0
	settings.offset_red = -100;
 8004b3c:	8759      	strh	r1, [r3, #58]	; 0x3a
	settings.gamma_red = 220;   //Gamma * 100
 8004b3e:	21dc      	movs	r1, #220	; 0xdc
	settings.fx_multiplier = 4;
 8004b40:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	settings.gamma_red = 220;   //Gamma * 100
 8004b44:	87d9      	strh	r1, [r3, #62]	; 0x3e
	settings.offset_green = -80;
 8004b46:	f8a3 0040 	strh.w	r0, [r3, #64]	; 0x40
	settings.gamma_green = 220;   //Gamma * 100
 8004b4a:	f8a3 1044 	strh.w	r1, [r3, #68]	; 0x44
	settings.offset_blue = -80;
 8004b4e:	f8a3 0046 	strh.w	r0, [r3, #70]	; 0x46
	settings.gamma_blue = 220;   //Gamma * 100
 8004b52:	f8a3 104a 	strh.w	r1, [r3, #74]	; 0x4a
	settings.UART_Mode_UART = (uint8_t)UART_MODE_SHELL;
	settings.UART_Mode_USB = (uint8_t)UART_MODE_SHELL;
}
 8004b56:	bd10      	pop	{r4, pc}
 8004b58:	200006e2 	.word	0x200006e2

08004b5c <apply_settings>:

void apply_settings(void)
{
 8004b5c:	b510      	push	{r4, lr}
	//Apply settings to registers
	set_reg(MAX_BRIGHTNESS,settings.max_brightness);
 8004b5e:	4c3a      	ldr	r4, [pc, #232]	; (8004c48 <apply_settings+0xec>)
 8004b60:	2000      	movs	r0, #0
 8004b62:	7821      	ldrb	r1, [r4, #0]
 8004b64:	f7fe fedc 	bl	8003920 <set_reg>
	set_reg(CH1_RED,settings.pwm_ch1_r);
 8004b68:	78a1      	ldrb	r1, [r4, #2]
 8004b6a:	2001      	movs	r0, #1
 8004b6c:	f7fe fed8 	bl	8003920 <set_reg>
	set_reg(CH1_GREEN,settings.pwm_ch1_g);
 8004b70:	7921      	ldrb	r1, [r4, #4]
 8004b72:	2002      	movs	r0, #2
 8004b74:	f7fe fed4 	bl	8003920 <set_reg>
	set_reg(CH1_BLUE,settings.pwm_ch1_b);
 8004b78:	79a1      	ldrb	r1, [r4, #6]
 8004b7a:	2003      	movs	r0, #3
 8004b7c:	f7fe fed0 	bl	8003920 <set_reg>
	set_reg(CH2_RED,settings.pwm_ch2_r);
 8004b80:	7a21      	ldrb	r1, [r4, #8]
 8004b82:	2004      	movs	r0, #4
 8004b84:	f7fe fecc 	bl	8003920 <set_reg>
	set_reg(CH2_GREEN,settings.pwm_ch2_g);
 8004b88:	7aa1      	ldrb	r1, [r4, #10]
 8004b8a:	2005      	movs	r0, #5
 8004b8c:	f7fe fec8 	bl	8003920 <set_reg>
	set_reg(CH2_BLUE,settings.pwm_ch2_b);
 8004b90:	7b21      	ldrb	r1, [r4, #12]
 8004b92:	2006      	movs	r0, #6
 8004b94:	f7fe fec4 	bl	8003920 <set_reg>
	set_reg(CH3_RED,settings.pwm_ch3_r);
 8004b98:	7ba1      	ldrb	r1, [r4, #14]
 8004b9a:	2007      	movs	r0, #7
 8004b9c:	f7fe fec0 	bl	8003920 <set_reg>
	set_reg(CH3_GREEN,settings.pwm_ch3_g);
 8004ba0:	7c21      	ldrb	r1, [r4, #16]
 8004ba2:	2008      	movs	r0, #8
 8004ba4:	f7fe febc 	bl	8003920 <set_reg>
	set_reg(CH3_BLUE,settings.pwm_ch3_b);
 8004ba8:	7ca1      	ldrb	r1, [r4, #18]
 8004baa:	2009      	movs	r0, #9
 8004bac:	f7fe feb8 	bl	8003920 <set_reg>
	set_reg(CH3_WHITE,settings.pwm_ch3_w);
 8004bb0:	7d21      	ldrb	r1, [r4, #20]
 8004bb2:	200a      	movs	r0, #10
 8004bb4:	f7fe feb4 	bl	8003920 <set_reg>

	//Deal with LED Strip Registers
	if (DMX_MODE2 == get_mode())
 8004bb8:	f7fe fe80 	bl	80038bc <get_mode>
 8004bbc:	2801      	cmp	r0, #1
 8004bbe:	d142      	bne.n	8004c46 <apply_settings+0xea>
	{
		set_reg(FX_SELECT,settings.fx_select);
 8004bc0:	7da1      	ldrb	r1, [r4, #22]
 8004bc2:	200b      	movs	r0, #11
 8004bc4:	f7fe feac 	bl	8003920 <set_reg>

		set_reg(STRIP1_PATTERN,settings.strip1_pattern);
 8004bc8:	7de1      	ldrb	r1, [r4, #23]
 8004bca:	200c      	movs	r0, #12
 8004bcc:	f7fe fea8 	bl	8003920 <set_reg>
		set_reg(STRIP1_SPEED,settings.strip1_speed);
 8004bd0:	7e21      	ldrb	r1, [r4, #24]
 8004bd2:	200d      	movs	r0, #13
 8004bd4:	f7fe fea4 	bl	8003920 <set_reg>
		set_reg(STRIP1_SIZE,settings.strip1_size);
 8004bd8:	7e61      	ldrb	r1, [r4, #25]
 8004bda:	200e      	movs	r0, #14
 8004bdc:	f7fe fea0 	bl	8003920 <set_reg>
		set_reg(STRIP1_COMPLEXITY,settings.strip1_complexity);
 8004be0:	7ea1      	ldrb	r1, [r4, #26]
 8004be2:	200f      	movs	r0, #15
 8004be4:	f7fe fe9c 	bl	8003920 <set_reg>
		set_reg(STRIP1_V1,settings.strip1_v1);
 8004be8:	7ee1      	ldrb	r1, [r4, #27]
 8004bea:	2010      	movs	r0, #16
 8004bec:	f7fe fe98 	bl	8003920 <set_reg>
		set_reg(STRIP1_V2,settings.strip1_v2);
 8004bf0:	7f21      	ldrb	r1, [r4, #28]
 8004bf2:	2011      	movs	r0, #17
 8004bf4:	f7fe fe94 	bl	8003920 <set_reg>
		set_reg(STRIP1_V3,settings.strip1_v3);
 8004bf8:	7f61      	ldrb	r1, [r4, #29]
 8004bfa:	2012      	movs	r0, #18
 8004bfc:	f7fe fe90 	bl	8003920 <set_reg>

		set_reg(STRIP2_PATTERN,settings.strip2_pattern);
 8004c00:	7fa1      	ldrb	r1, [r4, #30]
 8004c02:	2013      	movs	r0, #19
 8004c04:	f7fe fe8c 	bl	8003920 <set_reg>
		set_reg(STRIP2_SPEED,settings.strip2_speed);
 8004c08:	7fe1      	ldrb	r1, [r4, #31]
 8004c0a:	2014      	movs	r0, #20
 8004c0c:	f7fe fe88 	bl	8003920 <set_reg>
		set_reg(STRIP2_SIZE,settings.strip2_size);
 8004c10:	f894 1020 	ldrb.w	r1, [r4, #32]
 8004c14:	2015      	movs	r0, #21
 8004c16:	f7fe fe83 	bl	8003920 <set_reg>
		set_reg(STRIP2_COMPLEXITY,settings.strip2_complexity);
 8004c1a:	f894 1021 	ldrb.w	r1, [r4, #33]	; 0x21
 8004c1e:	2016      	movs	r0, #22
 8004c20:	f7fe fe7e 	bl	8003920 <set_reg>
		set_reg(STRIP2_V1,settings.strip2_v1);
 8004c24:	f894 1022 	ldrb.w	r1, [r4, #34]	; 0x22
 8004c28:	2017      	movs	r0, #23
 8004c2a:	f7fe fe79 	bl	8003920 <set_reg>
		set_reg(STRIP2_V2,settings.strip2_v2);
 8004c2e:	f894 1023 	ldrb.w	r1, [r4, #35]	; 0x23
 8004c32:	2018      	movs	r0, #24
 8004c34:	f7fe fe74 	bl	8003920 <set_reg>
		set_reg(STRIP2_V3,settings.strip2_v3);
 8004c38:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
 8004c3c:	2019      	movs	r0, #25
	}
}
 8004c3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		set_reg(STRIP2_V3,settings.strip2_v3);
 8004c42:	f7fe be6d 	b.w	8003920 <set_reg>
}
 8004c46:	bd10      	pop	{r4, pc}
 8004c48:	200006e0 	.word	0x200006e0

08004c4c <load_settings>:

void load_settings(void)
{
	EE_Reads(0,sizeof(settings_s),(uint32_t*)&settings);
 8004c4c:	4a02      	ldr	r2, [pc, #8]	; (8004c58 <load_settings+0xc>)
 8004c4e:	214c      	movs	r1, #76	; 0x4c
 8004c50:	2000      	movs	r0, #0
 8004c52:	f7fe bf8d 	b.w	8003b70 <EE_Reads>
 8004c56:	bf00      	nop
 8004c58:	200006e0 	.word	0x200006e0

08004c5c <save_settings>:
}

void save_settings(void)
{
	EE_Writes(0,256,(uint32_t*)&settings);
 8004c5c:	4a02      	ldr	r2, [pc, #8]	; (8004c68 <save_settings+0xc>)
 8004c5e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004c62:	2000      	movs	r0, #0
 8004c64:	f7fe bf98 	b.w	8003b98 <EE_Writes>
 8004c68:	200006e0 	.word	0x200006e0

08004c6c <print_settings>:
}

void print_settings(void)
{
 8004c6c:	b538      	push	{r3, r4, r5, lr}
	print("Defaults");
	print("-------");
 8004c6e:	4d89      	ldr	r5, [pc, #548]	; (8004e94 <print_settings+0x228>)
	print("MAX_BRIGHTN: %d",settings.max_brightness);
 8004c70:	4c89      	ldr	r4, [pc, #548]	; (8004e98 <print_settings+0x22c>)
	print("Defaults");
 8004c72:	488a      	ldr	r0, [pc, #552]	; (8004e9c <print_settings+0x230>)
 8004c74:	f000 f9ea 	bl	800504c <print>
	print("-------");
 8004c78:	4628      	mov	r0, r5
 8004c7a:	f000 f9e7 	bl	800504c <print>
	print("MAX_BRIGHTN: %d",settings.max_brightness);
 8004c7e:	8821      	ldrh	r1, [r4, #0]
 8004c80:	4887      	ldr	r0, [pc, #540]	; (8004ea0 <print_settings+0x234>)
 8004c82:	f000 f9e3 	bl	800504c <print>
	print("CH1_RED: %d",settings.pwm_ch1_r);
 8004c86:	8861      	ldrh	r1, [r4, #2]
 8004c88:	4886      	ldr	r0, [pc, #536]	; (8004ea4 <print_settings+0x238>)
 8004c8a:	f000 f9df 	bl	800504c <print>
	print("CH1_GREEN: %d",settings.pwm_ch1_g);
 8004c8e:	88a1      	ldrh	r1, [r4, #4]
 8004c90:	4885      	ldr	r0, [pc, #532]	; (8004ea8 <print_settings+0x23c>)
 8004c92:	f000 f9db 	bl	800504c <print>
	print("CH1_BLUE: %d",settings.pwm_ch1_b);
 8004c96:	88e1      	ldrh	r1, [r4, #6]
 8004c98:	4884      	ldr	r0, [pc, #528]	; (8004eac <print_settings+0x240>)
 8004c9a:	f000 f9d7 	bl	800504c <print>
	print("CH2_RED: %d",settings.pwm_ch2_r);
 8004c9e:	8921      	ldrh	r1, [r4, #8]
 8004ca0:	4883      	ldr	r0, [pc, #524]	; (8004eb0 <print_settings+0x244>)
 8004ca2:	f000 f9d3 	bl	800504c <print>
	print("CH2_GREEN: %d",settings.pwm_ch2_g);
 8004ca6:	8961      	ldrh	r1, [r4, #10]
 8004ca8:	4882      	ldr	r0, [pc, #520]	; (8004eb4 <print_settings+0x248>)
 8004caa:	f000 f9cf 	bl	800504c <print>
	print("CH2_BLUE: %d",settings.pwm_ch2_b);
 8004cae:	89a1      	ldrh	r1, [r4, #12]
 8004cb0:	4881      	ldr	r0, [pc, #516]	; (8004eb8 <print_settings+0x24c>)
 8004cb2:	f000 f9cb 	bl	800504c <print>
	print("CH3_RED: %d",settings.pwm_ch3_r);
 8004cb6:	89e1      	ldrh	r1, [r4, #14]
 8004cb8:	4880      	ldr	r0, [pc, #512]	; (8004ebc <print_settings+0x250>)
 8004cba:	f000 f9c7 	bl	800504c <print>
	print("CH3_GREEN: %d",settings.pwm_ch3_g);
 8004cbe:	8a21      	ldrh	r1, [r4, #16]
 8004cc0:	487f      	ldr	r0, [pc, #508]	; (8004ec0 <print_settings+0x254>)
 8004cc2:	f000 f9c3 	bl	800504c <print>
	print("CH3_BLUE: %d",settings.pwm_ch3_b);
 8004cc6:	8a61      	ldrh	r1, [r4, #18]
 8004cc8:	487e      	ldr	r0, [pc, #504]	; (8004ec4 <print_settings+0x258>)
 8004cca:	f000 f9bf 	bl	800504c <print>
	print("CH3_WHITE: %d",settings.pwm_ch3_w);
 8004cce:	8aa1      	ldrh	r1, [r4, #20]
 8004cd0:	487d      	ldr	r0, [pc, #500]	; (8004ec8 <print_settings+0x25c>)
 8004cd2:	f000 f9bb 	bl	800504c <print>
	print("FX_SELECT: %d",settings.fx_select);
 8004cd6:	7da1      	ldrb	r1, [r4, #22]
 8004cd8:	487c      	ldr	r0, [pc, #496]	; (8004ecc <print_settings+0x260>)
 8004cda:	f000 f9b7 	bl	800504c <print>

	print("STRIP1_PATTERN: %d",settings.strip1_pattern);
 8004cde:	7de1      	ldrb	r1, [r4, #23]
 8004ce0:	487b      	ldr	r0, [pc, #492]	; (8004ed0 <print_settings+0x264>)
 8004ce2:	f000 f9b3 	bl	800504c <print>
	print("STRIP1_SPEED: %d",settings.strip1_speed);
 8004ce6:	7e21      	ldrb	r1, [r4, #24]
 8004ce8:	487a      	ldr	r0, [pc, #488]	; (8004ed4 <print_settings+0x268>)
 8004cea:	f000 f9af 	bl	800504c <print>
	print("STRIP1_SIZE: %d",settings.strip1_size);
 8004cee:	7e61      	ldrb	r1, [r4, #25]
 8004cf0:	4879      	ldr	r0, [pc, #484]	; (8004ed8 <print_settings+0x26c>)
 8004cf2:	f000 f9ab 	bl	800504c <print>
	print("STRIP1_COMPLEX: %d",settings.strip1_complexity);
 8004cf6:	7ea1      	ldrb	r1, [r4, #26]
 8004cf8:	4878      	ldr	r0, [pc, #480]	; (8004edc <print_settings+0x270>)
 8004cfa:	f000 f9a7 	bl	800504c <print>
	print("STRIP1_V1: %d",settings.strip1_v1);
 8004cfe:	7ee1      	ldrb	r1, [r4, #27]
 8004d00:	4877      	ldr	r0, [pc, #476]	; (8004ee0 <print_settings+0x274>)
 8004d02:	f000 f9a3 	bl	800504c <print>
	print("STRIP1_V2: %d",settings.strip1_v2);
 8004d06:	7f21      	ldrb	r1, [r4, #28]
 8004d08:	4876      	ldr	r0, [pc, #472]	; (8004ee4 <print_settings+0x278>)
 8004d0a:	f000 f99f 	bl	800504c <print>
	print("STRIP1_V3: %d",settings.strip1_v3);
 8004d0e:	7f61      	ldrb	r1, [r4, #29]
 8004d10:	4875      	ldr	r0, [pc, #468]	; (8004ee8 <print_settings+0x27c>)
 8004d12:	f000 f99b 	bl	800504c <print>

	print("STRIP2_PATTERN: %d",settings.strip2_pattern);
 8004d16:	7fa1      	ldrb	r1, [r4, #30]
 8004d18:	4874      	ldr	r0, [pc, #464]	; (8004eec <print_settings+0x280>)
 8004d1a:	f000 f997 	bl	800504c <print>
	print("STRIP2_SPEED: %d",settings.strip2_speed);
 8004d1e:	7fe1      	ldrb	r1, [r4, #31]
 8004d20:	4873      	ldr	r0, [pc, #460]	; (8004ef0 <print_settings+0x284>)
 8004d22:	f000 f993 	bl	800504c <print>
	print("STRIP2_SIZE: %d",settings.strip2_size);
 8004d26:	f894 1020 	ldrb.w	r1, [r4, #32]
 8004d2a:	4872      	ldr	r0, [pc, #456]	; (8004ef4 <print_settings+0x288>)
 8004d2c:	f000 f98e 	bl	800504c <print>
	print("STRIP2_COMPLEX: %d",settings.strip2_complexity);
 8004d30:	f894 1021 	ldrb.w	r1, [r4, #33]	; 0x21
 8004d34:	4870      	ldr	r0, [pc, #448]	; (8004ef8 <print_settings+0x28c>)
 8004d36:	f000 f989 	bl	800504c <print>
	print("STRIP2_V1: %d",settings.strip2_v1);
 8004d3a:	f894 1022 	ldrb.w	r1, [r4, #34]	; 0x22
 8004d3e:	486f      	ldr	r0, [pc, #444]	; (8004efc <print_settings+0x290>)
 8004d40:	f000 f984 	bl	800504c <print>
	print("STRIP2_V2: %d",settings.strip2_v2);
 8004d44:	f894 1023 	ldrb.w	r1, [r4, #35]	; 0x23
 8004d48:	486d      	ldr	r0, [pc, #436]	; (8004f00 <print_settings+0x294>)
 8004d4a:	f000 f97f 	bl	800504c <print>
	print("STRIP2_V3: %d",settings.strip2_v3);
 8004d4e:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
 8004d52:	486c      	ldr	r0, [pc, #432]	; (8004f04 <print_settings+0x298>)
 8004d54:	f000 f97a 	bl	800504c <print>

	print("Settings");
 8004d58:	486b      	ldr	r0, [pc, #428]	; (8004f08 <print_settings+0x29c>)
 8004d5a:	f000 f977 	bl	800504c <print>
	print("-------");
 8004d5e:	4628      	mov	r0, r5
 8004d60:	f000 f974 	bl	800504c <print>
	//FX Multiplier
	print("FX Multiplier: %d",settings.fx_multiplier);
 8004d64:	f894 1025 	ldrb.w	r1, [r4, #37]	; 0x25
 8004d68:	4868      	ldr	r0, [pc, #416]	; (8004f0c <print_settings+0x2a0>)
 8004d6a:	f000 f96f 	bl	800504c <print>
	//Strips
	print("Strip 1 Length: %d",settings.strip1_length);
 8004d6e:	8ce1      	ldrh	r1, [r4, #38]	; 0x26
 8004d70:	4867      	ldr	r0, [pc, #412]	; (8004f10 <print_settings+0x2a4>)
 8004d72:	f000 f96b 	bl	800504c <print>
	print("Strip 2 Length: %d",settings.strip2_length);
 8004d76:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 8004d78:	4866      	ldr	r0, [pc, #408]	; (8004f14 <print_settings+0x2a8>)
 8004d7a:	f000 f967 	bl	800504c <print>

	print("UART Mode Serial: %d",settings.UART_Mode_UART);
 8004d7e:	f894 102a 	ldrb.w	r1, [r4, #42]	; 0x2a
 8004d82:	4865      	ldr	r0, [pc, #404]	; (8004f18 <print_settings+0x2ac>)
 8004d84:	f000 f962 	bl	800504c <print>
	print("UART Mode USB: %d",settings.UART_Mode_USB);
 8004d88:	f894 102b 	ldrb.w	r1, [r4, #43]	; 0x2b
 8004d8c:	4863      	ldr	r0, [pc, #396]	; (8004f1c <print_settings+0x2b0>)
 8004d8e:	f000 f95d 	bl	800504c <print>

	//Triggers
	print("Triggers");
 8004d92:	4863      	ldr	r0, [pc, #396]	; (8004f20 <print_settings+0x2b4>)
 8004d94:	f000 f95a 	bl	800504c <print>
	print("--------");
 8004d98:	4862      	ldr	r0, [pc, #392]	; (8004f24 <print_settings+0x2b8>)
 8004d9a:	f000 f957 	bl	800504c <print>
	print("Trigger A0 Mode",settings.trigger_mode_A0);
 8004d9e:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8004da2:	4861      	ldr	r0, [pc, #388]	; (8004f28 <print_settings+0x2bc>)
 8004da4:	f000 f952 	bl	800504c <print>
	print("Trigger A0 Reg: %d",settings.trigger_reg_A0);
 8004da8:	f894 102d 	ldrb.w	r1, [r4, #45]	; 0x2d
 8004dac:	485f      	ldr	r0, [pc, #380]	; (8004f2c <print_settings+0x2c0>)
 8004dae:	f000 f94d 	bl	800504c <print>
	print("Trigger A0 Reg Low->Hi: %d",settings.trigger_reg_lohi_A0);
 8004db2:	f894 102e 	ldrb.w	r1, [r4, #46]	; 0x2e
 8004db6:	485e      	ldr	r0, [pc, #376]	; (8004f30 <print_settings+0x2c4>)
 8004db8:	f000 f948 	bl	800504c <print>
	print("Trigger A0 Val Low->Hi: %d",settings.trigger_val_lohi_A0);
 8004dbc:	f894 102f 	ldrb.w	r1, [r4, #47]	; 0x2f
 8004dc0:	485c      	ldr	r0, [pc, #368]	; (8004f34 <print_settings+0x2c8>)
 8004dc2:	f000 f943 	bl	800504c <print>
	print("Trigger A0 Reg Hi->Low: %d",settings.trigger_reg_hilo_A0);
 8004dc6:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 8004dca:	485b      	ldr	r0, [pc, #364]	; (8004f38 <print_settings+0x2cc>)
 8004dcc:	f000 f93e 	bl	800504c <print>
	print("Trigger A0 Val Hi-Low: %d",settings.trigger_val_hilo_A0);
 8004dd0:	f894 1031 	ldrb.w	r1, [r4, #49]	; 0x31
 8004dd4:	4859      	ldr	r0, [pc, #356]	; (8004f3c <print_settings+0x2d0>)
 8004dd6:	f000 f939 	bl	800504c <print>
	print("Trigger A0 Level: %d",settings.trigger_level_A0);
 8004dda:	f894 1032 	ldrb.w	r1, [r4, #50]	; 0x32
 8004dde:	4858      	ldr	r0, [pc, #352]	; (8004f40 <print_settings+0x2d4>)
 8004de0:	f000 f934 	bl	800504c <print>

	print("Trigger A1 Mode",settings.trigger_mode_A1);
 8004de4:	f894 1033 	ldrb.w	r1, [r4, #51]	; 0x33
 8004de8:	4856      	ldr	r0, [pc, #344]	; (8004f44 <print_settings+0x2d8>)
 8004dea:	f000 f92f 	bl	800504c <print>
	print("Trigger A1 Reg: %d",settings.trigger_reg_A1);
 8004dee:	f894 1034 	ldrb.w	r1, [r4, #52]	; 0x34
 8004df2:	4855      	ldr	r0, [pc, #340]	; (8004f48 <print_settings+0x2dc>)
 8004df4:	f000 f92a 	bl	800504c <print>
	print("Trigger A1 Reg Low->Hi: %d",settings.trigger_reg_lohi_A1);
 8004df8:	f894 1035 	ldrb.w	r1, [r4, #53]	; 0x35
 8004dfc:	4853      	ldr	r0, [pc, #332]	; (8004f4c <print_settings+0x2e0>)
 8004dfe:	f000 f925 	bl	800504c <print>
	print("Trigger A1 Val Low->Hi: %d",settings.trigger_val_lohi_A1);
 8004e02:	f894 1036 	ldrb.w	r1, [r4, #54]	; 0x36
 8004e06:	4852      	ldr	r0, [pc, #328]	; (8004f50 <print_settings+0x2e4>)
 8004e08:	f000 f920 	bl	800504c <print>
	print("Trigger A1 Reg Hi->Low: %d",settings.trigger_reg_hilo_A1);
 8004e0c:	f894 1037 	ldrb.w	r1, [r4, #55]	; 0x37
 8004e10:	4850      	ldr	r0, [pc, #320]	; (8004f54 <print_settings+0x2e8>)
 8004e12:	f000 f91b 	bl	800504c <print>
	print("Trigger A1 Val Hi-Low: %d",settings.trigger_val_hilo_A1);
 8004e16:	f894 1038 	ldrb.w	r1, [r4, #56]	; 0x38
 8004e1a:	484f      	ldr	r0, [pc, #316]	; (8004f58 <print_settings+0x2ec>)
 8004e1c:	f000 f916 	bl	800504c <print>
	print("Trigger A1 Level: %d",settings.trigger_level_A1);
 8004e20:	f894 1039 	ldrb.w	r1, [r4, #57]	; 0x39
 8004e24:	484d      	ldr	r0, [pc, #308]	; (8004f5c <print_settings+0x2f0>)
 8004e26:	f000 f911 	bl	800504c <print>

    //Calibration
	print("Calibration");
 8004e2a:	484d      	ldr	r0, [pc, #308]	; (8004f60 <print_settings+0x2f4>)
 8004e2c:	f000 f90e 	bl	800504c <print>
	print("-----------");
 8004e30:	484c      	ldr	r0, [pc, #304]	; (8004f64 <print_settings+0x2f8>)
 8004e32:	f000 f90b 	bl	800504c <print>
	print("Offset Red: %d",settings.offset_red);
 8004e36:	f9b4 103a 	ldrsh.w	r1, [r4, #58]	; 0x3a
 8004e3a:	484b      	ldr	r0, [pc, #300]	; (8004f68 <print_settings+0x2fc>)
 8004e3c:	f000 f906 	bl	800504c <print>
	print("Gain Red: %d",settings.gain_red);
 8004e40:	f9b4 103c 	ldrsh.w	r1, [r4, #60]	; 0x3c
 8004e44:	4849      	ldr	r0, [pc, #292]	; (8004f6c <print_settings+0x300>)
 8004e46:	f000 f901 	bl	800504c <print>
	print("Gamma Red: %d",settings.gamma_red);
 8004e4a:	f9b4 103e 	ldrsh.w	r1, [r4, #62]	; 0x3e
 8004e4e:	4848      	ldr	r0, [pc, #288]	; (8004f70 <print_settings+0x304>)
 8004e50:	f000 f8fc 	bl	800504c <print>
	print("Offset Green: %d",settings.offset_green);
 8004e54:	f9b4 1040 	ldrsh.w	r1, [r4, #64]	; 0x40
 8004e58:	4846      	ldr	r0, [pc, #280]	; (8004f74 <print_settings+0x308>)
 8004e5a:	f000 f8f7 	bl	800504c <print>
	print("Gain Green: %d",settings.gain_green);
 8004e5e:	f9b4 1042 	ldrsh.w	r1, [r4, #66]	; 0x42
 8004e62:	4845      	ldr	r0, [pc, #276]	; (8004f78 <print_settings+0x30c>)
 8004e64:	f000 f8f2 	bl	800504c <print>
	print("Gamma Green: %d",settings.gamma_green);
 8004e68:	f9b4 1044 	ldrsh.w	r1, [r4, #68]	; 0x44
 8004e6c:	4843      	ldr	r0, [pc, #268]	; (8004f7c <print_settings+0x310>)
 8004e6e:	f000 f8ed 	bl	800504c <print>
	print("Offset Blue: %d",settings.offset_blue);
 8004e72:	f9b4 1046 	ldrsh.w	r1, [r4, #70]	; 0x46
 8004e76:	4842      	ldr	r0, [pc, #264]	; (8004f80 <print_settings+0x314>)
 8004e78:	f000 f8e8 	bl	800504c <print>
	print("Gain Blue: %d",settings.gain_blue);
 8004e7c:	f9b4 1048 	ldrsh.w	r1, [r4, #72]	; 0x48
 8004e80:	4840      	ldr	r0, [pc, #256]	; (8004f84 <print_settings+0x318>)
 8004e82:	f000 f8e3 	bl	800504c <print>
	print("Gamma Blue: %d",settings.gamma_blue);
 8004e86:	f9b4 104a 	ldrsh.w	r1, [r4, #74]	; 0x4a
 8004e8a:	483f      	ldr	r0, [pc, #252]	; (8004f88 <print_settings+0x31c>)
}
 8004e8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	print("Gamma Blue: %d",settings.gamma_blue);
 8004e90:	f000 b8dc 	b.w	800504c <print>
 8004e94:	08007750 	.word	0x08007750
 8004e98:	200006e0 	.word	0x200006e0
 8004e9c:	08007330 	.word	0x08007330
 8004ea0:	08007339 	.word	0x08007339
 8004ea4:	08007349 	.word	0x08007349
 8004ea8:	08007355 	.word	0x08007355
 8004eac:	08007363 	.word	0x08007363
 8004eb0:	08007370 	.word	0x08007370
 8004eb4:	0800737c 	.word	0x0800737c
 8004eb8:	0800738a 	.word	0x0800738a
 8004ebc:	08007397 	.word	0x08007397
 8004ec0:	080073a3 	.word	0x080073a3
 8004ec4:	080073b1 	.word	0x080073b1
 8004ec8:	080073be 	.word	0x080073be
 8004ecc:	080073cc 	.word	0x080073cc
 8004ed0:	080073da 	.word	0x080073da
 8004ed4:	080073ed 	.word	0x080073ed
 8004ed8:	080073fe 	.word	0x080073fe
 8004edc:	0800740e 	.word	0x0800740e
 8004ee0:	08007421 	.word	0x08007421
 8004ee4:	0800742f 	.word	0x0800742f
 8004ee8:	0800743d 	.word	0x0800743d
 8004eec:	0800744b 	.word	0x0800744b
 8004ef0:	0800745e 	.word	0x0800745e
 8004ef4:	0800746f 	.word	0x0800746f
 8004ef8:	0800747f 	.word	0x0800747f
 8004efc:	08007492 	.word	0x08007492
 8004f00:	080074a0 	.word	0x080074a0
 8004f04:	080074ae 	.word	0x080074ae
 8004f08:	080074bc 	.word	0x080074bc
 8004f0c:	080074c5 	.word	0x080074c5
 8004f10:	080074d7 	.word	0x080074d7
 8004f14:	080074ea 	.word	0x080074ea
 8004f18:	080074fd 	.word	0x080074fd
 8004f1c:	08007512 	.word	0x08007512
 8004f20:	08007524 	.word	0x08007524
 8004f24:	0800774f 	.word	0x0800774f
 8004f28:	0800752d 	.word	0x0800752d
 8004f2c:	0800753d 	.word	0x0800753d
 8004f30:	08007550 	.word	0x08007550
 8004f34:	0800756b 	.word	0x0800756b
 8004f38:	08007586 	.word	0x08007586
 8004f3c:	080075a1 	.word	0x080075a1
 8004f40:	080075bb 	.word	0x080075bb
 8004f44:	080075d0 	.word	0x080075d0
 8004f48:	080075e0 	.word	0x080075e0
 8004f4c:	080075f3 	.word	0x080075f3
 8004f50:	0800760e 	.word	0x0800760e
 8004f54:	08007629 	.word	0x08007629
 8004f58:	08007644 	.word	0x08007644
 8004f5c:	0800765e 	.word	0x0800765e
 8004f60:	08007673 	.word	0x08007673
 8004f64:	0800774c 	.word	0x0800774c
 8004f68:	0800767f 	.word	0x0800767f
 8004f6c:	0800768e 	.word	0x0800768e
 8004f70:	0800769b 	.word	0x0800769b
 8004f74:	080076a9 	.word	0x080076a9
 8004f78:	080076ba 	.word	0x080076ba
 8004f7c:	080076c9 	.word	0x080076c9
 8004f80:	080076d9 	.word	0x080076d9
 8004f84:	080076e9 	.word	0x080076e9
 8004f88:	080076f7 	.word	0x080076f7

08004f8c <cmd_buf_reset>:
    }
}

static void cmd_buf_reset(void)
{
    cmd_buf_idx = 0;
 8004f8c:	2100      	movs	r1, #0
 8004f8e:	4b03      	ldr	r3, [pc, #12]	; (8004f9c <cmd_buf_reset+0x10>)
    memset(cmd_buf, 0, sizeof(cmd_buf));
 8004f90:	2240      	movs	r2, #64	; 0x40
 8004f92:	4803      	ldr	r0, [pc, #12]	; (8004fa0 <cmd_buf_reset+0x14>)
    cmd_buf_idx = 0;
 8004f94:	6019      	str	r1, [r3, #0]
    memset(cmd_buf, 0, sizeof(cmd_buf));
 8004f96:	f001 ba66 	b.w	8006466 <memset>
 8004f9a:	bf00      	nop
 8004f9c:	200002fc 	.word	0x200002fc
 8004fa0:	200002b9 	.word	0x200002b9

08004fa4 <send_vt100_key>:
    strncpy(cmd_buf, cmd_hist[cmd_hist_get_idx], sizeof(cmd_buf));
    cmd_buf_idx = strlen(cmd_buf);
}

static void send_vt100_key(vt100_key_t key)
{
 8004fa4:	b508      	push	{r3, lr}
    vt100_keycode_t * keycode = vt100_get_keycode(key);
 8004fa6:	f000 ff77 	bl	8005e98 <vt100_get_keycode>
    if (NULL != keycode)
 8004faa:	b128      	cbz	r0, 8004fb8 <send_vt100_key+0x14>
    {
        uart_send( keycode->code, keycode->code_len);
    }
}
 8004fac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	tracer_puts(bytes,size);
 8004fb0:	7a01      	ldrb	r1, [r0, #8]
 8004fb2:	6840      	ldr	r0, [r0, #4]
 8004fb4:	f7ff bd84 	b.w	8004ac0 <tracer_puts>
}
 8004fb8:	bd08      	pop	{r3, pc}
	...

08004fbc <load_command_from_command_history>:
{
 8004fbc:	4919      	ldr	r1, [pc, #100]	; (8005024 <load_command_from_command_history+0x68>)
 8004fbe:	4a1a      	ldr	r2, [pc, #104]	; (8005028 <load_command_from_command_history+0x6c>)
 8004fc0:	b510      	push	{r4, lr}
 8004fc2:	680b      	ldr	r3, [r1, #0]
 8004fc4:	6812      	ldr	r2, [r2, #0]
 8004fc6:	460c      	mov	r4, r1
    if (0 == dir)
 8004fc8:	b9c0      	cbnz	r0, 8004ffc <load_command_from_command_history+0x40>
        if (0 == cmd_hist_get_idx)
 8004fca:	b99b      	cbnz	r3, 8004ff4 <load_command_from_command_history+0x38>
            if (SHELL_CMD_HISTORY_LEN - 1 == cmd_hist_put_idx)
 8004fcc:	2a07      	cmp	r2, #7
 8004fce:	d014      	beq.n	8004ffa <load_command_from_command_history+0x3e>
            cmd_hist_get_idx = SHELL_CMD_HISTORY_LEN - 1;
 8004fd0:	2307      	movs	r3, #7
            cmd_hist_get_idx = 0;
 8004fd2:	6023      	str	r3, [r4, #0]
    cmd_buf_reset();
 8004fd4:	f7ff ffda 	bl	8004f8c <cmd_buf_reset>
    strncpy(cmd_buf, cmd_hist[cmd_hist_get_idx], sizeof(cmd_buf));
 8004fd8:	4b14      	ldr	r3, [pc, #80]	; (800502c <load_command_from_command_history+0x70>)
 8004fda:	6821      	ldr	r1, [r4, #0]
 8004fdc:	2240      	movs	r2, #64	; 0x40
 8004fde:	eb03 1181 	add.w	r1, r3, r1, lsl #6
 8004fe2:	4813      	ldr	r0, [pc, #76]	; (8005030 <load_command_from_command_history+0x74>)
 8004fe4:	f001 fb2d 	bl	8006642 <strncpy>
    cmd_buf_idx = strlen(cmd_buf);
 8004fe8:	4811      	ldr	r0, [pc, #68]	; (8005030 <load_command_from_command_history+0x74>)
 8004fea:	f7fb f8af 	bl	800014c <strlen>
 8004fee:	4b11      	ldr	r3, [pc, #68]	; (8005034 <load_command_from_command_history+0x78>)
 8004ff0:	6018      	str	r0, [r3, #0]
 8004ff2:	e002      	b.n	8004ffa <load_command_from_command_history+0x3e>
            if (cmd_hist_get_idx - 1 == cmd_hist_put_idx)
 8004ff4:	3b01      	subs	r3, #1
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d1eb      	bne.n	8004fd2 <load_command_from_command_history+0x16>
}
 8004ffa:	bd10      	pop	{r4, pc}
        if (cmd_hist_get_idx == cmd_hist_put_idx)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d0fc      	beq.n	8004ffa <load_command_from_command_history+0x3e>
        if (SHELL_CMD_HISTORY_LEN - 1 == cmd_hist_get_idx)
 8005000:	2b07      	cmp	r3, #7
 8005002:	d105      	bne.n	8005010 <load_command_from_command_history+0x54>
            if (0 == cmd_hist_put_idx)
 8005004:	b94a      	cbnz	r2, 800501a <load_command_from_command_history+0x5e>
                cmd_hist_get_idx = 0;
 8005006:	600a      	str	r2, [r1, #0]
}
 8005008:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
                cmd_buf_reset();
 800500c:	f7ff bfbe 	b.w	8004f8c <cmd_buf_reset>
            if (cmd_hist_get_idx + 1 == cmd_hist_put_idx)
 8005010:	1c58      	adds	r0, r3, #1
 8005012:	4290      	cmp	r0, r2
 8005014:	d101      	bne.n	800501a <load_command_from_command_history+0x5e>
                cmd_hist_get_idx++;
 8005016:	6008      	str	r0, [r1, #0]
 8005018:	e7f6      	b.n	8005008 <load_command_from_command_history+0x4c>
        cmd_hist_get_idx++;
 800501a:	3301      	adds	r3, #1
        if (SHELL_CMD_HISTORY_LEN == cmd_hist_get_idx)
 800501c:	2b08      	cmp	r3, #8
            cmd_hist_get_idx = 0;
 800501e:	bf08      	it	eq
 8005020:	2300      	moveq	r3, #0
 8005022:	e7d6      	b.n	8004fd2 <load_command_from_command_history+0x16>
 8005024:	20000500 	.word	0x20000500
 8005028:	20000504 	.word	0x20000504
 800502c:	20000300 	.word	0x20000300
 8005030:	200002b9 	.word	0x200002b9
 8005034:	200002fc 	.word	0x200002fc

08005038 <uart_receive_byte>:
{
 8005038:	b510      	push	{r4, lr}
 800503a:	4604      	mov	r4, r0
	unsigned char data = tracer_getchar();
 800503c:	f7ff fd4a 	bl	8004ad4 <tracer_getchar>
		*byte = 0;
 8005040:	7020      	strb	r0, [r4, #0]
	if (data == 0)
 8005042:	b900      	cbnz	r0, 8005046 <uart_receive_byte+0xe>
}
 8005044:	bd10      	pop	{r4, pc}
		return 1;
 8005046:	2001      	movs	r0, #1
 8005048:	e7fc      	b.n	8005044 <uart_receive_byte+0xc>
	...

0800504c <print>:
{	
 800504c:	b40f      	push	{r0, r1, r2, r3}
 800504e:	b513      	push	{r0, r1, r4, lr}
    (void) vsnprintf(dbgMsg, sizeof(dbgMsg)-4, fmt, args);
 8005050:	4c0c      	ldr	r4, [pc, #48]	; (8005084 <print+0x38>)
{	
 8005052:	ab04      	add	r3, sp, #16
 8005054:	f853 2b04 	ldr.w	r2, [r3], #4
    (void) vsnprintf(dbgMsg, sizeof(dbgMsg)-4, fmt, args);
 8005058:	217c      	movs	r1, #124	; 0x7c
 800505a:	4620      	mov	r0, r4
    va_start(args, fmt);
 800505c:	9301      	str	r3, [sp, #4]
    (void) vsnprintf(dbgMsg, sizeof(dbgMsg)-4, fmt, args);
 800505e:	f001 fc17 	bl	8006890 <vsniprintf>
    strcat(dbgMsg, "\r\n");
 8005062:	4909      	ldr	r1, [pc, #36]	; (8005088 <print+0x3c>)
 8005064:	4620      	mov	r0, r4
 8005066:	f001 facb 	bl	8006600 <strcat>
    len = strlen(dbgMsg);
 800506a:	4620      	mov	r0, r4
 800506c:	f7fb f86e 	bl	800014c <strlen>
	tracer_puts(bytes,size);
 8005070:	b281      	uxth	r1, r0
 8005072:	4620      	mov	r0, r4
 8005074:	f7ff fd24 	bl	8004ac0 <tracer_puts>
}
 8005078:	b002      	add	sp, #8
 800507a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800507e:	b004      	add	sp, #16
 8005080:	4770      	bx	lr
 8005082:	bf00      	nop
 8005084:	20000508 	.word	0x20000508
 8005088:	08007706 	.word	0x08007706

0800508c <print_no_newline>:
{	
 800508c:	b40f      	push	{r0, r1, r2, r3}
 800508e:	b513      	push	{r0, r1, r4, lr}
    (void) vsnprintf(dbgMsg, sizeof(dbgMsg)-4, fmt, args);
 8005090:	4c0a      	ldr	r4, [pc, #40]	; (80050bc <print_no_newline+0x30>)
{	
 8005092:	ab04      	add	r3, sp, #16
 8005094:	f853 2b04 	ldr.w	r2, [r3], #4
    (void) vsnprintf(dbgMsg, sizeof(dbgMsg)-4, fmt, args);
 8005098:	217c      	movs	r1, #124	; 0x7c
 800509a:	4620      	mov	r0, r4
    va_start(args, fmt);
 800509c:	9301      	str	r3, [sp, #4]
    (void) vsnprintf(dbgMsg, sizeof(dbgMsg)-4, fmt, args);
 800509e:	f001 fbf7 	bl	8006890 <vsniprintf>
    (void) uart_send((uint8_t *)dbgMsg, (uint16_t) strlen(dbgMsg));		
 80050a2:	4620      	mov	r0, r4
 80050a4:	f7fb f852 	bl	800014c <strlen>
	tracer_puts(bytes,size);
 80050a8:	b281      	uxth	r1, r0
 80050aa:	4620      	mov	r0, r4
 80050ac:	f7ff fd08 	bl	8004ac0 <tracer_puts>
}
 80050b0:	b002      	add	sp, #8
 80050b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050b6:	b004      	add	sp, #16
 80050b8:	4770      	bx	lr
 80050ba:	bf00      	nop
 80050bc:	20000508 	.word	0x20000508

080050c0 <shell_process>:
    
    cmd_buf_reset();
}

void shell_process(void)
{
 80050c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	char byte;
	const char prompt[] = "DBG>";
 80050c4:	4b72      	ldr	r3, [pc, #456]	; (8005290 <shell_process+0x1d0>)
{
 80050c6:	b08f      	sub	sp, #60	; 0x3c
	const char prompt[] = "DBG>";
 80050c8:	6818      	ldr	r0, [r3, #0]
 80050ca:	791b      	ldrb	r3, [r3, #4]
            print_no_newline(cmd_buf);
        }
        else if (VT100_KEY_CURSOR_DOWN == key)
        {
            send_vt100_key(VT100_KEY_CLEAR_ENTIRE_LINE);
            for (int ii = 0; ii < cmd_buf_idx; ++ii)
 80050cc:	4c71      	ldr	r4, [pc, #452]	; (8005294 <shell_process+0x1d4>)
            print(shell_cmd_list[i].cmd);
 80050ce:	4e72      	ldr	r6, [pc, #456]	; (8005298 <shell_process+0x1d8>)
	const char prompt[] = "DBG>";
 80050d0:	9003      	str	r0, [sp, #12]
 80050d2:	f88d 3010 	strb.w	r3, [sp, #16]
	while (1 == uart_receive_byte((uint8_t*)&byte))
 80050d6:	f10d 000b 	add.w	r0, sp, #11
 80050da:	f7ff ffad 	bl	8005038 <uart_receive_byte>
 80050de:	2801      	cmp	r0, #1
 80050e0:	d002      	beq.n	80050e8 <shell_process+0x28>
            }
            load_command_from_command_history(1);
            print_no_newline(cmd_buf);
        }
	}
}
 80050e2:	b00f      	add	sp, #60	; 0x3c
 80050e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        vt100_key_t key = vt100_process_byte(byte);
 80050e8:	f89d 000b 	ldrb.w	r0, [sp, #11]
 80050ec:	f000 fe92 	bl	8005e14 <vt100_process_byte>
        if (VT100_KEY_PRINTABLE == key)
 80050f0:	2801      	cmp	r0, #1
 80050f2:	d10e      	bne.n	8005112 <shell_process+0x52>
    if ((unsigned int)cmd_buf_idx < sizeof(cmd_buf))
 80050f4:	6823      	ldr	r3, [r4, #0]
 80050f6:	2b3f      	cmp	r3, #63	; 0x3f
 80050f8:	d805      	bhi.n	8005106 <shell_process+0x46>
        cmd_buf[cmd_buf_idx++] = c;
 80050fa:	1c5a      	adds	r2, r3, #1
            cmd_buf_add_char(byte);
 80050fc:	f89d 100b 	ldrb.w	r1, [sp, #11]
        cmd_buf[cmd_buf_idx++] = c;
 8005100:	6022      	str	r2, [r4, #0]
 8005102:	4a66      	ldr	r2, [pc, #408]	; (800529c <shell_process+0x1dc>)
 8005104:	54d1      	strb	r1, [r2, r3]
	tracer_puts(bytes,size);
 8005106:	2101      	movs	r1, #1
 8005108:	f10d 000b 	add.w	r0, sp, #11
 800510c:	f7ff fcd8 	bl	8004ac0 <tracer_puts>
 8005110:	e7e1      	b.n	80050d6 <shell_process+0x16>
        else if (VT100_KEY_ENTER == key)
 8005112:	2808      	cmp	r0, #8
 8005114:	d17e      	bne.n	8005214 <shell_process+0x154>
			print("");
 8005116:	4862      	ldr	r0, [pc, #392]	; (80052a0 <shell_process+0x1e0>)
 8005118:	f7ff ff98 	bl	800504c <print>
	if (0 != strlen(cmd_buf))
 800511c:	495f      	ldr	r1, [pc, #380]	; (800529c <shell_process+0x1dc>)
 800511e:	780b      	ldrb	r3, [r1, #0]
 8005120:	b183      	cbz	r3, 8005144 <shell_process+0x84>
    strncpy(cmd_hist[cmd_hist_put_idx], cmd_buf, sizeof(cmd_buf));
 8005122:	4f60      	ldr	r7, [pc, #384]	; (80052a4 <shell_process+0x1e4>)
 8005124:	4860      	ldr	r0, [pc, #384]	; (80052a8 <shell_process+0x1e8>)
 8005126:	683d      	ldr	r5, [r7, #0]
 8005128:	2240      	movs	r2, #64	; 0x40
 800512a:	eb00 1085 	add.w	r0, r0, r5, lsl #6
    cmd_hist_put_idx++;
 800512e:	3501      	adds	r5, #1
    strncpy(cmd_hist[cmd_hist_put_idx], cmd_buf, sizeof(cmd_buf));
 8005130:	f001 fa87 	bl	8006642 <strncpy>
    if (cmd_hist_put_idx >= SHELL_CMD_HISTORY_LEN)
 8005134:	2d07      	cmp	r5, #7
        cmd_hist_put_idx = 0;
 8005136:	bfca      	itet	gt
 8005138:	2300      	movgt	r3, #0
    cmd_hist_put_idx++;
 800513a:	603d      	strle	r5, [r7, #0]
        cmd_hist_put_idx = 0;
 800513c:	603b      	strgt	r3, [r7, #0]
    cmd_hist_get_idx = cmd_hist_put_idx;
 800513e:	683a      	ldr	r2, [r7, #0]
 8005140:	4b5a      	ldr	r3, [pc, #360]	; (80052ac <shell_process+0x1ec>)
 8005142:	601a      	str	r2, [r3, #0]
	tokens[arg_num] = strtok(buffer, " ");
 8005144:	495a      	ldr	r1, [pc, #360]	; (80052b0 <shell_process+0x1f0>)
 8005146:	4855      	ldr	r0, [pc, #340]	; (800529c <shell_process+0x1dc>)
 8005148:	f001 fa90 	bl	800666c <strtok>
	int arg_num = 0;
 800514c:	2500      	movs	r5, #0
	tokens[arg_num] = strtok(buffer, " ");
 800514e:	f10d 0838 	add.w	r8, sp, #56	; 0x38
		tokens[++arg_num] = strtok(NULL, " ");
 8005152:	4f57      	ldr	r7, [pc, #348]	; (80052b0 <shell_process+0x1f0>)
	tokens[arg_num] = strtok(buffer, " ");
 8005154:	f848 0d24 	str.w	r0, [r8, #-36]!
	while(NULL != tokens[arg_num] && arg_num < (MAX_ARGUMENT_NUM-1))
 8005158:	f858 3025 	ldr.w	r3, [r8, r5, lsl #2]
 800515c:	b10b      	cbz	r3, 8005162 <shell_process+0xa2>
 800515e:	2d07      	cmp	r5, #7
 8005160:	d12c      	bne.n	80051bc <shell_process+0xfc>
    if (0 == strncmp(argv[0], "help", SHELL_CMD_BUF_LEN))
 8005162:	2240      	movs	r2, #64	; 0x40
 8005164:	4953      	ldr	r1, [pc, #332]	; (80052b4 <shell_process+0x1f4>)
 8005166:	9805      	ldr	r0, [sp, #20]
 8005168:	f001 fa59 	bl	800661e <strncmp>
 800516c:	4607      	mov	r7, r0
 800516e:	b368      	cbz	r0, 80051cc <shell_process+0x10c>
    if (0 == strncmp(argv[0], "cls", SHELL_CMD_BUF_LEN))
 8005170:	2240      	movs	r2, #64	; 0x40
 8005172:	4951      	ldr	r1, [pc, #324]	; (80052b8 <shell_process+0x1f8>)
 8005174:	9805      	ldr	r0, [sp, #20]
 8005176:	f001 fa52 	bl	800661e <strncmp>
 800517a:	2800      	cmp	r0, #0
 800517c:	d038      	beq.n	80051f0 <shell_process+0x130>
        for(int i = 0; i < SHELL_CMD_NUM; ++i)
 800517e:	f04f 0900 	mov.w	r9, #0
 8005182:	f04f 0b0c 	mov.w	fp, #12
 8005186:	4b4d      	ldr	r3, [pc, #308]	; (80052bc <shell_process+0x1fc>)
 8005188:	681f      	ldr	r7, [r3, #0]
 800518a:	45b9      	cmp	r9, r7
 800518c:	da36      	bge.n	80051fc <shell_process+0x13c>
 800518e:	fb0b f309 	mul.w	r3, fp, r9
            if(0 == strncmp(argv[0], shell_cmd_list[i].cmd, SHELL_CMD_BUF_LEN))
 8005192:	2240      	movs	r2, #64	; 0x40
 8005194:	5999      	ldr	r1, [r3, r6]
 8005196:	9805      	ldr	r0, [sp, #20]
 8005198:	eb03 0a06 	add.w	sl, r3, r6
 800519c:	f001 fa3f 	bl	800661e <strncmp>
 80051a0:	b948      	cbnz	r0, 80051b6 <shell_process+0xf6>
                if(0 == shell_cmd_list[i].handler(argc, argv))
 80051a2:	f8da 3008 	ldr.w	r3, [sl, #8]
 80051a6:	4641      	mov	r1, r8
 80051a8:	1e68      	subs	r0, r5, #1
 80051aa:	4798      	blx	r3
 80051ac:	b918      	cbnz	r0, 80051b6 <shell_process+0xf6>
                    print(shell_cmd_list[i].desc);
 80051ae:	f8da 0004 	ldr.w	r0, [sl, #4]
 80051b2:	f7ff ff4b 	bl	800504c <print>
        for(int i = 0; i < SHELL_CMD_NUM; ++i)
 80051b6:	f109 0901 	add.w	r9, r9, #1
 80051ba:	e7e6      	b.n	800518a <shell_process+0xca>
		tokens[++arg_num] = strtok(NULL, " ");
 80051bc:	4639      	mov	r1, r7
 80051be:	2000      	movs	r0, #0
 80051c0:	f001 fa54 	bl	800666c <strtok>
 80051c4:	3501      	adds	r5, #1
 80051c6:	f848 0025 	str.w	r0, [r8, r5, lsl #2]
 80051ca:	e7c5      	b.n	8005158 <shell_process+0x98>
            print(shell_cmd_list[i].cmd);
 80051cc:	f04f 0a0c 	mov.w	sl, #12
        print("");
 80051d0:	4833      	ldr	r0, [pc, #204]	; (80052a0 <shell_process+0x1e0>)
 80051d2:	f7ff ff3b 	bl	800504c <print>
        for(int i = 0; i < SHELL_CMD_NUM; ++i)
 80051d6:	4b39      	ldr	r3, [pc, #228]	; (80052bc <shell_process+0x1fc>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	9301      	str	r3, [sp, #4]
 80051dc:	9b01      	ldr	r3, [sp, #4]
 80051de:	429f      	cmp	r7, r3
 80051e0:	dac6      	bge.n	8005170 <shell_process+0xb0>
            print(shell_cmd_list[i].cmd);
 80051e2:	fb0a f307 	mul.w	r3, sl, r7
 80051e6:	5998      	ldr	r0, [r3, r6]
 80051e8:	f7ff ff30 	bl	800504c <print>
        for(int i = 0; i < SHELL_CMD_NUM; ++i)
 80051ec:	3701      	adds	r7, #1
 80051ee:	e7f5      	b.n	80051dc <shell_process+0x11c>
        send_vt100_key(VT100_KEY_CLEAR_SCREEN);
 80051f0:	200d      	movs	r0, #13
 80051f2:	f7ff fed7 	bl	8004fa4 <send_vt100_key>
        send_vt100_key(VT100_KEY_MOVE_CURSOR_HOME);
 80051f6:	200e      	movs	r0, #14
 80051f8:	f7ff fed4 	bl	8004fa4 <send_vt100_key>
    cmd_buf_reset();
 80051fc:	f7ff fec6 	bl	8004f8c <cmd_buf_reset>
	tracer_puts(bytes,size);
 8005200:	f10d 000b 	add.w	r0, sp, #11
 8005204:	2101      	movs	r1, #1
 8005206:	f7ff fc5b 	bl	8004ac0 <tracer_puts>
			print_no_newline("\n%s", prompt);
 800520a:	a903      	add	r1, sp, #12
 800520c:	482c      	ldr	r0, [pc, #176]	; (80052c0 <shell_process+0x200>)
 800520e:	f7ff ff3d 	bl	800508c <print_no_newline>
 8005212:	e760      	b.n	80050d6 <shell_process+0x16>
        else if (VT100_KEY_INVALID == key)
 8005214:	2800      	cmp	r0, #0
 8005216:	f43f af5e 	beq.w	80050d6 <shell_process+0x16>
        else if (VT100_KEY_BACKSPACE == key)
 800521a:	2807      	cmp	r0, #7
 800521c:	d10e      	bne.n	800523c <shell_process+0x17c>
    if (cmd_buf_idx > 0)
 800521e:	6823      	ldr	r3, [r4, #0]
 8005220:	2b00      	cmp	r3, #0
 8005222:	dd04      	ble.n	800522e <shell_process+0x16e>
        cmd_buf[--cmd_buf_idx] = 0;
 8005224:	2100      	movs	r1, #0
 8005226:	4a1d      	ldr	r2, [pc, #116]	; (800529c <shell_process+0x1dc>)
 8005228:	3b01      	subs	r3, #1
 800522a:	6023      	str	r3, [r4, #0]
 800522c:	54d1      	strb	r1, [r2, r3]
            send_vt100_key(VT100_KEY_BACKSPACE);
 800522e:	2007      	movs	r0, #7
 8005230:	f7ff feb8 	bl	8004fa4 <send_vt100_key>
            send_vt100_key(VT100_KEY_CLEAR_EOL);
 8005234:	200a      	movs	r0, #10
 8005236:	f7ff feb5 	bl	8004fa4 <send_vt100_key>
 800523a:	e74c      	b.n	80050d6 <shell_process+0x16>
        else if (VT100_KEY_CURSOR_UP == key)
 800523c:	2802      	cmp	r0, #2
 800523e:	d116      	bne.n	800526e <shell_process+0x1ae>
            send_vt100_key(VT100_KEY_CLEAR_ENTIRE_LINE);
 8005240:	200b      	movs	r0, #11
 8005242:	f7ff feaf 	bl	8004fa4 <send_vt100_key>
            for (unsigned int ii = 0; ii < cmd_buf_idx + sizeof(prompt) - 1; ++ii)
 8005246:	2500      	movs	r5, #0
 8005248:	6823      	ldr	r3, [r4, #0]
 800524a:	3304      	adds	r3, #4
 800524c:	42ab      	cmp	r3, r5
 800524e:	d809      	bhi.n	8005264 <shell_process+0x1a4>
			print_no_newline(prompt);
 8005250:	a803      	add	r0, sp, #12
 8005252:	f7ff ff1b 	bl	800508c <print_no_newline>
            load_command_from_command_history(0);
 8005256:	2000      	movs	r0, #0
            load_command_from_command_history(1);
 8005258:	f7ff feb0 	bl	8004fbc <load_command_from_command_history>
            print_no_newline(cmd_buf);
 800525c:	480f      	ldr	r0, [pc, #60]	; (800529c <shell_process+0x1dc>)
 800525e:	f7ff ff15 	bl	800508c <print_no_newline>
 8005262:	e738      	b.n	80050d6 <shell_process+0x16>
                send_vt100_key(VT100_KEY_MOVE_CURSOR_LEFT);
 8005264:	200c      	movs	r0, #12
 8005266:	f7ff fe9d 	bl	8004fa4 <send_vt100_key>
            for (unsigned int ii = 0; ii < cmd_buf_idx + sizeof(prompt) - 1; ++ii)
 800526a:	3501      	adds	r5, #1
 800526c:	e7ec      	b.n	8005248 <shell_process+0x188>
        else if (VT100_KEY_CURSOR_DOWN == key)
 800526e:	2803      	cmp	r0, #3
 8005270:	f47f af31 	bne.w	80050d6 <shell_process+0x16>
            send_vt100_key(VT100_KEY_CLEAR_ENTIRE_LINE);
 8005274:	200b      	movs	r0, #11
 8005276:	f7ff fe95 	bl	8004fa4 <send_vt100_key>
            for (int ii = 0; ii < cmd_buf_idx; ++ii)
 800527a:	2500      	movs	r5, #0
 800527c:	6823      	ldr	r3, [r4, #0]
 800527e:	42ab      	cmp	r3, r5
 8005280:	dc01      	bgt.n	8005286 <shell_process+0x1c6>
            load_command_from_command_history(1);
 8005282:	2001      	movs	r0, #1
 8005284:	e7e8      	b.n	8005258 <shell_process+0x198>
                send_vt100_key(VT100_KEY_MOVE_CURSOR_LEFT);
 8005286:	200c      	movs	r0, #12
 8005288:	f7ff fe8c 	bl	8004fa4 <send_vt100_key>
            for (int ii = 0; ii < cmd_buf_idx; ++ii)
 800528c:	3501      	adds	r5, #1
 800528e:	e7f5      	b.n	800527c <shell_process+0x1bc>
 8005290:	0800729b 	.word	0x0800729b
 8005294:	200002fc 	.word	0x200002fc
 8005298:	080077b0 	.word	0x080077b0
 800529c:	200002b9 	.word	0x200002b9
 80052a0:	08007708 	.word	0x08007708
 80052a4:	20000504 	.word	0x20000504
 80052a8:	20000300 	.word	0x20000300
 80052ac:	20000500 	.word	0x20000500
 80052b0:	08008134 	.word	0x08008134
 80052b4:	08007709 	.word	0x08007709
 80052b8:	0800770e 	.word	0x0800770e
 80052bc:	08007718 	.word	0x08007718
 80052c0:	08007712 	.word	0x08007712

080052c4 <shell_cmd_dumpadc>:
}


//dumpconfig
static int shell_cmd_dumpadc(int argc, char ** argv)
{
 80052c4:	b508      	push	{r3, lr}
	print_adc_data();
 80052c6:	f000 fcc9 	bl	8005c5c <print_adc_data>
	return 1;
}
 80052ca:	2001      	movs	r0, #1
 80052cc:	bd08      	pop	{r3, pc}
	...

080052d0 <shell_cmd_storedefaultregs>:
	return 1;
}


static int shell_cmd_storedefaultregs(int argc, char ** argv)
{
 80052d0:	b510      	push	{r4, lr}
	//Store the current register values to default settings
	settings.max_brightness = get_reg(MAX_BRIGHTNESS);
 80052d2:	2000      	movs	r0, #0
 80052d4:	f7fe fb32 	bl	800393c <get_reg>
 80052d8:	4c38      	ldr	r4, [pc, #224]	; (80053bc <shell_cmd_storedefaultregs+0xec>)
 80052da:	8020      	strh	r0, [r4, #0]
	settings.pwm_ch1_r = get_reg(CH1_RED);
 80052dc:	2001      	movs	r0, #1
 80052de:	f7fe fb2d 	bl	800393c <get_reg>
 80052e2:	8060      	strh	r0, [r4, #2]
	settings.pwm_ch1_g = get_reg(CH1_GREEN);
 80052e4:	2002      	movs	r0, #2
 80052e6:	f7fe fb29 	bl	800393c <get_reg>
 80052ea:	80a0      	strh	r0, [r4, #4]
	settings.pwm_ch1_b = get_reg(CH1_BLUE);
 80052ec:	2003      	movs	r0, #3
 80052ee:	f7fe fb25 	bl	800393c <get_reg>
 80052f2:	80e0      	strh	r0, [r4, #6]
	settings.pwm_ch2_r = get_reg(CH2_RED);
 80052f4:	2004      	movs	r0, #4
 80052f6:	f7fe fb21 	bl	800393c <get_reg>
 80052fa:	8120      	strh	r0, [r4, #8]
	settings.pwm_ch2_g = get_reg(CH2_GREEN);
 80052fc:	2005      	movs	r0, #5
 80052fe:	f7fe fb1d 	bl	800393c <get_reg>
 8005302:	8160      	strh	r0, [r4, #10]
	settings.pwm_ch2_b = get_reg(CH2_BLUE);
 8005304:	2006      	movs	r0, #6
 8005306:	f7fe fb19 	bl	800393c <get_reg>
 800530a:	81a0      	strh	r0, [r4, #12]
	settings.pwm_ch3_r = get_reg(CH3_RED);
 800530c:	2007      	movs	r0, #7
 800530e:	f7fe fb15 	bl	800393c <get_reg>
 8005312:	81e0      	strh	r0, [r4, #14]
	settings.pwm_ch3_g = get_reg(CH3_GREEN);
 8005314:	2008      	movs	r0, #8
 8005316:	f7fe fb11 	bl	800393c <get_reg>
 800531a:	8220      	strh	r0, [r4, #16]
	settings.pwm_ch3_b = get_reg(CH3_BLUE);
 800531c:	2009      	movs	r0, #9
 800531e:	f7fe fb0d 	bl	800393c <get_reg>
 8005322:	8260      	strh	r0, [r4, #18]
	settings.pwm_ch3_w = get_reg(CH3_WHITE);
 8005324:	200a      	movs	r0, #10
 8005326:	f7fe fb09 	bl	800393c <get_reg>
 800532a:	82a0      	strh	r0, [r4, #20]

	//Deal with LED Strip Registers
	if (DMX_MODE2 == get_mode())
 800532c:	f7fe fac6 	bl	80038bc <get_mode>
 8005330:	2801      	cmp	r0, #1
 8005332:	d140      	bne.n	80053b6 <shell_cmd_storedefaultregs+0xe6>
	{
		settings.fx_select = get_reg(FX_SELECT);
 8005334:	200b      	movs	r0, #11
 8005336:	f7fe fb01 	bl	800393c <get_reg>
 800533a:	75a0      	strb	r0, [r4, #22]
		settings.strip1_pattern = get_reg(STRIP1_PATTERN);
 800533c:	200c      	movs	r0, #12
 800533e:	f7fe fafd 	bl	800393c <get_reg>
 8005342:	75e0      	strb	r0, [r4, #23]
		settings.strip1_speed = get_reg(STRIP1_SPEED);
 8005344:	200d      	movs	r0, #13
 8005346:	f7fe faf9 	bl	800393c <get_reg>
 800534a:	7620      	strb	r0, [r4, #24]
		settings.strip1_size = get_reg(STRIP1_SIZE);
 800534c:	200e      	movs	r0, #14
 800534e:	f7fe faf5 	bl	800393c <get_reg>
 8005352:	7660      	strb	r0, [r4, #25]
		settings.strip1_complexity = get_reg(STRIP1_COMPLEXITY);
 8005354:	200f      	movs	r0, #15
 8005356:	f7fe faf1 	bl	800393c <get_reg>
 800535a:	76a0      	strb	r0, [r4, #26]
		settings.strip1_v1 = get_reg(STRIP1_V1);
 800535c:	2010      	movs	r0, #16
 800535e:	f7fe faed 	bl	800393c <get_reg>
 8005362:	76e0      	strb	r0, [r4, #27]
		settings.strip1_v2 = get_reg(STRIP1_V2);
 8005364:	2011      	movs	r0, #17
 8005366:	f7fe fae9 	bl	800393c <get_reg>
 800536a:	7720      	strb	r0, [r4, #28]
		settings.strip1_v3 = get_reg(STRIP1_V3);
 800536c:	2012      	movs	r0, #18
 800536e:	f7fe fae5 	bl	800393c <get_reg>
 8005372:	7760      	strb	r0, [r4, #29]
		settings.strip2_pattern = get_reg(STRIP2_PATTERN);
 8005374:	2013      	movs	r0, #19
 8005376:	f7fe fae1 	bl	800393c <get_reg>
 800537a:	77a0      	strb	r0, [r4, #30]
		settings.strip2_speed = get_reg(STRIP2_SPEED);
 800537c:	2014      	movs	r0, #20
 800537e:	f7fe fadd 	bl	800393c <get_reg>
 8005382:	77e0      	strb	r0, [r4, #31]
		settings.strip2_size = get_reg(STRIP2_SIZE);
 8005384:	2015      	movs	r0, #21
 8005386:	f7fe fad9 	bl	800393c <get_reg>
 800538a:	f884 0020 	strb.w	r0, [r4, #32]
		settings.strip2_complexity = get_reg(STRIP2_COMPLEXITY);
 800538e:	2016      	movs	r0, #22
 8005390:	f7fe fad4 	bl	800393c <get_reg>
 8005394:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
		settings.strip2_v1 = get_reg(STRIP2_V1);
 8005398:	2017      	movs	r0, #23
 800539a:	f7fe facf 	bl	800393c <get_reg>
 800539e:	f884 0022 	strb.w	r0, [r4, #34]	; 0x22
		settings.strip2_v2 = get_reg(STRIP2_V2);
 80053a2:	2018      	movs	r0, #24
 80053a4:	f7fe faca 	bl	800393c <get_reg>
 80053a8:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
		settings.strip2_v3 = get_reg(STRIP2_V3);
 80053ac:	2019      	movs	r0, #25
 80053ae:	f7fe fac5 	bl	800393c <get_reg>
 80053b2:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
	}
	return 1;
}
 80053b6:	2001      	movs	r0, #1
 80053b8:	bd10      	pop	{r4, pc}
 80053ba:	bf00      	nop
 80053bc:	200006e0 	.word	0x200006e0

080053c0 <shell_cmd_getmode>:
{
 80053c0:	b508      	push	{r3, lr}
	switch (get_mode())
 80053c2:	f7fe fa7b 	bl	80038bc <get_mode>
 80053c6:	b118      	cbz	r0, 80053d0 <shell_cmd_getmode+0x10>
 80053c8:	2801      	cmp	r0, #1
 80053ca:	d005      	beq.n	80053d8 <shell_cmd_getmode+0x18>
}
 80053cc:	2001      	movs	r0, #1
 80053ce:	bd08      	pop	{r3, pc}
		print("Mode 1 (PWM)");
 80053d0:	4802      	ldr	r0, [pc, #8]	; (80053dc <shell_cmd_getmode+0x1c>)
		print("Mode 2 (PWM + Strip)");
 80053d2:	f7ff fe3b 	bl	800504c <print>
		break;
 80053d6:	e7f9      	b.n	80053cc <shell_cmd_getmode+0xc>
		print("Mode 2 (PWM + Strip)");
 80053d8:	4801      	ldr	r0, [pc, #4]	; (80053e0 <shell_cmd_getmode+0x20>)
 80053da:	e7fa      	b.n	80053d2 <shell_cmd_getmode+0x12>
 80053dc:	0800778d 	.word	0x0800778d
 80053e0:	0800779a 	.word	0x0800779a

080053e4 <shell_cmd_savesettings>:
{
 80053e4:	b508      	push	{r3, lr}
		save_settings();
 80053e6:	f7ff fc39 	bl	8004c5c <save_settings>
}
 80053ea:	2001      	movs	r0, #1
 80053ec:	bd08      	pop	{r3, pc}

080053ee <shell_cmd_dumpsettings>:
{
 80053ee:	b508      	push	{r3, lr}
		print_settings();
 80053f0:	f7ff fc3c 	bl	8004c6c <print_settings>
}
 80053f4:	2001      	movs	r0, #1
 80053f6:	bd08      	pop	{r3, pc}

080053f8 <shell_cmd_getaddr>:
{
 80053f8:	b508      	push	{r3, lr}
		print("DMX512 Address: %d",get_addr());
 80053fa:	f7fe fa59 	bl	80038b0 <get_addr>
 80053fe:	4601      	mov	r1, r0
 8005400:	4802      	ldr	r0, [pc, #8]	; (800540c <shell_cmd_getaddr+0x14>)
 8005402:	f7ff fe23 	bl	800504c <print>
}
 8005406:	2001      	movs	r0, #1
 8005408:	bd08      	pop	{r3, pc}
 800540a:	bf00      	nop
 800540c:	0800777a 	.word	0x0800777a

08005410 <shell_cmd_dumpregs>:
{
 8005410:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
		print("DMX512 Address: %d",get_addr());
 8005412:	f7fe fa4d 	bl	80038b0 <get_addr>
 8005416:	4601      	mov	r1, r0
 8005418:	4816      	ldr	r0, [pc, #88]	; (8005474 <shell_cmd_dumpregs+0x64>)
 800541a:	f7ff fe17 	bl	800504c <print>
		print("DMX512 Blocklength: %d",get_reg_length());
 800541e:	f7fe fa53 	bl	80038c8 <get_reg_length>
 8005422:	4601      	mov	r1, r0
 8005424:	4814      	ldr	r0, [pc, #80]	; (8005478 <shell_cmd_dumpregs+0x68>)
 8005426:	f7ff fe11 	bl	800504c <print>
		print("Mode: %d",(uint8_t)get_mode());
 800542a:	f7fe fa47 	bl	80038bc <get_mode>
 800542e:	4601      	mov	r1, r0
 8005430:	4812      	ldr	r0, [pc, #72]	; (800547c <shell_cmd_dumpregs+0x6c>)
 8005432:	f7ff fe0b 	bl	800504c <print>
		print("---------------------------");
 8005436:	4812      	ldr	r0, [pc, #72]	; (8005480 <shell_cmd_dumpregs+0x70>)
 8005438:	f7ff fe08 	bl	800504c <print>
		for(int ii=0;ii< get_reg_length();ii++)
 800543c:	2400      	movs	r4, #0
			print("Reg: %d\t Addr:%d  \t (%s)\t Val: %d",ii,get_addr()+ii,get_reg_name(ii),get_reg(ii));
 800543e:	4d11      	ldr	r5, [pc, #68]	; (8005484 <shell_cmd_dumpregs+0x74>)
		for(int ii=0;ii< get_reg_length();ii++)
 8005440:	f7fe fa42 	bl	80038c8 <get_reg_length>
 8005444:	42a0      	cmp	r0, r4
 8005446:	d802      	bhi.n	800544e <shell_cmd_dumpregs+0x3e>
}
 8005448:	2001      	movs	r0, #1
 800544a:	b003      	add	sp, #12
 800544c:	bdf0      	pop	{r4, r5, r6, r7, pc}
			print("Reg: %d\t Addr:%d  \t (%s)\t Val: %d",ii,get_addr()+ii,get_reg_name(ii),get_reg(ii));
 800544e:	f7fe fa2f 	bl	80038b0 <get_addr>
 8005452:	1906      	adds	r6, r0, r4
 8005454:	4620      	mov	r0, r4
 8005456:	f7fe fa81 	bl	800395c <get_reg_name>
 800545a:	4607      	mov	r7, r0
 800545c:	4620      	mov	r0, r4
 800545e:	f7fe fa6d 	bl	800393c <get_reg>
 8005462:	4621      	mov	r1, r4
 8005464:	9000      	str	r0, [sp, #0]
 8005466:	463b      	mov	r3, r7
 8005468:	4632      	mov	r2, r6
 800546a:	4628      	mov	r0, r5
 800546c:	f7ff fdee 	bl	800504c <print>
		for(int ii=0;ii< get_reg_length();ii++)
 8005470:	3401      	adds	r4, #1
 8005472:	e7e5      	b.n	8005440 <shell_cmd_dumpregs+0x30>
 8005474:	0800777a 	.word	0x0800777a
 8005478:	0800771c 	.word	0x0800771c
 800547c:	08007733 	.word	0x08007733
 8005480:	0800773c 	.word	0x0800773c
 8005484:	08007758 	.word	0x08007758

08005488 <shell_cmd_switchuartmode>:


//Set UART Mode
static int shell_cmd_switchuartmode(int argc, char ** argv)
{
	if (argc == 2)
 8005488:	2802      	cmp	r0, #2
{
 800548a:	b508      	push	{r3, lr}
	if (argc == 2)
 800548c:	d10d      	bne.n	80054aa <shell_cmd_switchuartmode+0x22>
	{
		switch (atoi(argv[1]))
 800548e:	6848      	ldr	r0, [r1, #4]
 8005490:	f000 ff97 	bl	80063c2 <atoi>
 8005494:	b118      	cbz	r0, 800549e <shell_cmd_switchuartmode+0x16>
 8005496:	2801      	cmp	r0, #1
 8005498:	d005      	beq.n	80054a6 <shell_cmd_switchuartmode+0x1e>
 800549a:	2001      	movs	r0, #1
 800549c:	e002      	b.n	80054a4 <shell_cmd_switchuartmode+0x1c>
		{
		case 0:
			UART_mode_SERIAL = (uint8_t)UART_MODE_DMX;
 800549e:	2001      	movs	r0, #1
 80054a0:	4b03      	ldr	r3, [pc, #12]	; (80054b0 <shell_cmd_switchuartmode+0x28>)
			break;
		case 1:
			UART_mode_USB = (uint8_t)UART_MODE_DMX;
 80054a2:	6018      	str	r0, [r3, #0]
	else
	{
		return 0;
	}
	return 1;
}
 80054a4:	bd08      	pop	{r3, pc}
			UART_mode_USB = (uint8_t)UART_MODE_DMX;
 80054a6:	4b03      	ldr	r3, [pc, #12]	; (80054b4 <shell_cmd_switchuartmode+0x2c>)
 80054a8:	e7fb      	b.n	80054a2 <shell_cmd_switchuartmode+0x1a>
		return 0;
 80054aa:	2000      	movs	r0, #0
 80054ac:	e7fa      	b.n	80054a4 <shell_cmd_switchuartmode+0x1c>
 80054ae:	bf00      	nop
 80054b0:	200002b0 	.word	0x200002b0
 80054b4:	200002b1 	.word	0x200002b1

080054b8 <shell_cmd_setuartmode>:
	if (argc == 2)
 80054b8:	2802      	cmp	r0, #2
{
 80054ba:	b538      	push	{r3, r4, r5, lr}
 80054bc:	460d      	mov	r5, r1
	if (argc == 2)
 80054be:	d117      	bne.n	80054f0 <shell_cmd_setuartmode+0x38>
		switch (atoi(argv[1]))
 80054c0:	6848      	ldr	r0, [r1, #4]
 80054c2:	f000 ff7e 	bl	80063c2 <atoi>
 80054c6:	4604      	mov	r4, r0
 80054c8:	b118      	cbz	r0, 80054d2 <shell_cmd_setuartmode+0x1a>
 80054ca:	2801      	cmp	r0, #1
 80054cc:	d008      	beq.n	80054e0 <shell_cmd_setuartmode+0x28>
	return 1;
 80054ce:	2401      	movs	r4, #1
 80054d0:	e00c      	b.n	80054ec <shell_cmd_setuartmode+0x34>
			settings.UART_Mode_UART = atoi(argv[2]);
 80054d2:	68a8      	ldr	r0, [r5, #8]
 80054d4:	f000 ff75 	bl	80063c2 <atoi>
 80054d8:	4b06      	ldr	r3, [pc, #24]	; (80054f4 <shell_cmd_setuartmode+0x3c>)
 80054da:	f883 002a 	strb.w	r0, [r3, #42]	; 0x2a
 80054de:	e7f6      	b.n	80054ce <shell_cmd_setuartmode+0x16>
			settings.UART_Mode_USB = atoi(argv[2]);
 80054e0:	68a8      	ldr	r0, [r5, #8]
 80054e2:	f000 ff6e 	bl	80063c2 <atoi>
 80054e6:	4b03      	ldr	r3, [pc, #12]	; (80054f4 <shell_cmd_setuartmode+0x3c>)
 80054e8:	f883 002b 	strb.w	r0, [r3, #43]	; 0x2b
}
 80054ec:	4620      	mov	r0, r4
 80054ee:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
 80054f0:	2400      	movs	r4, #0
 80054f2:	e7fb      	b.n	80054ec <shell_cmd_setuartmode+0x34>
 80054f4:	200006e0 	.word	0x200006e0

080054f8 <shell_cmd_setstriplength>:
	if (argc == 2)
 80054f8:	2802      	cmp	r0, #2
{
 80054fa:	b538      	push	{r3, r4, r5, lr}
 80054fc:	460d      	mov	r5, r1
	if (argc == 2)
 80054fe:	d115      	bne.n	800552c <shell_cmd_setstriplength+0x34>
		switch (atoi(argv[1]))
 8005500:	6848      	ldr	r0, [r1, #4]
 8005502:	f000 ff5e 	bl	80063c2 <atoi>
 8005506:	4604      	mov	r4, r0
 8005508:	b118      	cbz	r0, 8005512 <shell_cmd_setstriplength+0x1a>
 800550a:	2801      	cmp	r0, #1
 800550c:	d007      	beq.n	800551e <shell_cmd_setstriplength+0x26>
	return 1;
 800550e:	2401      	movs	r4, #1
 8005510:	e00a      	b.n	8005528 <shell_cmd_setstriplength+0x30>
			settings.strip1_length = atoi(argv[2]);
 8005512:	68a8      	ldr	r0, [r5, #8]
 8005514:	f000 ff55 	bl	80063c2 <atoi>
 8005518:	4b05      	ldr	r3, [pc, #20]	; (8005530 <shell_cmd_setstriplength+0x38>)
 800551a:	84d8      	strh	r0, [r3, #38]	; 0x26
 800551c:	e7f7      	b.n	800550e <shell_cmd_setstriplength+0x16>
			settings.strip2_length = atoi(argv[2]);
 800551e:	68a8      	ldr	r0, [r5, #8]
 8005520:	f000 ff4f 	bl	80063c2 <atoi>
 8005524:	4b02      	ldr	r3, [pc, #8]	; (8005530 <shell_cmd_setstriplength+0x38>)
 8005526:	8518      	strh	r0, [r3, #40]	; 0x28
}
 8005528:	4620      	mov	r0, r4
 800552a:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
 800552c:	2400      	movs	r4, #0
 800552e:	e7fb      	b.n	8005528 <shell_cmd_setstriplength+0x30>
 8005530:	200006e0 	.word	0x200006e0

08005534 <shell_cmd_settriggerctrl>:
	if (argc == 5)
 8005534:	2805      	cmp	r0, #5
{
 8005536:	b570      	push	{r4, r5, r6, lr}
 8005538:	460c      	mov	r4, r1
	if (argc == 5)
 800553a:	d135      	bne.n	80055a8 <shell_cmd_settriggerctrl+0x74>
		switch (atoi(argv[1]))
 800553c:	6848      	ldr	r0, [r1, #4]
 800553e:	f000 ff40 	bl	80063c2 <atoi>
 8005542:	4605      	mov	r5, r0
 8005544:	b118      	cbz	r0, 800554e <shell_cmd_settriggerctrl+0x1a>
 8005546:	2801      	cmp	r0, #1
 8005548:	d017      	beq.n	800557a <shell_cmd_settriggerctrl+0x46>
	return 1;
 800554a:	2501      	movs	r5, #1
 800554c:	e02a      	b.n	80055a4 <shell_cmd_settriggerctrl+0x70>
			settings.trigger_reg_hilo_A0 = atoi(argv[2]);
 800554e:	68a0      	ldr	r0, [r4, #8]
 8005550:	f000 ff37 	bl	80063c2 <atoi>
 8005554:	4d15      	ldr	r5, [pc, #84]	; (80055ac <shell_cmd_settriggerctrl+0x78>)
 8005556:	f885 0030 	strb.w	r0, [r5, #48]	; 0x30
			settings.trigger_val_hilo_A0 = atoi(argv[3]);
 800555a:	68e0      	ldr	r0, [r4, #12]
 800555c:	f000 ff31 	bl	80063c2 <atoi>
 8005560:	f885 0031 	strb.w	r0, [r5, #49]	; 0x31
			settings.trigger_reg_lohi_A0 = atoi(argv[4]);
 8005564:	6920      	ldr	r0, [r4, #16]
 8005566:	f000 ff2c 	bl	80063c2 <atoi>
 800556a:	f885 002e 	strb.w	r0, [r5, #46]	; 0x2e
			settings.trigger_val_lohi_A0 = atoi(argv[5]);
 800556e:	6960      	ldr	r0, [r4, #20]
 8005570:	f000 ff27 	bl	80063c2 <atoi>
 8005574:	f885 002f 	strb.w	r0, [r5, #47]	; 0x2f
 8005578:	e7e7      	b.n	800554a <shell_cmd_settriggerctrl+0x16>
			settings.trigger_reg_hilo_A1 = atoi(argv[2]);
 800557a:	68a0      	ldr	r0, [r4, #8]
 800557c:	f000 ff21 	bl	80063c2 <atoi>
 8005580:	4e0a      	ldr	r6, [pc, #40]	; (80055ac <shell_cmd_settriggerctrl+0x78>)
 8005582:	f886 0037 	strb.w	r0, [r6, #55]	; 0x37
			settings.trigger_val_hilo_A1 = atoi(argv[3]);
 8005586:	68e0      	ldr	r0, [r4, #12]
 8005588:	f000 ff1b 	bl	80063c2 <atoi>
 800558c:	f886 0038 	strb.w	r0, [r6, #56]	; 0x38
			settings.trigger_reg_lohi_A1 = atoi(argv[4]);
 8005590:	6920      	ldr	r0, [r4, #16]
 8005592:	f000 ff16 	bl	80063c2 <atoi>
 8005596:	f886 0035 	strb.w	r0, [r6, #53]	; 0x35
			settings.trigger_val_lohi_A1 = atoi(argv[5]);
 800559a:	6960      	ldr	r0, [r4, #20]
 800559c:	f000 ff11 	bl	80063c2 <atoi>
 80055a0:	f886 0036 	strb.w	r0, [r6, #54]	; 0x36
}
 80055a4:	4628      	mov	r0, r5
 80055a6:	bd70      	pop	{r4, r5, r6, pc}
		return 0;
 80055a8:	2500      	movs	r5, #0
 80055aa:	e7fb      	b.n	80055a4 <shell_cmd_settriggerctrl+0x70>
 80055ac:	200006e0 	.word	0x200006e0

080055b0 <shell_cmd_settriggerconfig>:
	if (argc == 4)
 80055b0:	2804      	cmp	r0, #4
{
 80055b2:	b570      	push	{r4, r5, r6, lr}
 80055b4:	460c      	mov	r4, r1
	if (argc == 4)
 80055b6:	d12b      	bne.n	8005610 <shell_cmd_settriggerconfig+0x60>
		switch (atoi(argv[1]))
 80055b8:	6848      	ldr	r0, [r1, #4]
 80055ba:	f000 ff02 	bl	80063c2 <atoi>
 80055be:	4605      	mov	r5, r0
 80055c0:	b118      	cbz	r0, 80055ca <shell_cmd_settriggerconfig+0x1a>
 80055c2:	2801      	cmp	r0, #1
 80055c4:	d012      	beq.n	80055ec <shell_cmd_settriggerconfig+0x3c>
	return 1;
 80055c6:	2501      	movs	r5, #1
 80055c8:	e020      	b.n	800560c <shell_cmd_settriggerconfig+0x5c>
			settings.trigger_mode_A0 = atoi(argv[2]);
 80055ca:	68a0      	ldr	r0, [r4, #8]
 80055cc:	f000 fef9 	bl	80063c2 <atoi>
 80055d0:	4d10      	ldr	r5, [pc, #64]	; (8005614 <shell_cmd_settriggerconfig+0x64>)
 80055d2:	f885 002c 	strb.w	r0, [r5, #44]	; 0x2c
			settings.trigger_reg_A0 = atoi(argv[3]);
 80055d6:	68e0      	ldr	r0, [r4, #12]
 80055d8:	f000 fef3 	bl	80063c2 <atoi>
 80055dc:	f885 002d 	strb.w	r0, [r5, #45]	; 0x2d
			settings.trigger_level_A0 = atoi(argv[4]);
 80055e0:	6920      	ldr	r0, [r4, #16]
 80055e2:	f000 feee 	bl	80063c2 <atoi>
 80055e6:	f885 0032 	strb.w	r0, [r5, #50]	; 0x32
 80055ea:	e7ec      	b.n	80055c6 <shell_cmd_settriggerconfig+0x16>
			settings.trigger_mode_A1 = atoi(argv[2]);
 80055ec:	68a0      	ldr	r0, [r4, #8]
 80055ee:	f000 fee8 	bl	80063c2 <atoi>
 80055f2:	4e08      	ldr	r6, [pc, #32]	; (8005614 <shell_cmd_settriggerconfig+0x64>)
 80055f4:	f886 0033 	strb.w	r0, [r6, #51]	; 0x33
			settings.trigger_reg_A1 = atoi(argv[3]);
 80055f8:	68e0      	ldr	r0, [r4, #12]
 80055fa:	f000 fee2 	bl	80063c2 <atoi>
 80055fe:	f886 0034 	strb.w	r0, [r6, #52]	; 0x34
			settings.trigger_level_A1 = atoi(argv[4]);
 8005602:	6920      	ldr	r0, [r4, #16]
 8005604:	f000 fedd 	bl	80063c2 <atoi>
 8005608:	f886 0039 	strb.w	r0, [r6, #57]	; 0x39
}
 800560c:	4628      	mov	r0, r5
 800560e:	bd70      	pop	{r4, r5, r6, pc}
		return 0;
 8005610:	2500      	movs	r5, #0
 8005612:	e7fb      	b.n	800560c <shell_cmd_settriggerconfig+0x5c>
 8005614:	200006e0 	.word	0x200006e0

08005618 <shell_cmd_setgamma>:
	if (argc == 2)
 8005618:	2802      	cmp	r0, #2
{
 800561a:	b538      	push	{r3, r4, r5, lr}
 800561c:	460c      	mov	r4, r1
	if (argc == 2)
 800561e:	d118      	bne.n	8005652 <shell_cmd_setgamma+0x3a>
		switch (atoi(argv[1]))
 8005620:	6848      	ldr	r0, [r1, #4]
 8005622:	f000 fece 	bl	80063c2 <atoi>
 8005626:	4d0c      	ldr	r5, [pc, #48]	; (8005658 <shell_cmd_setgamma+0x40>)
 8005628:	b138      	cbz	r0, 800563a <shell_cmd_setgamma+0x22>
 800562a:	2802      	cmp	r0, #2
 800562c:	d00b      	beq.n	8005646 <shell_cmd_setgamma+0x2e>
			settings.gamma_green = atoi(argv[2]);
 800562e:	68a0      	ldr	r0, [r4, #8]
 8005630:	f000 fec7 	bl	80063c2 <atoi>
 8005634:	f8a5 0044 	strh.w	r0, [r5, #68]	; 0x44
 8005638:	e003      	b.n	8005642 <shell_cmd_setgamma+0x2a>
			settings.gamma_red = atoi(argv[2]);
 800563a:	68a0      	ldr	r0, [r4, #8]
 800563c:	f000 fec1 	bl	80063c2 <atoi>
 8005640:	87e8      	strh	r0, [r5, #62]	; 0x3e
	return 1;
 8005642:	2001      	movs	r0, #1
}
 8005644:	bd38      	pop	{r3, r4, r5, pc}
			settings.gamma_blue = atoi(argv[2]);
 8005646:	68a0      	ldr	r0, [r4, #8]
 8005648:	f000 febb 	bl	80063c2 <atoi>
 800564c:	f8a5 004a 	strh.w	r0, [r5, #74]	; 0x4a
 8005650:	e7f7      	b.n	8005642 <shell_cmd_setgamma+0x2a>
		return 0;
 8005652:	2000      	movs	r0, #0
 8005654:	e7f6      	b.n	8005644 <shell_cmd_setgamma+0x2c>
 8005656:	bf00      	nop
 8005658:	200006e0 	.word	0x200006e0

0800565c <shell_cmd_setoffset>:
	if (argc == 2)
 800565c:	2802      	cmp	r0, #2
{
 800565e:	b538      	push	{r3, r4, r5, lr}
 8005660:	460c      	mov	r4, r1
	if (argc == 2)
 8005662:	d118      	bne.n	8005696 <shell_cmd_setoffset+0x3a>
		switch (atoi(argv[1]))
 8005664:	6848      	ldr	r0, [r1, #4]
 8005666:	f000 feac 	bl	80063c2 <atoi>
 800566a:	4d0c      	ldr	r5, [pc, #48]	; (800569c <shell_cmd_setoffset+0x40>)
 800566c:	b138      	cbz	r0, 800567e <shell_cmd_setoffset+0x22>
 800566e:	2802      	cmp	r0, #2
 8005670:	d00b      	beq.n	800568a <shell_cmd_setoffset+0x2e>
			settings.offset_green = atoi(argv[2]);
 8005672:	68a0      	ldr	r0, [r4, #8]
 8005674:	f000 fea5 	bl	80063c2 <atoi>
 8005678:	f8a5 0040 	strh.w	r0, [r5, #64]	; 0x40
 800567c:	e003      	b.n	8005686 <shell_cmd_setoffset+0x2a>
			settings.offset_red = atoi(argv[2]);
 800567e:	68a0      	ldr	r0, [r4, #8]
 8005680:	f000 fe9f 	bl	80063c2 <atoi>
 8005684:	8768      	strh	r0, [r5, #58]	; 0x3a
	return 1;
 8005686:	2001      	movs	r0, #1
}
 8005688:	bd38      	pop	{r3, r4, r5, pc}
			settings.offset_blue = atoi(argv[2]);
 800568a:	68a0      	ldr	r0, [r4, #8]
 800568c:	f000 fe99 	bl	80063c2 <atoi>
 8005690:	f8a5 0046 	strh.w	r0, [r5, #70]	; 0x46
 8005694:	e7f7      	b.n	8005686 <shell_cmd_setoffset+0x2a>
		return 0;
 8005696:	2000      	movs	r0, #0
 8005698:	e7f6      	b.n	8005688 <shell_cmd_setoffset+0x2c>
 800569a:	bf00      	nop
 800569c:	200006e0 	.word	0x200006e0

080056a0 <shell_cmd_setgain>:
	if (argc == 2)
 80056a0:	2802      	cmp	r0, #2
{
 80056a2:	b538      	push	{r3, r4, r5, lr}
 80056a4:	460c      	mov	r4, r1
	if (argc == 2)
 80056a6:	d118      	bne.n	80056da <shell_cmd_setgain+0x3a>
		switch (atoi(argv[1]))
 80056a8:	6848      	ldr	r0, [r1, #4]
 80056aa:	f000 fe8a 	bl	80063c2 <atoi>
 80056ae:	4d0c      	ldr	r5, [pc, #48]	; (80056e0 <shell_cmd_setgain+0x40>)
 80056b0:	b138      	cbz	r0, 80056c2 <shell_cmd_setgain+0x22>
 80056b2:	2802      	cmp	r0, #2
 80056b4:	d00b      	beq.n	80056ce <shell_cmd_setgain+0x2e>
			settings.gain_green = atoi(argv[2]);
 80056b6:	68a0      	ldr	r0, [r4, #8]
 80056b8:	f000 fe83 	bl	80063c2 <atoi>
 80056bc:	f8a5 0042 	strh.w	r0, [r5, #66]	; 0x42
 80056c0:	e003      	b.n	80056ca <shell_cmd_setgain+0x2a>
			settings.gain_red = atoi(argv[2]);
 80056c2:	68a0      	ldr	r0, [r4, #8]
 80056c4:	f000 fe7d 	bl	80063c2 <atoi>
 80056c8:	87a8      	strh	r0, [r5, #60]	; 0x3c
	return 1;
 80056ca:	2001      	movs	r0, #1
}
 80056cc:	bd38      	pop	{r3, r4, r5, pc}
			settings.gain_blue = atoi(argv[2]);
 80056ce:	68a0      	ldr	r0, [r4, #8]
 80056d0:	f000 fe77 	bl	80063c2 <atoi>
 80056d4:	f8a5 0048 	strh.w	r0, [r5, #72]	; 0x48
 80056d8:	e7f7      	b.n	80056ca <shell_cmd_setgain+0x2a>
		return 0;
 80056da:	2000      	movs	r0, #0
 80056dc:	e7f6      	b.n	80056cc <shell_cmd_setgain+0x2c>
 80056de:	bf00      	nop
 80056e0:	200006e0 	.word	0x200006e0

080056e4 <shell_cmd_setfxmultiplier>:
{
 80056e4:	b510      	push	{r4, lr}
	uint8_t val = atoi(argv[1]);
 80056e6:	6848      	ldr	r0, [r1, #4]
 80056e8:	f000 fe6b 	bl	80063c2 <atoi>
 80056ec:	b2c0      	uxtb	r0, r0
	if ((val == 4) || (val == 2) || (val == 1))
 80056ee:	2804      	cmp	r0, #4
 80056f0:	4c07      	ldr	r4, [pc, #28]	; (8005710 <shell_cmd_setfxmultiplier+0x2c>)
 80056f2:	d002      	beq.n	80056fa <shell_cmd_setfxmultiplier+0x16>
 80056f4:	1e43      	subs	r3, r0, #1
 80056f6:	2b01      	cmp	r3, #1
 80056f8:	d803      	bhi.n	8005702 <shell_cmd_setfxmultiplier+0x1e>
		settings.fx_multiplier = val;
 80056fa:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
}
 80056fe:	2001      	movs	r0, #1
 8005700:	bd10      	pop	{r4, pc}
		print("Invalid Multiplier");
 8005702:	4804      	ldr	r0, [pc, #16]	; (8005714 <shell_cmd_setfxmultiplier+0x30>)
 8005704:	f7ff fca2 	bl	800504c <print>
		settings.fx_multiplier = 4;
 8005708:	2304      	movs	r3, #4
 800570a:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
 800570e:	e7f6      	b.n	80056fe <shell_cmd_setfxmultiplier+0x1a>
 8005710:	200006e0 	.word	0x200006e0
 8005714:	080078a0 	.word	0x080078a0

08005718 <shell_cmd_test>:
	if (argc == 1)
 8005718:	2801      	cmp	r0, #1
{
 800571a:	b510      	push	{r4, lr}
 800571c:	4604      	mov	r4, r0
	if (argc == 1)
 800571e:	d105      	bne.n	800572c <shell_cmd_test+0x14>
		print("Loopback Data: %s",argv[1]);
 8005720:	6849      	ldr	r1, [r1, #4]
 8005722:	4803      	ldr	r0, [pc, #12]	; (8005730 <shell_cmd_test+0x18>)
 8005724:	f7ff fc92 	bl	800504c <print>
}
 8005728:	4620      	mov	r0, r4
 800572a:	bd10      	pop	{r4, pc}
	return 0;
 800572c:	2400      	movs	r4, #0
 800572e:	e7fb      	b.n	8005728 <shell_cmd_test+0x10>
 8005730:	080078b3 	.word	0x080078b3

08005734 <shell_cmd_setreg>:
	if (argc == 2)
 8005734:	2802      	cmp	r0, #2
{
 8005736:	b538      	push	{r3, r4, r5, lr}
 8005738:	460c      	mov	r4, r1
	if (argc == 2)
 800573a:	d10c      	bne.n	8005756 <shell_cmd_setreg+0x22>
		set_reg(atoi(argv[1]),atoi(argv[2]));
 800573c:	6848      	ldr	r0, [r1, #4]
 800573e:	f000 fe40 	bl	80063c2 <atoi>
 8005742:	4605      	mov	r5, r0
 8005744:	68a0      	ldr	r0, [r4, #8]
 8005746:	f000 fe3c 	bl	80063c2 <atoi>
 800574a:	b2c1      	uxtb	r1, r0
 800574c:	4628      	mov	r0, r5
 800574e:	f7fe f8e7 	bl	8003920 <set_reg>
 8005752:	2001      	movs	r0, #1
}
 8005754:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
 8005756:	2000      	movs	r0, #0
 8005758:	e7fc      	b.n	8005754 <shell_cmd_setreg+0x20>

0800575a <shell_cmd_setbrightness>:
	if (argc == 1)
 800575a:	2801      	cmp	r0, #1
{
 800575c:	b510      	push	{r4, lr}
 800575e:	4604      	mov	r4, r0
	if (argc == 1)
 8005760:	d108      	bne.n	8005774 <shell_cmd_setbrightness+0x1a>
		set_reg(MAX_BRIGHTNESS,(uint8_t) atoi(argv[1]));
 8005762:	6848      	ldr	r0, [r1, #4]
 8005764:	f000 fe2d 	bl	80063c2 <atoi>
 8005768:	b2c1      	uxtb	r1, r0
 800576a:	2000      	movs	r0, #0
 800576c:	f7fe f8d8 	bl	8003920 <set_reg>
}
 8005770:	4620      	mov	r0, r4
 8005772:	bd10      	pop	{r4, pc}
		return 0;
 8005774:	2400      	movs	r4, #0
 8005776:	e7fb      	b.n	8005770 <shell_cmd_setbrightness+0x16>

08005778 <shell_cmd_setpwm>:
	if (argc == 3)
 8005778:	2803      	cmp	r0, #3
{
 800577a:	b570      	push	{r4, r5, r6, lr}
 800577c:	460c      	mov	r4, r1
	if (argc == 3)
 800577e:	d111      	bne.n	80057a4 <shell_cmd_setpwm+0x2c>
		configPWM((pwmtimerid_t)atoi(argv[1]),(pwmchid_t)atoi(argv[2]), (uint16_t)atoi(argv[3]));
 8005780:	6848      	ldr	r0, [r1, #4]
 8005782:	f000 fe1e 	bl	80063c2 <atoi>
 8005786:	4605      	mov	r5, r0
 8005788:	68a0      	ldr	r0, [r4, #8]
 800578a:	f000 fe1a 	bl	80063c2 <atoi>
 800578e:	4606      	mov	r6, r0
 8005790:	68e0      	ldr	r0, [r4, #12]
 8005792:	f000 fe16 	bl	80063c2 <atoi>
 8005796:	b2f1      	uxtb	r1, r6
 8005798:	b282      	uxth	r2, r0
 800579a:	b2e8      	uxtb	r0, r5
 800579c:	f7ff f87a 	bl	8004894 <configPWM>
 80057a0:	2001      	movs	r0, #1
}
 80057a2:	bd70      	pop	{r4, r5, r6, pc}
		return 0;
 80057a4:	2000      	movs	r0, #0
 80057a6:	e7fc      	b.n	80057a2 <shell_cmd_setpwm+0x2a>

080057a8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80057a8:	4b0e      	ldr	r3, [pc, #56]	; (80057e4 <HAL_MspInit+0x3c>)
{
 80057aa:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 80057ac:	699a      	ldr	r2, [r3, #24]
 80057ae:	f042 0201 	orr.w	r2, r2, #1
 80057b2:	619a      	str	r2, [r3, #24]
 80057b4:	699a      	ldr	r2, [r3, #24]
 80057b6:	f002 0201 	and.w	r2, r2, #1
 80057ba:	9200      	str	r2, [sp, #0]
 80057bc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80057be:	69da      	ldr	r2, [r3, #28]
 80057c0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80057c4:	61da      	str	r2, [r3, #28]
 80057c6:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80057c8:	4a07      	ldr	r2, [pc, #28]	; (80057e8 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80057ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057ce:	9301      	str	r3, [sp, #4]
 80057d0:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80057d2:	6853      	ldr	r3, [r2, #4]
 80057d4:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80057d8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80057dc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80057de:	b002      	add	sp, #8
 80057e0:	4770      	bx	lr
 80057e2:	bf00      	nop
 80057e4:	40021000 	.word	0x40021000
 80057e8:	40010000 	.word	0x40010000

080057ec <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80057ec:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057ee:	2410      	movs	r4, #16
{
 80057f0:	4605      	mov	r5, r0
 80057f2:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057f4:	4622      	mov	r2, r4
 80057f6:	2100      	movs	r1, #0
 80057f8:	eb0d 0004 	add.w	r0, sp, r4
 80057fc:	f000 fe33 	bl	8006466 <memset>
  if(hadc->Instance==ADC1)
 8005800:	682b      	ldr	r3, [r5, #0]
 8005802:	4a1e      	ldr	r2, [pc, #120]	; (800587c <HAL_ADC_MspInit+0x90>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d11d      	bne.n	8005844 <HAL_ADC_MspInit+0x58>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005808:	4b1d      	ldr	r3, [pc, #116]	; (8005880 <HAL_ADC_MspInit+0x94>)
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = ANALOG_0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(ANALOG_0_GPIO_Port, &GPIO_InitStruct);
 800580a:	eb0d 0104 	add.w	r1, sp, r4
    __HAL_RCC_ADC1_CLK_ENABLE();
 800580e:	699a      	ldr	r2, [r3, #24]
 8005810:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005814:	619a      	str	r2, [r3, #24]
 8005816:	699a      	ldr	r2, [r3, #24]
 8005818:	f402 7200 	and.w	r2, r2, #512	; 0x200
 800581c:	9200      	str	r2, [sp, #0]
 800581e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005820:	699a      	ldr	r2, [r3, #24]
 8005822:	f042 0204 	orr.w	r2, r2, #4
 8005826:	619a      	str	r2, [r3, #24]
 8005828:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800582a:	2201      	movs	r2, #1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800582c:	f003 0304 	and.w	r3, r3, #4
 8005830:	9301      	str	r3, [sp, #4]
 8005832:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005834:	2303      	movs	r3, #3
 8005836:	e9cd 2304 	strd	r2, r3, [sp, #16]
    /**ADC2 GPIO Configuration    
    PA4     ------> ADC2_IN4 
    */
    GPIO_InitStruct.Pin = ANALOG_1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(ANALOG_1_GPIO_Port, &GPIO_InitStruct);
 800583a:	4812      	ldr	r0, [pc, #72]	; (8005884 <HAL_ADC_MspInit+0x98>)
 800583c:	f7fb fc76 	bl	800112c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8005840:	b009      	add	sp, #36	; 0x24
 8005842:	bd30      	pop	{r4, r5, pc}
  else if(hadc->Instance==ADC2)
 8005844:	4a10      	ldr	r2, [pc, #64]	; (8005888 <HAL_ADC_MspInit+0x9c>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d1fa      	bne.n	8005840 <HAL_ADC_MspInit+0x54>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800584a:	4b0d      	ldr	r3, [pc, #52]	; (8005880 <HAL_ADC_MspInit+0x94>)
    HAL_GPIO_Init(ANALOG_1_GPIO_Port, &GPIO_InitStruct);
 800584c:	a904      	add	r1, sp, #16
    __HAL_RCC_ADC2_CLK_ENABLE();
 800584e:	699a      	ldr	r2, [r3, #24]
 8005850:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005854:	619a      	str	r2, [r3, #24]
 8005856:	699a      	ldr	r2, [r3, #24]
 8005858:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 800585c:	9202      	str	r2, [sp, #8]
 800585e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005860:	699a      	ldr	r2, [r3, #24]
 8005862:	f042 0204 	orr.w	r2, r2, #4
 8005866:	619a      	str	r2, [r3, #24]
 8005868:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pin = ANALOG_1_Pin;
 800586a:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800586c:	f003 0304 	and.w	r3, r3, #4
 8005870:	9303      	str	r3, [sp, #12]
 8005872:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005874:	2303      	movs	r3, #3
 8005876:	9305      	str	r3, [sp, #20]
 8005878:	e7df      	b.n	800583a <HAL_ADC_MspInit+0x4e>
 800587a:	bf00      	nop
 800587c:	40012400 	.word	0x40012400
 8005880:	40021000 	.word	0x40021000
 8005884:	40010800 	.word	0x40010800
 8005888:	40012800 	.word	0x40012800

0800588c <HAL_UART_MspInit>:
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800588c:	2210      	movs	r2, #16
{
 800588e:	b510      	push	{r4, lr}
 8005890:	4604      	mov	r4, r0
 8005892:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005894:	eb0d 0002 	add.w	r0, sp, r2
 8005898:	2100      	movs	r1, #0
 800589a:	f000 fde4 	bl	8006466 <memset>
  if(huart->Instance==USART1)
 800589e:	6823      	ldr	r3, [r4, #0]
 80058a0:	4a2a      	ldr	r2, [pc, #168]	; (800594c <HAL_UART_MspInit+0xc0>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d125      	bne.n	80058f2 <HAL_UART_MspInit+0x66>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80058a6:	4b2a      	ldr	r3, [pc, #168]	; (8005950 <HAL_UART_MspInit+0xc4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX 
    */
    GPIO_InitStruct.Pin = RS485_RXTX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80058a8:	2040      	movs	r0, #64	; 0x40
    __HAL_RCC_USART1_CLK_ENABLE();
 80058aa:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(RS485_RXTX_GPIO_Port, &GPIO_InitStruct);
 80058ac:	a904      	add	r1, sp, #16
    __HAL_RCC_USART1_CLK_ENABLE();
 80058ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80058b2:	619a      	str	r2, [r3, #24]
 80058b4:	699a      	ldr	r2, [r3, #24]
 80058b6:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80058ba:	9200      	str	r2, [sp, #0]
 80058bc:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80058be:	699a      	ldr	r2, [r3, #24]
 80058c0:	f042 0208 	orr.w	r2, r2, #8
 80058c4:	619a      	str	r2, [r3, #24]
 80058c6:	699b      	ldr	r3, [r3, #24]
 80058c8:	f003 0308 	and.w	r3, r3, #8
 80058cc:	9301      	str	r3, [sp, #4]
 80058ce:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80058d0:	2312      	movs	r3, #18
 80058d2:	e9cd 0304 	strd	r0, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80058d6:	2303      	movs	r3, #3
    HAL_GPIO_Init(RS485_RXTX_GPIO_Port, &GPIO_InitStruct);
 80058d8:	481e      	ldr	r0, [pc, #120]	; (8005954 <HAL_UART_MspInit+0xc8>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80058da:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(RS485_RXTX_GPIO_Port, &GPIO_InitStruct);
 80058dc:	f7fb fc26 	bl	800112c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 80058e0:	4a1d      	ldr	r2, [pc, #116]	; (8005958 <HAL_UART_MspInit+0xcc>)
 80058e2:	6853      	ldr	r3, [r2, #4]
 80058e4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80058e8:	f043 0304 	orr.w	r3, r3, #4
 80058ec:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80058ee:	b008      	add	sp, #32
 80058f0:	bd10      	pop	{r4, pc}
  else if(huart->Instance==USART3)
 80058f2:	4a1a      	ldr	r2, [pc, #104]	; (800595c <HAL_UART_MspInit+0xd0>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d1fa      	bne.n	80058ee <HAL_UART_MspInit+0x62>
    __HAL_RCC_USART3_CLK_ENABLE();
 80058f8:	4b15      	ldr	r3, [pc, #84]	; (8005950 <HAL_UART_MspInit+0xc4>)
    HAL_GPIO_Init(RS232_TX_GPIO_Port, &GPIO_InitStruct);
 80058fa:	a904      	add	r1, sp, #16
    __HAL_RCC_USART3_CLK_ENABLE();
 80058fc:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(RS232_TX_GPIO_Port, &GPIO_InitStruct);
 80058fe:	4815      	ldr	r0, [pc, #84]	; (8005954 <HAL_UART_MspInit+0xc8>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8005900:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005904:	61da      	str	r2, [r3, #28]
 8005906:	69da      	ldr	r2, [r3, #28]
 8005908:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 800590c:	9202      	str	r2, [sp, #8]
 800590e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005910:	699a      	ldr	r2, [r3, #24]
 8005912:	f042 0208 	orr.w	r2, r2, #8
 8005916:	619a      	str	r2, [r3, #24]
 8005918:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800591a:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800591e:	f003 0308 	and.w	r3, r3, #8
 8005922:	9303      	str	r3, [sp, #12]
 8005924:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005926:	2302      	movs	r3, #2
 8005928:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800592c:	2303      	movs	r3, #3
 800592e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(RS232_TX_GPIO_Port, &GPIO_InitStruct);
 8005930:	f7fb fbfc 	bl	800112c <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005934:	2300      	movs	r3, #0
 8005936:	f44f 6100 	mov.w	r1, #2048	; 0x800
    HAL_GPIO_Init(RS232_RX_GPIO_Port, &GPIO_InitStruct);
 800593a:	4806      	ldr	r0, [pc, #24]	; (8005954 <HAL_UART_MspInit+0xc8>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800593c:	e9cd 1304 	strd	r1, r3, [sp, #16]
    HAL_GPIO_Init(RS232_RX_GPIO_Port, &GPIO_InitStruct);
 8005940:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005942:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(RS232_RX_GPIO_Port, &GPIO_InitStruct);
 8005944:	f7fb fbf2 	bl	800112c <HAL_GPIO_Init>
}
 8005948:	e7d1      	b.n	80058ee <HAL_UART_MspInit+0x62>
 800594a:	bf00      	nop
 800594c:	40013800 	.word	0x40013800
 8005950:	40021000 	.word	0x40021000
 8005954:	40010c00 	.word	0x40010c00
 8005958:	40010000 	.word	0x40010000
 800595c:	40004800 	.word	0x40004800

08005960 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005960:	4770      	bx	lr

08005962 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005962:	e7fe      	b.n	8005962 <HardFault_Handler>

08005964 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005964:	e7fe      	b.n	8005964 <MemManage_Handler>

08005966 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005966:	e7fe      	b.n	8005966 <BusFault_Handler>

08005968 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005968:	e7fe      	b.n	8005968 <UsageFault_Handler>

0800596a <SVC_Handler>:
 800596a:	4770      	bx	lr

0800596c <DebugMon_Handler>:
 800596c:	4770      	bx	lr

0800596e <PendSV_Handler>:
 800596e:	4770      	bx	lr

08005970 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005970:	f7fa beae 	b.w	80006d0 <HAL_IncTick>

08005974 <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8005974:	4801      	ldr	r0, [pc, #4]	; (800597c <DMA1_Channel3_IRQHandler+0x8>)
 8005976:	f7fb ba17 	b.w	8000da8 <HAL_DMA_IRQHandler>
 800597a:	bf00      	nop
 800597c:	2000095c 	.word	0x2000095c

08005980 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8005980:	4801      	ldr	r0, [pc, #4]	; (8005988 <DMA1_Channel4_IRQHandler+0x8>)
 8005982:	f7fb ba11 	b.w	8000da8 <HAL_DMA_IRQHandler>
 8005986:	bf00      	nop
 8005988:	20000918 	.word	0x20000918

0800598c <USB_LP_CAN1_RX0_IRQHandler>:
void USB_LP_CAN1_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800598c:	4801      	ldr	r0, [pc, #4]	; (8005994 <USB_LP_CAN1_RX0_IRQHandler+0x8>)
 800598e:	f7fb bd2d 	b.w	80013ec <HAL_PCD_IRQHandler>
 8005992:	bf00      	nop
 8005994:	20000a80 	.word	0x20000a80

08005998 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8005998:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800599a:	4b0a      	ldr	r3, [pc, #40]	; (80059c4 <_sbrk+0x2c>)
{
 800599c:	4602      	mov	r2, r0
	if (heap_end == 0)
 800599e:	6819      	ldr	r1, [r3, #0]
 80059a0:	b909      	cbnz	r1, 80059a6 <_sbrk+0xe>
		heap_end = &end;
 80059a2:	4909      	ldr	r1, [pc, #36]	; (80059c8 <_sbrk+0x30>)
 80059a4:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 80059a6:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 80059a8:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 80059aa:	4402      	add	r2, r0
 80059ac:	428a      	cmp	r2, r1
 80059ae:	d906      	bls.n	80059be <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80059b0:	f000 fd14 	bl	80063dc <__errno>
 80059b4:	230c      	movs	r3, #12
 80059b6:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80059b8:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 80059bc:	bd08      	pop	{r3, pc}
	heap_end += incr;
 80059be:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
 80059c0:	e7fc      	b.n	80059bc <_sbrk+0x24>
 80059c2:	bf00      	nop
 80059c4:	20000588 	.word	0x20000588
 80059c8:	20000cf4 	.word	0x20000cf4

080059cc <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80059cc:	4b0f      	ldr	r3, [pc, #60]	; (8005a0c <SystemInit+0x40>)
 80059ce:	681a      	ldr	r2, [r3, #0]
 80059d0:	f042 0201 	orr.w	r2, r2, #1
 80059d4:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80059d6:	6859      	ldr	r1, [r3, #4]
 80059d8:	4a0d      	ldr	r2, [pc, #52]	; (8005a10 <SystemInit+0x44>)
 80059da:	400a      	ands	r2, r1
 80059dc:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80059de:	681a      	ldr	r2, [r3, #0]
 80059e0:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80059e4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80059e8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80059ea:	681a      	ldr	r2, [r3, #0]
 80059ec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80059f0:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80059f2:	685a      	ldr	r2, [r3, #4]
 80059f4:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80059f8:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80059fa:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80059fe:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8005a00:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005a04:	4b03      	ldr	r3, [pc, #12]	; (8005a14 <SystemInit+0x48>)
 8005a06:	609a      	str	r2, [r3, #8]
#endif 
}
 8005a08:	4770      	bx	lr
 8005a0a:	bf00      	nop
 8005a0c:	40021000 	.word	0x40021000
 8005a10:	f8ff0000 	.word	0xf8ff0000
 8005a14:	e000ed00 	.word	0xe000ed00

08005a18 <lights_off>:
							 {PWM_CH3,CH_RED},{PWM_CH3,CH_GREEN},{PWM_CH3,CH_BLUE},{PWM_CH3,CH_WHITE}};



void lights_off(void)
{
 8005a18:	b538      	push	{r3, r4, r5, lr}
 8005a1a:	2400      	movs	r4, #0
	for (uint8_t ii=0;ii<STATE_CNT;ii++)
		configPWM(states[ii].id,states[ii].ch, 0);
 8005a1c:	4d05      	ldr	r5, [pc, #20]	; (8005a34 <lights_off+0x1c>)
 8005a1e:	192b      	adds	r3, r5, r4
 8005a20:	5d28      	ldrb	r0, [r5, r4]
 8005a22:	2200      	movs	r2, #0
 8005a24:	7859      	ldrb	r1, [r3, #1]
 8005a26:	3402      	adds	r4, #2
 8005a28:	f7fe ff34 	bl	8004894 <configPWM>
	for (uint8_t ii=0;ii<STATE_CNT;ii++)
 8005a2c:	2c14      	cmp	r4, #20
 8005a2e:	d1f6      	bne.n	8005a1e <lights_off+0x6>
}
 8005a30:	bd38      	pop	{r3, r4, r5, pc}
 8005a32:	bf00      	nop
 8005a34:	20000079 	.word	0x20000079

08005a38 <process_testmode>:

uint8_t process_testmode(void)
{
 8005a38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t button_state = 1;

	if (done)
 8005a3c:	4a21      	ldr	r2, [pc, #132]	; (8005ac4 <process_testmode+0x8c>)
 8005a3e:	4b22      	ldr	r3, [pc, #136]	; (8005ac8 <process_testmode+0x90>)
 8005a40:	7811      	ldrb	r1, [r2, #0]
 8005a42:	881c      	ldrh	r4, [r3, #0]
 8005a44:	461d      	mov	r5, r3
 8005a46:	4616      	mov	r6, r2
 8005a48:	b141      	cbz	r1, 8005a5c <process_testmode+0x24>
	{
		if (cnt == 0)
 8005a4a:	b91c      	cbnz	r4, 8005a54 <process_testmode+0x1c>
		{
			done = 0;
			return 0;
 8005a4c:	4620      	mov	r0, r4
			done = 0;
 8005a4e:	7014      	strb	r4, [r2, #0]
			done = 1;
		}
		last_button_state = button_state;
	}
	return 1;
}
 8005a50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		cnt--;
 8005a54:	3c01      	subs	r4, #1
 8005a56:	801c      	strh	r4, [r3, #0]
	return 1;
 8005a58:	2001      	movs	r0, #1
 8005a5a:	e7f9      	b.n	8005a50 <process_testmode+0x18>
		if (cnt == 0)
 8005a5c:	b9bc      	cbnz	r4, 8005a8e <process_testmode+0x56>
			cnt = STEP_CNT;
 8005a5e:	f64e 2360 	movw	r3, #60000	; 0xea60
			configPWM(states[state].id,states[state].ch, MAX_PWM);
 8005a62:	4f1a      	ldr	r7, [pc, #104]	; (8005acc <process_testmode+0x94>)
			cnt = STEP_CNT;
 8005a64:	802b      	strh	r3, [r5, #0]
			lights_off();
 8005a66:	f7ff ffd7 	bl	8005a18 <lights_off>
			configPWM(states[state].id,states[state].ch, MAX_PWM);
 8005a6a:	4b19      	ldr	r3, [pc, #100]	; (8005ad0 <process_testmode+0x98>)
 8005a6c:	7838      	ldrb	r0, [r7, #0]
 8005a6e:	f240 4234 	movw	r2, #1076	; 0x434
 8005a72:	eb03 0140 	add.w	r1, r3, r0, lsl #1
 8005a76:	7849      	ldrb	r1, [r1, #1]
 8005a78:	f813 0010 	ldrb.w	r0, [r3, r0, lsl #1]
 8005a7c:	f7fe ff0a 	bl	8004894 <configPWM>
			state++;
 8005a80:	783b      	ldrb	r3, [r7, #0]
 8005a82:	3301      	adds	r3, #1
 8005a84:	b2db      	uxtb	r3, r3
			if (state == STATE_CNT)
 8005a86:	2b0a      	cmp	r3, #10
			state++;
 8005a88:	bf14      	ite	ne
 8005a8a:	703b      	strbne	r3, [r7, #0]
				state = 0;
 8005a8c:	703c      	strbeq	r4, [r7, #0]
		cnt--;
 8005a8e:	882b      	ldrh	r3, [r5, #0]
		if ((last_button_state == 0) && (button_state == 1))
 8005a90:	4c10      	ldr	r4, [pc, #64]	; (8005ad4 <process_testmode+0x9c>)
		cnt--;
 8005a92:	3b01      	subs	r3, #1
 8005a94:	802b      	strh	r3, [r5, #0]
		button_state = check_button();
 8005a96:	f7fe f9d9 	bl	8003e4c <check_button>
		if ((last_button_state == 0) && (button_state == 1))
 8005a9a:	f894 8000 	ldrb.w	r8, [r4]
		button_state = check_button();
 8005a9e:	4607      	mov	r7, r0
		if ((last_button_state == 0) && (button_state == 1))
 8005aa0:	f1b8 0f00 	cmp.w	r8, #0
 8005aa4:	d10b      	bne.n	8005abe <process_testmode+0x86>
 8005aa6:	2801      	cmp	r0, #1
 8005aa8:	d109      	bne.n	8005abe <process_testmode+0x86>
			last_button_state = 1;
 8005aaa:	7020      	strb	r0, [r4, #0]
			lights_off();
 8005aac:	f7ff ffb4 	bl	8005a18 <lights_off>
			cnt = STEP_CNT;
 8005ab0:	f64e 2360 	movw	r3, #60000	; 0xea60
 8005ab4:	802b      	strh	r3, [r5, #0]
			state = 0;
 8005ab6:	4b05      	ldr	r3, [pc, #20]	; (8005acc <process_testmode+0x94>)
			done = 1;
 8005ab8:	7037      	strb	r7, [r6, #0]
			state = 0;
 8005aba:	f883 8000 	strb.w	r8, [r3]
		last_button_state = button_state;
 8005abe:	7027      	strb	r7, [r4, #0]
 8005ac0:	e7ca      	b.n	8005a58 <process_testmode+0x20>
 8005ac2:	bf00      	nop
 8005ac4:	2000058e 	.word	0x2000058e
 8005ac8:	2000058c 	.word	0x2000058c
 8005acc:	2000058f 	.word	0x2000058f
 8005ad0:	20000079 	.word	0x20000079
 8005ad4:	20000078 	.word	0x20000078

08005ad8 <ADC1_2_IRQHandler>:
ADC_HandleTypeDef* currentADCHandler = &hadc1;

void ADC1_2_IRQHandler()
{
	//need to figure out where IRQ comes from here....
	HAL_ADC_IRQHandler(currentADCHandler);
 8005ad8:	4b01      	ldr	r3, [pc, #4]	; (8005ae0 <ADC1_2_IRQHandler+0x8>)
 8005ada:	6818      	ldr	r0, [r3, #0]
 8005adc:	f7fa be0e 	b.w	80006fc <HAL_ADC_IRQHandler>
 8005ae0:	20000090 	.word	0x20000090

08005ae4 <HAL_ADC_ConvCpltCallback>:
    //HAL_ADC_IRQHandler(&hadc1);
    //HAL_ADC_IRQHandler(&hadc2);
}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t adc = 0;
	uint32_t sum = 0;
	uint32_t adcval = 0;

	if (hadc->Instance == ADC2)
 8005ae6:	6804      	ldr	r4, [r0, #0]
 8005ae8:	4b1a      	ldr	r3, [pc, #104]	; (8005b54 <HAL_ADC_ConvCpltCallback+0x70>)
{
 8005aea:	4605      	mov	r5, r0
	if (hadc->Instance == ADC2)
 8005aec:	1ae3      	subs	r3, r4, r3
 8005aee:	425c      	negs	r4, r3
 8005af0:	415c      	adcs	r4, r3
	{
		adc = 1;
	}

	adcval = HAL_ADC_GetValue(hadc);
 8005af2:	f7fa fdff 	bl	80006f4 <HAL_ADC_GetValue>
	adcval = adcval / 16; //Convert to 8-bit...
	adcdata[adc].buf[adcdata[adc].bufcnt] = (uint16_t)adcval;
 8005af6:	4a18      	ldr	r2, [pc, #96]	; (8005b58 <HAL_ADC_ConvCpltCallback+0x74>)
 8005af8:	0121      	lsls	r1, r4, #4
 8005afa:	1857      	adds	r7, r2, r1
 8005afc:	7bbb      	ldrb	r3, [r7, #14]
 8005afe:	00e4      	lsls	r4, r4, #3
 8005b00:	18e6      	adds	r6, r4, r3
	adcdata[adc].bufcnt++;
 8005b02:	3301      	adds	r3, #1
 8005b04:	b2db      	uxtb	r3, r3
	adcdata[adc].buf[adcdata[adc].bufcnt] = (uint16_t)adcval;
 8005b06:	eb02 0646 	add.w	r6, r2, r6, lsl #1
	adcval = adcval / 16; //Convert to 8-bit...
 8005b0a:	0900      	lsrs	r0, r0, #4

	//Calculate average over x samples to reduce noise
	if (ADC_BUF_SIZE == adcdata[adc].bufcnt)
 8005b0c:	2b05      	cmp	r3, #5
	adcdata[adc].buf[adcdata[adc].bufcnt] = (uint16_t)adcval;
 8005b0e:	80b0      	strh	r0, [r6, #4]
	adcdata[adc].bufcnt++;
 8005b10:	73bb      	strb	r3, [r7, #14]
	if (ADC_BUF_SIZE == adcdata[adc].bufcnt)
 8005b12:	d111      	bne.n	8005b38 <HAL_ADC_ConvCpltCallback+0x54>
	uint32_t sum = 0;
 8005b14:	2000      	movs	r0, #0
 8005b16:	3406      	adds	r4, #6
 8005b18:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 8005b1c:	3402      	adds	r4, #2
	{
		do
		{
			adcdata[adc].bufcnt--;
 8005b1e:	3b01      	subs	r3, #1
			sum = sum + adcdata[adc].buf[adcdata[adc].bufcnt];
 8005b20:	f834 6d02 	ldrh.w	r6, [r4, #-2]!
		}
		while(adcdata[adc].bufcnt > 0);
 8005b24:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
			sum = sum + adcdata[adc].buf[adcdata[adc].bufcnt];
 8005b28:	4430      	add	r0, r6
		while(adcdata[adc].bufcnt > 0);
 8005b2a:	d1f8      	bne.n	8005b1e <HAL_ADC_ConvCpltCallback+0x3a>
 8005b2c:	1854      	adds	r4, r2, r1
 8005b2e:	73a3      	strb	r3, [r4, #14]
		adcdata[adc].adc_val = (uint16_t)(sum / ADC_BUF_SIZE);
 8005b30:	2305      	movs	r3, #5
 8005b32:	fbb0 f0f3 	udiv	r0, r0, r3
 8005b36:	5250      	strh	r0, [r2, r1]
	}

	//swap ADC
	if (hadc->Instance == ADC1)
 8005b38:	682a      	ldr	r2, [r5, #0]
 8005b3a:	4b08      	ldr	r3, [pc, #32]	; (8005b5c <HAL_ADC_ConvCpltCallback+0x78>)
 8005b3c:	429a      	cmp	r2, r3
		currentADCHandler = &hadc2;
 8005b3e:	bf08      	it	eq
 8005b40:	4a07      	ldreq	r2, [pc, #28]	; (8005b60 <HAL_ADC_ConvCpltCallback+0x7c>)
 8005b42:	4b08      	ldr	r3, [pc, #32]	; (8005b64 <HAL_ADC_ConvCpltCallback+0x80>)
	else
		currentADCHandler = &hadc1;
 8005b44:	bf18      	it	ne
 8005b46:	4a08      	ldrne	r2, [pc, #32]	; (8005b68 <HAL_ADC_ConvCpltCallback+0x84>)
 8005b48:	601a      	str	r2, [r3, #0]
	//Start ADC Again
    HAL_ADC_Start_IT(currentADCHandler);
 8005b4a:	6818      	ldr	r0, [r3, #0]
}
 8005b4c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADC_Start_IT(currentADCHandler);
 8005b50:	f7fa bf00 	b.w	8000954 <HAL_ADC_Start_IT>
 8005b54:	40012800 	.word	0x40012800
 8005b58:	20000a60 	.word	0x20000a60
 8005b5c:	40012400 	.word	0x40012400
 8005b60:	200007dc 	.word	0x200007dc
 8005b64:	20000090 	.word	0x20000090
 8005b68:	20000850 	.word	0x20000850

08005b6c <init_trigger>:


void init_trigger(void)
{
 8005b6c:	b510      	push	{r4, lr}
	//Clear data
	for (uint8_t ii=0;ii<2;ii++)
		memset(&adcdata[ii], 0, sizeof(adcdata_s));
 8005b6e:	2410      	movs	r4, #16
 8005b70:	4b0c      	ldr	r3, [pc, #48]	; (8005ba4 <init_trigger+0x38>)
 8005b72:	4622      	mov	r2, r4
 8005b74:	4618      	mov	r0, r3
 8005b76:	2100      	movs	r1, #0
 8005b78:	f000 fc75 	bl	8006466 <memset>
 8005b7c:	4622      	mov	r2, r4
 8005b7e:	2100      	movs	r1, #0
 8005b80:	4420      	add	r0, r4
 8005b82:	f000 fc70 	bl	8006466 <memset>

	//Eanble IRQ's
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8005b86:	2200      	movs	r2, #0
 8005b88:	2012      	movs	r0, #18
 8005b8a:	4611      	mov	r1, r2
 8005b8c:	f7fa fffe 	bl	8000b8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8005b90:	2012      	movs	r0, #18
 8005b92:	f7fb f82f 	bl	8000bf4 <HAL_NVIC_EnableIRQ>

	//Setup IRQ's
	HAL_ADC_Start_IT(currentADCHandler);
}
 8005b96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_ADC_Start_IT(currentADCHandler);
 8005b9a:	4b03      	ldr	r3, [pc, #12]	; (8005ba8 <init_trigger+0x3c>)
 8005b9c:	6818      	ldr	r0, [r3, #0]
 8005b9e:	f7fa bed9 	b.w	8000954 <HAL_ADC_Start_IT>
 8005ba2:	bf00      	nop
 8005ba4:	20000a60 	.word	0x20000a60
 8005ba8:	20000090 	.word	0x20000090

08005bac <process_trigger>:

void process_trigger(void)
{
 8005bac:	b538      	push	{r3, r4, r5, lr}
	//check if ADC Value has changed
	if ((settings.trigger_mode_A0 != TRIGGERMODE_NONE) && (adcdata[0].adc_val != adcdata[0].last_adc_val))
 8005bae:	4c29      	ldr	r4, [pc, #164]	; (8005c54 <process_trigger+0xa8>)
 8005bb0:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8005bb4:	b150      	cbz	r0, 8005bcc <process_trigger+0x20>
 8005bb6:	4d28      	ldr	r5, [pc, #160]	; (8005c58 <process_trigger+0xac>)
 8005bb8:	8829      	ldrh	r1, [r5, #0]
 8005bba:	886a      	ldrh	r2, [r5, #2]
 8005bbc:	4291      	cmp	r1, r2
 8005bbe:	d005      	beq.n	8005bcc <process_trigger+0x20>
	{
		//Based on Settings manipulate Registers
		switch(settings.trigger_mode_A0)
 8005bc0:	2801      	cmp	r0, #1
 8005bc2:	d012      	beq.n	8005bea <process_trigger+0x3e>
 8005bc4:	2802      	cmp	r0, #2
 8005bc6:	d016      	beq.n	8005bf6 <process_trigger+0x4a>
				}

				break;
		}
		//Store Last Value
		adcdata[0].last_adc_val = adcdata[0].adc_val;
 8005bc8:	882b      	ldrh	r3, [r5, #0]
 8005bca:	806b      	strh	r3, [r5, #2]
	}

	//check if ADC Value has changed
	if ((settings.trigger_mode_A1 != TRIGGERMODE_NONE) && (adcdata[1].adc_val != adcdata[1].last_adc_val))
 8005bcc:	f894 0033 	ldrb.w	r0, [r4, #51]	; 0x33
 8005bd0:	b150      	cbz	r0, 8005be8 <process_trigger+0x3c>
 8005bd2:	4d21      	ldr	r5, [pc, #132]	; (8005c58 <process_trigger+0xac>)
 8005bd4:	8a29      	ldrh	r1, [r5, #16]
 8005bd6:	8a6a      	ldrh	r2, [r5, #18]
 8005bd8:	4291      	cmp	r1, r2
 8005bda:	d005      	beq.n	8005be8 <process_trigger+0x3c>
	{
		//Based on Settings manipulate Registers
		switch(settings.trigger_mode_A1)
 8005bdc:	2801      	cmp	r0, #1
 8005bde:	d01e      	beq.n	8005c1e <process_trigger+0x72>
 8005be0:	2802      	cmp	r0, #2
 8005be2:	d022      	beq.n	8005c2a <process_trigger+0x7e>
				}

				break;
		}
		//Store Last Value
		adcdata[1].last_adc_val = adcdata[1].adc_val;
 8005be4:	8a2b      	ldrh	r3, [r5, #16]
 8005be6:	826b      	strh	r3, [r5, #18]
	}
}
 8005be8:	bd38      	pop	{r3, r4, r5, pc}
				set_reg(settings.trigger_reg_A0, adcdata[0].adc_val);
 8005bea:	f894 002d 	ldrb.w	r0, [r4, #45]	; 0x2d
 8005bee:	b2c9      	uxtb	r1, r1
					set_reg(settings.trigger_reg_hilo_A0, settings.trigger_val_hilo_A0);
 8005bf0:	f7fd fe96 	bl	8003920 <set_reg>
 8005bf4:	e7e8      	b.n	8005bc8 <process_trigger+0x1c>
				if ((adcdata[0].adc_val > settings.trigger_level_A0) && (adcdata[0].last_adc_val < settings.trigger_level_A0))
 8005bf6:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 8005bfa:	4299      	cmp	r1, r3
 8005bfc:	d906      	bls.n	8005c0c <process_trigger+0x60>
 8005bfe:	429a      	cmp	r2, r3
 8005c00:	d204      	bcs.n	8005c0c <process_trigger+0x60>
					set_reg(settings.trigger_reg_lohi_A0, settings.trigger_val_lohi_A0);
 8005c02:	f894 102f 	ldrb.w	r1, [r4, #47]	; 0x2f
 8005c06:	f894 002e 	ldrb.w	r0, [r4, #46]	; 0x2e
 8005c0a:	e7f1      	b.n	8005bf0 <process_trigger+0x44>
				else if ((adcdata[0].adc_val <settings. trigger_level_A0) && (adcdata[0].last_adc_val > settings.trigger_level_A0))
 8005c0c:	4299      	cmp	r1, r3
 8005c0e:	d2db      	bcs.n	8005bc8 <process_trigger+0x1c>
 8005c10:	429a      	cmp	r2, r3
 8005c12:	d9d9      	bls.n	8005bc8 <process_trigger+0x1c>
					set_reg(settings.trigger_reg_hilo_A0, settings.trigger_val_hilo_A0);
 8005c14:	f894 1031 	ldrb.w	r1, [r4, #49]	; 0x31
 8005c18:	f894 0030 	ldrb.w	r0, [r4, #48]	; 0x30
 8005c1c:	e7e8      	b.n	8005bf0 <process_trigger+0x44>
				set_reg(settings.trigger_reg_A1, adcdata[1].adc_val);
 8005c1e:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 8005c22:	b2c9      	uxtb	r1, r1
					set_reg(settings.trigger_reg_hilo_A1, settings.trigger_val_hilo_A1);
 8005c24:	f7fd fe7c 	bl	8003920 <set_reg>
 8005c28:	e7dc      	b.n	8005be4 <process_trigger+0x38>
				if ((adcdata[1].adc_val > settings.trigger_level_A1) && (adcdata[1].last_adc_val < settings.trigger_level_A1))
 8005c2a:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 8005c2e:	4299      	cmp	r1, r3
 8005c30:	d906      	bls.n	8005c40 <process_trigger+0x94>
 8005c32:	429a      	cmp	r2, r3
 8005c34:	d204      	bcs.n	8005c40 <process_trigger+0x94>
					set_reg(settings.trigger_reg_lohi_A1, settings.trigger_val_lohi_A1);
 8005c36:	f894 1036 	ldrb.w	r1, [r4, #54]	; 0x36
 8005c3a:	f894 0035 	ldrb.w	r0, [r4, #53]	; 0x35
 8005c3e:	e7f1      	b.n	8005c24 <process_trigger+0x78>
				else if ((adcdata[1].adc_val < settings.trigger_level_A1) && (adcdata[1].last_adc_val > settings.trigger_level_A1))
 8005c40:	4299      	cmp	r1, r3
 8005c42:	d2cf      	bcs.n	8005be4 <process_trigger+0x38>
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d9cd      	bls.n	8005be4 <process_trigger+0x38>
					set_reg(settings.trigger_reg_hilo_A1, settings.trigger_val_hilo_A1);
 8005c48:	f894 1038 	ldrb.w	r1, [r4, #56]	; 0x38
 8005c4c:	f894 0037 	ldrb.w	r0, [r4, #55]	; 0x37
 8005c50:	e7e8      	b.n	8005c24 <process_trigger+0x78>
 8005c52:	bf00      	nop
 8005c54:	200006e0 	.word	0x200006e0
 8005c58:	20000a60 	.word	0x20000a60

08005c5c <print_adc_data>:
		return 0;
}

void print_adc_data(void)
{
	for (int ii=0;ii<2;ii++)
 8005c5c:	2300      	movs	r3, #0
{
 8005c5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c62:	4c12      	ldr	r4, [pc, #72]	; (8005cac <print_adc_data+0x50>)
	{
		print("ADC %d",ii+1);
 8005c64:	f8df 805c 	ldr.w	r8, [pc, #92]	; 8005cc4 <print_adc_data+0x68>
		print("-------");
 8005c68:	4f11      	ldr	r7, [pc, #68]	; (8005cb0 <print_adc_data+0x54>)
		print("ADC VAL: %d",adcdata[ii].adc_val);
 8005c6a:	4e12      	ldr	r6, [pc, #72]	; (8005cb4 <print_adc_data+0x58>)
		print("ADC %d",ii+1);
 8005c6c:	1c5d      	adds	r5, r3, #1
 8005c6e:	4629      	mov	r1, r5
 8005c70:	4640      	mov	r0, r8
 8005c72:	f7ff f9eb 	bl	800504c <print>
		print("-------");
 8005c76:	4638      	mov	r0, r7
 8005c78:	f7ff f9e8 	bl	800504c <print>
		print("ADC VAL: %d",adcdata[ii].adc_val);
 8005c7c:	8821      	ldrh	r1, [r4, #0]
 8005c7e:	4630      	mov	r0, r6
 8005c80:	f7ff f9e4 	bl	800504c <print>
		print("ADC LAST VAL: %d",adcdata[ii].last_adc_val);
 8005c84:	8861      	ldrh	r1, [r4, #2]
 8005c86:	480c      	ldr	r0, [pc, #48]	; (8005cb8 <print_adc_data+0x5c>)
 8005c88:	f7ff f9e0 	bl	800504c <print>
		print("ADC BUFCNT: %d",adcdata[ii].bufcnt);
 8005c8c:	7ba1      	ldrb	r1, [r4, #14]
 8005c8e:	480b      	ldr	r0, [pc, #44]	; (8005cbc <print_adc_data+0x60>)
 8005c90:	f7ff f9dc 	bl	800504c <print>
		print("");
 8005c94:	480a      	ldr	r0, [pc, #40]	; (8005cc0 <print_adc_data+0x64>)
 8005c96:	f7ff f9d9 	bl	800504c <print>
	for (int ii=0;ii<2;ii++)
 8005c9a:	2d02      	cmp	r5, #2
 8005c9c:	f104 0410 	add.w	r4, r4, #16
 8005ca0:	f04f 0301 	mov.w	r3, #1
 8005ca4:	d1e2      	bne.n	8005c6c <print_adc_data+0x10>
	}

}
 8005ca6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005caa:	bf00      	nop
 8005cac:	20000a60 	.word	0x20000a60
 8005cb0:	08007750 	.word	0x08007750
 8005cb4:	08007cad 	.word	0x08007cad
 8005cb8:	08007cb9 	.word	0x08007cb9
 8005cbc:	08007cca 	.word	0x08007cca
 8005cc0:	08007708 	.word	0x08007708
 8005cc4:	08007ca6 	.word	0x08007ca6

08005cc8 <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8005cc8:	f500 710c 	add.w	r1, r0, #560	; 0x230
 8005ccc:	f8d0 0268 	ldr.w	r0, [r0, #616]	; 0x268
 8005cd0:	f7fd babe 	b.w	8003250 <USBD_LL_SetupStage>

08005cd4 <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8005cd4:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8005cd8:	f8d3 213c 	ldr.w	r2, [r3, #316]	; 0x13c
 8005cdc:	f8d0 0268 	ldr.w	r0, [r0, #616]	; 0x268
 8005ce0:	f7fd bae3 	b.w	80032aa <USBD_LL_DataOutStage>

08005ce4 <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8005ce4:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8005ce8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005cea:	f8d0 0268 	ldr.w	r0, [r0, #616]	; 0x268
 8005cee:	f7fd bb16 	b.w	800331e <USBD_LL_DataInStage>

08005cf2 <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8005cf2:	f8d0 0268 	ldr.w	r0, [r0, #616]	; 0x268
 8005cf6:	f7fd bbaa 	b.w	800344e <USBD_LL_SOF>

08005cfa <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8005cfa:	6883      	ldr	r3, [r0, #8]
{ 
 8005cfc:	b510      	push	{r4, lr}
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8005cfe:	2b02      	cmp	r3, #2
{ 
 8005d00:	4604      	mov	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8005d02:	d001      	beq.n	8005d08 <HAL_PCD_ResetCallback+0xe>
  {
    Error_Handler();
 8005d04:	f7fe fd02 	bl	800470c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8005d08:	f8d4 0268 	ldr.w	r0, [r4, #616]	; 0x268
 8005d0c:	2101      	movs	r1, #1
 8005d0e:	f7fd fb88 	bl	8003422 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8005d12:	f8d4 0268 	ldr.w	r0, [r4, #616]	; 0x268
}
 8005d16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8005d1a:	f7fd bb5b 	b.w	80033d4 <USBD_LL_Reset>
	...

08005d20 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8005d20:	b510      	push	{r4, lr}
 8005d22:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8005d24:	f8d0 0268 	ldr.w	r0, [r0, #616]	; 0x268
 8005d28:	f7fd fb7e 	bl	8003428 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8005d2c:	69a3      	ldr	r3, [r4, #24]
 8005d2e:	b123      	cbz	r3, 8005d3a <HAL_PCD_SuspendCallback+0x1a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8005d30:	4a02      	ldr	r2, [pc, #8]	; (8005d3c <HAL_PCD_SuspendCallback+0x1c>)
 8005d32:	6913      	ldr	r3, [r2, #16]
 8005d34:	f043 0306 	orr.w	r3, r3, #6
 8005d38:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8005d3a:	bd10      	pop	{r4, pc}
 8005d3c:	e000ed00 	.word	0xe000ed00

08005d40 <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8005d40:	f8d0 0268 	ldr.w	r0, [r0, #616]	; 0x268
 8005d44:	f7fd bb79 	b.w	800343a <USBD_LL_Resume>

08005d48 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8005d48:	b510      	push	{r4, lr}
 8005d4a:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8005d4c:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8005d50:	4613      	mov	r3, r2
 8005d52:	4622      	mov	r2, r4
 8005d54:	f7fb fae9 	bl	800132a <HAL_PCD_EP_Open>
 8005d58:	2803      	cmp	r0, #3
 8005d5a:	bf96      	itet	ls
 8005d5c:	4b01      	ldrls	r3, [pc, #4]	; (8005d64 <USBD_LL_OpenEP+0x1c>)
 8005d5e:	2002      	movhi	r0, #2
 8005d60:	5c18      	ldrbls	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 
  return usb_status;
}
 8005d62:	bd10      	pop	{r4, pc}
 8005d64:	08007cd9 	.word	0x08007cd9

08005d68 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005d68:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8005d6a:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8005d6e:	f7fb fd53 	bl	8001818 <HAL_PCD_EP_SetStall>
 8005d72:	2803      	cmp	r0, #3
 8005d74:	bf96      	itet	ls
 8005d76:	4b02      	ldrls	r3, [pc, #8]	; (8005d80 <USBD_LL_StallEP+0x18>)
 8005d78:	2002      	movhi	r0, #2
 8005d7a:	5c18      	ldrbls	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 
  return usb_status;  
}
 8005d7c:	bd08      	pop	{r3, pc}
 8005d7e:	bf00      	nop
 8005d80:	08007cd9 	.word	0x08007cd9

08005d84 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005d84:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8005d86:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8005d8a:	f7fb fd79 	bl	8001880 <HAL_PCD_EP_ClrStall>
 8005d8e:	2803      	cmp	r0, #3
 8005d90:	bf96      	itet	ls
 8005d92:	4b02      	ldrls	r3, [pc, #8]	; (8005d9c <USBD_LL_ClearStallEP+0x18>)
 8005d94:	2002      	movhi	r0, #2
 8005d96:	5c18      	ldrbls	r0, [r3, r0]
     
  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status; 
}
 8005d98:	bd08      	pop	{r3, pc}
 8005d9a:	bf00      	nop
 8005d9c:	08007cd9 	.word	0x08007cd9

08005da0 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 8005da0:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8005da2:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8005da6:	bf45      	ittet	mi
 8005da8:	f001 017f 	andmi.w	r1, r1, #127	; 0x7f
 8005dac:	eb03 1341 	addmi.w	r3, r3, r1, lsl #5
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8005db0:	eb03 1341 	addpl.w	r3, r3, r1, lsl #5
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8005db4:	f893 002a 	ldrbmi.w	r0, [r3, #42]	; 0x2a
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8005db8:	bf58      	it	pl
 8005dba:	f893 012a 	ldrbpl.w	r0, [r3, #298]	; 0x12a
  }
}
 8005dbe:	4770      	bx	lr

08005dc0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8005dc0:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8005dc2:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8005dc6:	f7fb fa9c 	bl	8001302 <HAL_PCD_SetAddress>
 8005dca:	2803      	cmp	r0, #3
 8005dcc:	bf96      	itet	ls
 8005dce:	4b02      	ldrls	r3, [pc, #8]	; (8005dd8 <USBD_LL_SetUSBAddress+0x18>)
 8005dd0:	2002      	movhi	r0, #2
 8005dd2:	5c18      	ldrbls	r0, [r3, r0]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 
  return usb_status;  
}
 8005dd4:	bd08      	pop	{r3, pc}
 8005dd6:	bf00      	nop
 8005dd8:	08007cd9 	.word	0x08007cd9

08005ddc <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8005ddc:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8005dde:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8005de2:	f7fb faed 	bl	80013c0 <HAL_PCD_EP_Transmit>
 8005de6:	2803      	cmp	r0, #3
 8005de8:	bf96      	itet	ls
 8005dea:	4b02      	ldrls	r3, [pc, #8]	; (8005df4 <USBD_LL_Transmit+0x18>)
 8005dec:	2002      	movhi	r0, #2
 8005dee:	5c18      	ldrbls	r0, [r3, r0]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
  
  return usb_status;    
}
 8005df0:	bd08      	pop	{r3, pc}
 8005df2:	bf00      	nop
 8005df4:	08007cd9 	.word	0x08007cd9

08005df8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8005df8:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8005dfa:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8005dfe:	f7fb fac7 	bl	8001390 <HAL_PCD_EP_Receive>
 8005e02:	2803      	cmp	r0, #3
 8005e04:	bf96      	itet	ls
 8005e06:	4b02      	ldrls	r3, [pc, #8]	; (8005e10 <USBD_LL_PrepareReceive+0x18>)
 8005e08:	2002      	movhi	r0, #2
 8005e0a:	5c18      	ldrbls	r0, [r3, r0]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
  	
  return usb_status; 
}
 8005e0c:	bd08      	pop	{r3, pc}
 8005e0e:	bf00      	nop
 8005e10:	08007cd9 	.word	0x08007cd9

08005e14 <vt100_process_byte>:
    
    return VT100_KEY_INVALID;
}

vt100_key_t vt100_process_byte(uint8_t byte)
{
 8005e14:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    static uint8_t cbuf[8] = {0};
    static uint8_t cbuf_idx = 0;
    
    if (0 == cbuf_idx && true == is_printable(byte))
 8005e18:	4d1c      	ldr	r5, [pc, #112]	; (8005e8c <vt100_process_byte+0x78>)
 8005e1a:	782b      	ldrb	r3, [r5, #0]
 8005e1c:	b91b      	cbnz	r3, 8005e26 <vt100_process_byte+0x12>
 8005e1e:	f1a0 0220 	sub.w	r2, r0, #32
 8005e22:	2a5e      	cmp	r2, #94	; 0x5e
 8005e24:	d92e      	bls.n	8005e84 <vt100_process_byte+0x70>
    {
        return VT100_KEY_PRINTABLE;
    }
    else if (0x0D == byte) /* Enter */
 8005e26:	280d      	cmp	r0, #13
 8005e28:	d02e      	beq.n	8005e88 <vt100_process_byte+0x74>
        return VT100_KEY_ENTER;
    }
    else
    {
        vt100_key_t key = VT100_KEY_INVALID;
        cbuf[cbuf_idx++] = byte;
 8005e2a:	4c19      	ldr	r4, [pc, #100]	; (8005e90 <vt100_process_byte+0x7c>)
    for (unsigned int ii = 0; ii < sizeof(vt100_keycodes)/sizeof(vt100_keycode_t); ++ii)
 8005e2c:	2700      	movs	r7, #0
 8005e2e:	f04f 0a0c 	mov.w	sl, #12
            (0 == strncmp((const char*)vt100_keycodes[ii].code, (const char*)buf, len)))
 8005e32:	46a3      	mov	fp, r4
        cbuf[cbuf_idx++] = byte;
 8005e34:	1c5e      	adds	r6, r3, #1
 8005e36:	b2f6      	uxtb	r6, r6
 8005e38:	f8df 9058 	ldr.w	r9, [pc, #88]	; 8005e94 <vt100_process_byte+0x80>
 8005e3c:	702e      	strb	r6, [r5, #0]
 8005e3e:	54e0      	strb	r0, [r4, r3]
 8005e40:	fb0a 9807 	mla	r8, sl, r7, r9
        if ((len == vt100_keycodes[ii].code_len) &&
 8005e44:	f898 3008 	ldrb.w	r3, [r8, #8]
 8005e48:	42b3      	cmp	r3, r6
 8005e4a:	d112      	bne.n	8005e72 <vt100_process_byte+0x5e>
            (0 == strncmp((const char*)vt100_keycodes[ii].code, (const char*)buf, len)))
 8005e4c:	4632      	mov	r2, r6
 8005e4e:	4659      	mov	r1, fp
 8005e50:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8005e54:	f000 fbe3 	bl	800661e <strncmp>
        if ((len == vt100_keycodes[ii].code_len) &&
 8005e58:	4603      	mov	r3, r0
 8005e5a:	b950      	cbnz	r0, 8005e72 <vt100_process_byte+0x5e>
            return vt100_keycodes[ii].key;
 8005e5c:	f898 0000 	ldrb.w	r0, [r8]
        key = find_key(cbuf, cbuf_idx);
        if (VT100_KEY_INVALID != key)
 8005e60:	b958      	cbnz	r0, 8005e7a <vt100_process_byte+0x66>
            memset(cbuf, 0, sizeof(cbuf));
            return key;
        }
        else
        {
            if (cbuf_idx >= sizeof(cbuf))
 8005e62:	2e07      	cmp	r6, #7
 8005e64:	f04f 0000 	mov.w	r0, #0
 8005e68:	d90a      	bls.n	8005e80 <vt100_process_byte+0x6c>
            {
                cbuf_idx = 0;
 8005e6a:	7028      	strb	r0, [r5, #0]
                memset(cbuf, 0, sizeof(cbuf));
 8005e6c:	6020      	str	r0, [r4, #0]
 8005e6e:	6060      	str	r0, [r4, #4]
 8005e70:	e006      	b.n	8005e80 <vt100_process_byte+0x6c>
    for (unsigned int ii = 0; ii < sizeof(vt100_keycodes)/sizeof(vt100_keycode_t); ++ii)
 8005e72:	3701      	adds	r7, #1
 8005e74:	2f0f      	cmp	r7, #15
 8005e76:	d1e3      	bne.n	8005e40 <vt100_process_byte+0x2c>
 8005e78:	e7f3      	b.n	8005e62 <vt100_process_byte+0x4e>
            cbuf_idx = 0;
 8005e7a:	702b      	strb	r3, [r5, #0]
            memset(cbuf, 0, sizeof(cbuf));
 8005e7c:	6023      	str	r3, [r4, #0]
 8005e7e:	6063      	str	r3, [r4, #4]
            }
        }
    }

    return VT100_KEY_INVALID;
}
 8005e80:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return VT100_KEY_PRINTABLE;
 8005e84:	2001      	movs	r0, #1
 8005e86:	e7fb      	b.n	8005e80 <vt100_process_byte+0x6c>
        return VT100_KEY_ENTER;
 8005e88:	2008      	movs	r0, #8
 8005e8a:	e7f9      	b.n	8005e80 <vt100_process_byte+0x6c>
 8005e8c:	20000598 	.word	0x20000598
 8005e90:	20000590 	.word	0x20000590
 8005e94:	08007d00 	.word	0x08007d00

08005e98 <vt100_get_keycode>:

vt100_keycode_t * vt100_get_keycode(vt100_key_t key)
{
    if (key >= VT100_KEY_MAX) return NULL;
 8005e98:	280e      	cmp	r0, #14
{
 8005e9a:	b530      	push	{r4, r5, lr}
    if (key >= VT100_KEY_MAX) return NULL;
 8005e9c:	d80c      	bhi.n	8005eb8 <vt100_get_keycode+0x20>
    
    for (unsigned int ii = 0; ii < sizeof(vt100_keycodes)/sizeof(vt100_keycode_t); ++ii)
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	240c      	movs	r4, #12
    {
        if (vt100_keycodes[ii].key == key)
 8005ea2:	4b06      	ldr	r3, [pc, #24]	; (8005ebc <vt100_get_keycode+0x24>)
 8005ea4:	fb04 f102 	mul.w	r1, r4, r2
 8005ea8:	5ccd      	ldrb	r5, [r1, r3]
 8005eaa:	4285      	cmp	r5, r0
 8005eac:	d101      	bne.n	8005eb2 <vt100_get_keycode+0x1a>
        {
            return (vt100_keycode_t*)&vt100_keycodes[ii];
 8005eae:	1858      	adds	r0, r3, r1
        }
    }
    
    return NULL;
}
 8005eb0:	bd30      	pop	{r4, r5, pc}
    for (unsigned int ii = 0; ii < sizeof(vt100_keycodes)/sizeof(vt100_keycode_t); ++ii)
 8005eb2:	3201      	adds	r2, #1
 8005eb4:	2a0f      	cmp	r2, #15
 8005eb6:	d1f5      	bne.n	8005ea4 <vt100_get_keycode+0xc>
    if (key >= VT100_KEY_MAX) return NULL;
 8005eb8:	2000      	movs	r0, #0
 8005eba:	e7f9      	b.n	8005eb0 <vt100_get_keycode+0x18>
 8005ebc:	08007d00 	.word	0x08007d00

08005ec0 <fx_pwm_pulsing_light_run>:
t_fx_result fx_pwm_pulsing_light_run(t_fx_state state,uint32_t framecount,const uint32_t duration)
{
	uint8_t ii = 0;
	int16_t val;

	switch(state)
 8005ec0:	2801      	cmp	r0, #1
{
 8005ec2:	b570      	push	{r4, r5, r6, lr}
	switch(state)
 8005ec4:	d00b      	beq.n	8005ede <fx_pwm_pulsing_light_run+0x1e>
 8005ec6:	d303      	bcc.n	8005ed0 <fx_pwm_pulsing_light_run+0x10>
 8005ec8:	2802      	cmp	r0, #2
 8005eca:	d029      	beq.n	8005f20 <fx_pwm_pulsing_light_run+0x60>
				set_pwm_light(ii, 0);
			return FX_COMPLETED;
		case FX_DONE:
			break;
	}
	return FX_ERROR;
 8005ecc:	2003      	movs	r0, #3
 8005ece:	e005      	b.n	8005edc <fx_pwm_pulsing_light_run+0x1c>
			data = 0;
 8005ed0:	2400      	movs	r4, #0
 8005ed2:	4b18      	ldr	r3, [pc, #96]	; (8005f34 <fx_pwm_pulsing_light_run+0x74>)
 8005ed4:	701c      	strb	r4, [r3, #0]
			reset_frame_delay();
 8005ed6:	f000 f941 	bl	800615c <reset_frame_delay>
			return FX_OK;
 8005eda:	4620      	mov	r0, r4
}
 8005edc:	bd70      	pop	{r4, r5, r6, pc}
				val = data + get_DMX_variable(DMX_STRIP1_COMPLEXITY);
 8005ede:	4c15      	ldr	r4, [pc, #84]	; (8005f34 <fx_pwm_pulsing_light_run+0x74>)
 8005ee0:	200f      	movs	r0, #15
 8005ee2:	7825      	ldrb	r5, [r4, #0]
 8005ee4:	f000 f95c 	bl	80061a0 <get_DMX_variable>
 8005ee8:	4428      	add	r0, r5
				if (val>255)
 8005eea:	b283      	uxth	r3, r0
 8005eec:	2bff      	cmp	r3, #255	; 0xff
					data = 255;
 8005eee:	bf8c      	ite	hi
 8005ef0:	23ff      	movhi	r3, #255	; 0xff
					data = val;
 8005ef2:	7020      	strbls	r0, [r4, #0]
			val = get_DMX_variable(DMX_STRIP1_SIZE);
 8005ef4:	f04f 000e 	mov.w	r0, #14
					data = 255;
 8005ef8:	bf88      	it	hi
 8005efa:	7023      	strbhi	r3, [r4, #0]
			val = get_DMX_variable(DMX_STRIP1_SIZE);
 8005efc:	f000 f950 	bl	80061a0 <get_DMX_variable>
 8005f00:	b205      	sxth	r5, r0
 8005f02:	2d09      	cmp	r5, #9
 8005f04:	bfa8      	it	ge
 8005f06:	2509      	movge	r5, #9
 8005f08:	2600      	movs	r6, #0
 8005f0a:	b2f0      	uxtb	r0, r6
			for (ii=0;ii<val+1;ii++)
 8005f0c:	4285      	cmp	r5, r0
 8005f0e:	f106 0601 	add.w	r6, r6, #1
 8005f12:	da01      	bge.n	8005f18 <fx_pwm_pulsing_light_run+0x58>
 8005f14:	2002      	movs	r0, #2
 8005f16:	e7e1      	b.n	8005edc <fx_pwm_pulsing_light_run+0x1c>
				set_pwm_light(ii, data);
 8005f18:	7821      	ldrb	r1, [r4, #0]
 8005f1a:	f000 f93e 	bl	800619a <set_pwm_light>
 8005f1e:	e7f4      	b.n	8005f0a <fx_pwm_pulsing_light_run+0x4a>
	switch(state)
 8005f20:	2400      	movs	r4, #0
				set_pwm_light(ii, 0);
 8005f22:	b2e0      	uxtb	r0, r4
 8005f24:	2100      	movs	r1, #0
 8005f26:	3401      	adds	r4, #1
 8005f28:	f000 f937 	bl	800619a <set_pwm_light>
			for (ii=0;ii<10;ii++)
 8005f2c:	2c0a      	cmp	r4, #10
 8005f2e:	d1f8      	bne.n	8005f22 <fx_pwm_pulsing_light_run+0x62>
			return FX_COMPLETED;
 8005f30:	2001      	movs	r0, #1
 8005f32:	e7d3      	b.n	8005edc <fx_pwm_pulsing_light_run+0x1c>
 8005f34:	20000cec 	.word	0x20000cec

08005f38 <fx_pwm_pulsing_light>:
	register_fx(&param1,fx_num);
 8005f38:	4601      	mov	r1, r0
 8005f3a:	4801      	ldr	r0, [pc, #4]	; (8005f40 <fx_pwm_pulsing_light+0x8>)
 8005f3c:	f7fd be54 	b.w	8003be8 <register_fx>
 8005f40:	08007db4 	.word	0x08007db4

08005f44 <fx_pwm_pulsing_pulse_light>:
	register_fx(&param2,fx_num);
 8005f44:	4601      	mov	r1, r0
 8005f46:	4801      	ldr	r0, [pc, #4]	; (8005f4c <fx_pwm_pulsing_pulse_light+0x8>)
 8005f48:	f7fd be4e 	b.w	8003be8 <register_fx>
 8005f4c:	08007dc8 	.word	0x08007dc8

08005f50 <fx_pwm_running_light_run>:
t_fx_result fx_pwm_running_light_run(t_fx_state state,uint32_t framecount,const uint32_t duration)
{
	uint8_t ii = 0;
	int16_t val;

	switch(state)
 8005f50:	2801      	cmp	r0, #1
{
 8005f52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	switch(state)
 8005f54:	d012      	beq.n	8005f7c <fx_pwm_running_light_run+0x2c>
 8005f56:	d303      	bcc.n	8005f60 <fx_pwm_running_light_run+0x10>
 8005f58:	2802      	cmp	r0, #2
 8005f5a:	d051      	beq.n	8006000 <fx_pwm_running_light_run+0xb0>
			free(data);
			return FX_COMPLETED;
		case FX_DONE:
			break;
	}
	return FX_ERROR;
 8005f5c:	2003      	movs	r0, #3
 8005f5e:	e00c      	b.n	8005f7a <fx_pwm_running_light_run+0x2a>
			data = malloc(11);
 8005f60:	200b      	movs	r0, #11
 8005f62:	f000 fa65 	bl	8006430 <malloc>
			memset(data, 0, 11);
 8005f66:	2400      	movs	r4, #0
			data = malloc(11);
 8005f68:	4b28      	ldr	r3, [pc, #160]	; (800600c <fx_pwm_running_light_run+0xbc>)
			memset(data, 0, 11);
 8005f6a:	e9c0 4400 	strd	r4, r4, [r0]
 8005f6e:	f8c0 4007 	str.w	r4, [r0, #7]
			data = malloc(11);
 8005f72:	6018      	str	r0, [r3, #0]
			reset_frame_delay();
 8005f74:	f000 f8f2 	bl	800615c <reset_frame_delay>
			return FX_OK;
 8005f78:	4620      	mov	r0, r4
}
 8005f7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (!check_frame_delay(get_DMX_variable(DMX_STRIP1_SPEED))) //Hmmm.... Speed determines the length of the effect but that's fixed for Single Shot... Problem....
 8005f7c:	200d      	movs	r0, #13
 8005f7e:	f000 f90f 	bl	80061a0 <get_DMX_variable>
 8005f82:	f000 f8f1 	bl	8006168 <check_frame_delay>
 8005f86:	b908      	cbnz	r0, 8005f8c <fx_pwm_running_light_run+0x3c>
				return FX_RUNNING;
 8005f88:	2002      	movs	r0, #2
 8005f8a:	e7f6      	b.n	8005f7a <fx_pwm_running_light_run+0x2a>
				val = data[ii] - (255 - get_DMX_variable(DMX_STRIP1_COMPLEXITY));
 8005f8c:	4e1f      	ldr	r6, [pc, #124]	; (800600c <fx_pwm_running_light_run+0xbc>)
 8005f8e:	2700      	movs	r7, #0
 8005f90:	4635      	mov	r5, r6
 8005f92:	6833      	ldr	r3, [r6, #0]
 8005f94:	200f      	movs	r0, #15
 8005f96:	5ddc      	ldrb	r4, [r3, r7]
 8005f98:	f000 f902 	bl	80061a0 <get_DMX_variable>
 8005f9c:	38ff      	subs	r0, #255	; 0xff
 8005f9e:	4404      	add	r4, r0
 8005fa0:	b224      	sxth	r4, r4
				data[ii] = (uint8_t)val;
 8005fa2:	6833      	ldr	r3, [r6, #0]
 8005fa4:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8005fa8:	55dc      	strb	r4, [r3, r7]
 8005faa:	3701      	adds	r7, #1
			for (ii=0;ii<10;ii++)
 8005fac:	2f0a      	cmp	r7, #10
 8005fae:	d1f0      	bne.n	8005f92 <fx_pwm_running_light_run+0x42>
			ii = get_DMX_variable(DMX_STRIP1_SIZE);
 8005fb0:	200e      	movs	r0, #14
 8005fb2:	f000 f8f5 	bl	80061a0 <get_DMX_variable>
 8005fb6:	2809      	cmp	r0, #9
 8005fb8:	bf28      	it	cs
 8005fba:	2009      	movcs	r0, #9
 8005fbc:	b2c4      	uxtb	r4, r0
			if (get_DMX_variable(DMX_STRIP1_PATTERN))	//Reverse
 8005fbe:	200c      	movs	r0, #12
 8005fc0:	f000 f8ee 	bl	80061a0 <get_DMX_variable>
				if (data[10] == 0)
 8005fc4:	6833      	ldr	r3, [r6, #0]
 8005fc6:	7a9a      	ldrb	r2, [r3, #10]
			if (get_DMX_variable(DMX_STRIP1_PATTERN))	//Reverse
 8005fc8:	b198      	cbz	r0, 8005ff2 <fx_pwm_running_light_run+0xa2>
				if (data[10] == 0)
 8005fca:	b90a      	cbnz	r2, 8005fd0 <fx_pwm_running_light_run+0x80>
					data[10] = ii + 1;
 8005fcc:	3401      	adds	r4, #1
 8005fce:	729c      	strb	r4, [r3, #10]
				data[10]--;
 8005fd0:	7a9a      	ldrb	r2, [r3, #10]
 8005fd2:	3a01      	subs	r2, #1
			data[data[10]] = 255;
 8005fd4:	21ff      	movs	r1, #255	; 0xff
 8005fd6:	2400      	movs	r4, #0
				data[10]++;
 8005fd8:	729a      	strb	r2, [r3, #10]
			data[data[10]] = 255;
 8005fda:	682b      	ldr	r3, [r5, #0]
 8005fdc:	7a9a      	ldrb	r2, [r3, #10]
 8005fde:	5499      	strb	r1, [r3, r2]
				set_pwm_light(ii, data[ii]);
 8005fe0:	682b      	ldr	r3, [r5, #0]
 8005fe2:	b2e0      	uxtb	r0, r4
 8005fe4:	5d19      	ldrb	r1, [r3, r4]
 8005fe6:	3401      	adds	r4, #1
 8005fe8:	f000 f8d7 	bl	800619a <set_pwm_light>
			for (ii=0;ii<10;ii++)
 8005fec:	2c0a      	cmp	r4, #10
 8005fee:	d1f7      	bne.n	8005fe0 <fx_pwm_running_light_run+0x90>
 8005ff0:	e7ca      	b.n	8005f88 <fx_pwm_running_light_run+0x38>
				if (data[10] == ii)
 8005ff2:	42a2      	cmp	r2, r4
					data[10] = 255;
 8005ff4:	bf04      	itt	eq
 8005ff6:	22ff      	moveq	r2, #255	; 0xff
 8005ff8:	729a      	strbeq	r2, [r3, #10]
				data[10]++;
 8005ffa:	7a9a      	ldrb	r2, [r3, #10]
 8005ffc:	3201      	adds	r2, #1
 8005ffe:	e7e9      	b.n	8005fd4 <fx_pwm_running_light_run+0x84>
			free(data);
 8006000:	4b02      	ldr	r3, [pc, #8]	; (800600c <fx_pwm_running_light_run+0xbc>)
 8006002:	6818      	ldr	r0, [r3, #0]
 8006004:	f000 fa1c 	bl	8006440 <free>
			return FX_COMPLETED;
 8006008:	2001      	movs	r0, #1
 800600a:	e7b6      	b.n	8005f7a <fx_pwm_running_light_run+0x2a>
 800600c:	20000cec 	.word	0x20000cec

08006010 <fx_pwm_running_light>:
	register_fx(&param1, fx_num);
 8006010:	4601      	mov	r1, r0
 8006012:	4801      	ldr	r0, [pc, #4]	; (8006018 <fx_pwm_running_light+0x8>)
 8006014:	f7fd bde8 	b.w	8003be8 <register_fx>
 8006018:	08007ddc 	.word	0x08007ddc

0800601c <fx_pwm_running_pulse_light>:
	register_fx(&param2, fx_num);
 800601c:	4601      	mov	r1, r0
 800601e:	4801      	ldr	r0, [pc, #4]	; (8006024 <fx_pwm_running_pulse_light+0x8>)
 8006020:	f7fd bde2 	b.w	8003be8 <register_fx>
 8006024:	08007df0 	.word	0x08007df0

08006028 <fx_strip_running_light_run>:
	register_fx(&param,fx_num);
}


t_fx_result fx_strip_running_light_run(t_fx_state state,uint32_t framecount,const uint32_t duration)
{
 8006028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	static int16_t pos[CH_MAX] = {0,0};
	static int16_t step[CH_MAX] = {0,0};
	static uint32_t delay[CH_MAX] = {0,0};

	switch(state)
 800602c:	2801      	cmp	r0, #1
{
 800602e:	b085      	sub	sp, #20
	switch(state)
 8006030:	d004      	beq.n	800603c <fx_strip_running_light_run+0x14>
 8006032:	d35a      	bcc.n	80060ea <fx_strip_running_light_run+0xc2>
 8006034:	2802      	cmp	r0, #2
 8006036:	d07a      	beq.n	800612e <fx_strip_running_light_run+0x106>
			WS2812B_clear(CH2);
			return FX_COMPLETED;
		case FX_DONE:
			break;
	}
	return FX_ERROR;
 8006038:	2003      	movs	r0, #3
 800603a:	e044      	b.n	80060c6 <fx_strip_running_light_run+0x9e>
	switch(state)
 800603c:	2400      	movs	r4, #0
 800603e:	4e40      	ldr	r6, [pc, #256]	; (8006140 <fx_strip_running_light_run+0x118>)
				if (check_custom_frame_delay(&delay[ii],get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_SPEED]))) //Hmmm.... Speed determines the length of the effect but that's fixed for Single Shot... Problem....
 8006040:	f8df b108 	ldr.w	fp, [pc, #264]	; 800614c <fx_strip_running_light_run+0x124>
					WS2812B_setPixelColor((t_stripchannel)ii,pos[ii],get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_V1]), get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_V2]), get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_V3]));
 8006044:	4d3f      	ldr	r5, [pc, #252]	; (8006144 <fx_strip_running_light_run+0x11c>)
					pos[ii] = pos[ii] + step[ii];
 8006046:	f8df 8100 	ldr.w	r8, [pc, #256]	; 8006148 <fx_strip_running_light_run+0x120>
				if (check_custom_frame_delay(&delay[ii],get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_SPEED]))) //Hmmm.... Speed determines the length of the effect but that's fixed for Single Shot... Problem....
 800604a:	7870      	ldrb	r0, [r6, #1]
 800604c:	f000 f8a8 	bl	80061a0 <get_DMX_variable>
 8006050:	4601      	mov	r1, r0
 8006052:	eb0b 0084 	add.w	r0, fp, r4, lsl #2
 8006056:	fa5f fa84 	uxtb.w	sl, r4
 800605a:	f000 f893 	bl	8006184 <check_custom_frame_delay>
 800605e:	b378      	cbz	r0, 80060c0 <fx_strip_running_light_run+0x98>
					WS2812B_clear((t_stripchannel)ii);
 8006060:	4650      	mov	r0, sl
 8006062:	f000 f8ff 	bl	8006264 <WS2812B_clear>
					WS2812B_setPixelColor((t_stripchannel)ii,pos[ii],get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_V1]), get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_V2]), get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_V3]));
 8006066:	7930      	ldrb	r0, [r6, #4]
 8006068:	f835 7014 	ldrh.w	r7, [r5, r4, lsl #1]
 800606c:	f000 f898 	bl	80061a0 <get_DMX_variable>
 8006070:	9003      	str	r0, [sp, #12]
 8006072:	7970      	ldrb	r0, [r6, #5]
 8006074:	f000 f894 	bl	80061a0 <get_DMX_variable>
 8006078:	9002      	str	r0, [sp, #8]
 800607a:	79b0      	ldrb	r0, [r6, #6]
 800607c:	f000 f890 	bl	80061a0 <get_DMX_variable>
 8006080:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006084:	4639      	mov	r1, r7
 8006086:	9000      	str	r0, [sp, #0]
 8006088:	4650      	mov	r0, sl
 800608a:	f000 f8b5 	bl	80061f8 <WS2812B_setPixelColor>
					pos[ii] = pos[ii] + step[ii];
 800608e:	f835 7014 	ldrh.w	r7, [r5, r4, lsl #1]
 8006092:	f838 3014 	ldrh.w	r3, [r8, r4, lsl #1]
					if (pos[ii] > WS2812B_numPixels((t_stripchannel)ii))
 8006096:	4650      	mov	r0, sl
					pos[ii] = pos[ii] + step[ii];
 8006098:	441f      	add	r7, r3
 800609a:	b23f      	sxth	r7, r7
 800609c:	f825 7014 	strh.w	r7, [r5, r4, lsl #1]
					if (pos[ii] > WS2812B_numPixels((t_stripchannel)ii))
 80060a0:	f000 f8d8 	bl	8006254 <WS2812B_numPixels>
 80060a4:	4287      	cmp	r7, r0
 80060a6:	ea4f 0944 	mov.w	r9, r4, lsl #1
 80060aa:	dd11      	ble.n	80060d0 <fx_strip_running_light_run+0xa8>
						step[ii] = -step[ii];
 80060ac:	f838 2014 	ldrh.w	r2, [r8, r4, lsl #1]
 80060b0:	4253      	negs	r3, r2
 80060b2:	f828 3014 	strh.w	r3, [r8, r4, lsl #1]
						pos[ii] = pos[ii] + step[ii];
 80060b6:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
 80060ba:	1a9b      	subs	r3, r3, r2
 80060bc:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
 80060c0:	3607      	adds	r6, #7
			for (uint8_t ii = 0;ii<CH_MAX;ii++)
 80060c2:	b11c      	cbz	r4, 80060cc <fx_strip_running_light_run+0xa4>
 80060c4:	2002      	movs	r0, #2
}
 80060c6:	b005      	add	sp, #20
 80060c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			for (uint8_t ii = 0;ii<CH_MAX;ii++)
 80060cc:	2401      	movs	r4, #1
 80060ce:	e7bc      	b.n	800604a <fx_strip_running_light_run+0x22>
					else if (pos[ii] < 0)
 80060d0:	f935 3014 	ldrsh.w	r3, [r5, r4, lsl #1]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	daf3      	bge.n	80060c0 <fx_strip_running_light_run+0x98>
						step[ii] = -step[ii];
 80060d8:	f839 2008 	ldrh.w	r2, [r9, r8]
 80060dc:	4251      	negs	r1, r2
						pos[ii] = pos[ii] + step[ii];
 80060de:	1a9b      	subs	r3, r3, r2
						step[ii] = -step[ii];
 80060e0:	f829 1008 	strh.w	r1, [r9, r8]
						pos[ii] = pos[ii] + step[ii];
 80060e4:	f829 3005 	strh.w	r3, [r9, r5]
 80060e8:	e7ea      	b.n	80060c0 <fx_strip_running_light_run+0x98>
	switch(state)
 80060ea:	2400      	movs	r4, #0
				step[ii] = get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_SIZE]);
 80060ec:	4f14      	ldr	r7, [pc, #80]	; (8006140 <fx_strip_running_light_run+0x118>)
 80060ee:	4e16      	ldr	r6, [pc, #88]	; (8006148 <fx_strip_running_light_run+0x120>)
				  pos[ii] = WS2812B_numPixels((t_stripchannel)ii);
 80060f0:	f8df 8050 	ldr.w	r8, [pc, #80]	; 8006144 <fx_strip_running_light_run+0x11c>
 80060f4:	00e5      	lsls	r5, r4, #3
 80060f6:	1b2d      	subs	r5, r5, r4
				step[ii] = get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_SIZE]);
 80060f8:	19eb      	adds	r3, r5, r7
 80060fa:	7898      	ldrb	r0, [r3, #2]
 80060fc:	f000 f850 	bl	80061a0 <get_DMX_variable>
 8006100:	f826 0014 	strh.w	r0, [r6, r4, lsl #1]
				if (0 != get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_PATTERN]))
 8006104:	5d78      	ldrb	r0, [r7, r5]
 8006106:	fa5f f984 	uxtb.w	r9, r4
 800610a:	f000 f849 	bl	80061a0 <get_DMX_variable>
 800610e:	b148      	cbz	r0, 8006124 <fx_strip_running_light_run+0xfc>
				  pos[ii] = WS2812B_numPixels((t_stripchannel)ii);
 8006110:	4648      	mov	r0, r9
 8006112:	f000 f89f 	bl	8006254 <WS2812B_numPixels>
				  step[ii] = -step[ii];
 8006116:	f836 3014 	ldrh.w	r3, [r6, r4, lsl #1]
				  pos[ii] = WS2812B_numPixels((t_stripchannel)ii);
 800611a:	f828 0014 	strh.w	r0, [r8, r4, lsl #1]
				  step[ii] = -step[ii];
 800611e:	425b      	negs	r3, r3
 8006120:	f826 3014 	strh.w	r3, [r6, r4, lsl #1]
			for (uint8_t ii = 0;ii<CH_MAX;ii++)
 8006124:	b10c      	cbz	r4, 800612a <fx_strip_running_light_run+0x102>
			return FX_OK;
 8006126:	2000      	movs	r0, #0
 8006128:	e7cd      	b.n	80060c6 <fx_strip_running_light_run+0x9e>
 800612a:	2401      	movs	r4, #1
 800612c:	e7e2      	b.n	80060f4 <fx_strip_running_light_run+0xcc>
			WS2812B_clear(CH1);
 800612e:	2000      	movs	r0, #0
 8006130:	f000 f898 	bl	8006264 <WS2812B_clear>
			WS2812B_clear(CH2);
 8006134:	2001      	movs	r0, #1
 8006136:	f000 f895 	bl	8006264 <WS2812B_clear>
			return FX_COMPLETED;
 800613a:	2001      	movs	r0, #1
 800613c:	e7c3      	b.n	80060c6 <fx_strip_running_light_run+0x9e>
 800613e:	bf00      	nop
 8006140:	08007e18 	.word	0x08007e18
 8006144:	200005a4 	.word	0x200005a4
 8006148:	200005a8 	.word	0x200005a8
 800614c:	2000059c 	.word	0x2000059c

08006150 <fx_strip_running_light>:
	register_fx(&param,fx_num);
 8006150:	4601      	mov	r1, r0
 8006152:	4801      	ldr	r0, [pc, #4]	; (8006158 <fx_strip_running_light+0x8>)
 8006154:	f7fd bd48 	b.w	8003be8 <register_fx>
 8006158:	08007e04 	.word	0x08007e04

0800615c <reset_frame_delay>:


//Reset the Frame Delay Counter
void reset_frame_delay(void)
{
	 delay_count = 0;
 800615c:	2200      	movs	r2, #0
 800615e:	4b01      	ldr	r3, [pc, #4]	; (8006164 <reset_frame_delay+0x8>)
 8006160:	601a      	str	r2, [r3, #0]
}
 8006162:	4770      	bx	lr
 8006164:	200005ac 	.word	0x200005ac

08006168 <check_frame_delay>:

//Returns true if "delay" frames have passed, else false
uint8_t check_frame_delay(uint32_t delay)
{
	if (delay == delay_count)
 8006168:	4a05      	ldr	r2, [pc, #20]	; (8006180 <check_frame_delay+0x18>)
 800616a:	6813      	ldr	r3, [r2, #0]
 800616c:	4283      	cmp	r3, r0
 800616e:	f04f 0000 	mov.w	r0, #0
	{
		delay_count = 0;
		return 1;
	}
	delay_count++;
 8006172:	bf15      	itete	ne
 8006174:	3301      	addne	r3, #1
		delay_count = 0;
 8006176:	6010      	streq	r0, [r2, #0]
	delay_count++;
 8006178:	6013      	strne	r3, [r2, #0]
		return 1;
 800617a:	2001      	moveq	r0, #1
	return 0;
}
 800617c:	4770      	bx	lr
 800617e:	bf00      	nop
 8006180:	200005ac 	.word	0x200005ac

08006184 <check_custom_frame_delay>:


//Custom Delay with on Variable
uint8_t check_custom_frame_delay(uint32_t* count, uint32_t delay)
{
 8006184:	2300      	movs	r3, #0
	if (delay == *count)
 8006186:	6802      	ldr	r2, [r0, #0]
 8006188:	428a      	cmp	r2, r1
	{
		*count = 0;
		return 1;
	}
	*count = *count + 1;
 800618a:	bf15      	itete	ne
 800618c:	3201      	addne	r2, #1
		*count = 0;
 800618e:	6003      	streq	r3, [r0, #0]
	*count = *count + 1;
 8006190:	6002      	strne	r2, [r0, #0]
		return 1;
 8006192:	2001      	moveq	r0, #1
	return 0;
 8006194:	bf18      	it	ne
 8006196:	4618      	movne	r0, r3
}
 8006198:	4770      	bx	lr

0800619a <set_pwm_light>:


//Set Light by index (0..9)
void set_pwm_light(uint8_t index, uint8_t val)
{
	set_reg(index+1, val);
 800619a:	3001      	adds	r0, #1
 800619c:	f7fd bbc0 	b.w	8003920 <set_reg>

080061a0 <get_DMX_variable>:
}

//Get a DMX Variable
uint8_t get_DMX_variable(t_dmx_var var)
{
	return get_reg((uint32_t)var);
 80061a0:	f7fd bbcc 	b.w	800393c <get_reg>

080061a4 <WS2812B_show>:
  uint32_t loopcnt = 0;

  //SPI.dmaSendAsync(pixels,numBytes);// Start the DMA transfer of the current pixel buffer to the LEDs and return immediately.

  //Wait for last transfer to finish
  while(__HAL_SPI_GET_FLAG(stripchannel[ch].phspi, SPI_FLAG_BSY ))
 80061a4:	231c      	movs	r3, #28
{
 80061a6:	b510      	push	{r4, lr}
  while(__HAL_SPI_GET_FLAG(stripchannel[ch].phspi, SPI_FLAG_BSY ))
 80061a8:	4c12      	ldr	r4, [pc, #72]	; (80061f4 <WS2812B_show+0x50>)
 80061aa:	fb03 4300 	mla	r3, r3, r0, r4
 80061ae:	695b      	ldr	r3, [r3, #20]
 80061b0:	681a      	ldr	r2, [r3, #0]
 80061b2:	6893      	ldr	r3, [r2, #8]
 80061b4:	061b      	lsls	r3, r3, #24
 80061b6:	d4fc      	bmi.n	80061b2 <WS2812B_show+0xe>
  {
	  loopcnt++;
  }

  while (HAL_GetTick()<stripchannel[ch].time)
 80061b8:	231c      	movs	r3, #28
 80061ba:	fb03 4400 	mla	r4, r3, r0, r4
 80061be:	f7fa fa93 	bl	80006e8 <HAL_GetTick>
 80061c2:	6823      	ldr	r3, [r4, #0]
 80061c4:	4298      	cmp	r0, r3
 80061c6:	d3fa      	bcc.n	80061be <WS2812B_show+0x1a>

  //we know how long the transfer takes..
  //(440ns per bit) * 8 bits * 3 colors * number of pixels...

  //Send Data via DMA
  HAL_SPI_Transmit_DMA(stripchannel[ch].phspi, stripchannel[ch].pixels, stripchannel[ch].numBytes );
 80061c8:	88e2      	ldrh	r2, [r4, #6]
 80061ca:	68e1      	ldr	r1, [r4, #12]
 80061cc:	6960      	ldr	r0, [r4, #20]
 80061ce:	f7fb ffc5 	bl	800215c <HAL_SPI_Transmit_DMA>
  stripchannel[ch].time = HAL_GetTick() + 6;  //we need to wait at least XXX systicks for the colors to latch in after the last transfer.
 80061d2:	f7fa fa89 	bl	80006e8 <HAL_GetTick>
 80061d6:	88e2      	ldrh	r2, [r4, #6]
 80061d8:	3006      	adds	r0, #6
 80061da:	6020      	str	r0, [r4, #0]
  	  	  	  	  	  	  	 //The added 6 ms here are purely experimental...

  // Need to copy the last / current buffer to the other half of the double buffer as most API code does not rebuild the entire contents
  // from scratch. Often just a few pixels are changed e.g in a chaser effect

  if (stripchannel[ch].pixels==stripchannel[ch].doubleBuffer)
 80061dc:	e9d4 1003 	ldrd	r1, r0, [r4, #12]
 80061e0:	4281      	cmp	r1, r0
  {
	// pixels was using the first buffer
	  stripchannel[ch].pixels = stripchannel[ch].doubleBuffer+stripchannel[ch].numBytes;  // set pixels to second buffer
 80061e2:	bf07      	ittee	eq
 80061e4:	1888      	addeq	r0, r1, r2
 80061e6:	60e0      	streq	r0, [r4, #12]
	memcpy(stripchannel[ch].pixels,stripchannel[ch].doubleBuffer,stripchannel[ch].numBytes);// copy first buffer to second buffer
  }
  else
  {
	// pixels was using the second buffer
	  stripchannel[ch].pixels	= stripchannel[ch].doubleBuffer;  // set pixels to first buffer
 80061e8:	60e0      	strne	r0, [r4, #12]
	memcpy(stripchannel[ch].pixels,stripchannel[ch].doubleBuffer+stripchannel[ch].numBytes,stripchannel[ch].numBytes);	 // copy second buffer to first buffer
 80061ea:	1881      	addne	r1, r0, r2
  }
}
 80061ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	memcpy(stripchannel[ch].pixels,stripchannel[ch].doubleBuffer+stripchannel[ch].numBytes,stripchannel[ch].numBytes);	 // copy second buffer to first buffer
 80061f0:	f000 b92e 	b.w	8006450 <memcpy>
 80061f4:	20000818 	.word	0x20000818

080061f8 <WS2812B_setPixelColor>:

//Sets a specific pixel to a specific r,g,b colour
//Because the pixels buffer contains the encoded bitstream, which is in triplets
//the lookup table need to be used to find the correct pattern for each byte in the 3 byte sequence.
void WS2812B_setPixelColor(t_stripchannel ch,uint16_t n, uint8_t r, uint8_t g, uint8_t b)
 {
 80061f8:	b5f0      	push	{r4, r5, r6, r7, lr}
   uint8_t *bptr = stripchannel[ch].pixels + (n<<3) + n +1;
 80061fa:	241c      	movs	r4, #28
 80061fc:	4e13      	ldr	r6, [pc, #76]	; (800624c <WS2812B_setPixelColor+0x54>)
   uint8_t *tPtr = (uint8_t *)encoderLookup + g*2 + g;// need to index 3 x g into the lookup
 80061fe:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   uint8_t *bptr = stripchannel[ch].pixels + (n<<3) + n +1;
 8006202:	fb04 6000 	mla	r0, r4, r0, r6
   uint8_t *tPtr = (uint8_t *)encoderLookup + g*2 + g;// need to index 3 x g into the lookup
 8006206:	4c12      	ldr	r4, [pc, #72]	; (8006250 <WS2812B_setPixelColor+0x58>)
   uint8_t *bptr = stripchannel[ch].pixels + (n<<3) + n +1;
 8006208:	68c7      	ldr	r7, [r0, #12]
   uint8_t *tPtr = (uint8_t *)encoderLookup + g*2 + g;// need to index 3 x g into the lookup
 800620a:	18e6      	adds	r6, r4, r3
   uint8_t *bptr = stripchannel[ch].pixels + (n<<3) + n +1;
 800620c:	eb01 01c1 	add.w	r1, r1, r1, lsl #3

   *bptr++ = *tPtr++;
 8006210:	5ce3      	ldrb	r3, [r4, r3]
   uint8_t *bptr = stripchannel[ch].pixels + (n<<3) + n +1;
 8006212:	3101      	adds	r1, #1
   *bptr++ = *tPtr++;
 8006214:	547b      	strb	r3, [r7, r1]
   *bptr++ = *tPtr++;
 8006216:	7873      	ldrb	r3, [r6, #1]
   uint8_t *bptr = stripchannel[ch].pixels + (n<<3) + n +1;
 8006218:	1878      	adds	r0, r7, r1
   *bptr++ = *tPtr++;
 800621a:	7043      	strb	r3, [r0, #1]
   *bptr++ = *tPtr++;
 800621c:	78b3      	ldrb	r3, [r6, #2]

   tPtr = (uint8_t *)encoderLookup + r*2 + r;
 800621e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
   *bptr++ = *tPtr++;
 8006222:	7083      	strb	r3, [r0, #2]
   tPtr = (uint8_t *)encoderLookup + r*2 + r;
 8006224:	18a3      	adds	r3, r4, r2
   *bptr++ = *tPtr++;
 8006226:	5ca2      	ldrb	r2, [r4, r2]
 {
 8006228:	f89d 5014 	ldrb.w	r5, [sp, #20]
   *bptr++ = *tPtr++;
 800622c:	70c2      	strb	r2, [r0, #3]
   *bptr++ = *tPtr++;
 800622e:	785a      	ldrb	r2, [r3, #1]
   *bptr++ = *tPtr++;

   tPtr = (uint8_t *)encoderLookup + b*2 + b;
 8006230:	eb05 0545 	add.w	r5, r5, r5, lsl #1
   *bptr++ = *tPtr++;
 8006234:	7102      	strb	r2, [r0, #4]
   *bptr++ = *tPtr++;
 8006236:	789b      	ldrb	r3, [r3, #2]
 8006238:	7143      	strb	r3, [r0, #5]
   *bptr++ = *tPtr++;
 800623a:	5d62      	ldrb	r2, [r4, r5]
   tPtr = (uint8_t *)encoderLookup + b*2 + b;
 800623c:	1963      	adds	r3, r4, r5
   *bptr++ = *tPtr++;
 800623e:	7182      	strb	r2, [r0, #6]
   *bptr++ = *tPtr++;
 8006240:	785a      	ldrb	r2, [r3, #1]
 8006242:	71c2      	strb	r2, [r0, #7]
   *bptr++ = *tPtr++;
 8006244:	789b      	ldrb	r3, [r3, #2]
 8006246:	7203      	strb	r3, [r0, #8]
 }
 8006248:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800624a:	bf00      	nop
 800624c:	20000818 	.word	0x20000818
 8006250:	08007e26 	.word	0x08007e26

08006254 <WS2812B_numPixels>:
}

//Get the number of pixels
uint16_t WS2812B_numPixels(t_stripchannel ch)
{
  return stripchannel[ch].numLEDs;
 8006254:	231c      	movs	r3, #28
 8006256:	4a02      	ldr	r2, [pc, #8]	; (8006260 <WS2812B_numPixels+0xc>)
 8006258:	fb03 2000 	mla	r0, r3, r0, r2
}
 800625c:	8880      	ldrh	r0, [r0, #4]
 800625e:	4770      	bx	lr
 8006260:	20000818 	.word	0x20000818

08006264 <WS2812B_clear>:
}

//Sets the encoded pixel data to turn all the LEDs off.
void WS2812B_clear(t_stripchannel ch)
{
	uint8_t * bptr= stripchannel[ch].pixels+1;// Note first byte in the buffer is a preable and is always zero. hence the +1
 8006264:	231c      	movs	r3, #28
{
 8006266:	b570      	push	{r4, r5, r6, lr}
	uint8_t *tPtr;

	for(int i=0;i< (stripchannel[ch].numLEDs *3);i++)
 8006268:	2100      	movs	r1, #0
	{
    tPtr = (uint8_t *)encoderLookup;
    *bptr++ = *tPtr++;
 800626a:	2492      	movs	r4, #146	; 0x92
    *bptr++ = *tPtr++;
 800626c:	2549      	movs	r5, #73	; 0x49
    *bptr++ = *tPtr++;
 800626e:	2624      	movs	r6, #36	; 0x24
	uint8_t * bptr= stripchannel[ch].pixels+1;// Note first byte in the buffer is a preable and is always zero. hence the +1
 8006270:	4a09      	ldr	r2, [pc, #36]	; (8006298 <WS2812B_clear+0x34>)
 8006272:	fb03 2000 	mla	r0, r3, r0, r2
 8006276:	68c3      	ldr	r3, [r0, #12]
 8006278:	3301      	adds	r3, #1
	for(int i=0;i< (stripchannel[ch].numLEDs *3);i++)
 800627a:	8882      	ldrh	r2, [r0, #4]
 800627c:	3303      	adds	r3, #3
 800627e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8006282:	428a      	cmp	r2, r1
 8006284:	dc00      	bgt.n	8006288 <WS2812B_clear+0x24>
	}
}
 8006286:	bd70      	pop	{r4, r5, r6, pc}
    *bptr++ = *tPtr++;
 8006288:	f803 4c03 	strb.w	r4, [r3, #-3]
    *bptr++ = *tPtr++;
 800628c:	f803 5c02 	strb.w	r5, [r3, #-2]
    *bptr++ = *tPtr++;
 8006290:	f803 6c01 	strb.w	r6, [r3, #-1]
	for(int i=0;i< (stripchannel[ch].numLEDs *3);i++)
 8006294:	3101      	adds	r1, #1
 8006296:	e7f0      	b.n	800627a <WS2812B_clear+0x16>
 8006298:	20000818 	.word	0x20000818

0800629c <WS2812B_init>:
{
 800629c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	stripchannel[ch].brightness = 0;
 80062a0:	221c      	movs	r2, #28
{
 80062a2:	4688      	mov	r8, r1
	stripchannel[ch].brightness = 0;
 80062a4:	2100      	movs	r1, #0
 80062a6:	4342      	muls	r2, r0
 80062a8:	4d2c      	ldr	r5, [pc, #176]	; (800635c <WS2812B_init+0xc0>)
{
 80062aa:	4604      	mov	r4, r0
	stripchannel[ch].brightness = 0;
 80062ac:	18ab      	adds	r3, r5, r2
 80062ae:	7219      	strb	r1, [r3, #8]
	stripchannel[ch].doubleBuffer = NULL;
 80062b0:	e9c3 1103 	strd	r1, r1, [r3, #12]
	stripchannel[ch].time = 0;
 80062b4:	50a9      	str	r1, [r5, r2]
	if (ch == CH1)
 80062b6:	bb20      	cbnz	r0, 8006302 <WS2812B_init+0x66>
		stripchannel[ch].phspi = &hspi1;
 80062b8:	4b29      	ldr	r3, [pc, #164]	; (8006360 <WS2812B_init+0xc4>)
 80062ba:	616b      	str	r3, [r5, #20]
		stripchannel[ch].phdma_spi_tx = &hdma_spi1_tx;
 80062bc:	4b29      	ldr	r3, [pc, #164]	; (8006364 <WS2812B_init+0xc8>)
 80062be:	61ab      	str	r3, [r5, #24]
  stripchannel[ch].numBytes = (number_of_leds<<3) + number_of_leds + 2; // 9 encoded bytes per pixel. 1 byte empty peamble to fix issue with SPI MOSI and on byte at the end to clear down MOSI
 80062c0:	261c      	movs	r6, #28
  uint8_t buffer0[2] = { 0, 0 };
 80062c2:	f04f 0900 	mov.w	r9, #0
  stripchannel[ch].numBytes = (number_of_leds<<3) + number_of_leds + 2; // 9 encoded bytes per pixel. 1 byte empty peamble to fix issue with SPI MOSI and on byte at the end to clear down MOSI
 80062c6:	fb06 5604 	mla	r6, r6, r4, r5
 80062ca:	f108 0002 	add.w	r0, r8, #2
 80062ce:	eb00 00c8 	add.w	r0, r0, r8, lsl #3
 80062d2:	b287      	uxth	r7, r0
 80062d4:	80f7      	strh	r7, [r6, #6]
  if((stripchannel[ch].doubleBuffer = (uint8_t *)malloc(stripchannel[ch].numBytes*2)))
 80062d6:	0078      	lsls	r0, r7, #1
  uint8_t buffer0[2] = { 0, 0 };
 80062d8:	f8ad 9004 	strh.w	r9, [sp, #4]
  if((stripchannel[ch].doubleBuffer = (uint8_t *)malloc(stripchannel[ch].numBytes*2)))
 80062dc:	f000 f8a8 	bl	8006430 <malloc>
 80062e0:	6130      	str	r0, [r6, #16]
 80062e2:	b198      	cbz	r0, 800630c <WS2812B_init+0x70>
	stripchannel[ch].pixels = stripchannel[ch].doubleBuffer;
 80062e4:	60f0      	str	r0, [r6, #12]
    *stripchannel[ch].pixels=0;//clear the preamble byte
 80062e6:	f880 9000 	strb.w	r9, [r0]
    *(stripchannel[ch].pixels+stripchannel[ch].numBytes-1)=0;// clear the post send cleardown byte.
 80062ea:	4438      	add	r0, r7
 80062ec:	f800 9c01 	strb.w	r9, [r0, #-1]
	stripchannel[ch].numLEDs = number_of_leds;
 80062f0:	f8a6 8004 	strh.w	r8, [r6, #4]
    WS2812B_clear(ch);// Set the encoded data to all encoded zeros
 80062f4:	4620      	mov	r0, r4
 80062f6:	f7ff ffb5 	bl	8006264 <WS2812B_clear>
  if (ch == CH1)
 80062fa:	b15c      	cbz	r4, 8006314 <WS2812B_init+0x78>
	  stripchannel[ch].phdma_spi_tx->Instance = DMA1_Channel4;
 80062fc:	69b3      	ldr	r3, [r6, #24]
 80062fe:	4a1a      	ldr	r2, [pc, #104]	; (8006368 <WS2812B_init+0xcc>)
 8006300:	e00a      	b.n	8006318 <WS2812B_init+0x7c>
		stripchannel[ch].phspi = &hspi2;
 8006302:	4a1a      	ldr	r2, [pc, #104]	; (800636c <WS2812B_init+0xd0>)
 8006304:	615a      	str	r2, [r3, #20]
		stripchannel[ch].phdma_spi_tx = &hdma_spi2_tx;
 8006306:	4a1a      	ldr	r2, [pc, #104]	; (8006370 <WS2812B_init+0xd4>)
 8006308:	619a      	str	r2, [r3, #24]
 800630a:	e7d9      	b.n	80062c0 <WS2812B_init+0x24>
	  stripchannel[ch].numLEDs = stripchannel[ch].numBytes = 0;
 800630c:	6070      	str	r0, [r6, #4]
}
 800630e:	b003      	add	sp, #12
 8006310:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	  stripchannel[ch].phdma_spi_tx->Instance = DMA1_Channel3;
 8006314:	69ab      	ldr	r3, [r5, #24]
 8006316:	4a17      	ldr	r2, [pc, #92]	; (8006374 <WS2812B_init+0xd8>)
	  stripchannel[ch].phdma_spi_tx->Instance = DMA1_Channel4;
 8006318:	601a      	str	r2, [r3, #0]
  stripchannel[ch].phdma_spi_tx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800631a:	231c      	movs	r3, #28
 800631c:	fb03 5504 	mla	r5, r3, r4, r5
  stripchannel[ch].phdma_spi_tx->Init.PeriphInc = DMA_PINC_DISABLE;
 8006320:	2400      	movs	r4, #0
 8006322:	2310      	movs	r3, #16
  stripchannel[ch].phdma_spi_tx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006324:	69a8      	ldr	r0, [r5, #24]
  stripchannel[ch].phdma_spi_tx->Init.PeriphInc = DMA_PINC_DISABLE;
 8006326:	e9c0 3401 	strd	r3, r4, [r0, #4]
  stripchannel[ch].phdma_spi_tx->Init.MemInc = DMA_MINC_ENABLE;
 800632a:	2380      	movs	r3, #128	; 0x80
  stripchannel[ch].phdma_spi_tx->Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800632c:	e9c0 3403 	strd	r3, r4, [r0, #12]
  stripchannel[ch].phdma_spi_tx->Init.Priority = DMA_PRIORITY_MEDIUM;
 8006330:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  stripchannel[ch].phdma_spi_tx->Init.Mode = DMA_NORMAL;
 8006334:	e9c0 4405 	strd	r4, r4, [r0, #20]
  stripchannel[ch].phdma_spi_tx->Init.Priority = DMA_PRIORITY_MEDIUM;
 8006338:	61c3      	str	r3, [r0, #28]
  if (HAL_DMA_Init(stripchannel[ch].phdma_spi_tx) != HAL_OK)
 800633a:	f7fa fc7f 	bl	8000c3c <HAL_DMA_Init>
 800633e:	b110      	cbz	r0, 8006346 <WS2812B_init+0xaa>
	    stripchannel[ch].numLEDs = stripchannel[ch].numBytes = 0;
 8006340:	606c      	str	r4, [r5, #4]
	    return 0;
 8006342:	4620      	mov	r0, r4
 8006344:	e7e3      	b.n	800630e <WS2812B_init+0x72>
  __HAL_LINKDMA(stripchannel[ch].phspi,hdmatx,*stripchannel[ch].phdma_spi_tx);
 8006346:	e9d5 0305 	ldrd	r0, r3, [r5, #20]
   HAL_SPI_Transmit(stripchannel[ch].phspi, buffer0, 1, 100 );
 800634a:	2201      	movs	r2, #1
  __HAL_LINKDMA(stripchannel[ch].phspi,hdmatx,*stripchannel[ch].phdma_spi_tx);
 800634c:	6483      	str	r3, [r0, #72]	; 0x48
   HAL_SPI_Transmit(stripchannel[ch].phspi, buffer0, 1, 100 );
 800634e:	a901      	add	r1, sp, #4
  __HAL_LINKDMA(stripchannel[ch].phspi,hdmatx,*stripchannel[ch].phdma_spi_tx);
 8006350:	6258      	str	r0, [r3, #36]	; 0x24
   HAL_SPI_Transmit(stripchannel[ch].phspi, buffer0, 1, 100 );
 8006352:	2364      	movs	r3, #100	; 0x64
 8006354:	f7fb fe59 	bl	800200a <HAL_SPI_Transmit>
   return 1;
 8006358:	2001      	movs	r0, #1
 800635a:	e7d8      	b.n	800630e <WS2812B_init+0x72>
 800635c:	20000818 	.word	0x20000818
 8006360:	200008c0 	.word	0x200008c0
 8006364:	2000095c 	.word	0x2000095c
 8006368:	40020044 	.word	0x40020044
 800636c:	2000072c 	.word	0x2000072c
 8006370:	20000918 	.word	0x20000918
 8006374:	40020030 	.word	0x40020030

08006378 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8006378:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800637a:	e003      	b.n	8006384 <LoopCopyDataInit>

0800637c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800637c:	4b0b      	ldr	r3, [pc, #44]	; (80063ac <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800637e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8006380:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8006382:	3104      	adds	r1, #4

08006384 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8006384:	480a      	ldr	r0, [pc, #40]	; (80063b0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8006386:	4b0b      	ldr	r3, [pc, #44]	; (80063b4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8006388:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800638a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800638c:	d3f6      	bcc.n	800637c <CopyDataInit>
  ldr r2, =_sbss
 800638e:	4a0a      	ldr	r2, [pc, #40]	; (80063b8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8006390:	e002      	b.n	8006398 <LoopFillZerobss>

08006392 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8006392:	2300      	movs	r3, #0
  str r3, [r2], #4
 8006394:	f842 3b04 	str.w	r3, [r2], #4

08006398 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8006398:	4b08      	ldr	r3, [pc, #32]	; (80063bc <LoopFillZerobss+0x24>)
  cmp r2, r3
 800639a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800639c:	d3f9      	bcc.n	8006392 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800639e:	f7ff fb15 	bl	80059cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80063a2:	f000 f821 	bl	80063e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80063a6:	f7fd ff4d 	bl	8004244 <main>
  bx lr
 80063aa:	4770      	bx	lr
  ldr r3, =_sidata
 80063ac:	0800826c 	.word	0x0800826c
  ldr r0, =_sdata
 80063b0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80063b4:	20000264 	.word	0x20000264
  ldr r2, =_sbss
 80063b8:	20000268 	.word	0x20000268
  ldr r3, = _ebss
 80063bc:	20000cf4 	.word	0x20000cf4

080063c0 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80063c0:	e7fe      	b.n	80063c0 <CAN1_RX1_IRQHandler>

080063c2 <atoi>:
 80063c2:	220a      	movs	r2, #10
 80063c4:	2100      	movs	r1, #0
 80063c6:	f000 ba21 	b.w	800680c <strtol>
	...

080063cc <calloc>:
 80063cc:	4b02      	ldr	r3, [pc, #8]	; (80063d8 <calloc+0xc>)
 80063ce:	460a      	mov	r2, r1
 80063d0:	4601      	mov	r1, r0
 80063d2:	6818      	ldr	r0, [r3, #0]
 80063d4:	f000 b84f 	b.w	8006476 <_calloc_r>
 80063d8:	20000094 	.word	0x20000094

080063dc <__errno>:
 80063dc:	4b01      	ldr	r3, [pc, #4]	; (80063e4 <__errno+0x8>)
 80063de:	6818      	ldr	r0, [r3, #0]
 80063e0:	4770      	bx	lr
 80063e2:	bf00      	nop
 80063e4:	20000094 	.word	0x20000094

080063e8 <__libc_init_array>:
 80063e8:	b570      	push	{r4, r5, r6, lr}
 80063ea:	2500      	movs	r5, #0
 80063ec:	4e0c      	ldr	r6, [pc, #48]	; (8006420 <__libc_init_array+0x38>)
 80063ee:	4c0d      	ldr	r4, [pc, #52]	; (8006424 <__libc_init_array+0x3c>)
 80063f0:	1ba4      	subs	r4, r4, r6
 80063f2:	10a4      	asrs	r4, r4, #2
 80063f4:	42a5      	cmp	r5, r4
 80063f6:	d109      	bne.n	800640c <__libc_init_array+0x24>
 80063f8:	f000 fdac 	bl	8006f54 <_init>
 80063fc:	2500      	movs	r5, #0
 80063fe:	4e0a      	ldr	r6, [pc, #40]	; (8006428 <__libc_init_array+0x40>)
 8006400:	4c0a      	ldr	r4, [pc, #40]	; (800642c <__libc_init_array+0x44>)
 8006402:	1ba4      	subs	r4, r4, r6
 8006404:	10a4      	asrs	r4, r4, #2
 8006406:	42a5      	cmp	r5, r4
 8006408:	d105      	bne.n	8006416 <__libc_init_array+0x2e>
 800640a:	bd70      	pop	{r4, r5, r6, pc}
 800640c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006410:	4798      	blx	r3
 8006412:	3501      	adds	r5, #1
 8006414:	e7ee      	b.n	80063f4 <__libc_init_array+0xc>
 8006416:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800641a:	4798      	blx	r3
 800641c:	3501      	adds	r5, #1
 800641e:	e7f2      	b.n	8006406 <__libc_init_array+0x1e>
 8006420:	08008264 	.word	0x08008264
 8006424:	08008264 	.word	0x08008264
 8006428:	08008264 	.word	0x08008264
 800642c:	08008268 	.word	0x08008268

08006430 <malloc>:
 8006430:	4b02      	ldr	r3, [pc, #8]	; (800643c <malloc+0xc>)
 8006432:	4601      	mov	r1, r0
 8006434:	6818      	ldr	r0, [r3, #0]
 8006436:	f000 b879 	b.w	800652c <_malloc_r>
 800643a:	bf00      	nop
 800643c:	20000094 	.word	0x20000094

08006440 <free>:
 8006440:	4b02      	ldr	r3, [pc, #8]	; (800644c <free+0xc>)
 8006442:	4601      	mov	r1, r0
 8006444:	6818      	ldr	r0, [r3, #0]
 8006446:	f000 b825 	b.w	8006494 <_free_r>
 800644a:	bf00      	nop
 800644c:	20000094 	.word	0x20000094

08006450 <memcpy>:
 8006450:	b510      	push	{r4, lr}
 8006452:	1e43      	subs	r3, r0, #1
 8006454:	440a      	add	r2, r1
 8006456:	4291      	cmp	r1, r2
 8006458:	d100      	bne.n	800645c <memcpy+0xc>
 800645a:	bd10      	pop	{r4, pc}
 800645c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006460:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006464:	e7f7      	b.n	8006456 <memcpy+0x6>

08006466 <memset>:
 8006466:	4603      	mov	r3, r0
 8006468:	4402      	add	r2, r0
 800646a:	4293      	cmp	r3, r2
 800646c:	d100      	bne.n	8006470 <memset+0xa>
 800646e:	4770      	bx	lr
 8006470:	f803 1b01 	strb.w	r1, [r3], #1
 8006474:	e7f9      	b.n	800646a <memset+0x4>

08006476 <_calloc_r>:
 8006476:	b538      	push	{r3, r4, r5, lr}
 8006478:	fb02 f401 	mul.w	r4, r2, r1
 800647c:	4621      	mov	r1, r4
 800647e:	f000 f855 	bl	800652c <_malloc_r>
 8006482:	4605      	mov	r5, r0
 8006484:	b118      	cbz	r0, 800648e <_calloc_r+0x18>
 8006486:	4622      	mov	r2, r4
 8006488:	2100      	movs	r1, #0
 800648a:	f7ff ffec 	bl	8006466 <memset>
 800648e:	4628      	mov	r0, r5
 8006490:	bd38      	pop	{r3, r4, r5, pc}
	...

08006494 <_free_r>:
 8006494:	b538      	push	{r3, r4, r5, lr}
 8006496:	4605      	mov	r5, r0
 8006498:	2900      	cmp	r1, #0
 800649a:	d043      	beq.n	8006524 <_free_r+0x90>
 800649c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80064a0:	1f0c      	subs	r4, r1, #4
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	bfb8      	it	lt
 80064a6:	18e4      	addlt	r4, r4, r3
 80064a8:	f000 fa15 	bl	80068d6 <__malloc_lock>
 80064ac:	4a1e      	ldr	r2, [pc, #120]	; (8006528 <_free_r+0x94>)
 80064ae:	6813      	ldr	r3, [r2, #0]
 80064b0:	4610      	mov	r0, r2
 80064b2:	b933      	cbnz	r3, 80064c2 <_free_r+0x2e>
 80064b4:	6063      	str	r3, [r4, #4]
 80064b6:	6014      	str	r4, [r2, #0]
 80064b8:	4628      	mov	r0, r5
 80064ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80064be:	f000 ba0b 	b.w	80068d8 <__malloc_unlock>
 80064c2:	42a3      	cmp	r3, r4
 80064c4:	d90b      	bls.n	80064de <_free_r+0x4a>
 80064c6:	6821      	ldr	r1, [r4, #0]
 80064c8:	1862      	adds	r2, r4, r1
 80064ca:	4293      	cmp	r3, r2
 80064cc:	bf01      	itttt	eq
 80064ce:	681a      	ldreq	r2, [r3, #0]
 80064d0:	685b      	ldreq	r3, [r3, #4]
 80064d2:	1852      	addeq	r2, r2, r1
 80064d4:	6022      	streq	r2, [r4, #0]
 80064d6:	6063      	str	r3, [r4, #4]
 80064d8:	6004      	str	r4, [r0, #0]
 80064da:	e7ed      	b.n	80064b8 <_free_r+0x24>
 80064dc:	4613      	mov	r3, r2
 80064de:	685a      	ldr	r2, [r3, #4]
 80064e0:	b10a      	cbz	r2, 80064e6 <_free_r+0x52>
 80064e2:	42a2      	cmp	r2, r4
 80064e4:	d9fa      	bls.n	80064dc <_free_r+0x48>
 80064e6:	6819      	ldr	r1, [r3, #0]
 80064e8:	1858      	adds	r0, r3, r1
 80064ea:	42a0      	cmp	r0, r4
 80064ec:	d10b      	bne.n	8006506 <_free_r+0x72>
 80064ee:	6820      	ldr	r0, [r4, #0]
 80064f0:	4401      	add	r1, r0
 80064f2:	1858      	adds	r0, r3, r1
 80064f4:	4282      	cmp	r2, r0
 80064f6:	6019      	str	r1, [r3, #0]
 80064f8:	d1de      	bne.n	80064b8 <_free_r+0x24>
 80064fa:	6810      	ldr	r0, [r2, #0]
 80064fc:	6852      	ldr	r2, [r2, #4]
 80064fe:	4401      	add	r1, r0
 8006500:	6019      	str	r1, [r3, #0]
 8006502:	605a      	str	r2, [r3, #4]
 8006504:	e7d8      	b.n	80064b8 <_free_r+0x24>
 8006506:	d902      	bls.n	800650e <_free_r+0x7a>
 8006508:	230c      	movs	r3, #12
 800650a:	602b      	str	r3, [r5, #0]
 800650c:	e7d4      	b.n	80064b8 <_free_r+0x24>
 800650e:	6820      	ldr	r0, [r4, #0]
 8006510:	1821      	adds	r1, r4, r0
 8006512:	428a      	cmp	r2, r1
 8006514:	bf01      	itttt	eq
 8006516:	6811      	ldreq	r1, [r2, #0]
 8006518:	6852      	ldreq	r2, [r2, #4]
 800651a:	1809      	addeq	r1, r1, r0
 800651c:	6021      	streq	r1, [r4, #0]
 800651e:	6062      	str	r2, [r4, #4]
 8006520:	605c      	str	r4, [r3, #4]
 8006522:	e7c9      	b.n	80064b8 <_free_r+0x24>
 8006524:	bd38      	pop	{r3, r4, r5, pc}
 8006526:	bf00      	nop
 8006528:	200005b0 	.word	0x200005b0

0800652c <_malloc_r>:
 800652c:	b570      	push	{r4, r5, r6, lr}
 800652e:	1ccd      	adds	r5, r1, #3
 8006530:	f025 0503 	bic.w	r5, r5, #3
 8006534:	3508      	adds	r5, #8
 8006536:	2d0c      	cmp	r5, #12
 8006538:	bf38      	it	cc
 800653a:	250c      	movcc	r5, #12
 800653c:	2d00      	cmp	r5, #0
 800653e:	4606      	mov	r6, r0
 8006540:	db01      	blt.n	8006546 <_malloc_r+0x1a>
 8006542:	42a9      	cmp	r1, r5
 8006544:	d903      	bls.n	800654e <_malloc_r+0x22>
 8006546:	230c      	movs	r3, #12
 8006548:	6033      	str	r3, [r6, #0]
 800654a:	2000      	movs	r0, #0
 800654c:	bd70      	pop	{r4, r5, r6, pc}
 800654e:	f000 f9c2 	bl	80068d6 <__malloc_lock>
 8006552:	4a21      	ldr	r2, [pc, #132]	; (80065d8 <_malloc_r+0xac>)
 8006554:	6814      	ldr	r4, [r2, #0]
 8006556:	4621      	mov	r1, r4
 8006558:	b991      	cbnz	r1, 8006580 <_malloc_r+0x54>
 800655a:	4c20      	ldr	r4, [pc, #128]	; (80065dc <_malloc_r+0xb0>)
 800655c:	6823      	ldr	r3, [r4, #0]
 800655e:	b91b      	cbnz	r3, 8006568 <_malloc_r+0x3c>
 8006560:	4630      	mov	r0, r6
 8006562:	f000 f83d 	bl	80065e0 <_sbrk_r>
 8006566:	6020      	str	r0, [r4, #0]
 8006568:	4629      	mov	r1, r5
 800656a:	4630      	mov	r0, r6
 800656c:	f000 f838 	bl	80065e0 <_sbrk_r>
 8006570:	1c43      	adds	r3, r0, #1
 8006572:	d124      	bne.n	80065be <_malloc_r+0x92>
 8006574:	230c      	movs	r3, #12
 8006576:	4630      	mov	r0, r6
 8006578:	6033      	str	r3, [r6, #0]
 800657a:	f000 f9ad 	bl	80068d8 <__malloc_unlock>
 800657e:	e7e4      	b.n	800654a <_malloc_r+0x1e>
 8006580:	680b      	ldr	r3, [r1, #0]
 8006582:	1b5b      	subs	r3, r3, r5
 8006584:	d418      	bmi.n	80065b8 <_malloc_r+0x8c>
 8006586:	2b0b      	cmp	r3, #11
 8006588:	d90f      	bls.n	80065aa <_malloc_r+0x7e>
 800658a:	600b      	str	r3, [r1, #0]
 800658c:	18cc      	adds	r4, r1, r3
 800658e:	50cd      	str	r5, [r1, r3]
 8006590:	4630      	mov	r0, r6
 8006592:	f000 f9a1 	bl	80068d8 <__malloc_unlock>
 8006596:	f104 000b 	add.w	r0, r4, #11
 800659a:	1d23      	adds	r3, r4, #4
 800659c:	f020 0007 	bic.w	r0, r0, #7
 80065a0:	1ac3      	subs	r3, r0, r3
 80065a2:	d0d3      	beq.n	800654c <_malloc_r+0x20>
 80065a4:	425a      	negs	r2, r3
 80065a6:	50e2      	str	r2, [r4, r3]
 80065a8:	e7d0      	b.n	800654c <_malloc_r+0x20>
 80065aa:	684b      	ldr	r3, [r1, #4]
 80065ac:	428c      	cmp	r4, r1
 80065ae:	bf16      	itet	ne
 80065b0:	6063      	strne	r3, [r4, #4]
 80065b2:	6013      	streq	r3, [r2, #0]
 80065b4:	460c      	movne	r4, r1
 80065b6:	e7eb      	b.n	8006590 <_malloc_r+0x64>
 80065b8:	460c      	mov	r4, r1
 80065ba:	6849      	ldr	r1, [r1, #4]
 80065bc:	e7cc      	b.n	8006558 <_malloc_r+0x2c>
 80065be:	1cc4      	adds	r4, r0, #3
 80065c0:	f024 0403 	bic.w	r4, r4, #3
 80065c4:	42a0      	cmp	r0, r4
 80065c6:	d005      	beq.n	80065d4 <_malloc_r+0xa8>
 80065c8:	1a21      	subs	r1, r4, r0
 80065ca:	4630      	mov	r0, r6
 80065cc:	f000 f808 	bl	80065e0 <_sbrk_r>
 80065d0:	3001      	adds	r0, #1
 80065d2:	d0cf      	beq.n	8006574 <_malloc_r+0x48>
 80065d4:	6025      	str	r5, [r4, #0]
 80065d6:	e7db      	b.n	8006590 <_malloc_r+0x64>
 80065d8:	200005b0 	.word	0x200005b0
 80065dc:	200005b4 	.word	0x200005b4

080065e0 <_sbrk_r>:
 80065e0:	b538      	push	{r3, r4, r5, lr}
 80065e2:	2300      	movs	r3, #0
 80065e4:	4c05      	ldr	r4, [pc, #20]	; (80065fc <_sbrk_r+0x1c>)
 80065e6:	4605      	mov	r5, r0
 80065e8:	4608      	mov	r0, r1
 80065ea:	6023      	str	r3, [r4, #0]
 80065ec:	f7ff f9d4 	bl	8005998 <_sbrk>
 80065f0:	1c43      	adds	r3, r0, #1
 80065f2:	d102      	bne.n	80065fa <_sbrk_r+0x1a>
 80065f4:	6823      	ldr	r3, [r4, #0]
 80065f6:	b103      	cbz	r3, 80065fa <_sbrk_r+0x1a>
 80065f8:	602b      	str	r3, [r5, #0]
 80065fa:	bd38      	pop	{r3, r4, r5, pc}
 80065fc:	20000cf0 	.word	0x20000cf0

08006600 <strcat>:
 8006600:	4603      	mov	r3, r0
 8006602:	b510      	push	{r4, lr}
 8006604:	781a      	ldrb	r2, [r3, #0]
 8006606:	1c5c      	adds	r4, r3, #1
 8006608:	b93a      	cbnz	r2, 800661a <strcat+0x1a>
 800660a:	3b01      	subs	r3, #1
 800660c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006610:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006614:	2a00      	cmp	r2, #0
 8006616:	d1f9      	bne.n	800660c <strcat+0xc>
 8006618:	bd10      	pop	{r4, pc}
 800661a:	4623      	mov	r3, r4
 800661c:	e7f2      	b.n	8006604 <strcat+0x4>

0800661e <strncmp>:
 800661e:	b510      	push	{r4, lr}
 8006620:	b16a      	cbz	r2, 800663e <strncmp+0x20>
 8006622:	3901      	subs	r1, #1
 8006624:	1884      	adds	r4, r0, r2
 8006626:	f810 3b01 	ldrb.w	r3, [r0], #1
 800662a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800662e:	4293      	cmp	r3, r2
 8006630:	d103      	bne.n	800663a <strncmp+0x1c>
 8006632:	42a0      	cmp	r0, r4
 8006634:	d001      	beq.n	800663a <strncmp+0x1c>
 8006636:	2b00      	cmp	r3, #0
 8006638:	d1f5      	bne.n	8006626 <strncmp+0x8>
 800663a:	1a98      	subs	r0, r3, r2
 800663c:	bd10      	pop	{r4, pc}
 800663e:	4610      	mov	r0, r2
 8006640:	e7fc      	b.n	800663c <strncmp+0x1e>

08006642 <strncpy>:
 8006642:	b570      	push	{r4, r5, r6, lr}
 8006644:	4604      	mov	r4, r0
 8006646:	3901      	subs	r1, #1
 8006648:	b902      	cbnz	r2, 800664c <strncpy+0xa>
 800664a:	bd70      	pop	{r4, r5, r6, pc}
 800664c:	4623      	mov	r3, r4
 800664e:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8006652:	1e56      	subs	r6, r2, #1
 8006654:	f803 5b01 	strb.w	r5, [r3], #1
 8006658:	b92d      	cbnz	r5, 8006666 <strncpy+0x24>
 800665a:	4414      	add	r4, r2
 800665c:	42a3      	cmp	r3, r4
 800665e:	d0f4      	beq.n	800664a <strncpy+0x8>
 8006660:	f803 5b01 	strb.w	r5, [r3], #1
 8006664:	e7fa      	b.n	800665c <strncpy+0x1a>
 8006666:	461c      	mov	r4, r3
 8006668:	4632      	mov	r2, r6
 800666a:	e7ed      	b.n	8006648 <strncpy+0x6>

0800666c <strtok>:
 800666c:	4b13      	ldr	r3, [pc, #76]	; (80066bc <strtok+0x50>)
 800666e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006672:	681d      	ldr	r5, [r3, #0]
 8006674:	4606      	mov	r6, r0
 8006676:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8006678:	460f      	mov	r7, r1
 800667a:	b9b4      	cbnz	r4, 80066aa <strtok+0x3e>
 800667c:	2050      	movs	r0, #80	; 0x50
 800667e:	f7ff fed7 	bl	8006430 <malloc>
 8006682:	65a8      	str	r0, [r5, #88]	; 0x58
 8006684:	e9c0 4400 	strd	r4, r4, [r0]
 8006688:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800668c:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8006690:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8006694:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8006698:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800669c:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80066a0:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80066a4:	6184      	str	r4, [r0, #24]
 80066a6:	7704      	strb	r4, [r0, #28]
 80066a8:	6244      	str	r4, [r0, #36]	; 0x24
 80066aa:	6daa      	ldr	r2, [r5, #88]	; 0x58
 80066ac:	4639      	mov	r1, r7
 80066ae:	4630      	mov	r0, r6
 80066b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80066b4:	2301      	movs	r3, #1
 80066b6:	f000 b803 	b.w	80066c0 <__strtok_r>
 80066ba:	bf00      	nop
 80066bc:	20000094 	.word	0x20000094

080066c0 <__strtok_r>:
 80066c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80066c2:	b918      	cbnz	r0, 80066cc <__strtok_r+0xc>
 80066c4:	6810      	ldr	r0, [r2, #0]
 80066c6:	b908      	cbnz	r0, 80066cc <__strtok_r+0xc>
 80066c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066ca:	4620      	mov	r0, r4
 80066cc:	4604      	mov	r4, r0
 80066ce:	460f      	mov	r7, r1
 80066d0:	f814 5b01 	ldrb.w	r5, [r4], #1
 80066d4:	f817 6b01 	ldrb.w	r6, [r7], #1
 80066d8:	b91e      	cbnz	r6, 80066e2 <__strtok_r+0x22>
 80066da:	b96d      	cbnz	r5, 80066f8 <__strtok_r+0x38>
 80066dc:	6015      	str	r5, [r2, #0]
 80066de:	4628      	mov	r0, r5
 80066e0:	e7f2      	b.n	80066c8 <__strtok_r+0x8>
 80066e2:	42b5      	cmp	r5, r6
 80066e4:	d1f6      	bne.n	80066d4 <__strtok_r+0x14>
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d1ef      	bne.n	80066ca <__strtok_r+0xa>
 80066ea:	6014      	str	r4, [r2, #0]
 80066ec:	7003      	strb	r3, [r0, #0]
 80066ee:	e7eb      	b.n	80066c8 <__strtok_r+0x8>
 80066f0:	462b      	mov	r3, r5
 80066f2:	e00d      	b.n	8006710 <__strtok_r+0x50>
 80066f4:	b926      	cbnz	r6, 8006700 <__strtok_r+0x40>
 80066f6:	461c      	mov	r4, r3
 80066f8:	4623      	mov	r3, r4
 80066fa:	460f      	mov	r7, r1
 80066fc:	f813 5b01 	ldrb.w	r5, [r3], #1
 8006700:	f817 6b01 	ldrb.w	r6, [r7], #1
 8006704:	42b5      	cmp	r5, r6
 8006706:	d1f5      	bne.n	80066f4 <__strtok_r+0x34>
 8006708:	2d00      	cmp	r5, #0
 800670a:	d0f1      	beq.n	80066f0 <__strtok_r+0x30>
 800670c:	2100      	movs	r1, #0
 800670e:	7021      	strb	r1, [r4, #0]
 8006710:	6013      	str	r3, [r2, #0]
 8006712:	e7d9      	b.n	80066c8 <__strtok_r+0x8>

08006714 <_strtol_l.isra.0>:
 8006714:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006718:	4680      	mov	r8, r0
 800671a:	4689      	mov	r9, r1
 800671c:	4692      	mov	sl, r2
 800671e:	461e      	mov	r6, r3
 8006720:	460f      	mov	r7, r1
 8006722:	463d      	mov	r5, r7
 8006724:	9808      	ldr	r0, [sp, #32]
 8006726:	f815 4b01 	ldrb.w	r4, [r5], #1
 800672a:	f000 f8bf 	bl	80068ac <__locale_ctype_ptr_l>
 800672e:	4420      	add	r0, r4
 8006730:	7843      	ldrb	r3, [r0, #1]
 8006732:	f013 0308 	ands.w	r3, r3, #8
 8006736:	d132      	bne.n	800679e <_strtol_l.isra.0+0x8a>
 8006738:	2c2d      	cmp	r4, #45	; 0x2d
 800673a:	d132      	bne.n	80067a2 <_strtol_l.isra.0+0x8e>
 800673c:	2201      	movs	r2, #1
 800673e:	787c      	ldrb	r4, [r7, #1]
 8006740:	1cbd      	adds	r5, r7, #2
 8006742:	2e00      	cmp	r6, #0
 8006744:	d05d      	beq.n	8006802 <_strtol_l.isra.0+0xee>
 8006746:	2e10      	cmp	r6, #16
 8006748:	d109      	bne.n	800675e <_strtol_l.isra.0+0x4a>
 800674a:	2c30      	cmp	r4, #48	; 0x30
 800674c:	d107      	bne.n	800675e <_strtol_l.isra.0+0x4a>
 800674e:	782b      	ldrb	r3, [r5, #0]
 8006750:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006754:	2b58      	cmp	r3, #88	; 0x58
 8006756:	d14f      	bne.n	80067f8 <_strtol_l.isra.0+0xe4>
 8006758:	2610      	movs	r6, #16
 800675a:	786c      	ldrb	r4, [r5, #1]
 800675c:	3502      	adds	r5, #2
 800675e:	2a00      	cmp	r2, #0
 8006760:	bf14      	ite	ne
 8006762:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8006766:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800676a:	2700      	movs	r7, #0
 800676c:	fbb1 fcf6 	udiv	ip, r1, r6
 8006770:	4638      	mov	r0, r7
 8006772:	fb06 1e1c 	mls	lr, r6, ip, r1
 8006776:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800677a:	2b09      	cmp	r3, #9
 800677c:	d817      	bhi.n	80067ae <_strtol_l.isra.0+0x9a>
 800677e:	461c      	mov	r4, r3
 8006780:	42a6      	cmp	r6, r4
 8006782:	dd23      	ble.n	80067cc <_strtol_l.isra.0+0xb8>
 8006784:	1c7b      	adds	r3, r7, #1
 8006786:	d007      	beq.n	8006798 <_strtol_l.isra.0+0x84>
 8006788:	4584      	cmp	ip, r0
 800678a:	d31c      	bcc.n	80067c6 <_strtol_l.isra.0+0xb2>
 800678c:	d101      	bne.n	8006792 <_strtol_l.isra.0+0x7e>
 800678e:	45a6      	cmp	lr, r4
 8006790:	db19      	blt.n	80067c6 <_strtol_l.isra.0+0xb2>
 8006792:	2701      	movs	r7, #1
 8006794:	fb00 4006 	mla	r0, r0, r6, r4
 8006798:	f815 4b01 	ldrb.w	r4, [r5], #1
 800679c:	e7eb      	b.n	8006776 <_strtol_l.isra.0+0x62>
 800679e:	462f      	mov	r7, r5
 80067a0:	e7bf      	b.n	8006722 <_strtol_l.isra.0+0xe>
 80067a2:	2c2b      	cmp	r4, #43	; 0x2b
 80067a4:	bf04      	itt	eq
 80067a6:	1cbd      	addeq	r5, r7, #2
 80067a8:	787c      	ldrbeq	r4, [r7, #1]
 80067aa:	461a      	mov	r2, r3
 80067ac:	e7c9      	b.n	8006742 <_strtol_l.isra.0+0x2e>
 80067ae:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80067b2:	2b19      	cmp	r3, #25
 80067b4:	d801      	bhi.n	80067ba <_strtol_l.isra.0+0xa6>
 80067b6:	3c37      	subs	r4, #55	; 0x37
 80067b8:	e7e2      	b.n	8006780 <_strtol_l.isra.0+0x6c>
 80067ba:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80067be:	2b19      	cmp	r3, #25
 80067c0:	d804      	bhi.n	80067cc <_strtol_l.isra.0+0xb8>
 80067c2:	3c57      	subs	r4, #87	; 0x57
 80067c4:	e7dc      	b.n	8006780 <_strtol_l.isra.0+0x6c>
 80067c6:	f04f 37ff 	mov.w	r7, #4294967295
 80067ca:	e7e5      	b.n	8006798 <_strtol_l.isra.0+0x84>
 80067cc:	1c7b      	adds	r3, r7, #1
 80067ce:	d108      	bne.n	80067e2 <_strtol_l.isra.0+0xce>
 80067d0:	2322      	movs	r3, #34	; 0x22
 80067d2:	4608      	mov	r0, r1
 80067d4:	f8c8 3000 	str.w	r3, [r8]
 80067d8:	f1ba 0f00 	cmp.w	sl, #0
 80067dc:	d107      	bne.n	80067ee <_strtol_l.isra.0+0xda>
 80067de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067e2:	b102      	cbz	r2, 80067e6 <_strtol_l.isra.0+0xd2>
 80067e4:	4240      	negs	r0, r0
 80067e6:	f1ba 0f00 	cmp.w	sl, #0
 80067ea:	d0f8      	beq.n	80067de <_strtol_l.isra.0+0xca>
 80067ec:	b10f      	cbz	r7, 80067f2 <_strtol_l.isra.0+0xde>
 80067ee:	f105 39ff 	add.w	r9, r5, #4294967295
 80067f2:	f8ca 9000 	str.w	r9, [sl]
 80067f6:	e7f2      	b.n	80067de <_strtol_l.isra.0+0xca>
 80067f8:	2430      	movs	r4, #48	; 0x30
 80067fa:	2e00      	cmp	r6, #0
 80067fc:	d1af      	bne.n	800675e <_strtol_l.isra.0+0x4a>
 80067fe:	2608      	movs	r6, #8
 8006800:	e7ad      	b.n	800675e <_strtol_l.isra.0+0x4a>
 8006802:	2c30      	cmp	r4, #48	; 0x30
 8006804:	d0a3      	beq.n	800674e <_strtol_l.isra.0+0x3a>
 8006806:	260a      	movs	r6, #10
 8006808:	e7a9      	b.n	800675e <_strtol_l.isra.0+0x4a>
	...

0800680c <strtol>:
 800680c:	4b08      	ldr	r3, [pc, #32]	; (8006830 <strtol+0x24>)
 800680e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006810:	681c      	ldr	r4, [r3, #0]
 8006812:	4d08      	ldr	r5, [pc, #32]	; (8006834 <strtol+0x28>)
 8006814:	6a23      	ldr	r3, [r4, #32]
 8006816:	2b00      	cmp	r3, #0
 8006818:	bf08      	it	eq
 800681a:	462b      	moveq	r3, r5
 800681c:	9300      	str	r3, [sp, #0]
 800681e:	4613      	mov	r3, r2
 8006820:	460a      	mov	r2, r1
 8006822:	4601      	mov	r1, r0
 8006824:	4620      	mov	r0, r4
 8006826:	f7ff ff75 	bl	8006714 <_strtol_l.isra.0>
 800682a:	b003      	add	sp, #12
 800682c:	bd30      	pop	{r4, r5, pc}
 800682e:	bf00      	nop
 8006830:	20000094 	.word	0x20000094
 8006834:	200000f8 	.word	0x200000f8

08006838 <_vsniprintf_r>:
 8006838:	b530      	push	{r4, r5, lr}
 800683a:	1e14      	subs	r4, r2, #0
 800683c:	4605      	mov	r5, r0
 800683e:	b09b      	sub	sp, #108	; 0x6c
 8006840:	4618      	mov	r0, r3
 8006842:	da05      	bge.n	8006850 <_vsniprintf_r+0x18>
 8006844:	238b      	movs	r3, #139	; 0x8b
 8006846:	f04f 30ff 	mov.w	r0, #4294967295
 800684a:	602b      	str	r3, [r5, #0]
 800684c:	b01b      	add	sp, #108	; 0x6c
 800684e:	bd30      	pop	{r4, r5, pc}
 8006850:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006854:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006858:	bf0c      	ite	eq
 800685a:	4623      	moveq	r3, r4
 800685c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006860:	9302      	str	r3, [sp, #8]
 8006862:	9305      	str	r3, [sp, #20]
 8006864:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006868:	9100      	str	r1, [sp, #0]
 800686a:	9104      	str	r1, [sp, #16]
 800686c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006870:	4602      	mov	r2, r0
 8006872:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006874:	4669      	mov	r1, sp
 8006876:	4628      	mov	r0, r5
 8006878:	f000 f88a 	bl	8006990 <_svfiprintf_r>
 800687c:	1c43      	adds	r3, r0, #1
 800687e:	bfbc      	itt	lt
 8006880:	238b      	movlt	r3, #139	; 0x8b
 8006882:	602b      	strlt	r3, [r5, #0]
 8006884:	2c00      	cmp	r4, #0
 8006886:	d0e1      	beq.n	800684c <_vsniprintf_r+0x14>
 8006888:	2200      	movs	r2, #0
 800688a:	9b00      	ldr	r3, [sp, #0]
 800688c:	701a      	strb	r2, [r3, #0]
 800688e:	e7dd      	b.n	800684c <_vsniprintf_r+0x14>

08006890 <vsniprintf>:
 8006890:	b507      	push	{r0, r1, r2, lr}
 8006892:	9300      	str	r3, [sp, #0]
 8006894:	4613      	mov	r3, r2
 8006896:	460a      	mov	r2, r1
 8006898:	4601      	mov	r1, r0
 800689a:	4803      	ldr	r0, [pc, #12]	; (80068a8 <vsniprintf+0x18>)
 800689c:	6800      	ldr	r0, [r0, #0]
 800689e:	f7ff ffcb 	bl	8006838 <_vsniprintf_r>
 80068a2:	b003      	add	sp, #12
 80068a4:	f85d fb04 	ldr.w	pc, [sp], #4
 80068a8:	20000094 	.word	0x20000094

080068ac <__locale_ctype_ptr_l>:
 80068ac:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80068b0:	4770      	bx	lr

080068b2 <__ascii_mbtowc>:
 80068b2:	b082      	sub	sp, #8
 80068b4:	b901      	cbnz	r1, 80068b8 <__ascii_mbtowc+0x6>
 80068b6:	a901      	add	r1, sp, #4
 80068b8:	b142      	cbz	r2, 80068cc <__ascii_mbtowc+0x1a>
 80068ba:	b14b      	cbz	r3, 80068d0 <__ascii_mbtowc+0x1e>
 80068bc:	7813      	ldrb	r3, [r2, #0]
 80068be:	600b      	str	r3, [r1, #0]
 80068c0:	7812      	ldrb	r2, [r2, #0]
 80068c2:	1c10      	adds	r0, r2, #0
 80068c4:	bf18      	it	ne
 80068c6:	2001      	movne	r0, #1
 80068c8:	b002      	add	sp, #8
 80068ca:	4770      	bx	lr
 80068cc:	4610      	mov	r0, r2
 80068ce:	e7fb      	b.n	80068c8 <__ascii_mbtowc+0x16>
 80068d0:	f06f 0001 	mvn.w	r0, #1
 80068d4:	e7f8      	b.n	80068c8 <__ascii_mbtowc+0x16>

080068d6 <__malloc_lock>:
 80068d6:	4770      	bx	lr

080068d8 <__malloc_unlock>:
 80068d8:	4770      	bx	lr

080068da <__ssputs_r>:
 80068da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068de:	688e      	ldr	r6, [r1, #8]
 80068e0:	4682      	mov	sl, r0
 80068e2:	429e      	cmp	r6, r3
 80068e4:	460c      	mov	r4, r1
 80068e6:	4690      	mov	r8, r2
 80068e8:	4699      	mov	r9, r3
 80068ea:	d837      	bhi.n	800695c <__ssputs_r+0x82>
 80068ec:	898a      	ldrh	r2, [r1, #12]
 80068ee:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80068f2:	d031      	beq.n	8006958 <__ssputs_r+0x7e>
 80068f4:	2302      	movs	r3, #2
 80068f6:	6825      	ldr	r5, [r4, #0]
 80068f8:	6909      	ldr	r1, [r1, #16]
 80068fa:	1a6f      	subs	r7, r5, r1
 80068fc:	6965      	ldr	r5, [r4, #20]
 80068fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006902:	fb95 f5f3 	sdiv	r5, r5, r3
 8006906:	f109 0301 	add.w	r3, r9, #1
 800690a:	443b      	add	r3, r7
 800690c:	429d      	cmp	r5, r3
 800690e:	bf38      	it	cc
 8006910:	461d      	movcc	r5, r3
 8006912:	0553      	lsls	r3, r2, #21
 8006914:	d530      	bpl.n	8006978 <__ssputs_r+0x9e>
 8006916:	4629      	mov	r1, r5
 8006918:	f7ff fe08 	bl	800652c <_malloc_r>
 800691c:	4606      	mov	r6, r0
 800691e:	b950      	cbnz	r0, 8006936 <__ssputs_r+0x5c>
 8006920:	230c      	movs	r3, #12
 8006922:	f04f 30ff 	mov.w	r0, #4294967295
 8006926:	f8ca 3000 	str.w	r3, [sl]
 800692a:	89a3      	ldrh	r3, [r4, #12]
 800692c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006930:	81a3      	strh	r3, [r4, #12]
 8006932:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006936:	463a      	mov	r2, r7
 8006938:	6921      	ldr	r1, [r4, #16]
 800693a:	f7ff fd89 	bl	8006450 <memcpy>
 800693e:	89a3      	ldrh	r3, [r4, #12]
 8006940:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006944:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006948:	81a3      	strh	r3, [r4, #12]
 800694a:	6126      	str	r6, [r4, #16]
 800694c:	443e      	add	r6, r7
 800694e:	6026      	str	r6, [r4, #0]
 8006950:	464e      	mov	r6, r9
 8006952:	6165      	str	r5, [r4, #20]
 8006954:	1bed      	subs	r5, r5, r7
 8006956:	60a5      	str	r5, [r4, #8]
 8006958:	454e      	cmp	r6, r9
 800695a:	d900      	bls.n	800695e <__ssputs_r+0x84>
 800695c:	464e      	mov	r6, r9
 800695e:	4632      	mov	r2, r6
 8006960:	4641      	mov	r1, r8
 8006962:	6820      	ldr	r0, [r4, #0]
 8006964:	f000 faaf 	bl	8006ec6 <memmove>
 8006968:	68a3      	ldr	r3, [r4, #8]
 800696a:	2000      	movs	r0, #0
 800696c:	1b9b      	subs	r3, r3, r6
 800696e:	60a3      	str	r3, [r4, #8]
 8006970:	6823      	ldr	r3, [r4, #0]
 8006972:	441e      	add	r6, r3
 8006974:	6026      	str	r6, [r4, #0]
 8006976:	e7dc      	b.n	8006932 <__ssputs_r+0x58>
 8006978:	462a      	mov	r2, r5
 800697a:	f000 fabd 	bl	8006ef8 <_realloc_r>
 800697e:	4606      	mov	r6, r0
 8006980:	2800      	cmp	r0, #0
 8006982:	d1e2      	bne.n	800694a <__ssputs_r+0x70>
 8006984:	6921      	ldr	r1, [r4, #16]
 8006986:	4650      	mov	r0, sl
 8006988:	f7ff fd84 	bl	8006494 <_free_r>
 800698c:	e7c8      	b.n	8006920 <__ssputs_r+0x46>
	...

08006990 <_svfiprintf_r>:
 8006990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006994:	461d      	mov	r5, r3
 8006996:	898b      	ldrh	r3, [r1, #12]
 8006998:	b09d      	sub	sp, #116	; 0x74
 800699a:	061f      	lsls	r7, r3, #24
 800699c:	4680      	mov	r8, r0
 800699e:	460c      	mov	r4, r1
 80069a0:	4616      	mov	r6, r2
 80069a2:	d50f      	bpl.n	80069c4 <_svfiprintf_r+0x34>
 80069a4:	690b      	ldr	r3, [r1, #16]
 80069a6:	b96b      	cbnz	r3, 80069c4 <_svfiprintf_r+0x34>
 80069a8:	2140      	movs	r1, #64	; 0x40
 80069aa:	f7ff fdbf 	bl	800652c <_malloc_r>
 80069ae:	6020      	str	r0, [r4, #0]
 80069b0:	6120      	str	r0, [r4, #16]
 80069b2:	b928      	cbnz	r0, 80069c0 <_svfiprintf_r+0x30>
 80069b4:	230c      	movs	r3, #12
 80069b6:	f8c8 3000 	str.w	r3, [r8]
 80069ba:	f04f 30ff 	mov.w	r0, #4294967295
 80069be:	e0c8      	b.n	8006b52 <_svfiprintf_r+0x1c2>
 80069c0:	2340      	movs	r3, #64	; 0x40
 80069c2:	6163      	str	r3, [r4, #20]
 80069c4:	2300      	movs	r3, #0
 80069c6:	9309      	str	r3, [sp, #36]	; 0x24
 80069c8:	2320      	movs	r3, #32
 80069ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80069ce:	2330      	movs	r3, #48	; 0x30
 80069d0:	f04f 0b01 	mov.w	fp, #1
 80069d4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80069d8:	9503      	str	r5, [sp, #12]
 80069da:	4637      	mov	r7, r6
 80069dc:	463d      	mov	r5, r7
 80069de:	f815 3b01 	ldrb.w	r3, [r5], #1
 80069e2:	b10b      	cbz	r3, 80069e8 <_svfiprintf_r+0x58>
 80069e4:	2b25      	cmp	r3, #37	; 0x25
 80069e6:	d13e      	bne.n	8006a66 <_svfiprintf_r+0xd6>
 80069e8:	ebb7 0a06 	subs.w	sl, r7, r6
 80069ec:	d00b      	beq.n	8006a06 <_svfiprintf_r+0x76>
 80069ee:	4653      	mov	r3, sl
 80069f0:	4632      	mov	r2, r6
 80069f2:	4621      	mov	r1, r4
 80069f4:	4640      	mov	r0, r8
 80069f6:	f7ff ff70 	bl	80068da <__ssputs_r>
 80069fa:	3001      	adds	r0, #1
 80069fc:	f000 80a4 	beq.w	8006b48 <_svfiprintf_r+0x1b8>
 8006a00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a02:	4453      	add	r3, sl
 8006a04:	9309      	str	r3, [sp, #36]	; 0x24
 8006a06:	783b      	ldrb	r3, [r7, #0]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	f000 809d 	beq.w	8006b48 <_svfiprintf_r+0x1b8>
 8006a0e:	2300      	movs	r3, #0
 8006a10:	f04f 32ff 	mov.w	r2, #4294967295
 8006a14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a18:	9304      	str	r3, [sp, #16]
 8006a1a:	9307      	str	r3, [sp, #28]
 8006a1c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006a20:	931a      	str	r3, [sp, #104]	; 0x68
 8006a22:	462f      	mov	r7, r5
 8006a24:	2205      	movs	r2, #5
 8006a26:	f817 1b01 	ldrb.w	r1, [r7], #1
 8006a2a:	4850      	ldr	r0, [pc, #320]	; (8006b6c <_svfiprintf_r+0x1dc>)
 8006a2c:	f000 fa3d 	bl	8006eaa <memchr>
 8006a30:	9b04      	ldr	r3, [sp, #16]
 8006a32:	b9d0      	cbnz	r0, 8006a6a <_svfiprintf_r+0xda>
 8006a34:	06d9      	lsls	r1, r3, #27
 8006a36:	bf44      	itt	mi
 8006a38:	2220      	movmi	r2, #32
 8006a3a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006a3e:	071a      	lsls	r2, r3, #28
 8006a40:	bf44      	itt	mi
 8006a42:	222b      	movmi	r2, #43	; 0x2b
 8006a44:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006a48:	782a      	ldrb	r2, [r5, #0]
 8006a4a:	2a2a      	cmp	r2, #42	; 0x2a
 8006a4c:	d015      	beq.n	8006a7a <_svfiprintf_r+0xea>
 8006a4e:	462f      	mov	r7, r5
 8006a50:	2000      	movs	r0, #0
 8006a52:	250a      	movs	r5, #10
 8006a54:	9a07      	ldr	r2, [sp, #28]
 8006a56:	4639      	mov	r1, r7
 8006a58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a5c:	3b30      	subs	r3, #48	; 0x30
 8006a5e:	2b09      	cmp	r3, #9
 8006a60:	d94d      	bls.n	8006afe <_svfiprintf_r+0x16e>
 8006a62:	b1b8      	cbz	r0, 8006a94 <_svfiprintf_r+0x104>
 8006a64:	e00f      	b.n	8006a86 <_svfiprintf_r+0xf6>
 8006a66:	462f      	mov	r7, r5
 8006a68:	e7b8      	b.n	80069dc <_svfiprintf_r+0x4c>
 8006a6a:	4a40      	ldr	r2, [pc, #256]	; (8006b6c <_svfiprintf_r+0x1dc>)
 8006a6c:	463d      	mov	r5, r7
 8006a6e:	1a80      	subs	r0, r0, r2
 8006a70:	fa0b f000 	lsl.w	r0, fp, r0
 8006a74:	4318      	orrs	r0, r3
 8006a76:	9004      	str	r0, [sp, #16]
 8006a78:	e7d3      	b.n	8006a22 <_svfiprintf_r+0x92>
 8006a7a:	9a03      	ldr	r2, [sp, #12]
 8006a7c:	1d11      	adds	r1, r2, #4
 8006a7e:	6812      	ldr	r2, [r2, #0]
 8006a80:	9103      	str	r1, [sp, #12]
 8006a82:	2a00      	cmp	r2, #0
 8006a84:	db01      	blt.n	8006a8a <_svfiprintf_r+0xfa>
 8006a86:	9207      	str	r2, [sp, #28]
 8006a88:	e004      	b.n	8006a94 <_svfiprintf_r+0x104>
 8006a8a:	4252      	negs	r2, r2
 8006a8c:	f043 0302 	orr.w	r3, r3, #2
 8006a90:	9207      	str	r2, [sp, #28]
 8006a92:	9304      	str	r3, [sp, #16]
 8006a94:	783b      	ldrb	r3, [r7, #0]
 8006a96:	2b2e      	cmp	r3, #46	; 0x2e
 8006a98:	d10c      	bne.n	8006ab4 <_svfiprintf_r+0x124>
 8006a9a:	787b      	ldrb	r3, [r7, #1]
 8006a9c:	2b2a      	cmp	r3, #42	; 0x2a
 8006a9e:	d133      	bne.n	8006b08 <_svfiprintf_r+0x178>
 8006aa0:	9b03      	ldr	r3, [sp, #12]
 8006aa2:	3702      	adds	r7, #2
 8006aa4:	1d1a      	adds	r2, r3, #4
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	9203      	str	r2, [sp, #12]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	bfb8      	it	lt
 8006aae:	f04f 33ff 	movlt.w	r3, #4294967295
 8006ab2:	9305      	str	r3, [sp, #20]
 8006ab4:	4d2e      	ldr	r5, [pc, #184]	; (8006b70 <_svfiprintf_r+0x1e0>)
 8006ab6:	2203      	movs	r2, #3
 8006ab8:	7839      	ldrb	r1, [r7, #0]
 8006aba:	4628      	mov	r0, r5
 8006abc:	f000 f9f5 	bl	8006eaa <memchr>
 8006ac0:	b138      	cbz	r0, 8006ad2 <_svfiprintf_r+0x142>
 8006ac2:	2340      	movs	r3, #64	; 0x40
 8006ac4:	1b40      	subs	r0, r0, r5
 8006ac6:	fa03 f000 	lsl.w	r0, r3, r0
 8006aca:	9b04      	ldr	r3, [sp, #16]
 8006acc:	3701      	adds	r7, #1
 8006ace:	4303      	orrs	r3, r0
 8006ad0:	9304      	str	r3, [sp, #16]
 8006ad2:	7839      	ldrb	r1, [r7, #0]
 8006ad4:	2206      	movs	r2, #6
 8006ad6:	4827      	ldr	r0, [pc, #156]	; (8006b74 <_svfiprintf_r+0x1e4>)
 8006ad8:	1c7e      	adds	r6, r7, #1
 8006ada:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006ade:	f000 f9e4 	bl	8006eaa <memchr>
 8006ae2:	2800      	cmp	r0, #0
 8006ae4:	d038      	beq.n	8006b58 <_svfiprintf_r+0x1c8>
 8006ae6:	4b24      	ldr	r3, [pc, #144]	; (8006b78 <_svfiprintf_r+0x1e8>)
 8006ae8:	bb13      	cbnz	r3, 8006b30 <_svfiprintf_r+0x1a0>
 8006aea:	9b03      	ldr	r3, [sp, #12]
 8006aec:	3307      	adds	r3, #7
 8006aee:	f023 0307 	bic.w	r3, r3, #7
 8006af2:	3308      	adds	r3, #8
 8006af4:	9303      	str	r3, [sp, #12]
 8006af6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006af8:	444b      	add	r3, r9
 8006afa:	9309      	str	r3, [sp, #36]	; 0x24
 8006afc:	e76d      	b.n	80069da <_svfiprintf_r+0x4a>
 8006afe:	fb05 3202 	mla	r2, r5, r2, r3
 8006b02:	2001      	movs	r0, #1
 8006b04:	460f      	mov	r7, r1
 8006b06:	e7a6      	b.n	8006a56 <_svfiprintf_r+0xc6>
 8006b08:	2300      	movs	r3, #0
 8006b0a:	250a      	movs	r5, #10
 8006b0c:	4619      	mov	r1, r3
 8006b0e:	3701      	adds	r7, #1
 8006b10:	9305      	str	r3, [sp, #20]
 8006b12:	4638      	mov	r0, r7
 8006b14:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b18:	3a30      	subs	r2, #48	; 0x30
 8006b1a:	2a09      	cmp	r2, #9
 8006b1c:	d903      	bls.n	8006b26 <_svfiprintf_r+0x196>
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d0c8      	beq.n	8006ab4 <_svfiprintf_r+0x124>
 8006b22:	9105      	str	r1, [sp, #20]
 8006b24:	e7c6      	b.n	8006ab4 <_svfiprintf_r+0x124>
 8006b26:	fb05 2101 	mla	r1, r5, r1, r2
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	4607      	mov	r7, r0
 8006b2e:	e7f0      	b.n	8006b12 <_svfiprintf_r+0x182>
 8006b30:	ab03      	add	r3, sp, #12
 8006b32:	9300      	str	r3, [sp, #0]
 8006b34:	4622      	mov	r2, r4
 8006b36:	4b11      	ldr	r3, [pc, #68]	; (8006b7c <_svfiprintf_r+0x1ec>)
 8006b38:	a904      	add	r1, sp, #16
 8006b3a:	4640      	mov	r0, r8
 8006b3c:	f3af 8000 	nop.w
 8006b40:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006b44:	4681      	mov	r9, r0
 8006b46:	d1d6      	bne.n	8006af6 <_svfiprintf_r+0x166>
 8006b48:	89a3      	ldrh	r3, [r4, #12]
 8006b4a:	065b      	lsls	r3, r3, #25
 8006b4c:	f53f af35 	bmi.w	80069ba <_svfiprintf_r+0x2a>
 8006b50:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006b52:	b01d      	add	sp, #116	; 0x74
 8006b54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b58:	ab03      	add	r3, sp, #12
 8006b5a:	9300      	str	r3, [sp, #0]
 8006b5c:	4622      	mov	r2, r4
 8006b5e:	4b07      	ldr	r3, [pc, #28]	; (8006b7c <_svfiprintf_r+0x1ec>)
 8006b60:	a904      	add	r1, sp, #16
 8006b62:	4640      	mov	r0, r8
 8006b64:	f000 f882 	bl	8006c6c <_printf_i>
 8006b68:	e7ea      	b.n	8006b40 <_svfiprintf_r+0x1b0>
 8006b6a:	bf00      	nop
 8006b6c:	08008130 	.word	0x08008130
 8006b70:	08008136 	.word	0x08008136
 8006b74:	0800813a 	.word	0x0800813a
 8006b78:	00000000 	.word	0x00000000
 8006b7c:	080068db 	.word	0x080068db

08006b80 <_printf_common>:
 8006b80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b84:	4691      	mov	r9, r2
 8006b86:	461f      	mov	r7, r3
 8006b88:	688a      	ldr	r2, [r1, #8]
 8006b8a:	690b      	ldr	r3, [r1, #16]
 8006b8c:	4606      	mov	r6, r0
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	bfb8      	it	lt
 8006b92:	4613      	movlt	r3, r2
 8006b94:	f8c9 3000 	str.w	r3, [r9]
 8006b98:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006b9c:	460c      	mov	r4, r1
 8006b9e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006ba2:	b112      	cbz	r2, 8006baa <_printf_common+0x2a>
 8006ba4:	3301      	adds	r3, #1
 8006ba6:	f8c9 3000 	str.w	r3, [r9]
 8006baa:	6823      	ldr	r3, [r4, #0]
 8006bac:	0699      	lsls	r1, r3, #26
 8006bae:	bf42      	ittt	mi
 8006bb0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006bb4:	3302      	addmi	r3, #2
 8006bb6:	f8c9 3000 	strmi.w	r3, [r9]
 8006bba:	6825      	ldr	r5, [r4, #0]
 8006bbc:	f015 0506 	ands.w	r5, r5, #6
 8006bc0:	d107      	bne.n	8006bd2 <_printf_common+0x52>
 8006bc2:	f104 0a19 	add.w	sl, r4, #25
 8006bc6:	68e3      	ldr	r3, [r4, #12]
 8006bc8:	f8d9 2000 	ldr.w	r2, [r9]
 8006bcc:	1a9b      	subs	r3, r3, r2
 8006bce:	42ab      	cmp	r3, r5
 8006bd0:	dc29      	bgt.n	8006c26 <_printf_common+0xa6>
 8006bd2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006bd6:	6822      	ldr	r2, [r4, #0]
 8006bd8:	3300      	adds	r3, #0
 8006bda:	bf18      	it	ne
 8006bdc:	2301      	movne	r3, #1
 8006bde:	0692      	lsls	r2, r2, #26
 8006be0:	d42e      	bmi.n	8006c40 <_printf_common+0xc0>
 8006be2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006be6:	4639      	mov	r1, r7
 8006be8:	4630      	mov	r0, r6
 8006bea:	47c0      	blx	r8
 8006bec:	3001      	adds	r0, #1
 8006bee:	d021      	beq.n	8006c34 <_printf_common+0xb4>
 8006bf0:	6823      	ldr	r3, [r4, #0]
 8006bf2:	68e5      	ldr	r5, [r4, #12]
 8006bf4:	f003 0306 	and.w	r3, r3, #6
 8006bf8:	2b04      	cmp	r3, #4
 8006bfa:	bf18      	it	ne
 8006bfc:	2500      	movne	r5, #0
 8006bfe:	f8d9 2000 	ldr.w	r2, [r9]
 8006c02:	f04f 0900 	mov.w	r9, #0
 8006c06:	bf08      	it	eq
 8006c08:	1aad      	subeq	r5, r5, r2
 8006c0a:	68a3      	ldr	r3, [r4, #8]
 8006c0c:	6922      	ldr	r2, [r4, #16]
 8006c0e:	bf08      	it	eq
 8006c10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c14:	4293      	cmp	r3, r2
 8006c16:	bfc4      	itt	gt
 8006c18:	1a9b      	subgt	r3, r3, r2
 8006c1a:	18ed      	addgt	r5, r5, r3
 8006c1c:	341a      	adds	r4, #26
 8006c1e:	454d      	cmp	r5, r9
 8006c20:	d11a      	bne.n	8006c58 <_printf_common+0xd8>
 8006c22:	2000      	movs	r0, #0
 8006c24:	e008      	b.n	8006c38 <_printf_common+0xb8>
 8006c26:	2301      	movs	r3, #1
 8006c28:	4652      	mov	r2, sl
 8006c2a:	4639      	mov	r1, r7
 8006c2c:	4630      	mov	r0, r6
 8006c2e:	47c0      	blx	r8
 8006c30:	3001      	adds	r0, #1
 8006c32:	d103      	bne.n	8006c3c <_printf_common+0xbc>
 8006c34:	f04f 30ff 	mov.w	r0, #4294967295
 8006c38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c3c:	3501      	adds	r5, #1
 8006c3e:	e7c2      	b.n	8006bc6 <_printf_common+0x46>
 8006c40:	2030      	movs	r0, #48	; 0x30
 8006c42:	18e1      	adds	r1, r4, r3
 8006c44:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006c48:	1c5a      	adds	r2, r3, #1
 8006c4a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006c4e:	4422      	add	r2, r4
 8006c50:	3302      	adds	r3, #2
 8006c52:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006c56:	e7c4      	b.n	8006be2 <_printf_common+0x62>
 8006c58:	2301      	movs	r3, #1
 8006c5a:	4622      	mov	r2, r4
 8006c5c:	4639      	mov	r1, r7
 8006c5e:	4630      	mov	r0, r6
 8006c60:	47c0      	blx	r8
 8006c62:	3001      	adds	r0, #1
 8006c64:	d0e6      	beq.n	8006c34 <_printf_common+0xb4>
 8006c66:	f109 0901 	add.w	r9, r9, #1
 8006c6a:	e7d8      	b.n	8006c1e <_printf_common+0x9e>

08006c6c <_printf_i>:
 8006c6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006c70:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006c74:	460c      	mov	r4, r1
 8006c76:	7e09      	ldrb	r1, [r1, #24]
 8006c78:	b085      	sub	sp, #20
 8006c7a:	296e      	cmp	r1, #110	; 0x6e
 8006c7c:	4617      	mov	r7, r2
 8006c7e:	4606      	mov	r6, r0
 8006c80:	4698      	mov	r8, r3
 8006c82:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006c84:	f000 80b3 	beq.w	8006dee <_printf_i+0x182>
 8006c88:	d822      	bhi.n	8006cd0 <_printf_i+0x64>
 8006c8a:	2963      	cmp	r1, #99	; 0x63
 8006c8c:	d036      	beq.n	8006cfc <_printf_i+0x90>
 8006c8e:	d80a      	bhi.n	8006ca6 <_printf_i+0x3a>
 8006c90:	2900      	cmp	r1, #0
 8006c92:	f000 80b9 	beq.w	8006e08 <_printf_i+0x19c>
 8006c96:	2958      	cmp	r1, #88	; 0x58
 8006c98:	f000 8083 	beq.w	8006da2 <_printf_i+0x136>
 8006c9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006ca0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006ca4:	e032      	b.n	8006d0c <_printf_i+0xa0>
 8006ca6:	2964      	cmp	r1, #100	; 0x64
 8006ca8:	d001      	beq.n	8006cae <_printf_i+0x42>
 8006caa:	2969      	cmp	r1, #105	; 0x69
 8006cac:	d1f6      	bne.n	8006c9c <_printf_i+0x30>
 8006cae:	6820      	ldr	r0, [r4, #0]
 8006cb0:	6813      	ldr	r3, [r2, #0]
 8006cb2:	0605      	lsls	r5, r0, #24
 8006cb4:	f103 0104 	add.w	r1, r3, #4
 8006cb8:	d52a      	bpl.n	8006d10 <_printf_i+0xa4>
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	6011      	str	r1, [r2, #0]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	da03      	bge.n	8006cca <_printf_i+0x5e>
 8006cc2:	222d      	movs	r2, #45	; 0x2d
 8006cc4:	425b      	negs	r3, r3
 8006cc6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006cca:	486f      	ldr	r0, [pc, #444]	; (8006e88 <_printf_i+0x21c>)
 8006ccc:	220a      	movs	r2, #10
 8006cce:	e039      	b.n	8006d44 <_printf_i+0xd8>
 8006cd0:	2973      	cmp	r1, #115	; 0x73
 8006cd2:	f000 809d 	beq.w	8006e10 <_printf_i+0x1a4>
 8006cd6:	d808      	bhi.n	8006cea <_printf_i+0x7e>
 8006cd8:	296f      	cmp	r1, #111	; 0x6f
 8006cda:	d020      	beq.n	8006d1e <_printf_i+0xb2>
 8006cdc:	2970      	cmp	r1, #112	; 0x70
 8006cde:	d1dd      	bne.n	8006c9c <_printf_i+0x30>
 8006ce0:	6823      	ldr	r3, [r4, #0]
 8006ce2:	f043 0320 	orr.w	r3, r3, #32
 8006ce6:	6023      	str	r3, [r4, #0]
 8006ce8:	e003      	b.n	8006cf2 <_printf_i+0x86>
 8006cea:	2975      	cmp	r1, #117	; 0x75
 8006cec:	d017      	beq.n	8006d1e <_printf_i+0xb2>
 8006cee:	2978      	cmp	r1, #120	; 0x78
 8006cf0:	d1d4      	bne.n	8006c9c <_printf_i+0x30>
 8006cf2:	2378      	movs	r3, #120	; 0x78
 8006cf4:	4865      	ldr	r0, [pc, #404]	; (8006e8c <_printf_i+0x220>)
 8006cf6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006cfa:	e055      	b.n	8006da8 <_printf_i+0x13c>
 8006cfc:	6813      	ldr	r3, [r2, #0]
 8006cfe:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d02:	1d19      	adds	r1, r3, #4
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	6011      	str	r1, [r2, #0]
 8006d08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	e08c      	b.n	8006e2a <_printf_i+0x1be>
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006d16:	6011      	str	r1, [r2, #0]
 8006d18:	bf18      	it	ne
 8006d1a:	b21b      	sxthne	r3, r3
 8006d1c:	e7cf      	b.n	8006cbe <_printf_i+0x52>
 8006d1e:	6813      	ldr	r3, [r2, #0]
 8006d20:	6825      	ldr	r5, [r4, #0]
 8006d22:	1d18      	adds	r0, r3, #4
 8006d24:	6010      	str	r0, [r2, #0]
 8006d26:	0628      	lsls	r0, r5, #24
 8006d28:	d501      	bpl.n	8006d2e <_printf_i+0xc2>
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	e002      	b.n	8006d34 <_printf_i+0xc8>
 8006d2e:	0668      	lsls	r0, r5, #25
 8006d30:	d5fb      	bpl.n	8006d2a <_printf_i+0xbe>
 8006d32:	881b      	ldrh	r3, [r3, #0]
 8006d34:	296f      	cmp	r1, #111	; 0x6f
 8006d36:	bf14      	ite	ne
 8006d38:	220a      	movne	r2, #10
 8006d3a:	2208      	moveq	r2, #8
 8006d3c:	4852      	ldr	r0, [pc, #328]	; (8006e88 <_printf_i+0x21c>)
 8006d3e:	2100      	movs	r1, #0
 8006d40:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006d44:	6865      	ldr	r5, [r4, #4]
 8006d46:	2d00      	cmp	r5, #0
 8006d48:	60a5      	str	r5, [r4, #8]
 8006d4a:	f2c0 8095 	blt.w	8006e78 <_printf_i+0x20c>
 8006d4e:	6821      	ldr	r1, [r4, #0]
 8006d50:	f021 0104 	bic.w	r1, r1, #4
 8006d54:	6021      	str	r1, [r4, #0]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d13d      	bne.n	8006dd6 <_printf_i+0x16a>
 8006d5a:	2d00      	cmp	r5, #0
 8006d5c:	f040 808e 	bne.w	8006e7c <_printf_i+0x210>
 8006d60:	4665      	mov	r5, ip
 8006d62:	2a08      	cmp	r2, #8
 8006d64:	d10b      	bne.n	8006d7e <_printf_i+0x112>
 8006d66:	6823      	ldr	r3, [r4, #0]
 8006d68:	07db      	lsls	r3, r3, #31
 8006d6a:	d508      	bpl.n	8006d7e <_printf_i+0x112>
 8006d6c:	6923      	ldr	r3, [r4, #16]
 8006d6e:	6862      	ldr	r2, [r4, #4]
 8006d70:	429a      	cmp	r2, r3
 8006d72:	bfde      	ittt	le
 8006d74:	2330      	movle	r3, #48	; 0x30
 8006d76:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006d7a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006d7e:	ebac 0305 	sub.w	r3, ip, r5
 8006d82:	6123      	str	r3, [r4, #16]
 8006d84:	f8cd 8000 	str.w	r8, [sp]
 8006d88:	463b      	mov	r3, r7
 8006d8a:	aa03      	add	r2, sp, #12
 8006d8c:	4621      	mov	r1, r4
 8006d8e:	4630      	mov	r0, r6
 8006d90:	f7ff fef6 	bl	8006b80 <_printf_common>
 8006d94:	3001      	adds	r0, #1
 8006d96:	d14d      	bne.n	8006e34 <_printf_i+0x1c8>
 8006d98:	f04f 30ff 	mov.w	r0, #4294967295
 8006d9c:	b005      	add	sp, #20
 8006d9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006da2:	4839      	ldr	r0, [pc, #228]	; (8006e88 <_printf_i+0x21c>)
 8006da4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006da8:	6813      	ldr	r3, [r2, #0]
 8006daa:	6821      	ldr	r1, [r4, #0]
 8006dac:	1d1d      	adds	r5, r3, #4
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	6015      	str	r5, [r2, #0]
 8006db2:	060a      	lsls	r2, r1, #24
 8006db4:	d50b      	bpl.n	8006dce <_printf_i+0x162>
 8006db6:	07ca      	lsls	r2, r1, #31
 8006db8:	bf44      	itt	mi
 8006dba:	f041 0120 	orrmi.w	r1, r1, #32
 8006dbe:	6021      	strmi	r1, [r4, #0]
 8006dc0:	b91b      	cbnz	r3, 8006dca <_printf_i+0x15e>
 8006dc2:	6822      	ldr	r2, [r4, #0]
 8006dc4:	f022 0220 	bic.w	r2, r2, #32
 8006dc8:	6022      	str	r2, [r4, #0]
 8006dca:	2210      	movs	r2, #16
 8006dcc:	e7b7      	b.n	8006d3e <_printf_i+0xd2>
 8006dce:	064d      	lsls	r5, r1, #25
 8006dd0:	bf48      	it	mi
 8006dd2:	b29b      	uxthmi	r3, r3
 8006dd4:	e7ef      	b.n	8006db6 <_printf_i+0x14a>
 8006dd6:	4665      	mov	r5, ip
 8006dd8:	fbb3 f1f2 	udiv	r1, r3, r2
 8006ddc:	fb02 3311 	mls	r3, r2, r1, r3
 8006de0:	5cc3      	ldrb	r3, [r0, r3]
 8006de2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006de6:	460b      	mov	r3, r1
 8006de8:	2900      	cmp	r1, #0
 8006dea:	d1f5      	bne.n	8006dd8 <_printf_i+0x16c>
 8006dec:	e7b9      	b.n	8006d62 <_printf_i+0xf6>
 8006dee:	6813      	ldr	r3, [r2, #0]
 8006df0:	6825      	ldr	r5, [r4, #0]
 8006df2:	1d18      	adds	r0, r3, #4
 8006df4:	6961      	ldr	r1, [r4, #20]
 8006df6:	6010      	str	r0, [r2, #0]
 8006df8:	0628      	lsls	r0, r5, #24
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	d501      	bpl.n	8006e02 <_printf_i+0x196>
 8006dfe:	6019      	str	r1, [r3, #0]
 8006e00:	e002      	b.n	8006e08 <_printf_i+0x19c>
 8006e02:	066a      	lsls	r2, r5, #25
 8006e04:	d5fb      	bpl.n	8006dfe <_printf_i+0x192>
 8006e06:	8019      	strh	r1, [r3, #0]
 8006e08:	2300      	movs	r3, #0
 8006e0a:	4665      	mov	r5, ip
 8006e0c:	6123      	str	r3, [r4, #16]
 8006e0e:	e7b9      	b.n	8006d84 <_printf_i+0x118>
 8006e10:	6813      	ldr	r3, [r2, #0]
 8006e12:	1d19      	adds	r1, r3, #4
 8006e14:	6011      	str	r1, [r2, #0]
 8006e16:	681d      	ldr	r5, [r3, #0]
 8006e18:	6862      	ldr	r2, [r4, #4]
 8006e1a:	2100      	movs	r1, #0
 8006e1c:	4628      	mov	r0, r5
 8006e1e:	f000 f844 	bl	8006eaa <memchr>
 8006e22:	b108      	cbz	r0, 8006e28 <_printf_i+0x1bc>
 8006e24:	1b40      	subs	r0, r0, r5
 8006e26:	6060      	str	r0, [r4, #4]
 8006e28:	6863      	ldr	r3, [r4, #4]
 8006e2a:	6123      	str	r3, [r4, #16]
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e32:	e7a7      	b.n	8006d84 <_printf_i+0x118>
 8006e34:	6923      	ldr	r3, [r4, #16]
 8006e36:	462a      	mov	r2, r5
 8006e38:	4639      	mov	r1, r7
 8006e3a:	4630      	mov	r0, r6
 8006e3c:	47c0      	blx	r8
 8006e3e:	3001      	adds	r0, #1
 8006e40:	d0aa      	beq.n	8006d98 <_printf_i+0x12c>
 8006e42:	6823      	ldr	r3, [r4, #0]
 8006e44:	079b      	lsls	r3, r3, #30
 8006e46:	d413      	bmi.n	8006e70 <_printf_i+0x204>
 8006e48:	68e0      	ldr	r0, [r4, #12]
 8006e4a:	9b03      	ldr	r3, [sp, #12]
 8006e4c:	4298      	cmp	r0, r3
 8006e4e:	bfb8      	it	lt
 8006e50:	4618      	movlt	r0, r3
 8006e52:	e7a3      	b.n	8006d9c <_printf_i+0x130>
 8006e54:	2301      	movs	r3, #1
 8006e56:	464a      	mov	r2, r9
 8006e58:	4639      	mov	r1, r7
 8006e5a:	4630      	mov	r0, r6
 8006e5c:	47c0      	blx	r8
 8006e5e:	3001      	adds	r0, #1
 8006e60:	d09a      	beq.n	8006d98 <_printf_i+0x12c>
 8006e62:	3501      	adds	r5, #1
 8006e64:	68e3      	ldr	r3, [r4, #12]
 8006e66:	9a03      	ldr	r2, [sp, #12]
 8006e68:	1a9b      	subs	r3, r3, r2
 8006e6a:	42ab      	cmp	r3, r5
 8006e6c:	dcf2      	bgt.n	8006e54 <_printf_i+0x1e8>
 8006e6e:	e7eb      	b.n	8006e48 <_printf_i+0x1dc>
 8006e70:	2500      	movs	r5, #0
 8006e72:	f104 0919 	add.w	r9, r4, #25
 8006e76:	e7f5      	b.n	8006e64 <_printf_i+0x1f8>
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d1ac      	bne.n	8006dd6 <_printf_i+0x16a>
 8006e7c:	7803      	ldrb	r3, [r0, #0]
 8006e7e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006e82:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006e86:	e76c      	b.n	8006d62 <_printf_i+0xf6>
 8006e88:	08008141 	.word	0x08008141
 8006e8c:	08008152 	.word	0x08008152

08006e90 <__ascii_wctomb>:
 8006e90:	b149      	cbz	r1, 8006ea6 <__ascii_wctomb+0x16>
 8006e92:	2aff      	cmp	r2, #255	; 0xff
 8006e94:	bf8b      	itete	hi
 8006e96:	238a      	movhi	r3, #138	; 0x8a
 8006e98:	700a      	strbls	r2, [r1, #0]
 8006e9a:	6003      	strhi	r3, [r0, #0]
 8006e9c:	2001      	movls	r0, #1
 8006e9e:	bf88      	it	hi
 8006ea0:	f04f 30ff 	movhi.w	r0, #4294967295
 8006ea4:	4770      	bx	lr
 8006ea6:	4608      	mov	r0, r1
 8006ea8:	4770      	bx	lr

08006eaa <memchr>:
 8006eaa:	b510      	push	{r4, lr}
 8006eac:	b2c9      	uxtb	r1, r1
 8006eae:	4402      	add	r2, r0
 8006eb0:	4290      	cmp	r0, r2
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	d101      	bne.n	8006eba <memchr+0x10>
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	e003      	b.n	8006ec2 <memchr+0x18>
 8006eba:	781c      	ldrb	r4, [r3, #0]
 8006ebc:	3001      	adds	r0, #1
 8006ebe:	428c      	cmp	r4, r1
 8006ec0:	d1f6      	bne.n	8006eb0 <memchr+0x6>
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	bd10      	pop	{r4, pc}

08006ec6 <memmove>:
 8006ec6:	4288      	cmp	r0, r1
 8006ec8:	b510      	push	{r4, lr}
 8006eca:	eb01 0302 	add.w	r3, r1, r2
 8006ece:	d807      	bhi.n	8006ee0 <memmove+0x1a>
 8006ed0:	1e42      	subs	r2, r0, #1
 8006ed2:	4299      	cmp	r1, r3
 8006ed4:	d00a      	beq.n	8006eec <memmove+0x26>
 8006ed6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006eda:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006ede:	e7f8      	b.n	8006ed2 <memmove+0xc>
 8006ee0:	4283      	cmp	r3, r0
 8006ee2:	d9f5      	bls.n	8006ed0 <memmove+0xa>
 8006ee4:	1881      	adds	r1, r0, r2
 8006ee6:	1ad2      	subs	r2, r2, r3
 8006ee8:	42d3      	cmn	r3, r2
 8006eea:	d100      	bne.n	8006eee <memmove+0x28>
 8006eec:	bd10      	pop	{r4, pc}
 8006eee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006ef2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006ef6:	e7f7      	b.n	8006ee8 <memmove+0x22>

08006ef8 <_realloc_r>:
 8006ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006efa:	4607      	mov	r7, r0
 8006efc:	4614      	mov	r4, r2
 8006efe:	460e      	mov	r6, r1
 8006f00:	b921      	cbnz	r1, 8006f0c <_realloc_r+0x14>
 8006f02:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006f06:	4611      	mov	r1, r2
 8006f08:	f7ff bb10 	b.w	800652c <_malloc_r>
 8006f0c:	b922      	cbnz	r2, 8006f18 <_realloc_r+0x20>
 8006f0e:	f7ff fac1 	bl	8006494 <_free_r>
 8006f12:	4625      	mov	r5, r4
 8006f14:	4628      	mov	r0, r5
 8006f16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f18:	f000 f814 	bl	8006f44 <_malloc_usable_size_r>
 8006f1c:	42a0      	cmp	r0, r4
 8006f1e:	d20f      	bcs.n	8006f40 <_realloc_r+0x48>
 8006f20:	4621      	mov	r1, r4
 8006f22:	4638      	mov	r0, r7
 8006f24:	f7ff fb02 	bl	800652c <_malloc_r>
 8006f28:	4605      	mov	r5, r0
 8006f2a:	2800      	cmp	r0, #0
 8006f2c:	d0f2      	beq.n	8006f14 <_realloc_r+0x1c>
 8006f2e:	4631      	mov	r1, r6
 8006f30:	4622      	mov	r2, r4
 8006f32:	f7ff fa8d 	bl	8006450 <memcpy>
 8006f36:	4631      	mov	r1, r6
 8006f38:	4638      	mov	r0, r7
 8006f3a:	f7ff faab 	bl	8006494 <_free_r>
 8006f3e:	e7e9      	b.n	8006f14 <_realloc_r+0x1c>
 8006f40:	4635      	mov	r5, r6
 8006f42:	e7e7      	b.n	8006f14 <_realloc_r+0x1c>

08006f44 <_malloc_usable_size_r>:
 8006f44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f48:	1f18      	subs	r0, r3, #4
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	bfbc      	itt	lt
 8006f4e:	580b      	ldrlt	r3, [r1, r0]
 8006f50:	18c0      	addlt	r0, r0, r3
 8006f52:	4770      	bx	lr

08006f54 <_init>:
 8006f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f56:	bf00      	nop
 8006f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f5a:	bc08      	pop	{r3}
 8006f5c:	469e      	mov	lr, r3
 8006f5e:	4770      	bx	lr

08006f60 <_fini>:
 8006f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f62:	bf00      	nop
 8006f64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f66:	bc08      	pop	{r3}
 8006f68:	469e      	mov	lr, r3
 8006f6a:	4770      	bx	lr
