/// Auto-generated bit field definitions for RCC
/// Family: stm32f1
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f1::rcc {

using namespace alloy::hal::bitfields;

// ============================================================================
// RCC Bit Field Definitions
// ============================================================================

/// CR - Clock control register
namespace cr {
    /// Internal High Speed clock enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using HSION = BitField<0, 1>;
    constexpr uint32_t HSION_Pos = 0;
    constexpr uint32_t HSION_Msk = HSION::mask;

    /// Internal High Speed clock ready flag
    /// Position: 1, Width: 1
    /// Access: read-only
    using HSIRDY = BitField<1, 1>;
    constexpr uint32_t HSIRDY_Pos = 1;
    constexpr uint32_t HSIRDY_Msk = HSIRDY::mask;

    /// Internal High Speed clock trimming
    /// Position: 3, Width: 5
    /// Access: read-write
    using HSITRIM = BitField<3, 5>;
    constexpr uint32_t HSITRIM_Pos = 3;
    constexpr uint32_t HSITRIM_Msk = HSITRIM::mask;

    /// Internal High Speed clock Calibration
    /// Position: 8, Width: 8
    /// Access: read-only
    using HSICAL = BitField<8, 8>;
    constexpr uint32_t HSICAL_Pos = 8;
    constexpr uint32_t HSICAL_Msk = HSICAL::mask;

    /// External High Speed clock enable
    /// Position: 16, Width: 1
    /// Access: read-write
    using HSEON = BitField<16, 1>;
    constexpr uint32_t HSEON_Pos = 16;
    constexpr uint32_t HSEON_Msk = HSEON::mask;

    /// External High Speed clock ready flag
    /// Position: 17, Width: 1
    /// Access: read-only
    using HSERDY = BitField<17, 1>;
    constexpr uint32_t HSERDY_Pos = 17;
    constexpr uint32_t HSERDY_Msk = HSERDY::mask;

    /// External High Speed clock Bypass
    /// Position: 18, Width: 1
    /// Access: read-write
    using HSEBYP = BitField<18, 1>;
    constexpr uint32_t HSEBYP_Pos = 18;
    constexpr uint32_t HSEBYP_Msk = HSEBYP::mask;

    /// Clock Security System enable
    /// Position: 19, Width: 1
    /// Access: read-write
    using CSSON = BitField<19, 1>;
    constexpr uint32_t CSSON_Pos = 19;
    constexpr uint32_t CSSON_Msk = CSSON::mask;

    /// PLL enable
    /// Position: 24, Width: 1
    /// Access: read-write
    using PLLON = BitField<24, 1>;
    constexpr uint32_t PLLON_Pos = 24;
    constexpr uint32_t PLLON_Msk = PLLON::mask;

    /// PLL clock ready flag
    /// Position: 25, Width: 1
    /// Access: read-only
    using PLLRDY = BitField<25, 1>;
    constexpr uint32_t PLLRDY_Pos = 25;
    constexpr uint32_t PLLRDY_Msk = PLLRDY::mask;

}  // namespace cr

/// CFGR - Clock configuration register (RCC_CFGR)
namespace cfgr {
    /// System clock Switch
    /// Position: 0, Width: 2
    /// Access: read-write
    using SW = BitField<0, 2>;
    constexpr uint32_t SW_Pos = 0;
    constexpr uint32_t SW_Msk = SW::mask;

    /// System Clock Switch Status
    /// Position: 2, Width: 2
    /// Access: read-only
    using SWS = BitField<2, 2>;
    constexpr uint32_t SWS_Pos = 2;
    constexpr uint32_t SWS_Msk = SWS::mask;

    /// AHB prescaler
    /// Position: 4, Width: 4
    /// Access: read-write
    using HPRE = BitField<4, 4>;
    constexpr uint32_t HPRE_Pos = 4;
    constexpr uint32_t HPRE_Msk = HPRE::mask;

    /// APB Low speed prescaler (APB1)
    /// Position: 8, Width: 3
    /// Access: read-write
    using PPRE1 = BitField<8, 3>;
    constexpr uint32_t PPRE1_Pos = 8;
    constexpr uint32_t PPRE1_Msk = PPRE1::mask;

    /// APB High speed prescaler (APB2)
    /// Position: 11, Width: 3
    /// Access: read-write
    using PPRE2 = BitField<11, 3>;
    constexpr uint32_t PPRE2_Pos = 11;
    constexpr uint32_t PPRE2_Msk = PPRE2::mask;

    /// ADC prescaler
    /// Position: 14, Width: 2
    /// Access: read-write
    using ADCPRE = BitField<14, 2>;
    constexpr uint32_t ADCPRE_Pos = 14;
    constexpr uint32_t ADCPRE_Msk = ADCPRE::mask;

    /// PLL entry clock source
    /// Position: 16, Width: 1
    /// Access: read-write
    using PLLSRC = BitField<16, 1>;
    constexpr uint32_t PLLSRC_Pos = 16;
    constexpr uint32_t PLLSRC_Msk = PLLSRC::mask;

    /// HSE divider for PLL entry
    /// Position: 17, Width: 1
    /// Access: read-write
    using PLLXTPRE = BitField<17, 1>;
    constexpr uint32_t PLLXTPRE_Pos = 17;
    constexpr uint32_t PLLXTPRE_Msk = PLLXTPRE::mask;

    /// PLL Multiplication Factor
    /// Position: 18, Width: 4
    /// Access: read-write
    using PLLMUL = BitField<18, 4>;
    constexpr uint32_t PLLMUL_Pos = 18;
    constexpr uint32_t PLLMUL_Msk = PLLMUL::mask;

    /// USB OTG FS prescaler
    /// Position: 22, Width: 1
    /// Access: read-write
    using OTGFSPRE = BitField<22, 1>;
    constexpr uint32_t OTGFSPRE_Pos = 22;
    constexpr uint32_t OTGFSPRE_Msk = OTGFSPRE::mask;

    /// Microcontroller clock output
    /// Position: 24, Width: 3
    /// Access: read-write
    using MCO = BitField<24, 3>;
    constexpr uint32_t MCO_Pos = 24;
    constexpr uint32_t MCO_Msk = MCO::mask;

}  // namespace cfgr

/// CIR - Clock interrupt register (RCC_CIR)
namespace cir {
    /// LSI Ready Interrupt flag
    /// Position: 0, Width: 1
    /// Access: read-only
    using LSIRDYF = BitField<0, 1>;
    constexpr uint32_t LSIRDYF_Pos = 0;
    constexpr uint32_t LSIRDYF_Msk = LSIRDYF::mask;

    /// LSE Ready Interrupt flag
    /// Position: 1, Width: 1
    /// Access: read-only
    using LSERDYF = BitField<1, 1>;
    constexpr uint32_t LSERDYF_Pos = 1;
    constexpr uint32_t LSERDYF_Msk = LSERDYF::mask;

    /// HSI Ready Interrupt flag
    /// Position: 2, Width: 1
    /// Access: read-only
    using HSIRDYF = BitField<2, 1>;
    constexpr uint32_t HSIRDYF_Pos = 2;
    constexpr uint32_t HSIRDYF_Msk = HSIRDYF::mask;

    /// HSE Ready Interrupt flag
    /// Position: 3, Width: 1
    /// Access: read-only
    using HSERDYF = BitField<3, 1>;
    constexpr uint32_t HSERDYF_Pos = 3;
    constexpr uint32_t HSERDYF_Msk = HSERDYF::mask;

    /// PLL Ready Interrupt flag
    /// Position: 4, Width: 1
    /// Access: read-only
    using PLLRDYF = BitField<4, 1>;
    constexpr uint32_t PLLRDYF_Pos = 4;
    constexpr uint32_t PLLRDYF_Msk = PLLRDYF::mask;

    /// Clock Security System Interrupt flag
    /// Position: 7, Width: 1
    /// Access: read-only
    using CSSF = BitField<7, 1>;
    constexpr uint32_t CSSF_Pos = 7;
    constexpr uint32_t CSSF_Msk = CSSF::mask;

    /// LSI Ready Interrupt Enable
    /// Position: 8, Width: 1
    /// Access: read-write
    using LSIRDYIE = BitField<8, 1>;
    constexpr uint32_t LSIRDYIE_Pos = 8;
    constexpr uint32_t LSIRDYIE_Msk = LSIRDYIE::mask;

    /// LSE Ready Interrupt Enable
    /// Position: 9, Width: 1
    /// Access: read-write
    using LSERDYIE = BitField<9, 1>;
    constexpr uint32_t LSERDYIE_Pos = 9;
    constexpr uint32_t LSERDYIE_Msk = LSERDYIE::mask;

    /// HSI Ready Interrupt Enable
    /// Position: 10, Width: 1
    /// Access: read-write
    using HSIRDYIE = BitField<10, 1>;
    constexpr uint32_t HSIRDYIE_Pos = 10;
    constexpr uint32_t HSIRDYIE_Msk = HSIRDYIE::mask;

    /// HSE Ready Interrupt Enable
    /// Position: 11, Width: 1
    /// Access: read-write
    using HSERDYIE = BitField<11, 1>;
    constexpr uint32_t HSERDYIE_Pos = 11;
    constexpr uint32_t HSERDYIE_Msk = HSERDYIE::mask;

    /// PLL Ready Interrupt Enable
    /// Position: 12, Width: 1
    /// Access: read-write
    using PLLRDYIE = BitField<12, 1>;
    constexpr uint32_t PLLRDYIE_Pos = 12;
    constexpr uint32_t PLLRDYIE_Msk = PLLRDYIE::mask;

    /// LSI Ready Interrupt Clear
    /// Position: 16, Width: 1
    /// Access: write-only
    using LSIRDYC = BitField<16, 1>;
    constexpr uint32_t LSIRDYC_Pos = 16;
    constexpr uint32_t LSIRDYC_Msk = LSIRDYC::mask;

    /// LSE Ready Interrupt Clear
    /// Position: 17, Width: 1
    /// Access: write-only
    using LSERDYC = BitField<17, 1>;
    constexpr uint32_t LSERDYC_Pos = 17;
    constexpr uint32_t LSERDYC_Msk = LSERDYC::mask;

    /// HSI Ready Interrupt Clear
    /// Position: 18, Width: 1
    /// Access: write-only
    using HSIRDYC = BitField<18, 1>;
    constexpr uint32_t HSIRDYC_Pos = 18;
    constexpr uint32_t HSIRDYC_Msk = HSIRDYC::mask;

    /// HSE Ready Interrupt Clear
    /// Position: 19, Width: 1
    /// Access: write-only
    using HSERDYC = BitField<19, 1>;
    constexpr uint32_t HSERDYC_Pos = 19;
    constexpr uint32_t HSERDYC_Msk = HSERDYC::mask;

    /// PLL Ready Interrupt Clear
    /// Position: 20, Width: 1
    /// Access: write-only
    using PLLRDYC = BitField<20, 1>;
    constexpr uint32_t PLLRDYC_Pos = 20;
    constexpr uint32_t PLLRDYC_Msk = PLLRDYC::mask;

    /// Clock security system interrupt clear
    /// Position: 23, Width: 1
    /// Access: write-only
    using CSSC = BitField<23, 1>;
    constexpr uint32_t CSSC_Pos = 23;
    constexpr uint32_t CSSC_Msk = CSSC::mask;

}  // namespace cir

/// APB2RSTR - APB2 peripheral reset register (RCC_APB2RSTR)
namespace apb2rstr {
    /// Alternate function I/O reset
    /// Position: 0, Width: 1
    using AFIORST = BitField<0, 1>;
    constexpr uint32_t AFIORST_Pos = 0;
    constexpr uint32_t AFIORST_Msk = AFIORST::mask;

    /// IO port A reset
    /// Position: 2, Width: 1
    using IOPARST = BitField<2, 1>;
    constexpr uint32_t IOPARST_Pos = 2;
    constexpr uint32_t IOPARST_Msk = IOPARST::mask;

    /// IO port B reset
    /// Position: 3, Width: 1
    using IOPBRST = BitField<3, 1>;
    constexpr uint32_t IOPBRST_Pos = 3;
    constexpr uint32_t IOPBRST_Msk = IOPBRST::mask;

    /// IO port C reset
    /// Position: 4, Width: 1
    using IOPCRST = BitField<4, 1>;
    constexpr uint32_t IOPCRST_Pos = 4;
    constexpr uint32_t IOPCRST_Msk = IOPCRST::mask;

    /// IO port D reset
    /// Position: 5, Width: 1
    using IOPDRST = BitField<5, 1>;
    constexpr uint32_t IOPDRST_Pos = 5;
    constexpr uint32_t IOPDRST_Msk = IOPDRST::mask;

    /// IO port E reset
    /// Position: 6, Width: 1
    using IOPERST = BitField<6, 1>;
    constexpr uint32_t IOPERST_Pos = 6;
    constexpr uint32_t IOPERST_Msk = IOPERST::mask;

    /// IO port F reset
    /// Position: 7, Width: 1
    using IOPFRST = BitField<7, 1>;
    constexpr uint32_t IOPFRST_Pos = 7;
    constexpr uint32_t IOPFRST_Msk = IOPFRST::mask;

    /// IO port G reset
    /// Position: 8, Width: 1
    using IOPGRST = BitField<8, 1>;
    constexpr uint32_t IOPGRST_Pos = 8;
    constexpr uint32_t IOPGRST_Msk = IOPGRST::mask;

    /// ADC 1 interface reset
    /// Position: 9, Width: 1
    using ADC1RST = BitField<9, 1>;
    constexpr uint32_t ADC1RST_Pos = 9;
    constexpr uint32_t ADC1RST_Msk = ADC1RST::mask;

    /// ADC 2 interface reset
    /// Position: 10, Width: 1
    using ADC2RST = BitField<10, 1>;
    constexpr uint32_t ADC2RST_Pos = 10;
    constexpr uint32_t ADC2RST_Msk = ADC2RST::mask;

    /// TIM1 timer reset
    /// Position: 11, Width: 1
    using TIM1RST = BitField<11, 1>;
    constexpr uint32_t TIM1RST_Pos = 11;
    constexpr uint32_t TIM1RST_Msk = TIM1RST::mask;

    /// SPI 1 reset
    /// Position: 12, Width: 1
    using SPI1RST = BitField<12, 1>;
    constexpr uint32_t SPI1RST_Pos = 12;
    constexpr uint32_t SPI1RST_Msk = SPI1RST::mask;

    /// TIM8 timer reset
    /// Position: 13, Width: 1
    using TIM8RST = BitField<13, 1>;
    constexpr uint32_t TIM8RST_Pos = 13;
    constexpr uint32_t TIM8RST_Msk = TIM8RST::mask;

    /// USART1 reset
    /// Position: 14, Width: 1
    using USART1RST = BitField<14, 1>;
    constexpr uint32_t USART1RST_Pos = 14;
    constexpr uint32_t USART1RST_Msk = USART1RST::mask;

    /// ADC 3 interface reset
    /// Position: 15, Width: 1
    using ADC3RST = BitField<15, 1>;
    constexpr uint32_t ADC3RST_Pos = 15;
    constexpr uint32_t ADC3RST_Msk = ADC3RST::mask;

    /// TIM9 timer reset
    /// Position: 19, Width: 1
    using TIM9RST = BitField<19, 1>;
    constexpr uint32_t TIM9RST_Pos = 19;
    constexpr uint32_t TIM9RST_Msk = TIM9RST::mask;

    /// TIM10 timer reset
    /// Position: 20, Width: 1
    using TIM10RST = BitField<20, 1>;
    constexpr uint32_t TIM10RST_Pos = 20;
    constexpr uint32_t TIM10RST_Msk = TIM10RST::mask;

    /// TIM11 timer reset
    /// Position: 21, Width: 1
    using TIM11RST = BitField<21, 1>;
    constexpr uint32_t TIM11RST_Pos = 21;
    constexpr uint32_t TIM11RST_Msk = TIM11RST::mask;

}  // namespace apb2rstr

/// APB1RSTR - APB1 peripheral reset register (RCC_APB1RSTR)
namespace apb1rstr {
    /// Timer 2 reset
    /// Position: 0, Width: 1
    using TIM2RST = BitField<0, 1>;
    constexpr uint32_t TIM2RST_Pos = 0;
    constexpr uint32_t TIM2RST_Msk = TIM2RST::mask;

    /// Timer 3 reset
    /// Position: 1, Width: 1
    using TIM3RST = BitField<1, 1>;
    constexpr uint32_t TIM3RST_Pos = 1;
    constexpr uint32_t TIM3RST_Msk = TIM3RST::mask;

    /// Timer 4 reset
    /// Position: 2, Width: 1
    using TIM4RST = BitField<2, 1>;
    constexpr uint32_t TIM4RST_Pos = 2;
    constexpr uint32_t TIM4RST_Msk = TIM4RST::mask;

    /// Timer 5 reset
    /// Position: 3, Width: 1
    using TIM5RST = BitField<3, 1>;
    constexpr uint32_t TIM5RST_Pos = 3;
    constexpr uint32_t TIM5RST_Msk = TIM5RST::mask;

    /// Timer 6 reset
    /// Position: 4, Width: 1
    using TIM6RST = BitField<4, 1>;
    constexpr uint32_t TIM6RST_Pos = 4;
    constexpr uint32_t TIM6RST_Msk = TIM6RST::mask;

    /// Timer 7 reset
    /// Position: 5, Width: 1
    using TIM7RST = BitField<5, 1>;
    constexpr uint32_t TIM7RST_Pos = 5;
    constexpr uint32_t TIM7RST_Msk = TIM7RST::mask;

    /// Timer 12 reset
    /// Position: 6, Width: 1
    using TIM12RST = BitField<6, 1>;
    constexpr uint32_t TIM12RST_Pos = 6;
    constexpr uint32_t TIM12RST_Msk = TIM12RST::mask;

    /// Timer 13 reset
    /// Position: 7, Width: 1
    using TIM13RST = BitField<7, 1>;
    constexpr uint32_t TIM13RST_Pos = 7;
    constexpr uint32_t TIM13RST_Msk = TIM13RST::mask;

    /// Timer 14 reset
    /// Position: 8, Width: 1
    using TIM14RST = BitField<8, 1>;
    constexpr uint32_t TIM14RST_Pos = 8;
    constexpr uint32_t TIM14RST_Msk = TIM14RST::mask;

    /// Window watchdog reset
    /// Position: 11, Width: 1
    using WWDGRST = BitField<11, 1>;
    constexpr uint32_t WWDGRST_Pos = 11;
    constexpr uint32_t WWDGRST_Msk = WWDGRST::mask;

    /// SPI2 reset
    /// Position: 14, Width: 1
    using SPI2RST = BitField<14, 1>;
    constexpr uint32_t SPI2RST_Pos = 14;
    constexpr uint32_t SPI2RST_Msk = SPI2RST::mask;

    /// SPI3 reset
    /// Position: 15, Width: 1
    using SPI3RST = BitField<15, 1>;
    constexpr uint32_t SPI3RST_Pos = 15;
    constexpr uint32_t SPI3RST_Msk = SPI3RST::mask;

    /// USART 2 reset
    /// Position: 17, Width: 1
    using USART2RST = BitField<17, 1>;
    constexpr uint32_t USART2RST_Pos = 17;
    constexpr uint32_t USART2RST_Msk = USART2RST::mask;

    /// USART 3 reset
    /// Position: 18, Width: 1
    using USART3RST = BitField<18, 1>;
    constexpr uint32_t USART3RST_Pos = 18;
    constexpr uint32_t USART3RST_Msk = USART3RST::mask;

    /// UART 4 reset
    /// Position: 19, Width: 1
    using UART4RST = BitField<19, 1>;
    constexpr uint32_t UART4RST_Pos = 19;
    constexpr uint32_t UART4RST_Msk = UART4RST::mask;

    /// UART 5 reset
    /// Position: 20, Width: 1
    using UART5RST = BitField<20, 1>;
    constexpr uint32_t UART5RST_Pos = 20;
    constexpr uint32_t UART5RST_Msk = UART5RST::mask;

    /// I2C1 reset
    /// Position: 21, Width: 1
    using I2C1RST = BitField<21, 1>;
    constexpr uint32_t I2C1RST_Pos = 21;
    constexpr uint32_t I2C1RST_Msk = I2C1RST::mask;

    /// I2C2 reset
    /// Position: 22, Width: 1
    using I2C2RST = BitField<22, 1>;
    constexpr uint32_t I2C2RST_Pos = 22;
    constexpr uint32_t I2C2RST_Msk = I2C2RST::mask;

    /// USB reset
    /// Position: 23, Width: 1
    using USBRST = BitField<23, 1>;
    constexpr uint32_t USBRST_Pos = 23;
    constexpr uint32_t USBRST_Msk = USBRST::mask;

    /// CAN reset
    /// Position: 25, Width: 1
    using CANRST = BitField<25, 1>;
    constexpr uint32_t CANRST_Pos = 25;
    constexpr uint32_t CANRST_Msk = CANRST::mask;

    /// Backup interface reset
    /// Position: 27, Width: 1
    using BKPRST = BitField<27, 1>;
    constexpr uint32_t BKPRST_Pos = 27;
    constexpr uint32_t BKPRST_Msk = BKPRST::mask;

    /// Power interface reset
    /// Position: 28, Width: 1
    using PWRRST = BitField<28, 1>;
    constexpr uint32_t PWRRST_Pos = 28;
    constexpr uint32_t PWRRST_Msk = PWRRST::mask;

    /// DAC interface reset
    /// Position: 29, Width: 1
    using DACRST = BitField<29, 1>;
    constexpr uint32_t DACRST_Pos = 29;
    constexpr uint32_t DACRST_Msk = DACRST::mask;

}  // namespace apb1rstr

/// AHBENR - AHB Peripheral Clock enable register (RCC_AHBENR)
namespace ahbenr {
    /// DMA1 clock enable
    /// Position: 0, Width: 1
    using DMA1EN = BitField<0, 1>;
    constexpr uint32_t DMA1EN_Pos = 0;
    constexpr uint32_t DMA1EN_Msk = DMA1EN::mask;

    /// DMA2 clock enable
    /// Position: 1, Width: 1
    using DMA2EN = BitField<1, 1>;
    constexpr uint32_t DMA2EN_Pos = 1;
    constexpr uint32_t DMA2EN_Msk = DMA2EN::mask;

    /// SRAM interface clock enable
    /// Position: 2, Width: 1
    using SRAMEN = BitField<2, 1>;
    constexpr uint32_t SRAMEN_Pos = 2;
    constexpr uint32_t SRAMEN_Msk = SRAMEN::mask;

    /// FLITF clock enable
    /// Position: 4, Width: 1
    using FLITFEN = BitField<4, 1>;
    constexpr uint32_t FLITFEN_Pos = 4;
    constexpr uint32_t FLITFEN_Msk = FLITFEN::mask;

    /// CRC clock enable
    /// Position: 6, Width: 1
    using CRCEN = BitField<6, 1>;
    constexpr uint32_t CRCEN_Pos = 6;
    constexpr uint32_t CRCEN_Msk = CRCEN::mask;

    /// FSMC clock enable
    /// Position: 8, Width: 1
    using FSMCEN = BitField<8, 1>;
    constexpr uint32_t FSMCEN_Pos = 8;
    constexpr uint32_t FSMCEN_Msk = FSMCEN::mask;

    /// SDIO clock enable
    /// Position: 10, Width: 1
    using SDIOEN = BitField<10, 1>;
    constexpr uint32_t SDIOEN_Pos = 10;
    constexpr uint32_t SDIOEN_Msk = SDIOEN::mask;

}  // namespace ahbenr

/// APB2ENR - APB2 peripheral clock enable register (RCC_APB2ENR)
namespace apb2enr {
    /// Alternate function I/O clock enable
    /// Position: 0, Width: 1
    using AFIOEN = BitField<0, 1>;
    constexpr uint32_t AFIOEN_Pos = 0;
    constexpr uint32_t AFIOEN_Msk = AFIOEN::mask;

    /// I/O port A clock enable
    /// Position: 2, Width: 1
    using IOPAEN = BitField<2, 1>;
    constexpr uint32_t IOPAEN_Pos = 2;
    constexpr uint32_t IOPAEN_Msk = IOPAEN::mask;

    /// I/O port B clock enable
    /// Position: 3, Width: 1
    using IOPBEN = BitField<3, 1>;
    constexpr uint32_t IOPBEN_Pos = 3;
    constexpr uint32_t IOPBEN_Msk = IOPBEN::mask;

    /// I/O port C clock enable
    /// Position: 4, Width: 1
    using IOPCEN = BitField<4, 1>;
    constexpr uint32_t IOPCEN_Pos = 4;
    constexpr uint32_t IOPCEN_Msk = IOPCEN::mask;

    /// I/O port D clock enable
    /// Position: 5, Width: 1
    using IOPDEN = BitField<5, 1>;
    constexpr uint32_t IOPDEN_Pos = 5;
    constexpr uint32_t IOPDEN_Msk = IOPDEN::mask;

    /// I/O port E clock enable
    /// Position: 6, Width: 1
    using IOPEEN = BitField<6, 1>;
    constexpr uint32_t IOPEEN_Pos = 6;
    constexpr uint32_t IOPEEN_Msk = IOPEEN::mask;

    /// I/O port F clock enable
    /// Position: 7, Width: 1
    using IOPFEN = BitField<7, 1>;
    constexpr uint32_t IOPFEN_Pos = 7;
    constexpr uint32_t IOPFEN_Msk = IOPFEN::mask;

    /// I/O port G clock enable
    /// Position: 8, Width: 1
    using IOPGEN = BitField<8, 1>;
    constexpr uint32_t IOPGEN_Pos = 8;
    constexpr uint32_t IOPGEN_Msk = IOPGEN::mask;

    /// ADC 1 interface clock enable
    /// Position: 9, Width: 1
    using ADC1EN = BitField<9, 1>;
    constexpr uint32_t ADC1EN_Pos = 9;
    constexpr uint32_t ADC1EN_Msk = ADC1EN::mask;

    /// ADC 2 interface clock enable
    /// Position: 10, Width: 1
    using ADC2EN = BitField<10, 1>;
    constexpr uint32_t ADC2EN_Pos = 10;
    constexpr uint32_t ADC2EN_Msk = ADC2EN::mask;

    /// TIM1 Timer clock enable
    /// Position: 11, Width: 1
    using TIM1EN = BitField<11, 1>;
    constexpr uint32_t TIM1EN_Pos = 11;
    constexpr uint32_t TIM1EN_Msk = TIM1EN::mask;

    /// SPI 1 clock enable
    /// Position: 12, Width: 1
    using SPI1EN = BitField<12, 1>;
    constexpr uint32_t SPI1EN_Pos = 12;
    constexpr uint32_t SPI1EN_Msk = SPI1EN::mask;

    /// TIM8 Timer clock enable
    /// Position: 13, Width: 1
    using TIM8EN = BitField<13, 1>;
    constexpr uint32_t TIM8EN_Pos = 13;
    constexpr uint32_t TIM8EN_Msk = TIM8EN::mask;

    /// USART1 clock enable
    /// Position: 14, Width: 1
    using USART1EN = BitField<14, 1>;
    constexpr uint32_t USART1EN_Pos = 14;
    constexpr uint32_t USART1EN_Msk = USART1EN::mask;

    /// ADC3 interface clock enable
    /// Position: 15, Width: 1
    using ADC3EN = BitField<15, 1>;
    constexpr uint32_t ADC3EN_Pos = 15;
    constexpr uint32_t ADC3EN_Msk = ADC3EN::mask;

    /// TIM9 Timer clock enable
    /// Position: 19, Width: 1
    using TIM9EN = BitField<19, 1>;
    constexpr uint32_t TIM9EN_Pos = 19;
    constexpr uint32_t TIM9EN_Msk = TIM9EN::mask;

    /// TIM10 Timer clock enable
    /// Position: 20, Width: 1
    using TIM10EN = BitField<20, 1>;
    constexpr uint32_t TIM10EN_Pos = 20;
    constexpr uint32_t TIM10EN_Msk = TIM10EN::mask;

    /// TIM11 Timer clock enable
    /// Position: 21, Width: 1
    using TIM11EN = BitField<21, 1>;
    constexpr uint32_t TIM11EN_Pos = 21;
    constexpr uint32_t TIM11EN_Msk = TIM11EN::mask;

}  // namespace apb2enr

/// APB1ENR - APB1 peripheral clock enable register (RCC_APB1ENR)
namespace apb1enr {
    /// Timer 2 clock enable
    /// Position: 0, Width: 1
    using TIM2EN = BitField<0, 1>;
    constexpr uint32_t TIM2EN_Pos = 0;
    constexpr uint32_t TIM2EN_Msk = TIM2EN::mask;

    /// Timer 3 clock enable
    /// Position: 1, Width: 1
    using TIM3EN = BitField<1, 1>;
    constexpr uint32_t TIM3EN_Pos = 1;
    constexpr uint32_t TIM3EN_Msk = TIM3EN::mask;

    /// Timer 4 clock enable
    /// Position: 2, Width: 1
    using TIM4EN = BitField<2, 1>;
    constexpr uint32_t TIM4EN_Pos = 2;
    constexpr uint32_t TIM4EN_Msk = TIM4EN::mask;

    /// Timer 5 clock enable
    /// Position: 3, Width: 1
    using TIM5EN = BitField<3, 1>;
    constexpr uint32_t TIM5EN_Pos = 3;
    constexpr uint32_t TIM5EN_Msk = TIM5EN::mask;

    /// Timer 6 clock enable
    /// Position: 4, Width: 1
    using TIM6EN = BitField<4, 1>;
    constexpr uint32_t TIM6EN_Pos = 4;
    constexpr uint32_t TIM6EN_Msk = TIM6EN::mask;

    /// Timer 7 clock enable
    /// Position: 5, Width: 1
    using TIM7EN = BitField<5, 1>;
    constexpr uint32_t TIM7EN_Pos = 5;
    constexpr uint32_t TIM7EN_Msk = TIM7EN::mask;

    /// Timer 12 clock enable
    /// Position: 6, Width: 1
    using TIM12EN = BitField<6, 1>;
    constexpr uint32_t TIM12EN_Pos = 6;
    constexpr uint32_t TIM12EN_Msk = TIM12EN::mask;

    /// Timer 13 clock enable
    /// Position: 7, Width: 1
    using TIM13EN = BitField<7, 1>;
    constexpr uint32_t TIM13EN_Pos = 7;
    constexpr uint32_t TIM13EN_Msk = TIM13EN::mask;

    /// Timer 14 clock enable
    /// Position: 8, Width: 1
    using TIM14EN = BitField<8, 1>;
    constexpr uint32_t TIM14EN_Pos = 8;
    constexpr uint32_t TIM14EN_Msk = TIM14EN::mask;

    /// Window watchdog clock enable
    /// Position: 11, Width: 1
    using WWDGEN = BitField<11, 1>;
    constexpr uint32_t WWDGEN_Pos = 11;
    constexpr uint32_t WWDGEN_Msk = WWDGEN::mask;

    /// SPI 2 clock enable
    /// Position: 14, Width: 1
    using SPI2EN = BitField<14, 1>;
    constexpr uint32_t SPI2EN_Pos = 14;
    constexpr uint32_t SPI2EN_Msk = SPI2EN::mask;

    /// SPI 3 clock enable
    /// Position: 15, Width: 1
    using SPI3EN = BitField<15, 1>;
    constexpr uint32_t SPI3EN_Pos = 15;
    constexpr uint32_t SPI3EN_Msk = SPI3EN::mask;

    /// USART 2 clock enable
    /// Position: 17, Width: 1
    using USART2EN = BitField<17, 1>;
    constexpr uint32_t USART2EN_Pos = 17;
    constexpr uint32_t USART2EN_Msk = USART2EN::mask;

    /// USART 3 clock enable
    /// Position: 18, Width: 1
    using USART3EN = BitField<18, 1>;
    constexpr uint32_t USART3EN_Pos = 18;
    constexpr uint32_t USART3EN_Msk = USART3EN::mask;

    /// UART 4 clock enable
    /// Position: 19, Width: 1
    using UART4EN = BitField<19, 1>;
    constexpr uint32_t UART4EN_Pos = 19;
    constexpr uint32_t UART4EN_Msk = UART4EN::mask;

    /// UART 5 clock enable
    /// Position: 20, Width: 1
    using UART5EN = BitField<20, 1>;
    constexpr uint32_t UART5EN_Pos = 20;
    constexpr uint32_t UART5EN_Msk = UART5EN::mask;

    /// I2C 1 clock enable
    /// Position: 21, Width: 1
    using I2C1EN = BitField<21, 1>;
    constexpr uint32_t I2C1EN_Pos = 21;
    constexpr uint32_t I2C1EN_Msk = I2C1EN::mask;

    /// I2C 2 clock enable
    /// Position: 22, Width: 1
    using I2C2EN = BitField<22, 1>;
    constexpr uint32_t I2C2EN_Pos = 22;
    constexpr uint32_t I2C2EN_Msk = I2C2EN::mask;

    /// USB clock enable
    /// Position: 23, Width: 1
    using USBEN = BitField<23, 1>;
    constexpr uint32_t USBEN_Pos = 23;
    constexpr uint32_t USBEN_Msk = USBEN::mask;

    /// CAN clock enable
    /// Position: 25, Width: 1
    using CANEN = BitField<25, 1>;
    constexpr uint32_t CANEN_Pos = 25;
    constexpr uint32_t CANEN_Msk = CANEN::mask;

    /// Backup interface clock enable
    /// Position: 27, Width: 1
    using BKPEN = BitField<27, 1>;
    constexpr uint32_t BKPEN_Pos = 27;
    constexpr uint32_t BKPEN_Msk = BKPEN::mask;

    /// Power interface clock enable
    /// Position: 28, Width: 1
    using PWREN = BitField<28, 1>;
    constexpr uint32_t PWREN_Pos = 28;
    constexpr uint32_t PWREN_Msk = PWREN::mask;

    /// DAC interface clock enable
    /// Position: 29, Width: 1
    using DACEN = BitField<29, 1>;
    constexpr uint32_t DACEN_Pos = 29;
    constexpr uint32_t DACEN_Msk = DACEN::mask;

}  // namespace apb1enr

/// BDCR - Backup domain control register (RCC_BDCR)
namespace bdcr {
    /// External Low Speed oscillator enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using LSEON = BitField<0, 1>;
    constexpr uint32_t LSEON_Pos = 0;
    constexpr uint32_t LSEON_Msk = LSEON::mask;

    /// External Low Speed oscillator ready
    /// Position: 1, Width: 1
    /// Access: read-only
    using LSERDY = BitField<1, 1>;
    constexpr uint32_t LSERDY_Pos = 1;
    constexpr uint32_t LSERDY_Msk = LSERDY::mask;

    /// External Low Speed oscillator bypass
    /// Position: 2, Width: 1
    /// Access: read-write
    using LSEBYP = BitField<2, 1>;
    constexpr uint32_t LSEBYP_Pos = 2;
    constexpr uint32_t LSEBYP_Msk = LSEBYP::mask;

    /// RTC clock source selection
    /// Position: 8, Width: 2
    /// Access: read-write
    using RTCSEL = BitField<8, 2>;
    constexpr uint32_t RTCSEL_Pos = 8;
    constexpr uint32_t RTCSEL_Msk = RTCSEL::mask;

    /// RTC clock enable
    /// Position: 15, Width: 1
    /// Access: read-write
    using RTCEN = BitField<15, 1>;
    constexpr uint32_t RTCEN_Pos = 15;
    constexpr uint32_t RTCEN_Msk = RTCEN::mask;

    /// Backup domain software reset
    /// Position: 16, Width: 1
    /// Access: read-write
    using BDRST = BitField<16, 1>;
    constexpr uint32_t BDRST_Pos = 16;
    constexpr uint32_t BDRST_Msk = BDRST::mask;

}  // namespace bdcr

/// CSR - Control/status register (RCC_CSR)
namespace csr {
    /// Internal low speed oscillator enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using LSION = BitField<0, 1>;
    constexpr uint32_t LSION_Pos = 0;
    constexpr uint32_t LSION_Msk = LSION::mask;

    /// Internal low speed oscillator ready
    /// Position: 1, Width: 1
    /// Access: read-only
    using LSIRDY = BitField<1, 1>;
    constexpr uint32_t LSIRDY_Pos = 1;
    constexpr uint32_t LSIRDY_Msk = LSIRDY::mask;

    /// Remove reset flag
    /// Position: 24, Width: 1
    /// Access: read-write
    using RMVF = BitField<24, 1>;
    constexpr uint32_t RMVF_Pos = 24;
    constexpr uint32_t RMVF_Msk = RMVF::mask;

    /// PIN reset flag
    /// Position: 26, Width: 1
    /// Access: read-write
    using PINRSTF = BitField<26, 1>;
    constexpr uint32_t PINRSTF_Pos = 26;
    constexpr uint32_t PINRSTF_Msk = PINRSTF::mask;

    /// POR/PDR reset flag
    /// Position: 27, Width: 1
    /// Access: read-write
    using PORRSTF = BitField<27, 1>;
    constexpr uint32_t PORRSTF_Pos = 27;
    constexpr uint32_t PORRSTF_Msk = PORRSTF::mask;

    /// Software reset flag
    /// Position: 28, Width: 1
    /// Access: read-write
    using SFTRSTF = BitField<28, 1>;
    constexpr uint32_t SFTRSTF_Pos = 28;
    constexpr uint32_t SFTRSTF_Msk = SFTRSTF::mask;

    /// Independent watchdog reset flag
    /// Position: 29, Width: 1
    /// Access: read-write
    using IWDGRSTF = BitField<29, 1>;
    constexpr uint32_t IWDGRSTF_Pos = 29;
    constexpr uint32_t IWDGRSTF_Msk = IWDGRSTF::mask;

    /// Window watchdog reset flag
    /// Position: 30, Width: 1
    /// Access: read-write
    using WWDGRSTF = BitField<30, 1>;
    constexpr uint32_t WWDGRSTF_Pos = 30;
    constexpr uint32_t WWDGRSTF_Msk = WWDGRSTF::mask;

    /// Low-power reset flag
    /// Position: 31, Width: 1
    /// Access: read-write
    using LPWRRSTF = BitField<31, 1>;
    constexpr uint32_t LPWRRSTF_Pos = 31;
    constexpr uint32_t LPWRRSTF_Msk = LPWRRSTF::mask;

}  // namespace csr

}  // namespace alloy::hal::st::stm32f1::rcc
