(S (NP (NP (DT The) (VBG increasing) (NN importance)) (PP (IN of) (NP (NN multicore) (NNS processors)))) (VP (VBZ calls) (PP (IN for) (NP (NP (DT a) (NN reevaluation)) (PP (IN of) (NP (VBN established) (JJ numerical) (NN algorithms))) (PP (IN in) (NP (NP (NN view)) (PP (IN of) (NP (PRP$ their) (NN ability) (S (VP (TO to) (VP (VB profit) (PP (IN from) (NP (DT this) (JJ new) (NN hardware) (NN concept))))))))))))) (. .))
(S (SBAR (IN In) (NN order) (S (VP (TO to) (VP (VB optimize) (NP (DT the) (NN existent) (NN algorithms)))))) (, ,) (NP (NP (DT a) (JJ detailed) (NN knowledge)) (PP (IN of) (NP (DT the) (JJ different) (JJ performance-limiting) (NNS factors)))) (VP (VBZ is) (ADJP (JJ mandatory))) (. .))
(S (PP (IN In) (NP (DT this) (NN contribution))) (NP (PRP we)) (VP (VBP investigate) (NP (NP (JJ sparse) (NN matrix-vector) (NN multiplication)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (NP (DT the) (JJ dominant) (NN operation)) (PP (IN in) (NP (JJ many) (JJ sparse) (JJ eigenvalue) (NNS solvers)))))))) (. .))
(S (NP (CD Two) (NX (NX (ADJP (RB conceptually) (JJ different)) (NX (NN storage) (NNS schemes))) (CC and) (NX (JJ computational) (NNS kernels)))) (VP (VBP have) (VP (VBN been) (VP (VBN conceived) (PP (IN in) (NP (DT the) (NN past))) (S (VP (TO to) (VP (VB target) (NP (NP (ADJP (JJ cache-based) (CC and) (NN vector)) (NNS architectures)) (, ,) (ADVP (RB respectively))))))))) (. .))
(S (S (VP (VBG Starting) (PP (IN from) (NP (NP (DT a) (NN series)) (PP (IN of) (NP (NNS microbenchmarks))))))) (NP (PRP we)) (VP (VBP apply) (NP (NP (DT the) (JJ gained) (NN insight)) (PP (IN on) (NP (NP (JJ optimized) (NN sparse) (NNP MVM) (NNS implementations)) (, ,) (SBAR (WHNP (WP$ whose) (JJ serial) (CC and) (JJ OpenMP-parallel) (NN performance)) (S (NP (PRP we)) (VP (VBP review) (PP (IN on) (NP (JJ state-of-the-art) (NN multicore) (NNS systems)))))))))) (. .))
