Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Feb  9 10:04:43 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                     Path #1                                                                                    |                                                                             WorstPath from Dst                                                                            |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               12.500 |                                                                                                                                                                         12.500 |                                                                                                                                                                    12.500 |
| Path Delay                |                0.777 |                                                                                                                                                                         22.520 |                                                                                                                                                                    17.356 |
| Logic Delay               | 0.094(13%)           | 3.402(16%)                                                                                                                                                                     | 3.724(22%)                                                                                                                                                                |
| Net Delay                 | 0.683(87%)           | 19.118(84%)                                                                                                                                                                    | 13.632(78%)                                                                                                                                                               |
| Clock Skew                |               -0.198 |                                                                                                                                                                          0.279 |                                                                                                                                                                    -0.580 |
| Slack                     |               11.516 |                                                                                                                                                                         -9.749 |                                                                                                                                                                    -5.444 |
| Timing Exception          |                      |                                                                                                                                                                                |                                                                                                                                                                           |
| Bounding Box Size         | 8% x 0%              | 12% x 4%                                                                                                                                                                       | 20% x 3%                                                                                                                                                                  |
| Clock Region Distance     | (1, 0)               | (0, 0)                                                                                                                                                                         | (0, 1)                                                                                                                                                                    |
| Cumulative Fanout         |                    1 |                                                                                                                                                                            235 |                                                                                                                                                                       188 |
| Fixed Loc                 |                    0 |                                                                                                                                                                              0 |                                                                                                                                                                         0 |
| Fixed Route               |                    0 |                                                                                                                                                                              0 |                                                                                                                                                                         0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                              0 |                                                                                                                                                                         0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                              0 |                                                                                                                                                                         0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                   | Safely Timed                                                                                                                                                              |
| Logic Levels              |                    0 |                                                                                                                                                                             33 |                                                                                                                                                                        32 |
| Routes                    |                    1 |                                                                                                                                                                             33 |                                                                                                                                                                        32 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT5 LUT5 LUT5 LUT5 LUT4 LUT4 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                            | clk                                                                                                                                                                       |
| End Point Clock           | clk                  | clk                                                                                                                                                                            | clk                                                                                                                                                                       |
| DSP Block                 | None                 | None                                                                                                                                                                           | None                                                                                                                                                                      |
| BRAM                      | None                 | None                                                                                                                                                                           | None                                                                                                                                                                      |
| IO Crossings              |                    0 |                                                                                                                                                                              0 |                                                                                                                                                                         0 |
| SLR Crossings             |                    0 |                                                                                                                                                                              0 |                                                                                                                                                                         0 |
| PBlocks                   |                    0 |                                                                                                                                                                              0 |                                                                                                                                                                         0 |
| High Fanout               |                    1 |                                                                                                                                                                             43 |                                                                                                                                                                        15 |
| Dont Touch                |                    0 |                                                                                                                                                                              0 |                                                                                                                                                                         0 |
| Mark Debug                |                    0 |                                                                                                                                                                              0 |                                                                                                                                                                         0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                         | FDRE/C                                                                                                                                                                    |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                         | FDRE/D                                                                                                                                                                    |
| Start Point Pin           | sr_p.sr_15[420]/C    | muon_cand_26.pt[0]/C                                                                                                                                                           | sr_p.sr_1_15.roi_ret_26975/C                                                                                                                                              |
| End Point Pin             | muon_cand_26.pt[0]/D | sr_p.sr_1_15.roi_ret_26975/D                                                                                                                                                   | sr_p.sr_2_14.sector[0]/D                                                                                                                                                  |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                  Path #2                                                                                  |                                                                             WorstPath from Dst                                                                            |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               12.500 |                                                                                                                                                                    12.500 |                                                                                                                                                                    12.500 |
| Path Delay                |                0.777 |                                                                                                                                                                    22.222 |                                                                                                                                                                    18.934 |
| Logic Delay               | 0.094(13%)           | 3.243(15%)                                                                                                                                                                | 3.415(19%)                                                                                                                                                                |
| Net Delay                 | 0.683(87%)           | 18.979(85%)                                                                                                                                                               | 15.519(81%)                                                                                                                                                               |
| Clock Skew                |               -0.198 |                                                                                                                                                                     0.000 |                                                                                                                                                                    -0.256 |
| Slack                     |               11.516 |                                                                                                                                                                    -9.730 |                                                                                                                                                                    -6.698 |
| Timing Exception          |                      |                                                                                                                                                                           |                                                                                                                                                                           |
| Bounding Box Size         | 8% x 0%              | 14% x 4%                                                                                                                                                                  | 26% x 4%                                                                                                                                                                  |
| Clock Region Distance     | (1, 0)               | (1, 0)                                                                                                                                                                    | (1, 1)                                                                                                                                                                    |
| Cumulative Fanout         |                    1 |                                                                                                                                                                       234 |                                                                                                                                                                       202 |
| Fixed Loc                 |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                         0 |
| Fixed Route               |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                         0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                         0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                         0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                              | Safely Timed                                                                                                                                                              |
| Logic Levels              |                    0 |                                                                                                                                                                        32 |                                                                                                                                                                        32 |
| Routes                    |                    1 |                                                                                                                                                                        32 |                                                                                                                                                                        32 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                       | clk                                                                                                                                                                       |
| End Point Clock           | clk                  | clk                                                                                                                                                                       | clk                                                                                                                                                                       |
| DSP Block                 | None                 | None                                                                                                                                                                      | None                                                                                                                                                                      |
| BRAM                      | None                 | None                                                                                                                                                                      | None                                                                                                                                                                      |
| IO Crossings              |                    0 |                                                                                                                                                                         1 |                                                                                                                                                                         1 |
| SLR Crossings             |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                         0 |
| PBlocks                   |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                         0 |
| High Fanout               |                    1 |                                                                                                                                                                        43 |                                                                                                                                                                        16 |
| Dont Touch                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                         0 |
| Mark Debug                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                         0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                    | FDRE/C                                                                                                                                                                    |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                    | FDRE/D                                                                                                                                                                    |
| Start Point Pin           | sr_p.sr_15[420]/C    | muon_cand_26.pt[0]/C                                                                                                                                                      | sr_p.sr_1_15.roi_ret_27811/C                                                                                                                                              |
| End Point Pin             | muon_cand_26.pt[0]/D | sr_p.sr_1_15.roi_ret_27811/D                                                                                                                                              | sr_p.sr_2_14.sector[0]/D                                                                                                                                                  |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                Path #3                                                                               |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               12.500 |                                                                                                                                                               12.500 |                                                                                                                                                                              12.500 |
| Path Delay                |                0.777 |                                                                                                                                                               22.217 |                                                                                                                                                                              18.615 |
| Logic Delay               | 0.094(13%)           | 3.204(15%)                                                                                                                                                           | 4.341(24%)                                                                                                                                                                          |
| Net Delay                 | 0.683(87%)           | 19.013(85%)                                                                                                                                                          | 14.274(76%)                                                                                                                                                                         |
| Clock Skew                |               -0.198 |                                                                                                                                                                0.021 |                                                                                                                                                                              -0.291 |
| Slack                     |               11.516 |                                                                                                                                                               -9.704 |                                                                                                                                                                              -6.414 |
| Timing Exception          |                      |                                                                                                                                                                      |                                                                                                                                                                                     |
| Bounding Box Size         | 8% x 0%              | 12% x 4%                                                                                                                                                             | 26% x 4%                                                                                                                                                                            |
| Clock Region Distance     | (1, 0)               | (0, 0)                                                                                                                                                               | (0, 1)                                                                                                                                                                              |
| Cumulative Fanout         |                    1 |                                                                                                                                                                  233 |                                                                                                                                                                                 189 |
| Fixed Loc                 |                    0 |                                                                                                                                                                    0 |                                                                                                                                                                                   0 |
| Fixed Route               |                    0 |                                                                                                                                                                    0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                    0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                    0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                         | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                    0 |                                                                                                                                                                   31 |                                                                                                                                                                                  34 |
| Routes                    |                    1 |                                                                                                                                                                   32 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                  | clk                                                                                                                                                                                 |
| End Point Clock           | clk                  | clk                                                                                                                                                                  | clk                                                                                                                                                                                 |
| DSP Block                 | None                 | None                                                                                                                                                                 | None                                                                                                                                                                                |
| BRAM                      | None                 | None                                                                                                                                                                 | None                                                                                                                                                                                |
| IO Crossings              |                    0 |                                                                                                                                                                    0 |                                                                                                                                                                                   3 |
| SLR Crossings             |                    0 |                                                                                                                                                                    0 |                                                                                                                                                                                   0 |
| PBlocks                   |                    0 |                                                                                                                                                                    0 |                                                                                                                                                                                   0 |
| High Fanout               |                    1 |                                                                                                                                                                   43 |                                                                                                                                                                                  16 |
| Dont Touch                |                    0 |                                                                                                                                                                    0 |                                                                                                                                                                                   0 |
| Mark Debug                |                    0 |                                                                                                                                                                    0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                               | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                               | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[420]/C    | muon_cand_26.pt[0]/C                                                                                                                                                 | sr_p.sr_1_15.roi_ret_5339/C                                                                                                                                                         |
| End Point Pin             | muon_cand_26.pt[0]/D | sr_p.sr_1_15.roi_ret_5339/D                                                                                                                                          | sr_p.sr_2_14.sector[0]/D                                                                                                                                                            |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                     Path #4                                                                                    |                                                                        WorstPath from Dst                                                                       |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |              12.500 |                                                                                                                                                                         12.500 |                                                                                                                                                          12.500 |
| Path Delay                |               0.572 |                                                                                                                                                                         22.136 |                                                                                                                                                          17.324 |
| Logic Delay               | 0.099(18%)          | 4.009(19%)                                                                                                                                                                     | 3.428(20%)                                                                                                                                                      |
| Net Delay                 | 0.473(82%)          | 18.127(81%)                                                                                                                                                                    | 13.896(80%)                                                                                                                                                     |
| Clock Skew                |              -0.106 |                                                                                                                                                                         -0.056 |                                                                                                                                                          -0.201 |
| Slack                     |              11.813 |                                                                                                                                                                         -9.700 |                                                                                                                                                          -5.033 |
| Timing Exception          |                     |                                                                                                                                                                                |                                                                                                                                                                 |
| Bounding Box Size         | 1% x 0%             | 14% x 4%                                                                                                                                                                       | 23% x 3%                                                                                                                                                        |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                         | (0, 1)                                                                                                                                                          |
| Cumulative Fanout         |                   1 |                                                                                                                                                                            233 |                                                                                                                                                             184 |
| Fixed Loc                 |                   0 |                                                                                                                                                                              0 |                                                                                                                                                               0 |
| Fixed Route               |                   0 |                                                                                                                                                                              0 |                                                                                                                                                               0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                              0 |                                                                                                                                                               0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                              0 |                                                                                                                                                               0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                   | Safely Timed                                                                                                                                                    |
| Logic Levels              |                   0 |                                                                                                                                                                             33 |                                                                                                                                                              30 |
| Routes                    |                   1 |                                                                                                                                                                             33 |                                                                                                                                                              30 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT3 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT4 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                                                            | clk                                                                                                                                                             |
| End Point Clock           | clk                 | clk                                                                                                                                                                            | clk                                                                                                                                                             |
| DSP Block                 | None                | None                                                                                                                                                                           | None                                                                                                                                                            |
| BRAM                      | None                | None                                                                                                                                                                           | None                                                                                                                                                            |
| IO Crossings              |                   0 |                                                                                                                                                                              0 |                                                                                                                                                               3 |
| SLR Crossings             |                   0 |                                                                                                                                                                              0 |                                                                                                                                                               0 |
| PBlocks                   |                   0 |                                                                                                                                                                              0 |                                                                                                                                                               0 |
| High Fanout               |                   1 |                                                                                                                                                                             39 |                                                                                                                                                              15 |
| Dont Touch                |                   0 |                                                                                                                                                                              0 |                                                                                                                                                               0 |
| Mark Debug                |                   0 |                                                                                                                                                                              0 |                                                                                                                                                               0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                         | FDRE/C                                                                                                                                                          |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                         | FDRE/D                                                                                                                                                          |
| Start Point Pin           | sr_p.sr_15[52]/C    | muon_cand_3.pt[0]/C                                                                                                                                                            | sr_p.sr_1_8.pt_ret_125/C                                                                                                                                        |
| End Point Pin             | muon_cand_3.pt[0]/D | sr_p.sr_1_8.pt_ret_125/D                                                                                                                                                       | sr_p.sr_2_14.sector[0]/D                                                                                                                                        |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                  Path #5                                                                                  |                                                                               WorstPath from Dst                                                                               |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               12.500 |                                                                                                                                                                    12.500 |                                                                                                                                                                         12.500 |
| Path Delay                |                0.777 |                                                                                                                                                                    22.043 |                                                                                                                                                                         18.930 |
| Logic Delay               | 0.094(13%)           | 3.244(15%)                                                                                                                                                                | 4.149(22%)                                                                                                                                                                     |
| Net Delay                 | 0.683(87%)           | 18.799(85%)                                                                                                                                                               | 14.781(78%)                                                                                                                                                                    |
| Clock Skew                |               -0.198 |                                                                                                                                                                    -0.101 |                                                                                                                                                                         -0.147 |
| Slack                     |               11.516 |                                                                                                                                                                    -9.653 |                                                                                                                                                                         -6.585 |
| Timing Exception          |                      |                                                                                                                                                                           |                                                                                                                                                                                |
| Bounding Box Size         | 8% x 0%              | 12% x 4%                                                                                                                                                                  | 26% x 4%                                                                                                                                                                       |
| Clock Region Distance     | (1, 0)               | (0, 0)                                                                                                                                                                    | (0, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                    1 |                                                                                                                                                                       234 |                                                                                                                                                                            201 |
| Fixed Loc                 |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| Fixed Route               |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                              | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                    0 |                                                                                                                                                                        32 |                                                                                                                                                                             33 |
| Routes                    |                    1 |                                                                                                                                                                        32 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                       | clk                                                                                                                                                                            |
| End Point Clock           | clk                  | clk                                                                                                                                                                       | clk                                                                                                                                                                            |
| DSP Block                 | None                 | None                                                                                                                                                                      | None                                                                                                                                                                           |
| BRAM                      | None                 | None                                                                                                                                                                      | None                                                                                                                                                                           |
| IO Crossings              |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              3 |
| SLR Crossings             |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| PBlocks                   |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| High Fanout               |                    1 |                                                                                                                                                                        43 |                                                                                                                                                                             16 |
| Dont Touch                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| Mark Debug                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                    | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                    | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[420]/C    | muon_cand_26.pt[0]/C                                                                                                                                                      | sr_p.sr_1_9.roi_ret_900_1_1/C                                                                                                                                                  |
| End Point Pin             | muon_cand_26.pt[0]/D | sr_p.sr_1_9.roi_ret_900_1_1/D                                                                                                                                             | sr_p.sr_2_14.sector[0]/D                                                                                                                                                       |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                     Path #6                                                                                    |                                                                          WorstPath from Dst                                                                          |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |              12.500 |                                                                                                                                                                         12.500 |                                                                                                                                                               12.500 |
| Path Delay                |               0.572 |                                                                                                                                                                         22.067 |                                                                                                                                                               17.400 |
| Logic Delay               | 0.099(18%)          | 3.946(18%)                                                                                                                                                                     | 3.352(20%)                                                                                                                                                           |
| Net Delay                 | 0.473(82%)          | 18.121(82%)                                                                                                                                                                    | 14.048(80%)                                                                                                                                                          |
| Clock Skew                |              -0.106 |                                                                                                                                                                         -0.059 |                                                                                                                                                               -0.199 |
| Slack                     |              11.813 |                                                                                                                                                                         -9.634 |                                                                                                                                                               -5.107 |
| Timing Exception          |                     |                                                                                                                                                                                |                                                                                                                                                                      |
| Bounding Box Size         | 1% x 0%             | 14% x 4%                                                                                                                                                                       | 23% x 4%                                                                                                                                                             |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                         | (0, 1)                                                                                                                                                               |
| Cumulative Fanout         |                   1 |                                                                                                                                                                            233 |                                                                                                                                                                  186 |
| Fixed Loc                 |                   0 |                                                                                                                                                                              0 |                                                                                                                                                                    0 |
| Fixed Route               |                   0 |                                                                                                                                                                              0 |                                                                                                                                                                    0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                              0 |                                                                                                                                                                    0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                              0 |                                                                                                                                                                    0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                   | Safely Timed                                                                                                                                                         |
| Logic Levels              |                   0 |                                                                                                                                                                             33 |                                                                                                                                                                   31 |
| Routes                    |                   1 |                                                                                                                                                                             33 |                                                                                                                                                                   31 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT3 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT4 LUT5 LUT5 FDRE | FDRE LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                                                            | clk                                                                                                                                                                  |
| End Point Clock           | clk                 | clk                                                                                                                                                                            | clk                                                                                                                                                                  |
| DSP Block                 | None                | None                                                                                                                                                                           | None                                                                                                                                                                 |
| BRAM                      | None                | None                                                                                                                                                                           | None                                                                                                                                                                 |
| IO Crossings              |                   0 |                                                                                                                                                                              0 |                                                                                                                                                                    3 |
| SLR Crossings             |                   0 |                                                                                                                                                                              0 |                                                                                                                                                                    0 |
| PBlocks                   |                   0 |                                                                                                                                                                              0 |                                                                                                                                                                    0 |
| High Fanout               |                   1 |                                                                                                                                                                             39 |                                                                                                                                                                   15 |
| Dont Touch                |                   0 |                                                                                                                                                                              0 |                                                                                                                                                                    0 |
| Mark Debug                |                   0 |                                                                                                                                                                              0 |                                                                                                                                                                    0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                         | FDRE/C                                                                                                                                                               |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                         | FDRE/D                                                                                                                                                               |
| Start Point Pin           | sr_p.sr_15[52]/C    | muon_cand_3.pt[0]/C                                                                                                                                                            | sr_p.sr_1_15.roi_ret_20705/C                                                                                                                                         |
| End Point Pin             | muon_cand_3.pt[0]/D | sr_p.sr_1_15.roi_ret_20705/D                                                                                                                                                   | sr_p.sr_2_14.sector[0]/D                                                                                                                                             |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                     Path #7                                                                                    |                                                                               WorstPath from Dst                                                                               |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |              12.500 |                                                                                                                                                                         12.500 |                                                                                                                                                                         12.500 |
| Path Delay                |               0.572 |                                                                                                                                                                         22.059 |                                                                                                                                                                         18.179 |
| Logic Delay               | 0.099(18%)          | 3.945(18%)                                                                                                                                                                     | 4.205(24%)                                                                                                                                                                     |
| Net Delay                 | 0.473(82%)          | 18.114(82%)                                                                                                                                                                    | 13.974(76%)                                                                                                                                                                    |
| Clock Skew                |              -0.106 |                                                                                                                                                                         -0.059 |                                                                                                                                                                         -0.199 |
| Slack                     |              11.813 |                                                                                                                                                                         -9.626 |                                                                                                                                                                         -5.886 |
| Timing Exception          |                     |                                                                                                                                                                                |                                                                                                                                                                                |
| Bounding Box Size         | 1% x 0%             | 14% x 4%                                                                                                                                                                       | 23% x 4%                                                                                                                                                                       |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                         | (0, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                   1 |                                                                                                                                                                            233 |                                                                                                                                                                            186 |
| Fixed Loc                 |                   0 |                                                                                                                                                                              0 |                                                                                                                                                                              0 |
| Fixed Route               |                   0 |                                                                                                                                                                              0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                              0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                              0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                   | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                   0 |                                                                                                                                                                             33 |                                                                                                                                                                             33 |
| Routes                    |                   1 |                                                                                                                                                                             33 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT3 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT4 LUT5 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                                                            | clk                                                                                                                                                                            |
| End Point Clock           | clk                 | clk                                                                                                                                                                            | clk                                                                                                                                                                            |
| DSP Block                 | None                | None                                                                                                                                                                           | None                                                                                                                                                                           |
| BRAM                      | None                | None                                                                                                                                                                           | None                                                                                                                                                                           |
| IO Crossings              |                   0 |                                                                                                                                                                              0 |                                                                                                                                                                              0 |
| SLR Crossings             |                   0 |                                                                                                                                                                              0 |                                                                                                                                                                              0 |
| PBlocks                   |                   0 |                                                                                                                                                                              0 |                                                                                                                                                                              0 |
| High Fanout               |                   1 |                                                                                                                                                                             39 |                                                                                                                                                                             16 |
| Dont Touch                |                   0 |                                                                                                                                                                              0 |                                                                                                                                                                              0 |
| Mark Debug                |                   0 |                                                                                                                                                                              0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                         | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                         | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[52]/C    | muon_cand_3.pt[0]/C                                                                                                                                                            | sr_p.sr_1_15.roi_ret_27456/C                                                                                                                                                   |
| End Point Pin             | muon_cand_3.pt[0]/D | sr_p.sr_1_15.roi_ret_27456/D                                                                                                                                                   | sr_p.sr_2_14.sector[0]/D                                                                                                                                                       |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                  Path #8                                                                                  |                                                                               WorstPath from Dst                                                                               |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               12.500 |                                                                                                                                                                    12.500 |                                                                                                                                                                         12.500 |
| Path Delay                |                0.777 |                                                                                                                                                                    22.009 |                                                                                                                                                                         19.087 |
| Logic Delay               | 0.094(13%)           | 3.351(16%)                                                                                                                                                                | 4.140(22%)                                                                                                                                                                     |
| Net Delay                 | 0.683(87%)           | 18.658(84%)                                                                                                                                                               | 14.947(78%)                                                                                                                                                                    |
| Clock Skew                |               -0.198 |                                                                                                                                                                    -0.100 |                                                                                                                                                                         -0.157 |
| Slack                     |               11.516 |                                                                                                                                                                    -9.618 |                                                                                                                                                                         -6.752 |
| Timing Exception          |                      |                                                                                                                                                                           |                                                                                                                                                                                |
| Bounding Box Size         | 8% x 0%              | 12% x 4%                                                                                                                                                                  | 26% x 4%                                                                                                                                                                       |
| Clock Region Distance     | (1, 0)               | (0, 0)                                                                                                                                                                    | (0, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                    1 |                                                                                                                                                                       234 |                                                                                                                                                                            201 |
| Fixed Loc                 |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| Fixed Route               |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                              | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                    0 |                                                                                                                                                                        32 |                                                                                                                                                                             33 |
| Routes                    |                    1 |                                                                                                                                                                        32 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                       | clk                                                                                                                                                                            |
| End Point Clock           | clk                  | clk                                                                                                                                                                       | clk                                                                                                                                                                            |
| DSP Block                 | None                 | None                                                                                                                                                                      | None                                                                                                                                                                           |
| BRAM                      | None                 | None                                                                                                                                                                      | None                                                                                                                                                                           |
| IO Crossings              |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              3 |
| SLR Crossings             |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| PBlocks                   |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| High Fanout               |                    1 |                                                                                                                                                                        43 |                                                                                                                                                                             16 |
| Dont Touch                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| Mark Debug                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                    | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                    | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[420]/C    | muon_cand_26.pt[0]/C                                                                                                                                                      | sr_p.sr_1_15.roi_ret_18437_1/C                                                                                                                                                 |
| End Point Pin             | muon_cand_26.pt[0]/D | sr_p.sr_1_15.roi_ret_18437_1/D                                                                                                                                            | sr_p.sr_2_14.sector[0]/D                                                                                                                                                       |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                  Path #9                                                                                  |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               12.500 |                                                                                                                                                                    12.500 |                                                                                                                                                                              12.500 |
| Path Delay                |                0.777 |                                                                                                                                                                    22.003 |                                                                                                                                                                              19.135 |
| Logic Delay               | 0.094(13%)           | 3.352(16%)                                                                                                                                                                | 3.726(20%)                                                                                                                                                                          |
| Net Delay                 | 0.683(87%)           | 18.651(84%)                                                                                                                                                               | 15.409(80%)                                                                                                                                                                         |
| Clock Skew                |               -0.198 |                                                                                                                                                                    -0.088 |                                                                                                                                                                              -0.110 |
| Slack                     |               11.516 |                                                                                                                                                                    -9.599 |                                                                                                                                                                              -6.753 |
| Timing Exception          |                      |                                                                                                                                                                           |                                                                                                                                                                                     |
| Bounding Box Size         | 8% x 0%              | 12% x 4%                                                                                                                                                                  | 24% x 5%                                                                                                                                                                            |
| Clock Region Distance     | (1, 0)               | (0, 0)                                                                                                                                                                    | (1, 1)                                                                                                                                                                              |
| Cumulative Fanout         |                    1 |                                                                                                                                                                       234 |                                                                                                                                                                                 195 |
| Fixed Loc                 |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |
| Fixed Route               |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                              | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                    0 |                                                                                                                                                                        32 |                                                                                                                                                                                  34 |
| Routes                    |                    1 |                                                                                                                                                                        32 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                       | clk                                                                                                                                                                                 |
| End Point Clock           | clk                  | clk                                                                                                                                                                       | clk                                                                                                                                                                                 |
| DSP Block                 | None                 | None                                                                                                                                                                      | None                                                                                                                                                                                |
| BRAM                      | None                 | None                                                                                                                                                                      | None                                                                                                                                                                                |
| IO Crossings              |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                   3 |
| SLR Crossings             |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |
| PBlocks                   |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |
| High Fanout               |                    1 |                                                                                                                                                                        43 |                                                                                                                                                                                  16 |
| Dont Touch                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |
| Mark Debug                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                    | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                    | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[420]/C    | muon_cand_26.pt[0]/C                                                                                                                                                      | sr_p.sr_1_15.roi_ret_18437/C                                                                                                                                                        |
| End Point Pin             | muon_cand_26.pt[0]/D | sr_p.sr_1_15.roi_ret_18437/D                                                                                                                                              | sr_p.sr_2_14.roi[4]/D                                                                                                                                                               |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                  Path #10                                                                                 |                                                                               WorstPath from Dst                                                                               |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               12.500 |                                                                                                                                                                    12.500 |                                                                                                                                                                         12.500 |
| Path Delay                |                0.777 |                                                                                                                                                                    21.947 |                                                                                                                                                                         18.503 |
| Logic Delay               | 0.094(13%)           | 3.244(15%)                                                                                                                                                                | 4.124(23%)                                                                                                                                                                     |
| Net Delay                 | 0.683(87%)           | 18.703(85%)                                                                                                                                                               | 14.379(77%)                                                                                                                                                                    |
| Clock Skew                |               -0.198 |                                                                                                                                                                    -0.099 |                                                                                                                                                                         -0.148 |
| Slack                     |               11.516 |                                                                                                                                                                    -9.555 |                                                                                                                                                                         -6.159 |
| Timing Exception          |                      |                                                                                                                                                                           |                                                                                                                                                                                |
| Bounding Box Size         | 8% x 0%              | 12% x 4%                                                                                                                                                                  | 26% x 3%                                                                                                                                                                       |
| Clock Region Distance     | (1, 0)               | (0, 0)                                                                                                                                                                    | (0, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                    1 |                                                                                                                                                                       234 |                                                                                                                                                                            202 |
| Fixed Loc                 |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| Fixed Route               |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                              | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                    0 |                                                                                                                                                                        32 |                                                                                                                                                                             33 |
| Routes                    |                    1 |                                                                                                                                                                        32 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                       | clk                                                                                                                                                                            |
| End Point Clock           | clk                  | clk                                                                                                                                                                       | clk                                                                                                                                                                            |
| DSP Block                 | None                 | None                                                                                                                                                                      | None                                                                                                                                                                           |
| BRAM                      | None                 | None                                                                                                                                                                      | None                                                                                                                                                                           |
| IO Crossings              |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              3 |
| SLR Crossings             |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| PBlocks                   |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| High Fanout               |                    1 |                                                                                                                                                                        43 |                                                                                                                                                                             16 |
| Dont Touch                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| Mark Debug                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                    | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                    | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[420]/C    | muon_cand_26.pt[0]/C                                                                                                                                                      | sr_p.sr_1_9.roi_ret_900_1/C                                                                                                                                                    |
| End Point Pin             | muon_cand_26.pt[0]/D | sr_p.sr_1_9.roi_ret_900_1/D                                                                                                                                               | sr_p.sr_2_14.sector[0]/D                                                                                                                                                       |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+-----+-----+-----+-----+-----+-----+----+----+----+----+----+
| End Point Clock | Requirement | 26 | 27 |  28 |  29 |  30 |  31 |  32 |  33 | 34 | 35 | 36 | 37 | 38 |
+-----------------+-------------+----+----+-----+-----+-----+-----+-----+-----+----+----+----+----+----+
| clk             | 12.500ns    |  5 |  8 | 113 | 202 | 144 | 121 | 153 | 104 | 88 | 48 |  8 |  3 |  3 |
+-----------------+-------------+----+----+-----+-----+-----+-----+-----+-----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                      Module                     | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                         wrapper | 0.72 |           3.45 |           37583 | 0(0.0%) | 381(1.8%) | 1166(5.4%) | 2306(10.7%) | 5768(26.9%) | 11857(55.2%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D002-freq80retfan16_rev_1 | 0.97 |           4.35 |           24599 | 0(0.0%) | 380(1.8%) | 1164(5.4%) | 2218(10.4%) | 5768(27.0%) | 11854(55.4%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                             shift_reg_tap_512_4 | 0.00 |           1.00 |            7680 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                             shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       108% | (CLEL_R_X45Y469,CLEM_X49Y476) | muon_sorter_1(99%)              |            0% |       5.26172 | 98%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                5 |       106% | (CLEL_R_X46Y449,CLEM_X61Y480) | muon_sorter_1(79%),wrapper(20%) |            0% |       4.44031 | 81%          | 0%         |  19% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     |                5 |       124% | (CLEM_X41Y488,NULL_X349Y538)  | muon_sorter_1(94%)              |            0% |       4.91767 | 93%          | 0%         |   6% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      |                4 |       144% | (CLEM_X41Y486,CLEM_X49Y501)   | muon_sorter_1(99%)              |            0% |       5.07708 | 96%          | 0%         |  12% |   0% | NA   | 0%   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                6 |           1.208% | (CLEL_R_X32Y471,CLEM_X63Y534) | muon_sorter_1(76%),wrapper(23%) |            0% |       3.29986 | 62%          | 0%         |  14% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Global |                4 |           0.195% | (CLEM_X40Y462,CLEL_R_X55Y477) | muon_sorter_1(93%),wrapper(6%)  |            0% |       4.92911 | 92%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                6 |           1.151% | (CLEL_R_X32Y471,CLEM_X63Y534) | muon_sorter_1(76%),wrapper(23%) |            0% |       3.29986 | 62%          | 0%         |  14% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.664% | (CLEM_X34Y486,CLEM_X65Y517)   | muon_sorter_1(91%),wrapper(8%)  |            0% |       3.43734 | 64%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                4 |           0.528% | (CLEM_X37Y477,CLEM_X60Y516)   | muon_sorter_1(93%),wrapper(6%)  |            0% |       4.13281 | 77%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Long   |                1 |           0.003% | (CLEM_X57Y464,CLEM_X58Y464)   | muon_sorter_1(100%)             |            0% |       5.16667 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                5 |           0.667% | (CLEM_X35Y461,CLEM_X58Y484)   | muon_sorter_1(91%),wrapper(8%)  |            0% |       3.94778 | 73%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                5 |           0.300% | (CLEM_X39Y479,CLEM_X54Y510)   | muon_sorter_1(96%)              |            0% |       4.37936 | 83%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Short  |                6 |           1.460% | (CLEL_R_X32Y449,CLEM_X63Y544) | muon_sorter_1(73%),wrapper(26%) |            0% |       2.89809 | 54%          | 0%         |  15% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.647% | (CLEM_X33Y464,CLEM_X64Y495)   | muon_sorter_1(94%)              |            0% |       3.67414 | 68%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                6 |           1.468% | (CLEL_R_X32Y448,CLEM_X63Y543) | muon_sorter_1(73%),wrapper(26%) |            0% |       2.91366 | 54%          | 0%         |  15% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                6 |           1.172% | (CLEL_R_X32Y448,CLEM_X63Y527) | muon_sorter_1(80%),wrapper(19%) |            0% |       3.28785 | 61%          | 0%         |  13% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+--------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |           Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+--------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                4 |         0% | (CLEL_R_X36Y499,CLEM_X51Y514) | muon_sorter_1(91%),wrapper(8%) |            0% |       4.15565 | 79%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     |                4 |         0% | (CLEL_R_X36Y498,CLEM_X51Y513) | muon_sorter_1(91%),wrapper(8%) |            0% |       4.18329 | 80%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     |                4 |         0% | (CLEL_R_X36Y497,CLEM_X51Y512) | muon_sorter_1(92%),wrapper(7%) |            0% |       4.20913 | 80%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     |                4 |         0% | (CLEL_R_X36Y496,CLEM_X51Y511) | muon_sorter_1(92%),wrapper(7%) |            0% |       4.23227 | 81%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     |                4 |         0% | (CLEL_R_X36Y495,CLEM_X51Y510) | muon_sorter_1(92%),wrapper(7%) |            0% |       4.27133 | 81%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      |                4 |         0% | (CLEL_R_X36Y468,CLEM_X51Y483) | muon_sorter_1(97%)             |            0% |        4.4997 | 84%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      |                4 |         0% | (CLEL_R_X36Y467,CLEM_X51Y482) | muon_sorter_1(97%)             |            0% |        4.6241 | 86%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      |                4 |         0% | (CLEL_R_X36Y466,CLEM_X51Y481) | muon_sorter_1(97%)             |            0% |       4.71484 | 88%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      |                4 |         0% | (CLEL_R_X36Y465,CLEM_X51Y480) | muon_sorter_1(97%)             |            0% |       4.80799 | 90%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      |                4 |         0% | (CLEL_R_X36Y464,CLEM_X51Y479) | muon_sorter_1(97%)             |            0% |       4.88311 | 92%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     |                0 |        86% | (CLEM_X48Y483,CLEM_X48Y483)   |                                |            0% |             0 | 0%           | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        87% | (CLEM_X44Y482,CLEM_X44Y482)   | muon_sorter_1(100%)            |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        88% | (CLEM_X40Y471,CLEM_X40Y471)   | muon_sorter_1(100%)            |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        85% | (CLEM_X45Y470,CLEM_X45Y470)   | muon_sorter_1(100%)            |            0% |           5.5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        89% | (CLEM_X46Y468,CLEM_X46Y468)   | muon_sorter_1(100%)            |            0% |         5.125 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                4 |         0% | (CLEM_X41Y487,CLEM_X56Y502)   | muon_sorter_1(98%)             |            0% |       5.11749 | 96%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      |                4 |         0% | (CLEM_X41Y486,CLEM_X56Y501)   | muon_sorter_1(99%)             |            0% |       5.11779 | 96%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      |                4 |         0% | (CLEM_X41Y485,CLEM_X56Y500)   | muon_sorter_1(99%)             |            0% |       4.94952 | 93%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      |                4 |         0% | (CLEM_X42Y484,CLEM_X57Y499)   | muon_sorter_1(98%)             |            0% |       4.62781 | 87%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      |                4 |         0% | (CLEM_X42Y483,CLEM_X57Y498)   | muon_sorter_1(97%)             |            0% |       4.37219 | 82%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+--------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |      Cell Names     | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
| CLEL_R_X44Y494 | 298             | 420          | 64%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X47Y498 | 309             | 416          | 63%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X47Y497 | 309             | 417          | 63%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X44Y490 | 298             | 424          | 63%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X44Y490   | 296             | 424          | 62%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X44Y493   | 296             | 421          | 62%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X44Y493 | 298             | 421          | 62%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X42Y492   | 287             | 422          | 62%                  | muon_sorter_1(94%)  | Y                   |
| CLEM_X44Y494   | 296             | 420          | 62%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X44Y491   | 296             | 423          | 62%                  | muon_sorter_1(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |      Cell Names     | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
| CLEL_R_X43Y493 | 293             | 421          | 86%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X47Y497 | 309             | 417          | 86%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X44Y494 | 298             | 420          | 86%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X42Y493   | 287             | 421          | 85%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X44Y494   | 296             | 420          | 85%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X45Y494   | 299             | 420          | 84%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X44Y493 | 298             | 421          | 84%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X47Y494   | 307             | 420          | 84%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X47Y497   | 307             | 417          | 84%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X44Y493   | 296             | 421          | 84%                  | muon_sorter_1(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+


