Experimental data, statistics and plots for paper: 
  A. Goel, and K. Sakallah, “Empirical Evaluation of IC3-Based Model Checking Techniques on Verilog RTL Designs” in DATE, 2019.
