MIG: 11:23:33 : ################# RUNNING MIG BATCH ###################
MIG: 11:23:33 : MIG::Writing IN file for 'mysys_mig_7series_0_0'...compDirPath: C:/Xilinx/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0
MIG: 11:23:33 : synp_flow:  -- synthesis_mode: Other
MIG: 11:23:33 : outputDirectory: d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/_tmp/
MIG: 11:23:33 : vivado_mode: xpg_bd
MIG: 11:23:33 : isPortInterface: 0
MIG: 11:23:33 : isPortInterface: 0
MIG: 11:23:33 : isPortInterface: 0
MIG: 11:23:33 : isPortInterface: 0
MIG: 11:23:33 : isPortInterface: 0
MIG: 11:23:33 : isPortInterface: 0
MIG: 11:23:33 : isPortInterface: 0
MIG: 11:23:33 : isPortInterface: 0
MIG: 11:23:33 : isPortInterface: 0
MIG: 11:23:33 : isPortInterface: 0
MIG: 11:23:33 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 1
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : isPortInterface: 0
MIG: 11:23:34 : HDL Language: Verilog
MIG: 11:23:34 : compInfo: false
MIG: 11:23:34 : Vivado Options xc7a100t csg324 -1
MIG: 11:23:34 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:23:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:23:34 : xilinx_path: C:/Xilinx/Vivado/2017.1/ids_lite/ISE
MIG: 11:23:34 : Without MYMIG
MIG: 11:23:34 : mig_exec path: C:/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:23:34 : mig_exec path: C:/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:23:34 : mig_bin: C:/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:23:34 : C:/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -- d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_upgrade.out -- d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_upgrade.in
MIG: 11:23:34 : Running C:/Xilinx/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_upgrade.in -cg_exc_out d:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/xil_upgrade.out ... 
MIG: 11:23:50 : After isLin
MIG: 11:23:50 : result: 0
