{
	"title" : "TimeQuest Timing Analyzer||Clocks",
	"data" : {
		"data" : [
			{
				"0" : "HPS_DDR3_CK_N",
				"1" : "Generated",
				"2" : "2.500",
				"3" : "400.0 MHz",
				"4" : "1.250",
				"5" : "2.500",
				"6" : "",
				"7" : "1",
				"8" : "1",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "true",
				"14" : "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk",
				"15" : "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk",
				"16" : "{ HPS_DDR3_CK_N }"
			},
			{
				"0" : "HPS_DDR3_CK_P",
				"1" : "Generated",
				"2" : "2.500",
				"3" : "400.0 MHz",
				"4" : "0.000",
				"5" : "1.250",
				"6" : "",
				"7" : "1",
				"8" : "1",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "false",
				"14" : "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk",
				"15" : "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk",
				"16" : "{ HPS_DDR3_CK_P }"
			},
			{
				"0" : "HPS_DDR3_DQS_N[0]_OUT",
				"1" : "Generated",
				"2" : "2.500",
				"3" : "400.0 MHz",
				"4" : "0.000",
				"5" : "1.250",
				"6" : "",
				"7" : "1",
				"8" : "1",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "false",
				"14" : "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk",
				"15" : "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk",
				"16" : "{ HPS_DDR3_DQS_N[0] }"
			},
			{
				"0" : "HPS_DDR3_DQS_N[1]_OUT",
				"1" : "Generated",
				"2" : "2.500",
				"3" : "400.0 MHz",
				"4" : "0.000",
				"5" : "1.250",
				"6" : "",
				"7" : "1",
				"8" : "1",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "false",
				"14" : "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk",
				"15" : "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk",
				"16" : "{ HPS_DDR3_DQS_N[1] }"
			},
			{
				"0" : "HPS_DDR3_DQS_N[2]_OUT",
				"1" : "Generated",
				"2" : "2.500",
				"3" : "400.0 MHz",
				"4" : "0.000",
				"5" : "1.250",
				"6" : "",
				"7" : "1",
				"8" : "1",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "false",
				"14" : "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk",
				"15" : "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk",
				"16" : "{ HPS_DDR3_DQS_N[2] }"
			},
			{
				"0" : "HPS_DDR3_DQS_N[3]_OUT",
				"1" : "Generated",
				"2" : "2.500",
				"3" : "400.0 MHz",
				"4" : "0.000",
				"5" : "1.250",
				"6" : "",
				"7" : "1",
				"8" : "1",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "false",
				"14" : "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk",
				"15" : "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk",
				"16" : "{ HPS_DDR3_DQS_N[3] }"
			},
			{
				"0" : "HPS_DDR3_DQS_P[0]_IN",
				"1" : "Base",
				"2" : "2.500",
				"3" : "400.0 MHz",
				"4" : "0.000",
				"5" : "1.250",
				"6" : "",
				"7" : "",
				"8" : "",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "",
				"14" : "",
				"15" : "",
				"16" : "{ HPS_DDR3_DQS_P[0] }"
			},
			{
				"0" : "HPS_DDR3_DQS_P[0]_OUT",
				"1" : "Generated",
				"2" : "2.500",
				"3" : "400.0 MHz",
				"4" : "0.000",
				"5" : "1.250",
				"6" : "",
				"7" : "1",
				"8" : "1",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "false",
				"14" : "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk",
				"15" : "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk",
				"16" : "{ HPS_DDR3_DQS_P[0] }"
			},
			{
				"0" : "HPS_DDR3_DQS_P[1]_IN",
				"1" : "Base",
				"2" : "2.500",
				"3" : "400.0 MHz",
				"4" : "0.000",
				"5" : "1.250",
				"6" : "",
				"7" : "",
				"8" : "",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "",
				"14" : "",
				"15" : "",
				"16" : "{ HPS_DDR3_DQS_P[1] }"
			},
			{
				"0" : "HPS_DDR3_DQS_P[1]_OUT",
				"1" : "Generated",
				"2" : "2.500",
				"3" : "400.0 MHz",
				"4" : "0.000",
				"5" : "1.250",
				"6" : "",
				"7" : "1",
				"8" : "1",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "false",
				"14" : "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk",
				"15" : "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk",
				"16" : "{ HPS_DDR3_DQS_P[1] }"
			},
			{
				"0" : "HPS_DDR3_DQS_P[2]_IN",
				"1" : "Base",
				"2" : "2.500",
				"3" : "400.0 MHz",
				"4" : "0.000",
				"5" : "1.250",
				"6" : "",
				"7" : "",
				"8" : "",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "",
				"14" : "",
				"15" : "",
				"16" : "{ HPS_DDR3_DQS_P[2] }"
			},
			{
				"0" : "HPS_DDR3_DQS_P[2]_OUT",
				"1" : "Generated",
				"2" : "2.500",
				"3" : "400.0 MHz",
				"4" : "0.000",
				"5" : "1.250",
				"6" : "",
				"7" : "1",
				"8" : "1",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "false",
				"14" : "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk",
				"15" : "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk",
				"16" : "{ HPS_DDR3_DQS_P[2] }"
			},
			{
				"0" : "HPS_DDR3_DQS_P[3]_IN",
				"1" : "Base",
				"2" : "2.500",
				"3" : "400.0 MHz",
				"4" : "0.000",
				"5" : "1.250",
				"6" : "",
				"7" : "",
				"8" : "",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "",
				"14" : "",
				"15" : "",
				"16" : "{ HPS_DDR3_DQS_P[3] }"
			},
			{
				"0" : "HPS_DDR3_DQS_P[3]_OUT",
				"1" : "Generated",
				"2" : "2.500",
				"3" : "400.0 MHz",
				"4" : "0.000",
				"5" : "1.250",
				"6" : "",
				"7" : "1",
				"8" : "1",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "false",
				"14" : "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk",
				"15" : "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk",
				"16" : "{ HPS_DDR3_DQS_P[3] }"
			},
			{
				"0" : "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk",
				"1" : "Base",
				"2" : "2.500",
				"3" : "400.0 MHz",
				"4" : "0.000",
				"5" : "1.250",
				"6" : "",
				"7" : "",
				"8" : "",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "",
				"14" : "",
				"15" : "",
				"16" : "{ testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk }"
			},
			{
				"0" : "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk",
				"1" : "Base",
				"2" : "2.500",
				"3" : "400.0 MHz",
				"4" : "1.875",
				"5" : "3.125",
				"6" : "",
				"7" : "",
				"8" : "",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "",
				"14" : "",
				"15" : "",
				"16" : "{ testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk }"
			},
			{
				"0" : "u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock",
				"1" : "Generated",
				"2" : "2.500",
				"3" : "400.0 MHz",
				"4" : "0.000",
				"5" : "1.250",
				"6" : "",
				"7" : "1",
				"8" : "1",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "false",
				"14" : "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk",
				"15" : "testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk",
				"16" : "{ testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_ctrl~DQSENABLEOUT_DFF testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_ctrl~DQSENABLEOUT_DFF testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_ctrl~DQSENABLEOUT_DFF testeHps:u0|testeHps_hps_0:hps_0|testeHps_hps_0_hps_io:hps_io|testeHps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_ctrl~DQSENABLEOUT_DFF }"
			}
		]
	}
}