<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4032" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4032{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4032{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4032{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_4032{left:121px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#t5_4032{left:121px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t6_4032{left:95px;bottom:1046px;}
#t7_4032{left:121px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_4032{left:121px;bottom:1030px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t9_4032{left:121px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#ta_4032{left:121px;bottom:986px;}
#tb_4032{left:147px;bottom:988px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tc_4032{left:121px;bottom:962px;}
#td_4032{left:147px;bottom:964px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#te_4032{left:147px;bottom:947px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_4032{left:95px;bottom:923px;}
#tg_4032{left:121px;bottom:923px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#th_4032{left:121px;bottom:906px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_4032{left:121px;bottom:889px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tj_4032{left:69px;bottom:863px;}
#tk_4032{left:95px;bottom:866px;letter-spacing:-0.15px;word-spacing:-1.03px;}
#tl_4032{left:260px;bottom:866px;letter-spacing:-0.2px;word-spacing:-0.93px;}
#tm_4032{left:353px;bottom:866px;letter-spacing:-0.13px;word-spacing:-1px;}
#tn_4032{left:789px;bottom:866px;letter-spacing:-0.13px;word-spacing:-0.96px;}
#to_4032{left:95px;bottom:849px;letter-spacing:-0.13px;word-spacing:-0.38px;}
#tp_4032{left:95px;bottom:825px;}
#tq_4032{left:121px;bottom:825px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tr_4032{left:121px;bottom:808px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#ts_4032{left:364px;bottom:808px;letter-spacing:-0.13px;word-spacing:-1.11px;}
#tt_4032{left:121px;bottom:791px;letter-spacing:-0.14px;word-spacing:-0.26px;}
#tu_4032{left:95px;bottom:767px;}
#tv_4032{left:121px;bottom:767px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#tw_4032{left:121px;bottom:750px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tx_4032{left:121px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_4032{left:121px;bottom:716px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#tz_4032{left:571px;bottom:716px;letter-spacing:-0.13px;word-spacing:-0.97px;}
#t10_4032{left:121px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t11_4032{left:293px;bottom:666px;letter-spacing:0.11px;word-spacing:0.03px;}
#t12_4032{left:379px;bottom:666px;letter-spacing:0.12px;}
#t13_4032{left:80px;bottom:634px;letter-spacing:-0.12px;word-spacing:0.1px;}
#t14_4032{left:193px;bottom:634px;letter-spacing:-0.13px;}
#t15_4032{left:80px;bottom:605px;}
#t16_4032{left:193px;bottom:605px;letter-spacing:-0.11px;}
#t17_4032{left:537px;bottom:612px;}
#t18_4032{left:80px;bottom:576px;}
#t19_4032{left:193px;bottom:576px;letter-spacing:-0.11px;}
#t1a_4032{left:541px;bottom:583px;}
#t1b_4032{left:80px;bottom:547px;}
#t1c_4032{left:193px;bottom:547px;letter-spacing:-0.11px;}
#t1d_4032{left:80px;bottom:518px;}
#t1e_4032{left:193px;bottom:518px;letter-spacing:-0.11px;word-spacing:-0.08px;}
#t1f_4032{left:193px;bottom:501px;letter-spacing:-0.11px;}
#t1g_4032{left:739px;bottom:508px;}
#t1h_4032{left:80px;bottom:472px;}
#t1i_4032{left:193px;bottom:472px;letter-spacing:-0.11px;word-spacing:-0.08px;}
#t1j_4032{left:193px;bottom:455px;letter-spacing:-0.11px;}
#t1k_4032{left:80px;bottom:426px;}
#t1l_4032{left:193px;bottom:426px;letter-spacing:-0.11px;word-spacing:-0.08px;}
#t1m_4032{left:193px;bottom:409px;letter-spacing:-0.11px;}
#t1n_4032{left:193px;bottom:388px;letter-spacing:-0.11px;word-spacing:-0.62px;}
#t1o_4032{left:193px;bottom:371px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1p_4032{left:193px;bottom:354px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1q_4032{left:80px;bottom:325px;}
#t1r_4032{left:193px;bottom:325px;letter-spacing:-0.11px;word-spacing:-0.49px;}
#t1s_4032{left:193px;bottom:309px;letter-spacing:-0.11px;}
#t1t_4032{left:193px;bottom:292px;letter-spacing:-0.11px;word-spacing:-0.55px;}
#t1u_4032{left:193px;bottom:275px;letter-spacing:-0.11px;}
#t1v_4032{left:80px;bottom:246px;}
#t1w_4032{left:193px;bottom:246px;letter-spacing:-0.1px;}
#t1x_4032{left:193px;bottom:224px;letter-spacing:-0.11px;}
#t1y_4032{left:193px;bottom:208px;letter-spacing:-0.12px;word-spacing:-0.54px;}
#t1z_4032{left:193px;bottom:191px;letter-spacing:-0.11px;}

.s1_4032{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4032{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4032{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4032{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_4032{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4032{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_4032{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4032{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_4032{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_4032{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4032" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4032Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4032" style="-webkit-user-select: none;"><object width="935" height="1210" data="4032/4032.svg" type="image/svg+xml" id="pdf4032" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4032" class="t s1_4032">28-10 </span><span id="t2_4032" class="t s1_4032">Vol. 3C </span>
<span id="t3_4032" class="t s2_4032">VM EXITS </span>
<span id="t4_4032" class="t s3_4032">reports “NMI unblocking due to IRET” (see Section 28.2.3). Bit 16 is set if the VM exit occurs during TAPT </span>
<span id="t5_4032" class="t s3_4032">EPT-friendly PEBS, or user-interrupt delivery. All other bits of the exit qualification are undefined. </span>
<span id="t6_4032" class="t s3_4032">— </span><span id="t7_4032" class="t s3_4032">If the “PASID translation” VM-execution control, PASID translation is performed for executions of the </span>
<span id="t8_4032" class="t s3_4032">ENQCMD and ENQCMDS instructions (see Section 26.5.8). PASID translation may fail, resulting in a </span>
<span id="t9_4032" class="t s3_4032">VM exit. Such a VM exit saves an exit qualification specified in the following items: </span>
<span id="ta_4032" class="t s4_4032">• </span><span id="tb_4032" class="t s3_4032">For ENQCMD, the exit qualification is IA32_PASID[19:0]. </span>
<span id="tc_4032" class="t s4_4032">• </span><span id="td_4032" class="t s3_4032">For ENQCMDS, the exit qualification contains the low 32 bits of the instruction’s source operand (which </span>
<span id="te_4032" class="t s3_4032">had been read from memory prior to PASID translation). </span>
<span id="tf_4032" class="t s3_4032">— </span><span id="tg_4032" class="t s3_4032">For a VM exit due to an instruction timeout (Section 26.2), bit 0 indicates (if set) that the context of the </span>
<span id="th_4032" class="t s3_4032">virtual machine is invalid and that the VM should not be resumed. Bit 12 of the exit qualification reports </span>
<span id="ti_4032" class="t s3_4032">“NMI unblocking due to IRET” (see Section 28.2.3). All other bits of the exit qualification are undefined. </span>
<span id="tj_4032" class="t s5_4032">• </span><span id="tk_4032" class="t s6_4032">Guest linear address. </span><span id="tl_4032" class="t s3_4032">For some VM </span><span id="tm_4032" class="t s3_4032">exits, this field receives a linear address that pertains to the VM </span><span id="tn_4032" class="t s3_4032">exit. The </span>
<span id="to_4032" class="t s3_4032">field is set for different VM exits as follows: </span>
<span id="tp_4032" class="t s3_4032">— </span><span id="tq_4032" class="t s3_4032">VM exits due to attempts to execute LMSW with a memory operand. In these cases, this field receives the </span>
<span id="tr_4032" class="t s3_4032">linear address of that operand. Bits </span><span id="ts_4032" class="t s3_4032">63:32 are cleared if the logical processor was not in 64-bit mode before </span>
<span id="tt_4032" class="t s3_4032">the VM exit. </span>
<span id="tu_4032" class="t s3_4032">— </span><span id="tv_4032" class="t s3_4032">VM exits due to attempts to execute INS or OUTS for which the relevant segment is usable (if the relevant </span>
<span id="tw_4032" class="t s3_4032">segment is not usable, the value is undefined). (ES is always the relevant segment for INS; for OUTS, the </span>
<span id="tx_4032" class="t s3_4032">relevant segment is DS unless overridden by an instruction prefix.) The linear address is the base address </span>
<span id="ty_4032" class="t s3_4032">of relevant segment plus (E)DI (for INS) or (E)SI (for OUTS). Bits </span><span id="tz_4032" class="t s3_4032">63:32 are cleared if the logical processor </span>
<span id="t10_4032" class="t s3_4032">was not in 64-bit mode before the VM exit. </span>
<span id="t11_4032" class="t s7_4032">Table 28-7. </span><span id="t12_4032" class="t s7_4032">Exit Qualification for EPT Violations </span>
<span id="t13_4032" class="t s8_4032">Bit Position(s) </span><span id="t14_4032" class="t s8_4032">Contents </span>
<span id="t15_4032" class="t s9_4032">0 </span><span id="t16_4032" class="t s9_4032">Set if the access causing the EPT violation was a data read. </span>
<span id="t17_4032" class="t sa_4032">1 </span>
<span id="t18_4032" class="t s9_4032">1 </span><span id="t19_4032" class="t s9_4032">Set if the access causing the EPT violation was a data write. </span>
<span id="t1a_4032" class="t sa_4032">1 </span>
<span id="t1b_4032" class="t s9_4032">2 </span><span id="t1c_4032" class="t s9_4032">Set if the access causing the EPT violation was an instruction fetch. </span>
<span id="t1d_4032" class="t s9_4032">3 </span><span id="t1e_4032" class="t s9_4032">The logical-AND of bit 0 in the EPT paging-structure entries used to translate the guest-physical address of the </span>
<span id="t1f_4032" class="t s9_4032">access causing the EPT violation (indicates whether the guest-physical address was readable). </span>
<span id="t1g_4032" class="t sa_4032">2 </span>
<span id="t1h_4032" class="t s9_4032">4 </span><span id="t1i_4032" class="t s9_4032">The logical-AND of bit 1 in the EPT paging-structure entries used to translate the guest-physical address of the </span>
<span id="t1j_4032" class="t s9_4032">access causing the EPT violation (indicates whether the guest-physical address was writeable). </span>
<span id="t1k_4032" class="t s9_4032">5 </span><span id="t1l_4032" class="t s9_4032">The logical-AND of bit 2 in the EPT paging-structure entries used to translate the guest-physical address of the </span>
<span id="t1m_4032" class="t s9_4032">access causing the EPT violation. </span>
<span id="t1n_4032" class="t s9_4032">If the “mode-based execute control for EPT” VM-execution control is 0, this indicates whether the guest-physical </span>
<span id="t1o_4032" class="t s9_4032">address was executable. If that control is 1, this indicates whether the guest-physical address was executable </span>
<span id="t1p_4032" class="t s9_4032">for supervisor-mode linear addresses. </span>
<span id="t1q_4032" class="t s9_4032">6 </span><span id="t1r_4032" class="t s9_4032">If the “mode-based execute control” VM-execution control is 0, the value of this bit is undefined. If that control is </span>
<span id="t1s_4032" class="t s9_4032">1, this bit is the logical-AND of bit 10 in the EPT paging-structure entries used to translate the guest-physical </span>
<span id="t1t_4032" class="t s9_4032">address of the access causing the EPT violation. In this case, it indicates whether the guest-physical address was </span>
<span id="t1u_4032" class="t s9_4032">executable for user-mode linear addresses. </span>
<span id="t1v_4032" class="t s9_4032">7 </span><span id="t1w_4032" class="t s9_4032">Set if the guest linear-address field is valid. </span>
<span id="t1x_4032" class="t s9_4032">The guest linear-address field is valid for all EPT violations except those resulting from an attempt to load the </span>
<span id="t1y_4032" class="t s9_4032">guest PDPTEs as part of the execution of the MOV CR instruction and those due to trace-address pre-translation </span>
<span id="t1z_4032" class="t s9_4032">(TAPT; Section 26.5.4). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
