{
  "name": "core_arch::x86_64::avx512fp16::_mm_cvt_roundsh_i64",
  "safe": false,
  "callees": {
    "core_arch::x86_64::avx512fp16::vcvtsh2si64": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128h": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86_64::avx512fp16::_mm_cvt_roundsh_i64"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86_64/avx512fp16.rs:110:1: 115:2",
  "src": "pub fn _mm_cvt_roundsh_i64<const ROUNDING: i32>(a: __m128h) -> i64 {\n    unsafe {\n        static_assert_rounding!(ROUNDING);\n        vcvtsh2si64(a, ROUNDING)\n    }\n}",
  "mir": "fn core_arch::x86_64::avx512fp16::_mm_cvt_roundsh_i64(_1: core_arch::x86::__m128h) -> i64 {\n    let mut _0: i64;\n    debug a => _1;\n    bb0: {\n        _0 = core_arch::x86_64::avx512fp16::vcvtsh2si64(_1, ROUNDING) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        return;\n    }\n}\n",
  "doc": " Convert the lower half-precision (16-bit) floating-point element in a to a 64-bit integer, and store\n the result in dst.\n\n Rounding is done according to the rounding parameter, which can be one of:\n\n * [`_MM_FROUND_TO_NEAREST_INT`] | [`_MM_FROUND_NO_EXC`] : round to nearest and suppress exceptions\n * [`_MM_FROUND_TO_NEG_INF`] | [`_MM_FROUND_NO_EXC`] : round down and suppress exceptions\n * [`_MM_FROUND_TO_POS_INF`] | [`_MM_FROUND_NO_EXC`] : round up and suppress exceptions\n * [`_MM_FROUND_TO_ZERO`] | [`_MM_FROUND_NO_EXC`] : truncate and suppress exceptions\n * [`_MM_FROUND_CUR_DIRECTION`] : use `MXCSR.RC` - see [`_MM_SET_ROUNDING_MODE`]\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_roundsh_i64)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}