### Logic Synthesis
 - [ABC](https://github.com/berkeley-abc/abc) (Berkeley)
   - *A sequential logic synthesis and formal verification tool.*
 - [LLDHL](https://github.com/errordeveloper/llhdl)
   - *A logic synthesis and manipulation infrastructure for FPGAs.*
 - [Yosys](https://github.com/YosysHQ/yosys) (Clifford Wolf)
   - *A framework for Verilog RTL synthesis,* used by qflow and OpenROAD