// Copyright 2022 The Embedded Go Authors. All rights reserved.
// Use of this source code is governed by a BSD-style
// license that can be found in the LICENSE file.

package iomux

import (
	"embedded/mmio"
	"unsafe"

	"github.com/embeddedgo/imxrt/p/mmap"
)

type Daisy_ struct {
	ANATOP_USB_OTG1_ID          mmio.R32[uint32]
	ANATOP_USB_OTG2_ID          mmio.R32[uint32]
	CCM_PMIC_READY              mmio.R32[uint32]
	CSI_DATA02                  mmio.R32[uint32]
	CSI_DATA03                  mmio.R32[uint32]
	CSI_DATA04                  mmio.R32[uint32]
	CSI_DATA05                  mmio.R32[uint32]
	CSI_DATA06                  mmio.R32[uint32]
	CSI_DATA07                  mmio.R32[uint32]
	CSI_DATA08                  mmio.R32[uint32]
	CSI_DATA09                  mmio.R32[uint32]
	CSI_HSYNC                   mmio.R32[uint32]
	CSI_PIXCLK                  mmio.R32[uint32]
	CSI_VSYNC                   mmio.R32[uint32]
	ENET_IPG_CLK_RMII           mmio.R32[uint32]
	ENET_MDIO                   mmio.R32[uint32]
	ENET0_RXDATA                mmio.R32[uint32]
	ENET1_RXDATA                mmio.R32[uint32]
	ENET_RXEN                   mmio.R32[uint32]
	ENET_RXERR                  mmio.R32[uint32]
	ENET0_TIMER                 mmio.R32[uint32]
	ENET_TXCLK                  mmio.R32[uint32]
	FLEXCAN1_RX                 mmio.R32[uint32]
	FLEXCAN2_RX                 mmio.R32[uint32]
	FLEXPWM1_PWMA3              mmio.R32[uint32]
	FLEXPWM1_PWMA0              mmio.R32[uint32]
	FLEXPWM1_PWMA1              mmio.R32[uint32]
	FLEXPWM1_PWMA2              mmio.R32[uint32]
	FLEXPWM1_PWMB3              mmio.R32[uint32]
	FLEXPWM1_PWMB0              mmio.R32[uint32]
	FLEXPWM1_PWMB1              mmio.R32[uint32]
	FLEXPWM1_PWMB2              mmio.R32[uint32]
	FLEXPWM2_PWMA3              mmio.R32[uint32]
	FLEXPWM2_PWMA0              mmio.R32[uint32]
	FLEXPWM2_PWMA1              mmio.R32[uint32]
	FLEXPWM2_PWMA2              mmio.R32[uint32]
	FLEXPWM2_PWMB3              mmio.R32[uint32]
	FLEXPWM2_PWMB0              mmio.R32[uint32]
	FLEXPWM2_PWMB1              mmio.R32[uint32]
	FLEXPWM2_PWMB2              mmio.R32[uint32]
	FLEXPWM4_PWMA0              mmio.R32[uint32]
	FLEXPWM4_PWMA1              mmio.R32[uint32]
	FLEXPWM4_PWMA2              mmio.R32[uint32]
	FLEXPWM4_PWMA3              mmio.R32[uint32]
	FLEXSPIA_DQS                mmio.R32[uint32]
	FLEXSPIA_DATA0              mmio.R32[uint32]
	FLEXSPIA_DATA1              mmio.R32[uint32]
	FLEXSPIA_DATA2              mmio.R32[uint32]
	FLEXSPIA_DATA3              mmio.R32[uint32]
	FLEXSPIB_DATA0              mmio.R32[uint32]
	FLEXSPIB_DATA1              mmio.R32[uint32]
	FLEXSPIB_DATA2              mmio.R32[uint32]
	FLEXSPIB_DATA3              mmio.R32[uint32]
	FLEXSPIA_SCK                mmio.R32[uint32]
	LPI2C1_SCL                  mmio.R32[uint32]
	LPI2C1_SDA                  mmio.R32[uint32]
	LPI2C2_SCL                  mmio.R32[uint32]
	LPI2C2_SDA                  mmio.R32[uint32]
	LPI2C3_SCL                  mmio.R32[uint32]
	LPI2C3_SDA                  mmio.R32[uint32]
	LPI2C4_SCL                  mmio.R32[uint32]
	LPI2C4_SDA                  mmio.R32[uint32]
	LPSPI1_PCS0                 mmio.R32[uint32]
	LPSPI1_SCK                  mmio.R32[uint32]
	LPSPI1_SDI                  mmio.R32[uint32]
	LPSPI1_SDO                  mmio.R32[uint32]
	LPSPI2_PCS0                 mmio.R32[uint32]
	LPSPI2_SCK                  mmio.R32[uint32]
	LPSPI2_SDI                  mmio.R32[uint32]
	LPSPI2_SDO                  mmio.R32[uint32]
	LPSPI3_PCS0                 mmio.R32[uint32]
	LPSPI3_SCK                  mmio.R32[uint32]
	LPSPI3_SDI                  mmio.R32[uint32]
	LPSPI3_SDO                  mmio.R32[uint32]
	LPSPI4_PCS0                 mmio.R32[uint32]
	LPSPI4_SCK                  mmio.R32[uint32]
	LPSPI4_SDI                  mmio.R32[uint32]
	LPSPI4_SDO                  mmio.R32[uint32]
	LPUART2_RX                  mmio.R32[uint32]
	LPUART2_TX                  mmio.R32[uint32]
	LPUART3_CTS_B               mmio.R32[uint32]
	LPUART3_RX                  mmio.R32[uint32]
	LPUART3_TX                  mmio.R32[uint32]
	LPUART4_RX                  mmio.R32[uint32]
	LPUART4_TX                  mmio.R32[uint32]
	LPUART5_RX                  mmio.R32[uint32]
	LPUART5_TX                  mmio.R32[uint32]
	LPUART6_RX                  mmio.R32[uint32]
	LPUART6_TX                  mmio.R32[uint32]
	LPUART7_RX                  mmio.R32[uint32]
	LPUART7_TX                  mmio.R32[uint32]
	LPUART8_RX                  mmio.R32[uint32]
	LPUART8_TX                  mmio.R32[uint32]
	NMI                         mmio.R32[uint32]
	QTIMER2_TIMER0              mmio.R32[uint32]
	QTIMER2_TIMER1              mmio.R32[uint32]
	QTIMER2_TIMER2              mmio.R32[uint32]
	QTIMER2_TIMER3              mmio.R32[uint32]
	QTIMER3_TIMER0              mmio.R32[uint32]
	QTIMER3_TIMER1              mmio.R32[uint32]
	QTIMER3_TIMER2              mmio.R32[uint32]
	QTIMER3_TIMER3              mmio.R32[uint32]
	SAI1_MCLK2                  mmio.R32[uint32]
	SAI1_RX_BCLK                mmio.R32[uint32]
	SAI1_RX_DATA0               mmio.R32[uint32]
	SAI1_RX_DATA1               mmio.R32[uint32]
	SAI1_RX_DATA2               mmio.R32[uint32]
	SAI1_RX_DATA3               mmio.R32[uint32]
	SAI1_RX_SYNC                mmio.R32[uint32]
	SAI1_TX_BCLK                mmio.R32[uint32]
	SAI1_TX_SYNC                mmio.R32[uint32]
	SAI2_MCLK2                  mmio.R32[uint32]
	SAI2_RX_BCLK                mmio.R32[uint32]
	SAI2_RX_DATA0               mmio.R32[uint32]
	SAI2_RX_SYNC                mmio.R32[uint32]
	SAI2_TX_BCLK                mmio.R32[uint32]
	SAI2_TX_SYNC                mmio.R32[uint32]
	SPDIF_IN                    mmio.R32[uint32]
	USB_OTG2_OC                 mmio.R32[uint32]
	USB_OTG1_OC                 mmio.R32[uint32]
	USDHC1_CD_B                 mmio.R32[uint32]
	USDHC1_WP                   mmio.R32[uint32]
	USDHC2_CLK                  mmio.R32[uint32]
	USDHC2_CD_B                 mmio.R32[uint32]
	USDHC2_CMD                  mmio.R32[uint32]
	USDHC2_DATA0                mmio.R32[uint32]
	USDHC2_DATA1                mmio.R32[uint32]
	USDHC2_DATA2                mmio.R32[uint32]
	USDHC2_DATA3                mmio.R32[uint32]
	USDHC2_DATA4                mmio.R32[uint32]
	USDHC2_DATA5                mmio.R32[uint32]
	USDHC2_DATA6                mmio.R32[uint32]
	USDHC2_DATA7                mmio.R32[uint32]
	USDHC2_WP                   mmio.R32[uint32]
	XBAR1_IN02                  mmio.R32[uint32]
	XBAR1_IN03                  mmio.R32[uint32]
	XBAR1_IN04                  mmio.R32[uint32]
	XBAR1_IN05                  mmio.R32[uint32]
	XBAR1_IN06                  mmio.R32[uint32]
	XBAR1_IN07                  mmio.R32[uint32]
	XBAR1_IN08                  mmio.R32[uint32]
	XBAR1_IN09                  mmio.R32[uint32]
	XBAR1_IN17                  mmio.R32[uint32]
	XBAR1_IN18                  mmio.R32[uint32]
	XBAR1_IN20                  mmio.R32[uint32]
	XBAR1_IN22                  mmio.R32[uint32]
	XBAR1_IN23                  mmio.R32[uint32]
	XBAR1_IN24                  mmio.R32[uint32]
	XBAR1_IN14                  mmio.R32[uint32]
	XBAR1_IN15                  mmio.R32[uint32]
	XBAR1_IN16                  mmio.R32[uint32]
	XBAR1_IN25                  mmio.R32[uint32]
	XBAR1_IN19                  mmio.R32[uint32]
	XBAR1_IN21                  mmio.R32[uint32]
	_                           [44]uint32
	ENET2_IPG_CLK_RMII          mmio.R32[uint32]
	ENET2_IPP_IND_MAC0_MDIO     mmio.R32[uint32]
	ENET2_IPP_IND_MAC0_RXDATA_0 mmio.R32[uint32]
	ENET2_IPP_IND_MAC0_RXDATA_1 mmio.R32[uint32]
	ENET2_IPP_IND_MAC0_RXEN     mmio.R32[uint32]
	ENET2_IPP_IND_MAC0_RXERR    mmio.R32[uint32]
	ENET2_IPP_IND_MAC0_TIMER_0  mmio.R32[uint32]
	ENET2_IPP_IND_MAC0_TXCLK    mmio.R32[uint32]
	FLEXSPI2_IPP_IND_DQS_FA     mmio.R32[uint32]
	FLEXSPI2_IPP_IND_IO_FA_BIT0 mmio.R32[uint32]
	FLEXSPI2_IPP_IND_IO_FA_BIT1 mmio.R32[uint32]
	FLEXSPI2_IPP_IND_IO_FA_BIT2 mmio.R32[uint32]
	FLEXSPI2_IPP_IND_IO_FA_BIT3 mmio.R32[uint32]
	FLEXSPI2_IPP_IND_IO_FB_BIT0 mmio.R32[uint32]
	FLEXSPI2_IPP_IND_IO_FB_BIT1 mmio.R32[uint32]
	FLEXSPI2_IPP_IND_IO_FB_BIT2 mmio.R32[uint32]
	FLEXSPI2_IPP_IND_IO_FB_BIT3 mmio.R32[uint32]
	FLEXSPI2_IPP_IND_SCK_FA     mmio.R32[uint32]
	FLEXSPI2_IPP_IND_SCK_FB     mmio.R32[uint32]
	GPT1_IPP_IND_CAPIN1         mmio.R32[uint32]
	GPT1_IPP_IND_CAPIN2         mmio.R32[uint32]
	GPT1_IPP_IND_CLKIN          mmio.R32[uint32]
	GPT2_IPP_IND_CAPIN1         mmio.R32[uint32]
	GPT2_IPP_IND_CAPIN2         mmio.R32[uint32]
	GPT2_IPP_IND_CLKIN          mmio.R32[uint32]
	SAI3_IPG_CLK_SAI_MCLK_2     mmio.R32[uint32]
	SAI3_IPP_IND_SAI_RXBCLK     mmio.R32[uint32]
	SAI3_IPP_IND_SAI_RXDATA_0   mmio.R32[uint32]
	SAI3_IPP_IND_SAI_RXSYNC     mmio.R32[uint32]
	SAI3_IPP_IND_SAI_TXBCLK     mmio.R32[uint32]
	SAI3_IPP_IND_SAI_TXSYNC     mmio.R32[uint32]
	SEMC_I_IPP_IND_DQS4         mmio.R32[uint32]
	CANFD_IPP_IND_CANRX         mmio.R32[uint32]
}

func Daisy() *Daisy_ { return (*Daisy_)(unsafe.Pointer(mmap.IOMUXC_BASE + (5+248)*4)) }
