Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Aug 24 03:23:21 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file accQuant_cnn_control_sets_placed.rpt
| Design       : accQuant_cnn
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    47 |
|    Minimum number of control sets                        |    47 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    90 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    47 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     1 |
| >= 16              |    21 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           21 |
| No           | No                    | Yes                    |              26 |            9 |
| No           | Yes                   | No                     |              38 |           10 |
| Yes          | No                    | No                     |             237 |           73 |
| Yes          | No                    | Yes                    |              33 |           11 |
| Yes          | Yes                   | No                     |             107 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+------------------------------------------------+-----------------------------------------+------------------+----------------+
|         Clock Signal         |                  Enable Signal                 |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+------------------------------+------------------------------------------------+-----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG               | positionImage/sig_en_i_2_n_0                   | positionImage/counter_i/sig_en          |                1 |              1 |
|  clk_div_max_BUFG            |                                                |                                         |                2 |              2 |
|  clk_div_BUFG                |                                                |                                         |                2 |              2 |
|  clk_IBUF_BUFG               |                                                | conv1/rst_relu                          |                1 |              3 |
| ~clk_IBUF_BUFG               |                                                | conv1/rst_quant                         |                1 |              4 |
|  clk_IBUF_BUFG               | conv1/activation/aux_num                       |                                         |                1 |              7 |
|  clk_IBUF_BUFG               | conv1/activation/aux_num2_1                    |                                         |                2 |              8 |
| ~clk_IBUF_BUFG               | conv1/quant/result4[7]_i_2_n_0                 | conv1/quant/result4[7]_i_1_n_0          |                2 |              8 |
| ~clk_IBUF_BUFG               | maxpooling_1/max1[7]_i_1_n_0                   |                                         |                2 |              8 |
| ~clk_IBUF_BUFG               | maxpooling_1/max2[7]_i_1_n_0                   |                                         |                1 |              8 |
| ~clk_IBUF_BUFG               | maxpooling_1/max3[7]_i_1_n_0                   |                                         |                1 |              8 |
| ~clk_IBUF_BUFG               | conv1/quant/remainder[7]_i_1_n_0               | conv1/quant/res3_1                      |                3 |              8 |
|  clk_IBUF_BUFG               | conv1/activation/aux_num4                      |                                         |                2 |              8 |
|  clk_IBUF_BUFG               | conv1/activation/aux_num3_0                    |                                         |                2 |              8 |
| ~clk_IBUF_BUFG               | conv1/quant/res1[7]_i_1_n_0                    | conv1/quant/res3_1                      |                2 |              8 |
|  clk_fourth/clock_out        | ren_memory_IBUF                                |                                         |                6 |              8 |
|  clk_div_BUFG                | positionImage/stop_count                       | pos_memory_conv/count[9]_i_1_n_0        |                4 |             10 |
|  clk_div_max_BUFG            |                                                | pos_memory_Max_count/count_1[9]_i_1_n_0 |                3 |             10 |
|  positionConv/counter_j/CLK  | positionConv/counter_i/counter_2[9]_i_1__2_n_0 | rst_IBUF                                |                3 |             11 |
|  clk_div_BUFG                | positionImage/counter_i/E[0]                   | rst_IBUF                                |                5 |             11 |
|  positionImage/counter_j/CLK | positionImage/counter_i/E[0]                   | rst_IBUF                                |                3 |             11 |
|  clk_IBUF_BUFG               | pos_memory_Max_count/save_rstl_reg_1           |                                         |                3 |             12 |
|  clk_IBUF_BUFG               | pos_memory_Max_count/save_rstl_reg_0           |                                         |                3 |             12 |
|  clk_IBUF_BUFG               | pos_memory_Max_count/save_rstl_reg             |                                         |                3 |             12 |
| ~clk_IBUF_BUFG               | conv1/quant/res3_1                             |                                         |                4 |             13 |
|  clk_IBUF_BUFG               |                                                |                                         |                8 |             14 |
| ~clk_IBUF_BUFG               | conv1/quant/result2[15]_i_1_n_0                | conv1/quant/res3_1                      |                5 |             16 |
| ~clk_IBUF_BUFG               | conv1/rstl_sum[16]_i_1_n_0                     |                                         |                5 |             17 |
|  clk_div_max_BUFG            |                                                | rst_IBUF                                |                7 |             19 |
| ~clk_IBUF_BUFG               |                                                |                                         |                9 |             19 |
|  clk_IBUF_BUFG               | en_IBUF                                        | clk_third/counter[0]_i_1__0_n_0         |                7 |             28 |
|  clk_IBUF_BUFG               |                                                | clk_fourth/clear                        |                7 |             28 |
|  clk_IBUF_BUFG               | en_IBUF                                        | clk_second/counter[0]_i_1_n_0           |                7 |             28 |
| ~clk_IBUF_BUFG               | conv1/quant/E[0]                               |                                         |               47 |            144 |
|  clk_div_BUFG                | image/register_reg_r1_576_639_0_2_i_1_n_0      |                                         |               55 |            220 |
|  clk_div_BUFG                | image/register_reg_r1_0_63_0_2_i_1_n_0         |                                         |               55 |            220 |
|  clk_div_BUFG                | image/register_reg_r1_192_255_0_2_i_1_n_0      |                                         |               55 |            220 |
|  clk_div_BUFG                | image/register_reg_r1_768_831_0_2_i_1_n_0      |                                         |               55 |            220 |
|  clk_div_BUFG                | image/register_reg_r1_64_127_0_2_i_1_n_0       |                                         |               55 |            220 |
|  clk_div_BUFG                | image/register_reg_r1_448_511_0_2_i_1_n_0      |                                         |               55 |            220 |
|  clk_div_BUFG                | image/register_reg_r1_384_447_0_2_i_1_n_0      |                                         |               55 |            220 |
|  clk_div_BUFG                | image/register_reg_r1_320_383_0_2_i_1_n_0      |                                         |               55 |            220 |
|  clk_div_BUFG                | image/register_reg_r1_128_191_0_2_i_1_n_0      |                                         |               55 |            220 |
|  clk_div_BUFG                | image/register_reg_r1_640_703_0_2_i_1_n_0      |                                         |               55 |            220 |
|  clk_div_BUFG                | image/register_reg_r1_512_575_0_2_i_1_n_0      |                                         |               55 |            220 |
|  clk_div_BUFG                | image/register_reg_r1_256_319_0_2_i_1_n_0      |                                         |               55 |            220 |
|  clk_div_BUFG                | image/register_reg_r1_704_767_0_2_i_1_n_0      |                                         |               55 |            220 |
+------------------------------+------------------------------------------------+-----------------------------------------+------------------+----------------+


