# creating variables in Makefiles
# CC -> the compiler to use
# SRC -> the source files to reference

# SRC != find . -name '*.c' --> this seems not to be working > my first implementation
# the | -> means Order-Only Prerequisites
# SRC = $(wildcard *.c) =-> alternative

CC := gcc
SRC := $(shell find . -name '*.c')

.PHONY : all school

all : school

school : $(SRC)
	$(CC) -o school $(SRC)

$(SRC) : m.h
