<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="cipher" solutionName="solution1" date="2019-02-11T19:15:14.179-0500" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('roundKey[3]', source/AESfunctions.cpp:246) on array 'expandedKey' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'expandedKey'." projectName="cipher" solutionName="solution1" date="2019-02-11T19:15:11.389-0500" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'AES_Encrypt': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)&#xD;&#xA;   between 'extractvalue' operation ('state[15]', source/AESfunctions.cpp:248) and 'call' operation ('call_ret2', source/AESfunctions.cpp:236) to 'SubBytes'." projectName="cipher" solutionName="solution1" date="2019-02-11T19:15:11.269-0500" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'AES_Encrypt': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)&#xD;&#xA;   between 'extractvalue' operation ('state[15]', source/AESfunctions.cpp:248) and 'call' operation ('call_ret2', source/AESfunctions.cpp:236) to 'SubBytes'." projectName="cipher" solutionName="solution1" date="2019-02-11T19:15:11.239-0500" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
