$comment
	File created using the following command:
		vcd file adder_A_B_8_bits_on_board.msim.vcd -direction
$end
$date
	Mon Apr 08 21:01:02 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module adder_A_B_8_bits_on_board_vlg_vec_tst $end
$var reg 2 ! KEY [1:0] $end
$var reg 8 " SW [7:0] $end
$var wire 1 # HEX0 [0] $end
$var wire 1 $ HEX0 [1] $end
$var wire 1 % HEX0 [2] $end
$var wire 1 & HEX0 [3] $end
$var wire 1 ' HEX0 [4] $end
$var wire 1 ( HEX0 [5] $end
$var wire 1 ) HEX0 [6] $end
$var wire 1 * HEX1 [0] $end
$var wire 1 + HEX1 [1] $end
$var wire 1 , HEX1 [2] $end
$var wire 1 - HEX1 [3] $end
$var wire 1 . HEX1 [4] $end
$var wire 1 / HEX1 [5] $end
$var wire 1 0 HEX1 [6] $end
$var wire 1 1 HEX2 [0] $end
$var wire 1 2 HEX2 [1] $end
$var wire 1 3 HEX2 [2] $end
$var wire 1 4 HEX2 [3] $end
$var wire 1 5 HEX2 [4] $end
$var wire 1 6 HEX2 [5] $end
$var wire 1 7 HEX2 [6] $end
$var wire 1 8 HEX3 [0] $end
$var wire 1 9 HEX3 [1] $end
$var wire 1 : HEX3 [2] $end
$var wire 1 ; HEX3 [3] $end
$var wire 1 < HEX3 [4] $end
$var wire 1 = HEX3 [5] $end
$var wire 1 > HEX3 [6] $end
$var wire 1 ? HEX4 [0] $end
$var wire 1 @ HEX4 [1] $end
$var wire 1 A HEX4 [2] $end
$var wire 1 B HEX4 [3] $end
$var wire 1 C HEX4 [4] $end
$var wire 1 D HEX4 [5] $end
$var wire 1 E HEX4 [6] $end
$var wire 1 F HEX5 [0] $end
$var wire 1 G HEX5 [1] $end
$var wire 1 H HEX5 [2] $end
$var wire 1 I HEX5 [3] $end
$var wire 1 J HEX5 [4] $end
$var wire 1 K HEX5 [5] $end
$var wire 1 L HEX5 [6] $end
$var wire 1 M LEDR [0] $end

$scope module i1 $end
$var wire 1 N gnd $end
$var wire 1 O vcc $end
$var wire 1 P unknown $end
$var tri1 1 Q devclrn $end
$var tri1 1 R devpor $end
$var tri1 1 S devoe $end
$var wire 1 T ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 U KEY[1]~input_o $end
$var wire 1 V KEY[1]~inputCLKENA0_outclk $end
$var wire 1 W SW[7]~input_o $end
$var wire 1 X KEY[0]~input_o $end
$var wire 1 Y SW[5]~input_o $end
$var wire 1 Z SW[4]~input_o $end
$var wire 1 [ SW[6]~input_o $end
$var wire 1 \ A1|WideOr6~0_combout $end
$var wire 1 ] A1|WideOr5~0_combout $end
$var wire 1 ^ A1|WideOr4~0_combout $end
$var wire 1 _ A1|WideOr3~0_combout $end
$var wire 1 ` A1|WideOr2~0_combout $end
$var wire 1 a A1|WideOr1~0_combout $end
$var wire 1 b A1|WideOr0~0_combout $end
$var wire 1 c SW[0]~input_o $end
$var wire 1 d adder|reg_A|Q[0]~feeder_combout $end
$var wire 1 e SW[2]~input_o $end
$var wire 1 f SW[1]~input_o $end
$var wire 1 g SW[3]~input_o $end
$var wire 1 h adder|reg_A|Q[3]~feeder_combout $end
$var wire 1 i A0|WideOr6~0_combout $end
$var wire 1 j A0|WideOr5~0_combout $end
$var wire 1 k A0|WideOr4~0_combout $end
$var wire 1 l A0|WideOr3~0_combout $end
$var wire 1 m A0|WideOr2~0_combout $end
$var wire 1 n A0|WideOr1~0_combout $end
$var wire 1 o A0|WideOr0~0_combout $end
$var wire 1 p B1|WideOr6~0_combout $end
$var wire 1 q B1|WideOr5~0_combout $end
$var wire 1 r B1|WideOr4~0_combout $end
$var wire 1 s B1|WideOr3~0_combout $end
$var wire 1 t B1|WideOr2~0_combout $end
$var wire 1 u B1|WideOr1~0_combout $end
$var wire 1 v B1|WideOr0~0_combout $end
$var wire 1 w B0|WideOr6~0_combout $end
$var wire 1 x B0|WideOr5~0_combout $end
$var wire 1 y B0|WideOr4~0_combout $end
$var wire 1 z B0|WideOr3~0_combout $end
$var wire 1 { B0|WideOr2~0_combout $end
$var wire 1 | B0|WideOr1~0_combout $end
$var wire 1 } B0|WideOr0~0_combout $end
$var wire 1 ~ adder|Add0~2 $end
$var wire 1 !! adder|Add0~5_sumout $end
$var wire 1 "! adder|Add0~6 $end
$var wire 1 #! adder|Add0~10 $end
$var wire 1 $! adder|Add0~13_sumout $end
$var wire 1 %! adder|Add0~9_sumout $end
$var wire 1 &! adder|Add0~1_sumout $end
$var wire 1 '! S0|WideOr6~0_combout $end
$var wire 1 (! S0|WideOr5~0_combout $end
$var wire 1 )! S0|WideOr4~0_combout $end
$var wire 1 *! S0|WideOr3~0_combout $end
$var wire 1 +! S0|WideOr2~0_combout $end
$var wire 1 ,! S0|WideOr1~0_combout $end
$var wire 1 -! S0|WideOr0~0_combout $end
$var wire 1 .! adder|Add0~14 $end
$var wire 1 /! adder|Add0~18 $end
$var wire 1 0! adder|Add0~21_sumout $end
$var wire 1 1! adder|Add0~22 $end
$var wire 1 2! adder|Add0~26 $end
$var wire 1 3! adder|Add0~29_sumout $end
$var wire 1 4! adder|Add0~25_sumout $end
$var wire 1 5! adder|Add0~17_sumout $end
$var wire 1 6! S1|WideOr6~0_combout $end
$var wire 1 7! S1|WideOr5~0_combout $end
$var wire 1 8! S1|WideOr4~0_combout $end
$var wire 1 9! S1|WideOr3~0_combout $end
$var wire 1 :! S1|WideOr2~0_combout $end
$var wire 1 ;! S1|WideOr1~0_combout $end
$var wire 1 <! S1|WideOr0~0_combout $end
$var wire 1 =! adder|Add0~30 $end
$var wire 1 >! adder|Add0~33_sumout $end
$var wire 1 ?! adder|reg_A|Q [7] $end
$var wire 1 @! adder|reg_A|Q [6] $end
$var wire 1 A! adder|reg_A|Q [5] $end
$var wire 1 B! adder|reg_A|Q [4] $end
$var wire 1 C! adder|reg_A|Q [3] $end
$var wire 1 D! adder|reg_A|Q [2] $end
$var wire 1 E! adder|reg_A|Q [1] $end
$var wire 1 F! adder|reg_A|Q [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 !
b0 "
1)
0(
0'
0&
0%
0$
0#
10
0/
0.
0-
0,
0+
0*
17
06
05
04
03
02
01
1>
0=
0<
0;
0:
09
08
1E
0D
0C
0B
0A
0@
0?
1L
0K
0J
0I
0H
0G
0F
0M
0N
1O
xP
1Q
1R
1S
0T
1U
1V
0W
1X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
$end
#10000
b1 "
1c
1&!
1}
1z
1y
1x
1d
1(
1'
1&
1#
1-!
1*!
1)!
1(!
1D
1C
1B
1?
#20000
b11 "
b10 "
0c
1f
1!!
1w
0&!
0}
1{
0z
0y
0d
0'
0&
1%
0#
0)
1'!
0-!
1+!
0*!
0)!
0C
0B
1A
0?
0E
#30000
b1 !
b11 "
1c
0U
0V
1&!
0{
1y
1d
1'
0%
0+!
1)!
1C
0A
1E!
1"!
0!!
1i
1m
1j
16
13
07
1%!
0'!
1-!
1*!
1B
1?
1E
1'!
0-!
1,!
0*!
0(!
0D
0B
1@
0?
0E
#40000
b111 "
b101 "
b11 !
b100 "
1U
0c
0f
1e
1V
1#!
0%!
0"!
1!!
0&!
1}
1z
0x
0d
0(
1&
1#
1$!
0#!
1%!
0,!
1+!
0)!
1(!
1D
0C
1A
0@
0$!
1,!
0(!
0D
1@
0+!
0A
#50000
b101 "
1c
1&!
0}
1|
0z
1d
0&
1$
0#
0'!
0,!
1*!
1)!
1(!
1D
1C
1B
0@
1E
#60000
b111 "
b110 "
0c
1f
1"!
0!!
0&!
0y
0d
0'
1#!
0%!
1'!
1-!
0(!
0D
1?
0E
1$!
0'!
0-!
0*!
0)!
0C
0B
0?
1E
1'!
0E
#70000
b111 "
1c
1&!
0w
0|
1z
1y
1x
1d
1(
1'
1&
0$
1)
1)!
1C
#80000
b1111 "
b1011 "
b1001 "
b1000 "
0c
0f
0e
1g
1.!
0$!
1w
0#!
1%!
0"!
1!!
0&!
0z
0y
0x
1h
0d
0(
0'
0&
0)
15!
0.!
1$!
0%!
1,!
0)!
0C
1@
05!
0,!
1*!
1<!
19!
18!
17!
1K
1J
1I
1F
1B
0@
0<!
09!
08!
07!
0K
0J
0I
0F
#90000
b1001 "
1c
1&!
1y
1d
1'
1-!
1,!
0*!
0B
1@
1?
#100000
