// Seed: 1184579368
module module_0;
  id_1(
      id_1, id_1, 1'b0 == id_1
  );
  uwire id_2 = 1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5 = id_1[1];
  module_0 modCall_1 ();
endmodule
module module_2;
  assign module_0.id_2 = 0;
  wire id_1;
endmodule
module module_3 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  module_2 modCall_1 ();
  wire id_5;
  wire id_6 = 1;
endmodule
