# RISCV-CPU microarchitecture

## PC 

<img width="3840" height="2486" alt="image" src="https://github.com/user-attachments/assets/b2be7e13-e1c9-4c24-8d23-65b1e9657fee" />
https://myth.makerchip.com/sandbox/073fmhB8Y/03lhgp

## Fetch 

<img width="3716" height="986" alt="image" src="https://github.com/user-attachments/assets/fa5af3d2-7357-49f3-91da-a684a9d8bccf" />
https://myth.makerchip.com/sandbox/073fmhB8Y/048h2J#

## Decode logic- Instruction Type

<img width="3840" height="960" alt="image" src="https://github.com/user-attachments/assets/5f803d89-6f55-43cd-acf3-76749a80b164" />

<img width="3840" height="2486" alt="image" src="https://github.com/user-attachments/assets/206e93c6-5798-4268-8e2e-bc25abd33908" />
https://myth.makerchip.com/sandbox/073fmhB8Y/058hPM#

## Decoding logic - Immediate field

<img width="3840" height="2486" alt="image" src="https://github.com/user-attachments/assets/36110cab-8194-4052-aa43-9cfc51277088" />
https://myth.makerchip.com/sandbox/073fmhB8Y/08qh5Y#

## Decoding logic - non-immeidate feild

<img width="3840" height="2486" alt="image" src="https://github.com/user-attachments/assets/5c0c6c08-bb7b-4814-bf6d-ce6f02797368" />
https://myth.makerchip.com/sandbox/073fmhB8Y/076hXW#

## Decode logic - Individual instruction

<img width="3840" height="2486" alt="image" src="https://github.com/user-attachments/assets/0bf2138e-2c31-4d23-98b7-86a70a072eab" />
https://myth.makerchip.com/sandbox/073fmhB8Y/098hWN#

## Register file read n Arithmetic logic unit

<img width="3840" height="2486" alt="image" src="https://github.com/user-attachments/assets/ca3a3e71-8bbc-47a5-bff8-9446b337626b" />
https://myth.makerchip.com/sandbox/073fmhB8Y/0nZhZp#

## Register file write

<img width="3840" height="2486" alt="image" src="https://github.com/user-attachments/assets/73cfeaa7-f859-4acc-9e97-e1b626f78855" />
https://myth.makerchip.com/sandbox/073fmhB8Y/0oYhVo#

## Branch logic & test bench (sum of 1 to 9)

A conditional branch instruction will branch to a target PC if its condition is true. Conditions are a comparison of the two source register values. Implementing conditional branch instructions will require:

* Determining whether the instruction is a branch that is taken ($taken_br).
* Computing the branch target ($br_tgt_pc).
*  Updating the PC ($pc) accordingly.

Letâ€™s start with the branch condition ($taken_br). Each conditional branch instruction has a different condition expression based on the two source register values ($src1_value and $src2_value  

<img width="3840" height="2486" alt="image" src="https://github.com/user-attachments/assets/642887c3-07a4-4235-93eb-143fc80d5ce1" />
https://www.makerchip.com/sandbox/0Krfqh3JZ/0WnhRP


















