// Seed: 942110644
module module_0 (
    output uwire id_0,
    input uwire id_1,
    input supply1 id_2,
    input uwire id_3,
    input wire id_4,
    input tri0 id_5,
    output supply0 id_6,
    output tri1 id_7,
    output tri1 id_8,
    input supply0 id_9,
    output tri0 id_10,
    output uwire id_11,
    input wor id_12
);
  wor id_14 = 1;
  assign id_6 = id_3;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input wor id_2
    , id_5,
    input uwire id_3
);
  assign id_5 = 1;
  wand id_6, id_7 = {1, "" > id_2};
  assign id_5 = id_1;
  wire id_8, id_9;
  module_0(
      id_0, id_1, id_1, id_3, id_3, id_3, id_0, id_0, id_0, id_2, id_5, id_0, id_2
  );
endmodule
