Source Block: oh/xilibs/hdl/ODDR.v@36:47@HdlStmProcess
     if (R)
       Q2 <= 1'b0;
     else
       Q2 <= D2;
  
   always @ (negedge C)
     Q2_reg <= Q2;
      
   assign Q = C ? Q1 : Q2_reg;
      
endmodule // ODDR


Diff Content:
- 41    always @ (negedge C)
- 42      Q2_reg <= Q2;
+ 42    always @ (negedge C or posedge R)
+ 42      if (R)
+ 42        Q2_reg <= 1'b0;
+ 42      else
+ 42        Q2_reg <= Q2;

Clone Blocks:
