#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov  3 12:53:25 2020
# Process ID: 21000
# Current directory: G:/My Drive/SquiggAlign/verilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9876 G:\My Drive\SquiggAlign\verilog\SquAl.xpr
# Log file: G:/My Drive/SquiggAlign/verilog/vivado.log
# Journal file: G:/My Drive/SquiggAlign/verilog\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/Harisankar Sadasivan/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project {G:/My Drive/SquiggAlign/verilog/SquAl.xpr}
WARNING: [Board 49-91] Board repository path '{C:Xilinxivado-boards-masterivado-boards-master
ewoard_files"}' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Harisankar Sadasivan/AppData/Roaming/Xilinx/Vivado/{C:Xilinxivado-boards-masterivado-boards-master
ewoard_files"}'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 679.695 ; gain = 56.715
set_property BOARD_PART_REPO_PATHS {{C:/Users/Harisankar Sadasivan/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} {G:/My Drive/SquiggAlign/verilog/{C:Xilinxivado-boards-masterivado-boards-master} {G:/My Drive/SquiggAlign/verilog/ewoard_files"}}} [current_project]
WARNING: [Board 49-91] Board repository path '{C:/Users/Harisankar' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Sadasivan/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store}' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path '{G:/My' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Drive/SquiggAlign/verilog/{C:Xilinxivado-boards-masterivado-boards-master}' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path '{G:/My' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Drive/SquiggAlign/verilog/ewoard_files"}}' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path '{C:Xilinxivado-boards-masterivado-boards-master
ewoard_files"}' does not exist, it will not be used to search board files.
set_param board.repoPaths {{C:/Users/Harisankar Sadasivan/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} {G:/My Drive/SquiggAlign/verilog/{C:Xilinxivado-boards-masterivado-boards-master} {G:/My Drive/SquiggAlign/verilog/ewoard_files"}}}
set_property top testbench_PE [current_fileset]
set_property BOARD_PART_REPO_PATHS {{C:/Users/Harisankar Sadasivan/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} {G:/My Drive/SquiggAlign/verilog/{C:Xilinxivado-boards-masterivado-boards-master} {G:/My Drive/SquiggAlign/verilog/ewoard_files"}}} [current_project]
set_param board.repoPaths {{C:/Users/Harisankar Sadasivan/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} {G:/My Drive/SquiggAlign/verilog/{C:Xilinxivado-boards-masterivado-boards-master} {G:/My Drive/SquiggAlign/verilog/ewoard_files"}}}
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/My Drive/SquiggAlign/verilog/SquAl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'G:/My Drive/SquiggAlign/verilog/SquAl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_PE' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/My Drive/SquiggAlign/verilog/SquAl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_PE_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/My Drive/SquiggAlign/verilog/SquAl.srcs/sources_1/new/testbench_PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/My Drive/SquiggAlign/verilog/SquAl.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/SquiggAlign/verilog/SquAl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj testbench_PE_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/My Drive/SquiggAlign/verilog/SquAl.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_0'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/My Drive/SquiggAlign/verilog/SquAl.sim/sim_1/behav/xsim'
"xelab -wto 7d33d80f24c44d65b9f8fd271a9c5033 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_PE_behav xil_defaultlib.testbench_PE xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7d33d80f24c44d65b9f8fd271a9c5033 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_PE_behav xil_defaultlib.testbench_PE xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'a' [G:/My Drive/SquiggAlign/verilog/SquAl.srcs/sources_1/new/PE.sv:57]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'top_rst' [G:/My Drive/SquiggAlign/verilog/SquAl.srcs/sources_1/new/testbench_PE.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_15.op_resize [\op_resize(ai_width=11,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15_viv [\mult_gen_v12_0_15_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15 [\mult_gen_v12_0_15(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.testbench_PE
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_PE_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source G:/My -notrace
couldn't read file "G:/My": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Nov  3 12:54:55 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 767.520 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/My Drive/SquiggAlign/verilog/SquAl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_PE_behav -key {Behavioral:sim_1:Functional:testbench_PE} -tclbatch {testbench_PE.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_PE.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/testbench_PE/reference" to the wave window because it has 1000000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 804.379 ; gain = 36.859
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_PE_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 804.379 ; gain = 36.859
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/My Drive/SquiggAlign/verilog/SquAl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'G:/My Drive/SquiggAlign/verilog/SquAl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_PE' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/My Drive/SquiggAlign/verilog/SquAl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_PE_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/My Drive/SquiggAlign/verilog/SquAl.srcs/sources_1/new/testbench_PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/My Drive/SquiggAlign/verilog/SquAl.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
"xvhdl --incr --relax -prj testbench_PE_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/My Drive/SquiggAlign/verilog/SquAl.sim/sim_1/behav/xsim'
"xelab -wto 7d33d80f24c44d65b9f8fd271a9c5033 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_PE_behav xil_defaultlib.testbench_PE xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7d33d80f24c44d65b9f8fd271a9c5033 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_PE_behav xil_defaultlib.testbench_PE xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'a' [G:/My Drive/SquiggAlign/verilog/SquAl.srcs/sources_1/new/PE.sv:57]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'top_rst' [G:/My Drive/SquiggAlign/verilog/SquAl.srcs/sources_1/new/testbench_PE.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_15.op_resize [\op_resize(ai_width=11,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15_viv [\mult_gen_v12_0_15_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15 [\mult_gen_v12_0_15(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.testbench_PE
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_PE_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 805.969 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/My Drive/SquiggAlign/verilog/SquAl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_PE_behav -key {Behavioral:sim_1:Functional:testbench_PE} -tclbatch {testbench_PE.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_PE.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/testbench_PE/reference" to the wave window because it has 1000000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_PE_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 805.969 ; gain = 0.000
