###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID ece031.ece.local.cmu.edu)
#  Generated on:      Mon Apr 21 16:09:08 2025
#  Design:            BitAND_16b_flopped
#  Command:           report_timing -through [get_cells iDUT] -max_paths 10 > DUT_timing.rpt
###############################################################
Path 1: MET (9.809 ns) Setup Check with Pin result_unflopped_reg_1_11/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_11/CK
              Clock: (R) ideal_clock
           Endpoint: (R) result_unflopped_reg_1_11/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.067       -0.067
        Net Latency:+    0.048 (P)    0.087 (P)
            Arrival:=    9.982        0.020

              Setup:-    0.030
        Cppr Adjust:+    0.008
      Required Time:=    9.960
       Launch Clock:=    0.020
          Data Path:+    0.130
              Slack:=    9.809

#--------------------------------------------------------------------------------------------------------------------
# Instance                                Arc         Cell                           Trans   Delay  Arrival  Required  
#                                                                                     (ns)    (ns)     (ns)      Time  
#                                                                                                                (ns)  
#--------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_11  CK          (arrival)                      0.036       -    0.020     9.830  
  multiplied_xor_result_flopped_b_reg_11  CK->Q       DFF_X1                         0.036   0.098    0.118     9.927  
  iDUT/g169__6877                         A2->ZN      AND2_X1                        0.008   0.032    0.150     9.960  
  iDUT                                    result[11]  BitAND_16b_flopped_BitAND_16b      -       -    0.150     9.960  
  result_unflopped_reg_1_11               D           DFF_X1                         0.009   0.000    0.150     9.960  
#--------------------------------------------------------------------------------------------------------------------
Path 2: MET (9.817 ns) Setup Check with Pin result_unflopped_reg_1_9/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_a_reg_9/CK
              Clock: (R) ideal_clock
           Endpoint: (R) result_unflopped_reg_1_9/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.067       -0.067
        Net Latency:+    0.048 (P)    0.083 (P)
            Arrival:=    9.982        0.017

              Setup:-    0.029
        Cppr Adjust:+    0.008
      Required Time:=    9.960
       Launch Clock:=    0.017
          Data Path:+    0.126
              Slack:=    9.817

#------------------------------------------------------------------------------------------------------------------
# Instance                               Arc        Cell                           Trans   Delay  Arrival  Required  
#                                                                                   (ns)    (ns)     (ns)      Time  
#                                                                                                              (ns)  
#------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_a_reg_9  CK         (arrival)                      0.037       -    0.017     9.834  
  multiplied_xor_result_flopped_a_reg_9  CK->Q      DFF_X1                         0.037   0.097    0.113     9.931  
  iDUT/g161__8780                        A1->ZN     AND2_X1                        0.008   0.029    0.143     9.960  
  iDUT                                   result[9]  BitAND_16b_flopped_BitAND_16b      -       -    0.143     9.960  
  result_unflopped_reg_1_9               D          DFF_X1                         0.008   0.000    0.143     9.960  
#------------------------------------------------------------------------------------------------------------------
Path 3: MET (9.821 ns) Setup Check with Pin result_unflopped_reg_1_2/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_2/CK
              Clock: (R) ideal_clock
           Endpoint: (R) result_unflopped_reg_1_2/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.067       -0.067
        Net Latency:+    0.051 (P)    0.078 (P)
            Arrival:=    9.984        0.012

              Setup:-    0.029
        Cppr Adjust:+    0.008
      Required Time:=    9.962
       Launch Clock:=    0.012
          Data Path:+    0.130
              Slack:=    9.821

#------------------------------------------------------------------------------------------------------------------
# Instance                               Arc        Cell                           Trans   Delay  Arrival  Required  
#                                                                                   (ns)    (ns)     (ns)      Time  
#                                                                                                              (ns)  
#------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_2  CK         (arrival)                      0.028       -    0.012     9.832  
  multiplied_xor_result_flopped_b_reg_2  CK->Q      DFF_X1                         0.028   0.095    0.107     9.928  
  iDUT/g168__1309                        A2->ZN     AND2_X1                        0.008   0.035    0.142     9.962  
  iDUT                                   result[2]  BitAND_16b_flopped_BitAND_16b      -       -    0.142     9.962  
  result_unflopped_reg_1_2               D          DFF_X1                         0.010   0.000    0.142     9.962  
#------------------------------------------------------------------------------------------------------------------
Path 4: MET (9.821 ns) Setup Check with Pin result_unflopped_reg_1_0/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_0/CK
              Clock: (R) ideal_clock
           Endpoint: (R) result_unflopped_reg_1_0/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.067       -0.067
        Net Latency:+    0.051 (P)    0.077 (P)
            Arrival:=    9.984        0.011

              Setup:-    0.030
        Cppr Adjust:+    0.008
      Required Time:=    9.962
       Launch Clock:=    0.011
          Data Path:+    0.131
              Slack:=    9.821

#------------------------------------------------------------------------------------------------------------------
# Instance                               Arc        Cell                           Trans   Delay  Arrival  Required  
#                                                                                   (ns)    (ns)     (ns)      Time  
#                                                                                                              (ns)  
#------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_0  CK         (arrival)                      0.028       -    0.011     9.831  
  multiplied_xor_result_flopped_b_reg_0  CK->Q      DFF_X1                         0.028   0.095    0.105     9.926  
  iDUT/g171__2391                        A2->ZN     AND2_X1                        0.008   0.036    0.141     9.962  
  iDUT                                   result[0]  BitAND_16b_flopped_BitAND_16b      -       -    0.141     9.962  
  result_unflopped_reg_1_0               D          DFF_X1                         0.012   0.000    0.141     9.962  
#------------------------------------------------------------------------------------------------------------------
Path 5: MET (9.821 ns) Setup Check with Pin result_unflopped_reg_1_1/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_1/CK
              Clock: (R) ideal_clock
           Endpoint: (R) result_unflopped_reg_1_1/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.067       -0.067
        Net Latency:+    0.051 (P)    0.078 (P)
            Arrival:=    9.984        0.012

              Setup:-    0.029
        Cppr Adjust:+    0.008
      Required Time:=    9.962
       Launch Clock:=    0.012
          Data Path:+    0.130
              Slack:=    9.821

#------------------------------------------------------------------------------------------------------------------
# Instance                               Arc        Cell                           Trans   Delay  Arrival  Required  
#                                                                                   (ns)    (ns)     (ns)      Time  
#                                                                                                              (ns)  
#------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_1  CK         (arrival)                      0.028       -    0.012     9.833  
  multiplied_xor_result_flopped_b_reg_1  CK->Q      DFF_X1                         0.028   0.095    0.107     9.928  
  iDUT/g173__7118                        A2->ZN     AND2_X1                        0.008   0.034    0.141     9.962  
  iDUT                                   result[1]  BitAND_16b_flopped_BitAND_16b      -       -    0.141     9.962  
  result_unflopped_reg_1_1               D          DFF_X1                         0.010   0.000    0.141     9.962  
#------------------------------------------------------------------------------------------------------------------
Path 6: MET (9.823 ns) Setup Check with Pin result_unflopped_reg_1_7/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_7/CK
              Clock: (R) ideal_clock
           Endpoint: (R) result_unflopped_reg_1_7/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.067       -0.067
        Net Latency:+    0.051 (P)    0.078 (P)
            Arrival:=    9.984        0.012

              Setup:-    0.029
        Cppr Adjust:+    0.008
      Required Time:=    9.963
       Launch Clock:=    0.012
          Data Path:+    0.129
              Slack:=    9.823

#------------------------------------------------------------------------------------------------------------------
# Instance                               Arc        Cell                           Trans   Delay  Arrival  Required  
#                                                                                   (ns)    (ns)     (ns)      Time  
#                                                                                                              (ns)  
#------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_7  CK         (arrival)                      0.028       -    0.012     9.834  
  multiplied_xor_result_flopped_b_reg_7  CK->Q      DFF_X1                         0.028   0.097    0.109     9.931  
  iDUT/g174__8757                        A2->ZN     AND2_X1                        0.009   0.032    0.140     9.963  
  iDUT                                   result[7]  BitAND_16b_flopped_BitAND_16b      -       -    0.140     9.963  
  result_unflopped_reg_1_7               D          DFF_X1                         0.009   0.000    0.140     9.963  
#------------------------------------------------------------------------------------------------------------------
Path 7: MET (9.823 ns) Setup Check with Pin result_unflopped_reg_1_3/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_3/CK
              Clock: (R) ideal_clock
           Endpoint: (R) result_unflopped_reg_1_3/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.067       -0.067
        Net Latency:+    0.051 (P)    0.078 (P)
            Arrival:=    9.984        0.012

              Setup:-    0.029
        Cppr Adjust:+    0.008
      Required Time:=    9.962
       Launch Clock:=    0.012
          Data Path:+    0.128
              Slack:=    9.823

#------------------------------------------------------------------------------------------------------------------
# Instance                               Arc        Cell                           Trans   Delay  Arrival  Required  
#                                                                                   (ns)    (ns)     (ns)      Time  
#                                                                                                              (ns)  
#------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_3  CK         (arrival)                      0.028       -    0.012     9.834  
  multiplied_xor_result_flopped_b_reg_3  CK->Q      DFF_X1                         0.028   0.095    0.107     9.929  
  iDUT/g166__9682                        A2->ZN     AND2_X1                        0.008   0.033    0.140     9.962  
  iDUT                                   result[3]  BitAND_16b_flopped_BitAND_16b      -       -    0.140     9.962  
  result_unflopped_reg_1_3               D          DFF_X1                         0.010   0.000    0.140     9.962  
#------------------------------------------------------------------------------------------------------------------
Path 8: MET (9.823 ns) Setup Check with Pin result_unflopped_reg_1_6/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_6/CK
              Clock: (R) ideal_clock
           Endpoint: (R) result_unflopped_reg_1_6/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.067       -0.067
        Net Latency:+    0.051 (P)    0.078 (P)
            Arrival:=    9.984        0.012

              Setup:-    0.029
        Cppr Adjust:+    0.008
      Required Time:=    9.963
       Launch Clock:=    0.012
          Data Path:+    0.129
              Slack:=    9.823

#------------------------------------------------------------------------------------------------------------------
# Instance                               Arc        Cell                           Trans   Delay  Arrival  Required  
#                                                                                   (ns)    (ns)     (ns)      Time  
#                                                                                                              (ns)  
#------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_6  CK         (arrival)                      0.028       -    0.012     9.834  
  multiplied_xor_result_flopped_b_reg_6  CK->Q      DFF_X1                         0.028   0.097    0.109     9.931  
  iDUT/g175__1786                        A2->ZN     AND2_X1                        0.009   0.032    0.140     9.963  
  iDUT                                   result[6]  BitAND_16b_flopped_BitAND_16b      -       -    0.140     9.963  
  result_unflopped_reg_1_6               D          DFF_X1                         0.009   0.000    0.140     9.963  
#------------------------------------------------------------------------------------------------------------------
Path 9: MET (9.823 ns) Setup Check with Pin result_unflopped_reg_1_4/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_4/CK
              Clock: (R) ideal_clock
           Endpoint: (R) result_unflopped_reg_1_4/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.067       -0.067
        Net Latency:+    0.051 (P)    0.078 (P)
            Arrival:=    9.984        0.012

              Setup:-    0.029
        Cppr Adjust:+    0.008
      Required Time:=    9.963
       Launch Clock:=    0.012
          Data Path:+    0.128
              Slack:=    9.823

#------------------------------------------------------------------------------------------------------------------
# Instance                               Arc        Cell                           Trans   Delay  Arrival  Required  
#                                                                                   (ns)    (ns)     (ns)      Time  
#                                                                                                              (ns)  
#------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_4  CK         (arrival)                      0.028       -    0.012     9.835  
  multiplied_xor_result_flopped_b_reg_4  CK->Q      DFF_X1                         0.028   0.096    0.107     9.931  
  iDUT/g164__1474                        A2->ZN     AND2_X1                        0.009   0.032    0.140     9.963  
  iDUT                                   result[4]  BitAND_16b_flopped_BitAND_16b      -       -    0.140     9.963  
  result_unflopped_reg_1_4               D          DFF_X1                         0.009   0.000    0.140     9.963  
#------------------------------------------------------------------------------------------------------------------
Path 10: MET (9.823 ns) Setup Check with Pin result_unflopped_reg_1_8/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_8/CK
              Clock: (R) ideal_clock
           Endpoint: (R) result_unflopped_reg_1_8/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.067       -0.067
        Net Latency:+    0.051 (P)    0.078 (P)
            Arrival:=    9.984        0.012

              Setup:-    0.029
        Cppr Adjust:+    0.008
      Required Time:=    9.963
       Launch Clock:=    0.012
          Data Path:+    0.128
              Slack:=    9.823

#------------------------------------------------------------------------------------------------------------------
# Instance                               Arc        Cell                           Trans   Delay  Arrival  Required  
#                                                                                   (ns)    (ns)     (ns)      Time  
#                                                                                                              (ns)  
#------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_8  CK         (arrival)                      0.028       -    0.012     9.835  
  multiplied_xor_result_flopped_b_reg_8  CK->Q      DFF_X1                         0.028   0.097    0.108     9.932  
  iDUT/g170__2900                        A2->ZN     AND2_X1                        0.009   0.031    0.140     9.963  
  iDUT                                   result[8]  BitAND_16b_flopped_BitAND_16b      -       -    0.140     9.963  
  result_unflopped_reg_1_8               D          DFF_X1                         0.008   0.000    0.140     9.963  
#------------------------------------------------------------------------------------------------------------------

