Info (10281): Verilog HDL Declaration information at PlatformDesigner_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at PlatformDesigner_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at PlatformDesigner_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at PlatformDesigner_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at PlatformDesigner_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at PlatformDesigner_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at PlatformDesigner_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at PlatformDesigner_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at AVL_MM_ADAPTER.v(13): always construct contains both blocking and non-blocking assignments File: C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/AVL_MM_ADAPTER.v Line: 13
Warning (10268): Verilog HDL information at AVL_MM_ADAPTER.v(13): always construct contains both blocking and non-blocking assignments File: C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/AVL_MM_ADAPTER.v Line: 13
