<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MachineIRBuilder.h source code [llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::DstOp,llvm::FlagsOp,llvm::MachineIRBuilder,llvm::MachineIRBuilderState,llvm::SrcOp "/>
<link rel="stylesheet" href="../../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h'; var root_path = '../../../../../..'; var data_path = '../../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>include</a>/<a href='../..'>llvm</a>/<a href='..'>CodeGen</a>/<a href='./'>GlobalISel</a>/<a href='MachineIRBuilder.h.html'>MachineIRBuilder.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- llvm/CodeGen/GlobalISel/MachineIRBuilder.h - MIBuilder --*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file declares the MachineIRBuilder class.</i></td></tr>
<tr><th id="10">10</th><td><i>/// This is a helper class to build MachineInstr.</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_GLOBALISEL_MACHINEIRBUILDER_H">LLVM_CODEGEN_GLOBALISEL_MACHINEIRBUILDER_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_GLOBALISEL_MACHINEIRBUILDER_H" data-ref="_M/LLVM_CODEGEN_GLOBALISEL_MACHINEIRBUILDER_H">LLVM_CODEGEN_GLOBALISEL_MACHINEIRBUILDER_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="CSEInfo.h.html">"llvm/CodeGen/GlobalISel/CSEInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../LowLevelType.h.html">"llvm/CodeGen/LowLevelType.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../IR/Module.h.html">"llvm/IR/Module.h"</a></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>// Forward declarations.</i></td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction" id="llvm::MachineFunction">MachineFunction</a>;</td></tr>
<tr><th id="30">30</th><td><b>class</b> <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="31">31</th><td><b>class</b> <a class="type" href="../PseudoSourceValue.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo" id="llvm::TargetInstrInfo">TargetInstrInfo</a>;</td></tr>
<tr><th id="32">32</th><td><b>class</b> <a class="type" href="GISelChangeObserver.h.html#llvm::GISelChangeObserver" title='llvm::GISelChangeObserver' data-ref="llvm::GISelChangeObserver" data-ref-filename="llvm..GISelChangeObserver" id="llvm::GISelChangeObserver">GISelChangeObserver</a>;</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i class="doc">/// Class which stores all the state required in a MachineIRBuilder.</i></td></tr>
<tr><th id="35">35</th><td><i class="doc">/// Since MachineIRBuilders will only store state in this object, it allows</i></td></tr>
<tr><th id="36">36</th><td><i class="doc">/// to transfer BuilderState between different kinds of MachineIRBuilders.</i></td></tr>
<tr><th id="37">37</th><td><b>struct</b> <dfn class="type def" id="llvm::MachineIRBuilderState" title='llvm::MachineIRBuilderState' data-ref="llvm::MachineIRBuilderState" data-ref-filename="llvm..MachineIRBuilderState">MachineIRBuilderState</dfn> {</td></tr>
<tr><th id="38">38</th><td>  <i class="doc">/// MachineFunction under construction.</i></td></tr>
<tr><th id="39">39</th><td>  <a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="decl field" id="llvm::MachineIRBuilderState::MF" title='llvm::MachineIRBuilderState::MF' data-ref="llvm::MachineIRBuilderState::MF" data-ref-filename="llvm..MachineIRBuilderState..MF">MF</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="40">40</th><td>  <i class="doc">/// Information used to access the description of the opcodes.</i></td></tr>
<tr><th id="41">41</th><td>  <em>const</em> <a class="type" href="../PseudoSourceValue.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="decl field" id="llvm::MachineIRBuilderState::TII" title='llvm::MachineIRBuilderState::TII' data-ref="llvm::MachineIRBuilderState::TII" data-ref-filename="llvm..MachineIRBuilderState..TII">TII</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="42">42</th><td>  <i class="doc">/// Information used to verify types are consistent and to create virtual registers.</i></td></tr>
<tr><th id="43">43</th><td>  <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="decl field" id="llvm::MachineIRBuilderState::MRI" title='llvm::MachineIRBuilderState::MRI' data-ref="llvm::MachineIRBuilderState::MRI" data-ref-filename="llvm..MachineIRBuilderState..MRI">MRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="44">44</th><td>  <i class="doc">/// Debug location to be set to any instruction we create.</i></td></tr>
<tr><th id="45">45</th><td>  <a class="type" href="../../IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="decl field" id="llvm::MachineIRBuilderState::DL" title='llvm::MachineIRBuilderState::DL' data-ref="llvm::MachineIRBuilderState::DL" data-ref-filename="llvm..MachineIRBuilderState..DL">DL</dfn>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>  <i class="doc">/// <span class="command">\name</span> <span class="verb">Fields describing the insertion point.</span></i></td></tr>
<tr><th id="48">48</th><td><i class="doc">  /// @{</i></td></tr>
<tr><th id="49">49</th><td>  <a class="type" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl field" id="llvm::MachineIRBuilderState::MBB" title='llvm::MachineIRBuilderState::MBB' data-ref="llvm::MachineIRBuilderState::MBB" data-ref-filename="llvm..MachineIRBuilderState..MBB">MBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="50">50</th><td>  <a class="type" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="decl field" id="llvm::MachineIRBuilderState::II" title='llvm::MachineIRBuilderState::II' data-ref="llvm::MachineIRBuilderState::II" data-ref-filename="llvm..MachineIRBuilderState..II">II</dfn>;</td></tr>
<tr><th id="51">51</th><td>  <i class="doc">/// @}</i></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <a class="type" href="GISelChangeObserver.h.html#llvm::GISelChangeObserver" title='llvm::GISelChangeObserver' data-ref="llvm::GISelChangeObserver" data-ref-filename="llvm..GISelChangeObserver">GISelChangeObserver</a> *<dfn class="decl field" id="llvm::MachineIRBuilderState::Observer" title='llvm::MachineIRBuilderState::Observer' data-ref="llvm::MachineIRBuilderState::Observer" data-ref-filename="llvm..MachineIRBuilderState..Observer">Observer</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>  <a class="type" href="CSEInfo.h.html#llvm::GISelCSEInfo" title='llvm::GISelCSEInfo' data-ref="llvm::GISelCSEInfo" data-ref-filename="llvm..GISelCSEInfo">GISelCSEInfo</a> *<dfn class="decl field" id="llvm::MachineIRBuilderState::CSEInfo" title='llvm::MachineIRBuilderState::CSEInfo' data-ref="llvm::MachineIRBuilderState::CSEInfo" data-ref-filename="llvm..MachineIRBuilderState..CSEInfo">CSEInfo</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="56">56</th><td>};</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><b>class</b> <dfn class="type def" id="llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</dfn> {</td></tr>
<tr><th id="59">59</th><td>  <b>union</b> {</td></tr>
<tr><th id="60">60</th><td>    <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="decl field" id="llvm::DstOp::(anonymous)::LLTTy" title='llvm::DstOp::(anonymous union)::LLTTy' data-ref="llvm::DstOp::(anonymous)::LLTTy" data-ref-filename="llvm..DstOp..(anonymous)..LLTTy">LLTTy</dfn>;</td></tr>
<tr><th id="61">61</th><td>    <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl field" id="llvm::DstOp::(anonymous)::Reg" title='llvm::DstOp::(anonymous union)::Reg' data-ref="llvm::DstOp::(anonymous)::Reg" data-ref-filename="llvm..DstOp..(anonymous)..Reg">Reg</dfn>;</td></tr>
<tr><th id="62">62</th><td>    <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl field" id="llvm::DstOp::(anonymous)::RC" title='llvm::DstOp::(anonymous union)::RC' data-ref="llvm::DstOp::(anonymous)::RC" data-ref-filename="llvm..DstOp..(anonymous)..RC">RC</dfn>;</td></tr>
<tr><th id="63">63</th><td>  };</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><b>public</b>:</td></tr>
<tr><th id="66">66</th><td>  <b>enum</b> <b>class</b> <dfn class="type def" id="llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType" data-ref-filename="llvm..DstOp..DstType">DstType</dfn> { <dfn class="enum" id="llvm::DstOp::DstType::Ty_LLT" title='llvm::DstOp::DstType::Ty_LLT' data-ref="llvm::DstOp::DstType::Ty_LLT" data-ref-filename="llvm..DstOp..DstType..Ty_LLT">Ty_LLT</dfn>, <dfn class="enum" id="llvm::DstOp::DstType::Ty_Reg" title='llvm::DstOp::DstType::Ty_Reg' data-ref="llvm::DstOp::DstType::Ty_Reg" data-ref-filename="llvm..DstOp..DstType..Ty_Reg">Ty_Reg</dfn>, <dfn class="enum" id="llvm::DstOp::DstType::Ty_RC" title='llvm::DstOp::DstType::Ty_RC' data-ref="llvm::DstOp::DstType::Ty_RC" data-ref-filename="llvm..DstOp..DstType..Ty_RC">Ty_RC</dfn> };</td></tr>
<tr><th id="67">67</th><td>  <dfn class="decl def fn" id="_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej" data-ref-filename="_ZN4llvm5DstOpC1Ej">DstOp</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1R" title='R' data-type='unsigned int' data-ref="1R" data-ref-filename="1R">R</dfn>) : <a class="ref field" href="#llvm::DstOp::(anonymous)::Reg" title='llvm::DstOp::(anonymous union)::Reg' data-ref="llvm::DstOp::(anonymous)::Reg" data-ref-filename="llvm..DstOp..(anonymous)..Reg">Reg</a><a class="ref fn" href="../Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a><a class="local col1 ref" href="#1R" title='R' data-ref="1R" data-ref-filename="1R">R</a>), <a class="member field" href="#llvm::DstOp::Ty" title='llvm::DstOp::Ty' data-ref="llvm::DstOp::Ty" data-ref-filename="llvm..DstOp..Ty">Ty</a>(<a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType" data-ref-filename="llvm..DstOp..DstType">DstType</a>::<a class="enum" href="#llvm::DstOp::DstType::Ty_Reg" title='llvm::DstOp::DstType::Ty_Reg' data-ref="llvm::DstOp::DstType::Ty_Reg" data-ref-filename="llvm..DstOp..DstType..Ty_Reg">Ty_Reg</a>) {}</td></tr>
<tr><th id="68">68</th><td>  <dfn class="decl def fn" id="_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE">DstOp</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="2R" title='R' data-type='llvm::Register' data-ref="2R" data-ref-filename="2R">R</dfn>) : <a class="ref field" href="#llvm::DstOp::(anonymous)::Reg" title='llvm::DstOp::(anonymous union)::Reg' data-ref="llvm::DstOp::(anonymous)::Reg" data-ref-filename="llvm..DstOp..(anonymous)..Reg">Reg</a><a class="ref fn" href="../Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_">(</a><a class="local col2 ref" href="#2R" title='R' data-ref="2R" data-ref-filename="2R">R</a>), <a class="member field" href="#llvm::DstOp::Ty" title='llvm::DstOp::Ty' data-ref="llvm::DstOp::Ty" data-ref-filename="llvm..DstOp..Ty">Ty</a>(<a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType" data-ref-filename="llvm..DstOp..DstType">DstType</a>::<a class="enum" href="#llvm::DstOp::DstType::Ty_Reg" title='llvm::DstOp::DstType::Ty_Reg' data-ref="llvm::DstOp::DstType::Ty_Reg" data-ref-filename="llvm..DstOp..DstType..Ty_Reg">Ty_Reg</a>) {}</td></tr>
<tr><th id="69">69</th><td>  <dfn class="decl def fn" id="_ZN4llvm5DstOpC1ERKNS_14MachineOperandE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm5DstOpC1ERKNS_14MachineOperandE">DstOp</dfn>(<em>const</em> <a class="type" href="../MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="3Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="3Op" data-ref-filename="3Op">Op</dfn>) : <a class="ref field" href="#llvm::DstOp::(anonymous)::Reg" title='llvm::DstOp::(anonymous union)::Reg' data-ref="llvm::DstOp::(anonymous)::Reg" data-ref-filename="llvm..DstOp..(anonymous)..Reg">Reg</a><a class="ref fn" href="../Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1EOS0_" data-ref-filename="_ZN4llvm8RegisterC1EOS0_">(</a><a class="local col3 ref" href="#3Op" title='Op' data-ref="3Op" data-ref-filename="3Op">Op</a>.<a class="ref fn" href="../MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()), <a class="member field" href="#llvm::DstOp::Ty" title='llvm::DstOp::Ty' data-ref="llvm::DstOp::Ty" data-ref-filename="llvm..DstOp..Ty">Ty</a>(<a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType" data-ref-filename="llvm..DstOp..DstType">DstType</a>::<a class="enum" href="#llvm::DstOp::DstType::Ty_Reg" title='llvm::DstOp::DstType::Ty_Reg' data-ref="llvm::DstOp::DstType::Ty_Reg" data-ref-filename="llvm..DstOp..DstType..Ty_Reg">Ty_Reg</a>) {}</td></tr>
<tr><th id="70">70</th><td>  <dfn class="decl def fn" id="_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE">DstOp</dfn>(<em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="4T" title='T' data-type='const llvm::LLT' data-ref="4T" data-ref-filename="4T">T</dfn>) : <a class="ref field" href="#llvm::DstOp::(anonymous)::LLTTy" title='llvm::DstOp::(anonymous union)::LLTTy' data-ref="llvm::DstOp::(anonymous)::LLTTy" data-ref-filename="llvm..DstOp..(anonymous)..LLTTy">LLTTy</a><a class="ref fn" href="../../Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_">(</a><a class="local col4 ref" href="#4T" title='T' data-ref="4T" data-ref-filename="4T">T</a>), <a class="member field" href="#llvm::DstOp::Ty" title='llvm::DstOp::Ty' data-ref="llvm::DstOp::Ty" data-ref-filename="llvm..DstOp..Ty">Ty</a>(<a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType" data-ref-filename="llvm..DstOp..DstType">DstType</a>::<a class="enum" href="#llvm::DstOp::DstType::Ty_LLT" title='llvm::DstOp::DstType::Ty_LLT' data-ref="llvm::DstOp::DstType::Ty_LLT" data-ref-filename="llvm..DstOp..DstType..Ty_LLT">Ty_LLT</a>) {}</td></tr>
<tr><th id="71">71</th><td>  <dfn class="decl def fn" id="_ZN4llvm5DstOpC1EPKNS_19TargetRegisterClassE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1EPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm5DstOpC1EPKNS_19TargetRegisterClassE">DstOp</dfn>(<em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="5TRC" title='TRC' data-type='const llvm::TargetRegisterClass *' data-ref="5TRC" data-ref-filename="5TRC">TRC</dfn>) : <a class="ref field" href="#llvm::DstOp::(anonymous)::RC" title='llvm::DstOp::(anonymous union)::RC' data-ref="llvm::DstOp::(anonymous)::RC" data-ref-filename="llvm..DstOp..(anonymous)..RC">RC</a>(<a class="local col5 ref" href="#5TRC" title='TRC' data-ref="5TRC" data-ref-filename="5TRC">TRC</a>), <a class="member field" href="#llvm::DstOp::Ty" title='llvm::DstOp::Ty' data-ref="llvm::DstOp::Ty" data-ref-filename="llvm..DstOp..Ty">Ty</a>(<a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType" data-ref-filename="llvm..DstOp..DstType">DstType</a>::<a class="enum" href="#llvm::DstOp::DstType::Ty_RC" title='llvm::DstOp::DstType::Ty_RC' data-ref="llvm::DstOp::DstType::Ty_RC" data-ref-filename="llvm..DstOp..DstType..Ty_RC">Ty_RC</a>) {}</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZNK4llvm5DstOp11addDefToMIBERNS_19MachineRegisterInfoERNS_19MachineInstrBuilderE" title='llvm::DstOp::addDefToMIB' data-ref="_ZNK4llvm5DstOp11addDefToMIBERNS_19MachineRegisterInfoERNS_19MachineInstrBuilderE" data-ref-filename="_ZNK4llvm5DstOp11addDefToMIBERNS_19MachineRegisterInfoERNS_19MachineInstrBuilderE">addDefToMIB</dfn>(<a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="6MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="6MRI" data-ref-filename="6MRI">MRI</dfn>, <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col7 decl" id="7MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="7MIB" data-ref-filename="7MIB">MIB</dfn>) <em>const</em> {</td></tr>
<tr><th id="74">74</th><td>    <b>switch</b> (<a class="member field" href="#llvm::DstOp::Ty" title='llvm::DstOp::Ty' data-ref="llvm::DstOp::Ty" data-ref-filename="llvm..DstOp..Ty">Ty</a>) {</td></tr>
<tr><th id="75">75</th><td>    <b>case</b> <a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType" data-ref-filename="llvm..DstOp..DstType">DstType</a>::<a class="enum" href="#llvm::DstOp::DstType::Ty_Reg" title='llvm::DstOp::DstType::Ty_Reg' data-ref="llvm::DstOp::DstType::Ty_Reg" data-ref-filename="llvm..DstOp..DstType..Ty_Reg">Ty_Reg</a>:</td></tr>
<tr><th id="76">76</th><td>      <a class="local col7 ref" href="#7MIB" title='MIB' data-ref="7MIB" data-ref-filename="7MIB">MIB</a>.<a class="ref fn" href="../MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref field" href="#llvm::DstOp::(anonymous)::Reg" title='llvm::DstOp::(anonymous union)::Reg' data-ref="llvm::DstOp::(anonymous)::Reg" data-ref-filename="llvm..DstOp..(anonymous)..Reg">Reg</a>);</td></tr>
<tr><th id="77">77</th><td>      <b>break</b>;</td></tr>
<tr><th id="78">78</th><td>    <b>case</b> <a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType" data-ref-filename="llvm..DstOp..DstType">DstType</a>::<a class="enum" href="#llvm::DstOp::DstType::Ty_LLT" title='llvm::DstOp::DstType::Ty_LLT' data-ref="llvm::DstOp::DstType::Ty_LLT" data-ref-filename="llvm..DstOp..DstType..Ty_LLT">Ty_LLT</a>:</td></tr>
<tr><th id="79">79</th><td>      <a class="local col7 ref" href="#7MIB" title='MIB' data-ref="7MIB" data-ref-filename="7MIB">MIB</a>.<a class="ref fn" href="../MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="local col6 ref" href="#6MRI" title='MRI' data-ref="6MRI" data-ref-filename="6MRI">MRI</a>.<a class="ref fn" href="../MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref field" href="#llvm::DstOp::(anonymous)::LLTTy" title='llvm::DstOp::(anonymous union)::LLTTy' data-ref="llvm::DstOp::(anonymous)::LLTTy" data-ref-filename="llvm..DstOp..(anonymous)..LLTTy">LLTTy</a>));</td></tr>
<tr><th id="80">80</th><td>      <b>break</b>;</td></tr>
<tr><th id="81">81</th><td>    <b>case</b> <a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType" data-ref-filename="llvm..DstOp..DstType">DstType</a>::<a class="enum" href="#llvm::DstOp::DstType::Ty_RC" title='llvm::DstOp::DstType::Ty_RC' data-ref="llvm::DstOp::DstType::Ty_RC" data-ref-filename="llvm..DstOp..DstType..Ty_RC">Ty_RC</a>:</td></tr>
<tr><th id="82">82</th><td>      <a class="local col7 ref" href="#7MIB" title='MIB' data-ref="7MIB" data-ref-filename="7MIB">MIB</a>.<a class="ref fn" href="../MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="local col6 ref" href="#6MRI" title='MRI' data-ref="6MRI" data-ref-filename="6MRI">MRI</a>.<a class="ref fn" href="../MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="ref field" href="#llvm::DstOp::(anonymous)::RC" title='llvm::DstOp::(anonymous union)::RC' data-ref="llvm::DstOp::(anonymous)::RC" data-ref-filename="llvm..DstOp..(anonymous)..RC">RC</a>));</td></tr>
<tr><th id="83">83</th><td>      <b>break</b>;</td></tr>
<tr><th id="84">84</th><td>    }</td></tr>
<tr><th id="85">85</th><td>  }</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="decl def fn" id="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</dfn>(<em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="8MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="8MRI" data-ref-filename="8MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="88">88</th><td>    <b>switch</b> (<a class="member field" href="#llvm::DstOp::Ty" title='llvm::DstOp::Ty' data-ref="llvm::DstOp::Ty" data-ref-filename="llvm..DstOp..Ty">Ty</a>) {</td></tr>
<tr><th id="89">89</th><td>    <b>case</b> <a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType" data-ref-filename="llvm..DstOp..DstType">DstType</a>::<a class="enum" href="#llvm::DstOp::DstType::Ty_RC" title='llvm::DstOp::DstType::Ty_RC' data-ref="llvm::DstOp::DstType::Ty_RC" data-ref-filename="llvm..DstOp..DstType..Ty_RC">Ty_RC</a>:</td></tr>
<tr><th id="90">90</th><td>      <b>return</b> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a><a class="ref fn" href="../../Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLTC1Ev" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1Ev" data-ref-filename="_ZN4llvm3LLTC1Ev">{</a>};</td></tr>
<tr><th id="91">91</th><td>    <b>case</b> <a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType" data-ref-filename="llvm..DstOp..DstType">DstType</a>::<a class="enum" href="#llvm::DstOp::DstType::Ty_LLT" title='llvm::DstOp::DstType::Ty_LLT' data-ref="llvm::DstOp::DstType::Ty_LLT" data-ref-filename="llvm..DstOp..DstType..Ty_LLT">Ty_LLT</a>:</td></tr>
<tr><th id="92">92</th><td>      <b>return</b> <a class="ref fn fake" href="../../Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref field" href="#llvm::DstOp::(anonymous)::LLTTy" title='llvm::DstOp::(anonymous union)::LLTTy' data-ref="llvm::DstOp::(anonymous)::LLTTy" data-ref-filename="llvm..DstOp..(anonymous)..LLTTy">LLTTy</a>;</td></tr>
<tr><th id="93">93</th><td>    <b>case</b> <a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType" data-ref-filename="llvm..DstOp..DstType">DstType</a>::<a class="enum" href="#llvm::DstOp::DstType::Ty_Reg" title='llvm::DstOp::DstType::Ty_Reg' data-ref="llvm::DstOp::DstType::Ty_Reg" data-ref-filename="llvm..DstOp..DstType..Ty_Reg">Ty_Reg</a>:</td></tr>
<tr><th id="94">94</th><td>      <b>return</b> <a class="local col8 ref" href="#8MRI" title='MRI' data-ref="8MRI" data-ref-filename="8MRI">MRI</a>.<a class="ref fn" href="../MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref field" href="#llvm::DstOp::(anonymous)::Reg" title='llvm::DstOp::(anonymous union)::Reg' data-ref="llvm::DstOp::(anonymous)::Reg" data-ref-filename="llvm..DstOp..(anonymous)..Reg">Reg</a>);</td></tr>
<tr><th id="95">95</th><td>    }</td></tr>
<tr><th id="96">96</th><td>    <a class="macro" href="../../Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unrecognised DstOp::DstType enum"</q>);</td></tr>
<tr><th id="97">97</th><td>  }</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl def fn" id="_ZNK4llvm5DstOp6getRegEv" title='llvm::DstOp::getReg' data-ref="_ZNK4llvm5DstOp6getRegEv" data-ref-filename="_ZNK4llvm5DstOp6getRegEv">getReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="100">100</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Ty == DstType::Ty_Reg &amp;&amp; <q>"Not a register"</q>);</td></tr>
<tr><th id="101">101</th><td>    <b>return</b> <a class="ref fn fake" href="../Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref field" href="#llvm::DstOp::(anonymous)::Reg" title='llvm::DstOp::(anonymous union)::Reg' data-ref="llvm::DstOp::(anonymous)::Reg" data-ref-filename="llvm..DstOp..(anonymous)..Reg">Reg</a>;</td></tr>
<tr><th id="102">102</th><td>  }</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl def fn" id="_ZNK4llvm5DstOp11getRegClassEv" title='llvm::DstOp::getRegClass' data-ref="_ZNK4llvm5DstOp11getRegClassEv" data-ref-filename="_ZNK4llvm5DstOp11getRegClassEv">getRegClass</dfn>() <em>const</em> {</td></tr>
<tr><th id="105">105</th><td>    <b>switch</b> (<a class="member field" href="#llvm::DstOp::Ty" title='llvm::DstOp::Ty' data-ref="llvm::DstOp::Ty" data-ref-filename="llvm..DstOp..Ty">Ty</a>) {</td></tr>
<tr><th id="106">106</th><td>    <b>case</b> <a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType" data-ref-filename="llvm..DstOp..DstType">DstType</a>::<a class="enum" href="#llvm::DstOp::DstType::Ty_RC" title='llvm::DstOp::DstType::Ty_RC' data-ref="llvm::DstOp::DstType::Ty_RC" data-ref-filename="llvm..DstOp..DstType..Ty_RC">Ty_RC</a>:</td></tr>
<tr><th id="107">107</th><td>      <b>return</b> <a class="ref field" href="#llvm::DstOp::(anonymous)::RC" title='llvm::DstOp::(anonymous union)::RC' data-ref="llvm::DstOp::(anonymous)::RC" data-ref-filename="llvm..DstOp..(anonymous)..RC">RC</a>;</td></tr>
<tr><th id="108">108</th><td>    <b>default</b>:</td></tr>
<tr><th id="109">109</th><td>      <a class="macro" href="../../Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Not a RC Operand"</q>);</td></tr>
<tr><th id="110">110</th><td>    }</td></tr>
<tr><th id="111">111</th><td>  }</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType" data-ref-filename="llvm..DstOp..DstType">DstType</a> <dfn class="decl def fn" id="_ZNK4llvm5DstOp12getDstOpKindEv" title='llvm::DstOp::getDstOpKind' data-ref="_ZNK4llvm5DstOp12getDstOpKindEv" data-ref-filename="_ZNK4llvm5DstOp12getDstOpKindEv">getDstOpKind</dfn>() <em>const</em> { <b>return</b> <a class="member field" href="#llvm::DstOp::Ty" title='llvm::DstOp::Ty' data-ref="llvm::DstOp::Ty" data-ref-filename="llvm..DstOp..Ty">Ty</a>; }</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><b>private</b>:</td></tr>
<tr><th id="116">116</th><td>  <a class="type" href="#llvm::DstOp::DstType" title='llvm::DstOp::DstType' data-ref="llvm::DstOp::DstType" data-ref-filename="llvm..DstOp..DstType">DstType</a> <dfn class="decl field" id="llvm::DstOp::Ty" title='llvm::DstOp::Ty' data-ref="llvm::DstOp::Ty" data-ref-filename="llvm..DstOp..Ty">Ty</dfn>;</td></tr>
<tr><th id="117">117</th><td>};</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><b>class</b> <dfn class="type def" id="llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</dfn> {</td></tr>
<tr><th id="120">120</th><td>  <b>union</b> {</td></tr>
<tr><th id="121">121</th><td>    <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl field" id="llvm::SrcOp::(anonymous)::SrcMIB" title='llvm::SrcOp::(anonymous union)::SrcMIB' data-ref="llvm::SrcOp::(anonymous)::SrcMIB" data-ref-filename="llvm..SrcOp..(anonymous)..SrcMIB">SrcMIB</dfn>;</td></tr>
<tr><th id="122">122</th><td>    <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl field" id="llvm::SrcOp::(anonymous)::Reg" title='llvm::SrcOp::(anonymous union)::Reg' data-ref="llvm::SrcOp::(anonymous)::Reg" data-ref-filename="llvm..SrcOp..(anonymous)..Reg">Reg</dfn>;</td></tr>
<tr><th id="123">123</th><td>    <a class="type" href="../../IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="decl field" id="llvm::SrcOp::(anonymous)::Pred" title='llvm::SrcOp::(anonymous union)::Pred' data-ref="llvm::SrcOp::(anonymous)::Pred" data-ref-filename="llvm..SrcOp..(anonymous)..Pred">Pred</dfn>;</td></tr>
<tr><th id="124">124</th><td>    <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="decl field" id="llvm::SrcOp::(anonymous)::Imm" title='llvm::SrcOp::(anonymous union)::Imm' data-ref="llvm::SrcOp::(anonymous)::Imm" data-ref-filename="llvm..SrcOp..(anonymous)..Imm">Imm</dfn>;</td></tr>
<tr><th id="125">125</th><td>  };</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><b>public</b>:</td></tr>
<tr><th id="128">128</th><td>  <b>enum</b> <b>class</b> <dfn class="type def" id="llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType" data-ref-filename="llvm..SrcOp..SrcType">SrcType</dfn> { <dfn class="enum" id="llvm::SrcOp::SrcType::Ty_Reg" title='llvm::SrcOp::SrcType::Ty_Reg' data-ref="llvm::SrcOp::SrcType::Ty_Reg" data-ref-filename="llvm..SrcOp..SrcType..Ty_Reg">Ty_Reg</dfn>, <dfn class="enum" id="llvm::SrcOp::SrcType::Ty_MIB" title='llvm::SrcOp::SrcType::Ty_MIB' data-ref="llvm::SrcOp::SrcType::Ty_MIB" data-ref-filename="llvm..SrcOp..SrcType..Ty_MIB">Ty_MIB</dfn>, <dfn class="enum" id="llvm::SrcOp::SrcType::Ty_Predicate" title='llvm::SrcOp::SrcType::Ty_Predicate' data-ref="llvm::SrcOp::SrcType::Ty_Predicate" data-ref-filename="llvm..SrcOp..SrcType..Ty_Predicate">Ty_Predicate</dfn>, <dfn class="enum" id="llvm::SrcOp::SrcType::Ty_Imm" title='llvm::SrcOp::SrcType::Ty_Imm' data-ref="llvm::SrcOp::SrcType::Ty_Imm" data-ref-filename="llvm..SrcOp..SrcType..Ty_Imm">Ty_Imm</dfn> };</td></tr>
<tr><th id="129">129</th><td>  <dfn class="decl def fn" id="_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE">SrcOp</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="9R" title='R' data-type='llvm::Register' data-ref="9R" data-ref-filename="9R">R</dfn>) : <a class="ref field" href="#llvm::SrcOp::(anonymous)::Reg" title='llvm::SrcOp::(anonymous union)::Reg' data-ref="llvm::SrcOp::(anonymous)::Reg" data-ref-filename="llvm..SrcOp..(anonymous)..Reg">Reg</a><a class="ref fn" href="../Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_">(</a><a class="local col9 ref" href="#9R" title='R' data-ref="9R" data-ref-filename="9R">R</a>), <a class="member field" href="#llvm::SrcOp::Ty" title='llvm::SrcOp::Ty' data-ref="llvm::SrcOp::Ty" data-ref-filename="llvm..SrcOp..Ty">Ty</a>(<a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType" data-ref-filename="llvm..SrcOp..SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_Reg" title='llvm::SrcOp::SrcType::Ty_Reg' data-ref="llvm::SrcOp::SrcType::Ty_Reg" data-ref-filename="llvm..SrcOp..SrcType..Ty_Reg">Ty_Reg</a>) {}</td></tr>
<tr><th id="130">130</th><td>  <dfn class="decl def fn" id="_ZN4llvm5SrcOpC1ERKNS_14MachineOperandE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_14MachineOperandE">SrcOp</dfn>(<em>const</em> <a class="type" href="../MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="10Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="10Op" data-ref-filename="10Op">Op</dfn>) : <a class="ref field" href="#llvm::SrcOp::(anonymous)::Reg" title='llvm::SrcOp::(anonymous union)::Reg' data-ref="llvm::SrcOp::(anonymous)::Reg" data-ref-filename="llvm..SrcOp..(anonymous)..Reg">Reg</a><a class="ref fn" href="../Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1EOS0_" data-ref-filename="_ZN4llvm8RegisterC1EOS0_">(</a><a class="local col0 ref" href="#10Op" title='Op' data-ref="10Op" data-ref-filename="10Op">Op</a>.<a class="ref fn" href="../MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()), <a class="member field" href="#llvm::SrcOp::Ty" title='llvm::SrcOp::Ty' data-ref="llvm::SrcOp::Ty" data-ref-filename="llvm..SrcOp..Ty">Ty</a>(<a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType" data-ref-filename="llvm..SrcOp..SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_Reg" title='llvm::SrcOp::SrcType::Ty_Reg' data-ref="llvm::SrcOp::SrcType::Ty_Reg" data-ref-filename="llvm..SrcOp..SrcType..Ty_Reg">Ty_Reg</a>) {}</td></tr>
<tr><th id="131">131</th><td>  <dfn class="decl def fn" id="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE">SrcOp</dfn>(<em>const</em> <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col1 decl" id="11MIB" title='MIB' data-type='const llvm::MachineInstrBuilder &amp;' data-ref="11MIB" data-ref-filename="11MIB">MIB</dfn>) : <a class="ref field" href="#llvm::SrcOp::(anonymous)::SrcMIB" title='llvm::SrcOp::(anonymous union)::SrcMIB' data-ref="llvm::SrcOp::(anonymous)::SrcMIB" data-ref-filename="llvm..SrcOp..(anonymous)..SrcMIB">SrcMIB</a><a class="ref fn" href="../MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_">(</a><a class="local col1 ref" href="#11MIB" title='MIB' data-ref="11MIB" data-ref-filename="11MIB">MIB</a>), <a class="member field" href="#llvm::SrcOp::Ty" title='llvm::SrcOp::Ty' data-ref="llvm::SrcOp::Ty" data-ref-filename="llvm..SrcOp..Ty">Ty</a>(<a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType" data-ref-filename="llvm..SrcOp..SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_MIB" title='llvm::SrcOp::SrcType::Ty_MIB' data-ref="llvm::SrcOp::SrcType::Ty_MIB" data-ref-filename="llvm..SrcOp..SrcType..Ty_MIB">Ty_MIB</a>) {}</td></tr>
<tr><th id="132">132</th><td>  <dfn class="decl def fn" id="_ZN4llvm5SrcOpC1ENS_7CmpInst9PredicateE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_7CmpInst9PredicateE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_7CmpInst9PredicateE">SrcOp</dfn>(<em>const</em> <a class="type" href="../../IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="local col2 decl" id="12P" title='P' data-type='const CmpInst::Predicate' data-ref="12P" data-ref-filename="12P">P</dfn>) : <a class="ref field" href="#llvm::SrcOp::(anonymous)::Pred" title='llvm::SrcOp::(anonymous union)::Pred' data-ref="llvm::SrcOp::(anonymous)::Pred" data-ref-filename="llvm..SrcOp..(anonymous)..Pred">Pred</a>(<a class="local col2 ref" href="#12P" title='P' data-ref="12P" data-ref-filename="12P">P</a>), <a class="member field" href="#llvm::SrcOp::Ty" title='llvm::SrcOp::Ty' data-ref="llvm::SrcOp::Ty" data-ref-filename="llvm..SrcOp..Ty">Ty</a>(<a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType" data-ref-filename="llvm..SrcOp..SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_Predicate" title='llvm::SrcOp::SrcType::Ty_Predicate' data-ref="llvm::SrcOp::SrcType::Ty_Predicate" data-ref-filename="llvm..SrcOp..SrcType..Ty_Predicate">Ty_Predicate</a>) {}</td></tr>
<tr><th id="133">133</th><td>  <i class="doc">/// Use of registers held in unsigned integer variables (or more rarely signed</i></td></tr>
<tr><th id="134">134</th><td><i class="doc">  /// integers) is no longer permitted to avoid ambiguity with upcoming support</i></td></tr>
<tr><th id="135">135</th><td><i class="doc">  /// for immediates.</i></td></tr>
<tr><th id="136">136</th><td>  <dfn class="decl def fn" id="_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej" data-ref-filename="_ZN4llvm5SrcOpC1Ej">SrcOp</dfn>(<em>unsigned</em>) = <b>delete</b>;</td></tr>
<tr><th id="137">137</th><td>  <dfn class="decl def fn" id="_ZN4llvm5SrcOpC1Ei" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ei" data-ref-filename="_ZN4llvm5SrcOpC1Ei">SrcOp</dfn>(<em>int</em>) = <b>delete</b>;</td></tr>
<tr><th id="138">138</th><td>  <dfn class="decl def fn" id="_ZN4llvm5SrcOpC1Em" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Em" data-ref-filename="_ZN4llvm5SrcOpC1Em">SrcOp</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="13V" title='V' data-type='uint64_t' data-ref="13V" data-ref-filename="13V">V</dfn>) : <a class="ref field" href="#llvm::SrcOp::(anonymous)::Imm" title='llvm::SrcOp::(anonymous union)::Imm' data-ref="llvm::SrcOp::(anonymous)::Imm" data-ref-filename="llvm..SrcOp..(anonymous)..Imm">Imm</a>(<a class="local col3 ref" href="#13V" title='V' data-ref="13V" data-ref-filename="13V">V</a>), <a class="member field" href="#llvm::SrcOp::Ty" title='llvm::SrcOp::Ty' data-ref="llvm::SrcOp::Ty" data-ref-filename="llvm..SrcOp..Ty">Ty</a>(<a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType" data-ref-filename="llvm..SrcOp..SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_Imm" title='llvm::SrcOp::SrcType::Ty_Imm' data-ref="llvm::SrcOp::SrcType::Ty_Imm" data-ref-filename="llvm..SrcOp..SrcType..Ty_Imm">Ty_Imm</a>) {}</td></tr>
<tr><th id="139">139</th><td>  <dfn class="decl def fn" id="_ZN4llvm5SrcOpC1El" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1El" data-ref-filename="_ZN4llvm5SrcOpC1El">SrcOp</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="14V" title='V' data-type='int64_t' data-ref="14V" data-ref-filename="14V">V</dfn>) : <a class="ref field" href="#llvm::SrcOp::(anonymous)::Imm" title='llvm::SrcOp::(anonymous union)::Imm' data-ref="llvm::SrcOp::(anonymous)::Imm" data-ref-filename="llvm..SrcOp..(anonymous)..Imm">Imm</a>(<a class="local col4 ref" href="#14V" title='V' data-ref="14V" data-ref-filename="14V">V</a>), <a class="member field" href="#llvm::SrcOp::Ty" title='llvm::SrcOp::Ty' data-ref="llvm::SrcOp::Ty" data-ref-filename="llvm..SrcOp..Ty">Ty</a>(<a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType" data-ref-filename="llvm..SrcOp..SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_Imm" title='llvm::SrcOp::SrcType::Ty_Imm' data-ref="llvm::SrcOp::SrcType::Ty_Imm" data-ref-filename="llvm..SrcOp..SrcType..Ty_Imm">Ty_Imm</a>) {}</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZNK4llvm5SrcOp11addSrcToMIBERNS_19MachineInstrBuilderE" title='llvm::SrcOp::addSrcToMIB' data-ref="_ZNK4llvm5SrcOp11addSrcToMIBERNS_19MachineInstrBuilderE" data-ref-filename="_ZNK4llvm5SrcOp11addSrcToMIBERNS_19MachineInstrBuilderE">addSrcToMIB</dfn>(<a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col5 decl" id="15MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="15MIB" data-ref-filename="15MIB">MIB</dfn>) <em>const</em> {</td></tr>
<tr><th id="142">142</th><td>    <b>switch</b> (<a class="member field" href="#llvm::SrcOp::Ty" title='llvm::SrcOp::Ty' data-ref="llvm::SrcOp::Ty" data-ref-filename="llvm..SrcOp..Ty">Ty</a>) {</td></tr>
<tr><th id="143">143</th><td>    <b>case</b> <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType" data-ref-filename="llvm..SrcOp..SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_Predicate" title='llvm::SrcOp::SrcType::Ty_Predicate' data-ref="llvm::SrcOp::SrcType::Ty_Predicate" data-ref-filename="llvm..SrcOp..SrcType..Ty_Predicate">Ty_Predicate</a>:</td></tr>
<tr><th id="144">144</th><td>      <a class="local col5 ref" href="#15MIB" title='MIB' data-ref="15MIB" data-ref-filename="15MIB">MIB</a>.<a class="ref fn" href="../MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12addPredicateENS_7CmpInst9PredicateE" title='llvm::MachineInstrBuilder::addPredicate' data-ref="_ZNK4llvm19MachineInstrBuilder12addPredicateENS_7CmpInst9PredicateE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12addPredicateENS_7CmpInst9PredicateE">addPredicate</a>(<a class="ref field" href="#llvm::SrcOp::(anonymous)::Pred" title='llvm::SrcOp::(anonymous union)::Pred' data-ref="llvm::SrcOp::(anonymous)::Pred" data-ref-filename="llvm..SrcOp..(anonymous)..Pred">Pred</a>);</td></tr>
<tr><th id="145">145</th><td>      <b>break</b>;</td></tr>
<tr><th id="146">146</th><td>    <b>case</b> <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType" data-ref-filename="llvm..SrcOp..SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_Reg" title='llvm::SrcOp::SrcType::Ty_Reg' data-ref="llvm::SrcOp::SrcType::Ty_Reg" data-ref-filename="llvm..SrcOp..SrcType..Ty_Reg">Ty_Reg</a>:</td></tr>
<tr><th id="147">147</th><td>      <a class="local col5 ref" href="#15MIB" title='MIB' data-ref="15MIB" data-ref-filename="15MIB">MIB</a>.<a class="ref fn" href="../MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref field" href="#llvm::SrcOp::(anonymous)::Reg" title='llvm::SrcOp::(anonymous union)::Reg' data-ref="llvm::SrcOp::(anonymous)::Reg" data-ref-filename="llvm..SrcOp..(anonymous)..Reg">Reg</a>);</td></tr>
<tr><th id="148">148</th><td>      <b>break</b>;</td></tr>
<tr><th id="149">149</th><td>    <b>case</b> <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType" data-ref-filename="llvm..SrcOp..SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_MIB" title='llvm::SrcOp::SrcType::Ty_MIB' data-ref="llvm::SrcOp::SrcType::Ty_MIB" data-ref-filename="llvm..SrcOp..SrcType..Ty_MIB">Ty_MIB</a>:</td></tr>
<tr><th id="150">150</th><td>      <a class="local col5 ref" href="#15MIB" title='MIB' data-ref="15MIB" data-ref-filename="15MIB">MIB</a>.<a class="ref fn" href="../MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref field" href="#llvm::SrcOp::(anonymous)::SrcMIB" title='llvm::SrcOp::(anonymous union)::SrcMIB' data-ref="llvm::SrcOp::(anonymous)::SrcMIB" data-ref-filename="llvm..SrcOp..(anonymous)..SrcMIB">SrcMIB</a><a class="ref fn" href="../MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="151">151</th><td>      <b>break</b>;</td></tr>
<tr><th id="152">152</th><td>    <b>case</b> <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType" data-ref-filename="llvm..SrcOp..SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_Imm" title='llvm::SrcOp::SrcType::Ty_Imm' data-ref="llvm::SrcOp::SrcType::Ty_Imm" data-ref-filename="llvm..SrcOp..SrcType..Ty_Imm">Ty_Imm</a>:</td></tr>
<tr><th id="153">153</th><td>      <a class="local col5 ref" href="#15MIB" title='MIB' data-ref="15MIB" data-ref-filename="15MIB">MIB</a>.<a class="ref fn" href="../MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="ref field" href="#llvm::SrcOp::(anonymous)::Imm" title='llvm::SrcOp::(anonymous union)::Imm' data-ref="llvm::SrcOp::(anonymous)::Imm" data-ref-filename="llvm..SrcOp..(anonymous)..Imm">Imm</a>);</td></tr>
<tr><th id="154">154</th><td>      <b>break</b>;</td></tr>
<tr><th id="155">155</th><td>    }</td></tr>
<tr><th id="156">156</th><td>  }</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="decl def fn" id="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</dfn>(<em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="16MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="16MRI" data-ref-filename="16MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="159">159</th><td>    <b>switch</b> (<a class="member field" href="#llvm::SrcOp::Ty" title='llvm::SrcOp::Ty' data-ref="llvm::SrcOp::Ty" data-ref-filename="llvm..SrcOp..Ty">Ty</a>) {</td></tr>
<tr><th id="160">160</th><td>    <b>case</b> <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType" data-ref-filename="llvm..SrcOp..SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_Predicate" title='llvm::SrcOp::SrcType::Ty_Predicate' data-ref="llvm::SrcOp::SrcType::Ty_Predicate" data-ref-filename="llvm..SrcOp..SrcType..Ty_Predicate">Ty_Predicate</a>:</td></tr>
<tr><th id="161">161</th><td>    <b>case</b> <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType" data-ref-filename="llvm..SrcOp..SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_Imm" title='llvm::SrcOp::SrcType::Ty_Imm' data-ref="llvm::SrcOp::SrcType::Ty_Imm" data-ref-filename="llvm..SrcOp..SrcType..Ty_Imm">Ty_Imm</a>:</td></tr>
<tr><th id="162">162</th><td>      <a class="macro" href="../../Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Not a register operand"</q>);</td></tr>
<tr><th id="163">163</th><td>    <b>case</b> <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType" data-ref-filename="llvm..SrcOp..SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_Reg" title='llvm::SrcOp::SrcType::Ty_Reg' data-ref="llvm::SrcOp::SrcType::Ty_Reg" data-ref-filename="llvm..SrcOp..SrcType..Ty_Reg">Ty_Reg</a>:</td></tr>
<tr><th id="164">164</th><td>      <b>return</b> <a class="local col6 ref" href="#16MRI" title='MRI' data-ref="16MRI" data-ref-filename="16MRI">MRI</a>.<a class="ref fn" href="../MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref field" href="#llvm::SrcOp::(anonymous)::Reg" title='llvm::SrcOp::(anonymous union)::Reg' data-ref="llvm::SrcOp::(anonymous)::Reg" data-ref-filename="llvm..SrcOp..(anonymous)..Reg">Reg</a>);</td></tr>
<tr><th id="165">165</th><td>    <b>case</b> <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType" data-ref-filename="llvm..SrcOp..SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_MIB" title='llvm::SrcOp::SrcType::Ty_MIB' data-ref="llvm::SrcOp::SrcType::Ty_MIB" data-ref-filename="llvm..SrcOp..SrcType..Ty_MIB">Ty_MIB</a>:</td></tr>
<tr><th id="166">166</th><td>      <b>return</b> <a class="local col6 ref" href="#16MRI" title='MRI' data-ref="16MRI" data-ref-filename="16MRI">MRI</a>.<a class="ref fn" href="../MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref field" href="#llvm::SrcOp::(anonymous)::SrcMIB" title='llvm::SrcOp::(anonymous union)::SrcMIB' data-ref="llvm::SrcOp::(anonymous)::SrcMIB" data-ref-filename="llvm..SrcOp..(anonymous)..SrcMIB">SrcMIB</a><a class="ref fn" href="../MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="167">167</th><td>    }</td></tr>
<tr><th id="168">168</th><td>    <a class="macro" href="../../Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unrecognised SrcOp::SrcType enum"</q>);</td></tr>
<tr><th id="169">169</th><td>  }</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>  <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl def fn" id="_ZNK4llvm5SrcOp6getRegEv" title='llvm::SrcOp::getReg' data-ref="_ZNK4llvm5SrcOp6getRegEv" data-ref-filename="_ZNK4llvm5SrcOp6getRegEv">getReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="172">172</th><td>    <b>switch</b> (<a class="member field" href="#llvm::SrcOp::Ty" title='llvm::SrcOp::Ty' data-ref="llvm::SrcOp::Ty" data-ref-filename="llvm..SrcOp..Ty">Ty</a>) {</td></tr>
<tr><th id="173">173</th><td>    <b>case</b> <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType" data-ref-filename="llvm..SrcOp..SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_Predicate" title='llvm::SrcOp::SrcType::Ty_Predicate' data-ref="llvm::SrcOp::SrcType::Ty_Predicate" data-ref-filename="llvm..SrcOp..SrcType..Ty_Predicate">Ty_Predicate</a>:</td></tr>
<tr><th id="174">174</th><td>    <b>case</b> <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType" data-ref-filename="llvm..SrcOp..SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_Imm" title='llvm::SrcOp::SrcType::Ty_Imm' data-ref="llvm::SrcOp::SrcType::Ty_Imm" data-ref-filename="llvm..SrcOp..SrcType..Ty_Imm">Ty_Imm</a>:</td></tr>
<tr><th id="175">175</th><td>      <a class="macro" href="../../Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Not a register operand"</q>);</td></tr>
<tr><th id="176">176</th><td>    <b>case</b> <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType" data-ref-filename="llvm..SrcOp..SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_Reg" title='llvm::SrcOp::SrcType::Ty_Reg' data-ref="llvm::SrcOp::SrcType::Ty_Reg" data-ref-filename="llvm..SrcOp..SrcType..Ty_Reg">Ty_Reg</a>:</td></tr>
<tr><th id="177">177</th><td>      <b>return</b> <a class="ref fn fake" href="../Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref field" href="#llvm::SrcOp::(anonymous)::Reg" title='llvm::SrcOp::(anonymous union)::Reg' data-ref="llvm::SrcOp::(anonymous)::Reg" data-ref-filename="llvm..SrcOp..(anonymous)..Reg">Reg</a>;</td></tr>
<tr><th id="178">178</th><td>    <b>case</b> <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType" data-ref-filename="llvm..SrcOp..SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_MIB" title='llvm::SrcOp::SrcType::Ty_MIB' data-ref="llvm::SrcOp::SrcType::Ty_MIB" data-ref-filename="llvm..SrcOp..SrcType..Ty_MIB">Ty_MIB</a>:</td></tr>
<tr><th id="179">179</th><td>      <b>return</b> <a class="ref field" href="#llvm::SrcOp::(anonymous)::SrcMIB" title='llvm::SrcOp::(anonymous union)::SrcMIB' data-ref="llvm::SrcOp::(anonymous)::SrcMIB" data-ref-filename="llvm..SrcOp..(anonymous)..SrcMIB">SrcMIB</a><a class="ref fn" href="../MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="180">180</th><td>    }</td></tr>
<tr><th id="181">181</th><td>    <a class="macro" href="../../Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unrecognised SrcOp::SrcType enum"</q>);</td></tr>
<tr><th id="182">182</th><td>  }</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>  <a class="type" href="../../IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="decl def fn" id="_ZNK4llvm5SrcOp12getPredicateEv" title='llvm::SrcOp::getPredicate' data-ref="_ZNK4llvm5SrcOp12getPredicateEv" data-ref-filename="_ZNK4llvm5SrcOp12getPredicateEv">getPredicate</dfn>() <em>const</em> {</td></tr>
<tr><th id="185">185</th><td>    <b>switch</b> (<a class="member field" href="#llvm::SrcOp::Ty" title='llvm::SrcOp::Ty' data-ref="llvm::SrcOp::Ty" data-ref-filename="llvm..SrcOp..Ty">Ty</a>) {</td></tr>
<tr><th id="186">186</th><td>    <b>case</b> <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType" data-ref-filename="llvm..SrcOp..SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_Predicate" title='llvm::SrcOp::SrcType::Ty_Predicate' data-ref="llvm::SrcOp::SrcType::Ty_Predicate" data-ref-filename="llvm..SrcOp..SrcType..Ty_Predicate">Ty_Predicate</a>:</td></tr>
<tr><th id="187">187</th><td>      <b>return</b> <a class="ref field" href="#llvm::SrcOp::(anonymous)::Pred" title='llvm::SrcOp::(anonymous union)::Pred' data-ref="llvm::SrcOp::(anonymous)::Pred" data-ref-filename="llvm..SrcOp..(anonymous)..Pred">Pred</a>;</td></tr>
<tr><th id="188">188</th><td>    <b>default</b>:</td></tr>
<tr><th id="189">189</th><td>      <a class="macro" href="../../Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Not a register operand"</q>);</td></tr>
<tr><th id="190">190</th><td>    }</td></tr>
<tr><th id="191">191</th><td>  }</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="decl def fn" id="_ZNK4llvm5SrcOp6getImmEv" title='llvm::SrcOp::getImm' data-ref="_ZNK4llvm5SrcOp6getImmEv" data-ref-filename="_ZNK4llvm5SrcOp6getImmEv">getImm</dfn>() <em>const</em> {</td></tr>
<tr><th id="194">194</th><td>    <b>switch</b> (<a class="member field" href="#llvm::SrcOp::Ty" title='llvm::SrcOp::Ty' data-ref="llvm::SrcOp::Ty" data-ref-filename="llvm..SrcOp..Ty">Ty</a>) {</td></tr>
<tr><th id="195">195</th><td>    <b>case</b> <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType" data-ref-filename="llvm..SrcOp..SrcType">SrcType</a>::<a class="enum" href="#llvm::SrcOp::SrcType::Ty_Imm" title='llvm::SrcOp::SrcType::Ty_Imm' data-ref="llvm::SrcOp::SrcType::Ty_Imm" data-ref-filename="llvm..SrcOp..SrcType..Ty_Imm">Ty_Imm</a>:</td></tr>
<tr><th id="196">196</th><td>      <b>return</b> <a class="ref field" href="#llvm::SrcOp::(anonymous)::Imm" title='llvm::SrcOp::(anonymous union)::Imm' data-ref="llvm::SrcOp::(anonymous)::Imm" data-ref-filename="llvm..SrcOp..(anonymous)..Imm">Imm</a>;</td></tr>
<tr><th id="197">197</th><td>    <b>default</b>:</td></tr>
<tr><th id="198">198</th><td>      <a class="macro" href="../../Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Not an immediate"</q>);</td></tr>
<tr><th id="199">199</th><td>    }</td></tr>
<tr><th id="200">200</th><td>  }</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType" data-ref-filename="llvm..SrcOp..SrcType">SrcType</a> <dfn class="decl def fn" id="_ZNK4llvm5SrcOp12getSrcOpKindEv" title='llvm::SrcOp::getSrcOpKind' data-ref="_ZNK4llvm5SrcOp12getSrcOpKindEv" data-ref-filename="_ZNK4llvm5SrcOp12getSrcOpKindEv">getSrcOpKind</dfn>() <em>const</em> { <b>return</b> <a class="member field" href="#llvm::SrcOp::Ty" title='llvm::SrcOp::Ty' data-ref="llvm::SrcOp::Ty" data-ref-filename="llvm..SrcOp..Ty">Ty</a>; }</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><b>private</b>:</td></tr>
<tr><th id="205">205</th><td>  <a class="type" href="#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType" data-ref-filename="llvm..SrcOp..SrcType">SrcType</a> <dfn class="decl field" id="llvm::SrcOp::Ty" title='llvm::SrcOp::Ty' data-ref="llvm::SrcOp::Ty" data-ref-filename="llvm..SrcOp..Ty">Ty</dfn>;</td></tr>
<tr><th id="206">206</th><td>};</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><b>class</b> <dfn class="type def" id="llvm::FlagsOp" title='llvm::FlagsOp' data-ref="llvm::FlagsOp" data-ref-filename="llvm..FlagsOp">FlagsOp</dfn> {</td></tr>
<tr><th id="209">209</th><td>  <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="decl field" id="llvm::FlagsOp::Flags" title='llvm::FlagsOp::Flags' data-ref="llvm::FlagsOp::Flags" data-ref-filename="llvm..FlagsOp..Flags">Flags</dfn>;</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><b>public</b>:</td></tr>
<tr><th id="212">212</th><td>  <b>explicit</b> <dfn class="decl def fn" id="_ZN4llvm7FlagsOpC1Ej" title='llvm::FlagsOp::FlagsOp' data-ref="_ZN4llvm7FlagsOpC1Ej" data-ref-filename="_ZN4llvm7FlagsOpC1Ej">FlagsOp</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="17F" title='F' data-type='unsigned int' data-ref="17F" data-ref-filename="17F">F</dfn>) : <a class="member field" href="#llvm::FlagsOp::Flags" title='llvm::FlagsOp::Flags' data-ref="llvm::FlagsOp::Flags" data-ref-filename="llvm..FlagsOp..Flags">Flags</a><a class="ref fn" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_">(</a><a class="local col7 ref" href="#17F" title='F' data-ref="17F" data-ref-filename="17F">F</a>) {}</td></tr>
<tr><th id="213">213</th><td>  <dfn class="decl def fn" id="_ZN4llvm7FlagsOpC1Ev" title='llvm::FlagsOp::FlagsOp' data-ref="_ZN4llvm7FlagsOpC1Ev" data-ref-filename="_ZN4llvm7FlagsOpC1Ev">FlagsOp</dfn>() : <a class="member field" href="#llvm::FlagsOp::Flags" title='llvm::FlagsOp::Flags' data-ref="llvm::FlagsOp::Flags" data-ref-filename="llvm..FlagsOp..Flags">Flags</a><a class="ref fn" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE">(</a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {}</td></tr>
<tr><th id="214">214</th><td>  <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="decl def fn" id="_ZNK4llvm7FlagsOp8getFlagsEv" title='llvm::FlagsOp::getFlags' data-ref="_ZNK4llvm7FlagsOp8getFlagsEv" data-ref-filename="_ZNK4llvm7FlagsOp8getFlagsEv">getFlags</dfn>() <em>const</em> { <b>return</b> <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="member field" href="#llvm::FlagsOp::Flags" title='llvm::FlagsOp::Flags' data-ref="llvm::FlagsOp::Flags" data-ref-filename="llvm..FlagsOp..Flags">Flags</a>; }</td></tr>
<tr><th id="215">215</th><td>};</td></tr>
<tr><th id="216">216</th><td><i class="doc">/// Helper class to build MachineInstr.</i></td></tr>
<tr><th id="217">217</th><td><i class="doc">/// It keeps internally the insertion point and debug location for all</i></td></tr>
<tr><th id="218">218</th><td><i class="doc">/// the new instructions we want to create.</i></td></tr>
<tr><th id="219">219</th><td><i class="doc">/// This information can be modify via the related setters.</i></td></tr>
<tr><th id="220">220</th><td><b>class</b> <dfn class="type def" id="llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</dfn> {</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <a class="type" href="#llvm::MachineIRBuilderState" title='llvm::MachineIRBuilderState' data-ref="llvm::MachineIRBuilderState" data-ref-filename="llvm..MachineIRBuilderState">MachineIRBuilderState</a> <dfn class="decl field" id="llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State" data-ref-filename="llvm..MachineIRBuilder..State">State</dfn>;</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><b>protected</b>:</td></tr>
<tr><th id="225">225</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder16validateTruncExtENS_3LLTES1_b" title='llvm::MachineIRBuilder::validateTruncExt' data-ref="_ZN4llvm16MachineIRBuilder16validateTruncExtENS_3LLTES1_b" data-ref-filename="_ZN4llvm16MachineIRBuilder16validateTruncExtENS_3LLTES1_b">validateTruncExt</dfn>(<em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="18Dst" title='Dst' data-type='const llvm::LLT' data-ref="18Dst" data-ref-filename="18Dst">Dst</dfn>, <em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="19Src" title='Src' data-type='const llvm::LLT' data-ref="19Src" data-ref-filename="19Src">Src</dfn>, <em>bool</em> <dfn class="local col0 decl" id="20IsExtend" title='IsExtend' data-type='bool' data-ref="20IsExtend" data-ref-filename="20IsExtend">IsExtend</dfn>);</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder15validateUnaryOpENS_3LLTES1_" title='llvm::MachineIRBuilder::validateUnaryOp' data-ref="_ZN4llvm16MachineIRBuilder15validateUnaryOpENS_3LLTES1_" data-ref-filename="_ZN4llvm16MachineIRBuilder15validateUnaryOpENS_3LLTES1_">validateUnaryOp</dfn>(<em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="21Res" title='Res' data-type='const llvm::LLT' data-ref="21Res" data-ref-filename="21Res">Res</dfn>, <em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="22Op0" title='Op0' data-type='const llvm::LLT' data-ref="22Op0" data-ref-filename="22Op0">Op0</dfn>);</td></tr>
<tr><th id="228">228</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder16validateBinaryOpENS_3LLTES1_S1_" title='llvm::MachineIRBuilder::validateBinaryOp' data-ref="_ZN4llvm16MachineIRBuilder16validateBinaryOpENS_3LLTES1_S1_" data-ref-filename="_ZN4llvm16MachineIRBuilder16validateBinaryOpENS_3LLTES1_S1_">validateBinaryOp</dfn>(<em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="23Res" title='Res' data-type='const llvm::LLT' data-ref="23Res" data-ref-filename="23Res">Res</dfn>, <em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="24Op0" title='Op0' data-type='const llvm::LLT' data-ref="24Op0" data-ref-filename="24Op0">Op0</dfn>, <em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="25Op1" title='Op1' data-type='const llvm::LLT' data-ref="25Op1" data-ref-filename="25Op1">Op1</dfn>);</td></tr>
<tr><th id="229">229</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder15validateShiftOpENS_3LLTES1_S1_" title='llvm::MachineIRBuilder::validateShiftOp' data-ref="_ZN4llvm16MachineIRBuilder15validateShiftOpENS_3LLTES1_S1_" data-ref-filename="_ZN4llvm16MachineIRBuilder15validateShiftOpENS_3LLTES1_S1_">validateShiftOp</dfn>(<em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="26Res" title='Res' data-type='const llvm::LLT' data-ref="26Res" data-ref-filename="26Res">Res</dfn>, <em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="27Op0" title='Op0' data-type='const llvm::LLT' data-ref="27Op0" data-ref-filename="27Op0">Op0</dfn>, <em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="28Op1" title='Op1' data-type='const llvm::LLT' data-ref="28Op1" data-ref-filename="28Op1">Op1</dfn>);</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder16validateSelectOpENS_3LLTES1_S1_S1_" title='llvm::MachineIRBuilder::validateSelectOp' data-ref="_ZN4llvm16MachineIRBuilder16validateSelectOpENS_3LLTES1_S1_S1_" data-ref-filename="_ZN4llvm16MachineIRBuilder16validateSelectOpENS_3LLTES1_S1_S1_">validateSelectOp</dfn>(<em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="29ResTy" title='ResTy' data-type='const llvm::LLT' data-ref="29ResTy" data-ref-filename="29ResTy">ResTy</dfn>, <em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="30TstTy" title='TstTy' data-type='const llvm::LLT' data-ref="30TstTy" data-ref-filename="30TstTy">TstTy</dfn>, <em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="31Op0Ty" title='Op0Ty' data-type='const llvm::LLT' data-ref="31Op0Ty" data-ref-filename="31Op0Ty">Op0Ty</dfn>,</td></tr>
<tr><th id="232">232</th><td>                        <em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="32Op1Ty" title='Op1Ty' data-type='const llvm::LLT' data-ref="32Op1Ty" data-ref-filename="32Op1Ty">Op1Ty</dfn>);</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZNK4llvm16MachineIRBuilder15recordInsertionEPNS_12MachineInstrE" title='llvm::MachineIRBuilder::recordInsertion' data-ref="_ZNK4llvm16MachineIRBuilder15recordInsertionEPNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16MachineIRBuilder15recordInsertionEPNS_12MachineInstrE">recordInsertion</dfn>(<a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="33InsertedInstr" title='InsertedInstr' data-type='llvm::MachineInstr *' data-ref="33InsertedInstr" data-ref-filename="33InsertedInstr">InsertedInstr</dfn>) <em>const</em> {</td></tr>
<tr><th id="235">235</th><td>    <b>if</b> (<a class="member field" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State" data-ref-filename="llvm..MachineIRBuilder..State">State</a>.<a class="ref field" href="#llvm::MachineIRBuilderState::Observer" title='llvm::MachineIRBuilderState::Observer' data-ref="llvm::MachineIRBuilderState::Observer" data-ref-filename="llvm..MachineIRBuilderState..Observer">Observer</a>)</td></tr>
<tr><th id="236">236</th><td>      <a class="member field" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State" data-ref-filename="llvm..MachineIRBuilder..State">State</a>.<a class="ref field" href="#llvm::MachineIRBuilderState::Observer" title='llvm::MachineIRBuilderState::Observer' data-ref="llvm::MachineIRBuilderState::Observer" data-ref-filename="llvm..MachineIRBuilderState..Observer">Observer</a>-&gt;<a class="virtual ref fn" href="GISelChangeObserver.h.html#_ZN4llvm19GISelChangeObserver12createdInstrERNS_12MachineInstrE" title='llvm::GISelChangeObserver::createdInstr' data-ref="_ZN4llvm19GISelChangeObserver12createdInstrERNS_12MachineInstrE" data-ref-filename="_ZN4llvm19GISelChangeObserver12createdInstrERNS_12MachineInstrE">createdInstr</a>(<span class='refarg'>*<a class="local col3 ref" href="#33InsertedInstr" title='InsertedInstr' data-ref="33InsertedInstr" data-ref-filename="33InsertedInstr">InsertedInstr</a></span>);</td></tr>
<tr><th id="237">237</th><td>  }</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><b>public</b>:</td></tr>
<tr><th id="240">240</th><td>  <i class="doc">/// Some constructors for easy use.</i></td></tr>
<tr><th id="241">241</th><td>  <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilderC1Ev" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1Ev" data-ref-filename="_ZN4llvm16MachineIRBuilderC1Ev">MachineIRBuilder</dfn>() = <b>default</b>;</td></tr>
<tr><th id="242">242</th><td>  <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilderC1ERNS_15MachineFunctionE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_15MachineFunctionE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_15MachineFunctionE">MachineIRBuilder</dfn>(<a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="34MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="34MF" data-ref-filename="34MF">MF</dfn>) { <a class="member fn" href="#_ZN4llvm16MachineIRBuilder5setMFERNS_15MachineFunctionE" title='llvm::MachineIRBuilder::setMF' data-ref="_ZN4llvm16MachineIRBuilder5setMFERNS_15MachineFunctionE" data-ref-filename="_ZN4llvm16MachineIRBuilder5setMFERNS_15MachineFunctionE">setMF</a>(<span class='refarg'><a class="local col4 ref" href="#34MF" title='MF' data-ref="34MF" data-ref-filename="34MF">MF</a></span>); }</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilderC1ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">MachineIRBuilder</dfn>(<a class="type" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="35MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="35MBB" data-ref-filename="35MBB">MBB</dfn>, <a class="type" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="36InsPt" title='InsPt' data-type='MachineBasicBlock::iterator' data-ref="36InsPt" data-ref-filename="36InsPt">InsPt</dfn>) {</td></tr>
<tr><th id="245">245</th><td>    <a class="member fn" href="#_ZN4llvm16MachineIRBuilder5setMFERNS_15MachineFunctionE" title='llvm::MachineIRBuilder::setMF' data-ref="_ZN4llvm16MachineIRBuilder5setMFERNS_15MachineFunctionE" data-ref-filename="_ZN4llvm16MachineIRBuilder5setMFERNS_15MachineFunctionE">setMF</a>(<span class='refarg'>*<a class="local col5 ref" href="#35MBB" title='MBB' data-ref="35MBB" data-ref-filename="35MBB">MBB</a>.<a class="ref fn" href="../MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()</span>);</td></tr>
<tr><th id="246">246</th><td>    <a class="member fn" href="#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'><a class="local col5 ref" href="#35MBB" title='MBB' data-ref="35MBB" data-ref-filename="35MBB">MBB</a></span>, <a class="ref fn fake" href="../MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#36InsPt" title='InsPt' data-ref="36InsPt" data-ref-filename="36InsPt">InsPt</a>);</td></tr>
<tr><th id="247">247</th><td>  }</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>  <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">MachineIRBuilder</dfn>(<a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="37MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="37MI" data-ref-filename="37MI">MI</dfn>) :</td></tr>
<tr><th id="250">250</th><td>    <a class="type" href="#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a><a class="ref fn" href="#_ZN4llvm16MachineIRBuilderC1ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI" data-ref-filename="37MI">MI</a>.<a class="ref fn" href="../MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>(), <a class="ref fn fake" href="../MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI" data-ref-filename="37MI">MI</a>.<a class="ref fn" href="../../ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()) {</td></tr>
<tr><th id="251">251</th><td>    <a class="member fn" href="#_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE" title='llvm::MachineIRBuilder::setInstr' data-ref="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE">setInstr</a>(<span class='refarg'><a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI" data-ref-filename="37MI">MI</a></span>);</td></tr>
<tr><th id="252">252</th><td>    <a class="member fn" href="#_ZN4llvm16MachineIRBuilder11setDebugLocERKNS_8DebugLocE" title='llvm::MachineIRBuilder::setDebugLoc' data-ref="_ZN4llvm16MachineIRBuilder11setDebugLocERKNS_8DebugLocE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setDebugLocERKNS_8DebugLocE">setDebugLoc</a>(<a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI" data-ref-filename="37MI">MI</a>.<a class="ref fn" href="../MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>());</td></tr>
<tr><th id="253">253</th><td>  }</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE">MachineIRBuilder</dfn>(<a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="38MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="38MI" data-ref-filename="38MI">MI</dfn>, <a class="type" href="GISelChangeObserver.h.html#llvm::GISelChangeObserver" title='llvm::GISelChangeObserver' data-ref="llvm::GISelChangeObserver" data-ref-filename="llvm..GISelChangeObserver">GISelChangeObserver</a> &amp;<dfn class="local col9 decl" id="39Observer" title='Observer' data-type='llvm::GISelChangeObserver &amp;' data-ref="39Observer" data-ref-filename="39Observer">Observer</dfn>) :</td></tr>
<tr><th id="256">256</th><td>    <a class="type" href="#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a><a class="ref fn" href="#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col8 ref" href="#38MI" title='MI' data-ref="38MI" data-ref-filename="38MI">MI</a>) {</td></tr>
<tr><th id="257">257</th><td>    <a class="member fn" href="#_ZN4llvm16MachineIRBuilder17setChangeObserverERNS_19GISelChangeObserverE" title='llvm::MachineIRBuilder::setChangeObserver' data-ref="_ZN4llvm16MachineIRBuilder17setChangeObserverERNS_19GISelChangeObserverE" data-ref-filename="_ZN4llvm16MachineIRBuilder17setChangeObserverERNS_19GISelChangeObserverE">setChangeObserver</a>(<span class='refarg'><a class="local col9 ref" href="#39Observer" title='Observer' data-ref="39Observer" data-ref-filename="39Observer">Observer</a></span>);</td></tr>
<tr><th id="258">258</th><td>  }</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>  <b>virtual</b> <dfn class="virtual decl def fn" id="_ZN4llvm16MachineIRBuilderD1Ev" title='llvm::MachineIRBuilder::~MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderD1Ev" data-ref-filename="_ZN4llvm16MachineIRBuilderD1Ev">~MachineIRBuilder</dfn>() = <b>default</b>;</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>  <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilderC1ERKNS_21MachineIRBuilderStateE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERKNS_21MachineIRBuilderStateE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERKNS_21MachineIRBuilderStateE">MachineIRBuilder</dfn>(<em>const</em> <a class="type" href="#llvm::MachineIRBuilderState" title='llvm::MachineIRBuilderState' data-ref="llvm::MachineIRBuilderState" data-ref-filename="llvm..MachineIRBuilderState">MachineIRBuilderState</a> &amp;<dfn class="local col0 decl" id="40BState" title='BState' data-type='const llvm::MachineIRBuilderState &amp;' data-ref="40BState" data-ref-filename="40BState">BState</dfn>) : <a class="member field" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State" data-ref-filename="llvm..MachineIRBuilder..State">State</a><a class="ref fn" href="#37" title='llvm::MachineIRBuilderState::MachineIRBuilderState' data-ref="_ZN4llvm21MachineIRBuilderStateC1ERKS0_" data-ref-filename="_ZN4llvm21MachineIRBuilderStateC1ERKS0_">(</a><a class="local col0 ref" href="#40BState" title='BState' data-ref="40BState" data-ref-filename="40BState">BState</a>) {}</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>  <em>const</em> <a class="type" href="../PseudoSourceValue.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder6getTIIEv" title='llvm::MachineIRBuilder::getTII' data-ref="_ZN4llvm16MachineIRBuilder6getTIIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getTIIEv">getTII</dfn>() {</td></tr>
<tr><th id="265">265</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(State.TII &amp;&amp; <q>"TargetInstrInfo is not set"</q>);</td></tr>
<tr><th id="266">266</th><td>    <b>return</b> *<a class="member field" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State" data-ref-filename="llvm..MachineIRBuilder..State">State</a>.<a class="ref field" href="#llvm::MachineIRBuilderState::TII" title='llvm::MachineIRBuilderState::TII' data-ref="llvm::MachineIRBuilderState::TII" data-ref-filename="llvm..MachineIRBuilderState..TII">TII</a>;</td></tr>
<tr><th id="267">267</th><td>  }</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>  <i class="doc">/// Getter for the function we currently build.</i></td></tr>
<tr><th id="270">270</th><td>  <a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</dfn>() {</td></tr>
<tr><th id="271">271</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(State.MF &amp;&amp; <q>"MachineFunction is not set"</q>);</td></tr>
<tr><th id="272">272</th><td>    <b>return</b> *<a class="member field" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State" data-ref-filename="llvm..MachineIRBuilder..State">State</a>.<a class="ref field" href="#llvm::MachineIRBuilderState::MF" title='llvm::MachineIRBuilderState::MF' data-ref="llvm::MachineIRBuilderState::MF" data-ref-filename="llvm..MachineIRBuilderState..MF">MF</a>;</td></tr>
<tr><th id="273">273</th><td>  }</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <em>const</em> <a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="decl def fn" id="_ZNK4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZNK4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZNK4llvm16MachineIRBuilder5getMFEv">getMF</dfn>() <em>const</em> {</td></tr>
<tr><th id="276">276</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(State.MF &amp;&amp; <q>"MachineFunction is not set"</q>);</td></tr>
<tr><th id="277">277</th><td>    <b>return</b> *<a class="member field" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State" data-ref-filename="llvm..MachineIRBuilder..State">State</a>.<a class="ref field" href="#llvm::MachineIRBuilderState::MF" title='llvm::MachineIRBuilderState::MF' data-ref="llvm::MachineIRBuilderState::MF" data-ref-filename="llvm..MachineIRBuilderState..MF">MF</a>;</td></tr>
<tr><th id="278">278</th><td>  }</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <em>const</em> <a class="type" href="../../IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout" data-ref-filename="llvm..DataLayout">DataLayout</a> &amp;<dfn class="decl def fn" id="_ZNK4llvm16MachineIRBuilder13getDataLayoutEv" title='llvm::MachineIRBuilder::getDataLayout' data-ref="_ZNK4llvm16MachineIRBuilder13getDataLayoutEv" data-ref-filename="_ZNK4llvm16MachineIRBuilder13getDataLayoutEv">getDataLayout</dfn>() <em>const</em> {</td></tr>
<tr><th id="281">281</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZNK4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZNK4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref fn" href="../MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv" data-ref-filename="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../IR/Module.h.html#_ZNK4llvm6Module13getDataLayoutEv" title='llvm::Module::getDataLayout' data-ref="_ZNK4llvm6Module13getDataLayoutEv" data-ref-filename="_ZNK4llvm6Module13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="282">282</th><td>  }</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>  <i class="doc">/// Getter for DebugLoc</i></td></tr>
<tr><th id="285">285</th><td>  <em>const</em> <a class="type" href="../../IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder5getDLEv" title='llvm::MachineIRBuilder::getDL' data-ref="_ZN4llvm16MachineIRBuilder5getDLEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getDLEv">getDL</dfn>() { <b>return</b> <a class="member field" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State" data-ref-filename="llvm..MachineIRBuilder..State">State</a>.<a class="ref field" href="#llvm::MachineIRBuilderState::DL" title='llvm::MachineIRBuilderState::DL' data-ref="llvm::MachineIRBuilderState::DL" data-ref-filename="llvm..MachineIRBuilderState..DL">DL</a>; }</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>  <i class="doc">/// Getter for MRI</i></td></tr>
<tr><th id="288">288</th><td>  <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</dfn>() { <b>return</b> <a class="member field" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State" data-ref-filename="llvm..MachineIRBuilder..State">State</a>.<a class="ref field" href="#llvm::MachineIRBuilderState::MRI" title='llvm::MachineIRBuilderState::MRI' data-ref="llvm::MachineIRBuilderState::MRI" data-ref-filename="llvm..MachineIRBuilderState..MRI">MRI</a>; }</td></tr>
<tr><th id="289">289</th><td>  <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="decl def fn" id="_ZNK4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZNK4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZNK4llvm16MachineIRBuilder6getMRIEv">getMRI</dfn>() <em>const</em> { <b>return</b> <a class="member field" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State" data-ref-filename="llvm..MachineIRBuilder..State">State</a>.<a class="ref field" href="#llvm::MachineIRBuilderState::MRI" title='llvm::MachineIRBuilderState::MRI' data-ref="llvm::MachineIRBuilderState::MRI" data-ref-filename="llvm..MachineIRBuilderState..MRI">MRI</a>; }</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>  <i class="doc">/// Getter for the State</i></td></tr>
<tr><th id="292">292</th><td>  <a class="type" href="#llvm::MachineIRBuilderState" title='llvm::MachineIRBuilderState' data-ref="llvm::MachineIRBuilderState" data-ref-filename="llvm..MachineIRBuilderState">MachineIRBuilderState</a> &amp;<dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder8getStateEv" title='llvm::MachineIRBuilder::getState' data-ref="_ZN4llvm16MachineIRBuilder8getStateEv" data-ref-filename="_ZN4llvm16MachineIRBuilder8getStateEv">getState</dfn>() { <b>return</b> <a class="member field" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State" data-ref-filename="llvm..MachineIRBuilder..State">State</a>; }</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>  <i class="doc">/// Getter for the basic block we currently build.</i></td></tr>
<tr><th id="295">295</th><td>  <em>const</em> <a class="type" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="decl def fn" id="_ZNK4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZNK4llvm16MachineIRBuilder6getMBBEv" data-ref-filename="_ZNK4llvm16MachineIRBuilder6getMBBEv">getMBB</dfn>() <em>const</em> {</td></tr>
<tr><th id="296">296</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(State.MBB &amp;&amp; <q>"MachineBasicBlock is not set"</q>);</td></tr>
<tr><th id="297">297</th><td>    <b>return</b> *<a class="member field" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State" data-ref-filename="llvm..MachineIRBuilder..State">State</a>.<a class="ref field" href="#llvm::MachineIRBuilderState::MBB" title='llvm::MachineIRBuilderState::MBB' data-ref="llvm::MachineIRBuilderState::MBB" data-ref-filename="llvm..MachineIRBuilderState..MBB">MBB</a>;</td></tr>
<tr><th id="298">298</th><td>  }</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <a class="type" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</dfn>() {</td></tr>
<tr><th id="301">301</th><td>    <b>return</b> <b>const_cast</b>&lt;<a class="type" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;&gt;(</td></tr>
<tr><th id="302">302</th><td>        <b>const_cast</b>&lt;<em>const</em> <a class="type" href="#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> *&gt;(<b>this</b>)-&gt;<a class="member fn" href="#_ZNK4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZNK4llvm16MachineIRBuilder6getMBBEv" data-ref-filename="_ZNK4llvm16MachineIRBuilder6getMBBEv">getMBB</a>());</td></tr>
<tr><th id="303">303</th><td>  }</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>  <a class="type" href="CSEInfo.h.html#llvm::GISelCSEInfo" title='llvm::GISelCSEInfo' data-ref="llvm::GISelCSEInfo" data-ref-filename="llvm..GISelCSEInfo">GISelCSEInfo</a> *<dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder10getCSEInfoEv" title='llvm::MachineIRBuilder::getCSEInfo' data-ref="_ZN4llvm16MachineIRBuilder10getCSEInfoEv" data-ref-filename="_ZN4llvm16MachineIRBuilder10getCSEInfoEv">getCSEInfo</dfn>() { <b>return</b> <a class="member field" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State" data-ref-filename="llvm..MachineIRBuilder..State">State</a>.<a class="ref field" href="#llvm::MachineIRBuilderState::CSEInfo" title='llvm::MachineIRBuilderState::CSEInfo' data-ref="llvm::MachineIRBuilderState::CSEInfo" data-ref-filename="llvm..MachineIRBuilderState..CSEInfo">CSEInfo</a>; }</td></tr>
<tr><th id="306">306</th><td>  <em>const</em> <a class="type" href="CSEInfo.h.html#llvm::GISelCSEInfo" title='llvm::GISelCSEInfo' data-ref="llvm::GISelCSEInfo" data-ref-filename="llvm..GISelCSEInfo">GISelCSEInfo</a> *<dfn class="decl def fn" id="_ZNK4llvm16MachineIRBuilder10getCSEInfoEv" title='llvm::MachineIRBuilder::getCSEInfo' data-ref="_ZNK4llvm16MachineIRBuilder10getCSEInfoEv" data-ref-filename="_ZNK4llvm16MachineIRBuilder10getCSEInfoEv">getCSEInfo</dfn>() <em>const</em> { <b>return</b> <a class="member field" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State" data-ref-filename="llvm..MachineIRBuilder..State">State</a>.<a class="ref field" href="#llvm::MachineIRBuilderState::CSEInfo" title='llvm::MachineIRBuilderState::CSEInfo' data-ref="llvm::MachineIRBuilderState::CSEInfo" data-ref-filename="llvm..MachineIRBuilderState..CSEInfo">CSEInfo</a>; }</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>  <i class="doc">/// Current insertion point for new instructions.</i></td></tr>
<tr><th id="309">309</th><td>  <a class="type" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder11getInsertPtEv" title='llvm::MachineIRBuilder::getInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11getInsertPtEv" data-ref-filename="_ZN4llvm16MachineIRBuilder11getInsertPtEv">getInsertPt</dfn>() { <b>return</b> <a class="ref fn fake" href="../MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State" data-ref-filename="llvm..MachineIRBuilder..State">State</a>.<a class="ref field" href="#llvm::MachineIRBuilderState::II" title='llvm::MachineIRBuilderState::II' data-ref="llvm::MachineIRBuilderState::II" data-ref-filename="llvm..MachineIRBuilderState..II">II</a>; }</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>  <i class="doc">/// Set the insertion point before the specified position.</i></td></tr>
<tr><th id="312">312</th><td><i class="doc">  /// <span class="command">\pre</span> MBB must be in getMF().</i></td></tr>
<tr><th id="313">313</th><td><i class="doc">  /// <span class="command">\pre</span> II must be a valid iterator in MBB.</i></td></tr>
<tr><th id="314">314</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</dfn>(<a class="type" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="41MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="41MBB" data-ref-filename="41MBB">MBB</dfn>, <a class="type" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="42II" title='II' data-type='MachineBasicBlock::iterator' data-ref="42II" data-ref-filename="42II">II</dfn>) {</td></tr>
<tr><th id="315">315</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MBB.getParent() == &amp;getMF() &amp;&amp;</td></tr>
<tr><th id="316">316</th><td>           <q>"Basic block is in a different function"</q>);</td></tr>
<tr><th id="317">317</th><td>    <a class="member field" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State" data-ref-filename="llvm..MachineIRBuilder..State">State</a>.<a class="ref field" href="#llvm::MachineIRBuilderState::MBB" title='llvm::MachineIRBuilderState::MBB' data-ref="llvm::MachineIRBuilderState::MBB" data-ref-filename="llvm..MachineIRBuilderState..MBB">MBB</a> = &amp;<a class="local col1 ref" href="#41MBB" title='MBB' data-ref="41MBB" data-ref-filename="41MBB">MBB</a>;</td></tr>
<tr><th id="318">318</th><td>    <a class="member field" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State" data-ref-filename="llvm..MachineIRBuilder..State">State</a>.<a class="ref field" href="#llvm::MachineIRBuilderState::II" title='llvm::MachineIRBuilderState::II' data-ref="llvm::MachineIRBuilderState::II" data-ref-filename="llvm..MachineIRBuilderState..II">II</a> <a class="ref fn" href="../MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col2 ref" href="#42II" title='II' data-ref="42II" data-ref-filename="42II">II</a>;</td></tr>
<tr><th id="319">319</th><td>  }</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  <i class="doc">/// @}</i></td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder10setCSEInfoEPNS_12GISelCSEInfoE" title='llvm::MachineIRBuilder::setCSEInfo' data-ref="_ZN4llvm16MachineIRBuilder10setCSEInfoEPNS_12GISelCSEInfoE" data-ref-filename="_ZN4llvm16MachineIRBuilder10setCSEInfoEPNS_12GISelCSEInfoE">setCSEInfo</dfn>(<a class="type" href="CSEInfo.h.html#llvm::GISelCSEInfo" title='llvm::GISelCSEInfo' data-ref="llvm::GISelCSEInfo" data-ref-filename="llvm..GISelCSEInfo">GISelCSEInfo</a> *<dfn class="local col3 decl" id="43Info" title='Info' data-type='llvm::GISelCSEInfo *' data-ref="43Info" data-ref-filename="43Info">Info</dfn>) { <a class="member field" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State" data-ref-filename="llvm..MachineIRBuilder..State">State</a>.<a class="ref field" href="#llvm::MachineIRBuilderState::CSEInfo" title='llvm::MachineIRBuilderState::CSEInfo' data-ref="llvm::MachineIRBuilderState::CSEInfo" data-ref-filename="llvm..MachineIRBuilderState..CSEInfo">CSEInfo</a> = <a class="local col3 ref" href="#43Info" title='Info' data-ref="43Info" data-ref-filename="43Info">Info</a>; }</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <i class="doc">/// <span class="command">\name</span> <span class="verb">Setters for the insertion point.</span></i></td></tr>
<tr><th id="326">326</th><td><i class="doc">  /// @{</i></td></tr>
<tr><th id="327">327</th><td><i class="doc">  /// Set the MachineFunction where to build instructions.</i></td></tr>
<tr><th id="328">328</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder5setMFERNS_15MachineFunctionE" title='llvm::MachineIRBuilder::setMF' data-ref="_ZN4llvm16MachineIRBuilder5setMFERNS_15MachineFunctionE" data-ref-filename="_ZN4llvm16MachineIRBuilder5setMFERNS_15MachineFunctionE">setMF</dfn>(<a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="44MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="44MF" data-ref-filename="44MF">MF</dfn>);</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>  <i class="doc">/// Set the insertion point to the  end of<span class="command"> \p</span> <span class="arg">MBB.</span></i></td></tr>
<tr><th id="331">331</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">MBB</span> must be contained by getMF().</i></td></tr>
<tr><th id="332">332</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE" title='llvm::MachineIRBuilder::setMBB' data-ref="_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE">setMBB</dfn>(<a class="type" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="45MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="45MBB" data-ref-filename="45MBB">MBB</dfn>) {</td></tr>
<tr><th id="333">333</th><td>    <a class="member field" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State" data-ref-filename="llvm..MachineIRBuilder..State">State</a>.<a class="ref field" href="#llvm::MachineIRBuilderState::MBB" title='llvm::MachineIRBuilderState::MBB' data-ref="llvm::MachineIRBuilderState::MBB" data-ref-filename="llvm..MachineIRBuilderState..MBB">MBB</a> = &amp;<a class="local col5 ref" href="#45MBB" title='MBB' data-ref="45MBB" data-ref-filename="45MBB">MBB</a>;</td></tr>
<tr><th id="334">334</th><td>    <a class="member field" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State" data-ref-filename="llvm..MachineIRBuilder..State">State</a>.<a class="ref field" href="#llvm::MachineIRBuilderState::II" title='llvm::MachineIRBuilderState::II' data-ref="llvm::MachineIRBuilderState::II" data-ref-filename="llvm..MachineIRBuilderState..II">II</a> <a class="ref fn" href="../MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col5 ref" href="#45MBB" title='MBB' data-ref="45MBB" data-ref-filename="45MBB">MBB</a>.<a class="ref fn" href="../MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="335">335</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(&amp;getMF() == MBB.getParent() &amp;&amp;</td></tr>
<tr><th id="336">336</th><td>           <q>"Basic block is in a different function"</q>);</td></tr>
<tr><th id="337">337</th><td>  }</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>  <i class="doc">/// Set the insertion point to before MI.</i></td></tr>
<tr><th id="340">340</th><td><i class="doc">  /// <span class="command">\pre</span> MI must be in getMF().</i></td></tr>
<tr><th id="341">341</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE" title='llvm::MachineIRBuilder::setInstr' data-ref="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE">setInstr</dfn>(<a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="46MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="46MI" data-ref-filename="46MI">MI</dfn>) {</td></tr>
<tr><th id="342">342</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getParent() &amp;&amp; <q>"Instruction is not part of a basic block"</q>);</td></tr>
<tr><th id="343">343</th><td>    <a class="member fn" href="#_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE" title='llvm::MachineIRBuilder::setMBB' data-ref="_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE">setMBB</a>(<span class='refarg'>*<a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI" data-ref-filename="46MI">MI</a>.<a class="ref fn" href="../MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>);</td></tr>
<tr><th id="344">344</th><td>    <a class="member field" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State" data-ref-filename="llvm..MachineIRBuilder..State">State</a>.<a class="ref field" href="#llvm::MachineIRBuilderState::II" title='llvm::MachineIRBuilderState::II' data-ref="llvm::MachineIRBuilderState::II" data-ref-filename="llvm..MachineIRBuilderState..II">II</a> <a class="ref fn" href="../MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn fake" href="../MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI" data-ref-filename="46MI">MI</a>.<a class="ref fn" href="../../ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="345">345</th><td>  }</td></tr>
<tr><th id="346">346</th><td>  <i class="doc">/// @}</i></td></tr>
<tr><th id="347">347</th><td><i class="doc"></i></td></tr>
<tr><th id="348">348</th><td><i class="doc">  /// Set the insertion point to before MI, and set the debug loc to MI's loc.</i></td></tr>
<tr><th id="349">349</th><td><i class="doc">  /// <span class="command">\pre</span> MI must be in getMF().</i></td></tr>
<tr><th id="350">350</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder19setInstrAndDebugLocERNS_12MachineInstrE" title='llvm::MachineIRBuilder::setInstrAndDebugLoc' data-ref="_ZN4llvm16MachineIRBuilder19setInstrAndDebugLocERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilder19setInstrAndDebugLocERNS_12MachineInstrE">setInstrAndDebugLoc</dfn>(<a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="47MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="47MI" data-ref-filename="47MI">MI</dfn>) {</td></tr>
<tr><th id="351">351</th><td>    <a class="member fn" href="#_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE" title='llvm::MachineIRBuilder::setInstr' data-ref="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE">setInstr</a>(<span class='refarg'><a class="local col7 ref" href="#47MI" title='MI' data-ref="47MI" data-ref-filename="47MI">MI</a></span>);</td></tr>
<tr><th id="352">352</th><td>    <a class="member fn" href="#_ZN4llvm16MachineIRBuilder11setDebugLocERKNS_8DebugLocE" title='llvm::MachineIRBuilder::setDebugLoc' data-ref="_ZN4llvm16MachineIRBuilder11setDebugLocERKNS_8DebugLocE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setDebugLocERKNS_8DebugLocE">setDebugLoc</a>(<a class="local col7 ref" href="#47MI" title='MI' data-ref="47MI" data-ref-filename="47MI">MI</a>.<a class="ref fn" href="../MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>());</td></tr>
<tr><th id="353">353</th><td>  }</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder17setChangeObserverERNS_19GISelChangeObserverE" title='llvm::MachineIRBuilder::setChangeObserver' data-ref="_ZN4llvm16MachineIRBuilder17setChangeObserverERNS_19GISelChangeObserverE" data-ref-filename="_ZN4llvm16MachineIRBuilder17setChangeObserverERNS_19GISelChangeObserverE">setChangeObserver</dfn>(<a class="type" href="GISelChangeObserver.h.html#llvm::GISelChangeObserver" title='llvm::GISelChangeObserver' data-ref="llvm::GISelChangeObserver" data-ref-filename="llvm..GISelChangeObserver">GISelChangeObserver</a> &amp;<dfn class="local col8 decl" id="48Observer" title='Observer' data-type='llvm::GISelChangeObserver &amp;' data-ref="48Observer" data-ref-filename="48Observer">Observer</dfn>) {</td></tr>
<tr><th id="356">356</th><td>    <a class="member field" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State" data-ref-filename="llvm..MachineIRBuilder..State">State</a>.<a class="ref field" href="#llvm::MachineIRBuilderState::Observer" title='llvm::MachineIRBuilderState::Observer' data-ref="llvm::MachineIRBuilderState::Observer" data-ref-filename="llvm..MachineIRBuilderState..Observer">Observer</a> = &amp;<a class="local col8 ref" href="#48Observer" title='Observer' data-ref="48Observer" data-ref-filename="48Observer">Observer</a>;</td></tr>
<tr><th id="357">357</th><td>  }</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder20stopObservingChangesEv" title='llvm::MachineIRBuilder::stopObservingChanges' data-ref="_ZN4llvm16MachineIRBuilder20stopObservingChangesEv" data-ref-filename="_ZN4llvm16MachineIRBuilder20stopObservingChangesEv">stopObservingChanges</dfn>() { <a class="member field" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State" data-ref-filename="llvm..MachineIRBuilder..State">State</a>.<a class="ref field" href="#llvm::MachineIRBuilderState::Observer" title='llvm::MachineIRBuilderState::Observer' data-ref="llvm::MachineIRBuilderState::Observer" data-ref-filename="llvm..MachineIRBuilderState..Observer">Observer</a> = <b>nullptr</b>; }</td></tr>
<tr><th id="360">360</th><td>  <i class="doc">/// @}</i></td></tr>
<tr><th id="361">361</th><td><i class="doc"></i></td></tr>
<tr><th id="362">362</th><td><i class="doc">  /// Set the debug location to<span class="command"> \p</span> <span class="arg">DL</span> for all the next build instructions.</i></td></tr>
<tr><th id="363">363</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder11setDebugLocERKNS_8DebugLocE" title='llvm::MachineIRBuilder::setDebugLoc' data-ref="_ZN4llvm16MachineIRBuilder11setDebugLocERKNS_8DebugLocE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setDebugLocERKNS_8DebugLocE">setDebugLoc</dfn>(<em>const</em> <a class="type" href="../../IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="49DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="49DL" data-ref-filename="49DL">DL</dfn>) { <b>this</b>-&gt;<a class="member field" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State" data-ref-filename="llvm..MachineIRBuilder..State">State</a>.<a class="ref field" href="#llvm::MachineIRBuilderState::DL" title='llvm::MachineIRBuilderState::DL' data-ref="llvm::MachineIRBuilderState::DL" data-ref-filename="llvm..MachineIRBuilderState..DL">DL</a> <a class="ref fn" href="../../IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_" data-ref-filename="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col9 ref" href="#49DL" title='DL' data-ref="49DL" data-ref-filename="49DL">DL</a>; }</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>  <i class="doc">/// Get the current instruction's debug location.</i></td></tr>
<tr><th id="366">366</th><td>  <a class="type" href="../../IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder11getDebugLocEv" title='llvm::MachineIRBuilder::getDebugLoc' data-ref="_ZN4llvm16MachineIRBuilder11getDebugLocEv" data-ref-filename="_ZN4llvm16MachineIRBuilder11getDebugLocEv">getDebugLoc</dfn>() { <b>return</b> <a class="ref fn fake" href="../../IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="member field" href="#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State" data-ref-filename="llvm..MachineIRBuilder..State">State</a>.<a class="ref field" href="#llvm::MachineIRBuilderState::DL" title='llvm::MachineIRBuilderState::DL' data-ref="llvm::MachineIRBuilderState::DL" data-ref-filename="llvm..MachineIRBuilderState..DL">DL</a>; }</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>  <i class="doc">/// Build and insert &lt;empty&gt; =<span class="command"> \p</span> <span class="arg">Opcode</span> &lt;empty&gt;.</i></td></tr>
<tr><th id="369">369</th><td><i class="doc">  /// The insertion point is the one set by the last call of either</i></td></tr>
<tr><th id="370">370</th><td><i class="doc">  /// setBasicBlock or setMI.</i></td></tr>
<tr><th id="371">371</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="372">372</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="373">373</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="374">374</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="375">375</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="50Opcode" title='Opcode' data-type='unsigned int' data-ref="50Opcode" data-ref-filename="50Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="376">376</th><td>    <b>return</b> <a class="member fn" href="#_ZN4llvm16MachineIRBuilder11insertInstrENS_19MachineInstrBuilderE" title='llvm::MachineIRBuilder::insertInstr' data-ref="_ZN4llvm16MachineIRBuilder11insertInstrENS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm16MachineIRBuilder11insertInstrENS_19MachineInstrBuilderE">insertInstr</a>(<a class="member fn" href="#_ZN4llvm16MachineIRBuilder18buildInstrNoInsertEj" title='llvm::MachineIRBuilder::buildInstrNoInsert' data-ref="_ZN4llvm16MachineIRBuilder18buildInstrNoInsertEj" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildInstrNoInsertEj">buildInstrNoInsert</a>(<a class="local col0 ref" href="#50Opcode" title='Opcode' data-ref="50Opcode" data-ref-filename="50Opcode">Opcode</a>));</td></tr>
<tr><th id="377">377</th><td>  }</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td>  <i class="doc">/// Build but don't insert &lt;empty&gt; =<span class="command"> \p</span> <span class="arg">Opcode</span> &lt;empty&gt;.</i></td></tr>
<tr><th id="380">380</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="381">381</th><td><i class="doc">  /// <span class="command">\pre</span> setMF, setBasicBlock or setMI  must have been called.</i></td></tr>
<tr><th id="382">382</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="383">383</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="384">384</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder18buildInstrNoInsertEj" title='llvm::MachineIRBuilder::buildInstrNoInsert' data-ref="_ZN4llvm16MachineIRBuilder18buildInstrNoInsertEj" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildInstrNoInsertEj">buildInstrNoInsert</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="51Opcode" title='Opcode' data-type='unsigned int' data-ref="51Opcode" data-ref-filename="51Opcode">Opcode</dfn>);</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>  <i class="doc">/// Insert an existing instruction at the insertion point.</i></td></tr>
<tr><th id="387">387</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder11insertInstrENS_19MachineInstrBuilderE" title='llvm::MachineIRBuilder::insertInstr' data-ref="_ZN4llvm16MachineIRBuilder11insertInstrENS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm16MachineIRBuilder11insertInstrENS_19MachineInstrBuilderE">insertInstr</dfn>(<a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="52MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="52MIB" data-ref-filename="52MIB">MIB</dfn>);</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>  <i class="doc">/// Build and insert a DBG_VALUE instruction expressing the fact that the</i></td></tr>
<tr><th id="390">390</th><td><i class="doc">  /// associated<span class="command"> \p</span> <span class="arg">Variable</span> lives in<span class="command"> \p</span> <span class="arg">Reg</span> (suitably modified by<span class="command"> \p</span> <span class="arg">Expr).</span></i></td></tr>
<tr><th id="391">391</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder19buildDirectDbgValueENS_8RegisterEPKNS_6MDNodeES4_" title='llvm::MachineIRBuilder::buildDirectDbgValue' data-ref="_ZN4llvm16MachineIRBuilder19buildDirectDbgValueENS_8RegisterEPKNS_6MDNodeES4_" data-ref-filename="_ZN4llvm16MachineIRBuilder19buildDirectDbgValueENS_8RegisterEPKNS_6MDNodeES4_">buildDirectDbgValue</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="53Reg" title='Reg' data-type='llvm::Register' data-ref="53Reg" data-ref-filename="53Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode" data-ref-filename="llvm..MDNode">MDNode</a> *<dfn class="local col4 decl" id="54Variable" title='Variable' data-type='const llvm::MDNode *' data-ref="54Variable" data-ref-filename="54Variable">Variable</dfn>,</td></tr>
<tr><th id="392">392</th><td>                                          <em>const</em> <a class="type" href="../../IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode" data-ref-filename="llvm..MDNode">MDNode</a> *<dfn class="local col5 decl" id="55Expr" title='Expr' data-type='const llvm::MDNode *' data-ref="55Expr" data-ref-filename="55Expr">Expr</dfn>);</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>  <i class="doc">/// Build and insert a DBG_VALUE instruction expressing the fact that the</i></td></tr>
<tr><th id="395">395</th><td><i class="doc">  /// associated<span class="command"> \p</span> <span class="arg">Variable</span> lives in memory at<span class="command"> \p</span> <span class="arg">Reg</span> (suitably modified by<span class="command"> \p</span></i></td></tr>
<tr><th id="396">396</th><td><i class="doc">  /// <span class="arg">Expr).</span></i></td></tr>
<tr><th id="397">397</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder21buildIndirectDbgValueENS_8RegisterEPKNS_6MDNodeES4_" title='llvm::MachineIRBuilder::buildIndirectDbgValue' data-ref="_ZN4llvm16MachineIRBuilder21buildIndirectDbgValueENS_8RegisterEPKNS_6MDNodeES4_" data-ref-filename="_ZN4llvm16MachineIRBuilder21buildIndirectDbgValueENS_8RegisterEPKNS_6MDNodeES4_">buildIndirectDbgValue</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="56Reg" title='Reg' data-type='llvm::Register' data-ref="56Reg" data-ref-filename="56Reg">Reg</dfn>,</td></tr>
<tr><th id="398">398</th><td>                                            <em>const</em> <a class="type" href="../../IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode" data-ref-filename="llvm..MDNode">MDNode</a> *<dfn class="local col7 decl" id="57Variable" title='Variable' data-type='const llvm::MDNode *' data-ref="57Variable" data-ref-filename="57Variable">Variable</dfn>,</td></tr>
<tr><th id="399">399</th><td>                                            <em>const</em> <a class="type" href="../../IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode" data-ref-filename="llvm..MDNode">MDNode</a> *<dfn class="local col8 decl" id="58Expr" title='Expr' data-type='const llvm::MDNode *' data-ref="58Expr" data-ref-filename="58Expr">Expr</dfn>);</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <i class="doc">/// Build and insert a DBG_VALUE instruction expressing the fact that the</i></td></tr>
<tr><th id="402">402</th><td><i class="doc">  /// associated<span class="command"> \p</span> <span class="arg">Variable</span> lives in the stack slot specified by<span class="command"> \p</span> <span class="arg">FI</span></i></td></tr>
<tr><th id="403">403</th><td><i class="doc">  /// (suitably modified by<span class="command"> \p</span> <span class="arg">Expr).</span></i></td></tr>
<tr><th id="404">404</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder15buildFIDbgValueEiPKNS_6MDNodeES3_" title='llvm::MachineIRBuilder::buildFIDbgValue' data-ref="_ZN4llvm16MachineIRBuilder15buildFIDbgValueEiPKNS_6MDNodeES3_" data-ref-filename="_ZN4llvm16MachineIRBuilder15buildFIDbgValueEiPKNS_6MDNodeES3_">buildFIDbgValue</dfn>(<em>int</em> <dfn class="local col9 decl" id="59FI" title='FI' data-type='int' data-ref="59FI" data-ref-filename="59FI">FI</dfn>, <em>const</em> <a class="type" href="../../IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode" data-ref-filename="llvm..MDNode">MDNode</a> *<dfn class="local col0 decl" id="60Variable" title='Variable' data-type='const llvm::MDNode *' data-ref="60Variable" data-ref-filename="60Variable">Variable</dfn>,</td></tr>
<tr><th id="405">405</th><td>                                      <em>const</em> <a class="type" href="../../IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode" data-ref-filename="llvm..MDNode">MDNode</a> *<dfn class="local col1 decl" id="61Expr" title='Expr' data-type='const llvm::MDNode *' data-ref="61Expr" data-ref-filename="61Expr">Expr</dfn>);</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>  <i class="doc">/// Build and insert a DBG_VALUE instructions specifying that<span class="command"> \p</span> <span class="arg">Variable</span> is</i></td></tr>
<tr><th id="408">408</th><td><i class="doc">  /// given by<span class="command"> \p</span> <span class="arg">C</span> (suitably modified by<span class="command"> \p</span> <span class="arg">Expr).</span></i></td></tr>
<tr><th id="409">409</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder18buildConstDbgValueERKNS_8ConstantEPKNS_6MDNodeES6_" title='llvm::MachineIRBuilder::buildConstDbgValue' data-ref="_ZN4llvm16MachineIRBuilder18buildConstDbgValueERKNS_8ConstantEPKNS_6MDNodeES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildConstDbgValueERKNS_8ConstantEPKNS_6MDNodeES6_">buildConstDbgValue</dfn>(<em>const</em> <a class="type" href="../../IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a> &amp;<dfn class="local col2 decl" id="62C" title='C' data-type='const llvm::Constant &amp;' data-ref="62C" data-ref-filename="62C">C</dfn>,</td></tr>
<tr><th id="410">410</th><td>                                         <em>const</em> <a class="type" href="../../IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode" data-ref-filename="llvm..MDNode">MDNode</a> *<dfn class="local col3 decl" id="63Variable" title='Variable' data-type='const llvm::MDNode *' data-ref="63Variable" data-ref-filename="63Variable">Variable</dfn>,</td></tr>
<tr><th id="411">411</th><td>                                         <em>const</em> <a class="type" href="../../IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode" data-ref-filename="llvm..MDNode">MDNode</a> *<dfn class="local col4 decl" id="64Expr" title='Expr' data-type='const llvm::MDNode *' data-ref="64Expr" data-ref-filename="64Expr">Expr</dfn>);</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>  <i class="doc">/// Build and insert a DBG_LABEL instructions specifying that<span class="command"> \p</span> <span class="arg">Label</span> is</i></td></tr>
<tr><th id="414">414</th><td><i class="doc">  /// given. Convert "llvm.dbg.label Label" to "DBG_LABEL Label".</i></td></tr>
<tr><th id="415">415</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder13buildDbgLabelEPKNS_6MDNodeE" title='llvm::MachineIRBuilder::buildDbgLabel' data-ref="_ZN4llvm16MachineIRBuilder13buildDbgLabelEPKNS_6MDNodeE" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildDbgLabelEPKNS_6MDNodeE">buildDbgLabel</dfn>(<em>const</em> <a class="type" href="../../IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode" data-ref-filename="llvm..MDNode">MDNode</a> *<dfn class="local col5 decl" id="65Label" title='Label' data-type='const llvm::MDNode *' data-ref="65Label" data-ref-filename="65Label">Label</dfn>);</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_DYN_STACKALLOC<span class="command"> \p</span> <span class="arg">Size,</span><span class="command"> \p</span> <span class="arg">Align</span></i></td></tr>
<tr><th id="418">418</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="419">419</th><td><i class="doc">  /// G_DYN_STACKALLOC does a dynamic stack allocation and writes the address of</i></td></tr>
<tr><th id="420">420</th><td><i class="doc">  /// the allocated memory into<span class="command"> \p</span> <span class="arg">Res.</span></i></td></tr>
<tr><th id="421">421</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="422">422</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="423">423</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="424">424</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="425">425</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder18buildDynStackAllocERKNS_5DstOpERKNS_5SrcOpENS_5AlignE" title='llvm::MachineIRBuilder::buildDynStackAlloc' data-ref="_ZN4llvm16MachineIRBuilder18buildDynStackAllocERKNS_5DstOpERKNS_5SrcOpENS_5AlignE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildDynStackAllocERKNS_5DstOpERKNS_5SrcOpENS_5AlignE">buildDynStackAlloc</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col6 decl" id="66Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="66Res" data-ref-filename="66Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="67Size" title='Size' data-type='const llvm::SrcOp &amp;' data-ref="67Size" data-ref-filename="67Size">Size</dfn>,</td></tr>
<tr><th id="426">426</th><td>                                         <a class="type" href="../../Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col8 decl" id="68Alignment" title='Alignment' data-type='llvm::Align' data-ref="68Alignment" data-ref-filename="68Alignment">Alignment</dfn>);</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_FRAME_INDEX<span class="command"> \p</span> <span class="arg">Idx</span></i></td></tr>
<tr><th id="429">429</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="430">430</th><td><i class="doc">  /// G_FRAME_INDEX materializes the address of an alloca value or other</i></td></tr>
<tr><th id="431">431</th><td><i class="doc">  /// stack-based object.</i></td></tr>
<tr><th id="432">432</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="433">433</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="434">434</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="435">435</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="436">436</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="437">437</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder15buildFrameIndexERKNS_5DstOpEi" title='llvm::MachineIRBuilder::buildFrameIndex' data-ref="_ZN4llvm16MachineIRBuilder15buildFrameIndexERKNS_5DstOpEi" data-ref-filename="_ZN4llvm16MachineIRBuilder15buildFrameIndexERKNS_5DstOpEi">buildFrameIndex</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="69Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="69Res" data-ref-filename="69Res">Res</dfn>, <em>int</em> <dfn class="local col0 decl" id="70Idx" title='Idx' data-type='int' data-ref="70Idx" data-ref-filename="70Idx">Idx</dfn>);</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_GLOBAL_VALUE<span class="command"> \p</span> <span class="arg">GV</span></i></td></tr>
<tr><th id="440">440</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="441">441</th><td><i class="doc">  /// G_GLOBAL_VALUE materializes the address of the specified global</i></td></tr>
<tr><th id="442">442</th><td><i class="doc">  /// into<span class="command"> \p</span> <span class="arg">Res.</span></i></td></tr>
<tr><th id="443">443</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="444">444</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="445">445</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with pointer type</i></td></tr>
<tr><th id="446">446</th><td><i class="doc">  ///      in the same address space as<span class="command"> \p</span> <span class="arg">GV.</span></i></td></tr>
<tr><th id="447">447</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="448">448</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="449">449</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder16buildGlobalValueERKNS_5DstOpEPKNS_11GlobalValueE" title='llvm::MachineIRBuilder::buildGlobalValue' data-ref="_ZN4llvm16MachineIRBuilder16buildGlobalValueERKNS_5DstOpEPKNS_11GlobalValueE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildGlobalValueERKNS_5DstOpEPKNS_11GlobalValueE">buildGlobalValue</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col1 decl" id="71Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="71Res" data-ref-filename="71Res">Res</dfn>, <em>const</em> <a class="type" href="../../IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col2 decl" id="72GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="72GV" data-ref-filename="72GV">GV</dfn>);</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_PTR_ADD<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="452">452</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="453">453</th><td><i class="doc">  /// G_PTR_ADD adds<span class="command"> \p</span> <span class="arg">Op1</span> addressible units to the pointer specified by<span class="command"> \p</span> <span class="arg">Op0,</span></i></td></tr>
<tr><th id="454">454</th><td><i class="doc">  /// storing the resulting pointer in<span class="command"> \p</span> <span class="arg">Res.</span> Addressible units are typically</i></td></tr>
<tr><th id="455">455</th><td><i class="doc">  /// bytes but this can vary between targets.</i></td></tr>
<tr><th id="456">456</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="457">457</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="458">458</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> and<span class="command"> \p</span> <span class="arg">Op0</span> must be generic virtual registers with pointer</i></td></tr>
<tr><th id="459">459</th><td><i class="doc">  ///      type.</i></td></tr>
<tr><th id="460">460</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op1</span> must be a generic virtual register with scalar type.</i></td></tr>
<tr><th id="461">461</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="462">462</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="463">463</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder11buildPtrAddERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildPtrAdd' data-ref="_ZN4llvm16MachineIRBuilder11buildPtrAddERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildPtrAddERKNS_5DstOpERKNS_5SrcOpES6_">buildPtrAdd</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col3 decl" id="73Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="73Res" data-ref-filename="73Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="74Op0" title='Op0' data-type='const llvm::SrcOp &amp;' data-ref="74Op0" data-ref-filename="74Op0">Op0</dfn>,</td></tr>
<tr><th id="464">464</th><td>                                  <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="75Op1" title='Op1' data-type='const llvm::SrcOp &amp;' data-ref="75Op1" data-ref-filename="75Op1">Op1</dfn>);</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>  <i class="doc">/// Materialize and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_PTR_ADD<span class="command"> \p</span> <span class="arg">Op0,</span> (G_CONSTANT<span class="command"> \p</span> <span class="arg">Value)</span></i></td></tr>
<tr><th id="467">467</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="468">468</th><td><i class="doc">  /// G_PTR_ADD adds<span class="command"> \p</span> <span class="arg">Value</span> bytes to the pointer specified by<span class="command"> \p</span> <span class="arg">Op0,</span></i></td></tr>
<tr><th id="469">469</th><td><i class="doc">  /// storing the resulting pointer in<span class="command"> \p</span> <span class="arg">Res.</span> If<span class="command"> \p</span> <span class="arg">Value</span> is zero then no</i></td></tr>
<tr><th id="470">470</th><td><i class="doc">  /// G_PTR_ADD or G_CONSTANT will be created and <span class="command">\pre</span> Op0 will be assigned to</i></td></tr>
<tr><th id="471">471</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">Res.</span></i></td></tr>
<tr><th id="472">472</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="473">473</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="474">474</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op0</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="475">475</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">ValueTy</span> must be a scalar type.</i></td></tr>
<tr><th id="476">476</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be 0. This is to detect confusion between</i></td></tr>
<tr><th id="477">477</th><td><i class="doc">  ///      materializePtrAdd() and buildPtrAdd().</i></td></tr>
<tr><th id="478">478</th><td><i class="doc">  /// <span class="command">\post</span><span class="command"> \p</span> <span class="arg">Res</span> will either be a new generic virtual register of the same</i></td></tr>
<tr><th id="479">479</th><td><i class="doc">  ///       type as<span class="command"> \p</span> <span class="arg">Op0</span> or<span class="command"> \p</span> <span class="arg">Op0</span> itself.</i></td></tr>
<tr><th id="480">480</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="481">481</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="482">482</th><td>  <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a>&gt; <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder17materializePtrAddERNS_8RegisterES1_NS_3LLTEm" title='llvm::MachineIRBuilder::materializePtrAdd' data-ref="_ZN4llvm16MachineIRBuilder17materializePtrAddERNS_8RegisterES1_NS_3LLTEm" data-ref-filename="_ZN4llvm16MachineIRBuilder17materializePtrAddERNS_8RegisterES1_NS_3LLTEm">materializePtrAdd</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col6 decl" id="76Res" title='Res' data-type='llvm::Register &amp;' data-ref="76Res" data-ref-filename="76Res">Res</dfn>, <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="77Op0" title='Op0' data-type='llvm::Register' data-ref="77Op0" data-ref-filename="77Op0">Op0</dfn>,</td></tr>
<tr><th id="483">483</th><td>                                                  <em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="78ValueTy" title='ValueTy' data-type='const llvm::LLT' data-ref="78ValueTy" data-ref-filename="78ValueTy">ValueTy</dfn>,</td></tr>
<tr><th id="484">484</th><td>                                                  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="79Value" title='Value' data-type='uint64_t' data-ref="79Value" data-ref-filename="79Value">Value</dfn>);</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_PTRMASK<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="487">487</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder12buildPtrMaskERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildPtrMask' data-ref="_ZN4llvm16MachineIRBuilder12buildPtrMaskERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildPtrMaskERKNS_5DstOpERKNS_5SrcOpES6_">buildPtrMask</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col0 decl" id="80Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="80Res" data-ref-filename="80Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="81Op0" title='Op0' data-type='const llvm::SrcOp &amp;' data-ref="81Op0" data-ref-filename="81Op0">Op0</dfn>,</td></tr>
<tr><th id="488">488</th><td>                                   <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col2 decl" id="82Op1" title='Op1' data-type='const llvm::SrcOp &amp;' data-ref="82Op1" data-ref-filename="82Op1">Op1</dfn>) {</td></tr>
<tr><th id="489">489</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#606" title='llvm::TargetOpcode::G_PTRMASK' data-ref="llvm::TargetOpcode::G_PTRMASK" data-ref-filename="llvm..TargetOpcode..G_PTRMASK">G_PTRMASK</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#80Res" title='Res' data-ref="80Res" data-ref-filename="80Res">Res</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#81Op0" title='Op0' data-ref="81Op0" data-ref-filename="81Op0">Op0</a>, <a class="local col2 ref" href="#82Op1" title='Op1' data-ref="82Op1" data-ref-filename="82Op1">Op1</a>});</td></tr>
<tr><th id="490">490</th><td>  }</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_PTRMASK<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">G_CONSTANT</span> (1 &lt;&lt; NumBits) - 1</i></td></tr>
<tr><th id="493">493</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="494">494</th><td><i class="doc">  /// This clears the low bits of a pointer operand without destroying its</i></td></tr>
<tr><th id="495">495</th><td><i class="doc">  /// pointer properties. This has the effect of rounding the address *down* to</i></td></tr>
<tr><th id="496">496</th><td><i class="doc">  /// a specified alignment in bits.</i></td></tr>
<tr><th id="497">497</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="498">498</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="499">499</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> and<span class="command"> \p</span> <span class="arg">Op0</span> must be generic virtual registers with pointer</i></td></tr>
<tr><th id="500">500</th><td><i class="doc">  ///      type.</i></td></tr>
<tr><th id="501">501</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">NumBits</span> must be an integer representing the number of low bits to</i></td></tr>
<tr><th id="502">502</th><td><i class="doc">  ///      be cleared in<span class="command"> \p</span> <span class="arg">Op0.</span></i></td></tr>
<tr><th id="503">503</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="504">504</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="505">505</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder19buildMaskLowPtrBitsERKNS_5DstOpERKNS_5SrcOpEj" title='llvm::MachineIRBuilder::buildMaskLowPtrBits' data-ref="_ZN4llvm16MachineIRBuilder19buildMaskLowPtrBitsERKNS_5DstOpERKNS_5SrcOpEj" data-ref-filename="_ZN4llvm16MachineIRBuilder19buildMaskLowPtrBitsERKNS_5DstOpERKNS_5SrcOpEj">buildMaskLowPtrBits</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col3 decl" id="83Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="83Res" data-ref-filename="83Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="84Op0" title='Op0' data-type='const llvm::SrcOp &amp;' data-ref="84Op0" data-ref-filename="84Op0">Op0</dfn>,</td></tr>
<tr><th id="506">506</th><td>                                          <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="85NumBits" title='NumBits' data-type='uint32_t' data-ref="85NumBits" data-ref-filename="85NumBits">NumBits</dfn>);</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res,</span><span class="command"> \p</span> <span class="arg">CarryOut</span> = G_UADDO<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="509">509</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="510">510</th><td><i class="doc">  /// G_UADDO sets<span class="command"> \p</span> <span class="arg">Res</span> to<span class="command"> \p</span> <span class="arg">Op0</span> +<span class="command"> \p</span> <span class="arg">Op1</span> (truncated to the bit width) and</i></td></tr>
<tr><th id="511">511</th><td><i class="doc">  /// sets<span class="command"> \p</span> <span class="arg">CarryOut</span> to 1 if the result overflowed in unsigned arithmetic.</i></td></tr>
<tr><th id="512">512</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="513">513</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="514">514</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res,</span><span class="command"> \p</span> <span class="arg">Op0</span> and<span class="command"> \p</span> <span class="arg">Op1</span> must be generic virtual registers with the</i></td></tr>
<tr><th id="515">515</th><td><i class="doc">  /// same scalar type.</i></td></tr>
<tr><th id="516">516</th><td><i class="doc">  ////<span class="command">\pre</span><span class="command"> \p</span> <span class="arg">CarryOut</span> must be generic virtual register with scalar type</i></td></tr>
<tr><th id="517">517</th><td><i class="doc">  ///(typically s1)</i></td></tr>
<tr><th id="518">518</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="519">519</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="520">520</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder10buildUAddoERKNS_5DstOpES3_RKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildUAddo' data-ref="_ZN4llvm16MachineIRBuilder10buildUAddoERKNS_5DstOpES3_RKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUAddoERKNS_5DstOpES3_RKNS_5SrcOpES6_">buildUAddo</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col6 decl" id="86Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="86Res" data-ref-filename="86Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col7 decl" id="87CarryOut" title='CarryOut' data-type='const llvm::DstOp &amp;' data-ref="87CarryOut" data-ref-filename="87CarryOut">CarryOut</dfn>,</td></tr>
<tr><th id="521">521</th><td>                                 <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col8 decl" id="88Op0" title='Op0' data-type='const llvm::SrcOp &amp;' data-ref="88Op0" data-ref-filename="88Op0">Op0</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col9 decl" id="89Op1" title='Op1' data-type='const llvm::SrcOp &amp;' data-ref="89Op1" data-ref-filename="89Op1">Op1</dfn>) {</td></tr>
<tr><th id="522">522</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#427" title='llvm::TargetOpcode::G_UADDO' data-ref="llvm::TargetOpcode::G_UADDO" data-ref-filename="llvm..TargetOpcode..G_UADDO">G_UADDO</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#86Res" title='Res' data-ref="86Res" data-ref-filename="86Res">Res</a>, <a class="local col7 ref" href="#87CarryOut" title='CarryOut' data-ref="87CarryOut" data-ref-filename="87CarryOut">CarryOut</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#88Op0" title='Op0' data-ref="88Op0" data-ref-filename="88Op0">Op0</a>, <a class="local col9 ref" href="#89Op1" title='Op1' data-ref="89Op1" data-ref-filename="89Op1">Op1</a>});</td></tr>
<tr><th id="523">523</th><td>  }</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res,</span><span class="command"> \p</span> <span class="arg">CarryOut</span> = G_USUBO<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="526">526</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder10buildUSuboERKNS_5DstOpES3_RKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildUSubo' data-ref="_ZN4llvm16MachineIRBuilder10buildUSuboERKNS_5DstOpES3_RKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUSuboERKNS_5DstOpES3_RKNS_5SrcOpES6_">buildUSubo</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col0 decl" id="90Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="90Res" data-ref-filename="90Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col1 decl" id="91CarryOut" title='CarryOut' data-type='const llvm::DstOp &amp;' data-ref="91CarryOut" data-ref-filename="91CarryOut">CarryOut</dfn>,</td></tr>
<tr><th id="527">527</th><td>                                 <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col2 decl" id="92Op0" title='Op0' data-type='const llvm::SrcOp &amp;' data-ref="92Op0" data-ref-filename="92Op0">Op0</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="93Op1" title='Op1' data-type='const llvm::SrcOp &amp;' data-ref="93Op1" data-ref-filename="93Op1">Op1</dfn>) {</td></tr>
<tr><th id="528">528</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#435" title='llvm::TargetOpcode::G_USUBO' data-ref="llvm::TargetOpcode::G_USUBO" data-ref-filename="llvm..TargetOpcode..G_USUBO">G_USUBO</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#90Res" title='Res' data-ref="90Res" data-ref-filename="90Res">Res</a>, <a class="local col1 ref" href="#91CarryOut" title='CarryOut' data-ref="91CarryOut" data-ref-filename="91CarryOut">CarryOut</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#92Op0" title='Op0' data-ref="92Op0" data-ref-filename="92Op0">Op0</a>, <a class="local col3 ref" href="#93Op1" title='Op1' data-ref="93Op1" data-ref-filename="93Op1">Op1</a>});</td></tr>
<tr><th id="529">529</th><td>  }</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res,</span><span class="command"> \p</span> <span class="arg">CarryOut</span> = G_SADDO<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="532">532</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder10buildSAddoERKNS_5DstOpES3_RKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildSAddo' data-ref="_ZN4llvm16MachineIRBuilder10buildSAddoERKNS_5DstOpES3_RKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildSAddoERKNS_5DstOpES3_RKNS_5SrcOpES6_">buildSAddo</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col4 decl" id="94Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="94Res" data-ref-filename="94Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col5 decl" id="95CarryOut" title='CarryOut' data-type='const llvm::DstOp &amp;' data-ref="95CarryOut" data-ref-filename="95CarryOut">CarryOut</dfn>,</td></tr>
<tr><th id="533">533</th><td>                                 <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="96Op0" title='Op0' data-type='const llvm::SrcOp &amp;' data-ref="96Op0" data-ref-filename="96Op0">Op0</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="97Op1" title='Op1' data-type='const llvm::SrcOp &amp;' data-ref="97Op1" data-ref-filename="97Op1">Op1</dfn>) {</td></tr>
<tr><th id="534">534</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#443" title='llvm::TargetOpcode::G_SADDO' data-ref="llvm::TargetOpcode::G_SADDO" data-ref-filename="llvm..TargetOpcode..G_SADDO">G_SADDO</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#94Res" title='Res' data-ref="94Res" data-ref-filename="94Res">Res</a>, <a class="local col5 ref" href="#95CarryOut" title='CarryOut' data-ref="95CarryOut" data-ref-filename="95CarryOut">CarryOut</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#96Op0" title='Op0' data-ref="96Op0" data-ref-filename="96Op0">Op0</a>, <a class="local col7 ref" href="#97Op1" title='Op1' data-ref="97Op1" data-ref-filename="97Op1">Op1</a>});</td></tr>
<tr><th id="535">535</th><td>  }</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res,</span><span class="command"> \p</span> <span class="arg">CarryOut</span> = G_SUBO<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="538">538</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder10buildSSuboERKNS_5DstOpES3_RKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildSSubo' data-ref="_ZN4llvm16MachineIRBuilder10buildSSuboERKNS_5DstOpES3_RKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildSSuboERKNS_5DstOpES3_RKNS_5SrcOpES6_">buildSSubo</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col8 decl" id="98Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="98Res" data-ref-filename="98Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="99CarryOut" title='CarryOut' data-type='const llvm::DstOp &amp;' data-ref="99CarryOut" data-ref-filename="99CarryOut">CarryOut</dfn>,</td></tr>
<tr><th id="539">539</th><td>                                 <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="100Op0" title='Op0' data-type='const llvm::SrcOp &amp;' data-ref="100Op0" data-ref-filename="100Op0">Op0</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="101Op1" title='Op1' data-type='const llvm::SrcOp &amp;' data-ref="101Op1" data-ref-filename="101Op1">Op1</dfn>) {</td></tr>
<tr><th id="540">540</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#451" title='llvm::TargetOpcode::G_SSUBO' data-ref="llvm::TargetOpcode::G_SSUBO" data-ref-filename="llvm..TargetOpcode..G_SSUBO">G_SSUBO</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#98Res" title='Res' data-ref="98Res" data-ref-filename="98Res">Res</a>, <a class="local col9 ref" href="#99CarryOut" title='CarryOut' data-ref="99CarryOut" data-ref-filename="99CarryOut">CarryOut</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#100Op0" title='Op0' data-ref="100Op0" data-ref-filename="100Op0">Op0</a>, <a class="local col1 ref" href="#101Op1" title='Op1' data-ref="101Op1" data-ref-filename="101Op1">Op1</a>});</td></tr>
<tr><th id="541">541</th><td>  }</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res,</span><span class="command"> \p</span> <span class="arg">CarryOut</span> = G_UADDE<span class="command"> \p</span> <span class="arg">Op0,</span></i></td></tr>
<tr><th id="544">544</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">Op1,</span><span class="command"> \p</span> <span class="arg">CarryIn</span></i></td></tr>
<tr><th id="545">545</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="546">546</th><td><i class="doc">  /// G_UADDE sets<span class="command"> \p</span> <span class="arg">Res</span> to<span class="command"> \p</span> <span class="arg">Op0</span> +<span class="command"> \p</span> <span class="arg">Op1</span> +<span class="command"> \p</span> <span class="arg">CarryIn</span> (truncated to the bit</i></td></tr>
<tr><th id="547">547</th><td><i class="doc">  /// width) and sets<span class="command"> \p</span> <span class="arg">CarryOut</span> to 1 if the result overflowed in unsigned</i></td></tr>
<tr><th id="548">548</th><td><i class="doc">  /// arithmetic.</i></td></tr>
<tr><th id="549">549</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="550">550</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="551">551</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res,</span><span class="command"> \p</span> <span class="arg">Op0</span> and<span class="command"> \p</span> <span class="arg">Op1</span> must be generic virtual registers</i></td></tr>
<tr><th id="552">552</th><td><i class="doc">  ///      with the same scalar type.</i></td></tr>
<tr><th id="553">553</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">CarryOut</span> and<span class="command"> \p</span> <span class="arg">CarryIn</span> must be generic virtual</i></td></tr>
<tr><th id="554">554</th><td><i class="doc">  ///      registers with the same scalar type (typically s1)</i></td></tr>
<tr><th id="555">555</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="556">556</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="557">557</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder10buildUAddeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_" title='llvm::MachineIRBuilder::buildUAdde' data-ref="_ZN4llvm16MachineIRBuilder10buildUAddeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUAddeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_">buildUAdde</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="102Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="102Res" data-ref-filename="102Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col3 decl" id="103CarryOut" title='CarryOut' data-type='const llvm::DstOp &amp;' data-ref="103CarryOut" data-ref-filename="103CarryOut">CarryOut</dfn>,</td></tr>
<tr><th id="558">558</th><td>                                 <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="104Op0" title='Op0' data-type='const llvm::SrcOp &amp;' data-ref="104Op0" data-ref-filename="104Op0">Op0</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="105Op1" title='Op1' data-type='const llvm::SrcOp &amp;' data-ref="105Op1" data-ref-filename="105Op1">Op1</dfn>,</td></tr>
<tr><th id="559">559</th><td>                                 <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="106CarryIn" title='CarryIn' data-type='const llvm::SrcOp &amp;' data-ref="106CarryIn" data-ref-filename="106CarryIn">CarryIn</dfn>) {</td></tr>
<tr><th id="560">560</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#431" title='llvm::TargetOpcode::G_UADDE' data-ref="llvm::TargetOpcode::G_UADDE" data-ref-filename="llvm..TargetOpcode..G_UADDE">G_UADDE</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#102Res" title='Res' data-ref="102Res" data-ref-filename="102Res">Res</a>, <a class="local col3 ref" href="#103CarryOut" title='CarryOut' data-ref="103CarryOut" data-ref-filename="103CarryOut">CarryOut</a>},</td></tr>
<tr><th id="561">561</th><td>                                             <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#104Op0" title='Op0' data-ref="104Op0" data-ref-filename="104Op0">Op0</a>, <a class="local col5 ref" href="#105Op1" title='Op1' data-ref="105Op1" data-ref-filename="105Op1">Op1</a>, <a class="local col6 ref" href="#106CarryIn" title='CarryIn' data-ref="106CarryIn" data-ref-filename="106CarryIn">CarryIn</a>});</td></tr>
<tr><th id="562">562</th><td>  }</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res,</span><span class="command"> \p</span> <span class="arg">CarryOut</span> = G_USUBE<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1,</span><span class="command"> \p</span> <span class="arg">CarryInp</span></i></td></tr>
<tr><th id="565">565</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder10buildUSubeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_" title='llvm::MachineIRBuilder::buildUSube' data-ref="_ZN4llvm16MachineIRBuilder10buildUSubeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUSubeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_">buildUSube</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col7 decl" id="107Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="107Res" data-ref-filename="107Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col8 decl" id="108CarryOut" title='CarryOut' data-type='const llvm::DstOp &amp;' data-ref="108CarryOut" data-ref-filename="108CarryOut">CarryOut</dfn>,</td></tr>
<tr><th id="566">566</th><td>                                 <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col9 decl" id="109Op0" title='Op0' data-type='const llvm::SrcOp &amp;' data-ref="109Op0" data-ref-filename="109Op0">Op0</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="110Op1" title='Op1' data-type='const llvm::SrcOp &amp;' data-ref="110Op1" data-ref-filename="110Op1">Op1</dfn>,</td></tr>
<tr><th id="567">567</th><td>                                 <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="111CarryIn" title='CarryIn' data-type='const llvm::SrcOp &amp;' data-ref="111CarryIn" data-ref-filename="111CarryIn">CarryIn</dfn>) {</td></tr>
<tr><th id="568">568</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#439" title='llvm::TargetOpcode::G_USUBE' data-ref="llvm::TargetOpcode::G_USUBE" data-ref-filename="llvm..TargetOpcode..G_USUBE">G_USUBE</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col7 ref" href="#107Res" title='Res' data-ref="107Res" data-ref-filename="107Res">Res</a>, <a class="local col8 ref" href="#108CarryOut" title='CarryOut' data-ref="108CarryOut" data-ref-filename="108CarryOut">CarryOut</a>},</td></tr>
<tr><th id="569">569</th><td>                                             <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#109Op0" title='Op0' data-ref="109Op0" data-ref-filename="109Op0">Op0</a>, <a class="local col0 ref" href="#110Op1" title='Op1' data-ref="110Op1" data-ref-filename="110Op1">Op1</a>, <a class="local col1 ref" href="#111CarryIn" title='CarryIn' data-ref="111CarryIn" data-ref-filename="111CarryIn">CarryIn</a>});</td></tr>
<tr><th id="570">570</th><td>  }</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res,</span><span class="command"> \p</span> <span class="arg">CarryOut</span> = G_SADDE<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1,</span><span class="command"> \p</span> <span class="arg">CarryInp</span></i></td></tr>
<tr><th id="573">573</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder10buildSAddeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_" title='llvm::MachineIRBuilder::buildSAdde' data-ref="_ZN4llvm16MachineIRBuilder10buildSAddeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildSAddeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_">buildSAdde</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="112Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="112Res" data-ref-filename="112Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col3 decl" id="113CarryOut" title='CarryOut' data-type='const llvm::DstOp &amp;' data-ref="113CarryOut" data-ref-filename="113CarryOut">CarryOut</dfn>,</td></tr>
<tr><th id="574">574</th><td>                                 <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="114Op0" title='Op0' data-type='const llvm::SrcOp &amp;' data-ref="114Op0" data-ref-filename="114Op0">Op0</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="115Op1" title='Op1' data-type='const llvm::SrcOp &amp;' data-ref="115Op1" data-ref-filename="115Op1">Op1</dfn>,</td></tr>
<tr><th id="575">575</th><td>                                 <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="116CarryIn" title='CarryIn' data-type='const llvm::SrcOp &amp;' data-ref="116CarryIn" data-ref-filename="116CarryIn">CarryIn</dfn>) {</td></tr>
<tr><th id="576">576</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#447" title='llvm::TargetOpcode::G_SADDE' data-ref="llvm::TargetOpcode::G_SADDE" data-ref-filename="llvm..TargetOpcode..G_SADDE">G_SADDE</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#112Res" title='Res' data-ref="112Res" data-ref-filename="112Res">Res</a>, <a class="local col3 ref" href="#113CarryOut" title='CarryOut' data-ref="113CarryOut" data-ref-filename="113CarryOut">CarryOut</a>},</td></tr>
<tr><th id="577">577</th><td>                                             <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#114Op0" title='Op0' data-ref="114Op0" data-ref-filename="114Op0">Op0</a>, <a class="local col5 ref" href="#115Op1" title='Op1' data-ref="115Op1" data-ref-filename="115Op1">Op1</a>, <a class="local col6 ref" href="#116CarryIn" title='CarryIn' data-ref="116CarryIn" data-ref-filename="116CarryIn">CarryIn</a>});</td></tr>
<tr><th id="578">578</th><td>  }</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res,</span><span class="command"> \p</span> <span class="arg">CarryOut</span> = G_SSUBE<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1,</span><span class="command"> \p</span> <span class="arg">CarryInp</span></i></td></tr>
<tr><th id="581">581</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder10buildSSubeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_" title='llvm::MachineIRBuilder::buildSSube' data-ref="_ZN4llvm16MachineIRBuilder10buildSSubeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildSSubeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_">buildSSube</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col7 decl" id="117Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="117Res" data-ref-filename="117Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col8 decl" id="118CarryOut" title='CarryOut' data-type='const llvm::DstOp &amp;' data-ref="118CarryOut" data-ref-filename="118CarryOut">CarryOut</dfn>,</td></tr>
<tr><th id="582">582</th><td>                                 <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col9 decl" id="119Op0" title='Op0' data-type='const llvm::SrcOp &amp;' data-ref="119Op0" data-ref-filename="119Op0">Op0</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="120Op1" title='Op1' data-type='const llvm::SrcOp &amp;' data-ref="120Op1" data-ref-filename="120Op1">Op1</dfn>,</td></tr>
<tr><th id="583">583</th><td>                                 <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="121CarryIn" title='CarryIn' data-type='const llvm::SrcOp &amp;' data-ref="121CarryIn" data-ref-filename="121CarryIn">CarryIn</dfn>) {</td></tr>
<tr><th id="584">584</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#455" title='llvm::TargetOpcode::G_SSUBE' data-ref="llvm::TargetOpcode::G_SSUBE" data-ref-filename="llvm..TargetOpcode..G_SSUBE">G_SSUBE</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col7 ref" href="#117Res" title='Res' data-ref="117Res" data-ref-filename="117Res">Res</a>, <a class="local col8 ref" href="#118CarryOut" title='CarryOut' data-ref="118CarryOut" data-ref-filename="118CarryOut">CarryOut</a>},</td></tr>
<tr><th id="585">585</th><td>                                             <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#119Op0" title='Op0' data-ref="119Op0" data-ref-filename="119Op0">Op0</a>, <a class="local col0 ref" href="#120Op1" title='Op1' data-ref="120Op1" data-ref-filename="120Op1">Op1</a>, <a class="local col1 ref" href="#121CarryIn" title='CarryIn' data-ref="121CarryIn" data-ref-filename="121CarryIn">CarryIn</a>});</td></tr>
<tr><th id="586">586</th><td>  }</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_ANYEXT<span class="command"> \p</span> <span class="arg">Op0</span></i></td></tr>
<tr><th id="589">589</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="590">590</th><td><i class="doc">  /// G_ANYEXT produces a register of the specified width, with bits 0 to</i></td></tr>
<tr><th id="591">591</th><td><i class="doc">  /// sizeof<span class="command">(\p</span> <span class="arg">Ty)</span> * 8 set to<span class="command"> \p</span> <span class="arg">Op.</span> The remaining bits are unspecified</i></td></tr>
<tr><th id="592">592</th><td><i class="doc">  /// (i.e. this is neither zero nor sign-extension). For a vector register,</i></td></tr>
<tr><th id="593">593</th><td><i class="doc">  /// each element is extended individually.</i></td></tr>
<tr><th id="594">594</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="595">595</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="596">596</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="597">597</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="598">598</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op</span> must be smaller than<span class="command"> \p</span> <span class="arg">Res</span></i></td></tr>
<tr><th id="599">599</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="600">600</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildAnyExt' data-ref="_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE">buildAnyExt</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="122Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="122Res" data-ref-filename="122Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="123Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="123Op" data-ref-filename="123Op">Op</dfn>);</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_SEXT<span class="command"> \p</span> <span class="arg">Op</span></i></td></tr>
<tr><th id="605">605</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="606">606</th><td><i class="doc">  /// G_SEXT produces a register of the specified width, with bits 0 to</i></td></tr>
<tr><th id="607">607</th><td><i class="doc">  /// sizeof<span class="command">(\p</span> <span class="arg">Ty)</span> * 8 set to<span class="command"> \p</span> <span class="arg">Op.</span> The remaining bits are duplicated from the</i></td></tr>
<tr><th id="608">608</th><td><i class="doc">  /// high bit of<span class="command"> \p</span> <span class="arg">Op</span> (i.e. 2s-complement sign extended).</i></td></tr>
<tr><th id="609">609</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="610">610</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="611">611</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="612">612</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="613">613</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op</span> must be smaller than<span class="command"> \p</span> <span class="arg">Res</span></i></td></tr>
<tr><th id="614">614</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="615">615</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="616">616</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder9buildSExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildSExt' data-ref="_ZN4llvm16MachineIRBuilder9buildSExtERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildSExtERKNS_5DstOpERKNS_5SrcOpE">buildSExt</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col4 decl" id="124Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="124Res" data-ref-filename="124Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="125Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="125Op" data-ref-filename="125Op">Op</dfn>);</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_SEXT_INREG<span class="command"> \p</span> <span class="arg">Op,</span> ImmOp</i></td></tr>
<tr><th id="619">619</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder14buildSExtInRegERKNS_5DstOpERKNS_5SrcOpEl" title='llvm::MachineIRBuilder::buildSExtInReg' data-ref="_ZN4llvm16MachineIRBuilder14buildSExtInRegERKNS_5DstOpERKNS_5SrcOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildSExtInRegERKNS_5DstOpERKNS_5SrcOpEl">buildSExtInReg</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col6 decl" id="126Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="126Res" data-ref-filename="126Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="127Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="127Op" data-ref-filename="127Op">Op</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="128ImmOp" title='ImmOp' data-type='int64_t' data-ref="128ImmOp" data-ref-filename="128ImmOp">ImmOp</dfn>) {</td></tr>
<tr><th id="620">620</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#396" title='llvm::TargetOpcode::G_SEXT_INREG' data-ref="llvm::TargetOpcode::G_SEXT_INREG" data-ref-filename="llvm..TargetOpcode..G_SEXT_INREG">G_SEXT_INREG</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#126Res" title='Res' data-ref="126Res" data-ref-filename="126Res">Res</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col7 ref" href="#127Op" title='Op' data-ref="127Op" data-ref-filename="127Op">Op</a>, <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a><a class="ref fn" href="#_ZN4llvm5SrcOpC1El" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1El" data-ref-filename="_ZN4llvm5SrcOpC1El">(</a><a class="local col8 ref" href="#128ImmOp" title='ImmOp' data-ref="128ImmOp" data-ref-filename="128ImmOp">ImmOp</a>)});</td></tr>
<tr><th id="621">621</th><td>  }</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_FPEXT<span class="command"> \p</span> <span class="arg">Op</span></i></td></tr>
<tr><th id="624">624</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder10buildFPExtERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFPExt' data-ref="_ZN4llvm16MachineIRBuilder10buildFPExtERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildFPExtERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFPExt</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="129Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="129Res" data-ref-filename="129Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="130Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="130Op" data-ref-filename="130Op">Op</dfn>,</td></tr>
<tr><th id="625">625</th><td>                                 <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="131Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="131Flags" data-ref-filename="131Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="626">626</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#561" title='llvm::TargetOpcode::G_FPEXT' data-ref="llvm::TargetOpcode::G_FPEXT" data-ref-filename="llvm..TargetOpcode..G_FPEXT">G_FPEXT</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#129Res" title='Res' data-ref="129Res" data-ref-filename="129Res">Res</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#130Op" title='Op' data-ref="130Op" data-ref-filename="130Op">Op</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col1 ref" href="#131Flags" title='Flags' data-ref="131Flags" data-ref-filename="131Flags">Flags</a>);</td></tr>
<tr><th id="627">627</th><td>  }</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td>  <i class="doc">/// Build and insert a G_PTRTOINT instruction.</i></td></tr>
<tr><th id="631">631</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder13buildPtrToIntERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildPtrToInt' data-ref="_ZN4llvm16MachineIRBuilder13buildPtrToIntERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildPtrToIntERKNS_5DstOpERKNS_5SrcOpE">buildPtrToInt</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="132Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="132Dst" data-ref-filename="132Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="133Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="133Src" data-ref-filename="133Src">Src</dfn>) {</td></tr>
<tr><th id="632">632</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#286" title='llvm::TargetOpcode::G_PTRTOINT' data-ref="llvm::TargetOpcode::G_PTRTOINT" data-ref-filename="llvm..TargetOpcode..G_PTRTOINT">G_PTRTOINT</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#132Dst" title='Dst' data-ref="132Dst" data-ref-filename="132Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#133Src" title='Src' data-ref="133Src" data-ref-filename="133Src">Src</a>});</td></tr>
<tr><th id="633">633</th><td>  }</td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td>  <i class="doc">/// Build and insert a G_INTTOPTR instruction.</i></td></tr>
<tr><th id="636">636</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder13buildIntToPtrERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildIntToPtr' data-ref="_ZN4llvm16MachineIRBuilder13buildIntToPtrERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildIntToPtrERKNS_5DstOpERKNS_5SrcOpE">buildIntToPtr</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col4 decl" id="134Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="134Dst" data-ref-filename="134Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="135Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="135Src" data-ref-filename="135Src">Src</dfn>) {</td></tr>
<tr><th id="637">637</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#289" title='llvm::TargetOpcode::G_INTTOPTR' data-ref="llvm::TargetOpcode::G_INTTOPTR" data-ref-filename="llvm..TargetOpcode..G_INTTOPTR">G_INTTOPTR</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#134Dst" title='Dst' data-ref="134Dst" data-ref-filename="134Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#135Src" title='Src' data-ref="135Src" data-ref-filename="135Src">Src</a>});</td></tr>
<tr><th id="638">638</th><td>  }</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Dst</span> = G_BITCAST<span class="command"> \p</span> <span class="arg">Src</span></i></td></tr>
<tr><th id="641">641</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildBitcast' data-ref="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE">buildBitcast</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col6 decl" id="136Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="136Dst" data-ref-filename="136Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="137Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="137Src" data-ref-filename="137Src">Src</dfn>) {</td></tr>
<tr><th id="642">642</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#293" title='llvm::TargetOpcode::G_BITCAST' data-ref="llvm::TargetOpcode::G_BITCAST" data-ref-filename="llvm..TargetOpcode..G_BITCAST">G_BITCAST</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#136Dst" title='Dst' data-ref="136Dst" data-ref-filename="136Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col7 ref" href="#137Src" title='Src' data-ref="137Src" data-ref-filename="137Src">Src</a>});</td></tr>
<tr><th id="643">643</th><td>  }</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td>    <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Dst</span> = G_ADDRSPACE_CAST<span class="command"> \p</span> <span class="arg">Src</span></i></td></tr>
<tr><th id="646">646</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder18buildAddrSpaceCastERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildAddrSpaceCast' data-ref="_ZN4llvm16MachineIRBuilder18buildAddrSpaceCastERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildAddrSpaceCastERKNS_5DstOpERKNS_5SrcOpE">buildAddrSpaceCast</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col8 decl" id="138Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="138Dst" data-ref-filename="138Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col9 decl" id="139Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="139Src" data-ref-filename="139Src">Src</dfn>) {</td></tr>
<tr><th id="647">647</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#681" title='llvm::TargetOpcode::G_ADDRSPACE_CAST' data-ref="llvm::TargetOpcode::G_ADDRSPACE_CAST" data-ref-filename="llvm..TargetOpcode..G_ADDRSPACE_CAST">G_ADDRSPACE_CAST</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#138Dst" title='Dst' data-ref="138Dst" data-ref-filename="138Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#139Src" title='Src' data-ref="139Src" data-ref-filename="139Src">Src</a>});</td></tr>
<tr><th id="648">648</th><td>  }</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td>  <i class="doc">/// <span class="command">\return</span> The opcode of the extension the target wants to use for boolean</i></td></tr>
<tr><th id="651">651</th><td><i class="doc">  /// values.</i></td></tr>
<tr><th id="652">652</th><td>  <em>unsigned</em> <dfn class="decl fn" id="_ZNK4llvm16MachineIRBuilder12getBoolExtOpEbb" title='llvm::MachineIRBuilder::getBoolExtOp' data-ref="_ZNK4llvm16MachineIRBuilder12getBoolExtOpEbb" data-ref-filename="_ZNK4llvm16MachineIRBuilder12getBoolExtOpEbb">getBoolExtOp</dfn>(<em>bool</em> <dfn class="local col0 decl" id="140IsVec" title='IsVec' data-type='bool' data-ref="140IsVec" data-ref-filename="140IsVec">IsVec</dfn>, <em>bool</em> <dfn class="local col1 decl" id="141IsFP" title='IsFP' data-type='bool' data-ref="141IsFP" data-ref-filename="141IsFP">IsFP</dfn>) <em>const</em>;</td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td>  <i>// Build and insert \p Res = G_ANYEXT \p Op, \p Res = G_SEXT \p Op, or \p Res</i></td></tr>
<tr><th id="655">655</th><td><i>  // = G_ZEXT \p Op depending on how the target wants to extend boolean values.</i></td></tr>
<tr><th id="656">656</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder12buildBoolExtERKNS_5DstOpERKNS_5SrcOpEb" title='llvm::MachineIRBuilder::buildBoolExt' data-ref="_ZN4llvm16MachineIRBuilder12buildBoolExtERKNS_5DstOpERKNS_5SrcOpEb" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildBoolExtERKNS_5DstOpERKNS_5SrcOpEb">buildBoolExt</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="142Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="142Res" data-ref-filename="142Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="143Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="143Op" data-ref-filename="143Op">Op</dfn>,</td></tr>
<tr><th id="657">657</th><td>                                   <em>bool</em> <dfn class="local col4 decl" id="144IsFP" title='IsFP' data-type='bool' data-ref="144IsFP" data-ref-filename="144IsFP">IsFP</dfn>);</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_ZEXT<span class="command"> \p</span> <span class="arg">Op</span></i></td></tr>
<tr><th id="660">660</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="661">661</th><td><i class="doc">  /// G_ZEXT produces a register of the specified width, with bits 0 to</i></td></tr>
<tr><th id="662">662</th><td><i class="doc">  /// sizeof<span class="command">(\p</span> <span class="arg">Ty)</span> * 8 set to<span class="command"> \p</span> <span class="arg">Op.</span> The remaining bits are 0. For a vector</i></td></tr>
<tr><th id="663">663</th><td><i class="doc">  /// register, each element is extended individually.</i></td></tr>
<tr><th id="664">664</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="665">665</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="666">666</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="667">667</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="668">668</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op</span> must be smaller than<span class="command"> \p</span> <span class="arg">Res</span></i></td></tr>
<tr><th id="669">669</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="670">670</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="671">671</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder9buildZExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildZExt' data-ref="_ZN4llvm16MachineIRBuilder9buildZExtERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildZExtERKNS_5DstOpERKNS_5SrcOpE">buildZExt</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col5 decl" id="145Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="145Res" data-ref-filename="145Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="146Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="146Op" data-ref-filename="146Op">Op</dfn>);</td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_SEXT<span class="command"> \p</span> <span class="arg">Op,</span><span class="command"> \p</span> <span class="arg">Res</span> = G_TRUNC<span class="command"> \p</span> <span class="arg">Op,</span> or</i></td></tr>
<tr><th id="674">674</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">Res</span> = COPY<span class="command"> \p</span> <span class="arg">Op</span> depending on the differing sizes of<span class="command"> \p</span> <span class="arg">Res</span> and<span class="command"> \p</span> <span class="arg">Op.</span></i></td></tr>
<tr><th id="675">675</th><td><i class="doc">  ///  ///</i></td></tr>
<tr><th id="676">676</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="677">677</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="678">678</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="679">679</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="680">680</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="681">681</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder16buildSExtOrTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildSExtOrTrunc' data-ref="_ZN4llvm16MachineIRBuilder16buildSExtOrTruncERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildSExtOrTruncERKNS_5DstOpERKNS_5SrcOpE">buildSExtOrTrunc</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col7 decl" id="147Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="147Res" data-ref-filename="147Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col8 decl" id="148Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="148Op" data-ref-filename="148Op">Op</dfn>);</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_ZEXT<span class="command"> \p</span> <span class="arg">Op,</span><span class="command"> \p</span> <span class="arg">Res</span> = G_TRUNC<span class="command"> \p</span> <span class="arg">Op,</span> or</i></td></tr>
<tr><th id="684">684</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">Res</span> = COPY<span class="command"> \p</span> <span class="arg">Op</span> depending on the differing sizes of<span class="command"> \p</span> <span class="arg">Res</span> and<span class="command"> \p</span> <span class="arg">Op.</span></i></td></tr>
<tr><th id="685">685</th><td><i class="doc">  ///  ///</i></td></tr>
<tr><th id="686">686</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="687">687</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="688">688</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="689">689</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="690">690</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="691">691</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder16buildZExtOrTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildZExtOrTrunc' data-ref="_ZN4llvm16MachineIRBuilder16buildZExtOrTruncERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildZExtOrTruncERKNS_5DstOpERKNS_5SrcOpE">buildZExtOrTrunc</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="149Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="149Res" data-ref-filename="149Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="150Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="150Op" data-ref-filename="150Op">Op</dfn>);</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td>  <i>// Build and insert \p Res = G_ANYEXT \p Op, \p Res = G_TRUNC \p Op, or</i></td></tr>
<tr><th id="694">694</th><td><i>  /// \p Res = COPY \p Op depending on the differing sizes of \p Res and \p Op.</i></td></tr>
<tr><th id="695">695</th><td><i>  ///  ///</i></td></tr>
<tr><th id="696">696</th><td><i>  /// \pre setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="697">697</th><td><i>  /// \pre \p Res must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="698">698</th><td><i>  /// \pre \p Op must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="699">699</th><td><i>  ///</i></td></tr>
<tr><th id="700">700</th><td><i>  /// \return The newly created instruction.</i></td></tr>
<tr><th id="701">701</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder18buildAnyExtOrTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildAnyExtOrTrunc' data-ref="_ZN4llvm16MachineIRBuilder18buildAnyExtOrTruncERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildAnyExtOrTruncERKNS_5DstOpERKNS_5SrcOpE">buildAnyExtOrTrunc</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col1 decl" id="151Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="151Res" data-ref-filename="151Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col2 decl" id="152Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="152Op" data-ref-filename="152Op">Op</dfn>);</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> =<span class="command"> \p</span> <span class="arg">ExtOpc,</span><span class="command"> \p</span> <span class="arg">Res</span> = G_TRUNC<span class="command"> \p</span></i></td></tr>
<tr><th id="704">704</th><td><i class="doc">  /// <span class="arg">Op,</span> or<span class="command"> \p</span> <span class="arg">Res</span> = COPY<span class="command"> \p</span> <span class="arg">Op</span> depending on the differing sizes of<span class="command"> \p</span> <span class="arg">Res</span> and</i></td></tr>
<tr><th id="705">705</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">Op.</span></i></td></tr>
<tr><th id="706">706</th><td><i class="doc">  ///  ///</i></td></tr>
<tr><th id="707">707</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="708">708</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="709">709</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="710">710</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="711">711</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="712">712</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder15buildExtOrTruncEjRKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildExtOrTrunc' data-ref="_ZN4llvm16MachineIRBuilder15buildExtOrTruncEjRKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder15buildExtOrTruncEjRKNS_5DstOpERKNS_5SrcOpE">buildExtOrTrunc</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="153ExtOpc" title='ExtOpc' data-type='unsigned int' data-ref="153ExtOpc" data-ref-filename="153ExtOpc">ExtOpc</dfn>, <em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col4 decl" id="154Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="154Res" data-ref-filename="154Res">Res</dfn>,</td></tr>
<tr><th id="713">713</th><td>                                      <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="155Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="155Op" data-ref-filename="155Op">Op</dfn>);</td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td>  <i class="doc">/// Build and insert an appropriate cast between two registers of equal size.</i></td></tr>
<tr><th id="716">716</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder9buildCastERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCast' data-ref="_ZN4llvm16MachineIRBuilder9buildCastERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCastERKNS_5DstOpERKNS_5SrcOpE">buildCast</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col6 decl" id="156Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="156Dst" data-ref-filename="156Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="157Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="157Src" data-ref-filename="157Src">Src</dfn>);</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>  <i class="doc">/// Build and insert G_BR<span class="command"> \p</span> <span class="arg">Dest</span></i></td></tr>
<tr><th id="719">719</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="720">720</th><td><i class="doc">  /// G_BR is an unconditional branch to<span class="command"> \p</span> <span class="arg">Dest.</span></i></td></tr>
<tr><th id="721">721</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="722">722</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="723">723</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="724">724</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="725">725</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder7buildBrERNS_17MachineBasicBlockE" title='llvm::MachineIRBuilder::buildBr' data-ref="_ZN4llvm16MachineIRBuilder7buildBrERNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm16MachineIRBuilder7buildBrERNS_17MachineBasicBlockE">buildBr</dfn>(<a class="type" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="158Dest" title='Dest' data-type='llvm::MachineBasicBlock &amp;' data-ref="158Dest" data-ref-filename="158Dest">Dest</dfn>);</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td>  <i class="doc">/// Build and insert G_BRCOND<span class="command"> \p</span> <span class="arg">Tst,</span><span class="command"> \p</span> <span class="arg">Dest</span></i></td></tr>
<tr><th id="728">728</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="729">729</th><td><i class="doc">  /// G_BRCOND is a conditional branch to<span class="command"> \p</span> <span class="arg">Dest.</span></i></td></tr>
<tr><th id="730">730</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="731">731</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="732">732</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Tst</span> must be a generic virtual register with scalar</i></td></tr>
<tr><th id="733">733</th><td><i class="doc">  ///      type. At the beginning of legalization, this will be a single</i></td></tr>
<tr><th id="734">734</th><td><i class="doc">  ///      bit (s1). Targets with interesting flags registers may change</i></td></tr>
<tr><th id="735">735</th><td><i class="doc">  ///      this. For a wider type, whether the branch is taken must only</i></td></tr>
<tr><th id="736">736</th><td><i class="doc">  ///      depend on bit 0 (for now).</i></td></tr>
<tr><th id="737">737</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="738">738</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="739">739</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder11buildBrCondERKNS_5SrcOpERNS_17MachineBasicBlockE" title='llvm::MachineIRBuilder::buildBrCond' data-ref="_ZN4llvm16MachineIRBuilder11buildBrCondERKNS_5SrcOpERNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildBrCondERKNS_5SrcOpERNS_17MachineBasicBlockE">buildBrCond</dfn>(<em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col9 decl" id="159Tst" title='Tst' data-type='const llvm::SrcOp &amp;' data-ref="159Tst" data-ref-filename="159Tst">Tst</dfn>, <a class="type" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="160Dest" title='Dest' data-type='llvm::MachineBasicBlock &amp;' data-ref="160Dest" data-ref-filename="160Dest">Dest</dfn>);</td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td>  <i class="doc">/// Build and insert G_BRINDIRECT<span class="command"> \p</span> <span class="arg">Tgt</span></i></td></tr>
<tr><th id="742">742</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="743">743</th><td><i class="doc">  /// G_BRINDIRECT is an indirect branch to<span class="command"> \p</span> <span class="arg">Tgt.</span></i></td></tr>
<tr><th id="744">744</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="745">745</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="746">746</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Tgt</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="747">747</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="748">748</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="749">749</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder15buildBrIndirectENS_8RegisterE" title='llvm::MachineIRBuilder::buildBrIndirect' data-ref="_ZN4llvm16MachineIRBuilder15buildBrIndirectENS_8RegisterE" data-ref-filename="_ZN4llvm16MachineIRBuilder15buildBrIndirectENS_8RegisterE">buildBrIndirect</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="161Tgt" title='Tgt' data-type='llvm::Register' data-ref="161Tgt" data-ref-filename="161Tgt">Tgt</dfn>);</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td>  <i class="doc">/// Build and insert G_BRJT<span class="command"> \p</span> <span class="arg">TablePtr,</span><span class="command"> \p</span> <span class="arg">JTI,</span><span class="command"> \p</span> <span class="arg">IndexReg</span></i></td></tr>
<tr><th id="752">752</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="753">753</th><td><i class="doc">  /// G_BRJT is a jump table branch using a table base pointer<span class="command"> \p</span> <span class="arg">TablePtr,</span></i></td></tr>
<tr><th id="754">754</th><td><i class="doc">  /// jump table index<span class="command"> \p</span> <span class="arg">JTI</span> and index<span class="command"> \p</span> <span class="arg">IndexReg</span></i></td></tr>
<tr><th id="755">755</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="756">756</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="757">757</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">TablePtr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="758">758</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">JTI</span> must be be a jump table index.</i></td></tr>
<tr><th id="759">759</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">IndexReg</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="760">760</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="761">761</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="762">762</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder9buildBrJTENS_8RegisterEjS1_" title='llvm::MachineIRBuilder::buildBrJT' data-ref="_ZN4llvm16MachineIRBuilder9buildBrJTENS_8RegisterEjS1_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildBrJTENS_8RegisterEjS1_">buildBrJT</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="162TablePtr" title='TablePtr' data-type='llvm::Register' data-ref="162TablePtr" data-ref-filename="162TablePtr">TablePtr</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="163JTI" title='JTI' data-type='unsigned int' data-ref="163JTI" data-ref-filename="163JTI">JTI</dfn>,</td></tr>
<tr><th id="763">763</th><td>                                <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="164IndexReg" title='IndexReg' data-type='llvm::Register' data-ref="164IndexReg" data-ref-filename="164IndexReg">IndexReg</dfn>);</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_CONSTANT<span class="command"> \p</span> <span class="arg">Val</span></i></td></tr>
<tr><th id="766">766</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="767">767</th><td><i class="doc">  /// G_CONSTANT is an integer constant with the specified size and value.<span class="command"> \p</span></i></td></tr>
<tr><th id="768">768</th><td><i class="doc">  /// <span class="arg">Val</span> will be extended or truncated to the size of<span class="command"> \p</span> <span class="arg">Reg.</span></i></td></tr>
<tr><th id="769">769</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="770">770</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="771">771</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar or pointer</i></td></tr>
<tr><th id="772">772</th><td><i class="doc">  ///      type.</i></td></tr>
<tr><th id="773">773</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="774">774</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="775">775</th><td>  <b>virtual</b> <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="virtual decl fn" id="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpERKNS_11ConstantIntE" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpERKNS_11ConstantIntE" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpERKNS_11ConstantIntE">buildConstant</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col5 decl" id="165Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="165Res" data-ref-filename="165Res">Res</dfn>,</td></tr>
<tr><th id="776">776</th><td>                                            <em>const</em> <a class="type" href="../../IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a> &amp;<dfn class="local col6 decl" id="166Val" title='Val' data-type='const llvm::ConstantInt &amp;' data-ref="166Val" data-ref-filename="166Val">Val</dfn>);</td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_CONSTANT<span class="command"> \p</span> <span class="arg">Val</span></i></td></tr>
<tr><th id="779">779</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="780">780</th><td><i class="doc">  /// G_CONSTANT is an integer constant with the specified size and value.</i></td></tr>
<tr><th id="781">781</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="782">782</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="783">783</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar type.</i></td></tr>
<tr><th id="784">784</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="785">785</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="786">786</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col7 decl" id="167Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="167Res" data-ref-filename="167Res">Res</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="168Val" title='Val' data-type='int64_t' data-ref="168Val" data-ref-filename="168Val">Val</dfn>);</td></tr>
<tr><th id="787">787</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpERKNS_5APIntE" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpERKNS_5APIntE" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpERKNS_5APIntE">buildConstant</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="169Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="169Res" data-ref-filename="169Res">Res</dfn>, <em>const</em> <a class="type" href="../../ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> &amp;<dfn class="local col0 decl" id="170Val" title='Val' data-type='const llvm::APInt &amp;' data-ref="170Val" data-ref-filename="170Val">Val</dfn>);</td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_FCONSTANT<span class="command"> \p</span> <span class="arg">Val</span></i></td></tr>
<tr><th id="790">790</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="791">791</th><td><i class="doc">  /// G_FCONSTANT is a floating-point constant with the specified size and</i></td></tr>
<tr><th id="792">792</th><td><i class="doc">  /// value.</i></td></tr>
<tr><th id="793">793</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="794">794</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="795">795</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar type.</i></td></tr>
<tr><th id="796">796</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="797">797</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="798">798</th><td>  <b>virtual</b> <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="virtual decl fn" id="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_10ConstantFPE" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_10ConstantFPE" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_10ConstantFPE">buildFConstant</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col1 decl" id="171Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="171Res" data-ref-filename="171Res">Res</dfn>,</td></tr>
<tr><th id="799">799</th><td>                                             <em>const</em> <a class="type" href="../../IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP" data-ref-filename="llvm..ConstantFP">ConstantFP</a> &amp;<dfn class="local col2 decl" id="172Val" title='Val' data-type='const llvm::ConstantFP &amp;' data-ref="172Val" data-ref-filename="172Val">Val</dfn>);</td></tr>
<tr><th id="800">800</th><td></td></tr>
<tr><th id="801">801</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd">buildFConstant</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col3 decl" id="173Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="173Res" data-ref-filename="173Res">Res</dfn>, <em>double</em> <dfn class="local col4 decl" id="174Val" title='Val' data-type='double' data-ref="174Val" data-ref-filename="174Val">Val</dfn>);</td></tr>
<tr><th id="802">802</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_7APFloatE" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_7APFloatE" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_7APFloatE">buildFConstant</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col5 decl" id="175Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="175Res" data-ref-filename="175Res">Res</dfn>, <em>const</em> <a class="type" href="../../ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat" data-ref-filename="llvm..APFloat">APFloat</a> &amp;<dfn class="local col6 decl" id="176Val" title='Val' data-type='const llvm::APFloat &amp;' data-ref="176Val" data-ref-filename="176Val">Val</dfn>);</td></tr>
<tr><th id="803">803</th><td></td></tr>
<tr><th id="804">804</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = COPY Op</i></td></tr>
<tr><th id="805">805</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="806">806</th><td><i class="doc">  /// Register-to-register COPY sets<span class="command"> \p</span> <span class="arg">Res</span> to<span class="command"> \p</span> <span class="arg">Op.</span></i></td></tr>
<tr><th id="807">807</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="808">808</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="809">809</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="810">810</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="811">811</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col7 decl" id="177Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="177Res" data-ref-filename="177Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col8 decl" id="178Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="178Op" data-ref-filename="178Op">Op</dfn>);</td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td>  <i class="doc">/// Build and insert `Res = G_LOAD Addr, MMO`.</i></td></tr>
<tr><th id="814">814</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="815">815</th><td><i class="doc">  /// Loads the value stored at<span class="command"> \p</span> <span class="arg">Addr.</span> Puts the result in<span class="command"> \p</span> <span class="arg">Res.</span></i></td></tr>
<tr><th id="816">816</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="817">817</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="818">818</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register.</i></td></tr>
<tr><th id="819">819</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="820">820</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="821">821</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="822">822</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildLoad' data-ref="_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE">buildLoad</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="179Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="179Res" data-ref-filename="179Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="180Addr" title='Addr' data-type='const llvm::SrcOp &amp;' data-ref="180Addr" data-ref-filename="180Addr">Addr</dfn>,</td></tr>
<tr><th id="823">823</th><td>                                <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col1 decl" id="181MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="181MMO" data-ref-filename="181MMO">MMO</dfn>) {</td></tr>
<tr><th id="824">824</th><td>    <b>return</b> <a class="member fn" href="#_ZN4llvm16MachineIRBuilder14buildLoadInstrEjRKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildLoadInstr' data-ref="_ZN4llvm16MachineIRBuilder14buildLoadInstrEjRKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildLoadInstrEjRKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE">buildLoadInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#314" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD" data-ref-filename="llvm..TargetOpcode..G_LOAD">G_LOAD</a>, <a class="local col9 ref" href="#179Res" title='Res' data-ref="179Res" data-ref-filename="179Res">Res</a>, <a class="local col0 ref" href="#180Addr" title='Addr' data-ref="180Addr" data-ref-filename="180Addr">Addr</a>, <span class='refarg'><a class="local col1 ref" href="#181MMO" title='MMO' data-ref="181MMO" data-ref-filename="181MMO">MMO</a></span>);</td></tr>
<tr><th id="825">825</th><td>  }</td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td>  <i class="doc">/// Build and insert a G_LOAD instruction, while constructing the</i></td></tr>
<tr><th id="828">828</th><td><i class="doc">  /// MachineMemOperand.</i></td></tr>
<tr><th id="829">829</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="830">830</th><td>  <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpENS_18MachinePointerInfoENS_5AlignENS_17MachineMemOperand5FlagsERKNS_9AAMDNodesE" title='llvm::MachineIRBuilder::buildLoad' data-ref="_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpENS_18MachinePointerInfoENS_5AlignENS_17MachineMemOperand5FlagsERKNS_9AAMDNodesE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpENS_18MachinePointerInfoENS_5AlignENS_17MachineMemOperand5FlagsERKNS_9AAMDNodesE">buildLoad</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="182Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="182Res" data-ref-filename="182Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="183Addr" title='Addr' data-type='const llvm::SrcOp &amp;' data-ref="183Addr" data-ref-filename="183Addr">Addr</dfn>, <a class="type" href="../MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col4 decl" id="184PtrInfo" title='PtrInfo' data-type='llvm::MachinePointerInfo' data-ref="184PtrInfo" data-ref-filename="184PtrInfo">PtrInfo</dfn>,</td></tr>
<tr><th id="831">831</th><td>            <a class="type" href="../../Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col5 decl" id="185Alignment" title='Alignment' data-type='llvm::Align' data-ref="185Alignment" data-ref-filename="185Alignment">Alignment</dfn>,</td></tr>
<tr><th id="832">832</th><td>            <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags" data-ref-filename="llvm..MachineMemOperand..Flags">Flags</a> <dfn class="local col6 decl" id="186MMOFlags" title='MMOFlags' data-type='MachineMemOperand::Flags' data-ref="186MMOFlags" data-ref-filename="186MMOFlags">MMOFlags</dfn> = <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../MachineMemOperand.h.html#llvm::MachineMemOperand::MONone" title='llvm::MachineMemOperand::MONone' data-ref="llvm::MachineMemOperand::MONone" data-ref-filename="llvm..MachineMemOperand..MONone">MONone</a>,</td></tr>
<tr><th id="833">833</th><td>            <em>const</em> <a class="type" href="../../IR/Metadata.h.html#llvm::AAMDNodes" title='llvm::AAMDNodes' data-ref="llvm::AAMDNodes" data-ref-filename="llvm..AAMDNodes">AAMDNodes</a> &amp;<dfn class="local col7 decl" id="187AAInfo" title='AAInfo' data-type='const llvm::AAMDNodes &amp;' data-ref="187AAInfo" data-ref-filename="187AAInfo">AAInfo</dfn> = <a class="type" href="../../IR/Metadata.h.html#llvm::AAMDNodes" title='llvm::AAMDNodes' data-ref="llvm::AAMDNodes" data-ref-filename="llvm..AAMDNodes">AAMDNodes</a><a class="ref fn" href="../../IR/Metadata.h.html#_ZN4llvm9AAMDNodesC1Ev" title='llvm::AAMDNodes::AAMDNodes' data-ref="_ZN4llvm9AAMDNodesC1Ev" data-ref-filename="_ZN4llvm9AAMDNodesC1Ev">(</a>));</td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td>  <i class="doc">/// Build and insert `Res = &lt;opcode&gt; Addr, MMO`.</i></td></tr>
<tr><th id="836">836</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="837">837</th><td><i class="doc">  /// Loads the value stored at<span class="command"> \p</span> <span class="arg">Addr.</span> Puts the result in<span class="command"> \p</span> <span class="arg">Res.</span></i></td></tr>
<tr><th id="838">838</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="839">839</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="840">840</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register.</i></td></tr>
<tr><th id="841">841</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="842">842</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="843">843</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="844">844</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder14buildLoadInstrEjRKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildLoadInstr' data-ref="_ZN4llvm16MachineIRBuilder14buildLoadInstrEjRKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildLoadInstrEjRKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE">buildLoadInstr</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="188Opcode" title='Opcode' data-type='unsigned int' data-ref="188Opcode" data-ref-filename="188Opcode">Opcode</dfn>, <em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="189Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="189Res" data-ref-filename="189Res">Res</dfn>,</td></tr>
<tr><th id="845">845</th><td>                                     <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="190Addr" title='Addr' data-type='const llvm::SrcOp &amp;' data-ref="190Addr" data-ref-filename="190Addr">Addr</dfn>, <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col1 decl" id="191MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="191MMO" data-ref-filename="191MMO">MMO</dfn>);</td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td>  <i class="doc">/// Helper to create a load from a constant offset given a base address. Load</i></td></tr>
<tr><th id="848">848</th><td><i class="doc">  /// the type of<span class="command"> \p</span> <span class="arg">Dst</span> from<span class="command"> \p</span> <span class="arg">Offset</span> from the given base address and memory</i></td></tr>
<tr><th id="849">849</th><td><i class="doc">  /// operand.</i></td></tr>
<tr><th id="850">850</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder19buildLoadFromOffsetERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandEl" title='llvm::MachineIRBuilder::buildLoadFromOffset' data-ref="_ZN4llvm16MachineIRBuilder19buildLoadFromOffsetERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandEl" data-ref-filename="_ZN4llvm16MachineIRBuilder19buildLoadFromOffsetERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandEl">buildLoadFromOffset</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="192Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="192Dst" data-ref-filename="192Dst">Dst</dfn>,</td></tr>
<tr><th id="851">851</th><td>                                          <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="193BasePtr" title='BasePtr' data-type='const llvm::SrcOp &amp;' data-ref="193BasePtr" data-ref-filename="193BasePtr">BasePtr</dfn>,</td></tr>
<tr><th id="852">852</th><td>                                          <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col4 decl" id="194BaseMMO" title='BaseMMO' data-type='llvm::MachineMemOperand &amp;' data-ref="194BaseMMO" data-ref-filename="194BaseMMO">BaseMMO</dfn>,</td></tr>
<tr><th id="853">853</th><td>                                          <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="195Offset" title='Offset' data-type='int64_t' data-ref="195Offset" data-ref-filename="195Offset">Offset</dfn>);</td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td>  <i class="doc">/// Build and insert `G_STORE Val, Addr, MMO`.</i></td></tr>
<tr><th id="856">856</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="857">857</th><td><i class="doc">  /// Stores the value<span class="command"> \p</span> <span class="arg">Val</span> to<span class="command"> \p</span> <span class="arg">Addr.</span></i></td></tr>
<tr><th id="858">858</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="859">859</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="860">860</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Val</span> must be a generic virtual register.</i></td></tr>
<tr><th id="861">861</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="862">862</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="863">863</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="864">864</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder10buildStoreERKNS_5SrcOpES3_RNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildStore' data-ref="_ZN4llvm16MachineIRBuilder10buildStoreERKNS_5SrcOpES3_RNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildStoreERKNS_5SrcOpES3_RNS_17MachineMemOperandE">buildStore</dfn>(<em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="196Val" title='Val' data-type='const llvm::SrcOp &amp;' data-ref="196Val" data-ref-filename="196Val">Val</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="197Addr" title='Addr' data-type='const llvm::SrcOp &amp;' data-ref="197Addr" data-ref-filename="197Addr">Addr</dfn>,</td></tr>
<tr><th id="865">865</th><td>                                 <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col8 decl" id="198MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="198MMO" data-ref-filename="198MMO">MMO</dfn>);</td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td>  <i class="doc">/// Build and insert a G_STORE instruction, while constructing the</i></td></tr>
<tr><th id="868">868</th><td><i class="doc">  /// MachineMemOperand.</i></td></tr>
<tr><th id="869">869</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="870">870</th><td>  <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder10buildStoreERKNS_5SrcOpES3_NS_18MachinePointerInfoENS_5AlignENS_17MachineMemOperand5FlagsERKNS_9AAMDNodesE" title='llvm::MachineIRBuilder::buildStore' data-ref="_ZN4llvm16MachineIRBuilder10buildStoreERKNS_5SrcOpES3_NS_18MachinePointerInfoENS_5AlignENS_17MachineMemOperand5FlagsERKNS_9AAMDNodesE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildStoreERKNS_5SrcOpES3_NS_18MachinePointerInfoENS_5AlignENS_17MachineMemOperand5FlagsERKNS_9AAMDNodesE">buildStore</dfn>(<em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col9 decl" id="199Val" title='Val' data-type='const llvm::SrcOp &amp;' data-ref="199Val" data-ref-filename="199Val">Val</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="200Addr" title='Addr' data-type='const llvm::SrcOp &amp;' data-ref="200Addr" data-ref-filename="200Addr">Addr</dfn>, <a class="type" href="../MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col1 decl" id="201PtrInfo" title='PtrInfo' data-type='llvm::MachinePointerInfo' data-ref="201PtrInfo" data-ref-filename="201PtrInfo">PtrInfo</dfn>,</td></tr>
<tr><th id="871">871</th><td>             <a class="type" href="../../Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col2 decl" id="202Alignment" title='Alignment' data-type='llvm::Align' data-ref="202Alignment" data-ref-filename="202Alignment">Alignment</dfn>,</td></tr>
<tr><th id="872">872</th><td>             <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags" data-ref-filename="llvm..MachineMemOperand..Flags">Flags</a> <dfn class="local col3 decl" id="203MMOFlags" title='MMOFlags' data-type='MachineMemOperand::Flags' data-ref="203MMOFlags" data-ref-filename="203MMOFlags">MMOFlags</dfn> = <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../MachineMemOperand.h.html#llvm::MachineMemOperand::MONone" title='llvm::MachineMemOperand::MONone' data-ref="llvm::MachineMemOperand::MONone" data-ref-filename="llvm..MachineMemOperand..MONone">MONone</a>,</td></tr>
<tr><th id="873">873</th><td>             <em>const</em> <a class="type" href="../../IR/Metadata.h.html#llvm::AAMDNodes" title='llvm::AAMDNodes' data-ref="llvm::AAMDNodes" data-ref-filename="llvm..AAMDNodes">AAMDNodes</a> &amp;<dfn class="local col4 decl" id="204AAInfo" title='AAInfo' data-type='const llvm::AAMDNodes &amp;' data-ref="204AAInfo" data-ref-filename="204AAInfo">AAInfo</dfn> = <a class="type" href="../../IR/Metadata.h.html#llvm::AAMDNodes" title='llvm::AAMDNodes' data-ref="llvm::AAMDNodes" data-ref-filename="llvm..AAMDNodes">AAMDNodes</a><a class="ref fn" href="../../IR/Metadata.h.html#_ZN4llvm9AAMDNodesC1Ev" title='llvm::AAMDNodes::AAMDNodes' data-ref="_ZN4llvm9AAMDNodesC1Ev" data-ref-filename="_ZN4llvm9AAMDNodesC1Ev">(</a>));</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td>  <i class="doc">/// Build and insert `Res0, ... = G_EXTRACT Src, Idx0`.</i></td></tr>
<tr><th id="876">876</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="877">877</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="878">878</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> and<span class="command"> \p</span> <span class="arg">Src</span> must be generic virtual registers.</i></td></tr>
<tr><th id="879">879</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="880">880</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="881">881</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm" title='llvm::MachineIRBuilder::buildExtract' data-ref="_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm">buildExtract</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col5 decl" id="205Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="205Res" data-ref-filename="205Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="206Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="206Src" data-ref-filename="206Src">Src</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="207Index" title='Index' data-type='uint64_t' data-ref="207Index" data-ref-filename="207Index">Index</dfn>);</td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = IMPLICIT_DEF.</i></td></tr>
<tr><th id="884">884</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" title='llvm::MachineIRBuilder::buildUndef' data-ref="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE">buildUndef</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col8 decl" id="208Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="208Res" data-ref-filename="208Res">Res</dfn>);</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td>  <i class="doc">/// Build and insert instructions to put<span class="command"> \p</span> <span class="arg">Ops</span> together at the specified p</i></td></tr>
<tr><th id="887">887</th><td><i class="doc">  /// Indices to form a larger register.</i></td></tr>
<tr><th id="888">888</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="889">889</th><td><i class="doc">  /// If the types of the input registers are uniform and cover the entirity of</i></td></tr>
<tr><th id="890">890</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">Res</span> then a G_MERGE_VALUES will be produced. Otherwise an IMPLICIT_DEF</i></td></tr>
<tr><th id="891">891</th><td><i class="doc">  /// followed by a sequence of G_INSERT instructions.</i></td></tr>
<tr><th id="892">892</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="893">893</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="894">894</th><td><i class="doc">  /// <span class="command">\pre</span> The final element of the sequence must not extend past the end of the</i></td></tr>
<tr><th id="895">895</th><td><i class="doc">  ///      destination register.</i></td></tr>
<tr><th id="896">896</th><td><i class="doc">  /// <span class="command">\pre</span> The bits defined by each Op (derived from index and scalar size) must</i></td></tr>
<tr><th id="897">897</th><td><i class="doc">  ///      not overlap.</i></td></tr>
<tr><th id="898">898</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Indices</span> must be in ascending order of bit position.</i></td></tr>
<tr><th id="899">899</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder13buildSequenceENS_8RegisterENS_8ArrayRefIS1_EENS2_ImEE" title='llvm::MachineIRBuilder::buildSequence' data-ref="_ZN4llvm16MachineIRBuilder13buildSequenceENS_8RegisterENS_8ArrayRefIS1_EENS2_ImEE" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildSequenceENS_8RegisterENS_8ArrayRefIS1_EENS2_ImEE">buildSequence</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="209Res" title='Res' data-type='llvm::Register' data-ref="209Res" data-ref-filename="209Res">Res</dfn>, <a class="type" href="../../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col0 decl" id="210Ops" title='Ops' data-type='ArrayRef&lt;llvm::Register&gt;' data-ref="210Ops" data-ref-filename="210Ops">Ops</dfn>,</td></tr>
<tr><th id="900">900</th><td>                     <a class="type" href="../../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>&gt; <dfn class="local col1 decl" id="211Indices" title='Indices' data-type='ArrayRef&lt;uint64_t&gt;' data-ref="211Indices" data-ref-filename="211Indices">Indices</dfn>);</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_MERGE_VALUES<span class="command"> \p</span> <span class="arg">Op0,</span> ...</i></td></tr>
<tr><th id="903">903</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="904">904</th><td><i class="doc">  /// G_MERGE_VALUES combines the input elements contiguously into a larger</i></td></tr>
<tr><th id="905">905</th><td><i class="doc">  /// register.</i></td></tr>
<tr><th id="906">906</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="907">907</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="908">908</th><td><i class="doc">  /// <span class="command">\pre</span> The entire register<span class="command"> \p</span> <span class="arg">Res</span> (and no more) must be covered by the input</i></td></tr>
<tr><th id="909">909</th><td><i class="doc">  ///      registers.</i></td></tr>
<tr><th id="910">910</th><td><i class="doc">  /// <span class="command">\pre</span> The type of all<span class="command"> \p</span> <span class="arg">Ops</span> registers must be identical.</i></td></tr>
<tr><th id="911">911</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="912">912</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="913">913</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildMerge</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="212Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="212Res" data-ref-filename="212Res">Res</dfn>, <a class="type" href="../../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col3 decl" id="213Ops" title='Ops' data-type='ArrayRef&lt;llvm::Register&gt;' data-ref="213Ops" data-ref-filename="213Ops">Ops</dfn>);</td></tr>
<tr><th id="914">914</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE">buildMerge</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col4 decl" id="214Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="214Res" data-ref-filename="214Res">Res</dfn>,</td></tr>
<tr><th id="915">915</th><td>                                 <span class="namespace">std::</span><span class='type' title='std::initializer_list' data-ref="std::initializer_list" data-ref-filename="std..initializer_list">initializer_list</span>&lt;<a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a>&gt; <dfn class="local col5 decl" id="215Ops" title='Ops' data-type='std::initializer_list&lt;SrcOp&gt;' data-ref="215Ops" data-ref-filename="215Ops">Ops</dfn>);</td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res0,</span> ... = G_UNMERGE_VALUES<span class="command"> \p</span> <span class="arg">Op</span></i></td></tr>
<tr><th id="918">918</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="919">919</th><td><i class="doc">  /// G_UNMERGE_VALUES splits contiguous bits of the input into multiple</i></td></tr>
<tr><th id="920">920</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="921">921</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="922">922</th><td><i class="doc">  /// <span class="command">\pre</span> The entire register<span class="command"> \p</span> <span class="arg">Res</span> (and no more) must be covered by the input</i></td></tr>
<tr><th id="923">923</th><td><i class="doc">  ///      registers.</i></td></tr>
<tr><th id="924">924</th><td><i class="doc">  /// <span class="command">\pre</span> The type of all<span class="command"> \p</span> <span class="arg">Res</span> registers must be identical.</i></td></tr>
<tr><th id="925">925</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="926">926</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="927">927</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_3LLTEEERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_3LLTEEERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_3LLTEEERKNS_5SrcOpE">buildUnmerge</dfn>(<a class="type" href="../../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>&gt; <dfn class="local col6 decl" id="216Res" title='Res' data-type='ArrayRef&lt;llvm::LLT&gt;' data-ref="216Res" data-ref-filename="216Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="217Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="217Op" data-ref-filename="217Op">Op</dfn>);</td></tr>
<tr><th id="928">928</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_8RegisterEEERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_8RegisterEEERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_8RegisterEEERKNS_5SrcOpE">buildUnmerge</dfn>(<a class="type" href="../../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col8 decl" id="218Res" title='Res' data-type='ArrayRef&lt;llvm::Register&gt;' data-ref="218Res" data-ref-filename="218Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col9 decl" id="219Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="219Op" data-ref-filename="219Op">Op</dfn>);</td></tr>
<tr><th id="929">929</th><td></td></tr>
<tr><th id="930">930</th><td>  <i class="doc">/// Build and insert an unmerge of<span class="command"> \p</span> <span class="arg">Res</span> sized pieces to cover<span class="command"> \p</span> <span class="arg">Op</span></i></td></tr>
<tr><th id="931">931</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE">buildUnmerge</dfn>(<a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="220Res" title='Res' data-type='llvm::LLT' data-ref="220Res" data-ref-filename="220Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="221Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="221Op" data-ref-filename="221Op">Op</dfn>);</td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_BUILD_VECTOR<span class="command"> \p</span> <span class="arg">Op0,</span> ...</i></td></tr>
<tr><th id="934">934</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="935">935</th><td><i class="doc">  /// G_BUILD_VECTOR creates a vector value from multiple scalar registers.</i></td></tr>
<tr><th id="936">936</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="937">937</th><td><i class="doc">  /// <span class="command">\pre</span> The entire register<span class="command"> \p</span> <span class="arg">Res</span> (and no more) must be covered by the</i></td></tr>
<tr><th id="938">938</th><td><i class="doc">  ///      input scalar registers.</i></td></tr>
<tr><th id="939">939</th><td><i class="doc">  /// <span class="command">\pre</span> The type of all<span class="command"> \p</span> <span class="arg">Ops</span> registers must be identical.</i></td></tr>
<tr><th id="940">940</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="941">941</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="942">942</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildBuildVector' data-ref="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildBuildVector</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="222Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="222Res" data-ref-filename="222Res">Res</dfn>,</td></tr>
<tr><th id="943">943</th><td>                                       <a class="type" href="../../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col3 decl" id="223Ops" title='Ops' data-type='ArrayRef&lt;llvm::Register&gt;' data-ref="223Ops" data-ref-filename="223Ops">Ops</dfn>);</td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_BUILD_VECTOR with<span class="command"> \p</span> <span class="arg">Src</span> replicated to fill</i></td></tr>
<tr><th id="946">946</th><td><i class="doc">  /// the number of elements</i></td></tr>
<tr><th id="947">947</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder16buildSplatVectorERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildSplatVector' data-ref="_ZN4llvm16MachineIRBuilder16buildSplatVectorERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildSplatVectorERKNS_5DstOpERKNS_5SrcOpE">buildSplatVector</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col4 decl" id="224Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="224Res" data-ref-filename="224Res">Res</dfn>,</td></tr>
<tr><th id="948">948</th><td>                                       <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="225Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="225Src" data-ref-filename="225Src">Src</dfn>);</td></tr>
<tr><th id="949">949</th><td></td></tr>
<tr><th id="950">950</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_BUILD_VECTOR_TRUNC<span class="command"> \p</span> <span class="arg">Op0,</span> ...</i></td></tr>
<tr><th id="951">951</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="952">952</th><td><i class="doc">  /// G_BUILD_VECTOR_TRUNC creates a vector value from multiple scalar registers</i></td></tr>
<tr><th id="953">953</th><td><i class="doc">  /// which have types larger than the destination vector element type, and</i></td></tr>
<tr><th id="954">954</th><td><i class="doc">  /// truncates the values to fit.</i></td></tr>
<tr><th id="955">955</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="956">956</th><td><i class="doc">  /// If the operands given are already the same size as the vector elt type,</i></td></tr>
<tr><th id="957">957</th><td><i class="doc">  /// then this method will instead create a G_BUILD_VECTOR instruction.</i></td></tr>
<tr><th id="958">958</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="959">959</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="960">960</th><td><i class="doc">  /// <span class="command">\pre</span> The type of all<span class="command"> \p</span> <span class="arg">Ops</span> registers must be identical.</i></td></tr>
<tr><th id="961">961</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="962">962</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="963">963</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder21buildBuildVectorTruncERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildBuildVectorTrunc' data-ref="_ZN4llvm16MachineIRBuilder21buildBuildVectorTruncERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder21buildBuildVectorTruncERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildBuildVectorTrunc</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col6 decl" id="226Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="226Res" data-ref-filename="226Res">Res</dfn>,</td></tr>
<tr><th id="964">964</th><td>                                            <a class="type" href="../../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col7 decl" id="227Ops" title='Ops' data-type='ArrayRef&lt;llvm::Register&gt;' data-ref="227Ops" data-ref-filename="227Ops">Ops</dfn>);</td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td>  <i class="doc">/// Build and insert a vector splat of a scalar<span class="command"> \p</span> <span class="arg">Src</span> using a</i></td></tr>
<tr><th id="967">967</th><td><i class="doc">  /// G_INSERT_VECTOR_ELT and G_SHUFFLE_VECTOR idiom.</i></td></tr>
<tr><th id="968">968</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="969">969</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="970">970</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Src</span> must have the same type as the element type of<span class="command"> \p</span> <span class="arg">Dst</span></i></td></tr>
<tr><th id="971">971</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="972">972</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="973">973</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder17buildShuffleSplatERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildShuffleSplat' data-ref="_ZN4llvm16MachineIRBuilder17buildShuffleSplatERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder17buildShuffleSplatERKNS_5DstOpERKNS_5SrcOpE">buildShuffleSplat</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col8 decl" id="228Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="228Res" data-ref-filename="228Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col9 decl" id="229Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="229Src" data-ref-filename="229Src">Src</dfn>);</td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_SHUFFLE_VECTOR<span class="command"> \p</span> <span class="arg">Src1,</span><span class="command"> \p</span> <span class="arg">Src2,</span><span class="command"> \p</span> <span class="arg">Mask</span></i></td></tr>
<tr><th id="976">976</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="977">977</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="978">978</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="979">979</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="980">980</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder18buildShuffleVectorERKNS_5DstOpERKNS_5SrcOpES6_NS_8ArrayRefIiEE" title='llvm::MachineIRBuilder::buildShuffleVector' data-ref="_ZN4llvm16MachineIRBuilder18buildShuffleVectorERKNS_5DstOpERKNS_5SrcOpES6_NS_8ArrayRefIiEE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildShuffleVectorERKNS_5DstOpERKNS_5SrcOpES6_NS_8ArrayRefIiEE">buildShuffleVector</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col0 decl" id="230Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="230Res" data-ref-filename="230Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="231Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="231Src1" data-ref-filename="231Src1">Src1</dfn>,</td></tr>
<tr><th id="981">981</th><td>                                         <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col2 decl" id="232Src2" title='Src2' data-type='const llvm::SrcOp &amp;' data-ref="232Src2" data-ref-filename="232Src2">Src2</dfn>, <a class="type" href="../../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>int</em>&gt; <dfn class="local col3 decl" id="233Mask" title='Mask' data-type='ArrayRef&lt;int&gt;' data-ref="233Mask" data-ref-filename="233Mask">Mask</dfn>);</td></tr>
<tr><th id="982">982</th><td></td></tr>
<tr><th id="983">983</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_CONCAT_VECTORS<span class="command"> \p</span> <span class="arg">Op0,</span> ...</i></td></tr>
<tr><th id="984">984</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="985">985</th><td><i class="doc">  /// G_CONCAT_VECTORS creates a vector from the concatenation of 2 or more</i></td></tr>
<tr><th id="986">986</th><td><i class="doc">  /// vectors.</i></td></tr>
<tr><th id="987">987</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="988">988</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="989">989</th><td><i class="doc">  /// <span class="command">\pre</span> The entire register<span class="command"> \p</span> <span class="arg">Res</span> (and no more) must be covered by the input</i></td></tr>
<tr><th id="990">990</th><td><i class="doc">  ///      registers.</i></td></tr>
<tr><th id="991">991</th><td><i class="doc">  /// <span class="command">\pre</span> The type of all source operands must be identical.</i></td></tr>
<tr><th id="992">992</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="993">993</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="994">994</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder18buildConcatVectorsERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildConcatVectors' data-ref="_ZN4llvm16MachineIRBuilder18buildConcatVectorsERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildConcatVectorsERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildConcatVectors</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col4 decl" id="234Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="234Res" data-ref-filename="234Res">Res</dfn>,</td></tr>
<tr><th id="995">995</th><td>                                         <a class="type" href="../../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col5 decl" id="235Ops" title='Ops' data-type='ArrayRef&lt;llvm::Register&gt;' data-ref="235Ops" data-ref-filename="235Ops">Ops</dfn>);</td></tr>
<tr><th id="996">996</th><td></td></tr>
<tr><th id="997">997</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder11buildInsertERKNS_5DstOpERKNS_5SrcOpES6_j" title='llvm::MachineIRBuilder::buildInsert' data-ref="_ZN4llvm16MachineIRBuilder11buildInsertERKNS_5DstOpERKNS_5SrcOpES6_j" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildInsertERKNS_5DstOpERKNS_5SrcOpES6_j">buildInsert</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col6 decl" id="236Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="236Res" data-ref-filename="236Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="237Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="237Src" data-ref-filename="237Src">Src</dfn>,</td></tr>
<tr><th id="998">998</th><td>                                  <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col8 decl" id="238Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="238Op" data-ref-filename="238Op">Op</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="239Index" title='Index' data-type='unsigned int' data-ref="239Index" data-ref-filename="239Index">Index</dfn>);</td></tr>
<tr><th id="999">999</th><td></td></tr>
<tr><th id="1000">1000</th><td>  <i class="doc">/// Build and insert either a G_INTRINSIC (if<span class="command"> \p</span> <span class="arg">HasSideEffects</span> is false) or</i></td></tr>
<tr><th id="1001">1001</th><td><i class="doc">  /// G_INTRINSIC_W_SIDE_EFFECTS instruction. Its first operand will be the</i></td></tr>
<tr><th id="1002">1002</th><td><i class="doc">  /// result register definition unless<span class="command"> \p</span> <span class="arg">Reg</span> is NoReg (== 0). The second</i></td></tr>
<tr><th id="1003">1003</th><td><i class="doc">  /// operand will be the intrinsic's ID.</i></td></tr>
<tr><th id="1004">1004</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1005">1005</th><td><i class="doc">  /// Callers are expected to add the required definitions and uses afterwards.</i></td></tr>
<tr><th id="1006">1006</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1007">1007</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1008">1008</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1009">1009</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1010">1010</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_8RegisterEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_8RegisterEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_8RegisterEEEb">buildIntrinsic</dfn>(<span class="namespace">Intrinsic::</span><a class="typedef" href="../../IR/Intrinsics.h.html#llvm::Intrinsic::ID" title='llvm::Intrinsic::ID' data-type='unsigned int' data-ref="llvm::Intrinsic::ID" data-ref-filename="llvm..Intrinsic..ID">ID</a> <dfn class="local col0 decl" id="240ID" title='ID' data-type='Intrinsic::ID' data-ref="240ID" data-ref-filename="240ID">ID</dfn>, <a class="type" href="../../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col1 decl" id="241Res" title='Res' data-type='ArrayRef&lt;llvm::Register&gt;' data-ref="241Res" data-ref-filename="241Res">Res</dfn>,</td></tr>
<tr><th id="1011">1011</th><td>                                     <em>bool</em> <dfn class="local col2 decl" id="242HasSideEffects" title='HasSideEffects' data-type='bool' data-ref="242HasSideEffects" data-ref-filename="242HasSideEffects">HasSideEffects</dfn>);</td></tr>
<tr><th id="1012">1012</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb">buildIntrinsic</dfn>(<span class="namespace">Intrinsic::</span><a class="typedef" href="../../IR/Intrinsics.h.html#llvm::Intrinsic::ID" title='llvm::Intrinsic::ID' data-type='unsigned int' data-ref="llvm::Intrinsic::ID" data-ref-filename="llvm..Intrinsic..ID">ID</a> <dfn class="local col3 decl" id="243ID" title='ID' data-type='Intrinsic::ID' data-ref="243ID" data-ref-filename="243ID">ID</dfn>, <a class="type" href="../../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a>&gt; <dfn class="local col4 decl" id="244Res" title='Res' data-type='ArrayRef&lt;llvm::DstOp&gt;' data-ref="244Res" data-ref-filename="244Res">Res</dfn>,</td></tr>
<tr><th id="1013">1013</th><td>                                     <em>bool</em> <dfn class="local col5 decl" id="245HasSideEffects" title='HasSideEffects' data-type='bool' data-ref="245HasSideEffects" data-ref-filename="245HasSideEffects">HasSideEffects</dfn>);</td></tr>
<tr><th id="1014">1014</th><td></td></tr>
<tr><th id="1015">1015</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_FPTRUNC<span class="command"> \p</span> <span class="arg">Op</span></i></td></tr>
<tr><th id="1016">1016</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1017">1017</th><td><i class="doc">  /// G_FPTRUNC converts a floating-point value into one with a smaller type.</i></td></tr>
<tr><th id="1018">1018</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1019">1019</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1020">1020</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="1021">1021</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="1022">1022</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be smaller than<span class="command"> \p</span> <span class="arg">Op</span></i></td></tr>
<tr><th id="1023">1023</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1024">1024</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="1025">1025</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder12buildFPTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFPTrunc' data-ref="_ZN4llvm16MachineIRBuilder12buildFPTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildFPTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFPTrunc</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col6 decl" id="246Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="246Res" data-ref-filename="246Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="247Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="247Op" data-ref-filename="247Op">Op</dfn>,</td></tr>
<tr><th id="1026">1026</th><td>                                   <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col8 decl" id="248Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="248Flags" data-ref-filename="248Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>);</td></tr>
<tr><th id="1027">1027</th><td></td></tr>
<tr><th id="1028">1028</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_TRUNC<span class="command"> \p</span> <span class="arg">Op</span></i></td></tr>
<tr><th id="1029">1029</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1030">1030</th><td><i class="doc">  /// G_TRUNC extracts the low bits of a type. For a vector type each element is</i></td></tr>
<tr><th id="1031">1031</th><td><i class="doc">  /// truncated independently before being packed into the destination.</i></td></tr>
<tr><th id="1032">1032</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1033">1033</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1034">1034</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="1035">1035</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op</span> must be a generic virtual register with scalar or vector type.</i></td></tr>
<tr><th id="1036">1036</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be smaller than<span class="command"> \p</span> <span class="arg">Op</span></i></td></tr>
<tr><th id="1037">1037</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1038">1038</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="1039">1039</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildTrunc' data-ref="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE">buildTrunc</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="249Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="249Res" data-ref-filename="249Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="250Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="250Op" data-ref-filename="250Op">Op</dfn>);</td></tr>
<tr><th id="1040">1040</th><td></td></tr>
<tr><th id="1041">1041</th><td>  <i class="doc">/// Build and insert a<span class="command"> \p</span> <span class="arg">Res</span> = G_ICMP<span class="command"> \p</span> <span class="arg">Pred,</span><span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1042">1042</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1043">1043</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1044">1044</th><td><i class="doc"></i></td></tr>
<tr><th id="1045">1045</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar or</i></td></tr>
<tr><th id="1046">1046</th><td><i class="doc">  ///      vector type. Typically this starts as s1 or &lt;N x s1&gt;.</i></td></tr>
<tr><th id="1047">1047</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op0</span> and Op1 must be generic virtual registers with the</i></td></tr>
<tr><th id="1048">1048</th><td><i class="doc">  ///      same number of elements as<span class="command"> \p</span> <span class="arg">Res.</span> If<span class="command"> \p</span> <span class="arg">Res</span> is a scalar,</i></td></tr>
<tr><th id="1049">1049</th><td><i class="doc">  ///     <span class="command"> \p</span> <span class="arg">Op0</span> must be either a scalar or pointer.</i></td></tr>
<tr><th id="1050">1050</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Pred</span> must be an integer predicate.</i></td></tr>
<tr><th id="1051">1051</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1052">1052</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1053">1053</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" title='llvm::MachineIRBuilder::buildICmp' data-ref="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_">buildICmp</dfn>(<a class="type" href="../../IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="local col1 decl" id="251Pred" title='Pred' data-type='CmpInst::Predicate' data-ref="251Pred" data-ref-filename="251Pred">Pred</dfn>, <em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="252Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="252Res" data-ref-filename="252Res">Res</dfn>,</td></tr>
<tr><th id="1054">1054</th><td>                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="253Op0" title='Op0' data-type='const llvm::SrcOp &amp;' data-ref="253Op0" data-ref-filename="253Op0">Op0</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="254Op1" title='Op1' data-type='const llvm::SrcOp &amp;' data-ref="254Op1" data-ref-filename="254Op1">Op1</dfn>);</td></tr>
<tr><th id="1055">1055</th><td></td></tr>
<tr><th id="1056">1056</th><td>  <i class="doc">/// Build and insert a<span class="command"> \p</span> <span class="arg">Res</span> = G_FCMP<span class="command"> \p</span> <span class="arg">Pre<span class="command">d\p</span></span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1057">1057</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1058">1058</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1059">1059</th><td><i class="doc"></i></td></tr>
<tr><th id="1060">1060</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar or</i></td></tr>
<tr><th id="1061">1061</th><td><i class="doc">  ///      vector type. Typically this starts as s1 or &lt;N x s1&gt;.</i></td></tr>
<tr><th id="1062">1062</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Op0</span> and Op1 must be generic virtual registers with the</i></td></tr>
<tr><th id="1063">1063</th><td><i class="doc">  ///      same number of elements as<span class="command"> \p</span> <span class="arg">Res</span> (or scalar, if<span class="command"> \p</span> <span class="arg">Res</span> is</i></td></tr>
<tr><th id="1064">1064</th><td><i class="doc">  ///      scalar).</i></td></tr>
<tr><th id="1065">1065</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Pred</span> must be a floating-point predicate.</i></td></tr>
<tr><th id="1066">1066</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1067">1067</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1068">1068</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder9buildFCmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFCmp' data-ref="_ZN4llvm16MachineIRBuilder9buildFCmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFCmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_NS_8OptionalIjEE">buildFCmp</dfn>(<a class="type" href="../../IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="local col5 decl" id="255Pred" title='Pred' data-type='CmpInst::Predicate' data-ref="255Pred" data-ref-filename="255Pred">Pred</dfn>, <em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col6 decl" id="256Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="256Res" data-ref-filename="256Res">Res</dfn>,</td></tr>
<tr><th id="1069">1069</th><td>                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="257Op0" title='Op0' data-type='const llvm::SrcOp &amp;' data-ref="257Op0" data-ref-filename="257Op0">Op0</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col8 decl" id="258Op1" title='Op1' data-type='const llvm::SrcOp &amp;' data-ref="258Op1" data-ref-filename="258Op1">Op1</dfn>,</td></tr>
<tr><th id="1070">1070</th><td>                                <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col9 decl" id="259Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="259Flags" data-ref-filename="259Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>);</td></tr>
<tr><th id="1071">1071</th><td></td></tr>
<tr><th id="1072">1072</th><td>  <i class="doc">/// Build and insert a<span class="command"> \p</span> <span class="arg">Res</span> = G_SELECT<span class="command"> \p</span> <span class="arg">Tst,</span><span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1073">1073</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1074">1074</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1075">1075</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res,</span><span class="command"> \p</span> <span class="arg">Op0</span> and<span class="command"> \p</span> <span class="arg">Op1</span> must be generic virtual registers</i></td></tr>
<tr><th id="1076">1076</th><td><i class="doc">  ///      with the same type.</i></td></tr>
<tr><th id="1077">1077</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Tst</span> must be a generic virtual register with scalar, pointer or</i></td></tr>
<tr><th id="1078">1078</th><td><i class="doc">  ///      vector type. If vector then it must have the same number of</i></td></tr>
<tr><th id="1079">1079</th><td><i class="doc">  ///      elements as the other parameters.</i></td></tr>
<tr><th id="1080">1080</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1081">1081</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1082">1082</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col0 decl" id="260Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="260Res" data-ref-filename="260Res">Res</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="261Tst" title='Tst' data-type='const llvm::SrcOp &amp;' data-ref="261Tst" data-ref-filename="261Tst">Tst</dfn>,</td></tr>
<tr><th id="1083">1083</th><td>                                  <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col2 decl" id="262Op0" title='Op0' data-type='const llvm::SrcOp &amp;' data-ref="262Op0" data-ref-filename="262Op0">Op0</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="263Op1" title='Op1' data-type='const llvm::SrcOp &amp;' data-ref="263Op1" data-ref-filename="263Op1">Op1</dfn>,</td></tr>
<tr><th id="1084">1084</th><td>                                  <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col4 decl" id="264Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="264Flags" data-ref-filename="264Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>);</td></tr>
<tr><th id="1085">1085</th><td></td></tr>
<tr><th id="1086">1086</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_INSERT_VECTOR_ELT<span class="command"> \p</span> <span class="arg">Val,</span></i></td></tr>
<tr><th id="1087">1087</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">Elt,</span><span class="command"> \p</span> <span class="arg">Idx</span></i></td></tr>
<tr><th id="1088">1088</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1089">1089</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1090">1090</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> and<span class="command"> \p</span> <span class="arg">Val</span> must be a generic virtual register</i></td></tr>
<tr><th id="1091">1091</th><td><i class="doc">  //       with the same vector type.</i></td></tr>
<tr><th id="1092">1092</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Elt</span> and<span class="command"> \p</span> <span class="arg">Idx</span> must be a generic virtual register</i></td></tr>
<tr><th id="1093">1093</th><td><i class="doc">  ///      with scalar type.</i></td></tr>
<tr><th id="1094">1094</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1095">1095</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="1096">1096</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder24buildInsertVectorElementERKNS_5DstOpERKNS_5SrcOpES6_S6_" title='llvm::MachineIRBuilder::buildInsertVectorElement' data-ref="_ZN4llvm16MachineIRBuilder24buildInsertVectorElementERKNS_5DstOpERKNS_5SrcOpES6_S6_" data-ref-filename="_ZN4llvm16MachineIRBuilder24buildInsertVectorElementERKNS_5DstOpERKNS_5SrcOpES6_S6_">buildInsertVectorElement</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col5 decl" id="265Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="265Res" data-ref-filename="265Res">Res</dfn>,</td></tr>
<tr><th id="1097">1097</th><td>                                               <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="266Val" title='Val' data-type='const llvm::SrcOp &amp;' data-ref="266Val" data-ref-filename="266Val">Val</dfn>,</td></tr>
<tr><th id="1098">1098</th><td>                                               <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="267Elt" title='Elt' data-type='const llvm::SrcOp &amp;' data-ref="267Elt" data-ref-filename="267Elt">Elt</dfn>,</td></tr>
<tr><th id="1099">1099</th><td>                                               <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col8 decl" id="268Idx" title='Idx' data-type='const llvm::SrcOp &amp;' data-ref="268Idx" data-ref-filename="268Idx">Idx</dfn>);</td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_EXTRACT_VECTOR_ELT<span class="command"> \p</span> <span class="arg">Val,</span><span class="command"> \p</span> <span class="arg">Idx</span></i></td></tr>
<tr><th id="1102">1102</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1103">1103</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1104">1104</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register with scalar type.</i></td></tr>
<tr><th id="1105">1105</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Val</span> must be a generic virtual register with vector type.</i></td></tr>
<tr><th id="1106">1106</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Idx</span> must be a generic virtual register with scalar type.</i></td></tr>
<tr><th id="1107">1107</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1108">1108</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="1109">1109</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder25buildExtractVectorElementERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildExtractVectorElement' data-ref="_ZN4llvm16MachineIRBuilder25buildExtractVectorElementERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder25buildExtractVectorElementERKNS_5DstOpERKNS_5SrcOpES6_">buildExtractVectorElement</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="269Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="269Res" data-ref-filename="269Res">Res</dfn>,</td></tr>
<tr><th id="1110">1110</th><td>                                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="270Val" title='Val' data-type='const llvm::SrcOp &amp;' data-ref="270Val" data-ref-filename="270Val">Val</dfn>,</td></tr>
<tr><th id="1111">1111</th><td>                                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="271Idx" title='Idx' data-type='const llvm::SrcOp &amp;' data-ref="271Idx" data-ref-filename="271Idx">Idx</dfn>);</td></tr>
<tr><th id="1112">1112</th><td></td></tr>
<tr><th id="1113">1113</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt;, SuccessRes&lt;def&gt; =</i></td></tr>
<tr><th id="1114">1114</th><td><i class="doc">  /// G_ATOMIC_CMPXCHG_WITH_SUCCESS Addr, CmpVal, NewVal, MMO`.</i></td></tr>
<tr><th id="1115">1115</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1116">1116</th><td><i class="doc">  /// Atomically replace the value at<span class="command"> \p</span> <span class="arg">Addr</span> with<span class="command"> \p</span> <span class="arg">NewVal</span> if it is currently</i></td></tr>
<tr><th id="1117">1117</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">CmpVal</span> otherwise leaves it unchanged. Puts the original value from<span class="command"> \p</span></i></td></tr>
<tr><th id="1118">1118</th><td><i class="doc">  /// <span class="arg">Addr</span> in<span class="command"> \p</span> <span class="arg">Res,</span> along with an s1 indicating whether it was replaced.</i></td></tr>
<tr><th id="1119">1119</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1120">1120</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1121">1121</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register of scalar type.</i></td></tr>
<tr><th id="1122">1122</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">SuccessRes</span> must be a generic virtual register of scalar type. It</i></td></tr>
<tr><th id="1123">1123</th><td><i class="doc">  ///      will be assigned 0 on failure and 1 on success.</i></td></tr>
<tr><th id="1124">1124</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="1125">1125</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span><span class="command"> \p</span> <span class="arg">CmpVal,</span> and<span class="command"> \p</span> <span class="arg">NewVal</span> must be generic virtual</i></td></tr>
<tr><th id="1126">1126</th><td><i class="doc">  ///      registers of the same type.</i></td></tr>
<tr><th id="1127">1127</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1128">1128</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1129">1129</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="1130">1130</th><td>  <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder29buildAtomicCmpXchgWithSuccessENS_8RegisterES1_S1_S1_S1_RNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicCmpXchgWithSuccess' data-ref="_ZN4llvm16MachineIRBuilder29buildAtomicCmpXchgWithSuccessENS_8RegisterES1_S1_S1_S1_RNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder29buildAtomicCmpXchgWithSuccessENS_8RegisterES1_S1_S1_S1_RNS_17MachineMemOperandE">buildAtomicCmpXchgWithSuccess</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="272OldValRes" title='OldValRes' data-type='llvm::Register' data-ref="272OldValRes" data-ref-filename="272OldValRes">OldValRes</dfn>, <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="273SuccessRes" title='SuccessRes' data-type='llvm::Register' data-ref="273SuccessRes" data-ref-filename="273SuccessRes">SuccessRes</dfn>,</td></tr>
<tr><th id="1131">1131</th><td>                                <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="274Addr" title='Addr' data-type='llvm::Register' data-ref="274Addr" data-ref-filename="274Addr">Addr</dfn>, <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="275CmpVal" title='CmpVal' data-type='llvm::Register' data-ref="275CmpVal" data-ref-filename="275CmpVal">CmpVal</dfn>, <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="276NewVal" title='NewVal' data-type='llvm::Register' data-ref="276NewVal" data-ref-filename="276NewVal">NewVal</dfn>,</td></tr>
<tr><th id="1132">1132</th><td>                                <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col7 decl" id="277MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="277MMO" data-ref-filename="277MMO">MMO</dfn>);</td></tr>
<tr><th id="1133">1133</th><td></td></tr>
<tr><th id="1134">1134</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMIC_CMPXCHG Addr, CmpVal, NewVal,</i></td></tr>
<tr><th id="1135">1135</th><td><i class="doc">  /// MMO`.</i></td></tr>
<tr><th id="1136">1136</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1137">1137</th><td><i class="doc">  /// Atomically replace the value at<span class="command"> \p</span> <span class="arg">Addr</span> with<span class="command"> \p</span> <span class="arg">NewVal</span> if it is currently</i></td></tr>
<tr><th id="1138">1138</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">CmpVal</span> otherwise leaves it unchanged. Puts the original value from<span class="command"> \p</span></i></td></tr>
<tr><th id="1139">1139</th><td><i class="doc">  /// <span class="arg">Addr</span> in<span class="command"> \p</span> <span class="arg">Res.</span></i></td></tr>
<tr><th id="1140">1140</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1141">1141</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1142">1142</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register of scalar type.</i></td></tr>
<tr><th id="1143">1143</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="1144">1144</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span><span class="command"> \p</span> <span class="arg">CmpVal,</span> and<span class="command"> \p</span> <span class="arg">NewVal</span> must be generic virtual</i></td></tr>
<tr><th id="1145">1145</th><td><i class="doc">  ///      registers of the same type.</i></td></tr>
<tr><th id="1146">1146</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1147">1147</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1148">1148</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder18buildAtomicCmpXchgENS_8RegisterES1_S1_S1_RNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicCmpXchg' data-ref="_ZN4llvm16MachineIRBuilder18buildAtomicCmpXchgENS_8RegisterES1_S1_S1_RNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildAtomicCmpXchgENS_8RegisterES1_S1_S1_RNS_17MachineMemOperandE">buildAtomicCmpXchg</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="278OldValRes" title='OldValRes' data-type='llvm::Register' data-ref="278OldValRes" data-ref-filename="278OldValRes">OldValRes</dfn>, <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="279Addr" title='Addr' data-type='llvm::Register' data-ref="279Addr" data-ref-filename="279Addr">Addr</dfn>,</td></tr>
<tr><th id="1149">1149</th><td>                                         <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="280CmpVal" title='CmpVal' data-type='llvm::Register' data-ref="280CmpVal" data-ref-filename="280CmpVal">CmpVal</dfn>, <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="281NewVal" title='NewVal' data-type='llvm::Register' data-ref="281NewVal" data-ref-filename="281NewVal">NewVal</dfn>,</td></tr>
<tr><th id="1150">1150</th><td>                                         <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col2 decl" id="282MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="282MMO" data-ref-filename="282MMO">MMO</dfn>);</td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_&lt;Opcode&gt; Addr, Val, MMO`.</i></td></tr>
<tr><th id="1153">1153</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1154">1154</th><td><i class="doc">  /// Atomically read-modify-update the value at<span class="command"> \p</span> <span class="arg">Addr</span> with<span class="command"> \p</span> <span class="arg">Val.</span> Puts the</i></td></tr>
<tr><th id="1155">1155</th><td><i class="doc">  /// original value from<span class="command"> \p</span> <span class="arg">Addr</span> in<span class="command"> \p</span> <span class="arg">OldValRes.</span> The modification is</i></td></tr>
<tr><th id="1156">1156</th><td><i class="doc">  /// determined by the opcode.</i></td></tr>
<tr><th id="1157">1157</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1158">1158</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1159">1159</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register.</i></td></tr>
<tr><th id="1160">1160</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="1161">1161</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span> and<span class="command"> \p</span> <span class="arg">Val</span> must be generic virtual registers of the</i></td></tr>
<tr><th id="1162">1162</th><td><i class="doc">  ///      same type.</i></td></tr>
<tr><th id="1163">1163</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1164">1164</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1165">1165</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjRKNS_5DstOpERKNS_5SrcOpES6_RNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMW' data-ref="_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjRKNS_5DstOpERKNS_5SrcOpES6_RNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjRKNS_5DstOpERKNS_5SrcOpES6_RNS_17MachineMemOperandE">buildAtomicRMW</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="283Opcode" title='Opcode' data-type='unsigned int' data-ref="283Opcode" data-ref-filename="283Opcode">Opcode</dfn>, <em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col4 decl" id="284OldValRes" title='OldValRes' data-type='const llvm::DstOp &amp;' data-ref="284OldValRes" data-ref-filename="284OldValRes">OldValRes</dfn>,</td></tr>
<tr><th id="1166">1166</th><td>                                     <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="285Addr" title='Addr' data-type='const llvm::SrcOp &amp;' data-ref="285Addr" data-ref-filename="285Addr">Addr</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="286Val" title='Val' data-type='const llvm::SrcOp &amp;' data-ref="286Val" data-ref-filename="286Val">Val</dfn>,</td></tr>
<tr><th id="1167">1167</th><td>                                     <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col7 decl" id="287MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="287MMO" data-ref-filename="287MMO">MMO</dfn>);</td></tr>
<tr><th id="1168">1168</th><td></td></tr>
<tr><th id="1169">1169</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_XCHG Addr, Val, MMO`.</i></td></tr>
<tr><th id="1170">1170</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1171">1171</th><td><i class="doc">  /// Atomically replace the value at<span class="command"> \p</span> <span class="arg">Addr</span> with<span class="command"> \p</span> <span class="arg">Val.</span> Puts the original</i></td></tr>
<tr><th id="1172">1172</th><td><i class="doc">  /// value from<span class="command"> \p</span> <span class="arg">Addr</span> in<span class="command"> \p</span> <span class="arg">OldValRes.</span></i></td></tr>
<tr><th id="1173">1173</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1174">1174</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1175">1175</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register.</i></td></tr>
<tr><th id="1176">1176</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="1177">1177</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span> and<span class="command"> \p</span> <span class="arg">Val</span> must be generic virtual registers of the</i></td></tr>
<tr><th id="1178">1178</th><td><i class="doc">  ///      same type.</i></td></tr>
<tr><th id="1179">1179</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1180">1180</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1181">1181</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder18buildAtomicRMWXchgENS_8RegisterES1_S1_RNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWXchg' data-ref="_ZN4llvm16MachineIRBuilder18buildAtomicRMWXchgENS_8RegisterES1_S1_RNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildAtomicRMWXchgENS_8RegisterES1_S1_RNS_17MachineMemOperandE">buildAtomicRMWXchg</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="288OldValRes" title='OldValRes' data-type='llvm::Register' data-ref="288OldValRes" data-ref-filename="288OldValRes">OldValRes</dfn>, <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="289Addr" title='Addr' data-type='llvm::Register' data-ref="289Addr" data-ref-filename="289Addr">Addr</dfn>,</td></tr>
<tr><th id="1182">1182</th><td>                                         <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="290Val" title='Val' data-type='llvm::Register' data-ref="290Val" data-ref-filename="290Val">Val</dfn>, <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col1 decl" id="291MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="291MMO" data-ref-filename="291MMO">MMO</dfn>);</td></tr>
<tr><th id="1183">1183</th><td></td></tr>
<tr><th id="1184">1184</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_ADD Addr, Val, MMO`.</i></td></tr>
<tr><th id="1185">1185</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1186">1186</th><td><i class="doc">  /// Atomically replace the value at<span class="command"> \p</span> <span class="arg">Addr</span> with the addition of<span class="command"> \p</span> <span class="arg">Val</span> and</i></td></tr>
<tr><th id="1187">1187</th><td><i class="doc">  /// the original value. Puts the original value from<span class="command"> \p</span> <span class="arg">Addr</span> in<span class="command"> \p</span> <span class="arg">OldValRes.</span></i></td></tr>
<tr><th id="1188">1188</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1189">1189</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1190">1190</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register.</i></td></tr>
<tr><th id="1191">1191</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="1192">1192</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span> and<span class="command"> \p</span> <span class="arg">Val</span> must be generic virtual registers of the</i></td></tr>
<tr><th id="1193">1193</th><td><i class="doc">  ///      same type.</i></td></tr>
<tr><th id="1194">1194</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1195">1195</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1196">1196</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder17buildAtomicRMWAddENS_8RegisterES1_S1_RNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWAdd' data-ref="_ZN4llvm16MachineIRBuilder17buildAtomicRMWAddENS_8RegisterES1_S1_RNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder17buildAtomicRMWAddENS_8RegisterES1_S1_RNS_17MachineMemOperandE">buildAtomicRMWAdd</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="292OldValRes" title='OldValRes' data-type='llvm::Register' data-ref="292OldValRes" data-ref-filename="292OldValRes">OldValRes</dfn>, <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="293Addr" title='Addr' data-type='llvm::Register' data-ref="293Addr" data-ref-filename="293Addr">Addr</dfn>,</td></tr>
<tr><th id="1197">1197</th><td>                                        <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="294Val" title='Val' data-type='llvm::Register' data-ref="294Val" data-ref-filename="294Val">Val</dfn>, <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col5 decl" id="295MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="295MMO" data-ref-filename="295MMO">MMO</dfn>);</td></tr>
<tr><th id="1198">1198</th><td></td></tr>
<tr><th id="1199">1199</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_SUB Addr, Val, MMO`.</i></td></tr>
<tr><th id="1200">1200</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1201">1201</th><td><i class="doc">  /// Atomically replace the value at<span class="command"> \p</span> <span class="arg">Addr</span> with the subtraction of<span class="command"> \p</span> <span class="arg">Val</span> and</i></td></tr>
<tr><th id="1202">1202</th><td><i class="doc">  /// the original value. Puts the original value from<span class="command"> \p</span> <span class="arg">Addr</span> in<span class="command"> \p</span> <span class="arg">OldValRes.</span></i></td></tr>
<tr><th id="1203">1203</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1204">1204</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1205">1205</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register.</i></td></tr>
<tr><th id="1206">1206</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="1207">1207</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span> and<span class="command"> \p</span> <span class="arg">Val</span> must be generic virtual registers of the</i></td></tr>
<tr><th id="1208">1208</th><td><i class="doc">  ///      same type.</i></td></tr>
<tr><th id="1209">1209</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1210">1210</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1211">1211</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder17buildAtomicRMWSubENS_8RegisterES1_S1_RNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWSub' data-ref="_ZN4llvm16MachineIRBuilder17buildAtomicRMWSubENS_8RegisterES1_S1_RNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder17buildAtomicRMWSubENS_8RegisterES1_S1_RNS_17MachineMemOperandE">buildAtomicRMWSub</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="296OldValRes" title='OldValRes' data-type='llvm::Register' data-ref="296OldValRes" data-ref-filename="296OldValRes">OldValRes</dfn>, <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="297Addr" title='Addr' data-type='llvm::Register' data-ref="297Addr" data-ref-filename="297Addr">Addr</dfn>,</td></tr>
<tr><th id="1212">1212</th><td>                                        <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="298Val" title='Val' data-type='llvm::Register' data-ref="298Val" data-ref-filename="298Val">Val</dfn>, <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col9 decl" id="299MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="299MMO" data-ref-filename="299MMO">MMO</dfn>);</td></tr>
<tr><th id="1213">1213</th><td></td></tr>
<tr><th id="1214">1214</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_AND Addr, Val, MMO`.</i></td></tr>
<tr><th id="1215">1215</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1216">1216</th><td><i class="doc">  /// Atomically replace the value at<span class="command"> \p</span> <span class="arg">Addr</span> with the bitwise and of<span class="command"> \p</span> <span class="arg">Val</span> and</i></td></tr>
<tr><th id="1217">1217</th><td><i class="doc">  /// the original value. Puts the original value from<span class="command"> \p</span> <span class="arg">Addr</span> in<span class="command"> \p</span> <span class="arg">OldValRes.</span></i></td></tr>
<tr><th id="1218">1218</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1219">1219</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1220">1220</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register.</i></td></tr>
<tr><th id="1221">1221</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="1222">1222</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span> and<span class="command"> \p</span> <span class="arg">Val</span> must be generic virtual registers of the</i></td></tr>
<tr><th id="1223">1223</th><td><i class="doc">  ///      same type.</i></td></tr>
<tr><th id="1224">1224</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1225">1225</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1226">1226</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder17buildAtomicRMWAndENS_8RegisterES1_S1_RNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWAnd' data-ref="_ZN4llvm16MachineIRBuilder17buildAtomicRMWAndENS_8RegisterES1_S1_RNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder17buildAtomicRMWAndENS_8RegisterES1_S1_RNS_17MachineMemOperandE">buildAtomicRMWAnd</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="300OldValRes" title='OldValRes' data-type='llvm::Register' data-ref="300OldValRes" data-ref-filename="300OldValRes">OldValRes</dfn>, <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="301Addr" title='Addr' data-type='llvm::Register' data-ref="301Addr" data-ref-filename="301Addr">Addr</dfn>,</td></tr>
<tr><th id="1227">1227</th><td>                                        <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="302Val" title='Val' data-type='llvm::Register' data-ref="302Val" data-ref-filename="302Val">Val</dfn>, <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col3 decl" id="303MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="303MMO" data-ref-filename="303MMO">MMO</dfn>);</td></tr>
<tr><th id="1228">1228</th><td></td></tr>
<tr><th id="1229">1229</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_NAND Addr, Val, MMO`.</i></td></tr>
<tr><th id="1230">1230</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1231">1231</th><td><i class="doc">  /// Atomically replace the value at<span class="command"> \p</span> <span class="arg">Addr</span> with the bitwise nand of<span class="command"> \p</span> <span class="arg">Val</span></i></td></tr>
<tr><th id="1232">1232</th><td><i class="doc">  /// and the original value. Puts the original value from<span class="command"> \p</span> <span class="arg">Addr</span> in<span class="command"> \p</span></i></td></tr>
<tr><th id="1233">1233</th><td><i class="doc">  /// <span class="arg">OldValRes.</span></i></td></tr>
<tr><th id="1234">1234</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1235">1235</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1236">1236</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register.</i></td></tr>
<tr><th id="1237">1237</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="1238">1238</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span> and<span class="command"> \p</span> <span class="arg">Val</span> must be generic virtual registers of the</i></td></tr>
<tr><th id="1239">1239</th><td><i class="doc">  ///      same type.</i></td></tr>
<tr><th id="1240">1240</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1241">1241</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1242">1242</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder18buildAtomicRMWNandENS_8RegisterES1_S1_RNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWNand' data-ref="_ZN4llvm16MachineIRBuilder18buildAtomicRMWNandENS_8RegisterES1_S1_RNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildAtomicRMWNandENS_8RegisterES1_S1_RNS_17MachineMemOperandE">buildAtomicRMWNand</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="304OldValRes" title='OldValRes' data-type='llvm::Register' data-ref="304OldValRes" data-ref-filename="304OldValRes">OldValRes</dfn>, <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="305Addr" title='Addr' data-type='llvm::Register' data-ref="305Addr" data-ref-filename="305Addr">Addr</dfn>,</td></tr>
<tr><th id="1243">1243</th><td>                                         <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="306Val" title='Val' data-type='llvm::Register' data-ref="306Val" data-ref-filename="306Val">Val</dfn>, <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col7 decl" id="307MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="307MMO" data-ref-filename="307MMO">MMO</dfn>);</td></tr>
<tr><th id="1244">1244</th><td></td></tr>
<tr><th id="1245">1245</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_OR Addr, Val, MMO`.</i></td></tr>
<tr><th id="1246">1246</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1247">1247</th><td><i class="doc">  /// Atomically replace the value at<span class="command"> \p</span> <span class="arg">Addr</span> with the bitwise or of<span class="command"> \p</span> <span class="arg">Val</span> and</i></td></tr>
<tr><th id="1248">1248</th><td><i class="doc">  /// the original value. Puts the original value from<span class="command"> \p</span> <span class="arg">Addr</span> in<span class="command"> \p</span> <span class="arg">OldValRes.</span></i></td></tr>
<tr><th id="1249">1249</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1250">1250</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1251">1251</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register.</i></td></tr>
<tr><th id="1252">1252</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="1253">1253</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span> and<span class="command"> \p</span> <span class="arg">Val</span> must be generic virtual registers of the</i></td></tr>
<tr><th id="1254">1254</th><td><i class="doc">  ///      same type.</i></td></tr>
<tr><th id="1255">1255</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1256">1256</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1257">1257</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder16buildAtomicRMWOrENS_8RegisterES1_S1_RNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWOr' data-ref="_ZN4llvm16MachineIRBuilder16buildAtomicRMWOrENS_8RegisterES1_S1_RNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildAtomicRMWOrENS_8RegisterES1_S1_RNS_17MachineMemOperandE">buildAtomicRMWOr</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="308OldValRes" title='OldValRes' data-type='llvm::Register' data-ref="308OldValRes" data-ref-filename="308OldValRes">OldValRes</dfn>, <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="309Addr" title='Addr' data-type='llvm::Register' data-ref="309Addr" data-ref-filename="309Addr">Addr</dfn>,</td></tr>
<tr><th id="1258">1258</th><td>                                       <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="310Val" title='Val' data-type='llvm::Register' data-ref="310Val" data-ref-filename="310Val">Val</dfn>, <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col1 decl" id="311MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="311MMO" data-ref-filename="311MMO">MMO</dfn>);</td></tr>
<tr><th id="1259">1259</th><td></td></tr>
<tr><th id="1260">1260</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_XOR Addr, Val, MMO`.</i></td></tr>
<tr><th id="1261">1261</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1262">1262</th><td><i class="doc">  /// Atomically replace the value at<span class="command"> \p</span> <span class="arg">Addr</span> with the bitwise xor of<span class="command"> \p</span> <span class="arg">Val</span> and</i></td></tr>
<tr><th id="1263">1263</th><td><i class="doc">  /// the original value. Puts the original value from<span class="command"> \p</span> <span class="arg">Addr</span> in<span class="command"> \p</span> <span class="arg">OldValRes.</span></i></td></tr>
<tr><th id="1264">1264</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1265">1265</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1266">1266</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register.</i></td></tr>
<tr><th id="1267">1267</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="1268">1268</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span> and<span class="command"> \p</span> <span class="arg">Val</span> must be generic virtual registers of the</i></td></tr>
<tr><th id="1269">1269</th><td><i class="doc">  ///      same type.</i></td></tr>
<tr><th id="1270">1270</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1271">1271</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1272">1272</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder17buildAtomicRMWXorENS_8RegisterES1_S1_RNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWXor' data-ref="_ZN4llvm16MachineIRBuilder17buildAtomicRMWXorENS_8RegisterES1_S1_RNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder17buildAtomicRMWXorENS_8RegisterES1_S1_RNS_17MachineMemOperandE">buildAtomicRMWXor</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="312OldValRes" title='OldValRes' data-type='llvm::Register' data-ref="312OldValRes" data-ref-filename="312OldValRes">OldValRes</dfn>, <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="313Addr" title='Addr' data-type='llvm::Register' data-ref="313Addr" data-ref-filename="313Addr">Addr</dfn>,</td></tr>
<tr><th id="1273">1273</th><td>                                        <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="314Val" title='Val' data-type='llvm::Register' data-ref="314Val" data-ref-filename="314Val">Val</dfn>, <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col5 decl" id="315MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="315MMO" data-ref-filename="315MMO">MMO</dfn>);</td></tr>
<tr><th id="1274">1274</th><td></td></tr>
<tr><th id="1275">1275</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_MAX Addr, Val, MMO`.</i></td></tr>
<tr><th id="1276">1276</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1277">1277</th><td><i class="doc">  /// Atomically replace the value at<span class="command"> \p</span> <span class="arg">Addr</span> with the signed maximum of<span class="command"> \p</span></i></td></tr>
<tr><th id="1278">1278</th><td><i class="doc">  /// <span class="arg">Val</span> and the original value. Puts the original value from<span class="command"> \p</span> <span class="arg">Addr</span> in<span class="command"> \p</span></i></td></tr>
<tr><th id="1279">1279</th><td><i class="doc">  /// <span class="arg">OldValRes.</span></i></td></tr>
<tr><th id="1280">1280</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1281">1281</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1282">1282</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register.</i></td></tr>
<tr><th id="1283">1283</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="1284">1284</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span> and<span class="command"> \p</span> <span class="arg">Val</span> must be generic virtual registers of the</i></td></tr>
<tr><th id="1285">1285</th><td><i class="doc">  ///      same type.</i></td></tr>
<tr><th id="1286">1286</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1287">1287</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1288">1288</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder17buildAtomicRMWMaxENS_8RegisterES1_S1_RNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWMax' data-ref="_ZN4llvm16MachineIRBuilder17buildAtomicRMWMaxENS_8RegisterES1_S1_RNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder17buildAtomicRMWMaxENS_8RegisterES1_S1_RNS_17MachineMemOperandE">buildAtomicRMWMax</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="316OldValRes" title='OldValRes' data-type='llvm::Register' data-ref="316OldValRes" data-ref-filename="316OldValRes">OldValRes</dfn>, <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="317Addr" title='Addr' data-type='llvm::Register' data-ref="317Addr" data-ref-filename="317Addr">Addr</dfn>,</td></tr>
<tr><th id="1289">1289</th><td>                                        <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="318Val" title='Val' data-type='llvm::Register' data-ref="318Val" data-ref-filename="318Val">Val</dfn>, <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col9 decl" id="319MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="319MMO" data-ref-filename="319MMO">MMO</dfn>);</td></tr>
<tr><th id="1290">1290</th><td></td></tr>
<tr><th id="1291">1291</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_MIN Addr, Val, MMO`.</i></td></tr>
<tr><th id="1292">1292</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1293">1293</th><td><i class="doc">  /// Atomically replace the value at<span class="command"> \p</span> <span class="arg">Addr</span> with the signed minimum of<span class="command"> \p</span></i></td></tr>
<tr><th id="1294">1294</th><td><i class="doc">  /// <span class="arg">Val</span> and the original value. Puts the original value from<span class="command"> \p</span> <span class="arg">Addr</span> in<span class="command"> \p</span></i></td></tr>
<tr><th id="1295">1295</th><td><i class="doc">  /// <span class="arg">OldValRes.</span></i></td></tr>
<tr><th id="1296">1296</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1297">1297</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1298">1298</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register.</i></td></tr>
<tr><th id="1299">1299</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="1300">1300</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span> and<span class="command"> \p</span> <span class="arg">Val</span> must be generic virtual registers of the</i></td></tr>
<tr><th id="1301">1301</th><td><i class="doc">  ///      same type.</i></td></tr>
<tr><th id="1302">1302</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1303">1303</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1304">1304</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder17buildAtomicRMWMinENS_8RegisterES1_S1_RNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWMin' data-ref="_ZN4llvm16MachineIRBuilder17buildAtomicRMWMinENS_8RegisterES1_S1_RNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder17buildAtomicRMWMinENS_8RegisterES1_S1_RNS_17MachineMemOperandE">buildAtomicRMWMin</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="320OldValRes" title='OldValRes' data-type='llvm::Register' data-ref="320OldValRes" data-ref-filename="320OldValRes">OldValRes</dfn>, <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="321Addr" title='Addr' data-type='llvm::Register' data-ref="321Addr" data-ref-filename="321Addr">Addr</dfn>,</td></tr>
<tr><th id="1305">1305</th><td>                                        <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="322Val" title='Val' data-type='llvm::Register' data-ref="322Val" data-ref-filename="322Val">Val</dfn>, <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col3 decl" id="323MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="323MMO" data-ref-filename="323MMO">MMO</dfn>);</td></tr>
<tr><th id="1306">1306</th><td></td></tr>
<tr><th id="1307">1307</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_UMAX Addr, Val, MMO`.</i></td></tr>
<tr><th id="1308">1308</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1309">1309</th><td><i class="doc">  /// Atomically replace the value at<span class="command"> \p</span> <span class="arg">Addr</span> with the unsigned maximum of<span class="command"> \p</span></i></td></tr>
<tr><th id="1310">1310</th><td><i class="doc">  /// <span class="arg">Val</span> and the original value. Puts the original value from<span class="command"> \p</span> <span class="arg">Addr</span> in<span class="command"> \p</span></i></td></tr>
<tr><th id="1311">1311</th><td><i class="doc">  /// <span class="arg">OldValRes.</span></i></td></tr>
<tr><th id="1312">1312</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1313">1313</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1314">1314</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register.</i></td></tr>
<tr><th id="1315">1315</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="1316">1316</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span> and<span class="command"> \p</span> <span class="arg">Val</span> must be generic virtual registers of the</i></td></tr>
<tr><th id="1317">1317</th><td><i class="doc">  ///      same type.</i></td></tr>
<tr><th id="1318">1318</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1319">1319</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1320">1320</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder18buildAtomicRMWUmaxENS_8RegisterES1_S1_RNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWUmax' data-ref="_ZN4llvm16MachineIRBuilder18buildAtomicRMWUmaxENS_8RegisterES1_S1_RNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildAtomicRMWUmaxENS_8RegisterES1_S1_RNS_17MachineMemOperandE">buildAtomicRMWUmax</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="324OldValRes" title='OldValRes' data-type='llvm::Register' data-ref="324OldValRes" data-ref-filename="324OldValRes">OldValRes</dfn>, <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="325Addr" title='Addr' data-type='llvm::Register' data-ref="325Addr" data-ref-filename="325Addr">Addr</dfn>,</td></tr>
<tr><th id="1321">1321</th><td>                                         <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="326Val" title='Val' data-type='llvm::Register' data-ref="326Val" data-ref-filename="326Val">Val</dfn>, <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col7 decl" id="327MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="327MMO" data-ref-filename="327MMO">MMO</dfn>);</td></tr>
<tr><th id="1322">1322</th><td></td></tr>
<tr><th id="1323">1323</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_UMIN Addr, Val, MMO`.</i></td></tr>
<tr><th id="1324">1324</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1325">1325</th><td><i class="doc">  /// Atomically replace the value at<span class="command"> \p</span> <span class="arg">Addr</span> with the unsigned minimum of<span class="command"> \p</span></i></td></tr>
<tr><th id="1326">1326</th><td><i class="doc">  /// <span class="arg">Val</span> and the original value. Puts the original value from<span class="command"> \p</span> <span class="arg">Addr</span> in<span class="command"> \p</span></i></td></tr>
<tr><th id="1327">1327</th><td><i class="doc">  /// <span class="arg">OldValRes.</span></i></td></tr>
<tr><th id="1328">1328</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1329">1329</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1330">1330</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes</span> must be a generic virtual register.</i></td></tr>
<tr><th id="1331">1331</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Addr</span> must be a generic virtual register with pointer type.</i></td></tr>
<tr><th id="1332">1332</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">OldValRes,</span> and<span class="command"> \p</span> <span class="arg">Val</span> must be generic virtual registers of the</i></td></tr>
<tr><th id="1333">1333</th><td><i class="doc">  ///      same type.</i></td></tr>
<tr><th id="1334">1334</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1335">1335</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1336">1336</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder18buildAtomicRMWUminENS_8RegisterES1_S1_RNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWUmin' data-ref="_ZN4llvm16MachineIRBuilder18buildAtomicRMWUminENS_8RegisterES1_S1_RNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildAtomicRMWUminENS_8RegisterES1_S1_RNS_17MachineMemOperandE">buildAtomicRMWUmin</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="328OldValRes" title='OldValRes' data-type='llvm::Register' data-ref="328OldValRes" data-ref-filename="328OldValRes">OldValRes</dfn>, <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="329Addr" title='Addr' data-type='llvm::Register' data-ref="329Addr" data-ref-filename="329Addr">Addr</dfn>,</td></tr>
<tr><th id="1337">1337</th><td>                                         <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="330Val" title='Val' data-type='llvm::Register' data-ref="330Val" data-ref-filename="330Val">Val</dfn>, <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col1 decl" id="331MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="331MMO" data-ref-filename="331MMO">MMO</dfn>);</td></tr>
<tr><th id="1338">1338</th><td></td></tr>
<tr><th id="1339">1339</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_FADD Addr, Val, MMO`.</i></td></tr>
<tr><th id="1340">1340</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder18buildAtomicRMWFAddERKNS_5DstOpERKNS_5SrcOpES6_RNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWFAdd' data-ref="_ZN4llvm16MachineIRBuilder18buildAtomicRMWFAddERKNS_5DstOpERKNS_5SrcOpES6_RNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildAtomicRMWFAddERKNS_5DstOpERKNS_5SrcOpES6_RNS_17MachineMemOperandE">buildAtomicRMWFAdd</dfn>(</td></tr>
<tr><th id="1341">1341</th><td>    <em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="332OldValRes" title='OldValRes' data-type='const llvm::DstOp &amp;' data-ref="332OldValRes" data-ref-filename="332OldValRes">OldValRes</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="333Addr" title='Addr' data-type='const llvm::SrcOp &amp;' data-ref="333Addr" data-ref-filename="333Addr">Addr</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="334Val" title='Val' data-type='const llvm::SrcOp &amp;' data-ref="334Val" data-ref-filename="334Val">Val</dfn>,</td></tr>
<tr><th id="1342">1342</th><td>    <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col5 decl" id="335MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="335MMO" data-ref-filename="335MMO">MMO</dfn>);</td></tr>
<tr><th id="1343">1343</th><td></td></tr>
<tr><th id="1344">1344</th><td>  <i class="doc">/// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_FSUB Addr, Val, MMO`.</i></td></tr>
<tr><th id="1345">1345</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder18buildAtomicRMWFSubERKNS_5DstOpERKNS_5SrcOpES6_RNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWFSub' data-ref="_ZN4llvm16MachineIRBuilder18buildAtomicRMWFSubERKNS_5DstOpERKNS_5SrcOpES6_RNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildAtomicRMWFSubERKNS_5DstOpERKNS_5SrcOpES6_RNS_17MachineMemOperandE">buildAtomicRMWFSub</dfn>(</td></tr>
<tr><th id="1346">1346</th><td>        <em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col6 decl" id="336OldValRes" title='OldValRes' data-type='const llvm::DstOp &amp;' data-ref="336OldValRes" data-ref-filename="336OldValRes">OldValRes</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="337Addr" title='Addr' data-type='const llvm::SrcOp &amp;' data-ref="337Addr" data-ref-filename="337Addr">Addr</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col8 decl" id="338Val" title='Val' data-type='const llvm::SrcOp &amp;' data-ref="338Val" data-ref-filename="338Val">Val</dfn>,</td></tr>
<tr><th id="1347">1347</th><td>        <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col9 decl" id="339MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="339MMO" data-ref-filename="339MMO">MMO</dfn>);</td></tr>
<tr><th id="1348">1348</th><td></td></tr>
<tr><th id="1349">1349</th><td>  <i class="doc">/// Build and insert `G_FENCE Ordering, Scope`.</i></td></tr>
<tr><th id="1350">1350</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder10buildFenceEjj" title='llvm::MachineIRBuilder::buildFence' data-ref="_ZN4llvm16MachineIRBuilder10buildFenceEjj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildFenceEjj">buildFence</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="340Ordering" title='Ordering' data-type='unsigned int' data-ref="340Ordering" data-ref-filename="340Ordering">Ordering</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="341Scope" title='Scope' data-type='unsigned int' data-ref="341Scope" data-ref-filename="341Scope">Scope</dfn>);</td></tr>
<tr><th id="1351">1351</th><td></td></tr>
<tr><th id="1352">1352</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Dst</span> = G_FREEZE<span class="command"> \p</span> <span class="arg">Src</span></i></td></tr>
<tr><th id="1353">1353</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder11buildFreezeERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildFreeze' data-ref="_ZN4llvm16MachineIRBuilder11buildFreezeERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildFreezeERKNS_5DstOpERKNS_5SrcOpE">buildFreeze</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="342Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="342Dst" data-ref-filename="342Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="343Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="343Src" data-ref-filename="343Src">Src</dfn>) {</td></tr>
<tr><th id="1354">1354</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#296" title='llvm::TargetOpcode::G_FREEZE' data-ref="llvm::TargetOpcode::G_FREEZE" data-ref-filename="llvm..TargetOpcode..G_FREEZE">G_FREEZE</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#342Dst" title='Dst' data-ref="342Dst" data-ref-filename="342Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#343Src" title='Src' data-ref="343Src" data-ref-filename="343Src">Src</a>});</td></tr>
<tr><th id="1355">1355</th><td>  }</td></tr>
<tr><th id="1356">1356</th><td></td></tr>
<tr><th id="1357">1357</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_BLOCK_ADDR<span class="command"> \p</span> <span class="arg">BA</span></i></td></tr>
<tr><th id="1358">1358</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1359">1359</th><td><i class="doc">  /// G_BLOCK_ADDR computes the address of a basic block.</i></td></tr>
<tr><th id="1360">1360</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1361">1361</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1362">1362</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res</span> must be a generic virtual register of a pointer type.</i></td></tr>
<tr><th id="1363">1363</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1364">1364</th><td><i class="doc">  /// <span class="command">\return</span> The newly created instruction.</i></td></tr>
<tr><th id="1365">1365</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder17buildBlockAddressENS_8RegisterEPKNS_12BlockAddressE" title='llvm::MachineIRBuilder::buildBlockAddress' data-ref="_ZN4llvm16MachineIRBuilder17buildBlockAddressENS_8RegisterEPKNS_12BlockAddressE" data-ref-filename="_ZN4llvm16MachineIRBuilder17buildBlockAddressENS_8RegisterEPKNS_12BlockAddressE">buildBlockAddress</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="344Res" title='Res' data-type='llvm::Register' data-ref="344Res" data-ref-filename="344Res">Res</dfn>, <em>const</em> <a class="type" href="../../IR/Constants.h.html#llvm::BlockAddress" title='llvm::BlockAddress' data-ref="llvm::BlockAddress" data-ref-filename="llvm..BlockAddress">BlockAddress</a> *<dfn class="local col5 decl" id="345BA" title='BA' data-type='const llvm::BlockAddress *' data-ref="345BA" data-ref-filename="345BA">BA</dfn>);</td></tr>
<tr><th id="1366">1366</th><td></td></tr>
<tr><th id="1367">1367</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_ADD<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1368">1368</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1369">1369</th><td><i class="doc">  /// G_ADD sets<span class="command"> \p</span> <span class="arg">Res</span> to the sum of integer parameters<span class="command"> \p</span> <span class="arg">Op0</span> and<span class="command"> \p</span> <span class="arg">Op1,</span></i></td></tr>
<tr><th id="1370">1370</th><td><i class="doc">  /// truncated to their width.</i></td></tr>
<tr><th id="1371">1371</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1372">1372</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1373">1373</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res,</span><span class="command"> \p</span> <span class="arg">Op0</span> and<span class="command"> \p</span> <span class="arg">Op1</span> must be generic virtual registers</i></td></tr>
<tr><th id="1374">1374</th><td><i class="doc">  ///      with the same (scalar or vector) type).</i></td></tr>
<tr><th id="1375">1375</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1376">1376</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1377">1377</th><td></td></tr>
<tr><th id="1378">1378</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildAdd' data-ref="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildAdd</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col6 decl" id="346Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="346Dst" data-ref-filename="346Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="347Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="347Src0" data-ref-filename="347Src0">Src0</dfn>,</td></tr>
<tr><th id="1379">1379</th><td>                               <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col8 decl" id="348Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="348Src1" data-ref-filename="348Src1">Src1</dfn>,</td></tr>
<tr><th id="1380">1380</th><td>                               <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col9 decl" id="349Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="349Flags" data-ref-filename="349Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="1381">1381</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#217" title='llvm::TargetOpcode::G_ADD' data-ref="llvm::TargetOpcode::G_ADD" data-ref-filename="llvm..TargetOpcode..G_ADD">G_ADD</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#346Dst" title='Dst' data-ref="346Dst" data-ref-filename="346Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col7 ref" href="#347Src0" title='Src0' data-ref="347Src0" data-ref-filename="347Src0">Src0</a>, <a class="local col8 ref" href="#348Src1" title='Src1' data-ref="348Src1" data-ref-filename="348Src1">Src1</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col9 ref" href="#349Flags" title='Flags' data-ref="349Flags" data-ref-filename="349Flags">Flags</a>);</td></tr>
<tr><th id="1382">1382</th><td>  }</td></tr>
<tr><th id="1383">1383</th><td></td></tr>
<tr><th id="1384">1384</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_SUB<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1385">1385</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1386">1386</th><td><i class="doc">  /// G_SUB sets<span class="command"> \p</span> <span class="arg">Res</span> to the sum of integer parameters<span class="command"> \p</span> <span class="arg">Op0</span> and<span class="command"> \p</span> <span class="arg">Op1,</span></i></td></tr>
<tr><th id="1387">1387</th><td><i class="doc">  /// truncated to their width.</i></td></tr>
<tr><th id="1388">1388</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1389">1389</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1390">1390</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res,</span><span class="command"> \p</span> <span class="arg">Op0</span> and<span class="command"> \p</span> <span class="arg">Op1</span> must be generic virtual registers</i></td></tr>
<tr><th id="1391">1391</th><td><i class="doc">  ///      with the same (scalar or vector) type).</i></td></tr>
<tr><th id="1392">1392</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1393">1393</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1394">1394</th><td></td></tr>
<tr><th id="1395">1395</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSub' data-ref="_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildSub</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col0 decl" id="350Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="350Dst" data-ref-filename="350Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="351Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="351Src0" data-ref-filename="351Src0">Src0</dfn>,</td></tr>
<tr><th id="1396">1396</th><td>                               <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col2 decl" id="352Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="352Src1" data-ref-filename="352Src1">Src1</dfn>,</td></tr>
<tr><th id="1397">1397</th><td>                               <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col3 decl" id="353Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="353Flags" data-ref-filename="353Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="1398">1398</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#221" title='llvm::TargetOpcode::G_SUB' data-ref="llvm::TargetOpcode::G_SUB" data-ref-filename="llvm..TargetOpcode..G_SUB">G_SUB</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#350Dst" title='Dst' data-ref="350Dst" data-ref-filename="350Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#351Src0" title='Src0' data-ref="351Src0" data-ref-filename="351Src0">Src0</a>, <a class="local col2 ref" href="#352Src1" title='Src1' data-ref="352Src1" data-ref-filename="352Src1">Src1</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col3 ref" href="#353Flags" title='Flags' data-ref="353Flags" data-ref-filename="353Flags">Flags</a>);</td></tr>
<tr><th id="1399">1399</th><td>  }</td></tr>
<tr><th id="1400">1400</th><td></td></tr>
<tr><th id="1401">1401</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_MUL<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1402">1402</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1403">1403</th><td><i class="doc">  /// G_MUL sets<span class="command"> \p</span> <span class="arg">Res</span> to the sum of integer parameters<span class="command"> \p</span> <span class="arg">Op0</span> and<span class="command"> \p</span> <span class="arg">Op1,</span></i></td></tr>
<tr><th id="1404">1404</th><td><i class="doc">  /// truncated to their width.</i></td></tr>
<tr><th id="1405">1405</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1406">1406</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1407">1407</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res,</span><span class="command"> \p</span> <span class="arg">Op0</span> and<span class="command"> \p</span> <span class="arg">Op1</span> must be generic virtual registers</i></td></tr>
<tr><th id="1408">1408</th><td><i class="doc">  ///      with the same (scalar or vector) type).</i></td></tr>
<tr><th id="1409">1409</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1410">1410</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1411">1411</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder8buildMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildMul' data-ref="_ZN4llvm16MachineIRBuilder8buildMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildMul</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col4 decl" id="354Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="354Dst" data-ref-filename="354Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="355Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="355Src0" data-ref-filename="355Src0">Src0</dfn>,</td></tr>
<tr><th id="1412">1412</th><td>                               <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="356Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="356Src1" data-ref-filename="356Src1">Src1</dfn>,</td></tr>
<tr><th id="1413">1413</th><td>                               <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col7 decl" id="357Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="357Flags" data-ref-filename="357Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="1414">1414</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#224" title='llvm::TargetOpcode::G_MUL' data-ref="llvm::TargetOpcode::G_MUL" data-ref-filename="llvm..TargetOpcode..G_MUL">G_MUL</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#354Dst" title='Dst' data-ref="354Dst" data-ref-filename="354Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#355Src0" title='Src0' data-ref="355Src0" data-ref-filename="355Src0">Src0</a>, <a class="local col6 ref" href="#356Src1" title='Src1' data-ref="356Src1" data-ref-filename="356Src1">Src1</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col7 ref" href="#357Flags" title='Flags' data-ref="357Flags" data-ref-filename="357Flags">Flags</a>);</td></tr>
<tr><th id="1415">1415</th><td>  }</td></tr>
<tr><th id="1416">1416</th><td></td></tr>
<tr><th id="1417">1417</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder10buildUMulHERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildUMulH' data-ref="_ZN4llvm16MachineIRBuilder10buildUMulHERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUMulHERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildUMulH</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col8 decl" id="358Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="358Dst" data-ref-filename="358Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col9 decl" id="359Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="359Src0" data-ref-filename="359Src0">Src0</dfn>,</td></tr>
<tr><th id="1418">1418</th><td>                                 <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="360Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="360Src1" data-ref-filename="360Src1">Src1</dfn>,</td></tr>
<tr><th id="1419">1419</th><td>                                 <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="361Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="361Flags" data-ref-filename="361Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="1420">1420</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#467" title='llvm::TargetOpcode::G_UMULH' data-ref="llvm::TargetOpcode::G_UMULH" data-ref-filename="llvm..TargetOpcode..G_UMULH">G_UMULH</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#358Dst" title='Dst' data-ref="358Dst" data-ref-filename="358Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#359Src0" title='Src0' data-ref="359Src0" data-ref-filename="359Src0">Src0</a>, <a class="local col0 ref" href="#360Src1" title='Src1' data-ref="360Src1" data-ref-filename="360Src1">Src1</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col1 ref" href="#361Flags" title='Flags' data-ref="361Flags" data-ref-filename="361Flags">Flags</a>);</td></tr>
<tr><th id="1421">1421</th><td>  }</td></tr>
<tr><th id="1422">1422</th><td></td></tr>
<tr><th id="1423">1423</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder10buildSMulHERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSMulH' data-ref="_ZN4llvm16MachineIRBuilder10buildSMulHERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildSMulHERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildSMulH</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="362Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="362Dst" data-ref-filename="362Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="363Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="363Src0" data-ref-filename="363Src0">Src0</dfn>,</td></tr>
<tr><th id="1424">1424</th><td>                                 <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="364Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="364Src1" data-ref-filename="364Src1">Src1</dfn>,</td></tr>
<tr><th id="1425">1425</th><td>                                 <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col5 decl" id="365Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="365Flags" data-ref-filename="365Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="1426">1426</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#471" title='llvm::TargetOpcode::G_SMULH' data-ref="llvm::TargetOpcode::G_SMULH" data-ref-filename="llvm..TargetOpcode..G_SMULH">G_SMULH</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#362Dst" title='Dst' data-ref="362Dst" data-ref-filename="362Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#363Src0" title='Src0' data-ref="363Src0" data-ref-filename="363Src0">Src0</a>, <a class="local col4 ref" href="#364Src1" title='Src1' data-ref="364Src1" data-ref-filename="364Src1">Src1</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col5 ref" href="#365Flags" title='Flags' data-ref="365Flags" data-ref-filename="365Flags">Flags</a>);</td></tr>
<tr><th id="1427">1427</th><td>  }</td></tr>
<tr><th id="1428">1428</th><td></td></tr>
<tr><th id="1429">1429</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMul' data-ref="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFMul</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col6 decl" id="366Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="366Dst" data-ref-filename="366Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="367Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="367Src0" data-ref-filename="367Src0">Src0</dfn>,</td></tr>
<tr><th id="1430">1430</th><td>                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col8 decl" id="368Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="368Src1" data-ref-filename="368Src1">Src1</dfn>,</td></tr>
<tr><th id="1431">1431</th><td>                                <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col9 decl" id="369Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="369Flags" data-ref-filename="369Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="1432">1432</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#522" title='llvm::TargetOpcode::G_FMUL' data-ref="llvm::TargetOpcode::G_FMUL" data-ref-filename="llvm..TargetOpcode..G_FMUL">G_FMUL</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#366Dst" title='Dst' data-ref="366Dst" data-ref-filename="366Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col7 ref" href="#367Src0" title='Src0' data-ref="367Src0" data-ref-filename="367Src0">Src0</a>, <a class="local col8 ref" href="#368Src1" title='Src1' data-ref="368Src1" data-ref-filename="368Src1">Src1</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col9 ref" href="#369Flags" title='Flags' data-ref="369Flags" data-ref-filename="369Flags">Flags</a>);</td></tr>
<tr><th id="1433">1433</th><td>  }</td></tr>
<tr><th id="1434">1434</th><td></td></tr>
<tr><th id="1435">1435</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder12buildFMinNumERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMinNum' data-ref="_ZN4llvm16MachineIRBuilder12buildFMinNumERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildFMinNumERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFMinNum</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col0 decl" id="370Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="370Dst" data-ref-filename="370Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="371Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="371Src0" data-ref-filename="371Src0">Src0</dfn>,</td></tr>
<tr><th id="1436">1436</th><td>                                   <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col2 decl" id="372Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="372Src1" data-ref-filename="372Src1">Src1</dfn>,</td></tr>
<tr><th id="1437">1437</th><td>                                   <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col3 decl" id="373Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="373Flags" data-ref-filename="373Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="1438">1438</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#591" title='llvm::TargetOpcode::G_FMINNUM' data-ref="llvm::TargetOpcode::G_FMINNUM" data-ref-filename="llvm..TargetOpcode..G_FMINNUM">G_FMINNUM</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#370Dst" title='Dst' data-ref="370Dst" data-ref-filename="370Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#371Src0" title='Src0' data-ref="371Src0" data-ref-filename="371Src0">Src0</a>, <a class="local col2 ref" href="#372Src1" title='Src1' data-ref="372Src1" data-ref-filename="372Src1">Src1</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col3 ref" href="#373Flags" title='Flags' data-ref="373Flags" data-ref-filename="373Flags">Flags</a>);</td></tr>
<tr><th id="1439">1439</th><td>  }</td></tr>
<tr><th id="1440">1440</th><td></td></tr>
<tr><th id="1441">1441</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder12buildFMaxNumERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMaxNum' data-ref="_ZN4llvm16MachineIRBuilder12buildFMaxNumERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildFMaxNumERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFMaxNum</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col4 decl" id="374Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="374Dst" data-ref-filename="374Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="375Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="375Src0" data-ref-filename="375Src0">Src0</dfn>,</td></tr>
<tr><th id="1442">1442</th><td>                                   <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="376Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="376Src1" data-ref-filename="376Src1">Src1</dfn>,</td></tr>
<tr><th id="1443">1443</th><td>                                   <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col7 decl" id="377Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="377Flags" data-ref-filename="377Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="1444">1444</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#592" title='llvm::TargetOpcode::G_FMAXNUM' data-ref="llvm::TargetOpcode::G_FMAXNUM" data-ref-filename="llvm..TargetOpcode..G_FMAXNUM">G_FMAXNUM</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#374Dst" title='Dst' data-ref="374Dst" data-ref-filename="374Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#375Src0" title='Src0' data-ref="375Src0" data-ref-filename="375Src0">Src0</a>, <a class="local col6 ref" href="#376Src1" title='Src1' data-ref="376Src1" data-ref-filename="376Src1">Src1</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col7 ref" href="#377Flags" title='Flags' data-ref="377Flags" data-ref-filename="377Flags">Flags</a>);</td></tr>
<tr><th id="1445">1445</th><td>  }</td></tr>
<tr><th id="1446">1446</th><td></td></tr>
<tr><th id="1447">1447</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder16buildFMinNumIEEEERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMinNumIEEE' data-ref="_ZN4llvm16MachineIRBuilder16buildFMinNumIEEEERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildFMinNumIEEEERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFMinNumIEEE</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col8 decl" id="378Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="378Dst" data-ref-filename="378Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col9 decl" id="379Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="379Src0" data-ref-filename="379Src0">Src0</dfn>,</td></tr>
<tr><th id="1448">1448</th><td>                                       <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="380Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="380Src1" data-ref-filename="380Src1">Src1</dfn>,</td></tr>
<tr><th id="1449">1449</th><td>                                       <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="381Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="381Flags" data-ref-filename="381Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="1450">1450</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#595" title='llvm::TargetOpcode::G_FMINNUM_IEEE' data-ref="llvm::TargetOpcode::G_FMINNUM_IEEE" data-ref-filename="llvm..TargetOpcode..G_FMINNUM_IEEE">G_FMINNUM_IEEE</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#378Dst" title='Dst' data-ref="378Dst" data-ref-filename="378Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#379Src0" title='Src0' data-ref="379Src0" data-ref-filename="379Src0">Src0</a>, <a class="local col0 ref" href="#380Src1" title='Src1' data-ref="380Src1" data-ref-filename="380Src1">Src1</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col1 ref" href="#381Flags" title='Flags' data-ref="381Flags" data-ref-filename="381Flags">Flags</a>);</td></tr>
<tr><th id="1451">1451</th><td>  }</td></tr>
<tr><th id="1452">1452</th><td></td></tr>
<tr><th id="1453">1453</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder16buildFMaxNumIEEEERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMaxNumIEEE' data-ref="_ZN4llvm16MachineIRBuilder16buildFMaxNumIEEEERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildFMaxNumIEEEERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFMaxNumIEEE</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="382Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="382Dst" data-ref-filename="382Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="383Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="383Src0" data-ref-filename="383Src0">Src0</dfn>,</td></tr>
<tr><th id="1454">1454</th><td>                                       <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="384Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="384Src1" data-ref-filename="384Src1">Src1</dfn>,</td></tr>
<tr><th id="1455">1455</th><td>                                       <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col5 decl" id="385Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="385Flags" data-ref-filename="385Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="1456">1456</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#596" title='llvm::TargetOpcode::G_FMAXNUM_IEEE' data-ref="llvm::TargetOpcode::G_FMAXNUM_IEEE" data-ref-filename="llvm..TargetOpcode..G_FMAXNUM_IEEE">G_FMAXNUM_IEEE</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#382Dst" title='Dst' data-ref="382Dst" data-ref-filename="382Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#383Src0" title='Src0' data-ref="383Src0" data-ref-filename="383Src0">Src0</a>, <a class="local col4 ref" href="#384Src1" title='Src1' data-ref="384Src1" data-ref-filename="384Src1">Src1</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col5 ref" href="#385Flags" title='Flags' data-ref="385Flags" data-ref-filename="385Flags">Flags</a>);</td></tr>
<tr><th id="1457">1457</th><td>  }</td></tr>
<tr><th id="1458">1458</th><td></td></tr>
<tr><th id="1459">1459</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildShl' data-ref="_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildShl</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col6 decl" id="386Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="386Dst" data-ref-filename="386Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="387Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="387Src0" data-ref-filename="387Src0">Src0</dfn>,</td></tr>
<tr><th id="1460">1460</th><td>                               <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col8 decl" id="388Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="388Src1" data-ref-filename="388Src1">Src1</dfn>,</td></tr>
<tr><th id="1461">1461</th><td>                               <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col9 decl" id="389Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="389Flags" data-ref-filename="389Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="1462">1462</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#402" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL" data-ref-filename="llvm..TargetOpcode..G_SHL">G_SHL</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#386Dst" title='Dst' data-ref="386Dst" data-ref-filename="386Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col7 ref" href="#387Src0" title='Src0' data-ref="387Src0" data-ref-filename="387Src0">Src0</a>, <a class="local col8 ref" href="#388Src1" title='Src1' data-ref="388Src1" data-ref-filename="388Src1">Src1</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col9 ref" href="#389Flags" title='Flags' data-ref="389Flags" data-ref-filename="389Flags">Flags</a>);</td></tr>
<tr><th id="1463">1463</th><td>  }</td></tr>
<tr><th id="1464">1464</th><td></td></tr>
<tr><th id="1465">1465</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder9buildLShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildLShr' data-ref="_ZN4llvm16MachineIRBuilder9buildLShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildLShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildLShr</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col0 decl" id="390Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="390Dst" data-ref-filename="390Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="391Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="391Src0" data-ref-filename="391Src0">Src0</dfn>,</td></tr>
<tr><th id="1466">1466</th><td>                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col2 decl" id="392Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="392Src1" data-ref-filename="392Src1">Src1</dfn>,</td></tr>
<tr><th id="1467">1467</th><td>                                <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col3 decl" id="393Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="393Flags" data-ref-filename="393Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="1468">1468</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#405" title='llvm::TargetOpcode::G_LSHR' data-ref="llvm::TargetOpcode::G_LSHR" data-ref-filename="llvm..TargetOpcode..G_LSHR">G_LSHR</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#390Dst" title='Dst' data-ref="390Dst" data-ref-filename="390Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#391Src0" title='Src0' data-ref="391Src0" data-ref-filename="391Src0">Src0</a>, <a class="local col2 ref" href="#392Src1" title='Src1' data-ref="392Src1" data-ref-filename="392Src1">Src1</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col3 ref" href="#393Flags" title='Flags' data-ref="393Flags" data-ref-filename="393Flags">Flags</a>);</td></tr>
<tr><th id="1469">1469</th><td>  }</td></tr>
<tr><th id="1470">1470</th><td></td></tr>
<tr><th id="1471">1471</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder9buildAShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildAShr' data-ref="_ZN4llvm16MachineIRBuilder9buildAShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildAShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildAShr</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col4 decl" id="394Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="394Dst" data-ref-filename="394Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="395Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="395Src0" data-ref-filename="395Src0">Src0</dfn>,</td></tr>
<tr><th id="1472">1472</th><td>                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="396Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="396Src1" data-ref-filename="396Src1">Src1</dfn>,</td></tr>
<tr><th id="1473">1473</th><td>                                <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col7 decl" id="397Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="397Flags" data-ref-filename="397Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="1474">1474</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#408" title='llvm::TargetOpcode::G_ASHR' data-ref="llvm::TargetOpcode::G_ASHR" data-ref-filename="llvm..TargetOpcode..G_ASHR">G_ASHR</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#394Dst" title='Dst' data-ref="394Dst" data-ref-filename="394Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#395Src0" title='Src0' data-ref="395Src0" data-ref-filename="395Src0">Src0</a>, <a class="local col6 ref" href="#396Src1" title='Src1' data-ref="396Src1" data-ref-filename="396Src1">Src1</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col7 ref" href="#397Flags" title='Flags' data-ref="397Flags" data-ref-filename="397Flags">Flags</a>);</td></tr>
<tr><th id="1475">1475</th><td>  }</td></tr>
<tr><th id="1476">1476</th><td></td></tr>
<tr><th id="1477">1477</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_AND<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1478">1478</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1479">1479</th><td><i class="doc">  /// G_AND sets<span class="command"> \p</span> <span class="arg">Res</span> to the bitwise and of integer parameters<span class="command"> \p</span> <span class="arg">Op0</span> and<span class="command"> \p</span></i></td></tr>
<tr><th id="1480">1480</th><td><i class="doc">  /// <span class="arg">Op1.</span></i></td></tr>
<tr><th id="1481">1481</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1482">1482</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1483">1483</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res,</span><span class="command"> \p</span> <span class="arg">Op0</span> and<span class="command"> \p</span> <span class="arg">Op1</span> must be generic virtual registers</i></td></tr>
<tr><th id="1484">1484</th><td><i class="doc">  ///      with the same (scalar or vector) type).</i></td></tr>
<tr><th id="1485">1485</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1486">1486</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1487">1487</th><td></td></tr>
<tr><th id="1488">1488</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder8buildAndERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildAnd' data-ref="_ZN4llvm16MachineIRBuilder8buildAndERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildAndERKNS_5DstOpERKNS_5SrcOpES6_">buildAnd</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col8 decl" id="398Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="398Dst" data-ref-filename="398Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col9 decl" id="399Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="399Src0" data-ref-filename="399Src0">Src0</dfn>,</td></tr>
<tr><th id="1489">1489</th><td>                               <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="400Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="400Src1" data-ref-filename="400Src1">Src1</dfn>) {</td></tr>
<tr><th id="1490">1490</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#239" title='llvm::TargetOpcode::G_AND' data-ref="llvm::TargetOpcode::G_AND" data-ref-filename="llvm..TargetOpcode..G_AND">G_AND</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#398Dst" title='Dst' data-ref="398Dst" data-ref-filename="398Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#399Src0" title='Src0' data-ref="399Src0" data-ref-filename="399Src0">Src0</a>, <a class="local col0 ref" href="#400Src1" title='Src1' data-ref="400Src1" data-ref-filename="400Src1">Src1</a>});</td></tr>
<tr><th id="1491">1491</th><td>  }</td></tr>
<tr><th id="1492">1492</th><td></td></tr>
<tr><th id="1493">1493</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_OR<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1494">1494</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1495">1495</th><td><i class="doc">  /// G_OR sets<span class="command"> \p</span> <span class="arg">Res</span> to the bitwise or of integer parameters<span class="command"> \p</span> <span class="arg">Op0</span> and<span class="command"> \p</span></i></td></tr>
<tr><th id="1496">1496</th><td><i class="doc">  /// <span class="arg">Op1.</span></i></td></tr>
<tr><th id="1497">1497</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1498">1498</th><td><i class="doc">  /// <span class="command">\pre</span> setBasicBlock or setMI must have been called.</i></td></tr>
<tr><th id="1499">1499</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Res,</span><span class="command"> \p</span> <span class="arg">Op0</span> and<span class="command"> \p</span> <span class="arg">Op1</span> must be generic virtual registers</i></td></tr>
<tr><th id="1500">1500</th><td><i class="doc">  ///      with the same (scalar or vector) type).</i></td></tr>
<tr><th id="1501">1501</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1502">1502</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1503">1503</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder7buildOrERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildOr' data-ref="_ZN4llvm16MachineIRBuilder7buildOrERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder7buildOrERKNS_5DstOpERKNS_5SrcOpES6_">buildOr</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col1 decl" id="401Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="401Dst" data-ref-filename="401Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col2 decl" id="402Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="402Src0" data-ref-filename="402Src0">Src0</dfn>,</td></tr>
<tr><th id="1504">1504</th><td>                              <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="403Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="403Src1" data-ref-filename="403Src1">Src1</dfn>) {</td></tr>
<tr><th id="1505">1505</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#242" title='llvm::TargetOpcode::G_OR' data-ref="llvm::TargetOpcode::G_OR" data-ref-filename="llvm..TargetOpcode..G_OR">G_OR</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#401Dst" title='Dst' data-ref="401Dst" data-ref-filename="401Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#402Src0" title='Src0' data-ref="402Src0" data-ref-filename="402Src0">Src0</a>, <a class="local col3 ref" href="#403Src1" title='Src1' data-ref="403Src1" data-ref-filename="403Src1">Src1</a>});</td></tr>
<tr><th id="1506">1506</th><td>  }</td></tr>
<tr><th id="1507">1507</th><td></td></tr>
<tr><th id="1508">1508</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_XOR<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1509">1509</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder8buildXorERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildXor' data-ref="_ZN4llvm16MachineIRBuilder8buildXorERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildXorERKNS_5DstOpERKNS_5SrcOpES6_">buildXor</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col4 decl" id="404Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="404Dst" data-ref-filename="404Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="405Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="405Src0" data-ref-filename="405Src0">Src0</dfn>,</td></tr>
<tr><th id="1510">1510</th><td>                               <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="406Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="406Src1" data-ref-filename="406Src1">Src1</dfn>) {</td></tr>
<tr><th id="1511">1511</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#245" title='llvm::TargetOpcode::G_XOR' data-ref="llvm::TargetOpcode::G_XOR" data-ref-filename="llvm..TargetOpcode..G_XOR">G_XOR</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#404Dst" title='Dst' data-ref="404Dst" data-ref-filename="404Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#405Src0" title='Src0' data-ref="405Src0" data-ref-filename="405Src0">Src0</a>, <a class="local col6 ref" href="#406Src1" title='Src1' data-ref="406Src1" data-ref-filename="406Src1">Src1</a>});</td></tr>
<tr><th id="1512">1512</th><td>  }</td></tr>
<tr><th id="1513">1513</th><td></td></tr>
<tr><th id="1514">1514</th><td>  <i class="doc">/// Build and insert a bitwise not,</i></td></tr>
<tr><th id="1515">1515</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">NegOne</span> = G_CONSTANT -1</i></td></tr>
<tr><th id="1516">1516</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">Res</span> = G_OR<span class="command"> \p</span> <span class="arg">Op0,</span> NegOne</i></td></tr>
<tr><th id="1517">1517</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder8buildNotERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildNot' data-ref="_ZN4llvm16MachineIRBuilder8buildNotERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildNotERKNS_5DstOpERKNS_5SrcOpE">buildNot</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col7 decl" id="407Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="407Dst" data-ref-filename="407Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col8 decl" id="408Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="408Src0" data-ref-filename="408Src0">Src0</dfn>) {</td></tr>
<tr><th id="1518">1518</th><td>    <em>auto</em> <dfn class="local col9 decl" id="409NegOne" title='NegOne' data-type='llvm::MachineInstrBuilder' data-ref="409NegOne" data-ref-filename="409NegOne">NegOne</dfn> = <a class="member fn" href="#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#407Dst" title='Dst' data-ref="407Dst" data-ref-filename="407Dst">Dst</a>.<a class="ref fn" href="#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member fn" href="#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()), -<var>1</var>);</td></tr>
<tr><th id="1519">1519</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#245" title='llvm::TargetOpcode::G_XOR' data-ref="llvm::TargetOpcode::G_XOR" data-ref-filename="llvm..TargetOpcode..G_XOR">G_XOR</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col7 ref" href="#407Dst" title='Dst' data-ref="407Dst" data-ref-filename="407Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#408Src0" title='Src0' data-ref="408Src0" data-ref-filename="408Src0">Src0</a>, <a class="local col9 ref" href="#409NegOne" title='NegOne' data-ref="409NegOne" data-ref-filename="409NegOne">NegOne</a>});</td></tr>
<tr><th id="1520">1520</th><td>  }</td></tr>
<tr><th id="1521">1521</th><td></td></tr>
<tr><th id="1522">1522</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_CTPOP<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Src0</span></i></td></tr>
<tr><th id="1523">1523</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder10buildCTPOPERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCTPOP' data-ref="_ZN4llvm16MachineIRBuilder10buildCTPOPERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildCTPOPERKNS_5DstOpERKNS_5SrcOpE">buildCTPOP</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col0 decl" id="410Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="410Dst" data-ref-filename="410Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="411Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="411Src0" data-ref-filename="411Src0">Src0</dfn>) {</td></tr>
<tr><th id="1524">1524</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#651" title='llvm::TargetOpcode::G_CTPOP' data-ref="llvm::TargetOpcode::G_CTPOP" data-ref-filename="llvm..TargetOpcode..G_CTPOP">G_CTPOP</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#410Dst" title='Dst' data-ref="410Dst" data-ref-filename="410Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#411Src0" title='Src0' data-ref="411Src0" data-ref-filename="411Src0">Src0</a>});</td></tr>
<tr><th id="1525">1525</th><td>  }</td></tr>
<tr><th id="1526">1526</th><td></td></tr>
<tr><th id="1527">1527</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_CTLZ<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Src0</span></i></td></tr>
<tr><th id="1528">1528</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder9buildCTLZERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCTLZ' data-ref="_ZN4llvm16MachineIRBuilder9buildCTLZERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCTLZERKNS_5DstOpERKNS_5SrcOpE">buildCTLZ</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="412Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="412Dst" data-ref-filename="412Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="413Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="413Src0" data-ref-filename="413Src0">Src0</dfn>) {</td></tr>
<tr><th id="1529">1529</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#645" title='llvm::TargetOpcode::G_CTLZ' data-ref="llvm::TargetOpcode::G_CTLZ" data-ref-filename="llvm..TargetOpcode..G_CTLZ">G_CTLZ</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#412Dst" title='Dst' data-ref="412Dst" data-ref-filename="412Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#413Src0" title='Src0' data-ref="413Src0" data-ref-filename="413Src0">Src0</a>});</td></tr>
<tr><th id="1530">1530</th><td>  }</td></tr>
<tr><th id="1531">1531</th><td></td></tr>
<tr><th id="1532">1532</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_CTLZ_ZERO_UNDEF<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Src0</span></i></td></tr>
<tr><th id="1533">1533</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder20buildCTLZ_ZERO_UNDEFERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCTLZ_ZERO_UNDEF' data-ref="_ZN4llvm16MachineIRBuilder20buildCTLZ_ZERO_UNDEFERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder20buildCTLZ_ZERO_UNDEFERKNS_5DstOpERKNS_5SrcOpE">buildCTLZ_ZERO_UNDEF</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col4 decl" id="414Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="414Dst" data-ref-filename="414Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="415Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="415Src0" data-ref-filename="415Src0">Src0</dfn>) {</td></tr>
<tr><th id="1534">1534</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#648" title='llvm::TargetOpcode::G_CTLZ_ZERO_UNDEF' data-ref="llvm::TargetOpcode::G_CTLZ_ZERO_UNDEF" data-ref-filename="llvm..TargetOpcode..G_CTLZ_ZERO_UNDEF">G_CTLZ_ZERO_UNDEF</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#414Dst" title='Dst' data-ref="414Dst" data-ref-filename="414Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#415Src0" title='Src0' data-ref="415Src0" data-ref-filename="415Src0">Src0</a>});</td></tr>
<tr><th id="1535">1535</th><td>  }</td></tr>
<tr><th id="1536">1536</th><td></td></tr>
<tr><th id="1537">1537</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_CTTZ<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Src0</span></i></td></tr>
<tr><th id="1538">1538</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder9buildCTTZERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCTTZ' data-ref="_ZN4llvm16MachineIRBuilder9buildCTTZERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCTTZERKNS_5DstOpERKNS_5SrcOpE">buildCTTZ</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col6 decl" id="416Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="416Dst" data-ref-filename="416Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="417Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="417Src0" data-ref-filename="417Src0">Src0</dfn>) {</td></tr>
<tr><th id="1539">1539</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#639" title='llvm::TargetOpcode::G_CTTZ' data-ref="llvm::TargetOpcode::G_CTTZ" data-ref-filename="llvm..TargetOpcode..G_CTTZ">G_CTTZ</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#416Dst" title='Dst' data-ref="416Dst" data-ref-filename="416Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col7 ref" href="#417Src0" title='Src0' data-ref="417Src0" data-ref-filename="417Src0">Src0</a>});</td></tr>
<tr><th id="1540">1540</th><td>  }</td></tr>
<tr><th id="1541">1541</th><td></td></tr>
<tr><th id="1542">1542</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_CTTZ_ZERO_UNDEF<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Src0</span></i></td></tr>
<tr><th id="1543">1543</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder20buildCTTZ_ZERO_UNDEFERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCTTZ_ZERO_UNDEF' data-ref="_ZN4llvm16MachineIRBuilder20buildCTTZ_ZERO_UNDEFERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder20buildCTTZ_ZERO_UNDEFERKNS_5DstOpERKNS_5SrcOpE">buildCTTZ_ZERO_UNDEF</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col8 decl" id="418Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="418Dst" data-ref-filename="418Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col9 decl" id="419Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="419Src0" data-ref-filename="419Src0">Src0</dfn>) {</td></tr>
<tr><th id="1544">1544</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#642" title='llvm::TargetOpcode::G_CTTZ_ZERO_UNDEF' data-ref="llvm::TargetOpcode::G_CTTZ_ZERO_UNDEF" data-ref-filename="llvm..TargetOpcode..G_CTTZ_ZERO_UNDEF">G_CTTZ_ZERO_UNDEF</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#418Dst" title='Dst' data-ref="418Dst" data-ref-filename="418Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#419Src0" title='Src0' data-ref="419Src0" data-ref-filename="419Src0">Src0</a>});</td></tr>
<tr><th id="1545">1545</th><td>  }</td></tr>
<tr><th id="1546">1546</th><td></td></tr>
<tr><th id="1547">1547</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Dst</span> = G_BSWAP<span class="command"> \p</span> <span class="arg">Src0</span></i></td></tr>
<tr><th id="1548">1548</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder10buildBSwapERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildBSwap' data-ref="_ZN4llvm16MachineIRBuilder10buildBSwapERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildBSwapERKNS_5DstOpERKNS_5SrcOpE">buildBSwap</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col0 decl" id="420Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="420Dst" data-ref-filename="420Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="421Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="421Src0" data-ref-filename="421Src0">Src0</dfn>) {</td></tr>
<tr><th id="1549">1549</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#654" title='llvm::TargetOpcode::G_BSWAP' data-ref="llvm::TargetOpcode::G_BSWAP" data-ref-filename="llvm..TargetOpcode..G_BSWAP">G_BSWAP</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#420Dst" title='Dst' data-ref="420Dst" data-ref-filename="420Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#421Src0" title='Src0' data-ref="421Src0" data-ref-filename="421Src0">Src0</a>});</td></tr>
<tr><th id="1550">1550</th><td>  }</td></tr>
<tr><th id="1551">1551</th><td></td></tr>
<tr><th id="1552">1552</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_FADD<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1553">1553</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder9buildFAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFAdd' data-ref="_ZN4llvm16MachineIRBuilder9buildFAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFAdd</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="422Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="422Dst" data-ref-filename="422Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="423Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="423Src0" data-ref-filename="423Src0">Src0</dfn>,</td></tr>
<tr><th id="1554">1554</th><td>                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="424Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="424Src1" data-ref-filename="424Src1">Src1</dfn>,</td></tr>
<tr><th id="1555">1555</th><td>                                <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col5 decl" id="425Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="425Flags" data-ref-filename="425Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="1556">1556</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#516" title='llvm::TargetOpcode::G_FADD' data-ref="llvm::TargetOpcode::G_FADD" data-ref-filename="llvm..TargetOpcode..G_FADD">G_FADD</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#422Dst" title='Dst' data-ref="422Dst" data-ref-filename="422Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#423Src0" title='Src0' data-ref="423Src0" data-ref-filename="423Src0">Src0</a>, <a class="local col4 ref" href="#424Src1" title='Src1' data-ref="424Src1" data-ref-filename="424Src1">Src1</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col5 ref" href="#425Flags" title='Flags' data-ref="425Flags" data-ref-filename="425Flags">Flags</a>);</td></tr>
<tr><th id="1557">1557</th><td>  }</td></tr>
<tr><th id="1558">1558</th><td></td></tr>
<tr><th id="1559">1559</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_FSUB<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1560">1560</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder9buildFSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFSub' data-ref="_ZN4llvm16MachineIRBuilder9buildFSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFSub</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col6 decl" id="426Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="426Dst" data-ref-filename="426Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="427Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="427Src0" data-ref-filename="427Src0">Src0</dfn>,</td></tr>
<tr><th id="1561">1561</th><td>                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col8 decl" id="428Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="428Src1" data-ref-filename="428Src1">Src1</dfn>,</td></tr>
<tr><th id="1562">1562</th><td>                                <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col9 decl" id="429Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="429Flags" data-ref-filename="429Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="1563">1563</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#519" title='llvm::TargetOpcode::G_FSUB' data-ref="llvm::TargetOpcode::G_FSUB" data-ref-filename="llvm..TargetOpcode..G_FSUB">G_FSUB</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#426Dst" title='Dst' data-ref="426Dst" data-ref-filename="426Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col7 ref" href="#427Src0" title='Src0' data-ref="427Src0" data-ref-filename="427Src0">Src0</a>, <a class="local col8 ref" href="#428Src1" title='Src1' data-ref="428Src1" data-ref-filename="428Src1">Src1</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col9 ref" href="#429Flags" title='Flags' data-ref="429Flags" data-ref-filename="429Flags">Flags</a>);</td></tr>
<tr><th id="1564">1564</th><td>  }</td></tr>
<tr><th id="1565">1565</th><td></td></tr>
<tr><th id="1566">1566</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_FDIV<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1567">1567</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder9buildFDivERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFDiv' data-ref="_ZN4llvm16MachineIRBuilder9buildFDivERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFDivERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFDiv</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col0 decl" id="430Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="430Dst" data-ref-filename="430Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="431Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="431Src0" data-ref-filename="431Src0">Src0</dfn>,</td></tr>
<tr><th id="1568">1568</th><td>                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col2 decl" id="432Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="432Src1" data-ref-filename="432Src1">Src1</dfn>,</td></tr>
<tr><th id="1569">1569</th><td>                                <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col3 decl" id="433Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="433Flags" data-ref-filename="433Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="1570">1570</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#531" title='llvm::TargetOpcode::G_FDIV' data-ref="llvm::TargetOpcode::G_FDIV" data-ref-filename="llvm..TargetOpcode..G_FDIV">G_FDIV</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#430Dst" title='Dst' data-ref="430Dst" data-ref-filename="430Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#431Src0" title='Src0' data-ref="431Src0" data-ref-filename="431Src0">Src0</a>, <a class="local col2 ref" href="#432Src1" title='Src1' data-ref="432Src1" data-ref-filename="432Src1">Src1</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col3 ref" href="#433Flags" title='Flags' data-ref="433Flags" data-ref-filename="433Flags">Flags</a>);</td></tr>
<tr><th id="1571">1571</th><td>  }</td></tr>
<tr><th id="1572">1572</th><td></td></tr>
<tr><th id="1573">1573</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_FMA<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1,</span><span class="command"> \p</span> <span class="arg">Op2</span></i></td></tr>
<tr><th id="1574">1574</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMA' data-ref="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildFMA</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col4 decl" id="434Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="434Dst" data-ref-filename="434Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="435Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="435Src0" data-ref-filename="435Src0">Src0</dfn>,</td></tr>
<tr><th id="1575">1575</th><td>                               <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="436Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="436Src1" data-ref-filename="436Src1">Src1</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="437Src2" title='Src2' data-type='const llvm::SrcOp &amp;' data-ref="437Src2" data-ref-filename="437Src2">Src2</dfn>,</td></tr>
<tr><th id="1576">1576</th><td>                               <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col8 decl" id="438Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="438Flags" data-ref-filename="438Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="1577">1577</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#525" title='llvm::TargetOpcode::G_FMA' data-ref="llvm::TargetOpcode::G_FMA" data-ref-filename="llvm..TargetOpcode..G_FMA">G_FMA</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#434Dst" title='Dst' data-ref="434Dst" data-ref-filename="434Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#435Src0" title='Src0' data-ref="435Src0" data-ref-filename="435Src0">Src0</a>, <a class="local col6 ref" href="#436Src1" title='Src1' data-ref="436Src1" data-ref-filename="436Src1">Src1</a>, <a class="local col7 ref" href="#437Src2" title='Src2' data-ref="437Src2" data-ref-filename="437Src2">Src2</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col8 ref" href="#438Flags" title='Flags' data-ref="438Flags" data-ref-filename="438Flags">Flags</a>);</td></tr>
<tr><th id="1578">1578</th><td>  }</td></tr>
<tr><th id="1579">1579</th><td></td></tr>
<tr><th id="1580">1580</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_FMAD<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1,</span><span class="command"> \p</span> <span class="arg">Op2</span></i></td></tr>
<tr><th id="1581">1581</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder9buildFMADERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMAD' data-ref="_ZN4llvm16MachineIRBuilder9buildFMADERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFMADERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildFMAD</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="439Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="439Dst" data-ref-filename="439Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="440Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="440Src0" data-ref-filename="440Src0">Src0</dfn>,</td></tr>
<tr><th id="1582">1582</th><td>                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="441Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="441Src1" data-ref-filename="441Src1">Src1</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col2 decl" id="442Src2" title='Src2' data-type='const llvm::SrcOp &amp;' data-ref="442Src2" data-ref-filename="442Src2">Src2</dfn>,</td></tr>
<tr><th id="1583">1583</th><td>                                <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col3 decl" id="443Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="443Flags" data-ref-filename="443Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="1584">1584</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#528" title='llvm::TargetOpcode::G_FMAD' data-ref="llvm::TargetOpcode::G_FMAD" data-ref-filename="llvm..TargetOpcode..G_FMAD">G_FMAD</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#439Dst" title='Dst' data-ref="439Dst" data-ref-filename="439Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#440Src0" title='Src0' data-ref="440Src0" data-ref-filename="440Src0">Src0</a>, <a class="local col1 ref" href="#441Src1" title='Src1' data-ref="441Src1" data-ref-filename="441Src1">Src1</a>, <a class="local col2 ref" href="#442Src2" title='Src2' data-ref="442Src2" data-ref-filename="442Src2">Src2</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col3 ref" href="#443Flags" title='Flags' data-ref="443Flags" data-ref-filename="443Flags">Flags</a>);</td></tr>
<tr><th id="1585">1585</th><td>  }</td></tr>
<tr><th id="1586">1586</th><td></td></tr>
<tr><th id="1587">1587</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_FNEG<span class="command"> \p</span> <span class="arg">Op0</span></i></td></tr>
<tr><th id="1588">1588</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder9buildFNegERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFNeg' data-ref="_ZN4llvm16MachineIRBuilder9buildFNegERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFNegERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFNeg</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col4 decl" id="444Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="444Dst" data-ref-filename="444Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="445Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="445Src0" data-ref-filename="445Src0">Src0</dfn>,</td></tr>
<tr><th id="1589">1589</th><td>                                <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col6 decl" id="446Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="446Flags" data-ref-filename="446Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="1590">1590</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#558" title='llvm::TargetOpcode::G_FNEG' data-ref="llvm::TargetOpcode::G_FNEG" data-ref-filename="llvm..TargetOpcode..G_FNEG">G_FNEG</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#444Dst" title='Dst' data-ref="444Dst" data-ref-filename="444Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#445Src0" title='Src0' data-ref="445Src0" data-ref-filename="445Src0">Src0</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col6 ref" href="#446Flags" title='Flags' data-ref="446Flags" data-ref-filename="446Flags">Flags</a>);</td></tr>
<tr><th id="1591">1591</th><td>  }</td></tr>
<tr><th id="1592">1592</th><td></td></tr>
<tr><th id="1593">1593</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_FABS<span class="command"> \p</span> <span class="arg">Op0</span></i></td></tr>
<tr><th id="1594">1594</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder9buildFAbsERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFAbs' data-ref="_ZN4llvm16MachineIRBuilder9buildFAbsERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFAbsERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFAbs</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col7 decl" id="447Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="447Dst" data-ref-filename="447Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col8 decl" id="448Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="448Src0" data-ref-filename="448Src0">Src0</dfn>,</td></tr>
<tr><th id="1595">1595</th><td>                                <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col9 decl" id="449Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="449Flags" data-ref-filename="449Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="1596">1596</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#579" title='llvm::TargetOpcode::G_FABS' data-ref="llvm::TargetOpcode::G_FABS" data-ref-filename="llvm..TargetOpcode..G_FABS">G_FABS</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col7 ref" href="#447Dst" title='Dst' data-ref="447Dst" data-ref-filename="447Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#448Src0" title='Src0' data-ref="448Src0" data-ref-filename="448Src0">Src0</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col9 ref" href="#449Flags" title='Flags' data-ref="449Flags" data-ref-filename="449Flags">Flags</a>);</td></tr>
<tr><th id="1597">1597</th><td>  }</td></tr>
<tr><th id="1598">1598</th><td></td></tr>
<tr><th id="1599">1599</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Dst</span> = G_FCANONICALIZE<span class="command"> \p</span> <span class="arg">Src0</span></i></td></tr>
<tr><th id="1600">1600</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder18buildFCanonicalizeERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFCanonicalize' data-ref="_ZN4llvm16MachineIRBuilder18buildFCanonicalizeERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildFCanonicalizeERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFCanonicalize</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col0 decl" id="450Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="450Dst" data-ref-filename="450Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="451Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="451Src0" data-ref-filename="451Src0">Src0</dfn>,</td></tr>
<tr><th id="1601">1601</th><td>                                         <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col2 decl" id="452Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="452Flags" data-ref-filename="452Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="1602">1602</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#588" title='llvm::TargetOpcode::G_FCANONICALIZE' data-ref="llvm::TargetOpcode::G_FCANONICALIZE" data-ref-filename="llvm..TargetOpcode..G_FCANONICALIZE">G_FCANONICALIZE</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#450Dst" title='Dst' data-ref="450Dst" data-ref-filename="450Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#451Src0" title='Src0' data-ref="451Src0" data-ref-filename="451Src0">Src0</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col2 ref" href="#452Flags" title='Flags' data-ref="452Flags" data-ref-filename="452Flags">Flags</a>);</td></tr>
<tr><th id="1603">1603</th><td>  }</td></tr>
<tr><th id="1604">1604</th><td></td></tr>
<tr><th id="1605">1605</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Dst</span> = G_INTRINSIC_TRUNC<span class="command"> \p</span> <span class="arg">Src0</span></i></td></tr>
<tr><th id="1606">1606</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder19buildIntrinsicTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildIntrinsicTrunc' data-ref="_ZN4llvm16MachineIRBuilder19buildIntrinsicTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder19buildIntrinsicTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildIntrinsicTrunc</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col3 decl" id="453Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="453Dst" data-ref-filename="453Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="454Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="454Src0" data-ref-filename="454Src0">Src0</dfn>,</td></tr>
<tr><th id="1607">1607</th><td>                                         <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col5 decl" id="455Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="455Flags" data-ref-filename="455Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="1608">1608</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#299" title='llvm::TargetOpcode::G_INTRINSIC_TRUNC' data-ref="llvm::TargetOpcode::G_INTRINSIC_TRUNC" data-ref-filename="llvm..TargetOpcode..G_INTRINSIC_TRUNC">G_INTRINSIC_TRUNC</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#453Dst" title='Dst' data-ref="453Dst" data-ref-filename="453Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#454Src0" title='Src0' data-ref="454Src0" data-ref-filename="454Src0">Src0</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col5 ref" href="#455Flags" title='Flags' data-ref="455Flags" data-ref-filename="455Flags">Flags</a>);</td></tr>
<tr><th id="1609">1609</th><td>  }</td></tr>
<tr><th id="1610">1610</th><td></td></tr>
<tr><th id="1611">1611</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = GFFLOOR<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1612">1612</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder11buildFFloorERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFFloor' data-ref="_ZN4llvm16MachineIRBuilder11buildFFloorERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildFFloorERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFFloor</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col6 decl" id="456Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="456Dst" data-ref-filename="456Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="457Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="457Src0" data-ref-filename="457Src0">Src0</dfn>,</td></tr>
<tr><th id="1613">1613</th><td>                                          <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col8 decl" id="458Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="458Flags" data-ref-filename="458Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="1614">1614</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#672" title='llvm::TargetOpcode::G_FFLOOR' data-ref="llvm::TargetOpcode::G_FFLOOR" data-ref-filename="llvm..TargetOpcode..G_FFLOOR">G_FFLOOR</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#456Dst" title='Dst' data-ref="456Dst" data-ref-filename="456Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col7 ref" href="#457Src0" title='Src0' data-ref="457Src0" data-ref-filename="457Src0">Src0</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col8 ref" href="#458Flags" title='Flags' data-ref="458Flags" data-ref-filename="458Flags">Flags</a>);</td></tr>
<tr><th id="1615">1615</th><td>  }</td></tr>
<tr><th id="1616">1616</th><td></td></tr>
<tr><th id="1617">1617</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Dst</span> = G_FLOG<span class="command"> \p</span> <span class="arg">Src</span></i></td></tr>
<tr><th id="1618">1618</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder9buildFLogERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFLog' data-ref="_ZN4llvm16MachineIRBuilder9buildFLogERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFLogERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFLog</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="459Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="459Dst" data-ref-filename="459Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="460Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="460Src" data-ref-filename="460Src">Src</dfn>,</td></tr>
<tr><th id="1619">1619</th><td>                                <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="461Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="461Flags" data-ref-filename="461Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="1620">1620</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#549" title='llvm::TargetOpcode::G_FLOG' data-ref="llvm::TargetOpcode::G_FLOG" data-ref-filename="llvm..TargetOpcode..G_FLOG">G_FLOG</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#459Dst" title='Dst' data-ref="459Dst" data-ref-filename="459Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#460Src" title='Src' data-ref="460Src" data-ref-filename="460Src">Src</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col1 ref" href="#461Flags" title='Flags' data-ref="461Flags" data-ref-filename="461Flags">Flags</a>);</td></tr>
<tr><th id="1621">1621</th><td>  }</td></tr>
<tr><th id="1622">1622</th><td></td></tr>
<tr><th id="1623">1623</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Dst</span> = G_FLOG2<span class="command"> \p</span> <span class="arg">Src</span></i></td></tr>
<tr><th id="1624">1624</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder10buildFLog2ERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFLog2' data-ref="_ZN4llvm16MachineIRBuilder10buildFLog2ERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildFLog2ERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFLog2</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="462Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="462Dst" data-ref-filename="462Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="463Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="463Src" data-ref-filename="463Src">Src</dfn>,</td></tr>
<tr><th id="1625">1625</th><td>                                <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col4 decl" id="464Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="464Flags" data-ref-filename="464Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="1626">1626</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#552" title='llvm::TargetOpcode::G_FLOG2' data-ref="llvm::TargetOpcode::G_FLOG2" data-ref-filename="llvm..TargetOpcode..G_FLOG2">G_FLOG2</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#462Dst" title='Dst' data-ref="462Dst" data-ref-filename="462Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#463Src" title='Src' data-ref="463Src" data-ref-filename="463Src">Src</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col4 ref" href="#464Flags" title='Flags' data-ref="464Flags" data-ref-filename="464Flags">Flags</a>);</td></tr>
<tr><th id="1627">1627</th><td>  }</td></tr>
<tr><th id="1628">1628</th><td></td></tr>
<tr><th id="1629">1629</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Dst</span> = G_FEXP2<span class="command"> \p</span> <span class="arg">Src</span></i></td></tr>
<tr><th id="1630">1630</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder10buildFExp2ERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFExp2' data-ref="_ZN4llvm16MachineIRBuilder10buildFExp2ERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildFExp2ERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFExp2</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col5 decl" id="465Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="465Dst" data-ref-filename="465Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="466Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="466Src" data-ref-filename="466Src">Src</dfn>,</td></tr>
<tr><th id="1631">1631</th><td>                                <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col7 decl" id="467Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="467Flags" data-ref-filename="467Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="1632">1632</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#546" title='llvm::TargetOpcode::G_FEXP2' data-ref="llvm::TargetOpcode::G_FEXP2" data-ref-filename="llvm..TargetOpcode..G_FEXP2">G_FEXP2</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#465Dst" title='Dst' data-ref="465Dst" data-ref-filename="465Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#466Src" title='Src' data-ref="466Src" data-ref-filename="466Src">Src</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col7 ref" href="#467Flags" title='Flags' data-ref="467Flags" data-ref-filename="467Flags">Flags</a>);</td></tr>
<tr><th id="1633">1633</th><td>  }</td></tr>
<tr><th id="1634">1634</th><td></td></tr>
<tr><th id="1635">1635</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Dst</span> = G_FPOW<span class="command"> \p</span> <span class="arg">Src0,</span><span class="command"> \p</span> <span class="arg">Src1</span></i></td></tr>
<tr><th id="1636">1636</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder9buildFPowERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFPow' data-ref="_ZN4llvm16MachineIRBuilder9buildFPowERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFPowERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFPow</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col8 decl" id="468Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="468Dst" data-ref-filename="468Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col9 decl" id="469Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="469Src0" data-ref-filename="469Src0">Src0</dfn>,</td></tr>
<tr><th id="1637">1637</th><td>                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="470Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="470Src1" data-ref-filename="470Src1">Src1</dfn>,</td></tr>
<tr><th id="1638">1638</th><td>                                <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="471Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="471Flags" data-ref-filename="471Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) {</td></tr>
<tr><th id="1639">1639</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#537" title='llvm::TargetOpcode::G_FPOW' data-ref="llvm::TargetOpcode::G_FPOW" data-ref-filename="llvm..TargetOpcode..G_FPOW">G_FPOW</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#468Dst" title='Dst' data-ref="468Dst" data-ref-filename="468Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#469Src0" title='Src0' data-ref="469Src0" data-ref-filename="469Src0">Src0</a>, <a class="local col0 ref" href="#470Src1" title='Src1' data-ref="470Src1" data-ref-filename="470Src1">Src1</a>}, <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col1 ref" href="#471Flags" title='Flags' data-ref="471Flags" data-ref-filename="471Flags">Flags</a>);</td></tr>
<tr><th id="1640">1640</th><td>  }</td></tr>
<tr><th id="1641">1641</th><td></td></tr>
<tr><th id="1642">1642</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_FCOPYSIGN<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1643">1643</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder14buildFCopysignERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildFCopysign' data-ref="_ZN4llvm16MachineIRBuilder14buildFCopysignERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildFCopysignERKNS_5DstOpERKNS_5SrcOpES6_">buildFCopysign</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="472Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="472Dst" data-ref-filename="472Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="473Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="473Src0" data-ref-filename="473Src0">Src0</dfn>,</td></tr>
<tr><th id="1644">1644</th><td>                                     <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="474Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="474Src1" data-ref-filename="474Src1">Src1</dfn>) {</td></tr>
<tr><th id="1645">1645</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#585" title='llvm::TargetOpcode::G_FCOPYSIGN' data-ref="llvm::TargetOpcode::G_FCOPYSIGN" data-ref-filename="llvm..TargetOpcode..G_FCOPYSIGN">G_FCOPYSIGN</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#472Dst" title='Dst' data-ref="472Dst" data-ref-filename="472Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#473Src0" title='Src0' data-ref="473Src0" data-ref-filename="473Src0">Src0</a>, <a class="local col4 ref" href="#474Src1" title='Src1' data-ref="474Src1" data-ref-filename="474Src1">Src1</a>});</td></tr>
<tr><th id="1646">1646</th><td>  }</td></tr>
<tr><th id="1647">1647</th><td></td></tr>
<tr><th id="1648">1648</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_UITOFP<span class="command"> \p</span> <span class="arg">Src0</span></i></td></tr>
<tr><th id="1649">1649</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder11buildUITOFPERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUITOFP' data-ref="_ZN4llvm16MachineIRBuilder11buildUITOFPERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildUITOFPERKNS_5DstOpERKNS_5SrcOpE">buildUITOFP</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col5 decl" id="475Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="475Dst" data-ref-filename="475Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="476Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="476Src0" data-ref-filename="476Src0">Src0</dfn>) {</td></tr>
<tr><th id="1650">1650</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#576" title='llvm::TargetOpcode::G_UITOFP' data-ref="llvm::TargetOpcode::G_UITOFP" data-ref-filename="llvm..TargetOpcode..G_UITOFP">G_UITOFP</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#475Dst" title='Dst' data-ref="475Dst" data-ref-filename="475Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#476Src0" title='Src0' data-ref="476Src0" data-ref-filename="476Src0">Src0</a>});</td></tr>
<tr><th id="1651">1651</th><td>  }</td></tr>
<tr><th id="1652">1652</th><td></td></tr>
<tr><th id="1653">1653</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_SITOFP<span class="command"> \p</span> <span class="arg">Src0</span></i></td></tr>
<tr><th id="1654">1654</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder11buildSITOFPERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildSITOFP' data-ref="_ZN4llvm16MachineIRBuilder11buildSITOFPERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSITOFPERKNS_5DstOpERKNS_5SrcOpE">buildSITOFP</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col7 decl" id="477Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="477Dst" data-ref-filename="477Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col8 decl" id="478Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="478Src0" data-ref-filename="478Src0">Src0</dfn>) {</td></tr>
<tr><th id="1655">1655</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#573" title='llvm::TargetOpcode::G_SITOFP' data-ref="llvm::TargetOpcode::G_SITOFP" data-ref-filename="llvm..TargetOpcode..G_SITOFP">G_SITOFP</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col7 ref" href="#477Dst" title='Dst' data-ref="477Dst" data-ref-filename="477Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#478Src0" title='Src0' data-ref="478Src0" data-ref-filename="478Src0">Src0</a>});</td></tr>
<tr><th id="1656">1656</th><td>  }</td></tr>
<tr><th id="1657">1657</th><td></td></tr>
<tr><th id="1658">1658</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_FPTOUI<span class="command"> \p</span> <span class="arg">Src0</span></i></td></tr>
<tr><th id="1659">1659</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder11buildFPTOUIERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildFPTOUI' data-ref="_ZN4llvm16MachineIRBuilder11buildFPTOUIERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildFPTOUIERKNS_5DstOpERKNS_5SrcOpE">buildFPTOUI</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="479Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="479Dst" data-ref-filename="479Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="480Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="480Src0" data-ref-filename="480Src0">Src0</dfn>) {</td></tr>
<tr><th id="1660">1660</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#570" title='llvm::TargetOpcode::G_FPTOUI' data-ref="llvm::TargetOpcode::G_FPTOUI" data-ref-filename="llvm..TargetOpcode..G_FPTOUI">G_FPTOUI</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#479Dst" title='Dst' data-ref="479Dst" data-ref-filename="479Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#480Src0" title='Src0' data-ref="480Src0" data-ref-filename="480Src0">Src0</a>});</td></tr>
<tr><th id="1661">1661</th><td>  }</td></tr>
<tr><th id="1662">1662</th><td></td></tr>
<tr><th id="1663">1663</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_FPTOSI<span class="command"> \p</span> <span class="arg">Src0</span></i></td></tr>
<tr><th id="1664">1664</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder11buildFPTOSIERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildFPTOSI' data-ref="_ZN4llvm16MachineIRBuilder11buildFPTOSIERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildFPTOSIERKNS_5DstOpERKNS_5SrcOpE">buildFPTOSI</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col1 decl" id="481Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="481Dst" data-ref-filename="481Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col2 decl" id="482Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="482Src0" data-ref-filename="482Src0">Src0</dfn>) {</td></tr>
<tr><th id="1665">1665</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#567" title='llvm::TargetOpcode::G_FPTOSI' data-ref="llvm::TargetOpcode::G_FPTOSI" data-ref-filename="llvm..TargetOpcode..G_FPTOSI">G_FPTOSI</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#481Dst" title='Dst' data-ref="481Dst" data-ref-filename="481Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#482Src0" title='Src0' data-ref="482Src0" data-ref-filename="482Src0">Src0</a>});</td></tr>
<tr><th id="1666">1666</th><td>  }</td></tr>
<tr><th id="1667">1667</th><td></td></tr>
<tr><th id="1668">1668</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_SMIN<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1669">1669</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder9buildSMinERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildSMin' data-ref="_ZN4llvm16MachineIRBuilder9buildSMinERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildSMinERKNS_5DstOpERKNS_5SrcOpES6_">buildSMin</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col3 decl" id="483Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="483Dst" data-ref-filename="483Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="484Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="484Src0" data-ref-filename="484Src0">Src0</dfn>,</td></tr>
<tr><th id="1670">1670</th><td>                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="485Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="485Src1" data-ref-filename="485Src1">Src1</dfn>) {</td></tr>
<tr><th id="1671">1671</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#609" title='llvm::TargetOpcode::G_SMIN' data-ref="llvm::TargetOpcode::G_SMIN" data-ref-filename="llvm..TargetOpcode..G_SMIN">G_SMIN</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#483Dst" title='Dst' data-ref="483Dst" data-ref-filename="483Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#484Src0" title='Src0' data-ref="484Src0" data-ref-filename="484Src0">Src0</a>, <a class="local col5 ref" href="#485Src1" title='Src1' data-ref="485Src1" data-ref-filename="485Src1">Src1</a>});</td></tr>
<tr><th id="1672">1672</th><td>  }</td></tr>
<tr><th id="1673">1673</th><td></td></tr>
<tr><th id="1674">1674</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_SMAX<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1675">1675</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder9buildSMaxERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildSMax' data-ref="_ZN4llvm16MachineIRBuilder9buildSMaxERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildSMaxERKNS_5DstOpERKNS_5SrcOpES6_">buildSMax</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col6 decl" id="486Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="486Dst" data-ref-filename="486Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="487Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="487Src0" data-ref-filename="487Src0">Src0</dfn>,</td></tr>
<tr><th id="1676">1676</th><td>                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col8 decl" id="488Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="488Src1" data-ref-filename="488Src1">Src1</dfn>) {</td></tr>
<tr><th id="1677">1677</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#612" title='llvm::TargetOpcode::G_SMAX' data-ref="llvm::TargetOpcode::G_SMAX" data-ref-filename="llvm..TargetOpcode..G_SMAX">G_SMAX</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#486Dst" title='Dst' data-ref="486Dst" data-ref-filename="486Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col7 ref" href="#487Src0" title='Src0' data-ref="487Src0" data-ref-filename="487Src0">Src0</a>, <a class="local col8 ref" href="#488Src1" title='Src1' data-ref="488Src1" data-ref-filename="488Src1">Src1</a>});</td></tr>
<tr><th id="1678">1678</th><td>  }</td></tr>
<tr><th id="1679">1679</th><td></td></tr>
<tr><th id="1680">1680</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_UMIN<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1681">1681</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder9buildUMinERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildUMin' data-ref="_ZN4llvm16MachineIRBuilder9buildUMinERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildUMinERKNS_5DstOpERKNS_5SrcOpES6_">buildUMin</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="489Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="489Dst" data-ref-filename="489Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="490Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="490Src0" data-ref-filename="490Src0">Src0</dfn>,</td></tr>
<tr><th id="1682">1682</th><td>                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="491Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="491Src1" data-ref-filename="491Src1">Src1</dfn>) {</td></tr>
<tr><th id="1683">1683</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#615" title='llvm::TargetOpcode::G_UMIN' data-ref="llvm::TargetOpcode::G_UMIN" data-ref-filename="llvm..TargetOpcode..G_UMIN">G_UMIN</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#489Dst" title='Dst' data-ref="489Dst" data-ref-filename="489Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#490Src0" title='Src0' data-ref="490Src0" data-ref-filename="490Src0">Src0</a>, <a class="local col1 ref" href="#491Src1" title='Src1' data-ref="491Src1" data-ref-filename="491Src1">Src1</a>});</td></tr>
<tr><th id="1684">1684</th><td>  }</td></tr>
<tr><th id="1685">1685</th><td></td></tr>
<tr><th id="1686">1686</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_UMAX<span class="command"> \p</span> <span class="arg">Op0,</span><span class="command"> \p</span> <span class="arg">Op1</span></i></td></tr>
<tr><th id="1687">1687</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder9buildUMaxERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildUMax' data-ref="_ZN4llvm16MachineIRBuilder9buildUMaxERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildUMaxERKNS_5DstOpERKNS_5SrcOpES6_">buildUMax</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="492Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="492Dst" data-ref-filename="492Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="493Src0" title='Src0' data-type='const llvm::SrcOp &amp;' data-ref="493Src0" data-ref-filename="493Src0">Src0</dfn>,</td></tr>
<tr><th id="1688">1688</th><td>                                <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="494Src1" title='Src1' data-type='const llvm::SrcOp &amp;' data-ref="494Src1" data-ref-filename="494Src1">Src1</dfn>) {</td></tr>
<tr><th id="1689">1689</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#618" title='llvm::TargetOpcode::G_UMAX' data-ref="llvm::TargetOpcode::G_UMAX" data-ref-filename="llvm..TargetOpcode..G_UMAX">G_UMAX</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#492Dst" title='Dst' data-ref="492Dst" data-ref-filename="492Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#493Src0" title='Src0' data-ref="493Src0" data-ref-filename="493Src0">Src0</a>, <a class="local col4 ref" href="#494Src1" title='Src1' data-ref="494Src1" data-ref-filename="494Src1">Src1</a>});</td></tr>
<tr><th id="1690">1690</th><td>  }</td></tr>
<tr><th id="1691">1691</th><td></td></tr>
<tr><th id="1692">1692</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Dst</span> = G_ABS<span class="command"> \p</span> <span class="arg">Src</span></i></td></tr>
<tr><th id="1693">1693</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder8buildAbsERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildAbs' data-ref="_ZN4llvm16MachineIRBuilder8buildAbsERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildAbsERKNS_5DstOpERKNS_5SrcOpE">buildAbs</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col5 decl" id="495Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="495Dst" data-ref-filename="495Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="496Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="496Src" data-ref-filename="496Src">Src</dfn>) {</td></tr>
<tr><th id="1694">1694</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#621" title='llvm::TargetOpcode::G_ABS' data-ref="llvm::TargetOpcode::G_ABS" data-ref-filename="llvm..TargetOpcode..G_ABS">G_ABS</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#495Dst" title='Dst' data-ref="495Dst" data-ref-filename="495Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#496Src" title='Src' data-ref="496Src" data-ref-filename="496Src">Src</a>});</td></tr>
<tr><th id="1695">1695</th><td>  }</td></tr>
<tr><th id="1696">1696</th><td></td></tr>
<tr><th id="1697">1697</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_JUMP_TABLE<span class="command"> \p</span> <span class="arg">JTI</span></i></td></tr>
<tr><th id="1698">1698</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1699">1699</th><td><i class="doc">  /// G_JUMP_TABLE sets<span class="command"> \p</span> <span class="arg">Res</span> to the address of the jump table specified by</i></td></tr>
<tr><th id="1700">1700</th><td><i class="doc">  /// the jump table index<span class="command"> \p</span> <span class="arg">JTI.</span></i></td></tr>
<tr><th id="1701">1701</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1702">1702</th><td><i class="doc">  /// <span class="command">\return</span> a MachineInstrBuilder for the newly created instruction.</i></td></tr>
<tr><th id="1703">1703</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZN4llvm16MachineIRBuilder14buildJumpTableENS_3LLTEj" title='llvm::MachineIRBuilder::buildJumpTable' data-ref="_ZN4llvm16MachineIRBuilder14buildJumpTableENS_3LLTEj" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildJumpTableENS_3LLTEj">buildJumpTable</dfn>(<em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="497PtrTy" title='PtrTy' data-type='const llvm::LLT' data-ref="497PtrTy" data-ref-filename="497PtrTy">PtrTy</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="498JTI" title='JTI' data-type='unsigned int' data-ref="498JTI" data-ref-filename="498JTI">JTI</dfn>);</td></tr>
<tr><th id="1704">1704</th><td></td></tr>
<tr><th id="1705">1705</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_VECREDUCE_SEQ_FADD<span class="command"> \p</span> <span class="arg">ScalarIn,</span><span class="command"> \p</span> <span class="arg">VecIn</span></i></td></tr>
<tr><th id="1706">1706</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1707">1707</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">ScalarIn</span> is the scalar accumulator input to start the sequential</i></td></tr>
<tr><th id="1708">1708</th><td><i class="doc">  /// reduction operation of<span class="command"> \p</span> <span class="arg">VecIn.</span></i></td></tr>
<tr><th id="1709">1709</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder21buildVecReduceSeqFAddERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildVecReduceSeqFAdd' data-ref="_ZN4llvm16MachineIRBuilder21buildVecReduceSeqFAddERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder21buildVecReduceSeqFAddERKNS_5DstOpERKNS_5SrcOpES6_">buildVecReduceSeqFAdd</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="499Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="499Dst" data-ref-filename="499Dst">Dst</dfn>,</td></tr>
<tr><th id="1710">1710</th><td>                                            <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="500ScalarIn" title='ScalarIn' data-type='const llvm::SrcOp &amp;' data-ref="500ScalarIn" data-ref-filename="500ScalarIn">ScalarIn</dfn>,</td></tr>
<tr><th id="1711">1711</th><td>                                            <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="501VecIn" title='VecIn' data-type='const llvm::SrcOp &amp;' data-ref="501VecIn" data-ref-filename="501VecIn">VecIn</dfn>) {</td></tr>
<tr><th id="1712">1712</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#717" title='llvm::TargetOpcode::G_VECREDUCE_SEQ_FADD' data-ref="llvm::TargetOpcode::G_VECREDUCE_SEQ_FADD" data-ref-filename="llvm..TargetOpcode..G_VECREDUCE_SEQ_FADD">G_VECREDUCE_SEQ_FADD</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#499Dst" title='Dst' data-ref="499Dst" data-ref-filename="499Dst">Dst</a>},</td></tr>
<tr><th id="1713">1713</th><td>                      <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#500ScalarIn" title='ScalarIn' data-ref="500ScalarIn" data-ref-filename="500ScalarIn">ScalarIn</a>, {<a class="local col1 ref" href="#501VecIn" title='VecIn' data-ref="501VecIn" data-ref-filename="501VecIn">VecIn</a>}});</td></tr>
<tr><th id="1714">1714</th><td>  }</td></tr>
<tr><th id="1715">1715</th><td></td></tr>
<tr><th id="1716">1716</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_VECREDUCE_SEQ_FMUL<span class="command"> \p</span> <span class="arg">ScalarIn,</span><span class="command"> \p</span> <span class="arg">VecIn</span></i></td></tr>
<tr><th id="1717">1717</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1718">1718</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">ScalarIn</span> is the scalar accumulator input to start the sequential</i></td></tr>
<tr><th id="1719">1719</th><td><i class="doc">  /// reduction operation of<span class="command"> \p</span> <span class="arg">VecIn.</span></i></td></tr>
<tr><th id="1720">1720</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder21buildVecReduceSeqFMulERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildVecReduceSeqFMul' data-ref="_ZN4llvm16MachineIRBuilder21buildVecReduceSeqFMulERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder21buildVecReduceSeqFMulERKNS_5DstOpERKNS_5SrcOpES6_">buildVecReduceSeqFMul</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="502Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="502Dst" data-ref-filename="502Dst">Dst</dfn>,</td></tr>
<tr><th id="1721">1721</th><td>                                            <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="503ScalarIn" title='ScalarIn' data-type='const llvm::SrcOp &amp;' data-ref="503ScalarIn" data-ref-filename="503ScalarIn">ScalarIn</dfn>,</td></tr>
<tr><th id="1722">1722</th><td>                                            <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="504VecIn" title='VecIn' data-type='const llvm::SrcOp &amp;' data-ref="504VecIn" data-ref-filename="504VecIn">VecIn</dfn>) {</td></tr>
<tr><th id="1723">1723</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#718" title='llvm::TargetOpcode::G_VECREDUCE_SEQ_FMUL' data-ref="llvm::TargetOpcode::G_VECREDUCE_SEQ_FMUL" data-ref-filename="llvm..TargetOpcode..G_VECREDUCE_SEQ_FMUL">G_VECREDUCE_SEQ_FMUL</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#502Dst" title='Dst' data-ref="502Dst" data-ref-filename="502Dst">Dst</a>},</td></tr>
<tr><th id="1724">1724</th><td>                      <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#503ScalarIn" title='ScalarIn' data-ref="503ScalarIn" data-ref-filename="503ScalarIn">ScalarIn</a>, {<a class="local col4 ref" href="#504VecIn" title='VecIn' data-ref="504VecIn" data-ref-filename="504VecIn">VecIn</a>}});</td></tr>
<tr><th id="1725">1725</th><td>  }</td></tr>
<tr><th id="1726">1726</th><td></td></tr>
<tr><th id="1727">1727</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_VECREDUCE_FADD<span class="command"> \p</span> <span class="arg">Src</span></i></td></tr>
<tr><th id="1728">1728</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1729">1729</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">ScalarIn</span> is the scalar accumulator input to the reduction operation of</i></td></tr>
<tr><th id="1730">1730</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">VecIn.</span></i></td></tr>
<tr><th id="1731">1731</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder18buildVecReduceFAddERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildVecReduceFAdd' data-ref="_ZN4llvm16MachineIRBuilder18buildVecReduceFAddERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildVecReduceFAddERKNS_5DstOpERKNS_5SrcOpES6_">buildVecReduceFAdd</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col5 decl" id="505Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="505Dst" data-ref-filename="505Dst">Dst</dfn>,</td></tr>
<tr><th id="1732">1732</th><td>                                         <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="506ScalarIn" title='ScalarIn' data-type='const llvm::SrcOp &amp;' data-ref="506ScalarIn" data-ref-filename="506ScalarIn">ScalarIn</dfn>,</td></tr>
<tr><th id="1733">1733</th><td>                                         <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="507VecIn" title='VecIn' data-type='const llvm::SrcOp &amp;' data-ref="507VecIn" data-ref-filename="507VecIn">VecIn</dfn>) {</td></tr>
<tr><th id="1734">1734</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#719" title='llvm::TargetOpcode::G_VECREDUCE_FADD' data-ref="llvm::TargetOpcode::G_VECREDUCE_FADD" data-ref-filename="llvm..TargetOpcode..G_VECREDUCE_FADD">G_VECREDUCE_FADD</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#505Dst" title='Dst' data-ref="505Dst" data-ref-filename="505Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#506ScalarIn" title='ScalarIn' data-ref="506ScalarIn" data-ref-filename="506ScalarIn">ScalarIn</a>, <a class="local col7 ref" href="#507VecIn" title='VecIn' data-ref="507VecIn" data-ref-filename="507VecIn">VecIn</a>});</td></tr>
<tr><th id="1735">1735</th><td>  }</td></tr>
<tr><th id="1736">1736</th><td></td></tr>
<tr><th id="1737">1737</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_VECREDUCE_FMUL<span class="command"> \p</span> <span class="arg">Src</span></i></td></tr>
<tr><th id="1738">1738</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1739">1739</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">ScalarIn</span> is the scalar accumulator input to the reduction operation of</i></td></tr>
<tr><th id="1740">1740</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">VecIn.</span></i></td></tr>
<tr><th id="1741">1741</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder18buildVecReduceFMulERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildVecReduceFMul' data-ref="_ZN4llvm16MachineIRBuilder18buildVecReduceFMulERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildVecReduceFMulERKNS_5DstOpERKNS_5SrcOpES6_">buildVecReduceFMul</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col8 decl" id="508Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="508Dst" data-ref-filename="508Dst">Dst</dfn>,</td></tr>
<tr><th id="1742">1742</th><td>                                         <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col9 decl" id="509ScalarIn" title='ScalarIn' data-type='const llvm::SrcOp &amp;' data-ref="509ScalarIn" data-ref-filename="509ScalarIn">ScalarIn</dfn>,</td></tr>
<tr><th id="1743">1743</th><td>                                         <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="510VecIn" title='VecIn' data-type='const llvm::SrcOp &amp;' data-ref="510VecIn" data-ref-filename="510VecIn">VecIn</dfn>) {</td></tr>
<tr><th id="1744">1744</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#720" title='llvm::TargetOpcode::G_VECREDUCE_FMUL' data-ref="llvm::TargetOpcode::G_VECREDUCE_FMUL" data-ref-filename="llvm..TargetOpcode..G_VECREDUCE_FMUL">G_VECREDUCE_FMUL</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#508Dst" title='Dst' data-ref="508Dst" data-ref-filename="508Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#509ScalarIn" title='ScalarIn' data-ref="509ScalarIn" data-ref-filename="509ScalarIn">ScalarIn</a>, <a class="local col0 ref" href="#510VecIn" title='VecIn' data-ref="510VecIn" data-ref-filename="510VecIn">VecIn</a>});</td></tr>
<tr><th id="1745">1745</th><td>  }</td></tr>
<tr><th id="1746">1746</th><td></td></tr>
<tr><th id="1747">1747</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_VECREDUCE_FMAX<span class="command"> \p</span> <span class="arg">Src</span></i></td></tr>
<tr><th id="1748">1748</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder18buildVecReduceFMaxERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildVecReduceFMax' data-ref="_ZN4llvm16MachineIRBuilder18buildVecReduceFMaxERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildVecReduceFMaxERKNS_5DstOpERKNS_5SrcOpE">buildVecReduceFMax</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col1 decl" id="511Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="511Dst" data-ref-filename="511Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col2 decl" id="512Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="512Src" data-ref-filename="512Src">Src</dfn>) {</td></tr>
<tr><th id="1749">1749</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#721" title='llvm::TargetOpcode::G_VECREDUCE_FMAX' data-ref="llvm::TargetOpcode::G_VECREDUCE_FMAX" data-ref-filename="llvm..TargetOpcode..G_VECREDUCE_FMAX">G_VECREDUCE_FMAX</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#511Dst" title='Dst' data-ref="511Dst" data-ref-filename="511Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#512Src" title='Src' data-ref="512Src" data-ref-filename="512Src">Src</a>});</td></tr>
<tr><th id="1750">1750</th><td>  }</td></tr>
<tr><th id="1751">1751</th><td></td></tr>
<tr><th id="1752">1752</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_VECREDUCE_FMIN<span class="command"> \p</span> <span class="arg">Src</span></i></td></tr>
<tr><th id="1753">1753</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder18buildVecReduceFMinERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildVecReduceFMin' data-ref="_ZN4llvm16MachineIRBuilder18buildVecReduceFMinERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildVecReduceFMinERKNS_5DstOpERKNS_5SrcOpE">buildVecReduceFMin</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col3 decl" id="513Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="513Dst" data-ref-filename="513Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="514Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="514Src" data-ref-filename="514Src">Src</dfn>) {</td></tr>
<tr><th id="1754">1754</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#722" title='llvm::TargetOpcode::G_VECREDUCE_FMIN' data-ref="llvm::TargetOpcode::G_VECREDUCE_FMIN" data-ref-filename="llvm..TargetOpcode..G_VECREDUCE_FMIN">G_VECREDUCE_FMIN</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#513Dst" title='Dst' data-ref="513Dst" data-ref-filename="513Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#514Src" title='Src' data-ref="514Src" data-ref-filename="514Src">Src</a>});</td></tr>
<tr><th id="1755">1755</th><td>  }</td></tr>
<tr><th id="1756">1756</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_VECREDUCE_ADD<span class="command"> \p</span> <span class="arg">Src</span></i></td></tr>
<tr><th id="1757">1757</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder17buildVecReduceAddERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildVecReduceAdd' data-ref="_ZN4llvm16MachineIRBuilder17buildVecReduceAddERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder17buildVecReduceAddERKNS_5DstOpERKNS_5SrcOpE">buildVecReduceAdd</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col5 decl" id="515Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="515Dst" data-ref-filename="515Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="516Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="516Src" data-ref-filename="516Src">Src</dfn>) {</td></tr>
<tr><th id="1758">1758</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#723" title='llvm::TargetOpcode::G_VECREDUCE_ADD' data-ref="llvm::TargetOpcode::G_VECREDUCE_ADD" data-ref-filename="llvm..TargetOpcode..G_VECREDUCE_ADD">G_VECREDUCE_ADD</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#515Dst" title='Dst' data-ref="515Dst" data-ref-filename="515Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#516Src" title='Src' data-ref="516Src" data-ref-filename="516Src">Src</a>});</td></tr>
<tr><th id="1759">1759</th><td>  }</td></tr>
<tr><th id="1760">1760</th><td></td></tr>
<tr><th id="1761">1761</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_VECREDUCE_MUL<span class="command"> \p</span> <span class="arg">Src</span></i></td></tr>
<tr><th id="1762">1762</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder17buildVecReduceMulERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildVecReduceMul' data-ref="_ZN4llvm16MachineIRBuilder17buildVecReduceMulERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder17buildVecReduceMulERKNS_5DstOpERKNS_5SrcOpE">buildVecReduceMul</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col7 decl" id="517Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="517Dst" data-ref-filename="517Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col8 decl" id="518Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="518Src" data-ref-filename="518Src">Src</dfn>) {</td></tr>
<tr><th id="1763">1763</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#724" title='llvm::TargetOpcode::G_VECREDUCE_MUL' data-ref="llvm::TargetOpcode::G_VECREDUCE_MUL" data-ref-filename="llvm..TargetOpcode..G_VECREDUCE_MUL">G_VECREDUCE_MUL</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col7 ref" href="#517Dst" title='Dst' data-ref="517Dst" data-ref-filename="517Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#518Src" title='Src' data-ref="518Src" data-ref-filename="518Src">Src</a>});</td></tr>
<tr><th id="1764">1764</th><td>  }</td></tr>
<tr><th id="1765">1765</th><td></td></tr>
<tr><th id="1766">1766</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_VECREDUCE_AND<span class="command"> \p</span> <span class="arg">Src</span></i></td></tr>
<tr><th id="1767">1767</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder17buildVecReduceAndERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildVecReduceAnd' data-ref="_ZN4llvm16MachineIRBuilder17buildVecReduceAndERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder17buildVecReduceAndERKNS_5DstOpERKNS_5SrcOpE">buildVecReduceAnd</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="519Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="519Dst" data-ref-filename="519Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="520Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="520Src" data-ref-filename="520Src">Src</dfn>) {</td></tr>
<tr><th id="1768">1768</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#725" title='llvm::TargetOpcode::G_VECREDUCE_AND' data-ref="llvm::TargetOpcode::G_VECREDUCE_AND" data-ref-filename="llvm..TargetOpcode..G_VECREDUCE_AND">G_VECREDUCE_AND</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#519Dst" title='Dst' data-ref="519Dst" data-ref-filename="519Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#520Src" title='Src' data-ref="520Src" data-ref-filename="520Src">Src</a>});</td></tr>
<tr><th id="1769">1769</th><td>  }</td></tr>
<tr><th id="1770">1770</th><td></td></tr>
<tr><th id="1771">1771</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_VECREDUCE_OR<span class="command"> \p</span> <span class="arg">Src</span></i></td></tr>
<tr><th id="1772">1772</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder16buildVecReduceOrERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildVecReduceOr' data-ref="_ZN4llvm16MachineIRBuilder16buildVecReduceOrERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildVecReduceOrERKNS_5DstOpERKNS_5SrcOpE">buildVecReduceOr</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col1 decl" id="521Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="521Dst" data-ref-filename="521Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col2 decl" id="522Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="522Src" data-ref-filename="522Src">Src</dfn>) {</td></tr>
<tr><th id="1773">1773</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#726" title='llvm::TargetOpcode::G_VECREDUCE_OR' data-ref="llvm::TargetOpcode::G_VECREDUCE_OR" data-ref-filename="llvm..TargetOpcode..G_VECREDUCE_OR">G_VECREDUCE_OR</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#521Dst" title='Dst' data-ref="521Dst" data-ref-filename="521Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#522Src" title='Src' data-ref="522Src" data-ref-filename="522Src">Src</a>});</td></tr>
<tr><th id="1774">1774</th><td>  }</td></tr>
<tr><th id="1775">1775</th><td></td></tr>
<tr><th id="1776">1776</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_VECREDUCE_XOR<span class="command"> \p</span> <span class="arg">Src</span></i></td></tr>
<tr><th id="1777">1777</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder17buildVecReduceXorERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildVecReduceXor' data-ref="_ZN4llvm16MachineIRBuilder17buildVecReduceXorERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder17buildVecReduceXorERKNS_5DstOpERKNS_5SrcOpE">buildVecReduceXor</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col3 decl" id="523Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="523Dst" data-ref-filename="523Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="524Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="524Src" data-ref-filename="524Src">Src</dfn>) {</td></tr>
<tr><th id="1778">1778</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#727" title='llvm::TargetOpcode::G_VECREDUCE_XOR' data-ref="llvm::TargetOpcode::G_VECREDUCE_XOR" data-ref-filename="llvm..TargetOpcode..G_VECREDUCE_XOR">G_VECREDUCE_XOR</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#523Dst" title='Dst' data-ref="523Dst" data-ref-filename="523Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#524Src" title='Src' data-ref="524Src" data-ref-filename="524Src">Src</a>});</td></tr>
<tr><th id="1779">1779</th><td>  }</td></tr>
<tr><th id="1780">1780</th><td></td></tr>
<tr><th id="1781">1781</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_VECREDUCE_SMAX<span class="command"> \p</span> <span class="arg">Src</span></i></td></tr>
<tr><th id="1782">1782</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder18buildVecReduceSMaxERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildVecReduceSMax' data-ref="_ZN4llvm16MachineIRBuilder18buildVecReduceSMaxERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildVecReduceSMaxERKNS_5DstOpERKNS_5SrcOpE">buildVecReduceSMax</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col5 decl" id="525Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="525Dst" data-ref-filename="525Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="526Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="526Src" data-ref-filename="526Src">Src</dfn>) {</td></tr>
<tr><th id="1783">1783</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#728" title='llvm::TargetOpcode::G_VECREDUCE_SMAX' data-ref="llvm::TargetOpcode::G_VECREDUCE_SMAX" data-ref-filename="llvm..TargetOpcode..G_VECREDUCE_SMAX">G_VECREDUCE_SMAX</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#525Dst" title='Dst' data-ref="525Dst" data-ref-filename="525Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#526Src" title='Src' data-ref="526Src" data-ref-filename="526Src">Src</a>});</td></tr>
<tr><th id="1784">1784</th><td>  }</td></tr>
<tr><th id="1785">1785</th><td></td></tr>
<tr><th id="1786">1786</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_VECREDUCE_SMIN<span class="command"> \p</span> <span class="arg">Src</span></i></td></tr>
<tr><th id="1787">1787</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder18buildVecReduceSMinERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildVecReduceSMin' data-ref="_ZN4llvm16MachineIRBuilder18buildVecReduceSMinERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildVecReduceSMinERKNS_5DstOpERKNS_5SrcOpE">buildVecReduceSMin</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col7 decl" id="527Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="527Dst" data-ref-filename="527Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col8 decl" id="528Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="528Src" data-ref-filename="528Src">Src</dfn>) {</td></tr>
<tr><th id="1788">1788</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#729" title='llvm::TargetOpcode::G_VECREDUCE_SMIN' data-ref="llvm::TargetOpcode::G_VECREDUCE_SMIN" data-ref-filename="llvm..TargetOpcode..G_VECREDUCE_SMIN">G_VECREDUCE_SMIN</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col7 ref" href="#527Dst" title='Dst' data-ref="527Dst" data-ref-filename="527Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#528Src" title='Src' data-ref="528Src" data-ref-filename="528Src">Src</a>});</td></tr>
<tr><th id="1789">1789</th><td>  }</td></tr>
<tr><th id="1790">1790</th><td></td></tr>
<tr><th id="1791">1791</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_VECREDUCE_UMAX<span class="command"> \p</span> <span class="arg">Src</span></i></td></tr>
<tr><th id="1792">1792</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder18buildVecReduceUMaxERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildVecReduceUMax' data-ref="_ZN4llvm16MachineIRBuilder18buildVecReduceUMaxERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildVecReduceUMaxERKNS_5DstOpERKNS_5SrcOpE">buildVecReduceUMax</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="529Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="529Dst" data-ref-filename="529Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="530Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="530Src" data-ref-filename="530Src">Src</dfn>) {</td></tr>
<tr><th id="1793">1793</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#730" title='llvm::TargetOpcode::G_VECREDUCE_UMAX' data-ref="llvm::TargetOpcode::G_VECREDUCE_UMAX" data-ref-filename="llvm..TargetOpcode..G_VECREDUCE_UMAX">G_VECREDUCE_UMAX</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#529Dst" title='Dst' data-ref="529Dst" data-ref-filename="529Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#530Src" title='Src' data-ref="530Src" data-ref-filename="530Src">Src</a>});</td></tr>
<tr><th id="1794">1794</th><td>  }</td></tr>
<tr><th id="1795">1795</th><td></td></tr>
<tr><th id="1796">1796</th><td>  <i class="doc">/// Build and insert<span class="command"> \p</span> <span class="arg">Res</span> = G_VECREDUCE_UMIN<span class="command"> \p</span> <span class="arg">Src</span></i></td></tr>
<tr><th id="1797">1797</th><td>  <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl def fn" id="_ZN4llvm16MachineIRBuilder18buildVecReduceUMinERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildVecReduceUMin' data-ref="_ZN4llvm16MachineIRBuilder18buildVecReduceUMinERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildVecReduceUMinERKNS_5DstOpERKNS_5SrcOpE">buildVecReduceUMin</dfn>(<em>const</em> <a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a> &amp;<dfn class="local col1 decl" id="531Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="531Dst" data-ref-filename="531Dst">Dst</dfn>, <em>const</em> <a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a> &amp;<dfn class="local col2 decl" id="532Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="532Src" data-ref-filename="532Src">Src</dfn>) {</td></tr>
<tr><th id="1798">1798</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../Support/TargetOpcodes.def.html#731" title='llvm::TargetOpcode::G_VECREDUCE_UMIN' data-ref="llvm::TargetOpcode::G_VECREDUCE_UMIN" data-ref-filename="llvm..TargetOpcode..G_VECREDUCE_UMIN">G_VECREDUCE_UMIN</a>, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#531Dst" title='Dst' data-ref="531Dst" data-ref-filename="531Dst">Dst</a>}, <a class="ref fn fake" href="../../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#532Src" title='Src' data-ref="532Src" data-ref-filename="532Src">Src</a>});</td></tr>
<tr><th id="1799">1799</th><td>  }</td></tr>
<tr><th id="1800">1800</th><td>  <b>virtual</b> <a class="type" href="../MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="virtual decl fn" id="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="533Opc" title='Opc' data-type='unsigned int' data-ref="533Opc" data-ref-filename="533Opc">Opc</dfn>, <a class="type" href="../../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a>&gt; <dfn class="local col4 decl" id="534DstOps" title='DstOps' data-type='ArrayRef&lt;llvm::DstOp&gt;' data-ref="534DstOps" data-ref-filename="534DstOps">DstOps</dfn>,</td></tr>
<tr><th id="1801">1801</th><td>                                         <a class="type" href="../../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a>&gt; <dfn class="local col5 decl" id="535SrcOps" title='SrcOps' data-type='ArrayRef&lt;llvm::SrcOp&gt;' data-ref="535SrcOps" data-ref-filename="535SrcOps">SrcOps</dfn>,</td></tr>
<tr><th id="1802">1802</th><td>                                         <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col6 decl" id="536Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="536Flags" data-ref-filename="536Flags">Flags</dfn> = <a class="ref fn fake" href="../../ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>);</td></tr>
<tr><th id="1803">1803</th><td>};</td></tr>
<tr><th id="1804">1804</th><td></td></tr>
<tr><th id="1805">1805</th><td>} <i>// End namespace llvm.</i></td></tr>
<tr><th id="1806">1806</th><td><u>#<span data-ppcond="13">endif</span> // LLVM_CODEGEN_GLOBALISEL_MACHINEIRBUILDER_H</u></td></tr>
<tr><th id="1807">1807</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../lib/CodeGen/GlobalISel/CSEMIRBuilder.cpp.html'>llvm/llvm/lib/CodeGen/GlobalISel/CSEMIRBuilder.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>