Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Sun Dec  8 22:02:01 2019
| Host         : eecs-digital-48 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   850 |
|    Minimum number of control sets                        |   793 |
|    Addition due to synthesis replication                 |    57 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2482 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   850 |
| >= 0 to < 4        |    92 |
| >= 4 to < 6        |   173 |
| >= 6 to < 8        |    88 |
| >= 8 to < 10       |    90 |
| >= 10 to < 12      |    26 |
| >= 12 to < 14      |    32 |
| >= 14 to < 16      |    10 |
| >= 16              |   339 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           12170 |         3259 |
| No           | No                    | Yes                    |             203 |           61 |
| No           | Yes                   | No                     |            2461 |          947 |
| Yes          | No                    | No                     |            7878 |         2475 |
| Yes          | No                    | Yes                    |              97 |           28 |
| Yes          | Yes                   | No                     |            7781 |         2421 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                    Clock Signal                                    |                                                                                                                               Enable Signal                                                                                                                               |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And9/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M0_Exception_From_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/of_read_imm_reg_raw0                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And9/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M2_FPGA.PR_M2_And6/carry_and_i1/MUXCY_I/m2_raw_valid_reg                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.Cache_Interface_Inst/ri_refresh                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                1 |              1 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                     | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/ri_refresh                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                            |                1 |              1 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                     | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/Using_Cache.c2_read_cmd_started_reg                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                            |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                               |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_EX_FPGA.PR_EX_And5/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/parser_top_0/inst/parser/operation_out_reg[0]_i_2_n_0                  |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/mux4_out[5]                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M1_FPGA.PR_M1_And3/carry_and_i1/MUXCY_I/m1_raw_valid_reg                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                   |                                                                                                                                                                                                                                                                           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M0_FPGA.PR_M0_And3/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/rst                                                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.Cache_Interface_Inst/c2_read_cmd_complete0                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crcokdelay                                                                                                                                                             |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parser_top_0/inst/parser/addMessage/parsed_data[7]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                           |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                             |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                    |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parser_top_1/inst/parser/stock_symbol_out[0]_i_2__0_n_0                                                                                                                                                                                                        | design_1_i/parser_top_1/inst/parser/addMessage/stock_symbol_out0_in[0]                                                                                                                                                                  |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M3_FPGA.PR_M3_And4/carry_and_i1/MUXCY_I/lopt_1                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                            |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                3 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                   |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                            |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/emac_tx_wr_i                                                                                                                                                                                     | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboBusFifoWrCntRst                                                                                                                                         |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                         |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                              |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/vec_divider/getting                                                                                                                                                                                                      | design_1_i/ip_top_level_0/inst/dut/my_update_cov/vec_div_reset_reg_n_0                                                                                                                                                                  |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/mac_addr_ram_we                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parser_top_0/inst/parser/stock_symbol_out[0]_i_2__0_n_0                                                                                                                                                                                                        | design_1_i/parser_top_0/inst/parser/addMessage/stock_symbol_out0_in[0]                                                                                                                                                                  |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                            |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                 |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE_1                                                                                                                                                                                             | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              4 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                   |                                                                                                                                                                                                                                                                           | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/areset_reg[0]                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                           | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                            |                3 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                         |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                           |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/ri_read_fifo_addr[0]_i_1__0_n_0                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                         |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_1                                                                                  |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                             |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/rst_mig_7series_0_81M/U0/EXT_LPF/lpf_int                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                          |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                   | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                   | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                        |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                            |                4 |              4 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                     | design_1_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                                                                                   | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/ip_top_level_0/inst/display/p_0_in[1]                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M2_FPGA.PR_M2_And6/carry_and_i1/MUXCY_I/m2_raw_valid_reg                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M2_FPGA.PR_M2_And6/carry_and_i1/MUXCY_I/c2_wt_access                                                                                                        |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                3 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                 |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And9/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s39_out                                                                                                      |                3 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                 |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/rotate0/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_int_dly/phase_cr_a1__0                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/rotate1/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_int_dly/phase_cr_a1__0                                                                        |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_dbg_pc_hit_i                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.RI_Queue/Generating_Control_Logic.Using_FPGA.OF_Valid_DFF/Using_Cache.c2_di_done_reg                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.Cache_Interface_Inst/Use_Async_Reset.sync_reset_reg                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                | design_1_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/CI                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_normalize/vec_div/getting                                                                                                                                                                                                           | design_1_i/ip_top_level_0/inst/dut/solver_reset_reg_n_0                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/axi_ethernetlite_0/U0/C                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0              |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_sender/divider/getting                                                                                                                                                                                                              | design_1_i/ip_top_level_0/inst/dut/solver_reset_reg_n_0                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                | design_1_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/D[0]                                                                                                                                                                                                   | design_1_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/SR[0]                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/stage_1                                                                                                                                                                                                            | design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/cache[0][0][15]_i_1_n_0                                                                                                                                                          |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/SR[0]                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Mac_addr_ram_we_i_1_n_0                                                                                                                                        |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | sw_IBUF[15]                                                                                                                                                                                                                             |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1_reset_reg_n_0                                                                                                                                                                    |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/r[1][4][13]_i_2_n_0                                                                                                                                                                                                    | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/r[1][4][13]_i_1_n_0                                                                                                                                                                  |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.Cache_Interface_Inst/ri_read_fifo_addr[0]_i_1_n_0                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/SS[0]                                                                                                                                                     |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                            |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                               |                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                               | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_com_axi_0/inst/master_axi_test_v1_0_M00_AXIS_inst/read_pointer[3]_i_1_n_0                                                                                                                                                                           | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/ip_top_level_0/inst/dut/update_cov_reset_reg_n_0                                                                                                                                                                             |                4 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.RI_Queue/Generating_Control_Logic.Using_FPGA.OF_Valid_DFF/E[0]                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[2].book/order_decreaser/delete_latched                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/E[0]                                                                                                                                                                                                               | design_1_i/ip_top_level_0/inst/dut/update_cov_reset_reg_n_0                                                                                                                                                                             |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_com_axi_0/inst/master_axi_test_v1_0_M00_AXIS_inst/tx_en                                                                                                                                                                                             | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_EX_FPGA.PR_EX_And5/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s39_out                                                                                                      |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/Use_AXI_Write.w_read_fifo_addr[0]_i_1_n_0                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/wb_halted                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                          |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[0].book/order_decreaser/delete_latched                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[1].book/order_decreaser/delete_latched                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.RI_Queue/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_Cache.c2_wdc_all_reg                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.RI_Queue/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/ud_valid_data_info                                                    |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M0_FPGA.PR_M0_And3/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s39_out                                                                                                      |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[3].book/order_decreaser/delete_latched                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                  |                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/scndry_out                                                                                                                                                                      |                1 |              5 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M1_FPGA.PR_M1_And3/carry_and_i1/MUXCY_I/m1_raw_valid_reg                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s39_out                                                                                                      |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M2_FPGA.PR_M2_And6/carry_and_i1/MUXCY_I/m2_raw_valid_reg                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s39_out                                                                                                      |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M3_FPGA.PR_M3_And4/carry_and_i1/MUXCY_I/lopt_1                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s39_out                                                                                                      |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                      | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                 |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_pipelined.state_reg[0][0]                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_com_axi_0/inst/master_axi_test_v1_0_M00_AXIS_inst/count                                                                                                                                                                                             | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                            |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                4 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                  |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                       |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/FSM_sequential_thisState_reg[0]_0[0]                                                                                                                                         | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/E[0]                                                                                                                                                                         | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                              |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                              |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                              |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.read_in_prog_reg_5[0]                                                                                                                                                                                 | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.read_in_prog_reg_4                                                                                                                                                  |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                             |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                             |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                           |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                              |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                     |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                4 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                              |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                              |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                              |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                              |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                         |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                             |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                         |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                           |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                               |                                                                                                                                                                                                                                         |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                          |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                         |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                                                |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                          |                1 |              5 |
|  design_1_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                  |                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                         |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                1 |              5 |
|  design_1_i/axi_ethernetlite_0/U0/C                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                     |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                | design_1_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/tx_in_reg_en                                                                                                                                                                                                                  | design_1_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/SR[0]                                                                                                                                                                |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                | design_1_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/Q[0]                                                                                                                                                                                                                          | design_1_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/SR[0]                                                                                                                                                                |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                     |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                           |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                            |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                               |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                             |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/ud_idx_count_enable                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/SR[0]                                                                                                                            |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                             |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/rst_mig_7series_0_81M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                        | design_1_i/rst_mig_7series_0_81M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                               |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                             |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                               |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                |                                                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                     |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                               | design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                                                        |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                           |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                            |                4 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                     | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                     | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                     | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                            |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                               |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                               |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                       |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                            |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                               |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/aw_w_fifo_almost_full                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                                             |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_AXI_Write.pending_write[4]_i_1_n_0                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                        |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                            |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                            |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.Cache_Interface_Inst/b2s                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.Cache_Interface_Inst/SR[0]                                                                                                                            |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                            |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                       |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                      |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                    |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                    |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                      |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/RX_DONE_D1_I[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/clk_cnt                                                                                                                                                                                                       | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                                                         |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push68_out                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                            |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                       |                2 |              6 |
|  design_1_i/axi_ethernetlite_0/U0/C                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/scndry_out                                                                                                                                                                      |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                         |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                           | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                            |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parser_top_1/inst/parser/cancelMessage/data_reg                                                                                                                                                                                                                | design_1_i/parser_top_1/inst/parser/cancelMessage/reset_in_2                                                                                                                                                                            |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                       | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                    |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                4 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.RI_Queue/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/E[0]                                                                                                    |                                                                                                                                                                                                                                         |                5 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                            |                5 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                    |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                    |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/ud_idx_count_enable                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                4 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                4 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                                 |                                                                                                                                                                                                                                         |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                          |                                                                                                                                                                                                                                         |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt[6]_i_2_n_0                                                                                                                                                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt0                                                                                                                                                        |                2 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                   |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                 |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parser_top_0/inst/parser/addMessage/parsed_data[94]_i_2_n_0                                                                                                                                                                                                    | design_1_i/parser_top_0/inst/parser/addMessage/parsed_data[94]_i_1_n_0                                                                                                                                                                  |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                4 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parser_top_0/inst/parser/cancelMessage/data_reg                                                                                                                                                                                                                | design_1_i/parser_top_0/inst/parser/cancelMessage/reset_in_2                                                                                                                                                                            |                1 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parser_top_1/inst/parser/addMessage/parsed_data[262]_i_2_n_0                                                                                                                                                                                                   | design_1_i/parser_top_1/inst/parser/addMessage/parsed_data[262]_i_1_n_0                                                                                                                                                                 |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parser_top_1/inst/parser/addMessage/parsed_data[254]_i_2_n_0                                                                                                                                                                                                   | design_1_i/parser_top_1/inst/parser/addMessage/parsed_data[254]_i_1_n_0                                                                                                                                                                 |                1 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                      |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parser_top_0/inst/parser/cancelMessage/stock_symbol_out[0]_i_2_n_0                                                                                                                                                                                             | design_1_i/parser_top_0/inst/parser/cancelMessage/stock_symbol_out[0]_i_1__0_n_0                                                                                                                                                        |                4 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parser_top_0/inst/parser/addMessage/parsed_data[262]_i_2_n_0                                                                                                                                                                                                   | design_1_i/parser_top_0/inst/parser/addMessage/parsed_data[262]_i_1_n_0                                                                                                                                                                 |                1 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parser_top_0/inst/parser/addMessage/parsed_data[158]_i_2_n_0                                                                                                                                                                                                   | design_1_i/parser_top_0/inst/parser/addMessage/parsed_data[158]_i_1_n_0                                                                                                                                                                 |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                4 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.Cache_Interface_Inst/b2s                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parser_top_0/inst/parser/addMessage/parsed_data[254]_i_2_n_0                                                                                                                                                                                                   | design_1_i/parser_top_0/inst/parser/addMessage/parsed_data[254]_i_1_n_0                                                                                                                                                                 |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                             |                4 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parser_top_0/inst/parser/dummyMessage/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/FSM_onehot_state[6]_i_1_n_0                                                                                                                                                                                            | design_1_i/ip_top_level_0/inst/dut/solver_reset_reg_n_0                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                  |                                                                                                                                                                                                                                         |                7 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                     | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parser_top_0/inst/parser/dummyMessage/count[7]_i_1__1_n_0                                                                                                                                                                                                      | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/axi_ethernetlite_0/U0/C                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                          |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                  |                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                             |                5 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_4[0]                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                             |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                             |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                         |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                         |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                         |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                         |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                         |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                         |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                         |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                         |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2[0]                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                          |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_unshelve_reg[0][0]                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parser_top_1/inst/parser/dummyMessage/count[7]_i_1__1_n_0                                                                                                                                                                                                      | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parser_top_1/inst/parser/dummyMessage/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                      |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                4 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                4 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                             | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/mux4_out[2]                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                               | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                          |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[3].book/order_decreaser/index[8]_i_1__2_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[3].book/order_decreaser/size_latched[8]_i_1__2_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[3].book/order_adder/ready_reg_0[0]                                                                                                                                                                                            | sw_IBUF[15]                                                                                                                                                                                                                             |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[2].book/order_decreaser/size_latched[8]_i_1__1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[2].book/order_decreaser/update_index[8]_i_1__1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[2].book/order_decreaser/mem_control[addr][7]_i_1__1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[2].book/order_decreaser/index[8]_i_1__1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[2].book/order_adder/ready_reg_0[0]                                                                                                                                                                                            | sw_IBUF[15]                                                                                                                                                                                                                             |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[0].book/order_decreaser/size_latched[8]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[0].book/order_decreaser/update_index[8]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[0].book/order_decreaser/mem_control[addr][7]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[0].book/order_decreaser/index[8]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[0].book/order_adder/E[0]                                                                                                                                                                                                      | sw_IBUF[15]                                                                                                                                                                                                                             |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                           |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                           |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[1].book/order_decreaser/index[8]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                5 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                5 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                           |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[2]                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                           |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                  |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[1].book/order_decreaser/size_latched[8]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                    | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                 |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                                |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[0]                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[1]                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[3].book/order_decreaser/mem_control[addr][7]_i_1__2_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                              |                4 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                           |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                         |                5 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                              |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parser_top_0/inst/parser/cancelMessage/stock_symbol_out[3]_i_2_n_0                                                                                                                                                                                             | design_1_i/parser_top_0/inst/parser/cancelMessage/stock_symbol_out[3]_i_1__0_n_0                                                                                                                                                        |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[1].book/order_adder/ready_reg_0[0]                                                                                                                                                                                            | sw_IBUF[15]                                                                                                                                                                                                                             |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[1].book/order_decreaser/update_index[8]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[3].book/order_decreaser/update_index[8]_i_1__2_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[1].book/order_decreaser/mem_control[addr][7]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                 |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                      | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                 |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                      | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/reg_data_out0__0                                                                                                                                                                                                       | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_aresetn_3                                                                                                                                                                      |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                            |                3 |             10 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                     | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                4 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/r[1][4][13]_i_2_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                              |                5 |             11 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parser_top_1/inst/parser/cancelMessage/count[10]_i_2__0_n_0                                                                                                                                                                                                    | design_1_i/parser_top_1/inst/parser/cancelMessage/count[10]_i_1__0_n_0                                                                                                                                                                  |                4 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1_n_0                                                                                                                                                                             | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parser_top_0/inst/parser/addMessage/sel                                                                                                                                                                                                                        | design_1_i/parser_top_0/inst/parser/addMessage/count[10]_i_1_n_0                                                                                                                                                                        |                4 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parser_top_1/inst/parser/addMessage/sel                                                                                                                                                                                                                        | design_1_i/parser_top_1/inst/parser/addMessage/count[10]_i_1_n_0                                                                                                                                                                        |                5 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                            |                4 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parser_top_0/inst/parser/cancelMessage/count[10]_i_2__0_n_0                                                                                                                                                                                                    | design_1_i/parser_top_0/inst/parser/cancelMessage/count[10]_i_1__0_n_0                                                                                                                                                                  |                5 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.read_in_prog_reg_5[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.write_in_prog_reg_0[0]                                                                                                                                                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                |                2 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                          |                3 |             11 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             11 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                            |                7 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                3 |             12 |
|  design_1_i/axi_ethernetlite_0/U0/C                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                          | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                     |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                         |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                4 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                   |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                            |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                          | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                     |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                6 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/tx_addr_en                                                                                                                                                                                       | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE8A_2                                                                                                                                                      |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE                                                                                                                                                                                               | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboNibbleCntRst                                                                                                                                            |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE10A_0[0]                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                              |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/gdvld.data_valid_std_reg                                                                                                                                                                                 | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state3a_0                                                                                                                                                              |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                     |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                         |                4 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_state                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                |                2 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                           |                6 |             13 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                         |                5 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/SS[0]                                                                                                                                                      |                5 |             13 |
|  design_1_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                  | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                     | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                         |                3 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s39_out                                                                                                      |                7 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                     |                2 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/r[3][4][15]_i_2_n_0                                                                                                                                                                                                    | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/r[3][4][15]_i_1_n_0                                                                                                                                                                  |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/r[0][4][15]_i_2_n_0                                                                                                                                                                                                    | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/r[0][4][15]_i_1_n_0                                                                                                                                                                  |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                     | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                         |                4 |             14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                            |                8 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parser_top_1/inst/parser/addMessage/E[0]                                                                                                                                                                                                                       | design_1_i/parser_top_1/inst/parser/addMessage/stock_symbol_out0_in[3]                                                                                                                                                                  |                2 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/vec_divider/update_cov_reset_reg                                                                                                                                                                                         | design_1_i/ip_top_level_0/inst/dut/my_update_cov/vec_divider/curr_price_valid_reg                                                                                                                                                       |                3 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/r[2][4][15]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                            |                9 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |               10 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                            |                4 |             15 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                 |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/r[0][1][15]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/cache[1][4][15]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                 |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/vec_divider/d                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                             |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_sender/divider/d[3][15]_i_1__1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/r[0][2][15]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4]_0[0]                                                                                                                                                                             | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_sender/divider/d[2][15]_i_1__1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/E[0]                                                                                                                                                                                                                   | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_2[0]                                                                                                                                                                             | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/r[2][0][15]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/r[2][3][15]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_normalize/vec_div/d[3][15]_i_1__0_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/r[0][3][15]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/r[1][1][15]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/r[1][0][15]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/r[2][2][15]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/dsp_b[0][0][0]_i_2_n_0                                                                                                                                                                                             | design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/dsp_b[0][0][0]_i_1_n_0                                                                                                                                                           |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_normalize/vec_div/d[1][15]_i_1__0_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/r[1][3][15]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/r[2][1][15]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_normalize/vec_div/d                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/vec_divider/d[1][15]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_normalize/vec_div/d[2][15]_i_1__0_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[2].book/order_adder/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/cache[0][4][15]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/vec_divider/d[3][15]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/vec_divider/d[2][15]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/r[1][2][15]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/r[0][0][15]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/r[3][1][15]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/x                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/x[1][15]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[0].book/order_adder/sw[15][0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/dut1/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/rdy_cr                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                         |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[1].book/order_adder/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/r[3][0][15]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/x[3][15]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_1_100M/U0/mb_reset                                                                                                                                                                                               |                9 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[3].book/order_adder/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/x[2][15]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/r[3][2][15]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/r[3][3][15]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/rotate_tin_angle[0][15]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/rotate_tin_angle[1][15]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.OF_Valid_DFF/E[0]                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_0_out_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                          |                9 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                         |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.ud_tag_c1_Inst/Use_Line_Qual.Line_Carry/carry_and_i1/MUXCY_I/E[0]                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                8 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                             | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                              |                4 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_IF2_FPGA.PR_IF2_And2/carry_and_i1/MUXCY_I/Using_Cache.ud_if_want_invalid_reg[0]                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                7 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                 |               12 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                            |                8 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/ip_top_level_0/inst/dut/solver_reset_reg_n_0                                                                                                                                                                                 |               10 |             23 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                            |                9 |             23 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                     |                                                                                                                                                                                                                                                                           | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                                                                                   |                5 |             23 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_rdy_r_reg[0]                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                 |               14 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                8 |             24 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                            |               14 |             24 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                7 |             24 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                7 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                9 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                7 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                            |               11 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                9 |             24 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                             |                6 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                |               14 |             25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                 |                6 |             25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                               |               16 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                            |               11 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                 |                8 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               11 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                           |                5 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.RI_Queue/Generating_Control_Logic.Using_FPGA.OF_Valid_DFF/Using_Cache.c2_di_done_reg                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                9 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                   |                8 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                       | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                              |                5 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                          |               12 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | sw_IBUF[0]                                                                                                                                                                                                                              |                9 |             28 |
|  design_1_i/axi_ethernetlite_0/U0/C                                                |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             29 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                          |                7 |             29 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                    |                                                                                                                                                                                                                                         |                8 |             29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                              |                8 |             29 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                           |                8 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parser_top_0/inst/parser/addMessage/E[0]                                                                                                                                                                                                                       | design_1_i/parser_top_0/inst/parser/addMessage/stock_symbol_out0_in[3]                                                                                                                                                                  |                6 |             30 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                  |                                                                                                                                                                                                                                         |                8 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/rotate0/U0/i_synth/i_synth/gen_cordic.output_stage/gen_scaling.gen_rdy/rdy_sca                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/rotate1/U0/i_synth/i_synth/gen_cordic.output_stage/gen_scaling.gen_rdy/rdy_sca                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.RI_Queue/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_Cache.c2_ri_done_reg[0]                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               14 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_BP1_FPGA.PR_BP1_Or1/carry_or_i1/MUXCY_I/lopt_1                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                                                                                      | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                              |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M3_FPGA.PR_M3_And5/carry_and_i1/MUXCY_I/wb_exception_raw_kind_reg[31][0]                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M3_FPGA.PR_M3_And4/carry_and_i1/MUXCY_I/lopt_1                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DLMB_Interface_I1/Use_DLMB.WB_DLMB_Valid_Read_Data[0]_i_1_n_0                                                                                                               |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/rotate_tin_user                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/p_0_out                                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/p_1_out                                                                                                                                                   |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/rotate_tin_data_x[0][15]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                  | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                              |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[3].book/order_decreaser/data_w                                                                                                                                                                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[3].book/order_decreaser/update0                                                                                                                                                             |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                            |               32 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_IF2_FPGA.PR_IF2_And1/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                      | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                              |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.Cache_Interface_Inst/c2_read_cmd_complete0                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/M_AXI_ARID0                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                                                                                | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                              |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/rxCrcEn_d1                                                                                                                                                                                                             | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state22a_0[0]                                                                                                                                                          |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_write_icache_req_i_reg_0[0]                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/E[0]                                                                                                                                                                                             | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/SR[0]                                                                                                                                                          |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[1].book/order_decreaser/data_w                                                                                                                                                                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[1].book/order_decreaser/update0                                                                                                                                                             |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[1].book/order_decreaser/copy_entry                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                              |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/arready_i1                                                                                                                                                                                                             | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/FSL_Get_Succesful                                                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                             |               13 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/mux4_out[3]                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/sca_dividend[15]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[0].book/order_decreaser/copy_entry                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[0].book/order_decreaser/data_w                                                                                                                                                                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[0].book/order_decreaser/update0                                                                                                                                                             |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[2].book/order_decreaser/copy_entry                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[2].book/order_decreaser/data_w                                                                                                                                                                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[2].book/order_decreaser/update0                                                                                                                                                             |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/p_15_in                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[3].book/order_decreaser/copy_entry                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/Write_Data_Valid                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Using_OF_FPGA.Rdy_Or8/carry_or_i1/MUXCY_I/SR[0]                                                                                                       |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_qr/arctan_tin_user                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Jump_Logic_I1/MUXCY_JUMP_CARRY9/E[0]                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               10 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               13 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_IF2_FPGA.PR_IF2_And1/carry_and_i1/MUXCY_I/lopt_1                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                7 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/mux4_out[4]                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               12 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             34 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                             |               15 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/dividend                                                                                                                                                                                                           | design_1_i/ip_top_level_0/inst/dut/solver_reset_reg_n_0                                                                                                                                                                                 |               10 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_normalize/vec_div/dividend_valid4_out                                                                                                                                                                                               | design_1_i/ip_top_level_0/inst/dut/solver_reset_reg_n_0                                                                                                                                                                                 |               12 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             36 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_1[0]                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             36 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             36 |
|  design_1_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                  |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_sender/divider/dividend_valid4_out                                                                                                                                                                                                  | design_1_i/ip_top_level_0/inst/dut/solver_reset_reg_n_0                                                                                                                                                                                 |               12 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/vec_divider/dividend_valid4_out                                                                                                                                                                                          | design_1_i/ip_top_level_0/inst/dut/my_update_cov/vec_div_reset_reg_n_0                                                                                                                                                                  |                9 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                                     |                                                                                                                                                                                                                                         |               10 |             37 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                            |               19 |             37 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                             |               13 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             39 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             39 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             39 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             39 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             41 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             41 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             41 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             41 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             41 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             41 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             41 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             41 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |               19 |             42 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[57]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                7 |             42 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/sel                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             42 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[57]_i_1__0_n_0                                                                                                     |                                                                                                                                                                                                                                         |               13 |             42 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             43 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             43 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             43 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             43 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             43 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             43 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |               23 |             43 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                     | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               15 |             46 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                            |               16 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             48 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                            |               18 |             48 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                            |               16 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             49 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             49 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |               14 |             50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |               13 |             57 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                |                                                                                                                                                                                                                                                                           | design_1_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/SR[0]                                                                                                                                                                |               12 |             58 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/ICache_I1/Using_Cache.Cache_Interface_Inst/E[0]                                                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               25 |             60 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |               17 |             60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               26 |             63 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/Sl_Ready                                                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               17 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_pull_price/reg_latest_price                                                                                                                                                                                                         | sw_IBUF[0]                                                                                                                                                                                                                              |               15 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                    |                                                                                                                                                                                                                                         |               19 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    |                                                                                                                                                                                                                                         |               20 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready                                                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               13 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                           |                                                                                                                                                                                                                                         |               18 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.RI_Queue/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_Cache.c2_wdc_all_reg                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               21 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/dsp_b[0][3][15]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               22 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_sender/E[0]                                                                                                                                                                                                                         | sw_IBUF[0]                                                                                                                                                                                                                              |               13 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/vec_div_a[3][15]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/vec_div_b                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               16 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_/curr_price_valid_reg_0[0]                                                                                                                                                                                         | design_1_i/ip_top_level_0/inst/dut/my_update_cov/new_cov[0][0][15]_i_1_n_0                                                                                                                                                              |               24 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               14 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/vec_divider/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               20 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             65 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             65 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_BP1_FPGA.PR_BP1_Or1/carry_or_i1/MUXCY_I/lopt_7                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               14 |             65 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[0].book/order_adder/data_w                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               22 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[2].book/order_adder/data_w                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[3].book/order_adder/data_w                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/ip_top_level_0/inst/dut/my_update_cov/reset                                                                                                                                                                                  |               18 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/top_/genblk1[1].book/order_adder/data_w                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               18 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.RI_Queue/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_2[0]                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               14 |             68 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |               16 |             72 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |               14 |             72 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_IF3_FPGA.PR_IF3_And1/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               35 |             72 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                             |               26 |             72 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             73 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             73 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |               20 |             74 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_IF4_Push_FPGA.Push_PipeRun/carry_and_i1/if4_push_instr_fetch                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |               15 |             77 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |               17 |             79 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/cache[0][0][15]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               28 |             79 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_/dsp_2_a                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               21 |             80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |               16 |             82 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M3_FPGA.PR_M3_And4/carry_and_i1/MUXCY_I/lopt_1                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               26 |             82 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |               16 |             83 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                     |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               25 |             83 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |               16 |             83 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                                                                         |               11 |             88 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                               |               28 |             92 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                             |               30 |             93 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             96 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                |               31 |             96 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             96 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                                                         |               12 |             96 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             96 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                |                                                                                                                                                                                                                                         |               12 |             96 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             96 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                             |               26 |             97 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               28 |            103 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                         |               13 |            104 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                         |               13 |            104 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                         |               13 |            104 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                         |               13 |            104 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                         |               13 |            104 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                         |               13 |            104 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                           |                                                                                                                                                                                                                                         |               14 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                           |                                                                                                                                                                                                                                         |               14 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                           |                                                                                                                                                                                                                                         |               14 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                          |                                                                                                                                                                                                                                         |               33 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/wb_gpr_wr                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |            128 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                       |                                                                                                                                                                                                                                         |               36 |            128 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                           |                                                                                                                                                                                                                                         |               46 |            129 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                              |                                                                                                                                                                                                                                         |               35 |            129 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DCache_I1/Using_Cache.Cache_Interface_Inst/ud_ri_buffer[2][Src]                                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               38 |            136 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                |               60 |            143 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                        |                                                                                                                                                                                                                                         |               42 |            144 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_EX_FPGA.PR_EX_And5/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               42 |            145 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M0_FPGA.PR_M0_And3/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               39 |            146 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M1_FPGA.PR_M1_And3/carry_and_i1/MUXCY_I/m1_raw_valid_reg                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               49 |            156 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[6]_0                                                                                                                                     |                                                                                                                                                                                                                                         |               22 |            176 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                 |                                                                                                                                                                                                                                         |               24 |            192 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M2_FPGA.PR_M2_And6/carry_and_i1/MUXCY_I/m2_raw_valid_reg                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               65 |            193 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And9/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               95 |            221 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/overflow_reg_2[0]                                                                                                                                                                                                  | design_1_i/ip_top_level_0/inst/dut/my_update_cov/new_cov[0][0][15]_i_1_n_0                                                                                                                                                              |               84 |            256 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1_e                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |              108 |            256 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/p2[0][0][15]_i_1_n_0                                                                                                                                                                                               | design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1_reset_reg_n_0                                                                                                                                                                    |               87 |            256 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/dsp_c[3][3][15]_i_1__0_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               89 |            256 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/dsp_c[3][3][15]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |              100 |            256 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/curr_price_valid_reg_0[0]                                                                                                                                                                                          | design_1_i/ip_top_level_0/inst/dut/my_update_cov/new_cov[0][0][15]_i_1_n_0                                                                                                                                                              |              100 |            256 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/dsp_a[3][3][15]_i_2_n_0                                                                                                                                                                                            | design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/dsp_a[3][3][15]_i_1_n_0                                                                                                                                                          |               94 |            256 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/dsp_sels[0][0][1]_i_1__0_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               62 |            257 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/p2[0][0][15]_i_1__0_n_0                                                                                                                                                                                            | design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0_reset_reg_n_0                                                                                                                                                                    |               80 |            257 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_/FSM_sequential_stage_reg[1]                                                                                                                                                                                       | sw_IBUF[0]                                                                                                                                                                                                                              |              107 |            336 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1_c[3][2][15]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |              109 |            384 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |              165 |            435 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0_c                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |              210 |            512 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/stage_reg[4][0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |              238 |            512 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |              693 |           2230 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |             2501 |           9850 |
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


