
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001182    0.000591    0.000591 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.080467    0.130689    0.258253    0.258845 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.130690    0.000599    0.259444 v sign (out)
                                              0.259444   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.259444   data arrival time
---------------------------------------------------------------------------------------------
                                              0.059444   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001182    0.000591    0.000591 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.080467    0.130689    0.258253    0.258845 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.130689    0.000170    0.259014 v _127_/A (sg13g2_inv_8)
     1    0.056768    0.053288    0.064769    0.323783 ^ _127_/Y (sg13g2_inv_8)
                                                         signB (net)
                      0.053337    0.001306    0.325089 ^ signB (out)
                                              0.325089   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.325089   data arrival time
---------------------------------------------------------------------------------------------
                                              0.125089   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001166    0.000583    0.000583 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003691    0.022215    0.152463    0.153046 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022215    0.000002    0.153048 v fanout77/A (sg13g2_buf_4)
     7    0.040710    0.044346    0.091636    0.244684 v fanout77/X (sg13g2_buf_4)
                                                         net77 (net)
                      0.044346    0.000008    0.244692 v _192_/A (sg13g2_xnor2_1)
     1    0.001659    0.027285    0.060802    0.305494 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.027285    0.000001    0.305495 v _294_/D (sg13g2_dfrbpq_1)
                                              0.305495   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.200548   clock uncertainty
                                  0.000000    0.200548   clock reconvergence pessimism
                                 -0.040633    0.159915   library hold time
                                              0.159915   data required time
---------------------------------------------------------------------------------------------
                                              0.159915   data required time
                                             -0.305495   data arrival time
---------------------------------------------------------------------------------------------
                                              0.145580   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001166    0.000583    0.000583 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.004005    0.028692    0.156650    0.157233 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028692    0.000002    0.157236 ^ fanout77/A (sg13g2_buf_4)
     7    0.042111    0.056768    0.109803    0.267038 ^ fanout77/X (sg13g2_buf_4)
                                                         net77 (net)
                      0.056768    0.000156    0.267194 ^ _128_/A (sg13g2_inv_4)
     5    0.023388    0.029383    0.040910    0.308105 v _128_/Y (sg13g2_inv_4)
                                                         DPATH.SUM.ha_0.S (net)
                      0.029383    0.000002    0.308107 v _293_/D (sg13g2_dfrbpq_1)
                                              0.308107   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001166    0.000583    0.000583 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.200583   clock uncertainty
                                  0.000000    0.200583   clock reconvergence pessimism
                                 -0.041282    0.159301   library hold time
                                              0.159301   data required time
---------------------------------------------------------------------------------------------
                                              0.159301   data required time
                                             -0.308107   data arrival time
---------------------------------------------------------------------------------------------
                                              0.148806   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000648    0.000324    0.000324 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008723    0.045200    0.170098    0.170422 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045200    0.000028    0.170450 ^ fanout58/A (sg13g2_buf_4)
     7    0.038999    0.054238    0.116209    0.286659 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.054238    0.000151    0.286810 ^ _162_/B1 (sg13g2_a21oi_2)
     1    0.053341    0.090811    0.101484    0.388294 v _162_/Y (sg13g2_a21oi_2)
                                                         sine_out[20] (net)
                      0.090842    0.000627    0.388920 v sine_out[20] (out)
                                              0.388920   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.388920   data arrival time
---------------------------------------------------------------------------------------------
                                              0.188920   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001182    0.000591    0.000591 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.080467    0.130689    0.258253    0.258845 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.130689    0.000258    0.259102 v _214_/A (sg13g2_xnor2_1)
     1    0.001922    0.029121    0.089924    0.349026 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.029121    0.000003    0.349029 v _300_/D (sg13g2_dfrbpq_2)
                                              0.349029   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001182    0.000591    0.000591 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.200000    0.200591   clock uncertainty
                                  0.000000    0.200591   clock reconvergence pessimism
                                 -0.041251    0.159340   library hold time
                                              0.159340   data required time
---------------------------------------------------------------------------------------------
                                              0.159340   data required time
                                             -0.349029   data arrival time
---------------------------------------------------------------------------------------------
                                              0.189689   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000648    0.000324    0.000324 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008723    0.045200    0.170098    0.170422 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045200    0.000028    0.170450 ^ fanout58/A (sg13g2_buf_4)
     7    0.038999    0.054238    0.116209    0.286659 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.054238    0.000143    0.286802 ^ _148_/B1 (sg13g2_a21oi_2)
     1    0.054391    0.092426    0.102548    0.389350 v _148_/Y (sg13g2_a21oi_2)
                                                         sine_out[16] (net)
                      0.092437    0.000840    0.390190 v sine_out[16] (out)
                                              0.390190   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.390190   data arrival time
---------------------------------------------------------------------------------------------
                                              0.190190   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000648    0.000324    0.000324 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008723    0.045200    0.170098    0.170422 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045200    0.000028    0.170450 ^ fanout58/A (sg13g2_buf_4)
     7    0.038999    0.054238    0.116209    0.286659 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.054238    0.000088    0.286747 ^ _167_/A (sg13g2_nor2_2)
     1    0.054084    0.095571    0.106255    0.393002 v _167_/Y (sg13g2_nor2_2)
                                                         sine_out[23] (net)
                      0.095579    0.000750    0.393752 v sine_out[23] (out)
                                              0.393752   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.393752   data arrival time
---------------------------------------------------------------------------------------------
                                              0.193752   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000648    0.000324    0.000324 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008723    0.045200    0.170098    0.170422 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045200    0.000028    0.170450 ^ fanout58/A (sg13g2_buf_4)
     7    0.038999    0.054238    0.116209    0.286659 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.054238    0.000093    0.286751 ^ _160_/A (sg13g2_nor2_2)
     1    0.054787    0.094619    0.106983    0.393734 v _160_/Y (sg13g2_nor2_2)
                                                         sine_out[19] (net)
                      0.094656    0.000894    0.394628 v sine_out[19] (out)
                                              0.394628   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.394628   data arrival time
---------------------------------------------------------------------------------------------
                                              0.194628   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000648    0.000324    0.000324 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008723    0.045200    0.170098    0.170422 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045200    0.000028    0.170450 ^ fanout58/A (sg13g2_buf_4)
     7    0.038999    0.054238    0.116209    0.286659 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.054238    0.000129    0.286788 ^ _281_/A (sg13g2_nor2_2)
     1    0.056208    0.093593    0.108430    0.395218 v _281_/Y (sg13g2_nor2_2)
                                                         sine_out[8] (net)
                      0.093615    0.001222    0.396439 v sine_out[8] (out)
                                              0.396439   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.396439   data arrival time
---------------------------------------------------------------------------------------------
                                              0.196439   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000939    0.000470    0.000470 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007786    0.032852    0.162365    0.162835 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032852    0.000015    0.162849 v fanout54/A (sg13g2_buf_4)
     8    0.033890    0.039469    0.092094    0.254943 v fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.039469    0.000151    0.255094 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003356    0.045022    0.091068    0.346162 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.045022    0.000005    0.346168 ^ _219_/A (sg13g2_inv_1)
     1    0.001855    0.017818    0.028922    0.375089 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.017818    0.000003    0.375092 v _301_/D (sg13g2_dfrbpq_1)
                                              0.375092   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000939    0.000470    0.000470 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.200470   clock uncertainty
                                  0.000000    0.200470   clock reconvergence pessimism
                                 -0.037671    0.162799   library hold time
                                              0.162799   data required time
---------------------------------------------------------------------------------------------
                                              0.162799   data required time
                                             -0.375092   data arrival time
---------------------------------------------------------------------------------------------
                                              0.212293   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000939    0.000470    0.000470 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007786    0.032852    0.162365    0.162835 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032852    0.000016    0.162851 v fanout55/A (sg13g2_buf_4)
     5    0.023398    0.031942    0.084835    0.247686 v fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.031942    0.000056    0.247742 v _210_/A (sg13g2_xnor2_1)
     1    0.005178    0.045947    0.071381    0.319123 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.045947    0.000002    0.319125 v _211_/B (sg13g2_xnor2_1)
     1    0.001668    0.026373    0.053724    0.372849 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.026373    0.000001    0.372850 v _299_/D (sg13g2_dfrbpq_1)
                                              0.372850   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000648    0.000324    0.000324 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.200324   clock uncertainty
                                  0.000000    0.200324   clock reconvergence pessimism
                                 -0.040438    0.159886   library hold time
                                              0.159886   data required time
---------------------------------------------------------------------------------------------
                                              0.159886   data required time
                                             -0.372850   data arrival time
---------------------------------------------------------------------------------------------
                                              0.212964   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000939    0.000470    0.000470 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007786    0.032852    0.162365    0.162835 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032852    0.000016    0.162851 v fanout55/A (sg13g2_buf_4)
     5    0.023398    0.031942    0.084835    0.247686 v fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.031942    0.000026    0.247712 v _202_/B (sg13g2_xor2_1)
     2    0.008954    0.044871    0.078607    0.326319 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.044871    0.000004    0.326322 v _204_/A (sg13g2_xor2_1)
     1    0.001535    0.023742    0.056365    0.382687 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.023742    0.000000    0.382688 v _297_/D (sg13g2_dfrbpq_1)
                                              0.382688   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000812    0.000406    0.000406 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.200406   clock uncertainty
                                  0.000000    0.200406   clock reconvergence pessimism
                                 -0.039571    0.160835   library hold time
                                              0.160835   data required time
---------------------------------------------------------------------------------------------
                                              0.160835   data required time
                                             -0.382688   data arrival time
---------------------------------------------------------------------------------------------
                                              0.221853   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000939    0.000470    0.000470 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007786    0.032852    0.162365    0.162835 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032852    0.000016    0.162851 v fanout55/A (sg13g2_buf_4)
     5    0.023398    0.031942    0.084835    0.247686 v fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.031942    0.000023    0.247709 v _199_/B (sg13g2_xnor2_1)
     2    0.008714    0.064307    0.079595    0.327303 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.064307    0.000010    0.327313 v _200_/B (sg13g2_xor2_1)
     1    0.001854    0.024575    0.060161    0.387474 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.024575    0.000002    0.387477 v _296_/D (sg13g2_dfrbpq_1)
                                              0.387477   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000987    0.000494    0.000494 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.200494   clock uncertainty
                                  0.000000    0.200494   clock reconvergence pessimism
                                 -0.039798    0.160695   library hold time
                                              0.160695   data required time
---------------------------------------------------------------------------------------------
                                              0.160695   data required time
                                             -0.387477   data arrival time
---------------------------------------------------------------------------------------------
                                              0.226781   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000939    0.000470    0.000470 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007786    0.032852    0.162365    0.162835 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032852    0.000015    0.162849 v fanout54/A (sg13g2_buf_4)
     8    0.033890    0.039469    0.092094    0.254943 v fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.039469    0.000077    0.255020 v _195_/B (sg13g2_xor2_1)
     2    0.008437    0.043442    0.079598    0.334618 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.043442    0.000008    0.334626 v _196_/B (sg13g2_xor2_1)
     1    0.003497    0.029091    0.059444    0.394070 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.029091    0.000019    0.394090 v _295_/D (sg13g2_dfrbpq_1)
                                              0.394090   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001196    0.000598    0.000598 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.200598   clock uncertainty
                                  0.000000    0.200598   clock reconvergence pessimism
                                 -0.041184    0.159414   library hold time
                                              0.159414   data required time
---------------------------------------------------------------------------------------------
                                              0.159414   data required time
                                             -0.394090   data arrival time
---------------------------------------------------------------------------------------------
                                              0.234676   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000664    0.000332    0.000332 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006986    0.030575    0.160271    0.160603 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030575    0.000021    0.160623 v fanout63/A (sg13g2_buf_4)
     6    0.024793    0.032852    0.084679    0.245302 v fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.032852    0.000099    0.245401 v _206_/A (sg13g2_xnor2_1)
     2    0.009117    0.067010    0.088748    0.334149 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.067010    0.000003    0.334152 v _208_/A (sg13g2_xor2_1)
     1    0.001801    0.024549    0.065855    0.400007 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.024549    0.000002    0.400009 v _298_/D (sg13g2_dfrbpq_1)
                                              0.400009   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000664    0.000332    0.000332 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.200332   clock uncertainty
                                  0.000000    0.200332   clock reconvergence pessimism
                                 -0.039858    0.160474   library hold time
                                              0.160474   data required time
---------------------------------------------------------------------------------------------
                                              0.160474   data required time
                                             -0.400009   data arrival time
---------------------------------------------------------------------------------------------
                                              0.239535   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000648    0.000324    0.000324 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008723    0.045200    0.170098    0.170422 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045200    0.000028    0.170450 ^ fanout58/A (sg13g2_buf_4)
     7    0.038999    0.054238    0.116209    0.286659 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.054238    0.000102    0.286761 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.053883    0.173573    0.166140    0.452901 v _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.173577    0.000729    0.453630 v sine_out[17] (out)
                                              0.453630   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.453630   data arrival time
---------------------------------------------------------------------------------------------
                                              0.253630   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000648    0.000324    0.000324 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008723    0.045200    0.170098    0.170422 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045200    0.000029    0.170451 ^ fanout59/A (sg13g2_buf_4)
     8    0.033065    0.048669    0.111164    0.281615 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048676    0.000582    0.282197 ^ _143_/A (sg13g2_nor2_2)
     2    0.012706    0.034941    0.050767    0.332964 v _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.034941    0.000051    0.333015 v _147_/A (sg13g2_nand2_2)
     2    0.014614    0.040724    0.045454    0.378469 ^ _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.040738    0.000138    0.378607 ^ _275_/B (sg13g2_nor2_2)
     1    0.052524    0.088098    0.092925    0.471532 v _275_/Y (sg13g2_nor2_2)
                                                         sine_out[3] (net)
                      0.088123    0.000460    0.471992 v sine_out[3] (out)
                                              0.471992   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.471992   data arrival time
---------------------------------------------------------------------------------------------
                                              0.271992   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000664    0.000332    0.000332 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006986    0.030575    0.160271    0.160603 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030575    0.000021    0.160623 v fanout63/A (sg13g2_buf_4)
     6    0.024793    0.032852    0.084679    0.245302 v fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.032852    0.000081    0.245383 v _135_/A (sg13g2_nor2_1)
     1    0.003011    0.044884    0.058151    0.303533 ^ _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.044884    0.000000    0.303534 ^ _174_/A (sg13g2_nand2_1)
     1    0.006104    0.049867    0.060679    0.364213 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.049867    0.000013    0.364226 v _175_/B (sg13g2_nand2_2)
     1    0.053504    0.117023    0.116686    0.480912 ^ _175_/Y (sg13g2_nand2_2)
                                                         sine_out[26] (net)
                      0.117028    0.000647    0.481559 ^ sine_out[26] (out)
                                              0.481559   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.481559   data arrival time
---------------------------------------------------------------------------------------------
                                              0.281559   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000648    0.000324    0.000324 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008723    0.045200    0.170098    0.170422 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045200    0.000029    0.170451 ^ fanout59/A (sg13g2_buf_4)
     8    0.033065    0.048669    0.111164    0.281615 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048676    0.000582    0.282197 ^ _143_/A (sg13g2_nor2_2)
     2    0.012706    0.034941    0.050767    0.332964 v _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.034941    0.000020    0.332984 v _144_/B (sg13g2_nand2_2)
     2    0.013099    0.039670    0.048064    0.381048 ^ _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.039670    0.000050    0.381098 ^ _212_/B (sg13g2_nor2_2)
     2    0.059181    0.097920    0.099885    0.480983 v _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.097925    0.000610    0.481594 v sine_out[2] (out)
                                              0.481594   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.481594   data arrival time
---------------------------------------------------------------------------------------------
                                              0.281594   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000648    0.000324    0.000324 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008723    0.045200    0.170098    0.170422 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045200    0.000029    0.170451 ^ fanout59/A (sg13g2_buf_4)
     8    0.033065    0.048669    0.111164    0.281615 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048676    0.000565    0.282180 ^ _130_/B (sg13g2_nor2_1)
     2    0.008510    0.038833    0.050708    0.332888 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.038833    0.000003    0.332891 v _284_/A (sg13g2_and2_2)
     1    0.053516    0.092313    0.151141    0.484032 v _284_/X (sg13g2_and2_2)
                                                         sine_out[12] (net)
                      0.092317    0.000660    0.484692 v sine_out[12] (out)
                                              0.484692   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.484692   data arrival time
---------------------------------------------------------------------------------------------
                                              0.284692   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000664    0.000332    0.000332 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006986    0.030575    0.160271    0.160603 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030575    0.000021    0.160623 v fanout63/A (sg13g2_buf_4)
     6    0.024793    0.032852    0.084679    0.245302 v fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.032852    0.000084    0.245386 v _178_/B1 (sg13g2_a21oi_1)
     1    0.006582    0.056834    0.058156    0.303542 ^ _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.056834    0.000014    0.303556 ^ _179_/B (sg13g2_nand2_2)
     2    0.011835    0.048489    0.070293    0.373850 v _179_/Y (sg13g2_nand2_2)
                                                         _018_ (net)
                      0.048489    0.000036    0.373886 v _180_/B (sg13g2_nand2_2)
     1    0.052689    0.115404    0.114864    0.488750 ^ _180_/Y (sg13g2_nand2_2)
                                                         sine_out[28] (net)
                      0.115407    0.000492    0.489242 ^ sine_out[28] (out)
                                              0.489242   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.489242   data arrival time
---------------------------------------------------------------------------------------------
                                              0.289242   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001166    0.000583    0.000583 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.004005    0.028692    0.156650    0.157233 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028692    0.000002    0.157236 ^ fanout77/A (sg13g2_buf_4)
     7    0.042111    0.056768    0.109803    0.267038 ^ fanout77/X (sg13g2_buf_4)
                                                         net77 (net)
                      0.056768    0.000156    0.267194 ^ _128_/A (sg13g2_inv_4)
     5    0.023388    0.029383    0.040910    0.308105 v _128_/Y (sg13g2_inv_4)
                                                         DPATH.SUM.ha_0.S (net)
                      0.029397    0.000211    0.308316 v _138_/A (sg13g2_nor2_2)
     2    0.012892    0.068667    0.078614    0.386930 ^ _138_/Y (sg13g2_nor2_2)
                                                         _108_ (net)
                      0.068667    0.000032    0.386962 ^ _279_/B (sg13g2_nor2_2)
     1    0.053222    0.093523    0.110272    0.497234 v _279_/Y (sg13g2_nor2_2)
                                                         sine_out[7] (net)
                      0.093526    0.000602    0.497836 v sine_out[7] (out)
                                              0.497836   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.497836   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297836   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000648    0.000324    0.000324 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008723    0.045200    0.170098    0.170422 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045200    0.000029    0.170451 ^ fanout59/A (sg13g2_buf_4)
     8    0.033065    0.048669    0.111164    0.281615 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048676    0.000565    0.282180 ^ _130_/B (sg13g2_nor2_1)
     2    0.008510    0.038833    0.050708    0.332888 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.038833    0.000009    0.332897 v _136_/B (sg13g2_nand2b_2)
     4    0.025988    0.063463    0.064507    0.397404 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.063463    0.000173    0.397577 ^ _277_/A (sg13g2_nor2_2)
     1    0.054311    0.097266    0.112050    0.509627 v _277_/Y (sg13g2_nor2_2)
                                                         sine_out[5] (net)
                      0.097276    0.000826    0.510453 v sine_out[5] (out)
                                              0.510453   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.510453   data arrival time
---------------------------------------------------------------------------------------------
                                              0.310453   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000648    0.000324    0.000324 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008723    0.045200    0.170098    0.170422 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045200    0.000029    0.170451 ^ fanout59/A (sg13g2_buf_4)
     8    0.033065    0.048669    0.111164    0.281615 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048676    0.000565    0.282180 ^ _130_/B (sg13g2_nor2_1)
     2    0.008510    0.038833    0.050708    0.332888 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.038833    0.000009    0.332897 v _136_/B (sg13g2_nand2b_2)
     4    0.025988    0.063463    0.064507    0.397404 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.063463    0.000171    0.397575 ^ _276_/A (sg13g2_nor2_2)
     1    0.054442    0.097462    0.112188    0.509762 v _276_/Y (sg13g2_nor2_2)
                                                         sine_out[4] (net)
                      0.097473    0.000853    0.510615 v sine_out[4] (out)
                                              0.510615   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.510615   data arrival time
---------------------------------------------------------------------------------------------
                                              0.310615   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000648    0.000324    0.000324 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008723    0.045200    0.170098    0.170422 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045200    0.000029    0.170451 ^ fanout59/A (sg13g2_buf_4)
     8    0.033065    0.048669    0.111164    0.281615 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048676    0.000565    0.282180 ^ _130_/B (sg13g2_nor2_1)
     2    0.008510    0.038833    0.050708    0.332888 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.038833    0.000009    0.332897 v _136_/B (sg13g2_nand2b_2)
     4    0.025988    0.063463    0.064507    0.397404 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.063464    0.000195    0.397599 ^ _278_/A (sg13g2_nor2_2)
     1    0.055106    0.098458    0.112889    0.510488 v _278_/Y (sg13g2_nor2_2)
                                                         sine_out[6] (net)
                      0.098473    0.000982    0.511470 v sine_out[6] (out)
                                              0.511470   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.511470   data arrival time
---------------------------------------------------------------------------------------------
                                              0.311470   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000648    0.000324    0.000324 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008095    0.033737    0.162972    0.163296 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033737    0.000027    0.163323 v fanout59/A (sg13g2_buf_4)
     8    0.032707    0.038643    0.091498    0.254821 v fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.038652    0.000575    0.255395 v _143_/A (sg13g2_nor2_2)
     2    0.013370    0.071276    0.083312    0.338707 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.071276    0.000021    0.338728 ^ _144_/B (sg13g2_nand2_2)
     2    0.012327    0.051287    0.076438    0.415166 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.051287    0.000052    0.415219 v _145_/B (sg13g2_nand2_2)
     1    0.053640    0.120980    0.117645    0.532864 ^ _145_/Y (sg13g2_nand2_2)
                                                         sine_out[14] (net)
                      0.120986    0.000687    0.533551 ^ sine_out[14] (out)
                                              0.533551   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.533551   data arrival time
---------------------------------------------------------------------------------------------
                                              0.333551   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000648    0.000324    0.000324 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008095    0.033737    0.162972    0.163296 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033737    0.000027    0.163323 v fanout59/A (sg13g2_buf_4)
     8    0.032707    0.038643    0.091498    0.254821 v fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.038652    0.000575    0.255395 v _143_/A (sg13g2_nor2_2)
     2    0.013370    0.071276    0.083312    0.338707 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.071276    0.000053    0.338760 ^ _147_/A (sg13g2_nand2_2)
     2    0.013842    0.058364    0.073934    0.412693 v _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.058364    0.000130    0.412823 v _149_/B (sg13g2_nand2_2)
     1    0.053822    0.121965    0.121825    0.534648 ^ _149_/Y (sg13g2_nand2_2)
                                                         sine_out[15] (net)
                      0.121972    0.000726    0.535374 ^ sine_out[15] (out)
                                              0.535374   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.535374   data arrival time
---------------------------------------------------------------------------------------------
                                              0.335374   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001196    0.000598    0.000598 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.004161    0.029290    0.157118    0.157716 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.029290    0.000004    0.157720 ^ fanout72/A (sg13g2_buf_4)
     8    0.037663    0.052546    0.106492    0.264212 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.052546    0.000119    0.264331 ^ _126_/A (sg13g2_inv_2)
     3    0.014336    0.032692    0.044102    0.308433 v _126_/Y (sg13g2_inv_2)
                                                         _099_ (net)
                      0.032692    0.000053    0.308486 v _161_/B (sg13g2_nand2_2)
     3    0.021907    0.054973    0.060497    0.368982 ^ _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.054973    0.000018    0.369000 ^ _280_/A2 (sg13g2_a21oi_2)
     1    0.052777    0.109855    0.167340    0.536340 v _280_/Y (sg13g2_a21oi_2)
                                                         sine_out[9] (net)
                      0.109856    0.000512    0.536853 v sine_out[9] (out)
                                              0.536853   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.536853   data arrival time
---------------------------------------------------------------------------------------------
                                              0.336853   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001166    0.000583    0.000583 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003691    0.022215    0.152463    0.153046 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022215    0.000002    0.153048 v fanout77/A (sg13g2_buf_4)
     7    0.040710    0.044346    0.091636    0.244684 v fanout77/X (sg13g2_buf_4)
                                                         net77 (net)
                      0.044346    0.000150    0.244834 v _128_/A (sg13g2_inv_4)
     5    0.023590    0.034594    0.040153    0.284987 ^ _128_/Y (sg13g2_inv_4)
                                                         DPATH.SUM.ha_0.S (net)
                      0.034596    0.000211    0.285198 ^ _138_/A (sg13g2_nor2_2)
     2    0.012416    0.031795    0.044316    0.329514 v _138_/Y (sg13g2_nor2_2)
                                                         _108_ (net)
                      0.031795    0.000037    0.329551 v _139_/A2 (sg13g2_a21oi_2)
     1    0.052294    0.175720    0.206964    0.536515 ^ _139_/Y (sg13g2_a21oi_2)
                                                         sine_out[13] (net)
                      0.175721    0.000416    0.536930 ^ sine_out[13] (out)
                                              0.536930   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.536930   data arrival time
---------------------------------------------------------------------------------------------
                                              0.336930   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000664    0.000332    0.000332 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.007359    0.040092    0.166145    0.166477 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.040092    0.000022    0.166498 ^ fanout63/A (sg13g2_buf_4)
     6    0.025349    0.041476    0.102278    0.268777 ^ fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.041476    0.000105    0.268882 ^ fanout62/A (sg13g2_buf_4)
     8    0.032820    0.048343    0.109143    0.378025 ^ fanout62/X (sg13g2_buf_4)
                                                         net62 (net)
                      0.048343    0.000121    0.378146 ^ _157_/A1 (sg13g2_a21oi_2)
     1    0.053190    0.091734    0.162434    0.540580 v _157_/Y (sg13g2_a21oi_2)
                                                         sine_out[18] (net)
                      0.091765    0.000596    0.541176 v sine_out[18] (out)
                                              0.541176   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.541176   data arrival time
---------------------------------------------------------------------------------------------
                                              0.341176   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000648    0.000324    0.000324 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008723    0.045200    0.170098    0.170422 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045200    0.000029    0.170451 ^ fanout59/A (sg13g2_buf_4)
     8    0.033065    0.048669    0.111164    0.281615 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048675    0.000534    0.282149 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.053614    0.308653    0.267188    0.549337 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.308655    0.000668    0.550004 v sine_out[1] (out)
                                              0.550004   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.550004   data arrival time
---------------------------------------------------------------------------------------------
                                              0.350004   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000664    0.000332    0.000332 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006986    0.030575    0.160271    0.160603 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030575    0.000021    0.160623 v fanout63/A (sg13g2_buf_4)
     6    0.024793    0.032852    0.084679    0.245302 v fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.032852    0.000100    0.245402 v _150_/A (sg13g2_and2_2)
     3    0.018547    0.042304    0.101289    0.346691 v _150_/X (sg13g2_and2_2)
                                                         _116_ (net)
                      0.042304    0.000049    0.346740 v _165_/A1 (sg13g2_a21oi_2)
     1    0.052902    0.171715    0.205707    0.552447 ^ _165_/Y (sg13g2_a21oi_2)
                                                         sine_out[22] (net)
                      0.171718    0.000538    0.552985 ^ sine_out[22] (out)
                                              0.552985   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.552985   data arrival time
---------------------------------------------------------------------------------------------
                                              0.352985   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000664    0.000332    0.000332 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006986    0.030575    0.160271    0.160603 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030575    0.000021    0.160623 v fanout63/A (sg13g2_buf_4)
     6    0.024793    0.032852    0.084679    0.245302 v fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.032852    0.000100    0.245402 v _150_/A (sg13g2_and2_2)
     3    0.018547    0.042304    0.101289    0.346691 v _150_/X (sg13g2_and2_2)
                                                         _116_ (net)
                      0.042304    0.000028    0.346719 v _164_/A1 (sg13g2_a21oi_2)
     1    0.053573    0.173734    0.207563    0.554282 ^ _164_/Y (sg13g2_a21oi_2)
                                                         sine_out[21] (net)
                      0.173738    0.000674    0.554957 ^ sine_out[21] (out)
                                              0.554957   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.554957   data arrival time
---------------------------------------------------------------------------------------------
                                              0.354957   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000812    0.000406    0.000406 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.009534    0.048264    0.172534    0.172940 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048264    0.000013    0.172954 ^ fanout68/A (sg13g2_buf_4)
     6    0.027214    0.043417    0.108170    0.281124 ^ fanout68/X (sg13g2_buf_4)
                                                         net68 (net)
                      0.043418    0.000243    0.281367 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.055269    0.319691    0.284030    0.565397 v _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.319695    0.001013    0.566410 v sine_out[32] (out)
                                              0.566410   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.566410   data arrival time
---------------------------------------------------------------------------------------------
                                              0.366410   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000648    0.000324    0.000324 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008095    0.033737    0.162972    0.163296 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033737    0.000026    0.163322 v fanout58/A (sg13g2_buf_4)
     7    0.038494    0.042926    0.095705    0.259027 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042926    0.000130    0.259157 v fanout57/A (sg13g2_buf_1)
     4    0.017230    0.061753    0.103210    0.362368 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.061753    0.000007    0.362375 v fanout56/A (sg13g2_buf_4)
     8    0.044668    0.048173    0.113627    0.476002 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.048173    0.000135    0.476136 v _172_/A (sg13g2_nand2_2)
     1    0.053084    0.116189    0.111345    0.587481 ^ _172_/Y (sg13g2_nand2_2)
                                                         sine_out[25] (net)
                      0.116193    0.000573    0.588054 ^ sine_out[25] (out)
                                              0.588054   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.588054   data arrival time
---------------------------------------------------------------------------------------------
                                              0.388054   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000648    0.000324    0.000324 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008095    0.033737    0.162972    0.163296 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033737    0.000026    0.163322 v fanout58/A (sg13g2_buf_4)
     7    0.038494    0.042926    0.095705    0.259027 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042926    0.000130    0.259157 v fanout57/A (sg13g2_buf_1)
     4    0.017230    0.061753    0.103210    0.362368 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.061753    0.000007    0.362375 v fanout56/A (sg13g2_buf_4)
     8    0.044668    0.048173    0.113627    0.476002 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.048173    0.000140    0.476142 v _170_/A (sg13g2_nand2_2)
     1    0.053179    0.116378    0.111466    0.587609 ^ _170_/Y (sg13g2_nand2_2)
                                                         sine_out[24] (net)
                      0.116382    0.000592    0.588200 ^ sine_out[24] (out)
                                              0.588200   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.588200   data arrival time
---------------------------------------------------------------------------------------------
                                              0.388200   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000664    0.000332    0.000332 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006986    0.030575    0.160271    0.160603 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030575    0.000021    0.160623 v fanout63/A (sg13g2_buf_4)
     6    0.024793    0.032852    0.084679    0.245302 v fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.032852    0.000102    0.245404 v fanout62/A (sg13g2_buf_4)
     8    0.032810    0.038676    0.091342    0.336746 v fanout62/X (sg13g2_buf_4)
                                                         net62 (net)
                      0.038676    0.000047    0.336793 v _181_/A (sg13g2_and2_2)
     4    0.019274    0.043501    0.105181    0.441973 v _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.043501    0.000015    0.441988 v _184_/B1 (sg13g2_a21oi_2)
     1    0.053143    0.172224    0.152203    0.594191 ^ _184_/Y (sg13g2_a21oi_2)
                                                         sine_out[29] (net)
                      0.172227    0.000575    0.594766 ^ sine_out[29] (out)
                                              0.594766   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.594766   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394766   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000664    0.000332    0.000332 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006986    0.030575    0.160271    0.160603 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030575    0.000021    0.160623 v fanout63/A (sg13g2_buf_4)
     6    0.024793    0.032852    0.084679    0.245302 v fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.032852    0.000102    0.245404 v fanout62/A (sg13g2_buf_4)
     8    0.032810    0.038676    0.091342    0.336746 v fanout62/X (sg13g2_buf_4)
                                                         net62 (net)
                      0.038676    0.000047    0.336793 v _181_/A (sg13g2_and2_2)
     4    0.019274    0.043501    0.105181    0.441973 v _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.043501    0.000075    0.442048 v _186_/B1 (sg13g2_a21oi_2)
     1    0.054837    0.177328    0.155581    0.597628 ^ _186_/Y (sg13g2_a21oi_2)
                                                         sine_out[30] (net)
                      0.177335    0.000924    0.598553 ^ sine_out[30] (out)
                                              0.598553   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.598553   data arrival time
---------------------------------------------------------------------------------------------
                                              0.398553   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000648    0.000324    0.000324 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008723    0.045200    0.170098    0.170422 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045200    0.000029    0.170451 ^ fanout59/A (sg13g2_buf_4)
     8    0.033065    0.048669    0.111164    0.281615 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048676    0.000566    0.282181 ^ _131_/B (sg13g2_or2_1)
     6    0.036304    0.152263    0.167083    0.449264 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.152263    0.000137    0.449401 ^ _283_/B1 (sg13g2_a21oi_2)
     1    0.052518    0.109467    0.151389    0.600790 v _283_/Y (sg13g2_a21oi_2)
                                                         sine_out[11] (net)
                      0.109467    0.000460    0.601250 v sine_out[11] (out)
                                              0.601250   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.601250   data arrival time
---------------------------------------------------------------------------------------------
                                              0.401250   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000648    0.000324    0.000324 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008723    0.045200    0.170098    0.170422 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045200    0.000029    0.170451 ^ fanout59/A (sg13g2_buf_4)
     8    0.033065    0.048669    0.111164    0.281615 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048676    0.000566    0.282181 ^ _131_/B (sg13g2_or2_1)
     6    0.036304    0.152263    0.167083    0.449264 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.152263    0.000066    0.449330 ^ _282_/B1 (sg13g2_a21oi_2)
     1    0.052766    0.109838    0.151693    0.601023 v _282_/Y (sg13g2_a21oi_2)
                                                         sine_out[10] (net)
                      0.109839    0.000510    0.601533 v sine_out[10] (out)
                                              0.601533   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.601533   data arrival time
---------------------------------------------------------------------------------------------
                                              0.401533   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000664    0.000332    0.000332 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.007359    0.040092    0.166145    0.166477 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.040092    0.000022    0.166498 ^ fanout63/A (sg13g2_buf_4)
     6    0.025349    0.041476    0.102278    0.268777 ^ fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.041476    0.000105    0.268882 ^ fanout62/A (sg13g2_buf_4)
     8    0.032820    0.048343    0.109143    0.378025 ^ fanout62/X (sg13g2_buf_4)
                                                         net62 (net)
                      0.048343    0.000118    0.378143 ^ _176_/A1 (sg13g2_o21ai_1)
     1    0.052774    0.305471    0.276323    0.654466 v _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.305472    0.000510    0.654977 v sine_out[27] (out)
                                              0.654977   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.654977   data arrival time
---------------------------------------------------------------------------------------------
                                              0.454977   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000664    0.000332    0.000332 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006986    0.030575    0.160271    0.160603 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030575    0.000021    0.160623 v fanout63/A (sg13g2_buf_4)
     6    0.024793    0.032852    0.084679    0.245302 v fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.032852    0.000102    0.245404 v fanout62/A (sg13g2_buf_4)
     8    0.032810    0.038676    0.091342    0.336746 v fanout62/X (sg13g2_buf_4)
                                                         net62 (net)
                      0.038676    0.000047    0.336793 v _181_/A (sg13g2_and2_2)
     4    0.019274    0.043501    0.105181    0.441973 v _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.043501    0.000060    0.442033 v _187_/B1 (sg13g2_o21ai_1)
     1    0.054406    0.269191    0.221381    0.663414 ^ _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.269195    0.000836    0.664250 ^ sine_out[31] (out)
                                              0.664250   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.664250   data arrival time
---------------------------------------------------------------------------------------------
                                              0.464250   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001196    0.000598    0.000598 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003847    0.022662    0.152859    0.153457 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.022662    0.000004    0.153461 v fanout72/A (sg13g2_buf_4)
     8    0.036179    0.040941    0.088714    0.242174 v fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.040941    0.000123    0.242297 v _240_/A (sg13g2_nand2_1)
     3    0.010537    0.054431    0.058669    0.300966 ^ _240_/Y (sg13g2_nand2_1)
                                                         _065_ (net)
                      0.054431    0.000021    0.300986 ^ _241_/B (sg13g2_nand2_1)
     1    0.003178    0.034349    0.055979    0.356965 v _241_/Y (sg13g2_nand2_1)
                                                         _066_ (net)
                      0.034349    0.000003    0.356969 v _242_/C (sg13g2_nand3_1)
     1    0.003851    0.034024    0.046069    0.403037 ^ _242_/Y (sg13g2_nand3_1)
                                                         _067_ (net)
                      0.034024    0.000009    0.403046 ^ _256_/B1 (sg13g2_a22oi_1)
     1    0.056236    0.323046    0.272460    0.675506 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.323053    0.001209    0.676716 v sine_out[0] (out)
                                              0.676716   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.676716   data arrival time
---------------------------------------------------------------------------------------------
                                              0.476716   slack (MET)



