#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Jan 14 11:05:35 2016
# Process ID: 15105
# Current directory: /home/mike/Documents/osiris-hdl
# Command line: vivado
# Log file: /home/mike/Documents/osiris-hdl/vivado.log
# Journal file: /home/mike/Documents/osiris-hdl/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.ip_user_files'.
WARNING: [filemgmt 56-3] IPStaticSourceDir: Could not find the directory '/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.ip_user_files/ipstatic'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mike/Documents/osiris-hdl/hdl/rgb2dvi_v1_2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 5783.668 ; gain = 109.621 ; free physical = 3819 ; free virtual = 5938
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.2 - rgb2dvi_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Successfully read diagram <zybo_dvi_output> from BD file </home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd>
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/rgb2dvi_0/vid_pData
/rgb2dvi_0/vid_pVDE
/rgb2dvi_0/vid_pHSync
/rgb2dvi_0/vid_pVSync

Verilog Output written to : /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.v
Verilog Output written to : /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_dvi_output_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output.hwh
Generated Block Design Tcl file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output_bd.tcl
Generated Hardware Definition File /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.hwdef
[Thu Jan 14 11:06:32 2016] Launched synth_1...
Run output will be captured here: /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/synth_1/runme.log
[Thu Jan 14 11:06:32 2016] Launched impl_1...
Run output will be captured here: /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/runme.log
open_bd_design {/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd}
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.2 - rgb2dvi_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Successfully read diagram <zybo_dvi_output> from BD file </home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd>
delete_bd_objs [get_bd_nets clk_1]
delete_bd_objs [get_bd_ports clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.2 clk_wiz_0
endgroup
startgroup
create_bd_port -dir I -type clk clk
connect_bd_net [get_bd_pins /clk_wiz_0/clk_in1] [get_bd_ports clk]
set_property CONFIG.FREQ_HZ 100000000 [get_bd_ports clk]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property CONFIG.FREQ_HZ 100000000 [get_bd_ports clk]'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins /clk_wiz_0/clk_in1] [get_bd_ports clk]'
INFO: [Common 17-17] undo 'create_bd_port -dir I -type clk clk'
INFO: [Common 17-17] undo 'startgroup'
startgroup
create_bd_port -dir I -type clk clk_in1
connect_bd_net [get_bd_pins /clk_wiz_0/clk_in1] [get_bd_ports clk_in1]
set_property CONFIG.FREQ_HZ 125000000 [get_bd_ports clk_in1]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property CONFIG.FREQ_HZ 125000000 [get_bd_ports clk_in1]'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins /clk_wiz_0/clk_in1] [get_bd_ports clk_in1]'
INFO: [Common 17-17] undo 'create_bd_port -dir I -type clk clk_in1'
INFO: [Common 17-17] undo 'startgroup'
startgroup
create_bd_port -dir I -type clk clk
connect_bd_net [get_bd_pins /clk_wiz_0/clk_in1] [get_bd_ports clk]
set_property CONFIG.FREQ_HZ 125000000 [get_bd_ports clk]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins rgb2dvi_0/PixelClk]
startgroup
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} CONFIG.CLKOUT1_JITTER {137.681} CONFIG.CLKOUT1_PHASE_ERROR {105.461}] [get_bd_cells clk_wiz_0]
endgroup
delete_bd_objs [get_bd_nets clk_1] [get_bd_ports clk]
startgroup
create_bd_port -dir I -type clk clk
connect_bd_net [get_bd_pins /clk_wiz_0/clk_in1] [get_bd_ports clk]
set_property CONFIG.FREQ_HZ 125000000 [get_bd_ports clk]
endgroup
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC PROPAGATED] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.CLKIN1_JITTER_PS {100.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_CLKIN1_PERIOD {10.0} CONFIG.CLKOUT1_JITTER {137.681} CONFIG.CLKOUT1_PHASE_ERROR {105.461}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : </home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/rgb2dvi_0/vid_pData
/rgb2dvi_0/vid_pVDE
/rgb2dvi_0/vid_pHSync
/rgb2dvi_0/vid_pVSync

Verilog Output written to : /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.v
Verilog Output written to : /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output_wrapper.v
Wrote  : </home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output.hwh
Generated Block Design Tcl file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output_bd.tcl
Generated Hardware Definition File /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.hwdef
[Thu Jan 14 11:17:18 2016] Launched synth_1...
Run output will be captured here: /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/synth_1/runme.log
[Thu Jan 14 11:17:18 2016] Launched impl_1...
Run output will be captured here: /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/runme.log
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {7} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7} CONFIG.CLKOUT1_JITTER {125.031} CONFIG.CLKOUT1_PHASE_ERROR {104.065}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : </home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/rgb2dvi_0/vid_pData
/rgb2dvi_0/vid_pVDE
/rgb2dvi_0/vid_pHSync
/rgb2dvi_0/vid_pVSync

Verilog Output written to : /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.v
Verilog Output written to : /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output_wrapper.v
Wrote  : </home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output.hwh
Generated Block Design Tcl file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output_bd.tcl
Generated Hardware Definition File /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.hwdef
[Thu Jan 14 11:24:40 2016] Launched synth_1...
Run output will be captured here: /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/synth_1/runme.log
[Thu Jan 14 11:24:40 2016] Launched impl_1...
Run output will be captured here: /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/runme.log
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {40} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {8} CONFIG.MMCM_CLKOUT0_DIVIDE_F {25} CONFIG.CLKOUT1_JITTER {150.675} CONFIG.CLKOUT1_PHASE_ERROR {96.948}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : </home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/rgb2dvi_0/vid_pData
/rgb2dvi_0/vid_pVDE
/rgb2dvi_0/vid_pHSync
/rgb2dvi_0/vid_pVSync

Verilog Output written to : /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.v
Verilog Output written to : /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output_wrapper.v
Wrote  : </home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output.hwh
Generated Block Design Tcl file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output_bd.tcl
Generated Hardware Definition File /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.hwdef
[Thu Jan 14 11:27:25 2016] Launched synth_1...
Run output will be captured here: /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/synth_1/runme.log
[Thu Jan 14 11:27:25 2016] Launched impl_1...
Run output will be captured here: /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/runme.log
startgroup
set_property -dict [list CONFIG.kClkRange {2}] [get_bd_cells rgb2dvi_0]
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
endgroup
save_bd_design
Wrote  : </home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/rgb2dvi_0/vid_pData
/rgb2dvi_0/vid_pVDE
/rgb2dvi_0/vid_pHSync
/rgb2dvi_0/vid_pVSync

Verilog Output written to : /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.v
Verilog Output written to : /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output_wrapper.v
Wrote  : </home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output.hwh
Generated Block Design Tcl file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output_bd.tcl
Generated Hardware Definition File /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.hwdef
[Thu Jan 14 11:29:54 2016] Launched synth_1...
Run output will be captured here: /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/synth_1/runme.log
[Thu Jan 14 11:29:54 2016] Launched impl_1...
Run output will be captured here: /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/runme.log
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {7} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7} CONFIG.CLKOUT1_JITTER {125.031} CONFIG.CLKOUT1_PHASE_ERROR {104.065}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.kClkRange {1}] [get_bd_cells rgb2dvi_0]
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
endgroup
save_bd_design
Wrote  : </home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/rgb2dvi_0/vid_pData
/rgb2dvi_0/vid_pVDE
/rgb2dvi_0/vid_pHSync
/rgb2dvi_0/vid_pVSync

Verilog Output written to : /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.v
Verilog Output written to : /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output_wrapper.v
Wrote  : </home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output.hwh
Generated Block Design Tcl file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output_bd.tcl
Generated Hardware Definition File /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.hwdef
[Thu Jan 14 11:37:08 2016] Launched synth_1...
Run output will be captured here: /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/synth_1/runme.log
[Thu Jan 14 11:37:08 2016] Launched impl_1...
Run output will be captured here: /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/runme.log
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {36} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} CONFIG.CLKOUT1_JITTER {237.312} CONFIG.CLKOUT1_PHASE_ERROR {249.865}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : </home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/rgb2dvi_0/vid_pData
/rgb2dvi_0/vid_pVDE
/rgb2dvi_0/vid_pHSync
/rgb2dvi_0/vid_pVSync

Verilog Output written to : /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.v
Verilog Output written to : /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output_wrapper.v
Wrote  : </home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output.hwh
Generated Block Design Tcl file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output_bd.tcl
Generated Hardware Definition File /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.hwdef
[Thu Jan 14 12:00:00 2016] Launched synth_1...
Run output will be captured here: /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/synth_1/runme.log
[Thu Jan 14 12:00:00 2016] Launched impl_1...
Run output will be captured here: /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/runme.log
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {250} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {8} CONFIG.MMCM_CLKOUT0_DIVIDE_F {4} CONFIG.CLKOUT1_JITTER {104.759} CONFIG.CLKOUT1_PHASE_ERROR {96.948}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : </home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/rgb2dvi_0/vid_pData
/rgb2dvi_0/vid_pVDE
/rgb2dvi_0/vid_pHSync
/rgb2dvi_0/vid_pVSync

Verilog Output written to : /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.v
Verilog Output written to : /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output_wrapper.v
Wrote  : </home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output.hwh
Generated Block Design Tcl file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output_bd.tcl
Generated Hardware Definition File /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.hwdef
[Thu Jan 14 12:03:26 2016] Launched synth_1...
Run output will be captured here: /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/synth_1/runme.log
[Thu Jan 14 12:03:26 2016] Launched impl_1...
Run output will be captured here: /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/runme.log
startgroup
set_property -dict [list CONFIG.kGenerateSerialClk {false}] [get_bd_cells rgb2dvi_0]
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {40} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {25} CONFIG.CLKOUT1_JITTER {150.675}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : </home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT1_DIVIDE {5} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {109.241} CONFIG.CLKOUT2_PHASE_ERROR {96.948}] [get_bd_cells clk_wiz_0]
endgroup
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins rgb2dvi_0/SerialClk]
save_bd_design
Wrote  : </home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/rgb2dvi_0/vid_pData
/rgb2dvi_0/vid_pVDE
/rgb2dvi_0/vid_pHSync
/rgb2dvi_0/vid_pVSync

Verilog Output written to : /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.v
Verilog Output written to : /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output_wrapper.v
Wrote  : </home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output.hwh
Generated Block Design Tcl file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output_bd.tcl
Generated Hardware Definition File /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.hwdef
[Thu Jan 14 12:20:55 2016] Launched synth_1...
Run output will be captured here: /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/synth_1/runme.log
[Thu Jan 14 12:20:55 2016] Launched impl_1...
Run output will be captured here: /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 18 2015-09:53:32
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279772162A
set_property PROGRAM.FILE {/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
open_bd_design {/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd}
