#ifndef _OB39R32T1_H_
#define _OB39R32T1_H_

sfr P0          = 0x80;
sfr P1          = 0x90;
sfr P2          = 0xA0;
sfr P3          = 0xB0;
sfr PSW         = 0xD0;
sfr ACC         = 0xE0;
sfr B           = 0xF0;
sfr SP          = 0x81;
sfr DPL         = 0x82;
sfr DPH         = 0x83;
sfr DPL1        = 0x84;
sfr DPH1        = 0x85;
sfr RCON        = 0x86;
sfr PCON        = 0x87;
sfr CKCON       = 0x8E;
sfr IFCON       = 0x8F;
sfr AUX         = 0X91;
sfr RSTS        = 0xA1;
sfr LVC         = 0xE6;
sfr SWRES       = 0xE7;
sfr TAKEY       = 0xF7;
sfr IP0         = 0xA9;
sfr IP1         = 0xB9;
sfr IE          = 0xA8;
sfr IEN0        = 0xA8;
sfr IEN1        = 0xB8;
sfr IEN2        = 0x9A;
sfr IRCON       = 0xC0;
sfr IRCON2      = 0x97;
//---------KBI---------------------
sfr KBLS        = 0xF1;
sfr KBE         = 0xF2;
sfr KBF         = 0xF3;
sfr KBD         = 0xF4;
//---------GPIO Type ----------------
sfr P0M0        = 0xD2;
sfr P0M1        = 0xD3;
sfr P1M0        = 0xD4;
sfr P1M1        = 0xD5;
sfr P2M0        = 0xD6;
sfr P2M1        = 0xD7;
sfr P3M0        = 0xDA;
sfr P3M1        = 0xDB;
//---------Timer---------------------
sfr TCON0       = 0x88;
sfr TCON1       = 0xD8;
sfr T2CON       = 0xC8;
sfr TMOD        = 0x89;
sfr TL0         = 0x8A;
sfr TL1         = 0x8B;
sfr TH0         = 0x8C;
sfr TH1         = 0x8D;
sfr TH2         = 0xCD;
sfr TL2         = 0xCC;
sfr T3MOD       = 0x92;
sfr TH3         = 0x95;
sfr TL3         = 0x94;
sfr PFCON       = 0xD9;
sfr ENHIT       = 0xE5;
sfr INTDEG      = 0xEE;
sfr16 T2       = 0xCC;
//----------CCU----------------------
sfr CCEN        = 0xC1;
sfr CCEN2       = 0xD1;
sfr CCCON       = 0xC9;
sfr CRCL        = 0xCA;
sfr CRCH        = 0xCB;
sfr CCL1        = 0xC2;
sfr CCH1        = 0xC3;
sfr CCL2        = 0xC4;
sfr CCH2        = 0xC5;
sfr CCL3        = 0xC6;
sfr CCH3        = 0xC7;
sfr16 CRC       = 0xCA;
sfr16 CC1       = 0xC2;
sfr16 CC2       = 0xC4;
sfr16 CC3       = 0xC6;
//----------PWM----------------------
sfr PWMC        = 0xB5;
sfr PWMMDL      = 0xCE;
sfr PWMMDH      = 0xCF;
sfr PWMD0L      = 0xBC;
sfr PWMD0H      = 0xBD;
sfr PWMD1L      = 0xBE;
sfr PWMD1H      = 0xBF;
sfr PWMD2L      = 0xB1;
sfr PWMD2H      = 0xB2;
sfr PWMD3L      = 0xB3;
sfr PWMD3H      = 0xB4;
sfr16 PWMMD     = 0xCE;
sfr16 PWMD0     = 0xBC;
sfr16 PWMD1     = 0xBE;
sfr16 PWMD2     = 0xB1;
sfr16 PWMD3     = 0xB3;
//----------WDT----------------------
sfr WDTRC       = 0xB6;
sfr WDTIC       = 0xFF;
sfr WDTK        = 0xB7;
//----------ISP----------------------
sfr ISPFAH      = 0xE1;
sfr ISPFAL      = 0xE2;
sfr ISPFD       = 0xE3;
sfr ISPFC       = 0xE4;
//----------ADC---------------------
sfr ADCC1       = 0xAB;
sfr ADCC2       = 0xAC;
sfr ADCDH       = 0xAD;
sfr ADCDL       = 0xAE;
sfr ADCCS       = 0xAF;
sfr ADCSH       = 0xEF;
//------------UART-------------------------
sfr S0CON       = 0x98;
sfr S0BUF       = 0x99;
sfr S0RELL      = 0xAA;
sfr S0RELH      = 0xBA;

sfr S1CON       = 0xDC;
sfr S1BUF       = 0xDD;
sfr S1RELL      = 0xDE;
sfr S1RELH      = 0xDF;
//-------------IIC----------------------
sfr IICS        = 0xF8;
sfr IICCTL      = 0xF9;
sfr IICA1       = 0xFA;
sfr IICA2       = 0xFB;
sfr IICRWD      = 0xFC;
sfr IICEBT      = 0xFD;

sfr IIC0S       = 0xF8;
sfr IIC0CTL     = 0xF9;
sfr IIC0A1      = 0xFA;
sfr IIC0A2      = 0xFB;
sfr IIC0RWD     = 0xFC;
sfr IIC0EBT     = 0xFD;

sfr IIC1S       = 0xE8;
sfr IIC1CTL     = 0xE9;
sfr IIC1A1      = 0xEA;
sfr IIC1A2      = 0xEB;
sfr IIC1RWD     = 0xEC;
sfr IIC1EBT     = 0xED;
//----------Touch-------------------
sfr TKEN        = 0x93;
sfr TKCON       = 0x9B;
sfr TKRUNTIME   = 0x9C;
sfr TKCHN       = 0x9D;
sfr TKCDL       = 0x9E;
sfr TKCDH       = 0x9F;
sfr TKSTATUS    = 0xBB;
sfr TKSW        = 0xFE;
sfr16 TKCD      = 0x9E;
//---------Xdata -----------
//---------ADC---------------
#define ADCCAL (*((unsigned char volatile xdata*)0xFFFF))
//---------LED---------------
#define COMEN  (*((unsigned char volatile xdata*)0xFF1C))
#define SEGEN0 (*((unsigned char volatile xdata*)0xFF1D))
#define SEGEN1 (*((unsigned char volatile xdata*)0xFF1E))
#define LEDCON (*((unsigned char volatile xdata*)0xFF1F))
#define LEDCLK (*((unsigned char volatile xdata*)0xFF20))
#define COM0_A (*((unsigned int volatile xdata*)0xFF00))
#define COM1_A (*((unsigned int volatile xdata*)0xFF02))
#define COM2_A (*((unsigned int volatile xdata*)0xFF04))
#define COM3_A (*((unsigned int volatile xdata*)0xFF06))
#define COM4_A (*((unsigned int volatile xdata*)0xFF08))
#define COM5_A (*((unsigned int volatile xdata*)0xFF0A))
#define COM6_A (*((unsigned int volatile xdata*)0xFF0C))
#define COM0_C (*((unsigned int volatile xdata*)0xFF0E))
#define COM1_C (*((unsigned int volatile xdata*)0xFF10))
#define COM2_C (*((unsigned int volatile xdata*)0xFF12))
#define COM3_C (*((unsigned int volatile xdata*)0xFF14))
#define COM4_C (*((unsigned int volatile xdata*)0xFF16))
#define COM5_C (*((unsigned int volatile xdata*)0xFF18))
#define COM6_C (*((unsigned int volatile xdata*)0xFF1A))

#define COM_A  ((unsigned int volatile xdata*)0xFF00)
#define COM_C  ((unsigned int volatile xdata*)0xFF0E)
//---------Xdata End-----------

sbit ACC0  = ACC^0;
sbit ACC1  = ACC^1;
sbit ACC2  = ACC^2;
sbit ACC3  = ACC^3;
sbit ACC4  = ACC^4;
sbit ACC5  = ACC^5;
sbit ACC6  = ACC^6;
sbit ACC7  = ACC^7;

sbit P0_0  = P0^0;
sbit P0_1  = P0^1;
sbit P0_2  = P0^2;
sbit P0_3  = P0^3;
sbit P0_4  = P0^4;
sbit P0_5  = P0^5;
sbit P0_6  = P0^6;
sbit P0_7  = P0^7;

sbit P1_0  = P1^0;
sbit P1_1  = P1^1;
sbit P1_2  = P1^2;
sbit P1_3  = P1^3;
sbit P1_4  = P1^4;
sbit P1_5  = P1^5;
sbit P1_6  = P1^6;
sbit P1_7  = P1^7;

sbit P3_0  = P3^0;
sbit P3_1  = P3^1;
sbit P3_2  = P3^2;
sbit P3_3  = P3^3;
sbit P3_4  = P3^4;
sbit P3_5  = P3^5;
sbit P3_6  = P3^6;  
sbit P3_7  = P3^7;

sbit P2_0  = P2^0;
sbit P2_1  = P2^1;
sbit P2_2  = P2^2;
sbit P2_3  = P2^3;
sbit P2_4  = P2^4;
sbit P2_5  = P2^5;
sbit P2_6  = P2^6;
sbit P2_7  = P2^7;

sbit EA    = IE^7;
sbit ET3   = IE^6;
sbit ET2   = IE^5;
sbit ES0   = IE^4;
sbit ET1   = IE^3;
sbit EX1   = IE^2;
sbit ET0   = IE^1;
sbit EX0   = IE^0;

sbit IEPWM   = IEN1^0;
sbit IEIIC1  = IEN1^1;
sbit IEADC   = IEN1^2;
sbit IEKBI   = IEN1^3;
sbit IELVI   = IEN1^4;
sbit IEIIC0  = IEN1^5;
sbit EX2     = IEN1^6;
sbit EXEN2   = IEN1^7;

//lxc add
//sbit EX3     = IEN2^2;

sbit PWMIF   = IRCON^0;
sbit IICIF1  = IRCON^1;
sbit ADCIF   = IRCON^2;
sbit KBIIF   = IRCON^3;
sbit LVIIF   = IRCON^4;
sbit IICIF0  = IRCON^5;
sbit TF2     = IRCON^6;
sbit EXF2    = IRCON^7;

sbit SM0   = S0CON^7;
sbit SM1   = S0CON^6;
sbit SM2   = S0CON^5;
sbit REN   = S0CON^4;
sbit TB8   = S0CON^3;
sbit RB8   = S0CON^2;
sbit TI    = S0CON^1;
sbit RI    = S0CON^0;

/*  TCON0  */
sbit TF1   = TCON0^7;
sbit TR1   = TCON0^6;
sbit TF0   = TCON0^5;
sbit TR0   = TCON0^4;
sbit IE1   = TCON0^3;
sbit IT1   = TCON0^2;
sbit IE0   = TCON0^1;
sbit IT0   = TCON0^0;
/*  TCON1  */
sbit TF3   = TCON1^5;
sbit TR3   = TCON1^4;
sbit IE3   = TCON1^3;
sbit IT3   = TCON1^2;
sbit IE2   = TCON1^1;
sbit IT2   = TCON1^0;

/* PSW */
sbit CY  = PSW^7;
sbit AC  = PSW^6;
sbit F0  = PSW^5;
sbit RS1 = PSW^4;
sbit RS0 = PSW^3;
sbit OV  = PSW^2;
sbit F1  = PSW^1;
sbit P   = PSW^0;
//-------------------------------------------
sbit MPIF  = IIC0S^6;
sbit LAIF  = IIC0S^5;
sbit RXIF  = IIC0S^4;
sbit TXIF  = IIC0S^3;
sbit RXAK  = IIC0S^2;
sbit TXAK  = IIC0S^1;
sbit RW    = IIC0S^0;
sbit BB    = IIC0S^0;

sbit MPIF0  = IIC0S^6;
sbit LAIF0  = IIC0S^5;
sbit RXIF0  = IIC0S^4;
sbit TXIF0  = IIC0S^3;
sbit RXAK0  = IIC0S^2;
sbit TXAK0  = IIC0S^1;
sbit RW0    = IIC0S^0;
sbit BB0    = IIC0S^0;

sbit MPIF1  = IIC1S^6;
sbit LAIF1  = IIC1S^5;
sbit RXIF1  = IIC1S^4;
sbit TXIF1  = IIC1S^3;
sbit RXAK1  = IIC1S^2;
sbit TXAK1  = IIC1S^1;
sbit RW1    = IIC1S^0;
sbit BB1    = IIC1S^0;
//---------------------------------------------
#define SEG8    P1_0
#define SEG9    P1_1
#define COM3    P1_2
#define COM2    P1_3
#define COM1    P1_4
#define COM0    P1_5
#define SEG14   P1_6
#define SEG15   P1_7

#define SEG13   P2_0
#define SEG12   P2_1
#define SEG11   P2_2
#define SEG10   P2_3
#define COM6    P2_4

#define COM4    P0_0
#define COM5    P0_1
#define SEG0    P0_0
#define SEG1    P0_1
#define SEG2    P0_2
#define SEG3    P0_3
#define SEG4    P0_4
#define SEG5    P0_5
#define SEG6    P0_6
#define SEG7    P0_7

/*  Interrupt Define    */
#define d_INT0_Vector       0   // 0003h
#define d_T0_Vector         1   // 000Bh
#define d_INT1_Vector       2   // 0013h
#define d_T1_Vector         3   // 001Bh
#define d_UART0_Vector      4   // 0023h
#define d_T2_Vector         5   // 002Bh
#define d_INT2_Vector       6   // 0033h
#define d_INT3_Vector       7   // 003Bh
#define d_PWM_Vector        8   // 0043h
#define d_IIC1_Vector       9   // 004Bh
#define d_ADC_Vector        10  // 0053h
#define d_KBI_Vector        11  // 005Bh
#define d_LVI_Vector        12  // 0063h
#define d_IIC0_Vector       13  // 006Bh
#define d_IIC_Vector        13  // 006Bh
#define d_T3_Vector         14  // 0073h
#define d_UART1_Vector      16  // 0083h
#define d_WDT_Vector        17  // 008Bh
#define d_TK_Vector         19  // 009Bh

#endif
    