// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2019 Amlogic, Inc. All rights reserved.
 */

#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/platform_device.h>
#include <linux/of_device.h>
#include <linux/amlogic/media/registers/cpu_version.h>

#include "meson_drv.h"
#include "meson_vpu_pipeline.h"

static void meson_parse_crtc_masks(struct device_node *node, struct meson_of_conf *conf)
{
	int i, ret;
	u32 crtc_masks[ENCODER_MAX];

	ret = 0;
	/*initialize encoders crtc_masks, it will replaced by dts*/
	for (i = 0; i < ENCODER_MAX; i++)
		conf->crtc_masks[i] = 1;

	ret = of_property_read_u32_array(node, "crtc_masks",
		crtc_masks, ENCODER_MAX);
	if (ret) {
		DRM_DEBUG("crtc_masks get fail!\n");
	} else {
		for (i = 0; i < ENCODER_MAX; i++)
			conf->crtc_masks[i] = crtc_masks[i];
	}
}

static void meson_parse_dma_mask(struct device *dev)
{
	int ret, vpu_dma_mask;

	ret = 0;
	vpu_dma_mask = 0;

	ret = of_property_read_u32(dev->of_node, "vpu_dma_mask", &vpu_dma_mask);
	if (!ret && vpu_dma_mask == 1) {
		ret = dma_set_mask_and_coherent(dev, DMA_BIT_MASK(64));
		if (ret)
			ret = dma_set_mask_and_coherent(dev, DMA_BIT_MASK(32));

		if (ret)
			DRM_ERROR("drm set dma mask fail\n");
	}
}

static void meson_connect_parse_config(struct drm_device *dev, struct meson_of_conf *conf)
{
	int ret;

	ret = of_property_read_string(dev->dev->of_node,
				   "pref_mode", (const char **)&conf->pref_mode);
	if (ret) {
		DRM_DEBUG("parse pref mode fail!\n");
		conf->pref_mode = NULL;
	}
}

static void meson_osd_parse_config(struct drm_device *dev, struct meson_of_conf *conf)
{
	u32 osd_afbc_mask = 0xff;
	u32 osd_force_slice = 0;
	u32 afbc_aligned_size = 0;
	int ret;

	ret = of_property_read_u32(dev->dev->of_node,
				   "osd_afbc_mask", &osd_afbc_mask);
	if (ret)
		DRM_DEBUG("parse osd afbc mask fail!\n");

	conf->osd_afbc_mask = osd_afbc_mask;

	ret = of_property_read_u32(dev->dev->of_node,
				   "force_slice", &osd_force_slice);
	if (ret)
		DRM_DEBUG("parse osd_force_slice fail!\n");

	conf->force_slice = osd_force_slice;

	ret = of_property_read_u32(dev->dev->of_node,
				   "afbc_aligned_size", &afbc_aligned_size);
	if (ret)
		DRM_DEBUG("parse afbc_aligned_size fail!\n");

	conf->afbc_aligned_size = afbc_aligned_size;
}

static void meson_parse_gfcd_config(struct drm_device *dev,
		struct meson_of_conf *conf)
{
	u8 enable;
	int ret;

	ret = of_property_read_u8(dev->dev->of_node, "gfcd_enable", &enable);
	if (ret)
		DRM_DEBUG("undefined gfcd_enable!\n");
	else
		conf->gfcd_enable = enable;

	/*
	 *S7D & S6 revA&revB use the same config file, so we need to distinguish
	 *according to chip ID and revision.
	 */
	if (is_meson_s7d_cpu()) {
		if (is_meson_rev_a()) {
			conf->gfcd_mask = BIT(GFCD_ODD_SIZE);
			if (conf->gfcd_enable)
				conf->drm_policy_mask =
					(BIT(GFCD_ODD_SIZE) | BIT(GFCD_GLOBAL_ALPHA));
		} else if (is_meson_rev_b()) {
			conf->gfcd_mask = BIT(GFCD_GLOBAL_ALPHA);
			conf->drm_policy_mask = 0;
		}
	} else if (is_meson_s6_cpu()) {
		if (is_meson_rev_a()) {
			conf->gfcd_mask = BIT(GFCD_ODD_SIZE);
			if (conf->gfcd_enable)
				conf->drm_policy_mask =
					(BIT(GFCD_ODD_SIZE) | BIT(GFCD_GLOBAL_ALPHA));
		} else if (is_meson_rev_b()) {
			conf->gfcd_mask = (BIT(GFCD_ODD_SIZE) | BIT(GFCD_GLOBAL_ALPHA));
			if (conf->gfcd_enable)
				conf->drm_policy_mask = BIT(GFCD_ODD_SIZE);
		}
	}

	DRM_DEBUG("gfcd_enable:%d gfcd_mask:%d drm_policy_mask:%lld\n",
		conf->gfcd_enable, conf->gfcd_mask, conf->drm_policy_mask);
}

static void am_meson_vpu_get_plane_crtc_mask(struct meson_drm *priv,
	char *name, u32 num, u32 *crtc_mask)
{
	struct device_node *np = priv->dev->of_node;
	int ret;

	ret = of_property_read_u32_array(np, name,
		crtc_mask, num);
	if (ret) {
		DRM_DEBUG("undefined %s!\n", name);
		return;
	}
}

static void meson_video_parse_config(struct drm_device *dev, struct meson_of_conf *conf)
{
	u32 disable_thread_en = 0;
	int ret;

	ret = of_property_read_u32(dev->dev->of_node,
				   "disable_thread_en", &disable_thread_en);
	if (ret)
		DRM_DEBUG("no disable thread enable config!\n");

	conf->disable_thread_en = disable_thread_en;
}

void meson_of_init(struct device *vpu_dev, struct drm_device *dev,
	struct meson_drm *priv)
{
	int ret;
	u32 osd_occupied_index;
	struct meson_of_conf *conf = &priv->of_conf;
	struct meson_vpu_pipeline *pipeline = priv->pipeline;

	meson_parse_crtc_masks(dev->dev->of_node, conf);

	meson_parse_dma_mask(dev->dev);

	ret = of_property_read_u8(vpu_dev->of_node,
				  "osd_ver", &pipeline->osd_version);
	if (ret)
		DRM_ERROR("osd_ver parser failed, need fix it!!\n");

	ret = of_property_read_u32(vpu_dev->of_node,
					"osd_axi_sel", &pipeline->osd_axi_sel);
	if (ret) {
		DRM_DEBUG("osd_axi_sel parser failed and set default 0\n");
		pipeline->osd_axi_sel = 0;
	}

	ret = of_property_read_u32(vpu_dev->of_node,
				"osd_occupied_index", &osd_occupied_index);
	if (!ret)
		priv->osd_occupied_index = osd_occupied_index;

	ret = of_property_read_u8(dev->dev->of_node,
				"dummyl_from_hdmitx", &priv->dummyl_from_hdmitx);

	ret = of_property_read_u32(dev->dev->of_node,
				"creat_rdma_table", &priv->creat_rdma_table);

	ret = of_property_read_u8(dev->dev->of_node,
				"remove_get_vblank_timestamp", &priv->remove_get_vblank_timestamp);

	ret = of_property_read_u32(dev->dev->of_node,
					"pxp_mode", &priv->pxp_mode);

	am_meson_vpu_get_plane_crtc_mask(priv, "crtcmask_of_osd",
		pipeline->num_osds, conf->crtcmask_osd);
	am_meson_vpu_get_plane_crtc_mask(priv, "crtcmask_of_video",
		pipeline->num_video, conf->crtcmask_video);
	/* overwrite ctrc mask of video&osd, these should be defined in xxx.dts,
	 * it is mainly suitable to the board with different configurations for
	 * the same chip.
	 */
	am_meson_vpu_get_plane_crtc_mask(priv, "overwrite_crtcmask_of_osd",
		pipeline->num_osds, conf->crtcmask_osd);
	am_meson_vpu_get_plane_crtc_mask(priv, "overwrite_crtcmask_of_video",
		pipeline->num_video, conf->crtcmask_video);

	meson_osd_parse_config(dev, conf);
	meson_video_parse_config(dev, conf);
	meson_connect_parse_config(dev, conf);
	meson_parse_gfcd_config(dev, conf);
}

