<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2024.01.04.12:22:32"
 outputDirectory="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="AGFB014R24B2E2V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PERI_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PERI_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PERI_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCS_TRANSMIT_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCS_TRANSMIT_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCS_TRANSMIT_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCS_RECEIVE_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCS_RECEIVE_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCS_RECEIVE_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="peri_clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="peri_reset" kind="reset" start="0">
   <property name="associatedClock" value="peri_clock" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="rst_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="avalon_slave" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="8" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="peri_clock" />
   <property name="associatedReset" value="peri_reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="1" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="addr" direction="input" role="address" width="1" />
   <port name="read" direction="input" role="read" width="1" />
   <port name="write" direction="input" role="write" width="1" />
   <port name="writedata" direction="input" role="writedata" width="32" />
   <port name="readdata" direction="output" role="readdata" width="32" />
  </interface>
  <interface name="hps_gmii" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="mac_tx_clk_o" direction="input" role="phy_tx_clk_o" width="1" />
   <port name="mac_rst_tx_n" direction="input" role="rst_tx_n" width="1" />
   <port name="mac_rst_rx_n" direction="input" role="rst_rx_n" width="1" />
   <port name="mac_txd" direction="input" role="phy_txd_o" width="8" />
   <port name="mac_txen" direction="input" role="phy_txen_o" width="1" />
   <port name="mac_txer" direction="input" role="phy_txer_o" width="1" />
   <port name="mac_speed" direction="input" role="phy_mac_speed_o" width="2" />
   <port name="mac_tx_clk_i" direction="output" role="phy_tx_clk_i" width="1" />
   <port name="mac_rx_clk" direction="output" role="phy_rx_clk_i" width="1" />
   <port name="mac_rxdv" direction="output" role="phy_rxdv_i" width="1" />
   <port name="mac_rxer" direction="output" role="phy_rxer_i" width="1" />
   <port name="mac_rxd" direction="output" role="phy_rxd_i" width="8" />
   <port name="mac_col" direction="output" role="phy_col_i" width="1" />
   <port name="mac_crs" direction="output" role="phy_crs_i" width="1" />
  </interface>
  <interface name="pcs_transmit_reset" kind="reset" start="1">
   <property name="associatedClock" value="" />
   <property name="associatedDirectReset" value="" />
   <property name="associatedResetSinks" value="none" />
   <property name="synchronousEdges" value="NONE" />
   <port name="pcs_rst_tx" direction="output" role="reset" width="1" />
  </interface>
  <interface name="pcs_receive_reset" kind="reset" start="1">
   <property name="associatedClock" value="" />
   <property name="associatedDirectReset" value="" />
   <property name="associatedResetSinks" value="none" />
   <property name="synchronousEdges" value="NONE" />
   <port name="pcs_rst_rx" direction="output" role="reset" width="1" />
  </interface>
  <interface name="pcs_transmit_clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="pcs_tx_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="pcs_receive_clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="pcs_rx_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="pcs_clock_enable" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="pcs_txclk_ena" direction="input" role="tx_clkena" width="1" />
   <port name="pcs_rxclk_ena" direction="input" role="rx_clkena" width="1" />
  </interface>
  <interface name="pcs_gmii" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="pcs_gmii_rx_dv" direction="input" role="gmii_rx_dv" width="1" />
   <port name="pcs_gmii_rx_d" direction="input" role="gmii_rx_d" width="8" />
   <port name="pcs_gmii_rx_err" direction="input" role="gmii_rx_err" width="1" />
   <port name="pcs_gmii_tx_en" direction="output" role="gmii_tx_en" width="1" />
   <port name="pcs_gmii_tx_d" direction="output" role="gmii_tx_d" width="8" />
   <port
       name="pcs_gmii_tx_err"
       direction="output"
       role="gmii_tx_err"
       width="1" />
  </interface>
  <interface name="pcs_mii" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="pcs_mii_rx_dv" direction="input" role="mii_rx_dv" width="1" />
   <port name="pcs_mii_rx_d" direction="input" role="mii_rx_d" width="4" />
   <port name="pcs_mii_rx_err" direction="input" role="mii_rx_err" width="1" />
   <port name="pcs_mii_col" direction="input" role="mii_col" width="1" />
   <port name="pcs_mii_crs" direction="input" role="mii_crs" width="1" />
   <port name="pcs_mii_tx_en" direction="output" role="mii_tx_en" width="1" />
   <port name="pcs_mii_tx_d" direction="output" role="mii_tx_d" width="4" />
   <port name="pcs_mii_tx_err" direction="output" role="mii_tx_err" width="1" />
  </interface>
 </perimeter>
 <entity kind="gmii_sgmii_adapter_0" version="1.0" name="gmii_sgmii_adapter_0">
  <parameter name="AUTO_PERI_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_PCS_TRANSMIT_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_PERI_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_PCS_RECEIVE_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_PCS_TRANSMIT_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_PERI_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_PCS_TRANSMIT_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_PCS_RECEIVE_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_PCS_RECEIVE_CLOCK_RESET_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/synth/gmii_sgmii_adapter_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/synth/gmii_sgmii_adapter_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/altera_gmii_to_sgmii_adapter/altera_gmii_to_sgmii_adapter_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/megafunctions/intelclkctrl/intelclkctrl_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="gmii_sgmii_adapter_0">"Generating: gmii_sgmii_adapter_0"</message>
   <message level="Info" culprit="gmii_sgmii_adapter_0">"Generating: altera_gmii_to_sgmii_adapter"</message>
   <message level="Warning"><![CDATA[add_fileset_file: Extra arguments ignored <b>-no_auto_inst_discovery</b>]]></message>
   <message level="Info" culprit="altclkctrl_inst">"Generating: altclkctrl_inst"</message>
   <message level="Info" culprit="gmii_sgmii_adapter_0">"Generating: altclkctrl_inst"</message>
   <message level="Info" culprit="gmii_sgmii_adapter_0">"Generating: gmii_sgmii_adapter_0_intelclkctrl_200_kpobney"</message>
   <message level="Info" culprit="altclkctrl_inst">Generating top-level entity gmii_sgmii_adapter_0_intelclkctrl_200_kpobney.</message>
   <message level="Info" culprit="altclkctrl_inst">Verilog entity generation was successful</message>
  </messages>
 </entity>
 <entity
   kind="altera_gmii_to_sgmii_adapter"
   version="19.2.2"
   name="altera_gmii_to_sgmii_adapter">
  <parameter name="CLOCK_ENABLE_TYPE" value="2" />
  <parameter name="DEVICE_FAMILY" value="Agilex" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/altera_gmii_to_sgmii_adapter_1922/synth/altera_gmii_to_sgmii_adapter.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/altera_gmii_to_sgmii_adapter_1922/synth/altera_gts_bin_gray.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/altera_gmii_to_sgmii_adapter_1922/synth/altera_gts_clock_gate.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/altera_gmii_to_sgmii_adapter_1922/synth/altera_gts_csr.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/altera_gmii_to_sgmii_adapter_1922/synth/altera_gts_fifomem.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/altera_gmii_to_sgmii_adapter_1922/synth/altera_gts_gray_bin.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/altera_gmii_to_sgmii_adapter_1922/synth/altera_gts_reset_blk.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/altera_gmii_to_sgmii_adapter_1922/synth/altera_gts_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/altera_gmii_to_sgmii_adapter_1922/synth/altera_gts_synchronizer_bundle.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/altera_gmii_to_sgmii_adapter_1922/synth/altera_gts_txbuffer.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/altera_gmii_to_sgmii_adapter_1922/synth/altera_gmii_to_sgmii_adapter_agilex.sdc"
       attributes="NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/altera_gmii_to_sgmii_adapter_1922/synth/altera_gmii_to_sgmii_adapter.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/altera_gmii_to_sgmii_adapter_1922/synth/altera_gts_bin_gray.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/altera_gmii_to_sgmii_adapter_1922/synth/altera_gts_clock_gate.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/altera_gmii_to_sgmii_adapter_1922/synth/altera_gts_csr.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/altera_gmii_to_sgmii_adapter_1922/synth/altera_gts_fifomem.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/altera_gmii_to_sgmii_adapter_1922/synth/altera_gts_gray_bin.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/altera_gmii_to_sgmii_adapter_1922/synth/altera_gts_reset_blk.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/altera_gmii_to_sgmii_adapter_1922/synth/altera_gts_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/altera_gmii_to_sgmii_adapter_1922/synth/altera_gts_synchronizer_bundle.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/altera_gmii_to_sgmii_adapter_1922/synth/altera_gts_txbuffer.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/altera_gmii_to_sgmii_adapter_1922/synth/altera_gmii_to_sgmii_adapter_agilex.sdc"
       attributes="NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/altera_gmii_to_sgmii_adapter/altera_gmii_to_sgmii_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/megafunctions/intelclkctrl/intelclkctrl_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="gmii_sgmii_adapter_0"
     as="altera_gmii_to_sgmii_adapter_inst" />
  <messages>
   <message level="Info" culprit="gmii_sgmii_adapter_0">"Generating: altera_gmii_to_sgmii_adapter"</message>
   <message level="Warning"><![CDATA[add_fileset_file: Extra arguments ignored <b>-no_auto_inst_discovery</b>]]></message>
   <message level="Info" culprit="altclkctrl_inst">"Generating: altclkctrl_inst"</message>
   <message level="Info" culprit="gmii_sgmii_adapter_0">"Generating: altclkctrl_inst"</message>
   <message level="Info" culprit="gmii_sgmii_adapter_0">"Generating: gmii_sgmii_adapter_0_intelclkctrl_200_kpobney"</message>
   <message level="Info" culprit="altclkctrl_inst">Generating top-level entity gmii_sgmii_adapter_0_intelclkctrl_200_kpobney.</message>
   <message level="Info" culprit="altclkctrl_inst">Verilog entity generation was successful</message>
  </messages>
 </entity>
 <entity
   kind="altera_gmii_to_sgmii_adapter_intelclkctrl"
   version="19.2.2"
   name="altclkctrl_inst">
  <parameter name="GLITCH_FREE_SWITCHOVER" value="false" />
  <parameter name="NUM_CLOCKS" value="1" />
  <parameter name="CLOCK_DIVIDER_OUTPUTS" value="1" />
  <parameter name="device_family" value="Agilex" />
  <parameter name="ENABLE_TYPE" value="2" />
  <parameter name="ENABLE" value="true" />
  <parameter name="ENABLE_REGISTER_TYPE" value="1" />
  <parameter name="CLOCK_DIVIDER" value="false" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/altera_gmii_to_sgmii_adapter_1922/synth/altclkctrl_inst.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/altera_gmii_to_sgmii_adapter_1922/synth/altclkctrl_inst.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/megafunctions/intelclkctrl/intelclkctrl_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="altera_gmii_to_sgmii_adapter" as="altclkctrl_inst" />
  <messages>
   <message level="Info" culprit="gmii_sgmii_adapter_0">"Generating: altclkctrl_inst"</message>
   <message level="Info" culprit="gmii_sgmii_adapter_0">"Generating: gmii_sgmii_adapter_0_intelclkctrl_200_kpobney"</message>
   <message level="Info" culprit="altclkctrl_inst">Generating top-level entity gmii_sgmii_adapter_0_intelclkctrl_200_kpobney.</message>
   <message level="Info" culprit="altclkctrl_inst">Verilog entity generation was successful</message>
  </messages>
 </entity>
 <entity
   kind="intelclkctrl"
   version="2.0.0"
   name="gmii_sgmii_adapter_0_intelclkctrl_200_kpobney">
  <parameter name="GLITCH_FREE_SWITCHOVER" value="false" />
  <parameter name="NUM_CLOCKS" value="1" />
  <parameter name="CLOCK_DIVIDER_OUTPUTS" value="1" />
  <parameter name="device_family" value="Agilex" />
  <parameter name="ENABLE_TYPE" value="2" />
  <parameter name="ENABLE" value="true" />
  <parameter name="ENABLE_REGISTER_TYPE" value="1" />
  <parameter name="CLOCK_DIVIDER" value="false" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/intelclkctrl_200/synth/gmii_sgmii_adapter_0_intelclkctrl_200_kpobney.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0/intelclkctrl_200/synth/gmii_sgmii_adapter_0_intelclkctrl_200_kpobney.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/megafunctions/intelclkctrl/intelclkctrl_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="altclkctrl_inst" as="altclkctrl_inst" />
  <messages>
   <message level="Info" culprit="gmii_sgmii_adapter_0">"Generating: gmii_sgmii_adapter_0_intelclkctrl_200_kpobney"</message>
   <message level="Info" culprit="altclkctrl_inst">Generating top-level entity gmii_sgmii_adapter_0_intelclkctrl_200_kpobney.</message>
   <message level="Info" culprit="altclkctrl_inst">Verilog entity generation was successful</message>
  </messages>
 </entity>
</deploy>
