
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104402                       # Number of seconds simulated
sim_ticks                                104402244198                       # Number of ticks simulated
final_tick                               634039961508                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 144140                       # Simulator instruction rate (inst/s)
host_op_rate                                   181990                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6807293                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887480                       # Number of bytes of host memory used
host_seconds                                 15336.82                       # Real time elapsed on the host
sim_insts                                  2210657070                       # Number of instructions simulated
sim_ops                                    2791153042                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3550720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1353216                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4907264                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1313152                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1313152                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        27740                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10572                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 38338                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10259                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10259                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12260                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     34009997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19616                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12961560                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                47003434                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12260                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19616                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              31877                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12577814                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12577814                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12577814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12260                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     34009997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19616                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12961560                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               59581248                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               250365095                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21411884                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17435279                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1917960                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8805721                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8137705                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2236615                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87015                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193724641                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120538808                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21411884                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10374320                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25476854                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5743087                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8455449                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11852413                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1917296                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231450691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.629724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.998383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       205973837     88.99%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2725655      1.18%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2141335      0.93%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2312021      1.00%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1951621      0.84%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1107679      0.48%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          758531      0.33%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1930405      0.83%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12549607      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231450691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.085523                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.481452                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191382296                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10836768                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25335646                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108771                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3787206                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3650057                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6541                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145470592                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51799                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3787206                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191638382                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        7150514                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2533623                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25189400                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1151554                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145256198                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1351                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        419599                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       569411                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        41608                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203257109                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676989176                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676989176                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34806403                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33853                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17773                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3603081                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13981365                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7851539                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       296402                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1682099                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144742196                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33853                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137430565                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        82999                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20252572                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41362061                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1693                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231450691                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.593779                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.298595                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    173405720     74.92%     74.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24493992     10.58%     85.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12393248      5.35%     90.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7986189      3.45%     94.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6567535      2.84%     97.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2586311      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3186424      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778905      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52367      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231450691                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961383     75.35%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145384     11.40%     86.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169081     13.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113938969     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016387      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13653273      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7805856      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137430565                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.548921                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1275848                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009284                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    507670668                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    165029313                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133615066                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138706413                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       154793                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1829765                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          695                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       141973                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          551                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3787206                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        6400485                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       282140                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144776049                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          311                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13981365                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7851539                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17773                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        218980                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12571                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          695                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148892                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065460                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2214352                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134843459                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13521116                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2587106                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21326257                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19242075                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7805141                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.538587                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133617616                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133615066                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79399716                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213713798                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.533681                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371524                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22319475                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1942244                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    227663485                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.537927                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.390921                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177876054     78.13%     78.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23322567     10.24%     88.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10842425      4.76%     93.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4818531      2.12%     95.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3659705      1.61%     96.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1543195      0.68%     97.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1531920      0.67%     98.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095666      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2973422      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    227663485                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2973422                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           369475901                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293358934                       # The number of ROB writes
system.switch_cpus0.timesIdled                2867916                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               18914404                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.503651                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.503651                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.399417                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.399417                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609709676                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184110353                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138183448                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               250365095                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22274949                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18280021                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2084423                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9351103                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8762975                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2222882                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        97662                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    199679619                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122178868                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22274949                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10985857                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26347377                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5781607                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6865914                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12079207                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2075025                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    236572085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.633715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.994261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       210224708     88.86%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1962389      0.83%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3550437      1.50%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2099988      0.89%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1722545      0.73%     92.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1538435      0.65%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          850509      0.36%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2113978      0.89%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12509096      5.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    236572085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.088970                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.488003                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       198037541                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8521174                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26269194                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        65275                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3678898                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3659677                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     149851447                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1609                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3678898                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       198331954                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         685596                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6938145                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26023028                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       914461                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     149801762                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         99820                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       527703                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    211046798                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    695213024                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    695213024                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    179261375                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        31785414                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35660                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17853                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2647312                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13934085                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7496214                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        72836                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1696404                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         148661043                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35659                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141741012                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        66505                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17623373                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36444455                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    236572085                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.599145                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.286780                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    177553265     75.05%     75.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23483453      9.93%     84.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12290672      5.20%     90.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8660742      3.66%     93.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8666646      3.66%     97.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3101304      1.31%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2365611      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       275917      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       174475      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    236572085                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          51961     13.70%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        169195     44.60%     58.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       158165     41.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119603610     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1938717      1.37%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17807      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12703786      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7477092      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141741012                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.566137                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             379321                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002676                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    520499935                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    166320315                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139321808                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142120333                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       288252                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2286107                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        89346                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3678898                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         479821                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        56105                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    148696702                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        16223                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13934085                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7496214                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17853                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         46376                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1199478                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1090924                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2290402                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140124307                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12606843                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1616705                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20083931                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19856684                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7477088                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.559680                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139321872                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139321808                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81537735                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        222078733                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.556475                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367157                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104227008                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128474165                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20222757                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35612                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2101999                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    232893187                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.551644                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.403144                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    180443585     77.48%     77.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25585231     10.99%     88.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9814961      4.21%     92.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5165886      2.22%     94.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4388347      1.88%     96.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2080857      0.89%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       984328      0.42%     98.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1542223      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2887769      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    232893187                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104227008                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128474165                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19054843                       # Number of memory references committed
system.switch_cpus1.commit.loads             11647975                       # Number of loads committed
system.switch_cpus1.commit.membars              17806                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18640296                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115659709                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2657164                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2887769                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           378702340                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          301072753                       # The number of ROB writes
system.switch_cpus1.timesIdled                2948190                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               13793010                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104227008                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128474165                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104227008                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.402113                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.402113                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.416300                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.416300                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       630053747                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194616131                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      138731384                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35612                       # number of misc regfile writes
system.l2.replacements                          38349                       # number of replacements
system.l2.tagsinuse                              4096                       # Cycle average of tags in use
system.l2.total_refs                           563772                       # Total number of references to valid blocks.
system.l2.sampled_refs                          42445                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.282413                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            12.755955                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.737569                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2291.513375                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      1.097796                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    942.535746                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            565.492851                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            281.866707                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.003114                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000180                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.559452                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000268                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.230111                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.138060                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.068815                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        69463                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        23543                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   93006                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            20525                       # number of Writeback hits
system.l2.Writeback_hits::total                 20525                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        69463                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        23543                       # number of demand (read+write) hits
system.l2.demand_hits::total                    93006                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        69463                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        23543                       # number of overall hits
system.l2.overall_hits::total                   93006                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        27740                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        10572                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 38338                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        27740                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        10572                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38338                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        27740                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        10572                       # number of overall misses
system.l2.overall_misses::total                 38338                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1545225                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   4598661158                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2389378                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1788960371                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6391556132                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1545225                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   4598661158                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2389378                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1788960371                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6391556132                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1545225                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   4598661158                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2389378                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1788960371                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6391556132                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97203                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        34115                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              131344                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        20525                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             20525                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97203                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        34115                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               131344                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97203                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        34115                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              131344                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.285382                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.309893                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.291890                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.285382                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.309893                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.291890                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.285382                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.309893                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.291890                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 154522.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165777.258760                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 149336.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 169216.834185                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 166715.951067                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 154522.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165777.258760                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 149336.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 169216.834185                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 166715.951067                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 154522.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165777.258760                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 149336.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 169216.834185                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 166715.951067                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10259                       # number of writebacks
system.l2.writebacks::total                     10259                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        27740                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        10572                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            38338                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        27740                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        10572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38338                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        27740                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        10572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38338                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       961378                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2983646216                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1456993                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1173078094                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4159142681                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       961378                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2983646216                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1456993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1173078094                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4159142681                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       961378                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2983646216                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1456993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1173078094                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4159142681                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.285382                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.309893                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.291890                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.285382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.309893                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.291890                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.285382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.309893                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.291890                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 96137.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107557.542033                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 91062.062500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 110960.848846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 108486.167275                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 96137.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107557.542033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 91062.062500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 110960.848846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108486.167275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 96137.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107557.542033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 91062.062500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 110960.848846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108486.167275                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.719445                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011860052                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849835.561243                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.719445                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015576                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876153                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11852402                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11852402                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11852402                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11852402                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11852402                       # number of overall hits
system.cpu0.icache.overall_hits::total       11852402                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1836581                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1836581                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1836581                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1836581                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1836581                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1836581                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11852413                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11852413                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11852413                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11852413                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11852413                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11852413                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 166961.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 166961.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 166961.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 166961.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 166961.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 166961.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1628225                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1628225                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1628225                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1628225                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1628225                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1628225                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162822.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 162822.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 162822.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 162822.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 162822.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 162822.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97203                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190998584                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97459                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1959.783950                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.587780                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.412220                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916359                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083641                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10413493                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10413493                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677239                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677239                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17279                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17279                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18090732                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18090732                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18090732                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18090732                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       400412                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       400412                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           73                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           73                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       400485                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        400485                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       400485                       # number of overall misses
system.cpu0.dcache.overall_misses::total       400485                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  41131335891                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  41131335891                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6106332                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6106332                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  41137442223                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  41137442223                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  41137442223                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  41137442223                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10813905                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10813905                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18491217                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18491217                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18491217                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18491217                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037028                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037028                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021658                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021658                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021658                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021658                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 102722.535516                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 102722.535516                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83648.383562                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83648.383562                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 102719.058699                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 102719.058699                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 102719.058699                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 102719.058699                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        12825                       # number of writebacks
system.cpu0.dcache.writebacks::total            12825                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303209                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303209                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           73                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           73                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303282                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303282                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303282                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303282                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97203                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97203                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97203                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97203                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97203                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97203                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9420307647                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9420307647                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9420307647                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9420307647                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9420307647                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9420307647                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008989                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008989                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005257                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005257                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005257                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005257                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 96913.754174                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96913.754174                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 96913.754174                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96913.754174                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 96913.754174                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96913.754174                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.042480                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018516904                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2204582.043290                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.042480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024107                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738850                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12079191                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12079191                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12079191                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12079191                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12079191                       # number of overall hits
system.cpu1.icache.overall_hits::total       12079191                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2690178                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2690178                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2690178                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2690178                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2690178                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2690178                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12079207                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12079207                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12079207                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12079207                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12079207                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12079207                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 168136.125000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 168136.125000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 168136.125000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 168136.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 168136.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 168136.125000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2522378                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2522378                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2522378                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2522378                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2522378                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2522378                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157648.625000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 157648.625000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 157648.625000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 157648.625000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 157648.625000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 157648.625000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34115                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164031292                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34371                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4772.374735                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.455400                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.544600                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904123                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095877                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9395048                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9395048                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7371255                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7371255                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17836                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17836                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17806                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17806                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16766303                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16766303                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16766303                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16766303                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        87682                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        87682                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        87682                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         87682                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        87682                       # number of overall misses
system.cpu1.dcache.overall_misses::total        87682                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9150564535                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9150564535                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9150564535                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9150564535                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9150564535                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9150564535                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9482730                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9482730                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7371255                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7371255                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17836                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17836                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17806                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17806                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16853985                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16853985                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16853985                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16853985                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009246                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009246                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005202                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005202                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005202                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005202                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 104360.809915                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104360.809915                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 104360.809915                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104360.809915                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 104360.809915                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104360.809915                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7700                       # number of writebacks
system.cpu1.dcache.writebacks::total             7700                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        53567                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        53567                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        53567                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        53567                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        53567                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        53567                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34115                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34115                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34115                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34115                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34115                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34115                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3416433557                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3416433557                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3416433557                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3416433557                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3416433557                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3416433557                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003598                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003598                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002024                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002024                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002024                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002024                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 100144.615477                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100144.615477                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 100144.615477                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100144.615477                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 100144.615477                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100144.615477                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
