// Seed: 1671077508
module module_0 (
    output wire id_0,
    output supply1 id_1
);
  supply1 id_3 = 1, id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input logic id_2,
    output wor id_3,
    output wire id_4,
    output wand id_5
);
  initial begin : LABEL_0
    id_5 = id_1;
  end
  module_0 modCall_1 (
      id_3,
      id_0
  );
  assign id_3 = 1;
  reg id_7 = 1;
  always id_7 <= id_2;
  reg id_8 = 1;
  assign id_7 = !id_1;
  assign id_8 = id_7;
  if (1) begin : LABEL_0
  end
  wire id_9;
  wire id_10;
  assign id_7 = id_8;
  wire id_11;
  wire id_12;
endmodule
