{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1697375472645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697375472646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 21:11:12 2023 " "Processing started: Sun Oct 15 21:11:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697375472646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1697375472646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2s -c i2s " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2s -c i2s" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1697375472646 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1697375472860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdlsrc/gen_lrclk/hdlsrc/gen_lrclk/gen_lrclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdlsrc/gen_lrclk/hdlsrc/gen_lrclk/gen_lrclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 GEN_LRCLK " "Found entity 1: GEN_LRCLK" {  } { { "../hdlsrc/GEN_LRCLK/hdlsrc/GEN_LRCLK/GEN_LRCLK.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdlsrc/GEN_LRCLK/hdlsrc/GEN_LRCLK/GEN_LRCLK.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697375472890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/auout_cs4334.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/auout_cs4334.v" { { "Info" "ISGN_ENTITY_NAME" "1 auout_cs4334 " "Found entity 1: auout_cs4334" {  } { { "../DDS_32BIT/hdlsrc/auout_cs4334.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/auout_cs4334.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697375472891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/waveformgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/waveformgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 WaveformGen " "Found entity 1: WaveformGen" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/WaveformGen.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/WaveformGen.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697375472893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Subsystem " "Found entity 1: Subsystem" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/Subsystem.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/Subsystem.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697375472895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/subfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/subfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 subFilter " "Found entity 1: subFilter" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/subFilter.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/subFilter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697375472898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/nco_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/nco_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_32 " "Found entity 1: NCO_32" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/NCO_32.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/NCO_32.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697375472900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO " "Found entity 1: NCO" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/NCO.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/NCO.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697375472902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/lookuptablegen.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/lookuptablegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 LookUpTableGen " "Found entity 1: LookUpTableGen" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/LookUpTableGen.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/LookUpTableGen.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697375472903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/lookup_table.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/lookup_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lookup_Table " "Found entity 1: Lookup_Table" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/Lookup_Table.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/Lookup_Table.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697375472906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/filtertapsystolicpreaddwvlin.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/filtertapsystolicpreaddwvlin.v" { { "Info" "ISGN_ENTITY_NAME" "1 FilterTapSystolicPreAddWvlIn " "Found entity 1: FilterTapSystolicPreAddWvlIn" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/FilterTapSystolicPreAddWvlIn.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697375472908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/filtercoef.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/filtercoef.v" { { "Info" "ISGN_ENTITY_NAME" "1 FilterCoef " "Found entity 1: FilterCoef" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/FilterCoef.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/FilterCoef.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697375472909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Filter " "Found entity 1: Filter" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/Filter.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/Filter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697375472911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/dithergen.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/dithergen.v" { { "Info" "ISGN_ENTITY_NAME" "1 DitherGen " "Found entity 1: DitherGen" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/DitherGen.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/DitherGen.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697375472913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/discrete_fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/discrete_fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Discrete_FIR_Filter " "Found entity 1: Discrete_FIR_Filter" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/Discrete_FIR_Filter.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/Discrete_FIR_Filter.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697375472914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module.v 2 2 " "Found 2 design units, including 2 entities, in source file module.v" { { "Info" "ISGN_ENTITY_NAME" "1 piso_shift_reg " "Found entity 1: piso_shift_reg" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472916 ""} { "Info" "ISGN_ENTITY_NAME" "2 bus_LSB_staff_zero " "Found entity 2: bus_LSB_staff_zero" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697375472916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/rtl_module.v 8 8 " "Found 8 design units, including 8 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/rtl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_interface " "Found entity 1: ADC_interface" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472918 ""} { "Info" "ISGN_ENTITY_NAME" "2 DAC_interface " "Found entity 2: DAC_interface" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472918 ""} { "Info" "ISGN_ENTITY_NAME" "3 shift_reg_SIPO " "Found entity 3: shift_reg_SIPO" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472918 ""} { "Info" "ISGN_ENTITY_NAME" "4 cnt_sync " "Found entity 4: cnt_sync" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472918 ""} { "Info" "ISGN_ENTITY_NAME" "5 cnt_incr " "Found entity 5: cnt_incr" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472918 ""} { "Info" "ISGN_ENTITY_NAME" "6 cnt_en_0to9 " "Found entity 6: cnt_en_0to9" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472918 ""} { "Info" "ISGN_ENTITY_NAME" "7 cnt_0to9 " "Found entity 7: cnt_0to9" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472918 ""} { "Info" "ISGN_ENTITY_NAME" "8 dec_2to4 " "Found entity 8: dec_2to4" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697375472918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/pll_mclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/pll_mclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_MCLK " "Found entity 1: pll_MCLK" {  } { { "../DDS_32BIT/hdlsrc/pll_MCLK.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/pll_MCLK.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697375472920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/pll_dac_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/pll_dac_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_DAC_ADC " "Found entity 1: pll_DAC_ADC" {  } { { "../DDS_32BIT/hdlsrc/pll_DAC_ADC.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/pll_DAC_ADC.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697375472922 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../DDS_32BIT/hdlsrc/mux.v " "Entity \"mux\" obtained from \"../DDS_32BIT/hdlsrc/mux.v\" instead of from Quartus II megafunction library" {  } { { "../DDS_32BIT/hdlsrc/mux.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1697375472924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/mux.v 2 2 " "Found 2 design units, including 2 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../DDS_32BIT/hdlsrc/mux.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472924 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2 " "Found entity 2: mux_2" {  } { { "../DDS_32BIT/hdlsrc/mux.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/mux.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697375472924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/fre_sel.v 3 3 " "Found 3 design units, including 3 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/fre_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 fre_sel " "Found entity 1: fre_sel" {  } { { "../DDS_32BIT/hdlsrc/fre_sel.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/fre_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472925 ""} { "Info" "ISGN_ENTITY_NAME" "2 fre_sel_32b " "Found entity 2: fre_sel_32b" {  } { { "../DDS_32BIT/hdlsrc/fre_sel.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/fre_sel.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472925 ""} { "Info" "ISGN_ENTITY_NAME" "3 fre_sel_audio " "Found entity 3: fre_sel_audio" {  } { { "../DDS_32BIT/hdlsrc/fre_sel.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/fre_sel.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697375472925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.bdf 1 1 " "Found 1 design units, including 1 entities, in source file i2s.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 i2s " "Found entity 1: i2s" {  } { { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375472927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697375472927 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2s " "Elaborating entity \"i2s\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1697375472987 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LRCK " "Pin \"LRCK\" is missing source" {  } { { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 360 1344 1520 376 "LRCK" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1697375472993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_2:inst5 " "Elaborating entity \"mux_2\" for hierarchy \"mux_2:inst5\"" {  } { { "i2s.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 280 1152 1280 392 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375472997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piso_shift_reg piso_shift_reg:inst " "Elaborating entity \"piso_shift_reg\" for hierarchy \"piso_shift_reg:inst\"" {  } { { "i2s.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 216 872 1064 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375472999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_sync cnt_sync:inst9 " "Elaborating entity \"cnt_sync\" for hierarchy \"cnt_sync:inst9\"" {  } { { "i2s.bdf" "inst9" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 416 248 440 496 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_MCLK pll_MCLK:inst6 " "Elaborating entity \"pll_MCLK\" for hierarchy \"pll_MCLK:inst6\"" {  } { { "i2s.bdf" "inst6" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 296 40 176 376 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_MCLK:inst6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_MCLK:inst6\|altpll:altpll_component\"" {  } { { "../DDS_32BIT/hdlsrc/pll_MCLK.v" "altpll_component" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/pll_MCLK.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_MCLK:inst6\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_MCLK:inst6\|altpll:altpll_component\"" {  } { { "../DDS_32BIT/hdlsrc/pll_MCLK.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/pll_MCLK.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697375473029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_MCLK:inst6\|altpll:altpll_component " "Instantiated megafunction \"pll_MCLK:inst6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3125 " "Parameter \"clk0_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1536 " "Parameter \"clk0_multiply_by\" = \"1536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_MCLK " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_MCLK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Fast " "Parameter \"pll_type\" = \"Fast\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473030 ""}  } { { "../DDS_32BIT/hdlsrc/pll_MCLK.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/pll_MCLK.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1697375473030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_mclk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_mclk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_MCLK_altpll " "Found entity 1: pll_MCLK_altpll" {  } { { "db/pll_mclk_altpll.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/db/pll_mclk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697375473082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697375473082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_MCLK_altpll pll_MCLK:inst6\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated " "Elaborating entity \"pll_MCLK_altpll\" for hierarchy \"pll_MCLK:inst6\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/fpga/quartus13/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GEN_LRCLK GEN_LRCLK:inst19 " "Elaborating entity \"GEN_LRCLK\" for hierarchy \"GEN_LRCLK:inst19\"" {  } { { "i2s.bdf" "inst19" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 248 248 448 360 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_LSB_staff_zero bus_LSB_staff_zero:inst14 " "Elaborating entity \"bus_LSB_staff_zero\" for hierarchy \"bus_LSB_staff_zero:inst14\"" {  } { { "i2s.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 568 856 1088 648 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_32 NCO_32:inst16 " "Elaborating entity \"NCO_32\" for hierarchy \"NCO_32:inst16\"" {  } { { "i2s.bdf" "inst16" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 536 552 792 648 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subsystem NCO_32:inst16\|Subsystem:u_Subsystem " "Elaborating entity \"Subsystem\" for hierarchy \"NCO_32:inst16\|Subsystem:u_Subsystem\"" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/NCO_32.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/NCO_32.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO NCO_32:inst16\|Subsystem:u_Subsystem\|NCO:u_NCO " "Elaborating entity \"NCO\" for hierarchy \"NCO_32:inst16\|Subsystem:u_Subsystem\|NCO:u_NCO\"" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/Subsystem.v" "u_NCO" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/Subsystem.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DitherGen NCO_32:inst16\|Subsystem:u_Subsystem\|NCO:u_NCO\|DitherGen:u_dither_inst " "Elaborating entity \"DitherGen\" for hierarchy \"NCO_32:inst16\|Subsystem:u_Subsystem\|NCO:u_NCO\|DitherGen:u_dither_inst\"" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/NCO.v" "u_dither_inst" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/NCO.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WaveformGen NCO_32:inst16\|Subsystem:u_Subsystem\|NCO:u_NCO\|WaveformGen:u_Wave_inst " "Elaborating entity \"WaveformGen\" for hierarchy \"NCO_32:inst16\|Subsystem:u_Subsystem\|NCO:u_NCO\|WaveformGen:u_Wave_inst\"" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/NCO.v" "u_Wave_inst" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/NCO.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LookUpTableGen NCO_32:inst16\|Subsystem:u_Subsystem\|NCO:u_NCO\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst " "Elaborating entity \"LookUpTableGen\" for hierarchy \"NCO_32:inst16\|Subsystem:u_Subsystem\|NCO:u_NCO\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\"" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/WaveformGen.v" "u_SineWave_inst" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/WaveformGen.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lookup_Table NCO_32:inst16\|Subsystem:u_Subsystem\|NCO:u_NCO\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|Lookup_Table:u_Lookup_Table " "Elaborating entity \"Lookup_Table\" for hierarchy \"NCO_32:inst16\|Subsystem:u_Subsystem\|NCO:u_NCO\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|Lookup_Table:u_Lookup_Table\"" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/LookUpTableGen.v" "u_Lookup_Table" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/LookUpTableGen.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Discrete_FIR_Filter NCO_32:inst16\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter " "Elaborating entity \"Discrete_FIR_Filter\" for hierarchy \"NCO_32:inst16\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\"" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/Subsystem.v" "u_Discrete_FIR_Filter" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/Subsystem.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Filter NCO_32:inst16\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank " "Elaborating entity \"Filter\" for hierarchy \"NCO_32:inst16\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\"" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/Discrete_FIR_Filter.v" "u_FilterBank" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/Discrete_FIR_Filter.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FilterCoef NCO_32:inst16\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|FilterCoef:u_CoefTable_1 " "Elaborating entity \"FilterCoef\" for hierarchy \"NCO_32:inst16\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|FilterCoef:u_CoefTable_1\"" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/Filter.v" "u_CoefTable_1" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/Filter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subFilter NCO_32:inst16\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re " "Elaborating entity \"subFilter\" for hierarchy \"NCO_32:inst16\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\"" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/Filter.v" "u_subFilter_1_re" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/Filter.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FilterTapSystolicPreAddWvlIn NCO_32:inst16\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_1 " "Elaborating entity \"FilterTapSystolicPreAddWvlIn\" for hierarchy \"NCO_32:inst16\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_1\"" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/subFilter.v" "u_FilterTap_1" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/subFilter.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fre_sel_audio fre_sel_audio:inst4 " "Elaborating entity \"fre_sel_audio\" for hierarchy \"fre_sel_audio:inst4\"" {  } { { "i2s.bdf" "inst4" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 744 -80 104 824 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auout_cs4334 auout_cs4334:inst18 " "Elaborating entity \"auout_cs4334\" for hierarchy \"auout_cs4334:inst18\"" {  } { { "i2s.bdf" "inst18" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 600 1304 1512 744 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473240 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SCLK_H2L_W auout_cs4334.v(77) " "Verilog HDL or VHDL warning at auout_cs4334.v(77): object \"SCLK_H2L_W\" assigned a value but never read" {  } { { "../DDS_32BIT/hdlsrc/auout_cs4334.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/auout_cs4334.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1697375473241 "|i2s|auout_cs4334:inst18"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u_GEN_LRCLK GEN_LRCLK_block " "Node instance \"u_GEN_LRCLK\" instantiates undefined entity \"GEN_LRCLK_block\"" {  } { { "../hdlsrc/GEN_LRCLK/hdlsrc/GEN_LRCLK/GEN_LRCLK.v" "u_GEN_LRCLK" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdlsrc/GEN_LRCLK/hdlsrc/GEN_LRCLK/GEN_LRCLK.v" 66 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697375473242 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697375473326 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 15 21:11:13 2023 " "Processing ended: Sun Oct 15 21:11:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697375473326 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697375473326 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697375473326 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697375473326 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697375473883 ""}
