// Seed: 3258491173
module module_0 ();
endmodule
module module_1 #(
    parameter id_7 = 32'd0
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6[1 : id_7],
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire _id_7;
  input logic [7:0] id_6;
  output wire id_5;
  module_0 modCall_1 ();
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_12 = -1;
endmodule
