#The following is the Tcl syntax for generating a timing simulation netlist:
  
  ```write_verilog -mode timesim -sdf_anno true <Verilog_Netlist_Name>```
