;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 3-10-2020 14:48:56
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x000000040C6C  	GOTO	_main
0x0004	0x000000  	0
0x0006	0x000000  	0
0x0008	0x000000  	0
0x000A	0x000000  	0
0x000C	0x000000  	0
0x000E	0x000000  	0
0x0010	0x000000  	0
0x0012	0x000000  	0
0x0014	0x000000  	0
0x0016	0x000000  	0
0x0018	0x000000  	0
0x001A	0x000000  	0
0x001C	0x000000  	0
0x001E	0x000000  	0
0x0020	0x000000  	0
0x0022	0x000000  	0
0x0024	0x000000  	0
0x0026	0x000000  	0
0x0028	0x000000  	0
0x002A	0x000000  	0
0x002C	0x000000  	0
0x002E	0x000000  	0
0x0030	0x000000  	0
0x0032	0x000000  	0
0x0034	0x000000  	0
0x0036	0x000000  	0
0x0038	0x000000  	0
0x003A	0x000000  	0
0x003C	0x000D3A  	3386
0x003E	0x000000  	0
0x0040	0x000000  	0
0x0042	0x000000  	0
0x0044	0x000000  	0
0x0046	0x000000  	0
0x0048	0x000000  	0
0x004A	0x000000  	0
0x004C	0x000000  	0
0x004E	0x000E46  	3654
0x0050	0x000000  	0
0x0052	0x000000  	0
0x0054	0x000000  	0
0x0056	0x000000  	0
0x0058	0x000000  	0
0x005A	0x000000  	0
0x005C	0x000000  	0
0x005E	0x000000  	0
0x0060	0x000000  	0
0x0062	0x000000  	0
0x0064	0x000000  	0
0x0066	0x000000  	0
0x0068	0x000000  	0
0x006A	0x000000  	0
0x006C	0x000000  	0
0x006E	0x000000  	0
0x0070	0x000000  	0
0x0072	0x000000  	0
0x0074	0x000000  	0
0x0076	0x000000  	0
0x0078	0x000000  	0
0x007A	0x000000  	0
0x007C	0x000000  	0
0x007E	0x000DB2  	3506
0x0080	0x000000  	0
0x0082	0x000000  	0
0x0084	0x000000  	0
0x0086	0x000000  	0
0x0088	0x000000  	0
0x008A	0x000000  	0
0x008C	0x000000  	0
0x008E	0x000000  	0
0x0090	0x000000  	0
0x0092	0x000000  	0
0x0094	0x000000  	0
0x0096	0x000000  	0
0x0098	0x000000  	0
0x009A	0x000000  	0
0x009C	0x000000  	0
0x009E	0x000000  	0
0x00A0	0x000000  	0
0x00A2	0x000000  	0
0x00A4	0x000000  	0
0x00A6	0x000000  	0
0x00A8	0x000000  	0
0x00AA	0x000000  	0
0x00AC	0x000000  	0
0x00AE	0x000000  	0
0x00B0	0x000000  	0
0x00B2	0x000000  	0
0x00B4	0x000000  	0
0x00B6	0x000000  	0
0x00B8	0x000000  	0
0x00BA	0x000000  	0
0x00BC	0x000000  	0
0x00BE	0x000000  	0
0x00C0	0x000000  	0
0x00C2	0x000000  	0
0x00C4	0x000000  	0
0x00C6	0x000000  	0
0x00C8	0x000000  	0
0x00CA	0x000000  	0
0x00CC	0x000000  	0
0x00CE	0x000000  	0
0x00D0	0x000000  	0
0x00D2	0x000000  	0
0x00D4	0x000000  	0
0x00D6	0x000000  	0
0x00D8	0x000000  	0
0x00DA	0x000000  	0
0x00DC	0x000000  	0
0x00DE	0x000000  	0
0x00E0	0x000000  	0
0x00E2	0x000000  	0
0x00E4	0x000000  	0
0x00E6	0x000000  	0
0x00E8	0x000000  	0
0x00EA	0x000000  	0
0x00EC	0x000000  	0
0x00EE	0x000000  	0
0x00F0	0x000000  	0
0x00F2	0x000000  	0
0x00F4	0x000000  	0
0x00F6	0x000000  	0
0x00F8	0x000000  	0
0x00FA	0x000000  	0
0x00FC	0x000000  	0
0x00FE	0x000000  	0
0x0100	0x000000  	0
0x0102	0x000000  	0
0x0104	0x000000  	0
0x0106	0x000000  	0
0x0108	0x000000  	0
0x010A	0x000000  	0
0x010C	0x000000  	0
0x010E	0x000000  	0
0x0110	0x000000  	0
0x0112	0x000000  	0
0x0114	0x000000  	0
0x0116	0x000000  	0
0x0118	0x000000  	0
0x011A	0x000000  	0
0x011C	0x000000  	0
0x011E	0x000000  	0
0x0120	0x000000  	0
0x0122	0x000000  	0
0x0124	0x000000  	0
0x0126	0x000000  	0
0x0128	0x000000  	0
0x012A	0x000000  	0
0x012C	0x000000  	0
0x012E	0x000000  	0
0x0130	0x000000  	0
0x0132	0x000000  	0
0x0134	0x000000  	0
0x0136	0x000000  	0
0x0138	0x000000  	0
0x013A	0x000000  	0
0x013C	0x000000  	0
0x013E	0x000000  	0
0x0140	0x000000  	0
0x0142	0x000000  	0
0x0144	0x000000  	0
0x0146	0x000000  	0
0x0148	0x000000  	0
0x014A	0x000000  	0
0x014C	0x000000  	0
0x014E	0x000000  	0
0x0150	0x000000  	0
0x0152	0x000000  	0
0x0154	0x000000  	0
0x0156	0x000000  	0
0x0158	0x000000  	0
0x015A	0x000000  	0
0x015C	0x000000  	0
0x015E	0x000000  	0
0x0160	0x000000  	0
0x0162	0x000000  	0
0x0164	0x000000  	0
0x0166	0x000000  	0
0x0168	0x000000  	0
0x016A	0x000000  	0
0x016C	0x000000  	0
0x016E	0x000000  	0
0x0170	0x000000  	0
0x0172	0x000000  	0
0x0174	0x000000  	0
0x0176	0x000000  	0
0x0178	0x000000  	0
0x017A	0x000000  	0
0x017C	0x000000  	0
0x017E	0x000000  	0
0x0180	0x000000  	0
0x0182	0x000000  	0
0x0184	0x000000  	0
0x0186	0x000000  	0
0x0188	0x000000  	0
0x018A	0x000000  	0
0x018C	0x000000  	0
0x018E	0x000000  	0
0x0190	0x000000  	0
0x0192	0x000000  	0
0x0194	0x000000  	0
0x0196	0x000000  	0
0x0198	0x000000  	0
0x019A	0x000000  	0
0x019C	0x000000  	0
0x019E	0x000000  	0
0x01A0	0x000000  	0
0x01A2	0x000000  	0
0x01A4	0x000000  	0
0x01A6	0x000000  	0
0x01A8	0x000000  	0
0x01AA	0x000000  	0
0x01AC	0x000000  	0
0x01AE	0x000000  	0
0x01B0	0x000000  	0
0x01B2	0x000000  	0
0x01B4	0x000000  	0
0x01B6	0x000000  	0
0x01B8	0x000000  	0
0x01BA	0x000000  	0
0x01BC	0x000000  	0
0x01BE	0x000000  	0
0x01C0	0x000000  	0
0x01C2	0x000000  	0
0x01C4	0x000000  	0
0x01C6	0x000000  	0
0x01C8	0x000000  	0
0x01CA	0x000000  	0
0x01CC	0x000000  	0
0x01CE	0x000000  	0
0x01D0	0x000000  	0
0x01D2	0x000000  	0
0x01D4	0x000000  	0
0x01D6	0x000000  	0
0x01D8	0x000000  	0
0x01DA	0x000000  	0
0x01DC	0x000000  	0
0x01DE	0x000000  	0
0x01E0	0x000000  	0
0x01E2	0x000000  	0
0x01E4	0x000000  	0
0x01E6	0x000000  	0
0x01E8	0x000000  	0
0x01EA	0x000000  	0
0x01EC	0x000000  	0
0x01EE	0x000000  	0
0x01F0	0x000000  	0
0x01F2	0x000000  	0
0x01F4	0x000000  	0
0x01F6	0x000000  	0
0x01F8	0x000000  	0
0x01FA	0x000000  	0
0x01FC	0x000000  	0
0x01FE	0x000000  	0
_main:
0x0C6C	0x20A2AF  	MOV	#2602, W15
0x0C6E	0x227FF0  	MOV	#10239, W0
0x0C70	0xB7A020  	MOV	WREG, SPLIM
0x0C72	0x202010  	MOV	#513, W0
0x0C74	0xB7A032  	MOV	WREG, DSRPAG
0x0C76	0x200040  	MOV	#4, W0
0x0C78	0xB72044  	IOR	CORCON
0x0C7A	0x000000020F18  	CALL	3864
0x0C7E	0x000000020F22  	CALL	3874
;T3439.c,364 :: 		void main() {
;T3439.c,367 :: 		TRISB = 0x7EEF;
0x0C82	0x781F8A  	PUSH	W10
0x0C84	0x781F8B  	PUSH	W11
0x0C86	0x781F8C  	PUSH	W12
0x0C88	0x27EEF0  	MOV	#32495, W0
0x0C8A	0xB7A2C8  	MOV	WREG, TRISB
;T3439.c,368 :: 		TRISC = 0xFFFF;
0x0C8C	0x2FFFF0  	MOV	#65535, W0
0x0C8E	0xB7A2D0  	MOV	WREG, TRISC
;T3439.c,369 :: 		TRISD = 0xFFFF;
0x0C90	0x2FFFF0  	MOV	#65535, W0
0x0C92	0xB7A2D8  	MOV	WREG, TRISD
;T3439.c,370 :: 		TRISE = 0xFFFF;
0x0C94	0x2FFFF0  	MOV	#65535, W0
0x0C96	0xB7A2E0  	MOV	WREG, TRISE
;T3439.c,371 :: 		TRISF = 0x0000;
0x0C98	0xEF22E8  	CLR	TRISF
;T3439.c,372 :: 		TRISG = 0xFFF3;
0x0C9A	0x2FFF30  	MOV	#65523, W0
0x0C9C	0xB7A2F0  	MOV	WREG, TRISG
;T3439.c,373 :: 		ANSD = 0x0000;
0x0C9E	0xEF24E6  	CLR	ANSD
;T3439.c,374 :: 		ANSB = 0x0000;
0x0CA0	0xEF24E2  	CLR	ANSB
;T3439.c,377 :: 		UART1_Init(9600);
0x0CA2	0x22580A  	MOV	#9600, W10
0x0CA4	0x20000B  	MOV	#0, W11
0x0CA6	0x07FDE1  	RCALL	_UART1_Init
;T3439.c,378 :: 		UART3_Init(9600);
0x0CA8	0x22580A  	MOV	#9600, W10
0x0CAA	0x20000B  	MOV	#0, W11
0x0CAC	0x07FE91  	RCALL	_UART3_Init
;T3439.c,380 :: 		Delay_ms(3000);
0x0CAE	0x2007B8  	MOV	#123, W8
0x0CB0	0x212277  	MOV	#4647, W7
L_main71:
0x0CB2	0xED200E  	DEC	W7
0x0CB4	0x3AFFFE  	BRA NZ	L_main71
0x0CB6	0xED2010  	DEC	W8
0x0CB8	0x3AFFFC  	BRA NZ	L_main71
0x0CBA	0x000000  	NOP
0x0CBC	0x000000  	NOP
;T3439.c,381 :: 		LATB.F8 = 1;
0x0CBE	0xA802CD  	BSET	LATB, #8
;T3439.c,383 :: 		Unlock_IOLOCK();
0x0CC0	0x07FF0F  	RCALL	_Unlock_IOLOCK
;T3439.c,385 :: 		PPS_Mapping_NoLock(28, _INPUT, _U1RX); // Sets pin 15 to be Input, and maps RX3/DT3 Input to it
0x0CC2	0xB3C1CC  	MOV.B	#28, W12
0x0CC4	0xB3C01B  	MOV.B	#1, W11
0x0CC6	0xB3C1CA  	MOV.B	#28, W10
0x0CC8	0x07FF04  	RCALL	_PPS_Mapping_NoLock
;T3439.c,386 :: 		PPS_Mapping_NoLock(18, _OUTPUT, _U1TX); // Sets pin 5 to be Output
0x0CCA	0xB3C03C  	MOV.B	#3, W12
0x0CCC	0xEF2016  	CLR	W11
0x0CCE	0xB3C12A  	MOV.B	#18, W10
0x0CD0	0x07FF00  	RCALL	_PPS_Mapping_NoLock
;T3439.c,389 :: 		PPS_Mapping_NoLock(14, _INPUT, _U3RX); // Sets pin 15 to be Input, and maps RX3/DT3 Input to it
0x0CD2	0xB3C20C  	MOV.B	#32, W12
0x0CD4	0xB3C01B  	MOV.B	#1, W11
0x0CD6	0xB3C0EA  	MOV.B	#14, W10
0x0CD8	0x07FEFC  	RCALL	_PPS_Mapping_NoLock
;T3439.c,390 :: 		PPS_Mapping_NoLock(29, _OUTPUT, _U3TX); // Sets pin 5 to be Output
0x0CDA	0xB3C1CC  	MOV.B	#28, W12
0x0CDC	0xEF2016  	CLR	W11
0x0CDE	0xB3C1DA  	MOV.B	#29, W10
0x0CE0	0x07FEF8  	RCALL	_PPS_Mapping_NoLock
;T3439.c,393 :: 		PPS_Mapping_NoLock(22, _INPUT, _INT1); // Sets pin 22 to be Input, and maps interrupt
0x0CE2	0xB3C03C  	MOV.B	#3, W12
0x0CE4	0xB3C01B  	MOV.B	#1, W11
0x0CE6	0xB3C16A  	MOV.B	#22, W10
0x0CE8	0x07FEF4  	RCALL	_PPS_Mapping_NoLock
;T3439.c,394 :: 		PPS_Mapping_NoLock(25, _INPUT, _INT2); // Sets pin 25 to be Input, and maps interrupt
0x0CEA	0xB3C04C  	MOV.B	#4, W12
0x0CEC	0xB3C01B  	MOV.B	#1, W11
0x0CEE	0xB3C19A  	MOV.B	#25, W10
0x0CF0	0x07FEF0  	RCALL	_PPS_Mapping_NoLock
;T3439.c,395 :: 		PPS_Mapping_NoLock(20, _INPUT, _INT3); // Sets pin 20 to be Input, and maps interrupt
0x0CF2	0xB3C05C  	MOV.B	#5, W12
0x0CF4	0xB3C01B  	MOV.B	#1, W11
0x0CF6	0xB3C14A  	MOV.B	#20, W10
0x0CF8	0x07FEEC  	RCALL	_PPS_Mapping_NoLock
;T3439.c,397 :: 		Lock_IOLOCK();
0x0CFA	0x07FA82  	RCALL	_Lock_IOLOCK
;T3439.c,400 :: 		U1RXREG = 0;
0x0CFC	0xEF2226  	CLR	U1RXREG
;T3439.c,401 :: 		U3RXREG = 0;
0x0CFE	0xEF2256  	CLR	U3RXREG
;T3439.c,404 :: 		INTCON1.NSTDIS = 0;
0x0D00	0xA9E081  	BCLR	INTCON1, #15
;T3439.c,406 :: 		IEC3.INT3IE = 0; // Disable interrupt saftey 2
0x0D02	0xA9A09A  	BCLR.B	IEC3, #5
;T3439.c,407 :: 		IEC1.INT2IE = 0; // Disable interrupt saftey 1
0x0D04	0xA9A097  	BCLR	IEC1, #13
;T3439.c,408 :: 		IEC1.INT1IE = 1; //Nul ENABLE TO START TEST
0x0D06	0xA88096  	BSET.B	IEC1, #4
;T3439.c,411 :: 		if (debug) {
0x0D08	0x209120  	MOV	#lo_addr(_Debug), W0
0x0D0A	0xE00410  	CP0.B	[W0]
0x0D0C	0x320010  	BRA Z	L_main73
L__main124:
;T3439.c,412 :: 		Delay_ms(3000);
0x0D0E	0x2007B8  	MOV	#123, W8
0x0D10	0x212277  	MOV	#4647, W7
L_main74:
0x0D12	0xED200E  	DEC	W7
0x0D14	0x3AFFFE  	BRA NZ	L_main74
0x0D16	0xED2010  	DEC	W8
0x0D18	0x3AFFFC  	BRA NZ	L_main74
0x0D1A	0x000000  	NOP
0x0D1C	0x000000  	NOP
;T3439.c,413 :: 		UART1_Write_text(CompileDate);
0x0D1E	0x2084AA  	MOV	#lo_addr(_CompileDate), W10
0x0D20	0x07FEE8  	RCALL	_UART1_Write_Text
;T3439.c,414 :: 		UART1_Write_Text(" ");
0x0D22	0x2085FA  	MOV	#lo_addr(?lstr8_T3439), W10
0x0D24	0x07FEE6  	RCALL	_UART1_Write_Text
;T3439.c,415 :: 		UART1_Write_text(CompileTime);
0x0D26	0x20856A  	MOV	#lo_addr(_CompileTime), W10
0x0D28	0x07FEE4  	RCALL	_UART1_Write_Text
;T3439.c,416 :: 		UART1_Write_Text("\r\n");
0x0D2A	0x20861A  	MOV	#lo_addr(?lstr9_T3439), W10
0x0D2C	0x07FEE2  	RCALL	_UART1_Write_Text
;T3439.c,417 :: 		}
L_main73:
;T3439.c,419 :: 		while (true) {
L_main76:
;T3439.c,421 :: 		Get_Command();
0x0D2E	0x07FF2B  	RCALL	_Get_Command
;T3439.c,423 :: 		}
0x0D30	0x37FFFE  	BRA	L_main76
;T3439.c,424 :: 		}
L_end_main:
0x0D32	0x78064F  	POP	W12
0x0D34	0x7805CF  	POP	W11
0x0D36	0x78054F  	POP	W10
L__main_end_loop:
0x0D38	0x37FFFF  	BRA	L__main_end_loop
; end of _main
_UART1_Init:
0x086A	0xFA0008  	LNK	#8
;__Lib_UART_1234_p24_p33.c,161 :: 		
;__Lib_UART_1234_p24_p33.c,164 :: 		
0x086C	0x2021E0  	MOV	#lo_addr(_UART1_Write), W0
0x086E	0x885100  	MOV	W0, _UART_Wr_Ptr
;__Lib_UART_1234_p24_p33.c,165 :: 		
0x0870	0x202120  	MOV	#lo_addr(_UART1_Read), W0
0x0872	0x885120  	MOV	W0, _UART_Rd_Ptr
;__Lib_UART_1234_p24_p33.c,166 :: 		
0x0874	0x20B140  	MOV	#lo_addr(_UART1_Data_Ready), W0
0x0876	0x885110  	MOV	W0, _UART_Rdy_Ptr
;__Lib_UART_1234_p24_p33.c,167 :: 		
0x0878	0x2FFFF0  	MOV	#lo_addr(_UART1_Tx_Idle), W0
0x087A	0x885130  	MOV	W0, _UART_Tx_Idle_Ptr
;__Lib_UART_1234_p24_p33.c,172 :: 		
0x087C	0xEF2220  	CLR	U1MODE
;__Lib_UART_1234_p24_p33.c,173 :: 		
0x087E	0x280000  	MOV	#32768, W0
0x0880	0xB7A222  	MOV	WREG, U1STA
;__Lib_UART_1234_p24_p33.c,177 :: 		
0x0882	0xA96220  	BCLR.B	U1MODE, #3
;__Lib_UART_1234_p24_p33.c,178 :: 		
0x0884	0x07FF80  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x0886	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1234_p24_p33.c,180 :: 		
0x0888	0x203E80  	MOV	#1000, W0
0x088A	0x200001  	MOV	#0, W1
0x088C	0x07FF6C  	RCALL	__Multiply_32x32
0x088E	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1234_p24_p33.c,182 :: 		
0x0890	0x07FF68  	RCALL	_Get_Fosc_Per_Cyc
0x0892	0xDE0041  	LSR	W0, #1, W0
0x0894	0x400064  	ADD	W0, #4, W0
0x0896	0x780080  	MOV	W0, W1
0x0898	0x470060  	ADD	W14, #0, W0
0x089A	0xBE880A  	MOV.D	W10, [W0]
L__UART1_Init141:
0x089C	0xE90081  	DEC	W1, W1
0x089E	0x350003  	BRA LT	L__UART1_Init142
0x08A0	0xD01810  	SL	[W0], [W0++]
0x08A2	0xD29010  	RLC	[W0], [W0--]
0x08A4	0x37FFFB  	BRA	L__UART1_Init141
L__UART1_Init142:
;__Lib_UART_1234_p24_p33.c,184 :: 		
0x08A6	0xBE9F82  	PUSH.D	W2
0x08A8	0xBE9F8A  	PUSH.D	W10
0x08AA	0xBE0002  	MOV.D	W2, W0
0x08AC	0x90010E  	MOV	[W14+0], W2
0x08AE	0x90019E  	MOV	[W14+2], W3
0x08B0	0xEB0200  	CLR	W4
0x08B2	0x07FF2B  	RCALL	__Modulus_32x32
0x08B4	0xBE054F  	POP.D	W10
0x08B6	0xBE014F  	POP.D	W2
0x08B8	0x980720  	MOV	W0, [W14+4]
0x08BA	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_1234_p24_p33.c,185 :: 		
0x08BC	0xBE9F8A  	PUSH.D	W10
; tmp end address is: 4 (W2)
0x08BE	0xBE0002  	MOV.D	W2, W0
0x08C0	0x90010E  	MOV	[W14+0], W2
0x08C2	0x90019E  	MOV	[W14+2], W3
0x08C4	0xEB0200  	CLR	W4
0x08C6	0x07FF62  	RCALL	__Divide_32x32
0x08C8	0xBE054F  	POP.D	W10
; tmp start address is: 6 (W3)
0x08CA	0x780180  	MOV	W0, W3
0x08CC	0x780201  	MOV	W1, W4
;__Lib_UART_1234_p24_p33.c,187 :: 		
0x08CE	0x470060  	ADD	W14, #0, W0
0x08D0	0xD10150  	LSR	[++W0], W2
0x08D2	0xD380C0  	RRC	[--W0], W1
0x08D4	0x470064  	ADD	W14, #4, W0
0x08D6	0xE10830  	CP	W1, [W0++]
0x08D8	0xE19020  	CPB	W2, [W0--]
0x08DA	0x310007  	BRA GEU	L__UART1_Init112
L__UART1_Init143:
;__Lib_UART_1234_p24_p33.c,188 :: 		
0x08DC	0x418061  	ADD	W3, #1, W0
0x08DE	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x08E0	0x780280  	MOV	W0, W5
0x08E2	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x08E4	0x780105  	MOV	W5, W2
0x08E6	0x780186  	MOV	W6, W3
0x08E8	0x370002  	BRA	L_UART1_Init13
L__UART1_Init112:
;__Lib_UART_1234_p24_p33.c,187 :: 		
0x08EA	0x780103  	MOV	W3, W2
0x08EC	0x780184  	MOV	W4, W3
;__Lib_UART_1234_p24_p33.c,188 :: 		
L_UART1_Init13:
;__Lib_UART_1234_p24_p33.c,191 :: 		
; tmp start address is: 4 (W2)
0x08EE	0x718002  	IOR	W3, W2, W0
0x08F0	0x3A0033  	BRA NZ	L__UART1_Init114
L__UART1_Init144:
; tmp end address is: 4 (W2)
;__Lib_UART_1234_p24_p33.c,193 :: 		
0x08F2	0x07FF49  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x08F4	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1234_p24_p33.c,195 :: 		
0x08F6	0x203E80  	MOV	#1000, W0
0x08F8	0x200001  	MOV	#0, W1
0x08FA	0x07FF35  	RCALL	__Multiply_32x32
0x08FC	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1234_p24_p33.c,197 :: 		
0x08FE	0x07FF31  	RCALL	_Get_Fosc_Per_Cyc
0x0900	0xDE0041  	LSR	W0, #1, W0
0x0902	0xECA000  	INC2	W0
0x0904	0x780080  	MOV	W0, W1
0x0906	0x470060  	ADD	W14, #0, W0
0x0908	0xBE880A  	MOV.D	W10, [W0]
L__UART1_Init145:
0x090A	0xE90081  	DEC	W1, W1
0x090C	0x350003  	BRA LT	L__UART1_Init146
0x090E	0xD01810  	SL	[W0], [W0++]
0x0910	0xD29010  	RLC	[W0], [W0--]
0x0912	0x37FFFB  	BRA	L__UART1_Init145
L__UART1_Init146:
;__Lib_UART_1234_p24_p33.c,199 :: 		
0x0914	0xBE9F82  	PUSH.D	W2
0x0916	0xBE0002  	MOV.D	W2, W0
0x0918	0x90010E  	MOV	[W14+0], W2
0x091A	0x90019E  	MOV	[W14+2], W3
0x091C	0xEB0200  	CLR	W4
0x091E	0x07FEF5  	RCALL	__Modulus_32x32
0x0920	0xBE014F  	POP.D	W2
0x0922	0x980720  	MOV	W0, [W14+4]
0x0924	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_1234_p24_p33.c,200 :: 		
0x0926	0xBE0002  	MOV.D	W2, W0
0x0928	0x90010E  	MOV	[W14+0], W2
0x092A	0x90019E  	MOV	[W14+2], W3
0x092C	0xEB0200  	CLR	W4
0x092E	0x07FF2E  	RCALL	__Divide_32x32
; tmp end address is: 4 (W2)
; tmp start address is: 6 (W3)
0x0930	0x780180  	MOV	W0, W3
0x0932	0x780201  	MOV	W1, W4
;__Lib_UART_1234_p24_p33.c,202 :: 		
0x0934	0x470060  	ADD	W14, #0, W0
0x0936	0xD10150  	LSR	[++W0], W2
0x0938	0xD380C0  	RRC	[--W0], W1
0x093A	0x470064  	ADD	W14, #4, W0
0x093C	0xE10830  	CP	W1, [W0++]
0x093E	0xE19020  	CPB	W2, [W0--]
0x0940	0x310007  	BRA GEU	L__UART1_Init113
L__UART1_Init147:
;__Lib_UART_1234_p24_p33.c,203 :: 		
0x0942	0x418061  	ADD	W3, #1, W0
0x0944	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x0946	0x780280  	MOV	W0, W5
0x0948	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x094A	0x780105  	MOV	W5, W2
0x094C	0x780186  	MOV	W6, W3
0x094E	0x370002  	BRA	L_UART1_Init15
L__UART1_Init113:
;__Lib_UART_1234_p24_p33.c,202 :: 		
0x0950	0x780103  	MOV	W3, W2
0x0952	0x780184  	MOV	W4, W3
;__Lib_UART_1234_p24_p33.c,203 :: 		
L_UART1_Init15:
;__Lib_UART_1234_p24_p33.c,205 :: 		
; tmp start address is: 4 (W2)
0x0954	0xA86220  	BSET.B	U1MODE, #3
; tmp end address is: 4 (W2)
;__Lib_UART_1234_p24_p33.c,206 :: 		
0x0956	0x370000  	BRA	L_UART1_Init14
L__UART1_Init114:
;__Lib_UART_1234_p24_p33.c,191 :: 		
;__Lib_UART_1234_p24_p33.c,206 :: 		
L_UART1_Init14:
;__Lib_UART_1234_p24_p33.c,208 :: 		
; tmp start address is: 4 (W2)
0x0958	0x510061  	SUB	W2, #1, W0
0x095A	0x5980E0  	SUBB	W3, #0, W1
; tmp end address is: 4 (W2)
; tmp start address is: 0 (W0)
0x095C	0x881140  	MOV	W0, U1BRG
; tmp end address is: 0 (W0)
;__Lib_UART_1234_p24_p33.c,211 :: 		
0x095E	0xA92222  	BCLR.B	U1STA, #1
;__Lib_UART_1234_p24_p33.c,213 :: 		
0x0960	0xA8E221  	BSET	U1MODE, #15
;__Lib_UART_1234_p24_p33.c,214 :: 		
0x0962	0xA84223  	BSET	U1STA, #10
;__Lib_UART_1234_p24_p33.c,216 :: 		
0x0964	0x07FF09  	RCALL	_Delay_100ms
0x0966	0x07FF08  	RCALL	_Delay_100ms
;__Lib_UART_1234_p24_p33.c,218 :: 		
L_end_UART1_Init:
0x0968	0xFA8000  	ULNK
0x096A	0x060000  	RETURN
; end of _UART1_Init
_Get_Fosc_kHz:
;__Lib_Delays.c,38 :: 		unsigned long Get_Fosc_kHz() {
;__Lib_Delays.c,39 :: 		return Clock_kHz();
0x0786	0x23E800  	MOV	#16000, W0
0x0788	0x200001  	MOV	#0, W1
;__Lib_Delays.c,40 :: 		}
L_end_Get_Fosc_kHz:
0x078A	0x060000  	RETURN
; end of _Get_Fosc_kHz
_Get_Fosc_Per_Cyc:
;__Lib_Delays.c,63 :: 		unsigned int Get_Fosc_Per_Cyc() {
;__Lib_Delays.c,64 :: 		return __FOSC_PER_CYC;
0x0762	0x200020  	MOV	#2, W0
;__Lib_Delays.c,65 :: 		}
L_end_Get_Fosc_Per_Cyc:
0x0764	0x060000  	RETURN
; end of _Get_Fosc_Per_Cyc
_Delay_100ms:
;__Lib_Delays.c,666 :: 		void Delay_100ms()
;__Lib_Delays.c,668 :: 		Delay_ms(100);
0x0778	0x200058  	MOV	#5, W8
0x077A	0x211AB7  	MOV	#4523, W7
L_Delay_100ms33:
0x077C	0xED200E  	DEC	W7
0x077E	0x3AFFFE  	BRA NZ	L_Delay_100ms33
0x0780	0xED2010  	DEC	W8
0x0782	0x3AFFFC  	BRA NZ	L_Delay_100ms33
;__Lib_Delays.c,669 :: 		}
L_end_Delay_100ms:
0x0784	0x060000  	RETURN
; end of _Delay_100ms
__Multiply_32x32:
0x0766	0xFA0000  	LNK	#0
;__Lib_Math.c,43 :: 		
;__Lib_Math.c,46 :: 		
0x0768	0xB80A02  	MUL.UU	W1, W2, W4
;__Lib_Math.c,47 :: 		
0x076A	0x880050  	MOV	W0, W5
;__Lib_Math.c,48 :: 		
0x076C	0xB80002  	MUL.UU	W0, W2, W0
;__Lib_Math.c,49 :: 		
0x076E	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,50 :: 		
0x0770	0xB82A03  	MUL.UU	W5, W3, W4
;__Lib_Math.c,51 :: 		
0x0772	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,54 :: 		
L_end__Multiply_32x32:
0x0774	0xFA8000  	ULNK
0x0776	0x060000  	RETURN
; end of __Multiply_32x32
__Modulus_32x32:
0x070A	0xFA0000  	LNK	#0
;__Lib_Math.c,162 :: 		
;__Lib_Math.c,164 :: 		
0x070C	0x070002  	RCALL	Modulus_32x32___testsus
;__Lib_Math.c,166 :: 		
0x070E	0x00000004075E  	GOTO	the_end_Modulus_32x32
;__Lib_Math.c,171 :: 		
Modulus_32x32___testsus:
;__Lib_Math.c,172 :: 		
0x0712	0xE20008  	CP0	W4
;__Lib_Math.c,173 :: 		
0x0714	0x3A0002  	BRA NZ	Modulus_32x32___modsi3
;__Lib_Math.c,175 :: 		
0x0716	0x070010  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,176 :: 		
0x0718	0x060000  	RETURN
;__Lib_Math.c,178 :: 		
Modulus_32x32___modsi3:
;__Lib_Math.c,179 :: 		
0x071A	0x781F81  	MOV	W1, [W15++]
;__Lib_Math.c,180 :: 		
0x071C	0xE20002  	CP0	W1
;__Lib_Math.c,181 :: 		
0x071E	0x3D0002  	BRA GE	Modulus_32x32_modtestb
;__Lib_Math.c,182 :: 		
0x0720	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,183 :: 		
0x0722	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,184 :: 		
Modulus_32x32_modtestb:
;__Lib_Math.c,185 :: 		
0x0724	0xE20006  	CP0	W3
;__Lib_Math.c,186 :: 		
0x0726	0x3D0002  	BRA GE	Modulus_32x32_calcrem
;__Lib_Math.c,187 :: 		
0x0728	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,188 :: 		
0x072A	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,189 :: 		
Modulus_32x32_calcrem:
;__Lib_Math.c,190 :: 		
0x072C	0x070005  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,191 :: 		
0x072E	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,192 :: 		
0x0730	0x3B0002  	BRA NN	Modulus_32x32_exitr
;__Lib_Math.c,193 :: 		
0x0732	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,194 :: 		
0x0734	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,195 :: 		
Modulus_32x32_exitr:
;__Lib_Math.c,196 :: 		
0x0736	0x060000  	RETURN
;__Lib_Math.c,197 :: 		
Modulus_32x32___umodsi3:
;__Lib_Math.c,198 :: 		
0x0738	0x070002  	RCALL	Modulus_32x32___udivsi3
;__Lib_Math.c,199 :: 		
0x073A	0xBE8004  	MOV.D	W4, W0
;__Lib_Math.c,200 :: 		
0x073C	0x060000  	RETURN
;__Lib_Math.c,201 :: 		
Modulus_32x32___udivsi3:
;__Lib_Math.c,202 :: 		
0x073E	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,203 :: 		
0x0740	0x200206  	MOV	#32, W6
;__Lib_Math.c,204 :: 		
Modulus_32x32_nextbit:
;__Lib_Math.c,205 :: 		
0x0742	0xD00000  	SL	W0, W0
;__Lib_Math.c,206 :: 		
0x0744	0xD28081  	RLC	W1, W1
;__Lib_Math.c,207 :: 		
0x0746	0xD28204  	RLC	W4, W4
;__Lib_Math.c,208 :: 		
0x0748	0xD28285  	RLC	W5, W5
;__Lib_Math.c,209 :: 		
0x074A	0xA80000  	BSET	W0, #0
;__Lib_Math.c,210 :: 		
0x074C	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,211 :: 		
0x074E	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,212 :: 		
0x0750	0x3B0003  	BRA NN	Modulus_32x32_iterate
;__Lib_Math.c,213 :: 		
0x0752	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,214 :: 		
0x0754	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,215 :: 		
0x0756	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,216 :: 		
Modulus_32x32_iterate:
;__Lib_Math.c,217 :: 		
0x0758	0xE90306  	DEC	W6, W6
;__Lib_Math.c,218 :: 		
0x075A	0x3AFFF3  	BRA NZ	Modulus_32x32_nextbit
;__Lib_Math.c,219 :: 		
0x075C	0x060000  	RETURN
;__Lib_Math.c,222 :: 		
the_end_Modulus_32x32:
;__Lib_Math.c,225 :: 		
L_end__Modulus_32x32:
0x075E	0xFA8000  	ULNK
0x0760	0x060000  	RETURN
; end of __Modulus_32x32
__Divide_32x32:
0x078C	0xFA0000  	LNK	#0
;__Lib_Math.c,78 :: 		
;__Lib_Math.c,81 :: 		
0x078E	0x070002  	RCALL	Divide_32x32___testsus
;__Lib_Math.c,83 :: 		
0x0790	0x0000000407DA  	GOTO	the_end_Divide_32x32
;__Lib_Math.c,88 :: 		
Divide_32x32___testsus:
;__Lib_Math.c,89 :: 		
0x0794	0xE20008  	CP0	W4
;__Lib_Math.c,90 :: 		
0x0796	0x3A0002  	BRA NZ	Divide_32x32___divsi3
;__Lib_Math.c,92 :: 		
0x0798	0x070010  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,93 :: 		
0x079A	0x060000  	RETURN
;__Lib_Math.c,95 :: 		
Divide_32x32___divsi3:
;__Lib_Math.c,96 :: 		
0x079C	0x689F83  	XOR	W1, W3, [W15++]
;__Lib_Math.c,97 :: 		
0x079E	0xE20002  	CP0	W1
;__Lib_Math.c,98 :: 		
0x07A0	0x3D0002  	BRA GE	Divide_32x32_divtestb
;__Lib_Math.c,99 :: 		
0x07A2	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,100 :: 		
0x07A4	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,101 :: 		
Divide_32x32_divtestb:
;__Lib_Math.c,102 :: 		
0x07A6	0xE20006  	CP0	W3
;__Lib_Math.c,103 :: 		
0x07A8	0x3D0002  	BRA GE	Divide_32x32_calcquot
;__Lib_Math.c,104 :: 		
0x07AA	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,105 :: 		
0x07AC	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,106 :: 		
Divide_32x32_calcquot:
;__Lib_Math.c,107 :: 		
0x07AE	0x070005  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,108 :: 		
0x07B0	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,109 :: 		
0x07B2	0x3B0002  	BRA NN	Divide_32x32_returnq
;__Lib_Math.c,110 :: 		
0x07B4	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,111 :: 		
0x07B6	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,112 :: 		
Divide_32x32_returnq:
;__Lib_Math.c,113 :: 		
0x07B8	0x060000  	RETURN
;__Lib_Math.c,114 :: 		
Divide_32x32___udivsi3:
;__Lib_Math.c,115 :: 		
0x07BA	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,116 :: 		
0x07BC	0x200206  	MOV	#32, W6
;__Lib_Math.c,117 :: 		
Divide_32x32_nextbit:
;__Lib_Math.c,118 :: 		
0x07BE	0xD00000  	SL	W0, W0
;__Lib_Math.c,119 :: 		
0x07C0	0xD28081  	RLC	W1, W1
;__Lib_Math.c,120 :: 		
0x07C2	0xD28204  	RLC	W4, W4
;__Lib_Math.c,121 :: 		
0x07C4	0xD28285  	RLC	W5, W5
;__Lib_Math.c,122 :: 		
0x07C6	0xA80000  	BSET	W0, #0
;__Lib_Math.c,123 :: 		
0x07C8	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,124 :: 		
0x07CA	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,125 :: 		
0x07CC	0x3B0003  	BRA NN	Divide_32x32_iterate
;__Lib_Math.c,126 :: 		
0x07CE	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,127 :: 		
0x07D0	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,128 :: 		
0x07D2	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,129 :: 		
Divide_32x32_iterate:
;__Lib_Math.c,130 :: 		
0x07D4	0xE90306  	DEC	W6, W6
;__Lib_Math.c,131 :: 		
0x07D6	0x3AFFF3  	BRA NZ	Divide_32x32_nextbit
;__Lib_Math.c,132 :: 		
0x07D8	0x060000  	RETURN
;__Lib_Math.c,135 :: 		
the_end_Divide_32x32:
;__Lib_Math.c,138 :: 		
L_end__Divide_32x32:
0x07DA	0xFA8000  	ULNK
0x07DC	0x060000  	RETURN
; end of __Divide_32x32
_UART3_Init:
0x09D0	0xFA0008  	LNK	#8
;__Lib_UART_1234_p24_p33.c,624 :: 		
;__Lib_UART_1234_p24_p33.c,627 :: 		
0x09D2	0x206F20  	MOV	#lo_addr(_UART3_Write), W0
0x09D4	0x885100  	MOV	W0, _UART_Wr_Ptr
;__Lib_UART_1234_p24_p33.c,628 :: 		
0x09D6	0x206BE0  	MOV	#lo_addr(_UART3_Read), W0
0x09D8	0x885120  	MOV	W0, _UART_Rd_Ptr
;__Lib_UART_1234_p24_p33.c,629 :: 		
0x09DA	0x207000  	MOV	#lo_addr(_UART3_Data_Ready), W0
0x09DC	0x885110  	MOV	W0, _UART_Rdy_Ptr
;__Lib_UART_1234_p24_p33.c,630 :: 		
0x09DE	0x2FFFF0  	MOV	#lo_addr(_UART3_Tx_Idle), W0
0x09E0	0x885130  	MOV	W0, _UART_Tx_Idle_Ptr
;__Lib_UART_1234_p24_p33.c,633 :: 		
0x09E2	0xEF2250  	CLR	U3MODE
;__Lib_UART_1234_p24_p33.c,634 :: 		
0x09E4	0x280000  	MOV	#32768, W0
0x09E6	0xB7A252  	MOV	WREG, U3STA
;__Lib_UART_1234_p24_p33.c,638 :: 		
0x09E8	0xA96250  	BCLR.B	U3MODE, #3
;__Lib_UART_1234_p24_p33.c,639 :: 		
0x09EA	0x07FECD  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x09EC	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1234_p24_p33.c,641 :: 		
0x09EE	0x203E80  	MOV	#1000, W0
0x09F0	0x200001  	MOV	#0, W1
0x09F2	0x07FEB9  	RCALL	__Multiply_32x32
0x09F4	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1234_p24_p33.c,643 :: 		
0x09F6	0x07FEB5  	RCALL	_Get_Fosc_Per_Cyc
0x09F8	0xDE0041  	LSR	W0, #1, W0
0x09FA	0x400064  	ADD	W0, #4, W0
0x09FC	0x780080  	MOV	W0, W1
0x09FE	0x470060  	ADD	W14, #0, W0
0x0A00	0xBE880A  	MOV.D	W10, [W0]
L__UART3_Init215:
0x0A02	0xE90081  	DEC	W1, W1
0x0A04	0x350003  	BRA LT	L__UART3_Init216
0x0A06	0xD01810  	SL	[W0], [W0++]
0x0A08	0xD29010  	RLC	[W0], [W0--]
0x0A0A	0x37FFFB  	BRA	L__UART3_Init215
L__UART3_Init216:
;__Lib_UART_1234_p24_p33.c,645 :: 		
0x0A0C	0xBE9F82  	PUSH.D	W2
0x0A0E	0xBE9F8A  	PUSH.D	W10
0x0A10	0xBE0002  	MOV.D	W2, W0
0x0A12	0x90010E  	MOV	[W14+0], W2
0x0A14	0x90019E  	MOV	[W14+2], W3
0x0A16	0xEB0200  	CLR	W4
0x0A18	0x07FE78  	RCALL	__Modulus_32x32
0x0A1A	0xBE054F  	POP.D	W10
0x0A1C	0xBE014F  	POP.D	W2
0x0A1E	0x980720  	MOV	W0, [W14+4]
0x0A20	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_1234_p24_p33.c,646 :: 		
0x0A22	0xBE9F8A  	PUSH.D	W10
; tmp end address is: 4 (W2)
0x0A24	0xBE0002  	MOV.D	W2, W0
0x0A26	0x90010E  	MOV	[W14+0], W2
0x0A28	0x90019E  	MOV	[W14+2], W3
0x0A2A	0xEB0200  	CLR	W4
0x0A2C	0x07FEAF  	RCALL	__Divide_32x32
0x0A2E	0xBE054F  	POP.D	W10
; tmp start address is: 6 (W3)
0x0A30	0x780180  	MOV	W0, W3
0x0A32	0x780201  	MOV	W1, W4
;__Lib_UART_1234_p24_p33.c,648 :: 		
0x0A34	0x470060  	ADD	W14, #0, W0
0x0A36	0xD10150  	LSR	[++W0], W2
0x0A38	0xD380C0  	RRC	[--W0], W1
0x0A3A	0x470064  	ADD	W14, #4, W0
0x0A3C	0xE10830  	CP	W1, [W0++]
0x0A3E	0xE19020  	CPB	W2, [W0--]
0x0A40	0x310007  	BRA GEU	L__UART3_Init120
L__UART3_Init217:
;__Lib_UART_1234_p24_p33.c,649 :: 		
0x0A42	0x418061  	ADD	W3, #1, W0
0x0A44	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x0A46	0x780280  	MOV	W0, W5
0x0A48	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x0A4A	0x780105  	MOV	W5, W2
0x0A4C	0x780186  	MOV	W6, W3
0x0A4E	0x370002  	BRA	L_UART3_Init63
L__UART3_Init120:
;__Lib_UART_1234_p24_p33.c,648 :: 		
0x0A50	0x780103  	MOV	W3, W2
0x0A52	0x780184  	MOV	W4, W3
;__Lib_UART_1234_p24_p33.c,649 :: 		
L_UART3_Init63:
;__Lib_UART_1234_p24_p33.c,652 :: 		
; tmp start address is: 4 (W2)
0x0A54	0x718002  	IOR	W3, W2, W0
0x0A56	0x3A0033  	BRA NZ	L__UART3_Init122
L__UART3_Init218:
; tmp end address is: 4 (W2)
;__Lib_UART_1234_p24_p33.c,654 :: 		
0x0A58	0x07FE96  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x0A5A	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1234_p24_p33.c,656 :: 		
0x0A5C	0x203E80  	MOV	#1000, W0
0x0A5E	0x200001  	MOV	#0, W1
0x0A60	0x07FE82  	RCALL	__Multiply_32x32
0x0A62	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1234_p24_p33.c,658 :: 		
0x0A64	0x07FE7E  	RCALL	_Get_Fosc_Per_Cyc
0x0A66	0xDE0041  	LSR	W0, #1, W0
0x0A68	0xECA000  	INC2	W0
0x0A6A	0x780080  	MOV	W0, W1
0x0A6C	0x470060  	ADD	W14, #0, W0
0x0A6E	0xBE880A  	MOV.D	W10, [W0]
L__UART3_Init219:
0x0A70	0xE90081  	DEC	W1, W1
0x0A72	0x350003  	BRA LT	L__UART3_Init220
0x0A74	0xD01810  	SL	[W0], [W0++]
0x0A76	0xD29010  	RLC	[W0], [W0--]
0x0A78	0x37FFFB  	BRA	L__UART3_Init219
L__UART3_Init220:
;__Lib_UART_1234_p24_p33.c,660 :: 		
0x0A7A	0xBE9F82  	PUSH.D	W2
0x0A7C	0xBE0002  	MOV.D	W2, W0
0x0A7E	0x90010E  	MOV	[W14+0], W2
0x0A80	0x90019E  	MOV	[W14+2], W3
0x0A82	0xEB0200  	CLR	W4
0x0A84	0x07FE42  	RCALL	__Modulus_32x32
0x0A86	0xBE014F  	POP.D	W2
0x0A88	0x980720  	MOV	W0, [W14+4]
0x0A8A	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_1234_p24_p33.c,661 :: 		
0x0A8C	0xBE0002  	MOV.D	W2, W0
0x0A8E	0x90010E  	MOV	[W14+0], W2
0x0A90	0x90019E  	MOV	[W14+2], W3
0x0A92	0xEB0200  	CLR	W4
0x0A94	0x07FE7B  	RCALL	__Divide_32x32
; tmp end address is: 4 (W2)
; tmp start address is: 6 (W3)
0x0A96	0x780180  	MOV	W0, W3
0x0A98	0x780201  	MOV	W1, W4
;__Lib_UART_1234_p24_p33.c,663 :: 		
0x0A9A	0x470060  	ADD	W14, #0, W0
0x0A9C	0xD10150  	LSR	[++W0], W2
0x0A9E	0xD380C0  	RRC	[--W0], W1
0x0AA0	0x470064  	ADD	W14, #4, W0
0x0AA2	0xE10830  	CP	W1, [W0++]
0x0AA4	0xE19020  	CPB	W2, [W0--]
0x0AA6	0x310007  	BRA GEU	L__UART3_Init121
L__UART3_Init221:
;__Lib_UART_1234_p24_p33.c,664 :: 		
0x0AA8	0x418061  	ADD	W3, #1, W0
0x0AAA	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x0AAC	0x780280  	MOV	W0, W5
0x0AAE	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x0AB0	0x780105  	MOV	W5, W2
0x0AB2	0x780186  	MOV	W6, W3
0x0AB4	0x370002  	BRA	L_UART3_Init65
L__UART3_Init121:
;__Lib_UART_1234_p24_p33.c,663 :: 		
0x0AB6	0x780103  	MOV	W3, W2
0x0AB8	0x780184  	MOV	W4, W3
;__Lib_UART_1234_p24_p33.c,664 :: 		
L_UART3_Init65:
;__Lib_UART_1234_p24_p33.c,666 :: 		
; tmp start address is: 4 (W2)
0x0ABA	0xA86250  	BSET.B	U3MODE, #3
; tmp end address is: 4 (W2)
;__Lib_UART_1234_p24_p33.c,667 :: 		
0x0ABC	0x370000  	BRA	L_UART3_Init64
L__UART3_Init122:
;__Lib_UART_1234_p24_p33.c,652 :: 		
;__Lib_UART_1234_p24_p33.c,667 :: 		
L_UART3_Init64:
;__Lib_UART_1234_p24_p33.c,669 :: 		
; tmp start address is: 4 (W2)
0x0ABE	0x510061  	SUB	W2, #1, W0
0x0AC0	0x5980E0  	SUBB	W3, #0, W1
; tmp end address is: 4 (W2)
; tmp start address is: 0 (W0)
0x0AC2	0x8812C0  	MOV	W0, U3BRG
; tmp end address is: 0 (W0)
;__Lib_UART_1234_p24_p33.c,672 :: 		
0x0AC4	0xA92252  	BCLR.B	U3STA, #1
;__Lib_UART_1234_p24_p33.c,674 :: 		
0x0AC6	0xA8E251  	BSET	U3MODE, #15
;__Lib_UART_1234_p24_p33.c,675 :: 		
0x0AC8	0xA84253  	BSET	U3STA, #10
;__Lib_UART_1234_p24_p33.c,677 :: 		
0x0ACA	0x07FE56  	RCALL	_Delay_100ms
0x0ACC	0x07FE55  	RCALL	_Delay_100ms
;__Lib_UART_1234_p24_p33.c,679 :: 		
L_end_UART3_Init:
0x0ACE	0xFA8000  	ULNK
0x0AD0	0x060000  	RETURN
; end of _UART3_Init
_Unlock_IOLOCK:
0x0AE0	0xFA0000  	LNK	#0
;__Lib_PPS_24FJ128GA306.c,89 :: 		
;__Lib_PPS_24FJ128GA306.c,90 :: 		
0x0AE2	0x207421  	MOV	#lo_addr(OSCCON), W1
;__Lib_PPS_24FJ128GA306.c,91 :: 		
0x0AE4	0x200462  	MOV	#70, W2
;__Lib_PPS_24FJ128GA306.c,92 :: 		
0x0AE6	0x200573  	MOV	#87, W3
;__Lib_PPS_24FJ128GA306.c,94 :: 		
0x0AE8	0x784882  	MOV.B	W2, [W1]
;__Lib_PPS_24FJ128GA306.c,95 :: 		
0x0AEA	0x784883  	MOV.B	W3, [W1]
;__Lib_PPS_24FJ128GA306.c,97 :: 		
0x0AEC	0xA9C742  	BCLR	IOLOCK_bit, BitPos(IOLOCK_bit+0)
;__Lib_PPS_24FJ128GA306.c,98 :: 		
L_end_Unlock_IOLOCK:
0x0AEE	0xFA8000  	ULNK
0x0AF0	0x060000  	RETURN
; end of _Unlock_IOLOCK
_PPS_Mapping_NoLock:
0x0AD2	0xFA0000  	LNK	#0
;__Lib_PPS_24FJ128GA306.c,286 :: 		
;__Lib_PPS_24FJ128GA306.c,287 :: 		
0x0AD4	0x781F8D  	PUSH	W13
0x0AD6	0xEF201A  	CLR	W13
0x0AD8	0x07FBA9  	RCALL	__Lib_PPS_24FJ128GA306__PPS_Mapping
;__Lib_PPS_24FJ128GA306.c,288 :: 		
;__Lib_PPS_24FJ128GA306.c,287 :: 		
;__Lib_PPS_24FJ128GA306.c,288 :: 		
L_end_PPS_Mapping_NoLock:
0x0ADA	0x7806CF  	POP	W13
0x0ADC	0xFA8000  	ULNK
0x0ADE	0x060000  	RETURN
; end of _PPS_Mapping_NoLock
__Lib_PPS_24FJ128GA306__PPS_Mapping:
0x022C	0xFA0002  	LNK	#2
;__Lib_PPS_24FJ128GA306.c,142 :: 		
;__Lib_PPS_24FJ128GA306.c,144 :: 		
0x022E	0x200FF0  	MOV	#255, W0
0x0230	0x980700  	MOV	W0, [W14+0]
;__Lib_PPS_24FJ128GA306.c,146 :: 		
0x0232	0xE15C60  	CP.B	W11, #0
0x0234	0x3A00AB  	BRA NZ	L___Lib_PPS_24FJ128GA306__PPS_Mapping0
L___Lib_PPS_24FJ128GA306__PPS_Mapping114:
;__Lib_PPS_24FJ128GA306.c,147 :: 		
0x0236	0xE2001A  	CP0	W13
0x0238	0x320001  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping1
L___Lib_PPS_24FJ128GA306__PPS_Mapping115:
;__Lib_PPS_24FJ128GA306.c,148 :: 		
0x023A	0x070452  	RCALL	_Unlock_IOLOCK
L___Lib_PPS_24FJ128GA306__PPS_Mapping1:
;__Lib_PPS_24FJ128GA306.c,150 :: 		
0x023C	0x370063  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping2
;__Lib_PPS_24FJ128GA306.c,151 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping4:
0x023E	0x206C00  	MOV	#lo_addr(RPOR0), W0
0x0240	0x78480C  	MOV.B	W12, [W0]
0x0242	0x3700A1  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,152 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping5:
0x0244	0x206C10  	MOV	#lo_addr(RPOR0+1), W0
0x0246	0x78480C  	MOV.B	W12, [W0]
0x0248	0x37009E  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,153 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping6:
0x024A	0x206C20  	MOV	#lo_addr(RPOR1), W0
0x024C	0x78480C  	MOV.B	W12, [W0]
0x024E	0x37009B  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,154 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping7:
0x0250	0x206C30  	MOV	#lo_addr(RPOR1+1), W0
0x0252	0x78480C  	MOV.B	W12, [W0]
0x0254	0x370098  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,155 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping8:
0x0256	0x206C40  	MOV	#lo_addr(RPOR2), W0
0x0258	0x78480C  	MOV.B	W12, [W0]
0x025A	0x370095  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,156 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping9:
0x025C	0x206C50  	MOV	#lo_addr(RPOR2+1), W0
0x025E	0x78480C  	MOV.B	W12, [W0]
0x0260	0x370092  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,157 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping10:
0x0262	0x206C60  	MOV	#lo_addr(RPOR3), W0
0x0264	0x78480C  	MOV.B	W12, [W0]
0x0266	0x37008F  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,158 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping11:
0x0268	0x206C70  	MOV	#lo_addr(RPOR3+1), W0
0x026A	0x78480C  	MOV.B	W12, [W0]
0x026C	0x37008C  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,159 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping12:
0x026E	0x206C80  	MOV	#lo_addr(RPOR4), W0
0x0270	0x78480C  	MOV.B	W12, [W0]
0x0272	0x370089  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,160 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping13:
0x0274	0x206C90  	MOV	#lo_addr(RPOR4+1), W0
0x0276	0x78480C  	MOV.B	W12, [W0]
0x0278	0x370086  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,161 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping14:
0x027A	0x206CA0  	MOV	#lo_addr(RPOR5), W0
0x027C	0x78480C  	MOV.B	W12, [W0]
0x027E	0x370083  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,162 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping15:
0x0280	0x206CB0  	MOV	#lo_addr(RPOR5+1), W0
0x0282	0x78480C  	MOV.B	W12, [W0]
0x0284	0x370080  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,163 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping16:
0x0286	0x206CC0  	MOV	#lo_addr(RPOR6), W0
0x0288	0x78480C  	MOV.B	W12, [W0]
0x028A	0x37007D  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,164 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping17:
0x028C	0x206CD0  	MOV	#lo_addr(RPOR6+1), W0
0x028E	0x78480C  	MOV.B	W12, [W0]
0x0290	0x37007A  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,165 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping18:
0x0292	0x206CE0  	MOV	#lo_addr(RPOR7), W0
0x0294	0x78480C  	MOV.B	W12, [W0]
0x0296	0x370077  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,166 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping19:
0x0298	0x206CF0  	MOV	#lo_addr(RPOR7+1), W0
0x029A	0x78480C  	MOV.B	W12, [W0]
0x029C	0x370074  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,167 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping20:
0x029E	0x206D00  	MOV	#lo_addr(RPOR8), W0
0x02A0	0x78480C  	MOV.B	W12, [W0]
0x02A2	0x370071  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,168 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping21:
0x02A4	0x206D10  	MOV	#lo_addr(RPOR8+1), W0
0x02A6	0x78480C  	MOV.B	W12, [W0]
0x02A8	0x37006E  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,169 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping22:
0x02AA	0x206D20  	MOV	#lo_addr(RPOR9), W0
0x02AC	0x78480C  	MOV.B	W12, [W0]
0x02AE	0x37006B  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,170 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping23:
0x02B0	0x206D30  	MOV	#lo_addr(RPOR9+1), W0
0x02B2	0x78480C  	MOV.B	W12, [W0]
0x02B4	0x370068  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,171 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping24:
0x02B6	0x206D40  	MOV	#lo_addr(RPOR10), W0
0x02B8	0x78480C  	MOV.B	W12, [W0]
0x02BA	0x370065  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,172 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping25:
0x02BC	0x206D50  	MOV	#lo_addr(RPOR10+1), W0
0x02BE	0x78480C  	MOV.B	W12, [W0]
0x02C0	0x370062  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,173 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping26:
0x02C2	0x206D60  	MOV	#lo_addr(RPOR11), W0
0x02C4	0x78480C  	MOV.B	W12, [W0]
0x02C6	0x37005F  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,174 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping27:
0x02C8	0x206D70  	MOV	#lo_addr(RPOR11+1), W0
0x02CA	0x78480C  	MOV.B	W12, [W0]
0x02CC	0x37005C  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,175 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping28:
0x02CE	0x206D80  	MOV	#lo_addr(RPOR12), W0
0x02D0	0x78480C  	MOV.B	W12, [W0]
0x02D2	0x370059  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,176 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping29:
0x02D4	0x206D90  	MOV	#lo_addr(RPOR12+1), W0
0x02D6	0x78480C  	MOV.B	W12, [W0]
0x02D8	0x370056  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,177 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping30:
0x02DA	0x206DA0  	MOV	#lo_addr(RPOR13), W0
0x02DC	0x78480C  	MOV.B	W12, [W0]
0x02DE	0x370053  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,178 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping31:
0x02E0	0x206DB0  	MOV	#lo_addr(RPOR13+1), W0
0x02E2	0x78480C  	MOV.B	W12, [W0]
0x02E4	0x370050  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,179 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping32:
0x02E6	0x206DC0  	MOV	#lo_addr(RPOR14), W0
0x02E8	0x78480C  	MOV.B	W12, [W0]
0x02EA	0x37004D  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,180 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping33:
0x02EC	0x206DD0  	MOV	#lo_addr(RPOR14+1), W0
0x02EE	0x78480C  	MOV.B	W12, [W0]
0x02F0	0x37004A  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,181 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping34:
0x02F2	0x206DE0  	MOV	#lo_addr(RPOR15), W0
0x02F4	0x78480C  	MOV.B	W12, [W0]
0x02F6	0x370047  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,182 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping35:
0x02F8	0x206DF0  	MOV	#lo_addr(RPOR15+1), W0
0x02FA	0x78480C  	MOV.B	W12, [W0]
0x02FC	0x370044  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
;__Lib_PPS_24FJ128GA306.c,185 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping36:
0x02FE	0xEF2000  	CLR	W0
0x0300	0x980700  	MOV	W0, [W14+0]
;__Lib_PPS_24FJ128GA306.c,186 :: 		
0x0302	0x370041  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping3
L___Lib_PPS_24FJ128GA306__PPS_Mapping2:
0x0304	0xE15460  	CP.B	W10, #0
0x0306	0x32FF9B  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping4
L___Lib_PPS_24FJ128GA306__PPS_Mapping116:
0x0308	0xE15461  	CP.B	W10, #1
0x030A	0x32FF9C  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping5
L___Lib_PPS_24FJ128GA306__PPS_Mapping117:
0x030C	0xE15462  	CP.B	W10, #2
0x030E	0x32FF9D  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping6
L___Lib_PPS_24FJ128GA306__PPS_Mapping118:
0x0310	0xE15463  	CP.B	W10, #3
0x0312	0x32FF9E  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping7
L___Lib_PPS_24FJ128GA306__PPS_Mapping119:
0x0314	0xE15464  	CP.B	W10, #4
0x0316	0x32FF9F  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping8
L___Lib_PPS_24FJ128GA306__PPS_Mapping120:
0x0318	0xE15465  	CP.B	W10, #5
0x031A	0x32FFA0  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping9
L___Lib_PPS_24FJ128GA306__PPS_Mapping121:
0x031C	0xE15466  	CP.B	W10, #6
0x031E	0x32FFA1  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping10
L___Lib_PPS_24FJ128GA306__PPS_Mapping122:
0x0320	0xE15467  	CP.B	W10, #7
0x0322	0x32FFA2  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping11
L___Lib_PPS_24FJ128GA306__PPS_Mapping123:
0x0324	0xE15468  	CP.B	W10, #8
0x0326	0x32FFA3  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping12
L___Lib_PPS_24FJ128GA306__PPS_Mapping124:
0x0328	0xE15469  	CP.B	W10, #9
0x032A	0x32FFA4  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping13
L___Lib_PPS_24FJ128GA306__PPS_Mapping125:
0x032C	0xE1546A  	CP.B	W10, #10
0x032E	0x32FFA5  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping14
L___Lib_PPS_24FJ128GA306__PPS_Mapping126:
0x0330	0xE1546B  	CP.B	W10, #11
0x0332	0x32FFA6  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping15
L___Lib_PPS_24FJ128GA306__PPS_Mapping127:
0x0334	0xE1546C  	CP.B	W10, #12
0x0336	0x32FFA7  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping16
L___Lib_PPS_24FJ128GA306__PPS_Mapping128:
0x0338	0xE1546D  	CP.B	W10, #13
0x033A	0x32FFA8  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping17
L___Lib_PPS_24FJ128GA306__PPS_Mapping129:
0x033C	0xE1546E  	CP.B	W10, #14
0x033E	0x32FFA9  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping18
L___Lib_PPS_24FJ128GA306__PPS_Mapping130:
0x0340	0xE1546F  	CP.B	W10, #15
0x0342	0x32FFAA  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping19
L___Lib_PPS_24FJ128GA306__PPS_Mapping131:
0x0344	0xE15470  	CP.B	W10, #16
0x0346	0x32FFAB  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping20
L___Lib_PPS_24FJ128GA306__PPS_Mapping132:
0x0348	0xE15471  	CP.B	W10, #17
0x034A	0x32FFAC  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping21
L___Lib_PPS_24FJ128GA306__PPS_Mapping133:
0x034C	0xE15472  	CP.B	W10, #18
0x034E	0x32FFAD  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping22
L___Lib_PPS_24FJ128GA306__PPS_Mapping134:
0x0350	0xE15473  	CP.B	W10, #19
0x0352	0x32FFAE  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping23
L___Lib_PPS_24FJ128GA306__PPS_Mapping135:
0x0354	0xE15474  	CP.B	W10, #20
0x0356	0x32FFAF  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping24
L___Lib_PPS_24FJ128GA306__PPS_Mapping136:
0x0358	0xE15475  	CP.B	W10, #21
0x035A	0x32FFB0  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping25
L___Lib_PPS_24FJ128GA306__PPS_Mapping137:
0x035C	0xE15476  	CP.B	W10, #22
0x035E	0x32FFB1  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping26
L___Lib_PPS_24FJ128GA306__PPS_Mapping138:
0x0360	0xE15477  	CP.B	W10, #23
0x0362	0x32FFB2  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping27
L___Lib_PPS_24FJ128GA306__PPS_Mapping139:
0x0364	0xE15478  	CP.B	W10, #24
0x0366	0x32FFB3  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping28
L___Lib_PPS_24FJ128GA306__PPS_Mapping140:
0x0368	0xE15479  	CP.B	W10, #25
0x036A	0x32FFB4  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping29
L___Lib_PPS_24FJ128GA306__PPS_Mapping141:
0x036C	0xE1547A  	CP.B	W10, #26
0x036E	0x32FFB5  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping30
L___Lib_PPS_24FJ128GA306__PPS_Mapping142:
0x0370	0xE1547B  	CP.B	W10, #27
0x0372	0x32FFB6  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping31
L___Lib_PPS_24FJ128GA306__PPS_Mapping143:
0x0374	0xE1547C  	CP.B	W10, #28
0x0376	0x32FFB7  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping32
L___Lib_PPS_24FJ128GA306__PPS_Mapping144:
0x0378	0xE1547D  	CP.B	W10, #29
0x037A	0x32FFB8  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping33
L___Lib_PPS_24FJ128GA306__PPS_Mapping145:
0x037C	0xE1547E  	CP.B	W10, #30
0x037E	0x32FFB9  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping34
L___Lib_PPS_24FJ128GA306__PPS_Mapping146:
0x0380	0xE1547F  	CP.B	W10, #31
0x0382	0x32FFBA  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping35
L___Lib_PPS_24FJ128GA306__PPS_Mapping147:
0x0384	0x37FFBC  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping36
L___Lib_PPS_24FJ128GA306__PPS_Mapping3:
;__Lib_PPS_24FJ128GA306.c,187 :: 		
0x0386	0xE2001A  	CP0	W13
0x0388	0x320001  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping37
L___Lib_PPS_24FJ128GA306__PPS_Mapping148:
;__Lib_PPS_24FJ128GA306.c,188 :: 		
0x038A	0x07FF3A  	RCALL	_Lock_IOLOCK
L___Lib_PPS_24FJ128GA306__PPS_Mapping37:
;__Lib_PPS_24FJ128GA306.c,189 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping0:
;__Lib_PPS_24FJ128GA306.c,191 :: 		
0x038C	0xE15C61  	CP.B	W11, #1
0x038E	0x3A00BD  	BRA NZ	L___Lib_PPS_24FJ128GA306__PPS_Mapping38
L___Lib_PPS_24FJ128GA306__PPS_Mapping149:
;__Lib_PPS_24FJ128GA306.c,192 :: 		
0x0390	0xE2001A  	CP0	W13
0x0392	0x320001  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping39
L___Lib_PPS_24FJ128GA306__PPS_Mapping150:
;__Lib_PPS_24FJ128GA306.c,193 :: 		
0x0394	0x0703A5  	RCALL	_Unlock_IOLOCK
L___Lib_PPS_24FJ128GA306__PPS_Mapping39:
;__Lib_PPS_24FJ128GA306.c,194 :: 		
0x0396	0x37006C  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping40
;__Lib_PPS_24FJ128GA306.c,196 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping42:
0x0398	0x206BC0  	MOV	#lo_addr(RPINR30), W0
0x039A	0x78480A  	MOV.B	W10, [W0]
0x039C	0x3700B3  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,197 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping43:
0x039E	0x206BE0  	MOV	#lo_addr(RPINR31), W0
0x03A0	0x78480A  	MOV.B	W10, [W0]
0x03A2	0x3700B0  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,198 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping44:
0x03A4	0x206BD0  	MOV	#lo_addr(RPINR30+1), W0
0x03A6	0x78480A  	MOV.B	W10, [W0]
0x03A8	0x3700AD  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,199 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping45:
0x03AA	0x206810  	MOV	#lo_addr(RPINR0+1), W0
0x03AC	0x78480A  	MOV.B	W10, [W0]
0x03AE	0x3700AA  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,200 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping46:
0x03B0	0x206820  	MOV	#lo_addr(RPINR1), W0
0x03B2	0x78480A  	MOV.B	W10, [W0]
0x03B4	0x3700A7  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,201 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping47:
0x03B6	0x206830  	MOV	#lo_addr(RPINR1+1), W0
0x03B8	0x78480A  	MOV.B	W10, [W0]
0x03BA	0x3700A4  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,202 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping48:
0x03BC	0x206840  	MOV	#lo_addr(RPINR2), W0
0x03BE	0x78480A  	MOV.B	W10, [W0]
0x03C0	0x3700A1  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,204 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping49:
0x03C2	0x2068E0  	MOV	#lo_addr(RPINR7), W0
0x03C4	0x78480A  	MOV.B	W10, [W0]
0x03C6	0x37009E  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,205 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping50:
0x03C8	0x2068F0  	MOV	#lo_addr(RPINR7+1), W0
0x03CA	0x78480A  	MOV.B	W10, [W0]
0x03CC	0x37009B  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,206 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping51:
0x03CE	0x206900  	MOV	#lo_addr(RPINR8), W0
0x03D0	0x78480A  	MOV.B	W10, [W0]
0x03D2	0x370098  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,207 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping52:
0x03D4	0x206910  	MOV	#lo_addr(RPINR8+1), W0
0x03D6	0x78480A  	MOV.B	W10, [W0]
0x03D8	0x370095  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,208 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping53:
0x03DA	0x206920  	MOV	#lo_addr(RPINR9), W0
0x03DC	0x78480A  	MOV.B	W10, [W0]
0x03DE	0x370092  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,209 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping54:
0x03E0	0x206930  	MOV	#lo_addr(RPINR9+1), W0
0x03E2	0x78480A  	MOV.B	W10, [W0]
0x03E4	0x37008F  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,210 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping55:
0x03E6	0x206940  	MOV	#lo_addr(RPINR10), W0
0x03E8	0x78480A  	MOV.B	W10, [W0]
0x03EA	0x37008C  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,211 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping56:
0x03EC	0x206960  	MOV	#lo_addr(RPINR11), W0
0x03EE	0x78480A  	MOV.B	W10, [W0]
0x03F0	0x370089  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,212 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping57:
0x03F2	0x206970  	MOV	#lo_addr(RPINR11+1), W0
0x03F4	0x78480A  	MOV.B	W10, [W0]
0x03F6	0x370086  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,213 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping58:
0x03F8	0x206A90  	MOV	#lo_addr(RPINR20+1), W0
0x03FA	0x78480A  	MOV.B	W10, [W0]
0x03FC	0x370083  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,214 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping59:
0x03FE	0x206A80  	MOV	#lo_addr(RPINR20), W0
0x0400	0x78480A  	MOV.B	W10, [W0]
0x0402	0x370080  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,215 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping60:
0x0404	0x206AA0  	MOV	#lo_addr(RPINR21), W0
0x0406	0x78480A  	MOV.B	W10, [W0]
0x0408	0x37007D  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,216 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping61:
0x040A	0x206AD0  	MOV	#lo_addr(RPINR22+1), W0
0x040C	0x78480A  	MOV.B	W10, [W0]
0x040E	0x37007A  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,217 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping62:
0x0410	0x206AC0  	MOV	#lo_addr(RPINR22), W0
0x0412	0x78480A  	MOV.B	W10, [W0]
0x0414	0x370077  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,218 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping63:
0x0416	0x206AE0  	MOV	#lo_addr(RPINR23), W0
0x0418	0x78480A  	MOV.B	W10, [W0]
0x041A	0x370074  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,219 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping64:
0x041C	0x206AF0  	MOV	#lo_addr(RPINR23+1), W0
0x041E	0x78480A  	MOV.B	W10, [W0]
0x0420	0x370071  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,220 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping65:
0x0422	0x206860  	MOV	#lo_addr(RPINR3), W0
0x0424	0x78480A  	MOV.B	W10, [W0]
0x0426	0x37006E  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,221 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping66:
0x0428	0x206870  	MOV	#lo_addr(RPINR3+1), W0
0x042A	0x78480A  	MOV.B	W10, [W0]
0x042C	0x37006B  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,222 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping67:
0x042E	0x206880  	MOV	#lo_addr(RPINR4), W0
0x0430	0x78480A  	MOV.B	W10, [W0]
0x0432	0x370068  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,223 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping68:
0x0434	0x206890  	MOV	#lo_addr(RPINR4+1), W0
0x0436	0x78480A  	MOV.B	W10, [W0]
0x0438	0x370065  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,224 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping69:
0x043A	0x206A50  	MOV	#lo_addr(RPINR18+1), W0
0x043C	0x78480A  	MOV.B	W10, [W0]
0x043E	0x370062  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,225 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping70:
0x0440	0x206A40  	MOV	#lo_addr(RPINR18), W0
0x0442	0x78480A  	MOV.B	W10, [W0]
0x0444	0x37005F  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,226 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping71:
0x0446	0x206A70  	MOV	#lo_addr(RPINR19+1), W0
0x0448	0x78480A  	MOV.B	W10, [W0]
0x044A	0x37005C  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,227 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping72:
0x044C	0x206A60  	MOV	#lo_addr(RPINR19), W0
0x044E	0x78480A  	MOV.B	W10, [W0]
0x0450	0x370059  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,228 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping73:
0x0452	0x206AB0  	MOV	#lo_addr(RPINR21+1), W0
0x0454	0x78480A  	MOV.B	W10, [W0]
0x0456	0x370056  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,229 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping74:
0x0458	0x206A30  	MOV	#lo_addr(RPINR17+1), W0
0x045A	0x78480A  	MOV.B	W10, [W0]
0x045C	0x370053  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,230 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping75:
0x045E	0x206B70  	MOV	#lo_addr(RPINR27+1), W0
0x0460	0x78480A  	MOV.B	W10, [W0]
0x0462	0x370050  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,231 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping76:
0x0464	0x206B60  	MOV	#lo_addr(RPINR27), W0
0x0466	0x78480A  	MOV.B	W10, [W0]
0x0468	0x37004D  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
;__Lib_PPS_24FJ128GA306.c,233 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping77:
0x046A	0xEF2000  	CLR	W0
0x046C	0x980700  	MOV	W0, [W14+0]
;__Lib_PPS_24FJ128GA306.c,234 :: 		
0x046E	0x37004A  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping41
L___Lib_PPS_24FJ128GA306__PPS_Mapping40:
0x0470	0xE16460  	CP.B	W12, #0
0x0472	0x32FF92  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping42
L___Lib_PPS_24FJ128GA306__PPS_Mapping151:
0x0474	0xE16461  	CP.B	W12, #1
0x0476	0x32FF93  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping43
L___Lib_PPS_24FJ128GA306__PPS_Mapping152:
0x0478	0xE16462  	CP.B	W12, #2
0x047A	0x32FF94  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping44
L___Lib_PPS_24FJ128GA306__PPS_Mapping153:
0x047C	0xE16463  	CP.B	W12, #3
0x047E	0x32FF95  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping45
L___Lib_PPS_24FJ128GA306__PPS_Mapping154:
0x0480	0xE16464  	CP.B	W12, #4
0x0482	0x32FF96  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping46
L___Lib_PPS_24FJ128GA306__PPS_Mapping155:
0x0484	0xE16465  	CP.B	W12, #5
0x0486	0x32FF97  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping47
L___Lib_PPS_24FJ128GA306__PPS_Mapping156:
0x0488	0xE16466  	CP.B	W12, #6
0x048A	0x32FF98  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping48
L___Lib_PPS_24FJ128GA306__PPS_Mapping157:
0x048C	0xE16467  	CP.B	W12, #7
0x048E	0x32FF99  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping49
L___Lib_PPS_24FJ128GA306__PPS_Mapping158:
0x0490	0xE16468  	CP.B	W12, #8
0x0492	0x32FF9A  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping50
L___Lib_PPS_24FJ128GA306__PPS_Mapping159:
0x0494	0xE16469  	CP.B	W12, #9
0x0496	0x32FF9B  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping51
L___Lib_PPS_24FJ128GA306__PPS_Mapping160:
0x0498	0xE1646A  	CP.B	W12, #10
0x049A	0x32FF9C  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping52
L___Lib_PPS_24FJ128GA306__PPS_Mapping161:
0x049C	0xE1646B  	CP.B	W12, #11
0x049E	0x32FF9D  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping53
L___Lib_PPS_24FJ128GA306__PPS_Mapping162:
0x04A0	0xE1646C  	CP.B	W12, #12
0x04A2	0x32FF9E  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping54
L___Lib_PPS_24FJ128GA306__PPS_Mapping163:
0x04A4	0xE1646D  	CP.B	W12, #13
0x04A6	0x32FF9F  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping55
L___Lib_PPS_24FJ128GA306__PPS_Mapping164:
0x04A8	0xE1646E  	CP.B	W12, #14
0x04AA	0x32FFA0  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping56
L___Lib_PPS_24FJ128GA306__PPS_Mapping165:
0x04AC	0xE1646F  	CP.B	W12, #15
0x04AE	0x32FFA1  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping57
L___Lib_PPS_24FJ128GA306__PPS_Mapping166:
0x04B0	0xE16470  	CP.B	W12, #16
0x04B2	0x32FFA2  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping58
L___Lib_PPS_24FJ128GA306__PPS_Mapping167:
0x04B4	0xE16471  	CP.B	W12, #17
0x04B6	0x32FFA3  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping59
L___Lib_PPS_24FJ128GA306__PPS_Mapping168:
0x04B8	0xE16472  	CP.B	W12, #18
0x04BA	0x32FFA4  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping60
L___Lib_PPS_24FJ128GA306__PPS_Mapping169:
0x04BC	0xE16473  	CP.B	W12, #19
0x04BE	0x32FFA5  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping61
L___Lib_PPS_24FJ128GA306__PPS_Mapping170:
0x04C0	0xE16474  	CP.B	W12, #20
0x04C2	0x32FFA6  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping62
L___Lib_PPS_24FJ128GA306__PPS_Mapping171:
0x04C4	0xE16475  	CP.B	W12, #21
0x04C6	0x32FFA7  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping63
L___Lib_PPS_24FJ128GA306__PPS_Mapping172:
0x04C8	0xE16476  	CP.B	W12, #22
0x04CA	0x32FFA8  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping64
L___Lib_PPS_24FJ128GA306__PPS_Mapping173:
0x04CC	0xE16477  	CP.B	W12, #23
0x04CE	0x32FFA9  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping65
L___Lib_PPS_24FJ128GA306__PPS_Mapping174:
0x04D0	0xE16478  	CP.B	W12, #24
0x04D2	0x32FFAA  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping66
L___Lib_PPS_24FJ128GA306__PPS_Mapping175:
0x04D4	0xE16479  	CP.B	W12, #25
0x04D6	0x32FFAB  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping67
L___Lib_PPS_24FJ128GA306__PPS_Mapping176:
0x04D8	0xE1647A  	CP.B	W12, #26
0x04DA	0x32FFAC  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping68
L___Lib_PPS_24FJ128GA306__PPS_Mapping177:
0x04DC	0xE1647B  	CP.B	W12, #27
0x04DE	0x32FFAD  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping69
L___Lib_PPS_24FJ128GA306__PPS_Mapping178:
0x04E0	0xE1647C  	CP.B	W12, #28
0x04E2	0x32FFAE  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping70
L___Lib_PPS_24FJ128GA306__PPS_Mapping179:
0x04E4	0xE1647D  	CP.B	W12, #29
0x04E6	0x32FFAF  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping71
L___Lib_PPS_24FJ128GA306__PPS_Mapping180:
0x04E8	0xE1647E  	CP.B	W12, #30
0x04EA	0x32FFB0  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping72
L___Lib_PPS_24FJ128GA306__PPS_Mapping181:
0x04EC	0xE1647F  	CP.B	W12, #31
0x04EE	0x32FFB1  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping73
L___Lib_PPS_24FJ128GA306__PPS_Mapping182:
0x04F0	0xB3C200  	MOV.B	#32, W0
0x04F2	0xE16400  	CP.B	W12, W0
0x04F4	0x32FFB1  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping74
L___Lib_PPS_24FJ128GA306__PPS_Mapping183:
0x04F6	0xB3C210  	MOV.B	#33, W0
0x04F8	0xE16400  	CP.B	W12, W0
0x04FA	0x32FFB1  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping75
L___Lib_PPS_24FJ128GA306__PPS_Mapping184:
0x04FC	0xB3C220  	MOV.B	#34, W0
0x04FE	0xE16400  	CP.B	W12, W0
0x0500	0x32FFB1  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping76
L___Lib_PPS_24FJ128GA306__PPS_Mapping185:
0x0502	0x37FFB3  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping77
L___Lib_PPS_24FJ128GA306__PPS_Mapping41:
;__Lib_PPS_24FJ128GA306.c,235 :: 		
0x0504	0xE2001A  	CP0	W13
0x0506	0x320001  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping78
L___Lib_PPS_24FJ128GA306__PPS_Mapping186:
;__Lib_PPS_24FJ128GA306.c,236 :: 		
0x0508	0x07FE7B  	RCALL	_Lock_IOLOCK
L___Lib_PPS_24FJ128GA306__PPS_Mapping78:
;__Lib_PPS_24FJ128GA306.c,237 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping38:
;__Lib_PPS_24FJ128GA306.c,240 :: 		
0x050A	0x370094  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping79
;__Lib_PPS_24FJ128GA306.c,241 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping81:
0x050C	0xAE0016  	BTSS	W11, #0
0x050E	0xA902C8  	BCLR	TRISB0_bit, BitPos(TRISB0_bit+0)
0x0510	0xAF0016  	BTSC	W11, #0
0x0512	0xA802C8  	BSET	TRISB0_bit, BitPos(TRISB0_bit+0)
0x0514	0x3700CA  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,242 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping82:
0x0516	0xAE0016  	BTSS	W11, #0
0x0518	0xA922C8  	BCLR	TRISB1_bit, BitPos(TRISB1_bit+0)
0x051A	0xAF0016  	BTSC	W11, #0
0x051C	0xA822C8  	BSET	TRISB1_bit, BitPos(TRISB1_bit+0)
0x051E	0x3700C5  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,243 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping83:
0x0520	0xAE0016  	BTSS	W11, #0
0x0522	0xA902D9  	BCLR	TRISD8_bit, BitPos(TRISD8_bit+0)
0x0524	0xAF0016  	BTSC	W11, #0
0x0526	0xA802D9  	BSET	TRISD8_bit, BitPos(TRISD8_bit+0)
0x0528	0x3700C0  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,244 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping84:
0x052A	0xAE0016  	BTSS	W11, #0
0x052C	0xA942D9  	BCLR	TRISD10_bit, BitPos(TRISD10_bit+0)
0x052E	0xAF0016  	BTSC	W11, #0
0x0530	0xA842D9  	BSET	TRISD10_bit, BitPos(TRISD10_bit+0)
0x0532	0x3700BB  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,245 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping85:
0x0534	0xAE0016  	BTSS	W11, #0
0x0536	0xA922D9  	BCLR	TRISD9_bit, BitPos(TRISD9_bit+0)
0x0538	0xAF0016  	BTSC	W11, #0
0x053A	0xA822D9  	BSET	TRISD9_bit, BitPos(TRISD9_bit+0)
0x053C	0x3700B6  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,247 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping86:
0x053E	0xAE0016  	BTSS	W11, #0
0x0540	0xA9C2C8  	BCLR	TRISB6_bit, BitPos(TRISB6_bit+0)
0x0542	0xAF0016  	BTSC	W11, #0
0x0544	0xA8C2C8  	BSET	TRISB6_bit, BitPos(TRISB6_bit+0)
0x0546	0x3700B1  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,248 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping87:
0x0548	0xAE0016  	BTSS	W11, #0
0x054A	0xA9E2C8  	BCLR	TRISB7_bit, BitPos(TRISB7_bit+0)
0x054C	0xAF0016  	BTSC	W11, #0
0x054E	0xA8E2C8  	BSET	TRISB7_bit, BitPos(TRISB7_bit+0)
0x0550	0x3700AC  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,249 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping88:
0x0552	0xAE0016  	BTSS	W11, #0
0x0554	0xA902C9  	BCLR	TRISB8_bit, BitPos(TRISB8_bit+0)
0x0556	0xAF0016  	BTSC	W11, #0
0x0558	0xA802C9  	BSET	TRISB8_bit, BitPos(TRISB8_bit+0)
0x055A	0x3700A7  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,250 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping89:
0x055C	0xAE0016  	BTSS	W11, #0
0x055E	0xA922C9  	BCLR	TRISB9_bit, BitPos(TRISB9_bit+0)
0x0560	0xAF0016  	BTSC	W11, #0
0x0562	0xA822C9  	BSET	TRISB9_bit, BitPos(TRISB9_bit+0)
0x0564	0x3700A2  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,251 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping90:
0x0566	0xAE0016  	BTSS	W11, #0
0x0568	0xA982E8  	BCLR	TRISF4_bit, BitPos(TRISF4_bit+0)
0x056A	0xAF0016  	BTSC	W11, #0
0x056C	0xA882E8  	BSET	TRISF4_bit, BitPos(TRISF4_bit+0)
0x056E	0x37009D  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,252 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping91:
0x0570	0xAE0016  	BTSS	W11, #0
0x0572	0xA902D8  	BCLR	TRISD0_bit, BitPos(TRISD0_bit+0)
0x0574	0xAF0016  	BTSC	W11, #0
0x0576	0xA802D8  	BSET	TRISD0_bit, BitPos(TRISD0_bit+0)
0x0578	0x370098  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,253 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping92:
0x057A	0xAE0016  	BTSS	W11, #0
0x057C	0xA962D9  	BCLR	TRISD11_bit, BitPos(TRISD11_bit+0)
0x057E	0xAF0016  	BTSC	W11, #0
0x0580	0xA862D9  	BSET	TRISD11_bit, BitPos(TRISD11_bit+0)
0x0582	0x370093  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,254 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping93:
0x0584	0xAE0016  	BTSS	W11, #0
0x0586	0xA942C8  	BCLR	TRISB2_bit, BitPos(TRISB2_bit+0)
0x0588	0xAF0016  	BTSC	W11, #0
0x058A	0xA842C8  	BSET	TRISB2_bit, BitPos(TRISB2_bit+0)
0x058C	0x37008E  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,255 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping94:
0x058E	0xAE0016  	BTSS	W11, #0
0x0590	0xA9C2C9  	BCLR	TRISB14_bit, BitPos(TRISB14_bit+0)
0x0592	0xAF0016  	BTSC	W11, #0
0x0594	0xA8C2C9  	BSET	TRISB14_bit, BitPos(TRISB14_bit+0)
0x0596	0x370089  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,257 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping95:
0x0598	0xAE0016  	BTSS	W11, #0
0x059A	0xA962E8  	BCLR	TRISF3_bit, BitPos(TRISF3_bit+0)
0x059C	0xAF0016  	BTSC	W11, #0
0x059E	0xA862E8  	BSET	TRISF3_bit, BitPos(TRISF3_bit+0)
0x05A0	0x370084  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,258 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping96:
0x05A2	0xAE0016  	BTSS	W11, #0
0x05A4	0xA9A2E8  	BCLR	TRISF5_bit, BitPos(TRISF5_bit+0)
0x05A6	0xAF0016  	BTSC	W11, #0
0x05A8	0xA8A2E8  	BSET	TRISF5_bit, BitPos(TRISF5_bit+0)
0x05AA	0x37007F  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,259 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping97:
0x05AC	0xAE0016  	BTSS	W11, #0
0x05AE	0xA9A2C8  	BCLR	TRISB5_bit, BitPos(TRISB5_bit+0)
0x05B0	0xAF0016  	BTSC	W11, #0
0x05B2	0xA8A2C8  	BSET	TRISB5_bit, BitPos(TRISB5_bit+0)
0x05B4	0x37007A  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,260 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping98:
0x05B6	0xAE0016  	BTSS	W11, #0
0x05B8	0xA902F1  	BCLR	TRISG8_bit, BitPos(TRISG8_bit+0)
0x05BA	0xAF0016  	BTSC	W11, #0
0x05BC	0xA802F1  	BSET	TRISG8_bit, BitPos(TRISG8_bit+0)
0x05BE	0x370075  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,261 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping99:
0x05C0	0xAE0016  	BTSS	W11, #0
0x05C2	0xA9A2D8  	BCLR	TRISD5_bit, BitPos(TRISD5_bit+0)
0x05C4	0xAF0016  	BTSC	W11, #0
0x05C6	0xA8A2D8  	BSET	TRISD5_bit, BitPos(TRISD5_bit+0)
0x05C8	0x370070  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,262 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping100:
0x05CA	0xAE0016  	BTSS	W11, #0
0x05CC	0xA9C2F0  	BCLR	TRISG6_bit, BitPos(TRISG6_bit+0)
0x05CE	0xAF0016  	BTSC	W11, #0
0x05D0	0xA8C2F0  	BSET	TRISG6_bit, BitPos(TRISG6_bit+0)
0x05D2	0x37006B  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,263 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping101:
0x05D4	0xAE0016  	BTSS	W11, #0
0x05D6	0xA962D8  	BCLR	TRISD3_bit, BitPos(TRISD3_bit+0)
0x05D8	0xAF0016  	BTSC	W11, #0
0x05DA	0xA862D8  	BSET	TRISD3_bit, BitPos(TRISD3_bit+0)
0x05DC	0x370066  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,264 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping102:
0x05DE	0xAE0016  	BTSS	W11, #0
0x05E0	0xA942D8  	BCLR	TRISD2_bit, BitPos(TRISD2_bit+0)
0x05E2	0xAF0016  	BTSC	W11, #0
0x05E4	0xA842D8  	BSET	TRISD2_bit, BitPos(TRISD2_bit+0)
0x05E6	0x370061  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,265 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping103:
0x05E8	0xAE0016  	BTSS	W11, #0
0x05EA	0xA922D8  	BCLR	TRISD1_bit, BitPos(TRISD1_bit+0)
0x05EC	0xAF0016  	BTSC	W11, #0
0x05EE	0xA822D8  	BSET	TRISD1_bit, BitPos(TRISD1_bit+0)
0x05F0	0x37005C  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,266 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping104:
0x05F2	0xAE0016  	BTSS	W11, #0
0x05F4	0xA982D8  	BCLR	TRISD4_bit, BitPos(TRISD4_bit+0)
0x05F6	0xAF0016  	BTSC	W11, #0
0x05F8	0xA882D8  	BSET	TRISD4_bit, BitPos(TRISD4_bit+0)
0x05FA	0x370057  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,267 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping105:
0x05FC	0xAE0016  	BTSS	W11, #0
0x05FE	0xA9C2F0  	BCLR	TRISG6_bit, BitPos(TRISG6_bit+0)
0x0600	0xAF0016  	BTSC	W11, #0
0x0602	0xA8C2F0  	BSET	TRISG6_bit, BitPos(TRISG6_bit+0)
0x0604	0x370052  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,268 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping106:
0x0606	0xAE0016  	BTSS	W11, #0
0x0608	0xA922F1  	BCLR	TRISG9_bit, BitPos(TRISG9_bit+0)
0x060A	0xAF0016  	BTSC	W11, #0
0x060C	0xA822F1  	BSET	TRISG9_bit, BitPos(TRISG9_bit+0)
0x060E	0x37004D  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,269 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping107:
0x0610	0xAE0016  	BTSS	W11, #0
0x0612	0xA982C8  	BCLR	TRISB4_bit, BitPos(TRISB4_bit+0)
0x0614	0xAF0016  	BTSC	W11, #0
0x0616	0xA882C8  	BSET	TRISB4_bit, BitPos(TRISB4_bit+0)
0x0618	0x370048  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,270 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping108:
0x061A	0xAE0016  	BTSS	W11, #0
0x061C	0xA9E2C9  	BCLR	TRISB15_bit, BitPos(TRISB15_bit+0)
0x061E	0xAF0016  	BTSC	W11, #0
0x0620	0xA8E2C9  	BSET	TRISB15_bit, BitPos(TRISB15_bit+0)
0x0622	0x370043  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,271 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping109:
0x0624	0xAE0016  	BTSS	W11, #0
0x0626	0xA942E8  	BCLR	TRISF2_bit, BitPos(TRISF2_bit+0)
0x0628	0xAF0016  	BTSC	W11, #0
0x062A	0xA842E8  	BSET	TRISF2_bit, BitPos(TRISF2_bit+0)
0x062C	0x37003E  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
;__Lib_PPS_24FJ128GA306.c,275 :: 		
L___Lib_PPS_24FJ128GA306__PPS_Mapping110:
0x062E	0xEF2000  	CLR	W0
0x0630	0x980700  	MOV	W0, [W14+0]
;__Lib_PPS_24FJ128GA306.c,277 :: 		
0x0632	0x37003B  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping80
L___Lib_PPS_24FJ128GA306__PPS_Mapping79:
0x0634	0xE15460  	CP.B	W10, #0
0x0636	0x32FF6A  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping81
L___Lib_PPS_24FJ128GA306__PPS_Mapping187:
0x0638	0xE15461  	CP.B	W10, #1
0x063A	0x32FF6D  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping82
L___Lib_PPS_24FJ128GA306__PPS_Mapping188:
0x063C	0xE15462  	CP.B	W10, #2
0x063E	0x32FF70  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping83
L___Lib_PPS_24FJ128GA306__PPS_Mapping189:
0x0640	0xE15463  	CP.B	W10, #3
0x0642	0x32FF73  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping84
L___Lib_PPS_24FJ128GA306__PPS_Mapping190:
0x0644	0xE15464  	CP.B	W10, #4
0x0646	0x32FF76  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping85
L___Lib_PPS_24FJ128GA306__PPS_Mapping191:
0x0648	0xE15466  	CP.B	W10, #6
0x064A	0x32FF79  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping86
L___Lib_PPS_24FJ128GA306__PPS_Mapping192:
0x064C	0xE15467  	CP.B	W10, #7
0x064E	0x32FF7C  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping87
L___Lib_PPS_24FJ128GA306__PPS_Mapping193:
0x0650	0xE15468  	CP.B	W10, #8
0x0652	0x32FF7F  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping88
L___Lib_PPS_24FJ128GA306__PPS_Mapping194:
0x0654	0xE15469  	CP.B	W10, #9
0x0656	0x32FF82  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping89
L___Lib_PPS_24FJ128GA306__PPS_Mapping195:
0x0658	0xE1546A  	CP.B	W10, #10
0x065A	0x32FF85  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping90
L___Lib_PPS_24FJ128GA306__PPS_Mapping196:
0x065C	0xE1546B  	CP.B	W10, #11
0x065E	0x32FF88  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping91
L___Lib_PPS_24FJ128GA306__PPS_Mapping197:
0x0660	0xE1546C  	CP.B	W10, #12
0x0662	0x32FF8B  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping92
L___Lib_PPS_24FJ128GA306__PPS_Mapping198:
0x0664	0xE1546D  	CP.B	W10, #13
0x0666	0x32FF8E  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping93
L___Lib_PPS_24FJ128GA306__PPS_Mapping199:
0x0668	0xE1546E  	CP.B	W10, #14
0x066A	0x32FF91  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping94
L___Lib_PPS_24FJ128GA306__PPS_Mapping200:
0x066C	0xE15470  	CP.B	W10, #16
0x066E	0x32FF94  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping95
L___Lib_PPS_24FJ128GA306__PPS_Mapping201:
0x0670	0xE15471  	CP.B	W10, #17
0x0672	0x32FF97  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping96
L___Lib_PPS_24FJ128GA306__PPS_Mapping202:
0x0674	0xE15472  	CP.B	W10, #18
0x0676	0x32FF9A  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping97
L___Lib_PPS_24FJ128GA306__PPS_Mapping203:
0x0678	0xE15473  	CP.B	W10, #19
0x067A	0x32FF9D  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping98
L___Lib_PPS_24FJ128GA306__PPS_Mapping204:
0x067C	0xE15474  	CP.B	W10, #20
0x067E	0x32FFA0  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping99
L___Lib_PPS_24FJ128GA306__PPS_Mapping205:
0x0680	0xE15475  	CP.B	W10, #21
0x0682	0x32FFA3  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping100
L___Lib_PPS_24FJ128GA306__PPS_Mapping206:
0x0684	0xE15476  	CP.B	W10, #22
0x0686	0x32FFA6  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping101
L___Lib_PPS_24FJ128GA306__PPS_Mapping207:
0x0688	0xE15477  	CP.B	W10, #23
0x068A	0x32FFA9  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping102
L___Lib_PPS_24FJ128GA306__PPS_Mapping208:
0x068C	0xE15478  	CP.B	W10, #24
0x068E	0x32FFAC  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping103
L___Lib_PPS_24FJ128GA306__PPS_Mapping209:
0x0690	0xE15479  	CP.B	W10, #25
0x0692	0x32FFAF  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping104
L___Lib_PPS_24FJ128GA306__PPS_Mapping210:
0x0694	0xE1547A  	CP.B	W10, #26
0x0696	0x32FFB2  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping105
L___Lib_PPS_24FJ128GA306__PPS_Mapping211:
0x0698	0xE1547B  	CP.B	W10, #27
0x069A	0x32FFB5  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping106
L___Lib_PPS_24FJ128GA306__PPS_Mapping212:
0x069C	0xE1547C  	CP.B	W10, #28
0x069E	0x32FFB8  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping107
L___Lib_PPS_24FJ128GA306__PPS_Mapping213:
0x06A0	0xE1547D  	CP.B	W10, #29
0x06A2	0x32FFBB  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping108
L___Lib_PPS_24FJ128GA306__PPS_Mapping214:
0x06A4	0xE1547E  	CP.B	W10, #30
0x06A6	0x32FFBE  	BRA Z	L___Lib_PPS_24FJ128GA306__PPS_Mapping109
L___Lib_PPS_24FJ128GA306__PPS_Mapping215:
0x06A8	0x37FFC2  	BRA	L___Lib_PPS_24FJ128GA306__PPS_Mapping110
L___Lib_PPS_24FJ128GA306__PPS_Mapping80:
;__Lib_PPS_24FJ128GA306.c,279 :: 		
0x06AA	0x90000E  	MOV	[W14+0], W0
;__Lib_PPS_24FJ128GA306.c,280 :: 		
L_end__PPS_Mapping:
0x06AC	0xFA8000  	ULNK
0x06AE	0x060000  	RETURN
; end of __Lib_PPS_24FJ128GA306__PPS_Mapping
_Lock_IOLOCK:
0x0200	0xFA0000  	LNK	#0
;__Lib_PPS_24FJ128GA306.c,100 :: 		
;__Lib_PPS_24FJ128GA306.c,101 :: 		
0x0202	0x207421  	MOV	#lo_addr(OSCCON), W1
;__Lib_PPS_24FJ128GA306.c,102 :: 		
0x0204	0x200462  	MOV	#70, W2
;__Lib_PPS_24FJ128GA306.c,103 :: 		
0x0206	0x200573  	MOV	#87, W3
;__Lib_PPS_24FJ128GA306.c,105 :: 		
0x0208	0x784882  	MOV.B	W2, [W1]
;__Lib_PPS_24FJ128GA306.c,106 :: 		
0x020A	0x784883  	MOV.B	W3, [W1]
;__Lib_PPS_24FJ128GA306.c,108 :: 		
0x020C	0xA8C742  	BSET	IOLOCK_bit, BitPos(IOLOCK_bit+0)
;__Lib_PPS_24FJ128GA306.c,109 :: 		
L_end_Lock_IOLOCK:
0x020E	0xFA8000  	ULNK
0x0210	0x060000  	RETURN
; end of _Lock_IOLOCK
_UART1_Write_Text:
0x0AF2	0xFA0000  	LNK	#0
;__Lib_UART_1234_p24_p33.c,92 :: 		
;__Lib_UART_1234_p24_p33.c,93 :: 		
; counter start address is: 2 (W1)
0x0AF4	0xEF2002  	CLR	W1
;__Lib_UART_1234_p24_p33.c,95 :: 		
; data_ start address is: 0 (W0)
0x0AF6	0x78401A  	MOV.B	[W10], W0
; counter end address is: 2 (W1)
; data_ end address is: 0 (W0)
;__Lib_UART_1234_p24_p33.c,96 :: 		
L_UART1_Write_Text2:
; data_ start address is: 0 (W0)
; counter start address is: 2 (W1)
0x0AF8	0xE10460  	CP.B	W0, #0
0x0AFA	0x32000A  	BRA Z	L_UART1_Write_Text3
L__UART1_Write_Text129:
;__Lib_UART_1234_p24_p33.c,97 :: 		
0x0AFC	0x781F8A  	PUSH	W10
; data_ end address is: 0 (W0)
0x0AFE	0xFB8500  	ZE	W0, W10
0x0B00	0x07FB8E  	RCALL	_UART1_Write
0x0B02	0x78054F  	POP	W10
;__Lib_UART_1234_p24_p33.c,98 :: 		
0x0B04	0x40C061  	ADD.B	W1, #1, W0
0x0B06	0x784080  	MOV.B	W0, W1
;__Lib_UART_1234_p24_p33.c,99 :: 		
0x0B08	0xFB8000  	ZE	W0, W0
0x0B0A	0x450000  	ADD	W10, W0, W0
; data_ start address is: 0 (W0)
0x0B0C	0x784010  	MOV.B	[W0], W0
;__Lib_UART_1234_p24_p33.c,100 :: 		
; counter end address is: 2 (W1)
; data_ end address is: 0 (W0)
0x0B0E	0x37FFF4  	BRA	L_UART1_Write_Text2
L_UART1_Write_Text3:
;__Lib_UART_1234_p24_p33.c,101 :: 		
L_end_UART1_Write_Text:
0x0B10	0xFA8000  	ULNK
0x0B12	0x060000  	RETURN
; end of _UART1_Write_Text
_UART1_Write:
0x021E	0xFA0000  	LNK	#0
;__Lib_UART_1234_p24_p33.c,86 :: 		
;__Lib_UART_1234_p24_p33.c,87 :: 		
L_UART1_Write0:
0x0220	0xAF0223  	BTSC	U1STA, #8
0x0222	0x370001  	BRA	L_UART1_Write1
0x0224	0x37FFFD  	BRA	L_UART1_Write0
L_UART1_Write1:
;__Lib_UART_1234_p24_p33.c,88 :: 		
0x0226	0x88112A  	MOV	W10, U1TXREG
;__Lib_UART_1234_p24_p33.c,89 :: 		
L_end_UART1_Write:
0x0228	0xFA8000  	ULNK
0x022A	0x060000  	RETURN
; end of _UART1_Write
_Get_Command:
0x0B86	0xFA0014  	LNK	#20
;T3439.c,324 :: 		void Get_Command() {
;T3439.c,326 :: 		if (uart1_Data_Ready()) {
0x0B88	0x781F8A  	PUSH	W10
0x0B8A	0x781F8B  	PUSH	W11
0x0B8C	0x781F8C  	PUSH	W12
0x0B8E	0x07FFC2  	RCALL	_UART1_Data_Ready
0x0B90	0xE20000  	CP0	W0
0x0B92	0x320067  	BRA Z	L_Get_Command51
L__Get_Command113:
;T3439.c,328 :: 		uart1_read_text(input, "\r\n", sizeof(input)); // Read String data up to 10th charachter if \r if found stop looking and put data in input.
0x0B94	0x470060  	ADD	W14, #0, W0
0x0B96	0xB3C14C  	MOV.B	#20, W12
0x0B98	0x20824B  	MOV	#lo_addr(?lstr5_T3439), W11
0x0B9A	0x780500  	MOV	W0, W10
0x0B9C	0x07FFC0  	RCALL	_UART1_Read_Text
;T3439.c,330 :: 		if (strcmp(input, COMMAND_GET_POS) == 0) {
0x0B9E	0x470060  	ADD	W14, #0, W0
0x0BA0	0x208E8B  	MOV	#lo_addr(_COMMAND_GET_POS), W11
0x0BA2	0x780500  	MOV	W0, W10
0x0BA4	0x07FE1C  	RCALL	_strcmp
0x0BA6	0xE10060  	CP	W0, #0
0x0BA8	0x3A0004  	BRA NZ	L_Get_Command52
L__Get_Command114:
;T3439.c,331 :: 		Motor_Command(GET_POS, sizeof(GET_POS));
0x0BAA	0x20009B  	MOV	#9, W11
0x0BAC	0x20837A  	MOV	#lo_addr(_GET_POS), W10
0x0BAE	0x07FEDE  	RCALL	_Motor_Command
;T3439.c,332 :: 		} else if (strcmp(input, COMMMAND_SET_0_POS) == 0) {
0x0BB0	0x370058  	BRA	L_Get_Command53
L_Get_Command52:
0x0BB2	0x470060  	ADD	W14, #0, W0
0x0BB4	0x20827B  	MOV	#lo_addr(_COMMMAND_SET_0_POS), W11
0x0BB6	0x780500  	MOV	W0, W10
0x0BB8	0x07FE12  	RCALL	_strcmp
0x0BBA	0xE10060  	CP	W0, #0
0x0BBC	0x3A0004  	BRA NZ	L_Get_Command54
L__Get_Command115:
;T3439.c,333 :: 		Motor_Command(SET_0_POS, sizeof(SET_0_POS));
0x0BBE	0x20009B  	MOV	#9, W11
0x0BC0	0x208F2A  	MOV	#lo_addr(_SET_0_POS), W10
0x0BC2	0x07FED4  	RCALL	_Motor_Command
;T3439.c,334 :: 		} else if (strcmp(input, COMMMAND_MV_ABS_0) == 0) {
0x0BC4	0x37004E  	BRA	L_Get_Command55
L_Get_Command54:
0x0BC6	0x470060  	ADD	W14, #0, W0
0x0BC8	0x20913B  	MOV	#lo_addr(_COMMMAND_MV_ABS_0), W11
0x0BCA	0x780500  	MOV	W0, W10
0x0BCC	0x07FE08  	RCALL	_strcmp
0x0BCE	0xE10060  	CP	W0, #0
0x0BD0	0x3A0004  	BRA NZ	L_Get_Command56
L__Get_Command116:
;T3439.c,335 :: 		Motor_Command(MV_ABS_0, sizeof(MV_ABS_0));
0x0BD2	0x20009B  	MOV	#9, W11
0x0BD4	0x208DFA  	MOV	#lo_addr(_MV_ABS_0), W10
0x0BD6	0x07FECA  	RCALL	_Motor_Command
;T3439.c,336 :: 		} else if (strcmp(input, COMMMAND_RORAT5) == 0) {
0x0BD8	0x370044  	BRA	L_Get_Command57
L_Get_Command56:
0x0BDA	0x470060  	ADD	W14, #0, W0
0x0BDC	0x208D5B  	MOV	#lo_addr(_COMMMAND_RORAT5), W11
0x0BDE	0x780500  	MOV	W0, W10
0x0BE0	0x07FDFE  	RCALL	_strcmp
0x0BE2	0xE10060  	CP	W0, #0
0x0BE4	0x3A0004  	BRA NZ	L_Get_Command58
L__Get_Command117:
;T3439.c,337 :: 		Motor_Command(RORAT5, sizeof(RORAT5));
0x0BE6	0x20009B  	MOV	#9, W11
0x0BE8	0x20864A  	MOV	#lo_addr(_RORAT5), W10
0x0BEA	0x07FEC0  	RCALL	_Motor_Command
;T3439.c,338 :: 		} else if (strcmp(input, COMMMAND_ROLAT5) == 0) {
0x0BEC	0x37003A  	BRA	L_Get_Command59
L_Get_Command58:
0x0BEE	0x470060  	ADD	W14, #0, W0
0x0BF0	0x20840B  	MOV	#lo_addr(_COMMMAND_ROLAT5), W11
0x0BF2	0x780500  	MOV	W0, W10
0x0BF4	0x07FDF4  	RCALL	_strcmp
0x0BF6	0xE10060  	CP	W0, #0
0x0BF8	0x3A0004  	BRA NZ	L_Get_Command60
L__Get_Command118:
;T3439.c,339 :: 		Motor_Command(ROLAT5, sizeof(ROLAT5));
0x0BFA	0x20009B  	MOV	#9, W11
0x0BFC	0x20875A  	MOV	#lo_addr(_ROLAT5), W10
0x0BFE	0x07FEB6  	RCALL	_Motor_Command
;T3439.c,340 :: 		} else if (strcmp(input, COMMAND_START) == 0) {
0x0C00	0x370030  	BRA	L_Get_Command61
L_Get_Command60:
0x0C02	0x470060  	ADD	W14, #0, W0
0x0C04	0x2086DB  	MOV	#lo_addr(_COMMAND_START), W11
0x0C06	0x780500  	MOV	W0, W10
0x0C08	0x07FDEA  	RCALL	_strcmp
0x0C0A	0xE10060  	CP	W0, #0
0x0C0C	0x3A000A  	BRA NZ	L_Get_Command62
L__Get_Command119:
;T3439.c,344 :: 		Motor_Command(ROLAT5, sizeof(ROLAT5));
0x0C0E	0x20009B  	MOV	#9, W11
0x0C10	0x20875A  	MOV	#lo_addr(_ROLAT5), W10
0x0C12	0x07FEAC  	RCALL	_Motor_Command
;T3439.c,345 :: 		delay_ms(1000);
0x0C14	0x200298  	MOV	#41, W8
0x0C16	0x2B0B77  	MOV	#45239, W7
L_Get_Command63:
0x0C18	0xED200E  	DEC	W7
0x0C1A	0x3AFFFE  	BRA NZ	L_Get_Command63
0x0C1C	0xED2010  	DEC	W8
0x0C1E	0x3AFFFC  	BRA NZ	L_Get_Command63
;T3439.c,347 :: 		} else if (strcmp(input, COMMMAND_STOP) == 0) {
0x0C20	0x370020  	BRA	L_Get_Command65
L_Get_Command62:
0x0C22	0x470060  	ADD	W14, #0, W0
0x0C24	0x20800B  	MOV	#lo_addr(_COMMMAND_STOP), W11
0x0C26	0x780500  	MOV	W0, W10
0x0C28	0x07FDDA  	RCALL	_strcmp
0x0C2A	0xE10060  	CP	W0, #0
0x0C2C	0x3A0006  	BRA NZ	L_Get_Command66
L__Get_Command120:
;T3439.c,348 :: 		uart1_write_text("Stopped!");
0x0C2E	0x2081BA  	MOV	#lo_addr(?lstr6_T3439), W10
0x0C30	0x07FF60  	RCALL	_UART1_Write_Text
;T3439.c,349 :: 		Motor_Command(STOP, sizeof(STOP));
0x0C32	0x20009B  	MOV	#9, W11
0x0C34	0x20812A  	MOV	#lo_addr(_STOP), W10
0x0C36	0x07FE9A  	RCALL	_Motor_Command
;T3439.c,350 :: 		} else if (strcmp(input, COMMAND_RESET) == 0) {
0x0C38	0x370014  	BRA	L_Get_Command67
L_Get_Command66:
0x0C3A	0x470060  	ADD	W14, #0, W0
0x0C3C	0x2080AB  	MOV	#lo_addr(_COMMAND_RESET), W11
0x0C3E	0x780500  	MOV	W0, W10
0x0C40	0x07FDCE  	RCALL	_strcmp
0x0C42	0xE10060  	CP	W0, #0
0x0C44	0x3A0002  	BRA NZ	L_Get_Command68
L__Get_Command121:
;T3439.c,352 :: 		reset
0x0C46	0xFE0000  	RESET
;T3439.c,354 :: 		} else {
0x0C48	0x37000C  	BRA	L_Get_Command69
L_Get_Command68:
;T3439.c,355 :: 		if (Debug)
0x0C4A	0x209120  	MOV	#lo_addr(_Debug), W0
0x0C4C	0xE00410  	CP0.B	[W0]
0x0C4E	0x320002  	BRA Z	L_Get_Command70
L__Get_Command122:
;T3439.c,356 :: 		uart1_write_text("Unrecognized command: "); //Failed to recognize.
0x0C50	0x208FBA  	MOV	#lo_addr(?lstr7_T3439), W10
0x0C52	0x07FF4F  	RCALL	_UART1_Write_Text
L_Get_Command70:
;T3439.c,357 :: 		uart1_write_text(input); //output failed command.
0x0C54	0x470060  	ADD	W14, #0, W0
0x0C56	0x780500  	MOV	W0, W10
0x0C58	0x07FF4C  	RCALL	_UART1_Write_Text
;T3439.c,358 :: 		input[20] = 0;
0x0C5A	0x470060  	ADD	W14, #0, W0
0x0C5C	0x4000F4  	ADD	W0, #20, W1
0x0C5E	0xEF2000  	CLR	W0
0x0C60	0x784880  	MOV.B	W0, [W1]
;T3439.c,359 :: 		}
L_Get_Command69:
L_Get_Command67:
L_Get_Command65:
L_Get_Command61:
L_Get_Command59:
L_Get_Command57:
L_Get_Command55:
L_Get_Command53:
;T3439.c,360 :: 		}
L_Get_Command51:
;T3439.c,361 :: 		}
L_end_Get_Command:
0x0C62	0x78064F  	POP	W12
0x0C64	0x7805CF  	POP	W11
0x0C66	0x78054F  	POP	W10
0x0C68	0xFA8000  	ULNK
0x0C6A	0x060000  	RETURN
; end of _Get_Command
_UART1_Data_Ready:
0x0B14	0xFA0000  	LNK	#0
;__Lib_UART_1234_p24_p33.c,103 :: 		
;__Lib_UART_1234_p24_p33.c,104 :: 		
0x0B16	0xBF8222  	MOV	U1STA, WREG
0x0B18	0x600061  	AND	W0, #1, W0
;__Lib_UART_1234_p24_p33.c,106 :: 		
L_end_UART1_Data_Ready:
0x0B1A	0xFA8000  	ULNK
0x0B1C	0x060000  	RETURN
; end of _UART1_Data_Ready
_UART1_Read_Text:
0x0B1E	0xFA0000  	LNK	#0
;__Lib_UART_1234_p24_p33.c,116 :: 		
;__Lib_UART_1234_p24_p33.c,117 :: 		
; out_idx start address is: 4 (W2)
0x0B20	0xEF2004  	CLR	W2
; delim_idx start address is: 0 (W0)
0x0B22	0xEF2000  	CLR	W0
; out_idx end address is: 4 (W2)
; delim_idx end address is: 0 (W0)
0x0B24	0x784200  	MOV.B	W0, W4
;__Lib_UART_1234_p24_p33.c,119 :: 		
L_UART1_Read_Text4:
; delim_idx start address is: 8 (W4)
; out_idx start address is: 4 (W2)
0x0B26	0xE24018  	CP0.B	W12
0x0B28	0x32002A  	BRA Z	L_UART1_Read_Text5
L__UART1_Read_Text133:
;__Lib_UART_1234_p24_p33.c,121 :: 		
0x0B2A	0xB3CFF0  	MOV.B	#255, W0
0x0B2C	0xE16400  	CP.B	W12, W0
0x0B2E	0x320002  	BRA Z	L_UART1_Read_Text6
L__UART1_Read_Text134:
;__Lib_UART_1234_p24_p33.c,122 :: 		
0x0B30	0x564061  	SUB.B	W12, #1, W0
0x0B32	0x784600  	MOV.B	W0, W12
L_UART1_Read_Text6:
;__Lib_UART_1234_p24_p33.c,124 :: 		
; out_idx end address is: 4 (W2)
L_UART1_Read_Text7:
; delim_idx end address is: 8 (W4)
; out_idx start address is: 4 (W2)
; delim_idx start address is: 8 (W4)
0x0B34	0x07FFEF  	RCALL	_UART1_Data_Ready
0x0B36	0xE10060  	CP	W0, #0
0x0B38	0x3A0001  	BRA NZ	L_UART1_Read_Text8
L__UART1_Read_Text135:
;__Lib_UART_1234_p24_p33.c,125 :: 		
0x0B3A	0x37FFFC  	BRA	L_UART1_Read_Text7
L_UART1_Read_Text8:
;__Lib_UART_1234_p24_p33.c,127 :: 		
0x0B3C	0x07FB6A  	RCALL	_UART1_Read
; r_data start address is: 6 (W3)
0x0B3E	0x784180  	MOV.B	W0, W3
;__Lib_UART_1234_p24_p33.c,128 :: 		
0x0B40	0xFB8082  	ZE	W2, W1
0x0B42	0x450081  	ADD	W10, W1, W1
0x0B44	0x784880  	MOV.B	W0, [W1]
0x0B46	0xEC6004  	INC.B	W2
;__Lib_UART_1234_p24_p33.c,129 :: 		
0x0B48	0xFB8004  	ZE	W4, W0
0x0B4A	0x458000  	ADD	W11, W0, W0
0x0B4C	0xE11C10  	CP.B	W3, [W0]
0x0B4E	0x3A0002  	BRA NZ	L_UART1_Read_Text9
L__UART1_Read_Text136:
; r_data end address is: 6 (W3)
;__Lib_UART_1234_p24_p33.c,130 :: 		
; delim_idx start address is: 6 (W3)
0x0B50	0x4241E1  	ADD.B	W4, #1, W3
; delim_idx end address is: 8 (W4)
;__Lib_UART_1234_p24_p33.c,131 :: 		
; delim_idx end address is: 6 (W3)
0x0B52	0x370007  	BRA	L_UART1_Read_Text10
L_UART1_Read_Text9:
;__Lib_UART_1234_p24_p33.c,133 :: 		
; delim_idx start address is: 0 (W0)
; r_data start address is: 6 (W3)
0x0B54	0xEF2000  	CLR	W0
;__Lib_UART_1234_p24_p33.c,134 :: 		
0x0B56	0xE11C1B  	CP.B	W3, [W11]
0x0B58	0x3A0003  	BRA NZ	L__UART1_Read_Text111
L__UART1_Read_Text137:
; r_data end address is: 6 (W3)
;__Lib_UART_1234_p24_p33.c,135 :: 		
; delim_idx start address is: 0 (W0)
0x0B5A	0xEC6000  	INC.B	W0
; delim_idx end address is: 0 (W0)
0x0B5C	0x784180  	MOV.B	W0, W3
; delim_idx end address is: 0 (W0)
;__Lib_UART_1234_p24_p33.c,136 :: 		
0x0B5E	0x370001  	BRA	L_UART1_Read_Text11
L__UART1_Read_Text111:
;__Lib_UART_1234_p24_p33.c,134 :: 		
0x0B60	0x784180  	MOV.B	W0, W3
;__Lib_UART_1234_p24_p33.c,136 :: 		
L_UART1_Read_Text11:
;__Lib_UART_1234_p24_p33.c,137 :: 		
; delim_idx start address is: 6 (W3)
; delim_idx end address is: 6 (W3)
L_UART1_Read_Text10:
;__Lib_UART_1234_p24_p33.c,139 :: 		
; delim_idx start address is: 6 (W3)
0x0B62	0xFB8003  	ZE	W3, W0
0x0B64	0x458000  	ADD	W11, W0, W0
0x0B66	0x784010  	MOV.B	[W0], W0
0x0B68	0xE10460  	CP.B	W0, #0
0x0B6A	0x3A0007  	BRA NZ	L_UART1_Read_Text12
L__UART1_Read_Text138:
;__Lib_UART_1234_p24_p33.c,140 :: 		
0x0B6C	0xFB8082  	ZE	W2, W1
; out_idx end address is: 4 (W2)
0x0B6E	0xFB8003  	ZE	W3, W0
; delim_idx end address is: 6 (W3)
0x0B70	0x508000  	SUB	W1, W0, W0
0x0B72	0x450080  	ADD	W10, W0, W1
0x0B74	0xEF2000  	CLR	W0
0x0B76	0x784880  	MOV.B	W0, [W1]
;__Lib_UART_1234_p24_p33.c,141 :: 		
0x0B78	0x370004  	BRA	L_end_UART1_Read_Text
;__Lib_UART_1234_p24_p33.c,142 :: 		
L_UART1_Read_Text12:
;__Lib_UART_1234_p24_p33.c,144 :: 		
; delim_idx start address is: 6 (W3)
; out_idx start address is: 4 (W2)
; out_idx end address is: 4 (W2)
; delim_idx end address is: 6 (W3)
0x0B7A	0x784203  	MOV.B	W3, W4
0x0B7C	0x37FFD4  	BRA	L_UART1_Read_Text4
L_UART1_Read_Text5:
;__Lib_UART_1234_p24_p33.c,145 :: 		
0x0B7E	0xEF2000  	CLR	W0
0x0B80	0x784D00  	MOV.B	W0, [W10]
;__Lib_UART_1234_p24_p33.c,146 :: 		
L_end_UART1_Read_Text:
0x0B82	0xFA8000  	ULNK
0x0B84	0x060000  	RETURN
; end of _UART1_Read_Text
_UART1_Read:
0x0212	0xFA0000  	LNK	#0
;__Lib_UART_1234_p24_p33.c,108 :: 		
;__Lib_UART_1234_p24_p33.c,109 :: 		
0x0214	0x000000  	NOP
;__Lib_UART_1234_p24_p33.c,110 :: 		
0x0216	0x000000  	NOP
;__Lib_UART_1234_p24_p33.c,111 :: 		
0x0218	0xBF8226  	MOV	U1RXREG, WREG
;__Lib_UART_1234_p24_p33.c,112 :: 		
L_end_UART1_Read:
0x021A	0xFA8000  	ULNK
0x021C	0x060000  	RETURN
; end of _UART1_Read
_strcmp:
0x07DE	0xFA0000  	LNK	#0
;__Lib_CString.c,122 :: 		
;__Lib_CString.c,124 :: 		
L_strcmp30:
0x07E0	0xE0041A  	CP0.B	[W10]
0x07E2	0x320008  	BRA Z	L__strcmp88
L__strcmp130:
0x07E4	0x78401A  	MOV.B	[W10], W0
0x07E6	0xE1041B  	CP.B	W0, [W11]
0x07E8	0x3A0005  	BRA NZ	L__strcmp87
L__strcmp131:
L__strcmp86:
;__Lib_CString.c,125 :: 		
0x07EA	0x450061  	ADD	W10, #1, W0
0x07EC	0x780500  	MOV	W0, W10
0x07EE	0x458061  	ADD	W11, #1, W0
0x07F0	0x780580  	MOV	W0, W11
0x07F2	0x37FFF6  	BRA	L_strcmp30
;__Lib_CString.c,124 :: 		
L__strcmp88:
L__strcmp87:
;__Lib_CString.c,127 :: 		
0x07F4	0x78401B  	MOV.B	[W11], W0
0x07F6	0xFB809A  	ZE	[W10], W1
0x07F8	0xFB8000  	ZE	W0, W0
0x07FA	0x508000  	SUB	W1, W0, W0
;__Lib_CString.c,128 :: 		
L_end_strcmp:
0x07FC	0xFA8000  	ULNK
0x07FE	0x060000  	RETURN
; end of _strcmp
_Motor_Command:
;T3439.c,129 :: 		void Motor_Command(unsigned char * data_get, int data_len) {
;T3439.c,130 :: 		for (i = 0; i < data_len; i++) {
0x096C	0x781F8C  	PUSH	W12
0x096E	0x781F8D  	PUSH	W13
0x0970	0xEF2000  	CLR	W0
0x0972	0x885140  	MOV	W0, _i
L_Motor_Command0:
0x0974	0x20A280  	MOV	#lo_addr(_i), W0
0x0976	0xE15810  	CP	W11, [W0]
0x0978	0x340028  	BRA LE	L_Motor_Command1
L__Motor_Command88:
;T3439.c,131 :: 		if (Debug) {
0x097A	0x209120  	MOV	#lo_addr(_Debug), W0
0x097C	0xE00410  	CP0.B	[W0]
0x097E	0x32000D  	BRA Z	L_Motor_Command3
L__Motor_Command89:
;T3439.c,133 :: 		UART_Set_Active( & UART1_Read, & UART1_Write, & UART1_Data_Ready, & UART1_Tx_Idle);
0x0980	0xBE9F8A  	PUSH.D	W10
0x0982	0x2FFFFD  	MOV	#lo_addr(_UART1_Tx_Idle), W13
0x0984	0x20B14C  	MOV	#lo_addr(_UART1_Data_Ready), W12
0x0986	0x2021EB  	MOV	#lo_addr(_UART1_Write), W11
0x0988	0x20212A  	MOV	#lo_addr(_UART1_Read), W10
0x098A	0x07FE92  	RCALL	_UART_Set_Active
0x098C	0xBE054F  	POP.D	W10
;T3439.c,134 :: 		UART1_Write(data_get[i]);
0x098E	0x20A280  	MOV	#lo_addr(_i), W0
0x0990	0x450010  	ADD	W10, [W0], W0
0x0992	0x781F8A  	PUSH	W10
0x0994	0xFB8510  	ZE	[W0], W10
0x0996	0x07FC43  	RCALL	_UART1_Write
0x0998	0x78054F  	POP	W10
;T3439.c,135 :: 		}
L_Motor_Command3:
;T3439.c,137 :: 		UART_Set_Active( & UART3_Read, & UART3_Write, & UART3_Data_Ready, & UART3_Tx_Idle);
0x099A	0xBE9F8A  	PUSH.D	W10
0x099C	0x2FFFFD  	MOV	#lo_addr(_UART3_Tx_Idle), W13
0x099E	0x20700C  	MOV	#lo_addr(_UART3_Data_Ready), W12
0x09A0	0x206F2B  	MOV	#lo_addr(_UART3_Write), W11
0x09A2	0x206BEA  	MOV	#lo_addr(_UART3_Read), W10
0x09A4	0x07FE85  	RCALL	_UART_Set_Active
0x09A6	0xBE054F  	POP.D	W10
;T3439.c,138 :: 		UART3_Write(data_get[i]);
0x09A8	0x20A280  	MOV	#lo_addr(_i), W0
0x09AA	0x450010  	ADD	W10, [W0], W0
0x09AC	0x781F8A  	PUSH	W10
0x09AE	0xFB8510  	ZE	[W0], W10
0x09B0	0x07FEA0  	RCALL	_UART3_Write
0x09B2	0x78054F  	POP	W10
;T3439.c,141 :: 		UART_Set_Active( & UART1_Read, & UART1_Write, & UART1_Data_Ready, & UART1_Tx_Idle);
0x09B4	0xBE9F8A  	PUSH.D	W10
0x09B6	0x2FFFFD  	MOV	#lo_addr(_UART1_Tx_Idle), W13
0x09B8	0x20B14C  	MOV	#lo_addr(_UART1_Data_Ready), W12
0x09BA	0x2021EB  	MOV	#lo_addr(_UART1_Write), W11
0x09BC	0x20212A  	MOV	#lo_addr(_UART1_Read), W10
0x09BE	0x07FE78  	RCALL	_UART_Set_Active
0x09C0	0xBE054F  	POP.D	W10
;T3439.c,130 :: 		for (i = 0; i < data_len; i++) {
0x09C2	0x200011  	MOV	#1, W1
0x09C4	0x20A280  	MOV	#lo_addr(_i), W0
0x09C6	0x408810  	ADD	W1, [W0], [W0]
;T3439.c,142 :: 		}
0x09C8	0x37FFD5  	BRA	L_Motor_Command0
L_Motor_Command1:
;T3439.c,143 :: 		}
L_end_Motor_Command:
0x09CA	0x7806CF  	POP	W13
0x09CC	0x78064F  	POP	W12
0x09CE	0x060000  	RETURN
; end of _Motor_Command
_UART_Set_Active:
0x06B0	0xFA0000  	LNK	#0
;__Lib_UART_1234_p24_p33.c,1010 :: 		
;__Lib_UART_1234_p24_p33.c,1011 :: 		
0x06B2	0x88512A  	MOV	W10, _UART_Rd_Ptr
;__Lib_UART_1234_p24_p33.c,1012 :: 		
0x06B4	0x88510B  	MOV	W11, _UART_Wr_Ptr
;__Lib_UART_1234_p24_p33.c,1013 :: 		
0x06B6	0x88511C  	MOV	W12, _UART_Rdy_Ptr
;__Lib_UART_1234_p24_p33.c,1014 :: 		
0x06B8	0x88513D  	MOV	W13, _UART_Tx_Idle_Ptr
;__Lib_UART_1234_p24_p33.c,1015 :: 		
L_end_UART_Set_Active:
0x06BA	0xFA8000  	ULNK
0x06BC	0x060000  	RETURN
; end of _UART_Set_Active
_UART3_Write:
0x06F2	0xFA0000  	LNK	#0
;__Lib_UART_1234_p24_p33.c,555 :: 		
;__Lib_UART_1234_p24_p33.c,556 :: 		
L_UART3_Write50:
0x06F4	0xAF0253  	BTSC	U3STA, #8
0x06F6	0x370001  	BRA	L_UART3_Write51
0x06F8	0x37FFFD  	BRA	L_UART3_Write50
L_UART3_Write51:
;__Lib_UART_1234_p24_p33.c,557 :: 		
0x06FA	0x8812AA  	MOV	W10, U3TXREG
;__Lib_UART_1234_p24_p33.c,558 :: 		
L_end_UART3_Write:
0x06FC	0xFA8000  	ULNK
0x06FE	0x060000  	RETURN
; end of _UART3_Write
0x0F18	0x20800A  	MOV	#2048, W10
0x0F1A	0x20000B  	MOV	#0, W11
0x0F1C	0x090114  	REPEAT	#276
0x0F1E	0x781D0B  	MOV	W11, [W10++]
0x0F20	0x060000  	RETURN
0x0F22	0x208001  	MOV	#lo_addr(_COMMMAND_STOP), W1
0x0F24	0x280000  	MOV	#32768, W0
0x0F26	0x090046  	REPEAT	#70
0x0F28	0x7818B0  	MOV	[W0++], [W1++]
0x0F2A	0x7858B0  	MOV.B	[W0++], [W1++]
0x0F2C	0x208901  	MOV	#lo_addr(_completedtask), W1
0x0F2E	0x2810A0  	MOV	#33034, W0
0x0F30	0x090009  	REPEAT	#9
0x0F32	0x7818B0  	MOV	[W0++], [W1++]
0x0F34	0x7858B0  	MOV.B	[W0++], [W1++]
0x0F36	0x2088F1  	MOV	#lo_addr(_TestMode), W1
0x0F38	0x281090  	MOV	#33033, W0
0x0F3A	0x7858B0  	MOV.B	[W0++], [W1++]
0x0F3C	0x208A51  	MOV	#lo_addr(?lstr4_T3439), W1
0x0F3E	0x2808F0  	MOV	#32911, W0
0x0F40	0x090079  	REPEAT	#121
0x0F42	0x7858B0  	MOV.B	[W0++], [W1++]
0x0F44	0x060000  	RETURN
_interrupt3:
0x0DB2	0xF80034  	PUSH	DSWPAG
0x0DB4	0xF80032  	PUSH	DSRPAG
0x0DB6	0xF80036  	PUSH	RCOUNT
0x0DB8	0x781F80  	PUSH	W0
0x0DBA	0x200020  	MOV	#2, W0
0x0DBC	0x09000C  	REPEAT	#12
0x0DBE	0x781FB0  	PUSH	[W0++]
;T3439.c,285 :: 		void interrupt3() iv 0x000007E ics ICS_AUTO {
;T3439.c,287 :: 		if (Debug) {
0x0DC0	0x781F8A  	PUSH	W10
0x0DC2	0x781F8B  	PUSH	W11
0x0DC4	0x209120  	MOV	#lo_addr(_Debug), W0
0x0DC6	0xE00410  	CP0.B	[W0]
0x0DC8	0x320002  	BRA Z	L_interrupt339
L__interrupt3107:
;T3439.c,288 :: 		UART1_Write_Text("Triggered Safety 2\r");
0x0DCA	0x208A5A  	MOV	#lo_addr(?lstr4_T3439), W10
0x0DCC	0x07FE92  	RCALL	_UART1_Write_Text
;T3439.c,289 :: 		}
L_interrupt339:
;T3439.c,291 :: 		if (PORTD.F5 == 1 && TestMode) {
0x0DCE	0xAEA2DA  	BTSS	PORTD, #5
0x0DD0	0x370030  	BRA	L__interrupt386
0x0DD2	0x2088F0  	MOV	#lo_addr(_TestMode), W0
0x0DD4	0xE00410  	CP0.B	[W0]
0x0DD6	0x32002D  	BRA Z	L__interrupt385
L__interrupt3108:
L__interrupt384:
;T3439.c,293 :: 		Motor_Command(STOP, sizeof(STOP));
0x0DD8	0x20009B  	MOV	#9, W11
0x0DDA	0x20812A  	MOV	#lo_addr(_STOP), W10
0x0DDC	0x07FDC7  	RCALL	_Motor_Command
;T3439.c,296 :: 		U1STA.UTXEN = 0;
0x0DDE	0xA94223  	BCLR	U1STA, #10
;T3439.c,297 :: 		U1STA.OERR = 1;
0x0DE0	0xA82222  	BSET.B	U1STA, #1
;T3439.c,298 :: 		U3STA.OERR = 1;
0x0DE2	0xA82252  	BSET.B	U3STA, #1
;T3439.c,299 :: 		Delay_ms(5);
0x0DE4	0x234157  	MOV	#13333, W7
L_interrupt343:
0x0DE6	0xED200E  	DEC	W7
0x0DE8	0x3AFFFE  	BRA NZ	L_interrupt343
0x0DEA	0x000000  	NOP
;T3439.c,300 :: 		U1STA.UTXEN = 1;
0x0DEC	0xA84223  	BSET	U1STA, #10
;T3439.c,301 :: 		U1STA.OERR = 0;
0x0DEE	0xA92222  	BCLR.B	U1STA, #1
;T3439.c,302 :: 		U3STA.OERR = 0;
0x0DF0	0xA92252  	BCLR.B	U3STA, #1
;T3439.c,303 :: 		Motor_Command(GET_POS, sizeof(GET_POS));
0x0DF2	0x20009B  	MOV	#9, W11
0x0DF4	0x20837A  	MOV	#lo_addr(_GET_POS), W10
0x0DF6	0x07FDBA  	RCALL	_Motor_Command
;T3439.c,305 :: 		while (x <= 9) {
L_interrupt345:
0x0DF8	0x804CF0  	MOV	_x, W0
0x0DFA	0xE10069  	CP	W0, #9
0x0DFC	0x3C0018  	BRA GT	L_interrupt346
L__interrupt3109:
;T3439.c,306 :: 		for (i = 0; i < uart3_data_ready(); i++) {
0x0DFE	0xEF2000  	CLR	W0
0x0E00	0x885140  	MOV	W0, _i
L_interrupt347:
0x0E02	0x07FC7E  	RCALL	_UART3_Data_Ready
0x0E04	0x20A281  	MOV	#lo_addr(_i), W1
0x0E06	0xE10011  	CP	W0, [W1]
0x0E08	0x360011  	BRA LEU	L_interrupt348
L__interrupt3110:
;T3439.c,307 :: 		hex[9] = uart3_read();
0x0E0A	0x07FC59  	RCALL	_UART3_Read
0x0E0C	0x209281  	MOV	#lo_addr(_hex+9), W1
0x0E0E	0x784880  	MOV.B	W0, [W1]
;T3439.c,308 :: 		uart1_write(hex);
0x0E10	0x2091FA  	MOV	#lo_addr(_hex), W10
0x0E12	0x07FA05  	RCALL	_UART1_Write
;T3439.c,309 :: 		x++;
0x0E14	0x200011  	MOV	#1, W1
0x0E16	0x2099E0  	MOV	#lo_addr(_x), W0
0x0E18	0x408810  	ADD	W1, [W0], [W0]
;T3439.c,310 :: 		if (x >= 8) {
0x0E1A	0x804CF0  	MOV	_x, W0
0x0E1C	0xE10068  	CP	W0, #8
0x0E1E	0x350002  	BRA LT	L_interrupt350
L__interrupt3111:
;T3439.c,311 :: 		completedtask = 1;
0x0E20	0x200010  	MOV	#1, W0
0x0E22	0x884480  	MOV	W0, _completedtask
;T3439.c,312 :: 		}
L_interrupt350:
;T3439.c,306 :: 		for (i = 0; i < uart3_data_ready(); i++) {
0x0E24	0x200011  	MOV	#1, W1
0x0E26	0x20A280  	MOV	#lo_addr(_i), W0
0x0E28	0x408810  	ADD	W1, [W0], [W0]
;T3439.c,313 :: 		}
0x0E2A	0x37FFEB  	BRA	L_interrupt347
L_interrupt348:
;T3439.c,315 :: 		}
0x0E2C	0x37FFE5  	BRA	L_interrupt345
L_interrupt346:
;T3439.c,318 :: 		IFS1.INT3IF = 0; // Clear interrupt saftey 2 bit
0x0E2E	0xA9A086  	BCLR.B	IFS1, #5
;T3439.c,319 :: 		IEC3.INT3IE = 0; // Disable interrupt saftey 2
0x0E30	0xA9A09A  	BCLR.B	IEC3, #5
;T3439.c,291 :: 		if (PORTD.F5 == 1 && TestMode) {
L__interrupt386:
L__interrupt385:
;T3439.c,322 :: 		}
L_end_interrupt3:
0x0E32	0x7805CF  	POP	W11
0x0E34	0x78054F  	POP	W10
0x0E36	0x2001A0  	MOV	#26, W0
0x0E38	0x09000C  	REPEAT	#12
0x0E3A	0x78104F  	POP	[W0--]
0x0E3C	0x78004F  	POP	W0
0x0E3E	0xF90036  	POP	RCOUNT
0x0E40	0xF90032  	POP	DSRPAG
0x0E42	0xF90034  	POP	DSWPAG
0x0E44	0x064000  	RETFIE
; end of _interrupt3
_UART3_Data_Ready:
0x0700	0xFA0000  	LNK	#0
;__Lib_UART_1234_p24_p33.c,572 :: 		
;__Lib_UART_1234_p24_p33.c,573 :: 		
0x0702	0xBF8252  	MOV	U3STA, WREG
0x0704	0x600061  	AND	W0, #1, W0
;__Lib_UART_1234_p24_p33.c,575 :: 		
L_end_UART3_Data_Ready:
0x0706	0xFA8000  	ULNK
0x0708	0x060000  	RETURN
; end of _UART3_Data_Ready
_UART3_Read:
0x06BE	0xFA0000  	LNK	#0
;__Lib_UART_1234_p24_p33.c,577 :: 		
;__Lib_UART_1234_p24_p33.c,578 :: 		
0x06C0	0x000000  	NOP
;__Lib_UART_1234_p24_p33.c,579 :: 		
0x06C2	0x000000  	NOP
;__Lib_UART_1234_p24_p33.c,580 :: 		
0x06C4	0xBF8256  	MOV	U3RXREG, WREG
;__Lib_UART_1234_p24_p33.c,581 :: 		
L_end_UART3_Read:
0x06C6	0xFA8000  	ULNK
0x06C8	0x060000  	RETURN
; end of _UART3_Read
_interrupt2_low:
0x0E46	0xF80034  	PUSH	DSWPAG
0x0E48	0xF80032  	PUSH	DSRPAG
0x0E4A	0xF80036  	PUSH	RCOUNT
0x0E4C	0x781F80  	PUSH	W0
0x0E4E	0x200020  	MOV	#2, W0
0x0E50	0x09000C  	REPEAT	#12
0x0E52	0x781FB0  	PUSH	[W0++]
;T3439.c,217 :: 		void interrupt2_low() iv 0x000004E ics ICS_AUTO {
;T3439.c,219 :: 		if (Debug) {
0x0E54	0x781F8A  	PUSH	W10
0x0E56	0x781F8B  	PUSH	W11
0x0E58	0x781F8C  	PUSH	W12
0x0E5A	0x209120  	MOV	#lo_addr(_Debug), W0
0x0E5C	0xE00410  	CP0.B	[W0]
0x0E5E	0x320002  	BRA Z	L_interrupt2_low21
L__interrupt2_low98:
;T3439.c,220 :: 		UART1_Write_Text("Triggered Safety 1\r");
0x0E60	0x208C1A  	MOV	#lo_addr(?lstr2_T3439), W10
0x0E62	0x07FE47  	RCALL	_UART1_Write_Text
;T3439.c,221 :: 		}
L_interrupt2_low21:
;T3439.c,223 :: 		if (PORTD.F4 == 1 && TestMode) {
0x0E64	0xAE82DA  	BTSS	PORTD, #4
0x0E66	0x37004D  	BRA	L__interrupt2_low83
0x0E68	0x2088F0  	MOV	#lo_addr(_TestMode), W0
0x0E6A	0xE00410  	CP0.B	[W0]
0x0E6C	0x32004A  	BRA Z	L__interrupt2_low82
L__interrupt2_low99:
L__interrupt2_low81:
;T3439.c,229 :: 		Motor_Command(STOP, sizeof(STOP));
0x0E6E	0x20009B  	MOV	#9, W11
0x0E70	0x20812A  	MOV	#lo_addr(_STOP), W10
0x0E72	0x07FD7C  	RCALL	_Motor_Command
;T3439.c,241 :: 		U1STA.UTXEN = 0;
0x0E74	0xA94223  	BCLR	U1STA, #10
;T3439.c,242 :: 		U1STA.OERR = 1;
0x0E76	0xA82222  	BSET.B	U1STA, #1
;T3439.c,243 :: 		U3STA.OERR = 1;
0x0E78	0xA82252  	BSET.B	U3STA, #1
;T3439.c,244 :: 		Delay_ms(5);
0x0E7A	0x234157  	MOV	#13333, W7
L_interrupt2_low25:
0x0E7C	0xED200E  	DEC	W7
0x0E7E	0x3AFFFE  	BRA NZ	L_interrupt2_low25
0x0E80	0x000000  	NOP
;T3439.c,245 :: 		U1STA.UTXEN = 1;
0x0E82	0xA84223  	BSET	U1STA, #10
;T3439.c,246 :: 		U1STA.OERR = 0;
0x0E84	0xA92222  	BCLR.B	U1STA, #1
;T3439.c,247 :: 		U3STA.OERR = 0;
0x0E86	0xA92252  	BCLR.B	U3STA, #1
;T3439.c,248 :: 		Motor_Command(GET_POS, sizeof(GET_POS));
0x0E88	0x20009B  	MOV	#9, W11
0x0E8A	0x20837A  	MOV	#lo_addr(_GET_POS), W10
0x0E8C	0x07FD6F  	RCALL	_Motor_Command
;T3439.c,254 :: 		while (x <= 9) {
L_interrupt2_low27:
0x0E8E	0x804CF0  	MOV	_x, W0
0x0E90	0xE10069  	CP	W0, #9
0x0E92	0x3C0018  	BRA GT	L_interrupt2_low28
L__interrupt2_low100:
;T3439.c,255 :: 		for (i = 0; i < uart3_data_ready(); i++) {
0x0E94	0xEF2000  	CLR	W0
0x0E96	0x885140  	MOV	W0, _i
L_interrupt2_low29:
0x0E98	0x07FC33  	RCALL	_UART3_Data_Ready
0x0E9A	0x20A281  	MOV	#lo_addr(_i), W1
0x0E9C	0xE10011  	CP	W0, [W1]
0x0E9E	0x360011  	BRA LEU	L_interrupt2_low30
L__interrupt2_low101:
;T3439.c,256 :: 		hex[9] = uart3_read();
0x0EA0	0x07FC0E  	RCALL	_UART3_Read
0x0EA2	0x209281  	MOV	#lo_addr(_hex+9), W1
0x0EA4	0x784880  	MOV.B	W0, [W1]
;T3439.c,257 :: 		uart1_write(hex);
0x0EA6	0x2091FA  	MOV	#lo_addr(_hex), W10
0x0EA8	0x07F9BA  	RCALL	_UART1_Write
;T3439.c,258 :: 		x++;
0x0EAA	0x200011  	MOV	#1, W1
0x0EAC	0x2099E0  	MOV	#lo_addr(_x), W0
0x0EAE	0x408810  	ADD	W1, [W0], [W0]
;T3439.c,259 :: 		if (x >= 8) {
0x0EB0	0x804CF0  	MOV	_x, W0
0x0EB2	0xE10068  	CP	W0, #8
0x0EB4	0x350002  	BRA LT	L_interrupt2_low32
L__interrupt2_low102:
;T3439.c,260 :: 		completedtask = 1;
0x0EB6	0x200010  	MOV	#1, W0
0x0EB8	0x884480  	MOV	W0, _completedtask
;T3439.c,261 :: 		}
L_interrupt2_low32:
;T3439.c,255 :: 		for (i = 0; i < uart3_data_ready(); i++) {
0x0EBA	0x200011  	MOV	#1, W1
0x0EBC	0x20A280  	MOV	#lo_addr(_i), W0
0x0EBE	0x408810  	ADD	W1, [W0], [W0]
;T3439.c,262 :: 		}
0x0EC0	0x37FFEB  	BRA	L_interrupt2_low29
L_interrupt2_low30:
;T3439.c,264 :: 		}
0x0EC2	0x37FFE5  	BRA	L_interrupt2_low27
L_interrupt2_low28:
;T3439.c,267 :: 		while (completedtask == 1) {
L_interrupt2_low33:
0x0EC4	0x804480  	MOV	_completedtask, W0
0x0EC6	0xE10061  	CP	W0, #1
0x0EC8	0x3A001A  	BRA NZ	L_interrupt2_low34
L__interrupt2_low103:
;T3439.c,268 :: 		if (uart1_data_ready()) {
0x0ECA	0x07FE24  	RCALL	_UART1_Data_Ready
0x0ECC	0xE20000  	CP0	W0
0x0ECE	0x320016  	BRA Z	L_interrupt2_low35
L__interrupt2_low104:
;T3439.c,269 :: 		uart1_read_text(input, "\r\n", sizeof(input));
0x0ED0	0xB3C10C  	MOV.B	#16, W12
0x0ED2	0x208A2B  	MOV	#lo_addr(?lstr3_T3439), W11
0x0ED4	0x20892A  	MOV	#lo_addr(_input), W10
0x0ED6	0x07FE23  	RCALL	_UART1_Read_Text
;T3439.c,270 :: 		if (strcmp(input, TOK_OK_SF1) == 0) {
0x0ED8	0x208B9B  	MOV	#lo_addr(_TOK_OK_SF1), W11
0x0EDA	0x20892A  	MOV	#lo_addr(_input), W10
0x0EDC	0x07FC80  	RCALL	_strcmp
0x0EDE	0xE10060  	CP	W0, #0
0x0EE0	0x3A000D  	BRA NZ	L_interrupt2_low36
L__interrupt2_low105:
;T3439.c,271 :: 		Motor_Command(RORAT5, sizeof(RORAT5));
0x0EE2	0x20009B  	MOV	#9, W11
0x0EE4	0x20864A  	MOV	#lo_addr(_RORAT5), W10
0x0EE6	0x07FD42  	RCALL	_Motor_Command
;T3439.c,272 :: 		delay_ms(2500);
0x0EE8	0x200668  	MOV	#102, W8
0x0EEA	0x2B9CB7  	MOV	#47563, W7
L_interrupt2_low37:
0x0EEC	0xED200E  	DEC	W7
0x0EEE	0x3AFFFE  	BRA NZ	L_interrupt2_low37
0x0EF0	0xED2010  	DEC	W8
0x0EF2	0x3AFFFC  	BRA NZ	L_interrupt2_low37
0x0EF4	0x000000  	NOP
;T3439.c,273 :: 		IFS1.INT2IF = 0; // Clear interrupt saftey 1 bit
0x0EF6	0xA9A087  	BCLR	IFS1, #13
;T3439.c,274 :: 		completedtask = 0;
0x0EF8	0xEF2000  	CLR	W0
0x0EFA	0x884480  	MOV	W0, _completedtask
;T3439.c,275 :: 		}
L_interrupt2_low36:
;T3439.c,276 :: 		}
L_interrupt2_low35:
;T3439.c,277 :: 		}
0x0EFC	0x37FFE3  	BRA	L_interrupt2_low33
L_interrupt2_low34:
;T3439.c,280 :: 		IEC1.INT2IE = 0; // Disable interrupt saftey 1
0x0EFE	0xA9A097  	BCLR	IEC1, #13
;T3439.c,281 :: 		IEC3.INT3IE = 1; // Enable interrupt saftey 2
0x0F00	0xA8A09A  	BSET.B	IEC3, #5
;T3439.c,223 :: 		if (PORTD.F4 == 1 && TestMode) {
L__interrupt2_low83:
L__interrupt2_low82:
;T3439.c,283 :: 		}
L_end_interrupt2_low:
0x0F02	0x78064F  	POP	W12
0x0F04	0x7805CF  	POP	W11
0x0F06	0x78054F  	POP	W10
0x0F08	0x2001A0  	MOV	#26, W0
0x0F0A	0x09000C  	REPEAT	#12
0x0F0C	0x78104F  	POP	[W0--]
0x0F0E	0x78004F  	POP	W0
0x0F10	0xF90036  	POP	RCOUNT
0x0F12	0xF90032  	POP	DSRPAG
0x0F14	0xF90034  	POP	DSWPAG
0x0F16	0x064000  	RETFIE
; end of _interrupt2_low
_interrupt1:
0x0D3A	0xF80034  	PUSH	DSWPAG
0x0D3C	0xF80032  	PUSH	DSRPAG
0x0D3E	0xF80036  	PUSH	RCOUNT
0x0D40	0x781F80  	PUSH	W0
0x0D42	0x200020  	MOV	#2, W0
0x0D44	0x09000C  	REPEAT	#12
0x0D46	0x781FB0  	PUSH	[W0++]
;T3439.c,180 :: 		void interrupt1() iv 0x000003C ics ICS_AUTO {
;T3439.c,182 :: 		IFS1.INT1IF = 0;
0x0D48	0x781F8A  	PUSH	W10
0x0D4A	0x781F8B  	PUSH	W11
0x0D4C	0xA98086  	BCLR.B	IFS1, #4
;T3439.c,183 :: 		Delay_ms(10);
0x0D4E	0x2682A7  	MOV	#26666, W7
L_interrupt111:
0x0D50	0xED200E  	DEC	W7
0x0D52	0x3AFFFE  	BRA NZ	L_interrupt111
0x0D54	0x000000  	NOP
0x0D56	0x000000  	NOP
;T3439.c,184 :: 		if (Debug) {
0x0D58	0x209120  	MOV	#lo_addr(_Debug), W0
0x0D5A	0xE00410  	CP0.B	[W0]
0x0D5C	0x320002  	BRA Z	L_interrupt113
L__interrupt195:
;T3439.c,185 :: 		UART1_Write_Text("Triggered Null\n\r");
0x0D5E	0x2087EA  	MOV	#lo_addr(?lstr1_T3439), W10
0x0D60	0x07FEC8  	RCALL	_UART1_Write_Text
;T3439.c,186 :: 		}
L_interrupt113:
;T3439.c,188 :: 		if (PORTD.F3 == 1 && TestMode) {
0x0D62	0xAE62DA  	BTSS	PORTD, #3
0x0D64	0x37001C  	BRA	L__interrupt180
0x0D66	0x2088F0  	MOV	#lo_addr(_TestMode), W0
0x0D68	0xE00410  	CP0.B	[W0]
0x0D6A	0x320019  	BRA Z	L__interrupt179
L__interrupt196:
L__interrupt178:
;T3439.c,194 :: 		Motor_Command(STOP, sizeof(STOP));
0x0D6C	0x20009B  	MOV	#9, W11
0x0D6E	0x20812A  	MOV	#lo_addr(_STOP), W10
0x0D70	0x07FDFD  	RCALL	_Motor_Command
;T3439.c,195 :: 		GET_CURRENT_POS();
0x0D72	0x07FD46  	RCALL	_GET_CURRENT_POS
;T3439.c,202 :: 		Delay_ms(100);
0x0D74	0x200058  	MOV	#5, W8
0x0D76	0x211AB7  	MOV	#4523, W7
L_interrupt117:
0x0D78	0xED200E  	DEC	W7
0x0D7A	0x3AFFFE  	BRA NZ	L_interrupt117
0x0D7C	0xED2010  	DEC	W8
0x0D7E	0x3AFFFC  	BRA NZ	L_interrupt117
;T3439.c,203 :: 		Motor_Command(SET_0_POS, sizeof(SET_0_POS));
0x0D80	0x20009B  	MOV	#9, W11
0x0D82	0x208F2A  	MOV	#lo_addr(_SET_0_POS), W10
0x0D84	0x07FDF3  	RCALL	_Motor_Command
;T3439.c,204 :: 		Delay_ms(100);
0x0D86	0x200058  	MOV	#5, W8
0x0D88	0x211AB7  	MOV	#4523, W7
L_interrupt119:
0x0D8A	0xED200E  	DEC	W7
0x0D8C	0x3AFFFE  	BRA NZ	L_interrupt119
0x0D8E	0xED2010  	DEC	W8
0x0D90	0x3AFFFC  	BRA NZ	L_interrupt119
;T3439.c,205 :: 		Motor_Command(ROLAT5, sizeof(ROLAT5));
0x0D92	0x20009B  	MOV	#9, W11
0x0D94	0x20875A  	MOV	#lo_addr(_ROLAT5), W10
0x0D96	0x07FDEA  	RCALL	_Motor_Command
;T3439.c,208 :: 		IFS1.INT1IF = 0; // Clear interrupt nul bit
0x0D98	0xA98086  	BCLR.B	IFS1, #4
;T3439.c,210 :: 		IEC1.INT1IE = 0; // Disable interrupt nul bit
0x0D9A	0xA98096  	BCLR.B	IEC1, #4
;T3439.c,211 :: 		IEC1.INT2IE = 1; // Enable interrupt saftey 2
0x0D9C	0xA8A097  	BSET	IEC1, #13
;T3439.c,188 :: 		if (PORTD.F3 == 1 && TestMode) {
L__interrupt180:
L__interrupt179:
;T3439.c,214 :: 		}
L_end_interrupt1:
0x0D9E	0x7805CF  	POP	W11
0x0DA0	0x78054F  	POP	W10
0x0DA2	0x2001A0  	MOV	#26, W0
0x0DA4	0x09000C  	REPEAT	#12
0x0DA6	0x78104F  	POP	[W0--]
0x0DA8	0x78004F  	POP	W0
0x0DAA	0xF90036  	POP	RCOUNT
0x0DAC	0xF90032  	POP	DSRPAG
0x0DAE	0xF90034  	POP	DSWPAG
0x0DB0	0x064000  	RETFIE
; end of _interrupt1
_GET_CURRENT_POS:
0x0800	0xFA0002  	LNK	#2
;T3439.c,150 :: 		void GET_CURRENT_POS(){
;T3439.c,151 :: 		U1STA.UTXEN = 0;
0x0802	0x781F8A  	PUSH	W10
0x0804	0x781F8B  	PUSH	W11
0x0806	0xA94223  	BCLR	U1STA, #10
;T3439.c,152 :: 		U1STA.OERR = 1;
0x0808	0xA82222  	BSET.B	U1STA, #1
;T3439.c,153 :: 		U3STA.OERR = 1;
0x080A	0xA82252  	BSET.B	U3STA, #1
;T3439.c,154 :: 		Delay_ms(5);
0x080C	0x234157  	MOV	#13333, W7
L_GET_CURRENT_POS4:
0x080E	0xED200E  	DEC	W7
0x0810	0x3AFFFE  	BRA NZ	L_GET_CURRENT_POS4
0x0812	0x000000  	NOP
;T3439.c,155 :: 		U1STA.UTXEN = 1;
0x0814	0xA84223  	BSET	U1STA, #10
;T3439.c,156 :: 		U1STA.OERR = 0;
0x0816	0xA92222  	BCLR.B	U1STA, #1
;T3439.c,157 :: 		U3STA.OERR = 0;
0x0818	0xA92252  	BCLR.B	U3STA, #1
;T3439.c,158 :: 		Motor_Command(GET_POS, sizeof(GET_POS));
0x081A	0x20009B  	MOV	#9, W11
0x081C	0x20837A  	MOV	#lo_addr(_GET_POS), W10
0x081E	0x0700A6  	RCALL	_Motor_Command
;T3439.c,160 :: 		while (x <= 9) {
L_GET_CURRENT_POS6:
0x0820	0x804CF0  	MOV	_x, W0
0x0822	0xE10069  	CP	W0, #9
0x0824	0x3C001E  	BRA GT	L_GET_CURRENT_POS7
L__GET_CURRENT_POS92:
;T3439.c,161 :: 		for (i = 0; i < uart3_data_ready(); i++) {
0x0826	0xEF2000  	CLR	W0
0x0828	0x885140  	MOV	W0, _i
L_GET_CURRENT_POS8:
0x082A	0x07FF6A  	RCALL	_UART3_Data_Ready
0x082C	0x20A281  	MOV	#lo_addr(_i), W1
0x082E	0xE10011  	CP	W0, [W1]
0x0830	0x360017  	BRA LEU	L_GET_CURRENT_POS9
L__GET_CURRENT_POS93:
;T3439.c,162 :: 		hex[i] = uart3_read();
0x0832	0x2091F1  	MOV	#lo_addr(_hex), W1
0x0834	0x20A280  	MOV	#lo_addr(_i), W0
0x0836	0x408010  	ADD	W1, [W0], W0
0x0838	0x980700  	MOV	W0, [W14+0]
0x083A	0x07FF41  	RCALL	_UART3_Read
0x083C	0x90008E  	MOV	[W14+0], W1
0x083E	0x784880  	MOV.B	W0, [W1]
;T3439.c,166 :: 		ByteToHex(hex[i],nutsdeez[i]);
0x0840	0x209A01  	MOV	#lo_addr(_nutsdeez), W1
0x0842	0x20A280  	MOV	#lo_addr(_i), W0
0x0844	0x408110  	ADD	W1, [W0], W2
0x0846	0x2091F1  	MOV	#lo_addr(_hex), W1
0x0848	0x20A280  	MOV	#lo_addr(_i), W0
0x084A	0x408010  	ADD	W1, [W0], W0
0x084C	0xFB8592  	ZE	[W2], W11
0x084E	0x784510  	MOV.B	[W0], W10
0x0850	0x07FF3C  	RCALL	_ByteToHex
;T3439.c,170 :: 		x++;
0x0852	0x200011  	MOV	#1, W1
0x0854	0x2099E0  	MOV	#lo_addr(_x), W0
0x0856	0x408810  	ADD	W1, [W0], [W0]
;T3439.c,161 :: 		for (i = 0; i < uart3_data_ready(); i++) {
0x0858	0x200011  	MOV	#1, W1
0x085A	0x20A280  	MOV	#lo_addr(_i), W0
0x085C	0x408810  	ADD	W1, [W0], [W0]
;T3439.c,171 :: 		}
0x085E	0x37FFE5  	BRA	L_GET_CURRENT_POS8
L_GET_CURRENT_POS9:
;T3439.c,172 :: 		}
0x0860	0x37FFDF  	BRA	L_GET_CURRENT_POS6
L_GET_CURRENT_POS7:
;T3439.c,176 :: 		}
L_end_GET_CURRENT_POS:
0x0862	0x7805CF  	POP	W11
0x0864	0x78054F  	POP	W10
0x0866	0xFA8000  	ULNK
0x0868	0x060000  	RETURN
; end of _GET_CURRENT_POS
_ByteToHex:
0x06CA	0xFA0000  	LNK	#0
;__Lib_Conversions.c,5 :: 		
;__Lib_Conversions.c,6 :: 		
0x06CC	0xFB800A  	ZE	W10, W0
0x06CE	0xDE0044  	LSR	W0, #4, W0
0x06D0	0xFB8080  	ZE	W0, W1
0x06D2	0x2811F0  	MOV	#lo_addr(__Lib_Conversions_Digits), W0
0x06D4	0x400081  	ADD	W0, W1, W1
0x06D6	0x784011  	MOV.B	[W1], W0
0x06D8	0x784D80  	MOV.B	W0, [W11]
;__Lib_Conversions.c,7 :: 		
0x06DA	0x458161  	ADD	W11, #1, W2
0x06DC	0xFB800A  	ZE	W10, W0
0x06DE	0x6000EF  	AND	W0, #15, W1
0x06E0	0x2811F0  	MOV	#lo_addr(__Lib_Conversions_Digits), W0
0x06E2	0x400081  	ADD	W0, W1, W1
0x06E4	0x784011  	MOV.B	[W1], W0
0x06E6	0x784900  	MOV.B	W0, [W2]
;__Lib_Conversions.c,8 :: 		
0x06E8	0x4580E2  	ADD	W11, #2, W1
0x06EA	0xEF2000  	CLR	W0
0x06EC	0x784880  	MOV.B	W0, [W1]
;__Lib_Conversions.c,9 :: 		
L_end_ByteToHex:
0x06EE	0xFA8000  	ULNK
0x06F0	0x060000  	RETURN
; end of _ByteToHex
;T3439.c,0 :: ?ICS_COMMMAND_STOP [10]
0x8000	0x5453 ;?ICS_COMMMAND_STOP+0
0x8002	0x504F ;?ICS_COMMMAND_STOP+2
0x8004	0x0000 ;?ICS_COMMMAND_STOP+4
0x8006	0x0000 ;?ICS_COMMMAND_STOP+6
0x8008	0x0000 ;?ICS_COMMMAND_STOP+8
; end of ?ICS_COMMMAND_STOP
;T3439.c,0 :: ?ICS_COMMAND_RESET [8]
0x800A	0x4552 ;?ICS_COMMAND_RESET+0
0x800C	0x4553 ;?ICS_COMMAND_RESET+2
0x800E	0x0054 ;?ICS_COMMAND_RESET+4
0x8010	0x0000 ;?ICS_COMMAND_RESET+6
; end of ?ICS_COMMAND_RESET
;,0 :: _initBlock_2 [18]
; Containing: ?ICS_STOP [9]
;             ?ICS?lstr6_T3439 [9]
0x8012	0x0301 ;_initBlock_2+0 : ?ICS_STOP at 0x8012
0x8014	0x0000 ;_initBlock_2+2
0x8016	0x0000 ;_initBlock_2+4
0x8018	0x0A00 ;_initBlock_2+6
0x801A	0x530E ;_initBlock_2+8 : ?ICS?lstr6_T3439 at 0x801B
0x801C	0x6F74 ;_initBlock_2+10
0x801E	0x7070 ;_initBlock_2+12
0x8020	0x6465 ;_initBlock_2+14
0x8022	0x0021 ;_initBlock_2+16
; end of _initBlock_2
;,0 :: _initBlock_3 [28]
; Containing: ?ICS?lstr5_T3439 [3]
;             ?ICS_COMMMAND_SET_0_POS [16]
;             ?ICS_GET_POS [9]
0x8024	0x0A0D ;_initBlock_3+0 : ?ICS?lstr5_T3439 at 0x8024
0x8026	0x5300 ;_initBlock_3+2 : ?ICS_COMMMAND_SET_0_POS at 0x8027
0x8028	0x5445 ;_initBlock_3+4
0x802A	0x305F ;_initBlock_3+6
0x802C	0x505F ;_initBlock_3+8
0x802E	0x534F ;_initBlock_3+10
0x8030	0x0000 ;_initBlock_3+12
0x8032	0x0000 ;_initBlock_3+14
0x8034	0x0000 ;_initBlock_3+16
0x8036	0x0100 ;_initBlock_3+18 : ?ICS_GET_POS at 0x8037
0x8038	0x0106 ;_initBlock_3+20
0x803A	0x0000 ;_initBlock_3+22
0x803C	0x0000 ;_initBlock_3+24
0x803E	0x0800 ;_initBlock_3+26
; end of _initBlock_3
;T3439.c,0 :: ?ICS_COMMMAND_ROLAT5 [10]
0x8040	0x4F52 ;?ICS_COMMMAND_ROLAT5+0
0x8042	0x414C ;?ICS_COMMMAND_ROLAT5+2
0x8044	0x3554 ;?ICS_COMMMAND_ROLAT5+4
0x8046	0x0000 ;?ICS_COMMMAND_ROLAT5+6
0x8048	0x0000 ;?ICS_COMMMAND_ROLAT5+8
; end of ?ICS_COMMMAND_ROLAT5
;T3439.c,0 :: ?ICS_CompileDate [12]
0x804A	0x634F ;?ICS_CompileDate+0
0x804C	0x2074 ;?ICS_CompileDate+2
0x804E	0x3320 ;?ICS_CompileDate+4
0x8050	0x3220 ;?ICS_CompileDate+6
0x8052	0x3230 ;?ICS_CompileDate+8
0x8054	0x0030 ;?ICS_CompileDate+10
; end of ?ICS_CompileDate
;,0 :: _initBlock_6 [14]
; Containing: ?ICS_CompileTime [9]
;             ?ICS?lstr8_T3439 [2]
;             ?ICS?lstr9_T3439 [3]
0x8056	0x3431 ;_initBlock_6+0 : ?ICS_CompileTime at 0x8056
0x8058	0x343A ;_initBlock_6+2
0x805A	0x3A38 ;_initBlock_6+4
0x805C	0x3635 ;_initBlock_6+6
0x805E	0x2000 ;_initBlock_6+8 : ?ICS?lstr8_T3439 at 0x805F
0x8060	0x0D00 ;_initBlock_6+10 : ?ICS?lstr9_T3439 at 0x8061
0x8062	0x000A ;_initBlock_6+12
; end of _initBlock_6
;,0 :: _initBlock_7 [26]
; Containing: ?ICS_RORAT5 [9]
;             ?ICS_COMMAND_START [8]
;             ?ICS_ROLAT5 [9]
0x8064	0x0101 ;_initBlock_7+0 : ?ICS_RORAT5 at 0x8064
0x8066	0x0000 ;_initBlock_7+2
0x8068	0x0000 ;_initBlock_7+4
0x806A	0x0500 ;_initBlock_7+6
0x806C	0x5307 ;_initBlock_7+8 : ?ICS_COMMAND_START at 0x806D
0x806E	0x4154 ;_initBlock_7+10
0x8070	0x5452 ;_initBlock_7+12
0x8072	0x0000 ;_initBlock_7+14
0x8074	0x0100 ;_initBlock_7+16 : ?ICS_ROLAT5 at 0x8075
0x8076	0x0002 ;_initBlock_7+18
0x8078	0x0000 ;_initBlock_7+20
0x807A	0x0000 ;_initBlock_7+22
0x807C	0x0805 ;_initBlock_7+24
; end of _initBlock_7
;,0 :: _initBlock_8 [84]
; Containing: ?ICS?lstr1_T3439 [17]
;             ?ICS?lstr4_T3439 [20]
;             ?ICS_TOK_OK_SF1 [8]
;             ?ICS?lstr2_T3439 [20]
;             ?ICS_COMMMAND_RORAT5 [10]
;             ?ICS_MV_ABS_0 [9]
0x807E	0x7254 ;_initBlock_8+0 : ?ICS?lstr1_T3439 at 0x807E
0x8080	0x6769 ;_initBlock_8+2
0x8082	0x6567 ;_initBlock_8+4
0x8084	0x6572 ;_initBlock_8+6
0x8086	0x2064 ;_initBlock_8+8
0x8088	0x754E ;_initBlock_8+10
0x808A	0x6C6C ;_initBlock_8+12
0x808C	0x0D0A ;_initBlock_8+14
0x808E	0x5400 ;_initBlock_8+16 : ?ICS?lstr4_T3439 at 0x808F
0x8090	0x6972 ;_initBlock_8+18
0x8092	0x6767 ;_initBlock_8+20
0x8094	0x7265 ;_initBlock_8+22
0x8096	0x6465 ;_initBlock_8+24
0x8098	0x5320 ;_initBlock_8+26
0x809A	0x6661 ;_initBlock_8+28
0x809C	0x7465 ;_initBlock_8+30
0x809E	0x2079 ;_initBlock_8+32
0x80A0	0x0D32 ;_initBlock_8+34
0x80A2	0x5300 ;_initBlock_8+36 : ?ICS_TOK_OK_SF1 at 0x80A3
0x80A4	0x3146 ;_initBlock_8+38
0x80A6	0x4F5F ;_initBlock_8+40
0x80A8	0x004B ;_initBlock_8+42
0x80AA	0x5400 ;_initBlock_8+44 : ?ICS?lstr2_T3439 at 0x80AB
0x80AC	0x6972 ;_initBlock_8+46
0x80AE	0x6767 ;_initBlock_8+48
0x80B0	0x7265 ;_initBlock_8+50
0x80B2	0x6465 ;_initBlock_8+52
0x80B4	0x5320 ;_initBlock_8+54
0x80B6	0x6661 ;_initBlock_8+56
0x80B8	0x7465 ;_initBlock_8+58
0x80BA	0x2079 ;_initBlock_8+60
0x80BC	0x0D31 ;_initBlock_8+62
0x80BE	0x5200 ;_initBlock_8+64 : ?ICS_COMMMAND_RORAT5 at 0x80BF
0x80C0	0x524F ;_initBlock_8+66
0x80C2	0x5441 ;_initBlock_8+68
0x80C4	0x0035 ;_initBlock_8+70
0x80C6	0x0000 ;_initBlock_8+72
0x80C8	0x0100 ;_initBlock_8+74 : ?ICS_MV_ABS_0 at 0x80C9
0x80CA	0x0004 ;_initBlock_8+76
0x80CC	0x0000 ;_initBlock_8+78
0x80CE	0x0000 ;_initBlock_8+80
0x80D0	0x0500 ;_initBlock_8+82
; end of _initBlock_8
;T3439.c,0 :: ?ICS_COMMAND_GET_POS [10]
0x80D2	0x4547 ;?ICS_COMMAND_GET_POS+0
0x80D4	0x5F54 ;?ICS_COMMAND_GET_POS+2
0x80D6	0x4F50 ;?ICS_COMMAND_GET_POS+4
0x80D8	0x0053 ;?ICS_COMMAND_GET_POS+6
0x80DA	0x0000 ;?ICS_COMMAND_GET_POS+8
; end of ?ICS_COMMAND_GET_POS
;,0 :: _initBlock_10 [32]
; Containing: ?ICS_SET_0_POS [9]
;             ?ICS?lstr7_T3439 [23]
0x80DC	0x0501 ;_initBlock_10+0 : ?ICS_SET_0_POS at 0x80DC
0x80DE	0x0001 ;_initBlock_10+2
0x80E0	0x0000 ;_initBlock_10+4
0x80E2	0x0000 ;_initBlock_10+6
0x80E4	0x5507 ;_initBlock_10+8 : ?ICS?lstr7_T3439 at 0x80E5
0x80E6	0x726E ;_initBlock_10+10
0x80E8	0x6365 ;_initBlock_10+12
0x80EA	0x676F ;_initBlock_10+14
0x80EC	0x696E ;_initBlock_10+16
0x80EE	0x657A ;_initBlock_10+18
0x80F0	0x2064 ;_initBlock_10+20
0x80F2	0x6F63 ;_initBlock_10+22
0x80F4	0x6D6D ;_initBlock_10+24
0x80F6	0x6E61 ;_initBlock_10+26
0x80F8	0x3A64 ;_initBlock_10+28
0x80FA	0x0020 ;_initBlock_10+30
; end of _initBlock_10
;,0 :: _initBlock_11 [14]
; Containing: ?ICS_Debug [1]
;             ?ICS_COMMMAND_MV_ABS_0 [12]
;             ?ICS_TestMode [1]
0x80FC	0x4D00 ;_initBlock_11+0 : ?ICS_Debug at 0x80FC : ?ICS_COMMMAND_MV_ABS_0 at 0x80FD
0x80FE	0x5F56 ;_initBlock_11+2
0x8100	0x4241 ;_initBlock_11+4
0x8102	0x5F53 ;_initBlock_11+6
0x8104	0x0030 ;_initBlock_11+8
0x8106	0x0000 ;_initBlock_11+10
0x8108	0x0100 ;_initBlock_11+12 : ?ICS_TestMode at 0x8109
; end of _initBlock_11
;T3439.c,0 :: ?ICS_completedtask [2]
0x810A	0x0000 ;?ICS_completedtask+0
; end of ?ICS_completedtask
;T3439.c,0 :: ?ICS_input [16]
0x810C	0x0000 ;?ICS_input+0
0x810E	0x0000 ;?ICS_input+2
0x8110	0x0000 ;?ICS_input+4
0x8112	0x0000 ;?ICS_input+6
0x8114	0x0000 ;?ICS_input+8
0x8116	0x0000 ;?ICS_input+10
0x8118	0x0000 ;?ICS_input+12
0x811A	0x0000 ;?ICS_input+14
; end of ?ICS_input
;,0 :: _initBlock_14 [19]
; Containing: ?ICS?lstr3_T3439 [3]
;             Digits [16]
0x811C	0x0A0D ;_initBlock_14+0 : ?ICS?lstr3_T3439 at 0x811C
0x811E	0x3000 ;_initBlock_14+2 : Digits at 0x811F
0x8120	0x3231 ;_initBlock_14+4
0x8122	0x3433 ;_initBlock_14+6
0x8124	0x3635 ;_initBlock_14+8
0x8126	0x3837 ;_initBlock_14+10
0x8128	0x4139 ;_initBlock_14+12
0x812A	0x4342 ;_initBlock_14+14
0x812C	0x4544 ;_initBlock_14+16
0x812E	0x46 ;_initBlock_14+18
; end of _initBlock_14
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0200      [18]    _Lock_IOLOCK
0x0212      [12]    _UART1_Read
0x021E      [14]    _UART1_Write
0x022C    [1156]    __Lib_PPS_24FJ128GA306__PPS_Mapping
0x06B0      [14]    _UART_Set_Active
0x06BE      [12]    _UART3_Read
0x06CA      [40]    _ByteToHex
0x06F2      [14]    _UART3_Write
0x0700      [10]    _UART3_Data_Ready
0x070A      [88]    __Modulus_32x32
0x0762       [4]    _Get_Fosc_Per_Cyc
0x0766      [18]    __Multiply_32x32
0x0778      [14]    _Delay_100ms
0x0786       [6]    _Get_Fosc_kHz
0x078C      [82]    __Divide_32x32
0x07DE      [34]    _strcmp
0x0800     [106]    _GET_CURRENT_POS
0x086A     [258]    _UART1_Init
0x096C     [100]    _Motor_Command
0x09D0     [258]    _UART3_Init
0x0AD2      [14]    _PPS_Mapping_NoLock
0x0AE0      [18]    _Unlock_IOLOCK
0x0AF2      [34]    _UART1_Write_Text
0x0B14      [10]    _UART1_Data_Ready
0x0B1E     [104]    _UART1_Read_Text
0x0B86     [230]    _Get_Command
0x0C6C     [206]    _main
0x0D3A     [120]    _interrupt1
0x0DB2     [148]    _interrupt3
0x0E46     [210]    _interrupt2_low
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x02D8       [0]    TRISD0_bit
0x02E8       [0]    TRISF4_bit
0x02C8       [0]    TRISB2_bit
0x02D8       [0]    TRISD11_bit
0x02C8       [0]    TRISB7_bit
0x02C8       [0]    TRISB6_bit
0x02C8       [0]    TRISB9_bit
0x02C8       [0]    TRISB8_bit
0x02D8       [0]    TRISD5_bit
0x02F0       [0]    TRISG8_bit
0x02D8       [0]    TRISD3_bit
0x02F0       [0]    TRISG6_bit
0x02E8       [0]    TRISF3_bit
0x02C8       [0]    TRISB14_bit
0x02C8       [0]    TRISB5_bit
0x02E8       [0]    TRISF5_bit
0x0686       [2]    RPINR3
0x06AE       [2]    RPINR23
0x06A4       [2]    RPINR18
0x0688       [2]    RPINR4
0x06A8       [2]    RPINR20
0x0696       [2]    RPINR11
0x06AC       [2]    RPINR22
0x06AA       [2]    RPINR21
0x02D8       [0]    TRISD8_bit
0x02C8       [0]    TRISB1_bit
0x02D8       [0]    TRISD9_bit
0x02D8       [0]    TRISD10_bit
0x06A2       [2]    RPINR17
0x06A6       [2]    RPINR19
0x02C8       [0]    TRISB0_bit
0x06B6       [2]    RPINR27
0x02DA       [2]    PORTD
0x091F     [127]    _hex
0x099E       [2]    _x
0x0254       [2]    U3TXREG
0x0258       [2]    U3BRG
0x0224       [2]    U1TXREG
0x09A0     [127]    _nutsdeez
0x0086       [2]    IFS1
0x02C8       [0]    TRISB15_bit
0x02C8       [0]    TRISB4_bit
0x0A20       [2]    _UART_Wr_Ptr
0x02E8       [0]    TRISF2_bit
0x02D8       [0]    TRISD1_bit
0x02D8       [0]    TRISD2_bit
0x02F0       [0]    TRISG9_bit
0x02D8       [0]    TRISD4_bit
0x0228       [2]    U1BRG
0x0222       [2]    U1STA
0x0252       [2]    U3STA
0x0250       [2]    U3MODE
0x0A22       [2]    _UART_Rdy_Ptr
0x0A24       [2]    _UART_Rd_Ptr
0x0220       [2]    U1MODE
0x0A26       [2]    _UART_Tx_Idle_Ptr
0x02D8       [2]    TRISD
0x02D0       [2]    TRISC
0x02E8       [2]    TRISF
0x02E0       [2]    TRISE
0x02C8       [2]    TRISB
0x0A28       [2]    _i
0x0256       [2]    U3RXREG
0x0226       [2]    U1RXREG
0x009A       [2]    IEC3
0x0080       [2]    INTCON1
0x04E6       [2]    ANSD
0x02F0       [2]    TRISG
0x02CC       [2]    LATB
0x04E2       [2]    ANSB
0x06DC       [2]    RPOR14
0x06DA       [2]    RPOR13
0x06BC       [2]    RPINR30
0x06DE       [2]    RPOR15
0x06D4       [2]    RPOR10
0x06D2       [2]    RPOR9
0x06D8       [2]    RPOR12
0x06D6       [2]    RPOR11
0x0690       [2]    RPINR8
0x068E       [2]    RPINR7
0x0694       [2]    RPINR10
0x0692       [2]    RPINR9
0x0680       [2]    RPINR0
0x06BE       [2]    RPINR31
0x0684       [2]    RPINR2
0x0682       [2]    RPINR1
0x0742       [2]    OSCCON
0x06C0       [2]    RPOR0
0x0742       [0]    IOLOCK_bit
0x0096       [2]    IEC1
0x06CC       [2]    RPOR6
0x06CA       [2]    RPOR5
0x06D0       [2]    RPOR8
0x06CE       [2]    RPOR7
0x06C4       [2]    RPOR2
0x06C2       [2]    RPOR1
0x06C8       [2]    RPOR4
0x06C6       [2]    RPOR3
0x0800      [10]    _COMMMAND_STOP
0x080A       [8]    _COMMAND_RESET
0x0812       [9]    _STOP
0x081B       [9]    ?lstr6_T3439
0x0824       [3]    ?lstr5_T3439
0x0827      [16]    _COMMMAND_SET_0_POS
0x0837       [9]    _GET_POS
0x0840      [10]    _COMMMAND_ROLAT5
0x084A      [12]    _CompileDate
0x0856       [9]    _CompileTime
0x085F       [2]    ?lstr8_T3439
0x0861       [3]    ?lstr9_T3439
0x0864       [9]    _RORAT5
0x086D       [8]    _COMMAND_START
0x0875       [9]    _ROLAT5
0x087E      [17]    ?lstr1_T3439
0x0890       [2]    _completedtask
0x0892      [16]    _input
0x08A2       [3]    ?lstr3_T3439
0x088F       [1]    _TestMode
0x08A5      [20]    ?lstr4_T3439
0x08B9       [8]    _TOK_OK_SF1
0x08C1      [20]    ?lstr2_T3439
0x08D5      [10]    _COMMMAND_RORAT5
0x08DF       [9]    _MV_ABS_0
0x08E8      [10]    _COMMAND_GET_POS
0x08F2       [9]    _SET_0_POS
0x08FB      [23]    ?lstr7_T3439
0x0912       [1]    _Debug
0x0913      [12]    _COMMMAND_MV_ABS_0
0x0080       [2]    INTCON1
0x0086       [2]    IFS1
0x0096       [2]    IEC1
0x009A       [2]    IEC3
0x0014       [2]    FARG_UART1_Write__data
0x0220       [2]    U1MODE
0x0222       [2]    U1STA
0x0224       [2]    U1TXREG
0x0226       [2]    U1RXREG
0x0228       [2]    U1BRG
0x0014       [1]    FARG___Lib_PPS_24FJ128GA306__PPS_Mapping_rp_num
0x0016       [1]    FARG___Lib_PPS_24FJ128GA306__PPS_Mapping_input_output
0x0018       [1]    FARG___Lib_PPS_24FJ128GA306__PPS_Mapping_funct_name
0x001A       [2]    FARG___Lib_PPS_24FJ128GA306__PPS_Mapping_lock
0x0250       [2]    U3MODE
0x0252       [2]    U3STA
0x0254       [2]    U3TXREG
0x0256       [2]    U3RXREG
0x0258       [2]    U3BRG
0x02C8       [2]    TRISB
0x02CC       [2]    LATB
0x02D0       [2]    TRISC
0x02D8       [2]    TRISD
0x02DA       [2]    PORTD
0x02E0       [2]    TRISE
0x02E8       [2]    TRISF
0x02F0       [2]    TRISG
0x04E2       [2]    ANSB
0x04E6       [2]    ANSD
0x0680       [2]    RPINR0
0x0682       [2]    RPINR1
0x0684       [2]    RPINR2
0x0686       [2]    RPINR3
0x0688       [2]    RPINR4
0x068E       [2]    RPINR7
0x0690       [2]    RPINR8
0x0692       [2]    RPINR9
0x0694       [2]    RPINR10
0x0696       [2]    RPINR11
0x06A2       [2]    RPINR17
0x06A4       [2]    RPINR18
0x06A6       [2]    RPINR19
0x06A8       [2]    RPINR20
0x06AA       [2]    RPINR21
0x06AC       [2]    RPINR22
0x06AE       [2]    RPINR23
0x0014       [2]    FARG_UART_Set_Active_read_ptr
0x0016       [2]    FARG_UART_Set_Active_write_ptr
0x0018       [2]    FARG_UART_Set_Active_ready_ptr
0x001A       [2]    FARG_UART_Set_Active_tx_idle_ptr
0x06B6       [2]    RPINR27
0x06BC       [2]    RPINR30
0x06BE       [2]    RPINR31
0x06C0       [2]    RPOR0
0x06C2       [2]    RPOR1
0x06C4       [2]    RPOR2
0x06C6       [2]    RPOR3
0x06C8       [2]    RPOR4
0x06CA       [2]    RPOR5
0x0014       [1]    FARG_ByteToHex_input
0x0016       [2]    FARG_ByteToHex_output
0x06CC       [2]    RPOR6
0x06CE       [2]    RPOR7
0x06D0       [2]    RPOR8
0x06D2       [2]    RPOR9
0x06D4       [2]    RPOR10
0x06D6       [2]    RPOR11
0x06D8       [2]    RPOR12
0x06DA       [2]    RPOR13
0x06DC       [2]    RPOR14
0x06DE       [2]    RPOR15
0x0014       [2]    FARG_UART3_Write__data
0x0742       [2]    OSCCON
0x0014       [2]    FARG_strcmp_s1
0x0016       [2]    FARG_strcmp_s2
0x0014       [4]    FARG_UART1_Init_baud_rate
0x0014       [2]    FARG_Motor_Command_data_get
0x0016       [2]    FARG_Motor_Command_data_len
0x0014       [4]    FARG_UART3_Init_baud_rate
0x0014       [1]    FARG_PPS_Mapping_NoLock_rp_num
0x0016       [1]    FARG_PPS_Mapping_NoLock_input_output
0x0018       [1]    FARG_PPS_Mapping_NoLock_funct_name
0x0014       [2]    FARG_UART1_Write_Text_uart_text
0x0014       [2]    FARG_UART1_Read_Text_Output
0x0016       [2]    FARG_UART1_Read_Text_Delimiter
0x0018       [1]    FARG_UART1_Read_Text_Attempts
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x8000      [10]    ?ICS_COMMMAND_STOP
0x800A       [8]    ?ICS_COMMAND_RESET
0x8012       [9]    ?ICS_STOP
0x801B       [9]    ?ICS?lstr6_T3439
0x8024       [3]    ?ICS?lstr5_T3439
0x8027      [16]    ?ICS_COMMMAND_SET_0_POS
0x8037       [9]    ?ICS_GET_POS
0x8040      [10]    ?ICS_COMMMAND_ROLAT5
0x804A      [12]    ?ICS_CompileDate
0x8056       [9]    ?ICS_CompileTime
0x805F       [2]    ?ICS?lstr8_T3439
0x8061       [3]    ?ICS?lstr9_T3439
0x8064       [9]    ?ICS_RORAT5
0x806D       [8]    ?ICS_COMMAND_START
0x8075       [9]    ?ICS_ROLAT5
0x807E      [17]    ?ICS?lstr1_T3439
0x808F      [20]    ?ICS?lstr4_T3439
0x80A3       [8]    ?ICS_TOK_OK_SF1
0x80AB      [20]    ?ICS?lstr2_T3439
0x80BF      [10]    ?ICS_COMMMAND_RORAT5
0x80C9       [9]    ?ICS_MV_ABS_0
0x80D2      [10]    ?ICS_COMMAND_GET_POS
0x80DC       [9]    ?ICS_SET_0_POS
0x80E5      [23]    ?ICS?lstr7_T3439
0x80FC       [1]    ?ICS_Debug
0x80FD      [12]    ?ICS_COMMMAND_MV_ABS_0
0x8109       [1]    ?ICS_TestMode
0x810A       [2]    ?ICS_completedtask
0x810C      [16]    ?ICS_input
0x811C       [3]    ?ICS?lstr3_T3439
0x811F      [16]    __Lib_Conversions_Digits
