// Seed: 1133024071
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wor id_3,
    input uwire id_4,
    output tri0 id_5,
    input supply0 id_6
);
  tri1 [1 : -1] id_8;
  assign module_1.id_0 = 0;
  assign id_8 = 1 ~^ id_8;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output wire id_2,
    input wor id_3,
    input wire id_4,
    input uwire id_5,
    output tri id_6,
    output logic id_7,
    output wor id_8
);
  initial id_7 = -1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_5,
      id_8,
      id_5
  );
  assign id_6 = -1'b0;
endmodule
