Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:12:44 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_max.rpt
| Design       : paj_raygentop_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.656ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 1.977ns (73.922%)  route 0.697ns (26.078%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 3.296 - 2.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, unplaced)      0.434     1.461    matmultinst/CLK
                                                                      r  matmultinst/am11_reg/am11_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      1.430     2.891 r  matmultinst/am11_reg/am11_reg/P[16]
                         net (fo=3, unplaced)         0.434     3.326    matmultinst/p_1_in6_in[0]
                                                                      r  matmultinst/Cx[3]_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.043     3.369 r  matmultinst/Cx[3]_i_4/O
                         net (fo=1, unplaced)         0.256     3.625    matmultinst/n_8_Cx[3]_i_4
                                                                      r  matmultinst/Cx_reg[3]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.870 r  matmultinst/Cx_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     3.877    matmultinst/n_8_Cx_reg[3]_i_1
                                                                      r  matmultinst/Cx_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.927 r  matmultinst/Cx_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.927    matmultinst/n_8_Cx_reg[7]_i_1
                                                                      r  matmultinst/Cx_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.977 r  matmultinst/Cx_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.977    matmultinst/n_8_Cx_reg[11]_i_1
                                                                      r  matmultinst/Cx_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     4.136 r  matmultinst/Cx_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.136    matmultinst/Cx0[13]
                         FDRE                                         r  matmultinst/Cx_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     2.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, unplaced)      0.413     3.296    matmultinst/CLK
                                                                      r  matmultinst/Cx_reg[13]/C
                         clock pessimism              0.143     3.439    
                         clock uncertainty           -0.035     3.404    
                         FDRE (Setup_fdre_C_D)        0.076     3.480    matmultinst/Cx_reg[13]
  -------------------------------------------------------------------
                         required time                          3.480    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                 -0.656    

Slack (VIOLATED) :        -0.656ns  (required time - arrival time)
  Source:                 matmultinst/am21_reg/am21_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cy_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 1.977ns (73.922%)  route 0.697ns (26.078%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 3.296 - 2.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, unplaced)      0.434     1.461    matmultinst/CLK
                                                                      r  matmultinst/am21_reg/am21_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      1.430     2.891 r  matmultinst/am21_reg/am21_reg/P[16]
                         net (fo=3, unplaced)         0.434     3.326    matmultinst/p_1_in3_in[0]
                                                                      r  matmultinst/Cy[3]_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.043     3.369 r  matmultinst/Cy[3]_i_4/O
                         net (fo=1, unplaced)         0.256     3.625    matmultinst/n_8_Cy[3]_i_4
                                                                      r  matmultinst/Cy_reg[3]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.870 r  matmultinst/Cy_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     3.877    matmultinst/n_8_Cy_reg[3]_i_1
                                                                      r  matmultinst/Cy_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.927 r  matmultinst/Cy_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.927    matmultinst/n_8_Cy_reg[7]_i_1
                                                                      r  matmultinst/Cy_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.977 r  matmultinst/Cy_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.977    matmultinst/n_8_Cy_reg[11]_i_1
                                                                      r  matmultinst/Cy_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     4.136 r  matmultinst/Cy_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.136    matmultinst/Cy0[13]
                         FDRE                                         r  matmultinst/Cy_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     2.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, unplaced)      0.413     3.296    matmultinst/CLK
                                                                      r  matmultinst/Cy_reg[13]/C
                         clock pessimism              0.143     3.439    
                         clock uncertainty           -0.035     3.404    
                         FDRE (Setup_fdre_C_D)        0.076     3.480    matmultinst/Cy_reg[13]
  -------------------------------------------------------------------
                         required time                          3.480    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                 -0.656    

Slack (VIOLATED) :        -0.656ns  (required time - arrival time)
  Source:                 matmultinst/am31_reg/am31_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cz_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 1.977ns (73.922%)  route 0.697ns (26.078%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 3.296 - 2.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, unplaced)      0.434     1.461    matmultinst/CLK
                                                                      r  matmultinst/am31_reg/am31_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      1.430     2.891 r  matmultinst/am31_reg/am31_reg/P[16]
                         net (fo=3, unplaced)         0.434     3.326    matmultinst/p_1_in[0]
                                                                      r  matmultinst/Cz[3]_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.043     3.369 r  matmultinst/Cz[3]_i_4/O
                         net (fo=1, unplaced)         0.256     3.625    matmultinst/n_8_Cz[3]_i_4
                                                                      r  matmultinst/Cz_reg[3]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.870 r  matmultinst/Cz_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     3.877    matmultinst/n_8_Cz_reg[3]_i_1
                                                                      r  matmultinst/Cz_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.927 r  matmultinst/Cz_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.927    matmultinst/n_8_Cz_reg[7]_i_1
                                                                      r  matmultinst/Cz_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.977 r  matmultinst/Cz_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.977    matmultinst/n_8_Cz_reg[11]_i_1
                                                                      r  matmultinst/Cz_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     4.136 r  matmultinst/Cz_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.136    matmultinst/Cz0[13]
                         FDRE                                         r  matmultinst/Cz_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     2.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, unplaced)      0.413     3.296    matmultinst/CLK
                                                                      r  matmultinst/Cz_reg[13]/C
                         clock pessimism              0.143     3.439    
                         clock uncertainty           -0.035     3.404    
                         FDRE (Setup_fdre_C_D)        0.076     3.480    matmultinst/Cz_reg[13]
  -------------------------------------------------------------------
                         required time                          3.480    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                 -0.656    

Slack (VIOLATED) :        -0.651ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 1.972ns (73.873%)  route 0.697ns (26.127%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 3.296 - 2.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, unplaced)      0.434     1.461    matmultinst/CLK
                                                                      r  matmultinst/am11_reg/am11_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      1.430     2.891 r  matmultinst/am11_reg/am11_reg/P[16]
                         net (fo=3, unplaced)         0.434     3.326    matmultinst/p_1_in6_in[0]
                                                                      r  matmultinst/Cx[3]_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.043     3.369 r  matmultinst/Cx[3]_i_4/O
                         net (fo=1, unplaced)         0.256     3.625    matmultinst/n_8_Cx[3]_i_4
                                                                      r  matmultinst/Cx_reg[3]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.870 r  matmultinst/Cx_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     3.877    matmultinst/n_8_Cx_reg[3]_i_1
                                                                      r  matmultinst/Cx_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.927 r  matmultinst/Cx_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.927    matmultinst/n_8_Cx_reg[7]_i_1
                                                                      r  matmultinst/Cx_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.977 r  matmultinst/Cx_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.977    matmultinst/n_8_Cx_reg[11]_i_1
                                                                      r  matmultinst/Cx_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     4.131 r  matmultinst/Cx_reg[15]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     4.131    matmultinst/Cx0[15]
                         FDRE                                         r  matmultinst/Cx_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     2.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, unplaced)      0.413     3.296    matmultinst/CLK
                                                                      r  matmultinst/Cx_reg[15]/C
                         clock pessimism              0.143     3.439    
                         clock uncertainty           -0.035     3.404    
                         FDRE (Setup_fdre_C_D)        0.076     3.480    matmultinst/Cx_reg[15]
  -------------------------------------------------------------------
                         required time                          3.480    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                 -0.651    

Slack (VIOLATED) :        -0.651ns  (required time - arrival time)
  Source:                 matmultinst/am21_reg/am21_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cy_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 1.972ns (73.873%)  route 0.697ns (26.127%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 3.296 - 2.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, unplaced)      0.434     1.461    matmultinst/CLK
                                                                      r  matmultinst/am21_reg/am21_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      1.430     2.891 r  matmultinst/am21_reg/am21_reg/P[16]
                         net (fo=3, unplaced)         0.434     3.326    matmultinst/p_1_in3_in[0]
                                                                      r  matmultinst/Cy[3]_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.043     3.369 r  matmultinst/Cy[3]_i_4/O
                         net (fo=1, unplaced)         0.256     3.625    matmultinst/n_8_Cy[3]_i_4
                                                                      r  matmultinst/Cy_reg[3]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.870 r  matmultinst/Cy_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     3.877    matmultinst/n_8_Cy_reg[3]_i_1
                                                                      r  matmultinst/Cy_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.927 r  matmultinst/Cy_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.927    matmultinst/n_8_Cy_reg[7]_i_1
                                                                      r  matmultinst/Cy_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.977 r  matmultinst/Cy_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.977    matmultinst/n_8_Cy_reg[11]_i_1
                                                                      r  matmultinst/Cy_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     4.131 r  matmultinst/Cy_reg[15]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     4.131    matmultinst/Cy0[15]
                         FDRE                                         r  matmultinst/Cy_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     2.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, unplaced)      0.413     3.296    matmultinst/CLK
                                                                      r  matmultinst/Cy_reg[15]/C
                         clock pessimism              0.143     3.439    
                         clock uncertainty           -0.035     3.404    
                         FDRE (Setup_fdre_C_D)        0.076     3.480    matmultinst/Cy_reg[15]
  -------------------------------------------------------------------
                         required time                          3.480    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                 -0.651    

Slack (VIOLATED) :        -0.651ns  (required time - arrival time)
  Source:                 matmultinst/am31_reg/am31_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cz_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 1.972ns (73.873%)  route 0.697ns (26.127%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 3.296 - 2.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, unplaced)      0.434     1.461    matmultinst/CLK
                                                                      r  matmultinst/am31_reg/am31_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      1.430     2.891 r  matmultinst/am31_reg/am31_reg/P[16]
                         net (fo=3, unplaced)         0.434     3.326    matmultinst/p_1_in[0]
                                                                      r  matmultinst/Cz[3]_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.043     3.369 r  matmultinst/Cz[3]_i_4/O
                         net (fo=1, unplaced)         0.256     3.625    matmultinst/n_8_Cz[3]_i_4
                                                                      r  matmultinst/Cz_reg[3]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.870 r  matmultinst/Cz_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     3.877    matmultinst/n_8_Cz_reg[3]_i_1
                                                                      r  matmultinst/Cz_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.927 r  matmultinst/Cz_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.927    matmultinst/n_8_Cz_reg[7]_i_1
                                                                      r  matmultinst/Cz_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.977 r  matmultinst/Cz_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.977    matmultinst/n_8_Cz_reg[11]_i_1
                                                                      r  matmultinst/Cz_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     4.131 r  matmultinst/Cz_reg[15]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     4.131    matmultinst/Cz0[15]
                         FDRE                                         r  matmultinst/Cz_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     2.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, unplaced)      0.413     3.296    matmultinst/CLK
                                                                      r  matmultinst/Cz_reg[15]/C
                         clock pessimism              0.143     3.439    
                         clock uncertainty           -0.035     3.404    
                         FDRE (Setup_fdre_C_D)        0.076     3.480    matmultinst/Cz_reg[15]
  -------------------------------------------------------------------
                         required time                          3.480    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                 -0.651    

Slack (VIOLATED) :        -0.613ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 1.934ns (73.496%)  route 0.697ns (26.504%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 3.296 - 2.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, unplaced)      0.434     1.461    matmultinst/CLK
                                                                      r  matmultinst/am11_reg/am11_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      1.430     2.891 r  matmultinst/am11_reg/am11_reg/P[16]
                         net (fo=3, unplaced)         0.434     3.326    matmultinst/p_1_in6_in[0]
                                                                      r  matmultinst/Cx[3]_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.043     3.369 r  matmultinst/Cx[3]_i_4/O
                         net (fo=1, unplaced)         0.256     3.625    matmultinst/n_8_Cx[3]_i_4
                                                                      r  matmultinst/Cx_reg[3]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.870 r  matmultinst/Cx_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     3.877    matmultinst/n_8_Cx_reg[3]_i_1
                                                                      r  matmultinst/Cx_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.927 r  matmultinst/Cx_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.927    matmultinst/n_8_Cx_reg[7]_i_1
                                                                      r  matmultinst/Cx_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.977 r  matmultinst/Cx_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.977    matmultinst/n_8_Cx_reg[11]_i_1
                                                                      r  matmultinst/Cx_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     4.093 r  matmultinst/Cx_reg[15]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     4.093    matmultinst/Cx0[14]
                         FDRE                                         r  matmultinst/Cx_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     2.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, unplaced)      0.413     3.296    matmultinst/CLK
                                                                      r  matmultinst/Cx_reg[14]/C
                         clock pessimism              0.143     3.439    
                         clock uncertainty           -0.035     3.404    
                         FDRE (Setup_fdre_C_D)        0.076     3.480    matmultinst/Cx_reg[14]
  -------------------------------------------------------------------
                         required time                          3.480    
                         arrival time                          -4.093    
  -------------------------------------------------------------------
                         slack                                 -0.613    

Slack (VIOLATED) :        -0.613ns  (required time - arrival time)
  Source:                 matmultinst/am21_reg/am21_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cy_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 1.934ns (73.496%)  route 0.697ns (26.504%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 3.296 - 2.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, unplaced)      0.434     1.461    matmultinst/CLK
                                                                      r  matmultinst/am21_reg/am21_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      1.430     2.891 r  matmultinst/am21_reg/am21_reg/P[16]
                         net (fo=3, unplaced)         0.434     3.326    matmultinst/p_1_in3_in[0]
                                                                      r  matmultinst/Cy[3]_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.043     3.369 r  matmultinst/Cy[3]_i_4/O
                         net (fo=1, unplaced)         0.256     3.625    matmultinst/n_8_Cy[3]_i_4
                                                                      r  matmultinst/Cy_reg[3]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.870 r  matmultinst/Cy_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     3.877    matmultinst/n_8_Cy_reg[3]_i_1
                                                                      r  matmultinst/Cy_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.927 r  matmultinst/Cy_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.927    matmultinst/n_8_Cy_reg[7]_i_1
                                                                      r  matmultinst/Cy_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.977 r  matmultinst/Cy_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.977    matmultinst/n_8_Cy_reg[11]_i_1
                                                                      r  matmultinst/Cy_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     4.093 r  matmultinst/Cy_reg[15]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     4.093    matmultinst/Cy0[14]
                         FDRE                                         r  matmultinst/Cy_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     2.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, unplaced)      0.413     3.296    matmultinst/CLK
                                                                      r  matmultinst/Cy_reg[14]/C
                         clock pessimism              0.143     3.439    
                         clock uncertainty           -0.035     3.404    
                         FDRE (Setup_fdre_C_D)        0.076     3.480    matmultinst/Cy_reg[14]
  -------------------------------------------------------------------
                         required time                          3.480    
                         arrival time                          -4.093    
  -------------------------------------------------------------------
                         slack                                 -0.613    

Slack (VIOLATED) :        -0.613ns  (required time - arrival time)
  Source:                 matmultinst/am31_reg/am31_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cz_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 1.934ns (73.496%)  route 0.697ns (26.504%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 3.296 - 2.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, unplaced)      0.434     1.461    matmultinst/CLK
                                                                      r  matmultinst/am31_reg/am31_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      1.430     2.891 r  matmultinst/am31_reg/am31_reg/P[16]
                         net (fo=3, unplaced)         0.434     3.326    matmultinst/p_1_in[0]
                                                                      r  matmultinst/Cz[3]_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.043     3.369 r  matmultinst/Cz[3]_i_4/O
                         net (fo=1, unplaced)         0.256     3.625    matmultinst/n_8_Cz[3]_i_4
                                                                      r  matmultinst/Cz_reg[3]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.870 r  matmultinst/Cz_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     3.877    matmultinst/n_8_Cz_reg[3]_i_1
                                                                      r  matmultinst/Cz_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.927 r  matmultinst/Cz_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.927    matmultinst/n_8_Cz_reg[7]_i_1
                                                                      r  matmultinst/Cz_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.977 r  matmultinst/Cz_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.977    matmultinst/n_8_Cz_reg[11]_i_1
                                                                      r  matmultinst/Cz_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     4.093 r  matmultinst/Cz_reg[15]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     4.093    matmultinst/Cz0[14]
                         FDRE                                         r  matmultinst/Cz_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     2.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, unplaced)      0.413     3.296    matmultinst/CLK
                                                                      r  matmultinst/Cz_reg[14]/C
                         clock pessimism              0.143     3.439    
                         clock uncertainty           -0.035     3.404    
                         FDRE (Setup_fdre_C_D)        0.076     3.480    matmultinst/Cz_reg[14]
  -------------------------------------------------------------------
                         required time                          3.480    
                         arrival time                          -4.093    
  -------------------------------------------------------------------
                         slack                                 -0.613    

Slack (VIOLATED) :        -0.606ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 1.927ns (73.426%)  route 0.697ns (26.574%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 3.296 - 2.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, unplaced)      0.434     1.461    matmultinst/CLK
                                                                      r  matmultinst/am11_reg/am11_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      1.430     2.891 r  matmultinst/am11_reg/am11_reg/P[16]
                         net (fo=3, unplaced)         0.434     3.326    matmultinst/p_1_in6_in[0]
                                                                      r  matmultinst/Cx[3]_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.043     3.369 r  matmultinst/Cx[3]_i_4/O
                         net (fo=1, unplaced)         0.256     3.625    matmultinst/n_8_Cx[3]_i_4
                                                                      r  matmultinst/Cx_reg[3]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.870 r  matmultinst/Cx_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     3.877    matmultinst/n_8_Cx_reg[3]_i_1
                                                                      r  matmultinst/Cx_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.927 r  matmultinst/Cx_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.927    matmultinst/n_8_Cx_reg[7]_i_1
                                                                      r  matmultinst/Cx_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     4.086 r  matmultinst/Cx_reg[11]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.086    matmultinst/Cx0[9]
                         FDRE                                         r  matmultinst/Cx_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     2.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, unplaced)      0.413     3.296    matmultinst/CLK
                                                                      r  matmultinst/Cx_reg[9]/C
                         clock pessimism              0.143     3.439    
                         clock uncertainty           -0.035     3.404    
                         FDRE (Setup_fdre_C_D)        0.076     3.480    matmultinst/Cx_reg[9]
  -------------------------------------------------------------------
                         required time                          3.480    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                 -0.606    




