# vsim -do {count_up_reload_pclk2.ucdb; log -r /*;run -all; exit} -l count_up_reload_pclk2.log -voptargs=+acc work.count_up_reload_pclk2 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# //  Questa Sim-64
# //  Version 10.2c Unknown Platform Jul 19 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.count_up_reload_pclk2(fast)
# Loading work.timer_tb(fast)
# Loading work.timer(fast)
# Loading work.registor_control(fast)
# Loading work.decoder(fast)
# Loading work.registor(fast)
# Loading work.encoder(fast)
# Loading work.timer_pready(fast)
# Loading work.select_clock(fast)
# Loading work.counter(fast)
# Loading work.overflow_detect(fast)
# Loading work.underflow_detect(fast)
# Loading work.CPU_model(fast)
# Loading work.system_signal(fast)
# count_up_reload_pclk2.ucdb 
# invalid command name "count_up_reload_pclk2.ucdb"
#  log -r /* 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: LENOVO  Hostname: DESKTOP-AN1R3ON  ProcessID: 24240
# 
#           Attempting to use alternate WLF file "./wlfts0hqrr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfts0hqrr
# 
# run -all 
# ==============================================================================
# ===================COUNT DOWN AND RELOAD PCLK 2_test_begin====================
# ==============================================================================
# 
# 
# =====================load TDR to timer========================================
# 
# 
# random is 36
# at 190 start write data = 'h24 to address = 'h0
# at 200 acces phase of writing data
# at 225 transfer done
# load value TDR at 225 to counter_reg
# at 240 start write data = 'h80 to address = 'h1
# at 250 acces phase of writing data
# at 275 transfer done
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# 
# 
# ==========================START timer=========================================
# 
# 
# at 290 start write data = 'h10 to address = 'h1
# at 300 acces phase of writing data
# at 325 transfer done
# count for 2200
# 
# 
# ==========================DISABLE timer=====================================
# 
# 
# at 2530 start write data = 'h0 to address = 'h1
# at 2540 acces phase of writing data
# at 2565 transfer done
# ad 2565 timer is disable for reload
# 
# 
# ==========================check flag before reload=========================
# 
# 
# at 2580 start to read data at address 'h2
# at 2615 end of read transfer
# ad 2615 TSR is 'h=0
# PASS
# =====================Reload TDR to timer======================================
# 
# 
# random is 129
# at 2630 start write data = 'h81 to address = 'h0
# at 2640 acces phase of writing data
# at 2665 transfer done
# load value TDR at 2665 to counter_reg
# at 2680 start write data = 'h80 to address = 'h1
# at 2690 acces phase of writing data
# at 2715 transfer done
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# 
# 
# ==========================START timer=========================================
# 
# 
# at 2730 start write data = 'h10 to address = 'h1
# at 2740 acces phase of writing data
# at 2765 transfer done
# 
# 
# ==========================FINAL CHECK timer====================================
# 
# 
# at 5320 start to read data at address 'h2
# at 5355 end of read transfer
# ad 5355 TSR is 'h=1
# PASS
# 
# 
# ==========================CLEAR FLAG =========================================
# 
# 
# at 5370 start to read data at address 'h2
# at 5405 end of read transfer
# ad 5405 TSR is 'h=0
# PASS
# ===================================
# ================PASS===============
# ===================================
