#ifndefSTM32L4xx_LL_BUS_H#defineSTM32L4xx_LL_BUS_H#ifdef__cplusplusextern"C"{#endif#include"stm32l4xx.h"#ifdefined(RCC)#defineLL_AHB1_GRP1_PERIPH_ALL0xFFFFFFFFU#defineLL_AHB1_GRP1_PERIPH_DMA1RCC_AHB1ENR_DMA1EN#defineLL_AHB1_GRP1_PERIPH_DMA2RCC_AHB1ENR_DMA2EN#ifdefined(DMAMUX1)#defineLL_AHB1_GRP1_PERIPH_DMAMUX1RCC_AHB1ENR_DMAMUX1EN#endif#defineLL_AHB1_GRP1_PERIPH_FLASHRCC_AHB1ENR_FLASHEN#defineLL_AHB1_GRP1_PERIPH_CRCRCC_AHB1ENR_CRCEN#defineLL_AHB1_GRP1_PERIPH_TSCRCC_AHB1ENR_TSCEN#ifdefined(DMA2D)#defineLL_AHB1_GRP1_PERIPH_DMA2DRCC_AHB1ENR_DMA2DEN#endif#ifdefined(GFXMMU)#defineLL_AHB1_GRP1_PERIPH_GFXMMURCC_AHB1ENR_GFXMMUEN#endif#defineLL_AHB1_GRP1_PERIPH_SRAM1RCC_AHB1SMENR_SRAM1SMEN#defineLL_AHB2_GRP1_PERIPH_ALL0xFFFFFFFFU#defineLL_AHB2_GRP1_PERIPH_GPIOARCC_AHB2ENR_GPIOAEN#defineLL_AHB2_GRP1_PERIPH_GPIOBRCC_AHB2ENR_GPIOBEN#defineLL_AHB2_GRP1_PERIPH_GPIOCRCC_AHB2ENR_GPIOCEN#ifdefined(GPIOD)#defineLL_AHB2_GRP1_PERIPH_GPIODRCC_AHB2ENR_GPIODEN#endif#ifdefined(GPIOE)#defineLL_AHB2_GRP1_PERIPH_GPIOERCC_AHB2ENR_GPIOEEN#endif#ifdefined(GPIOF)#defineLL_AHB2_GRP1_PERIPH_GPIOFRCC_AHB2ENR_GPIOFEN#endif#ifdefined(GPIOG)#defineLL_AHB2_GRP1_PERIPH_GPIOGRCC_AHB2ENR_GPIOGEN#endif#defineLL_AHB2_GRP1_PERIPH_GPIOHRCC_AHB2ENR_GPIOHEN#ifdefined(GPIOI)#defineLL_AHB2_GRP1_PERIPH_GPIOIRCC_AHB2ENR_GPIOIEN#endif#ifdefined(USB_OTG_FS)#defineLL_AHB2_GRP1_PERIPH_OTGFSRCC_AHB2ENR_OTGFSEN#endif#defineLL_AHB2_GRP1_PERIPH_ADCRCC_AHB2ENR_ADCEN#ifdefined(DCMI)#defineLL_AHB2_GRP1_PERIPH_DCMIRCC_AHB2ENR_DCMIEN#endif#ifdefined(AES)#defineLL_AHB2_GRP1_PERIPH_AESRCC_AHB2ENR_AESEN#endif#ifdefined(HASH)#defineLL_AHB2_GRP1_PERIPH_HASHRCC_AHB2ENR_HASHEN#endif#defineLL_AHB2_GRP1_PERIPH_RNGRCC_AHB2ENR_RNGEN#ifdefined(OCTOSPIM)#defineLL_AHB2_GRP1_PERIPH_OSPIMRCC_AHB2ENR_OSPIMEN#endif#ifdefined(PKA)#defineLL_AHB2_GRP1_PERIPH_PKARCC_AHB2ENR_PKAEN#endif#ifdefined(SDMMC1)&&defined(RCC_AHB2ENR_SDMMC1EN)#defineLL_AHB2_GRP1_PERIPH_SDMMC1RCC_AHB2ENR_SDMMC1EN#endif#defineLL_AHB2_GRP1_PERIPH_SRAM2RCC_AHB2SMENR_SRAM2SMEN#ifdefined(SRAM3_BASE)#defineLL_AHB2_GRP1_PERIPH_SRAM3RCC_AHB2SMENR_SRAM3SMEN#endif#defineLL_AHB3_GRP1_PERIPH_ALL0xFFFFFFFFU#ifdefined(FMC_Bank1_R)#defineLL_AHB3_GRP1_PERIPH_FMCRCC_AHB3ENR_FMCEN#endif#ifdefined(QUADSPI)#defineLL_AHB3_GRP1_PERIPH_QSPIRCC_AHB3ENR_QSPIEN#endif#ifdefined(OCTOSPI1)#defineLL_AHB3_GRP1_PERIPH_OSPI1RCC_AHB3ENR_OSPI1EN#endif#ifdefined(OCTOSPI2)#defineLL_AHB3_GRP1_PERIPH_OSPI2RCC_AHB3ENR_OSPI2EN#endif#defineLL_APB1_GRP1_PERIPH_ALL0xFFFFFFFFU#defineLL_APB1_GRP1_PERIPH_TIM2RCC_APB1ENR1_TIM2EN#ifdefined(TIM3)#defineLL_APB1_GRP1_PERIPH_TIM3RCC_APB1ENR1_TIM3EN#endif#ifdefined(TIM4)#defineLL_APB1_GRP1_PERIPH_TIM4RCC_APB1ENR1_TIM4EN#endif#ifdefined(TIM5)#defineLL_APB1_GRP1_PERIPH_TIM5RCC_APB1ENR1_TIM5EN#endif#defineLL_APB1_GRP1_PERIPH_TIM6RCC_APB1ENR1_TIM6EN#defineLL_APB1_GRP1_PERIPH_TIM7RCC_APB1ENR1_TIM7EN#ifdefined(LCD)#defineLL_APB1_GRP1_PERIPH_LCDRCC_APB1ENR1_LCDEN#endif#ifdefined(RCC_APB1ENR1_RTCAPBEN)#defineLL_APB1_GRP1_PERIPH_RTCAPBRCC_APB1ENR1_RTCAPBEN#endif#defineLL_APB1_GRP1_PERIPH_WWDGRCC_APB1ENR1_WWDGEN#ifdefined(SPI2)#defineLL_APB1_GRP1_PERIPH_SPI2RCC_APB1ENR1_SPI2EN#endif#defineLL_APB1_GRP1_PERIPH_SPI3RCC_APB1ENR1_SPI3EN#defineLL_APB1_GRP1_PERIPH_USART2RCC_APB1ENR1_USART2EN#ifdefined(USART3)#defineLL_APB1_GRP1_PERIPH_USART3RCC_APB1ENR1_USART3EN#endif#ifdefined(UART4)#defineLL_APB1_GRP1_PERIPH_UART4RCC_APB1ENR1_UART4EN#endif#ifdefined(UART5)#defineLL_APB1_GRP1_PERIPH_UART5RCC_APB1ENR1_UART5EN#endif#defineLL_APB1_GRP1_PERIPH_I2C1RCC_APB1ENR1_I2C1EN#ifdefined(I2C2)#defineLL_APB1_GRP1_PERIPH_I2C2RCC_APB1ENR1_I2C2EN#endif#defineLL_APB1_GRP1_PERIPH_I2C3RCC_APB1ENR1_I2C3EN#ifdefined(CRS)#defineLL_APB1_GRP1_PERIPH_CRSRCC_APB1ENR1_CRSEN#endif#defineLL_APB1_GRP1_PERIPH_CAN1RCC_APB1ENR1_CAN1EN#ifdefined(CAN2)#defineLL_APB1_GRP1_PERIPH_CAN2RCC_APB1ENR1_CAN2EN#endif#ifdefined(USB)#defineLL_APB1_GRP1_PERIPH_USBRCC_APB1ENR1_USBFSEN#endif#defineLL_APB1_GRP1_PERIPH_PWRRCC_APB1ENR1_PWREN#defineLL_APB1_GRP1_PERIPH_DAC1RCC_APB1ENR1_DAC1EN#defineLL_APB1_GRP1_PERIPH_OPAMPRCC_APB1ENR1_OPAMPEN#defineLL_APB1_GRP1_PERIPH_LPTIM1RCC_APB1ENR1_LPTIM1EN#defineLL_APB1_GRP2_PERIPH_ALL0xFFFFFFFFU#defineLL_APB1_GRP2_PERIPH_LPUART1RCC_APB1ENR2_LPUART1EN#ifdefined(I2C4)#defineLL_APB1_GRP2_PERIPH_I2C4RCC_APB1ENR2_I2C4EN#endif#ifdefined(SWPMI1)#defineLL_APB1_GRP2_PERIPH_SWPMI1RCC_APB1ENR2_SWPMI1EN#endif#defineLL_APB1_GRP2_PERIPH_LPTIM2RCC_APB1ENR2_LPTIM2EN#defineLL_APB2_GRP1_PERIPH_ALL0xFFFFFFFFU#defineLL_APB2_GRP1_PERIPH_SYSCFGRCC_APB2ENR_SYSCFGEN#defineLL_APB2_GRP1_PERIPH_FWRCC_APB2ENR_FWEN#ifdefined(SDMMC1)&&defined(RCC_APB2ENR_SDMMC1EN)#defineLL_APB2_GRP1_PERIPH_SDMMC1RCC_APB2ENR_SDMMC1EN#endif#defineLL_APB2_GRP1_PERIPH_TIM1RCC_APB2ENR_TIM1EN#defineLL_APB2_GRP1_PERIPH_SPI1RCC_APB2ENR_SPI1EN#ifdefined(TIM8)#defineLL_APB2_GRP1_PERIPH_TIM8RCC_APB2ENR_TIM8EN#endif#defineLL_APB2_GRP1_PERIPH_USART1RCC_APB2ENR_USART1EN#defineLL_APB2_GRP1_PERIPH_TIM15RCC_APB2ENR_TIM15EN#defineLL_APB2_GRP1_PERIPH_TIM16RCC_APB2ENR_TIM16EN#ifdefined(TIM17)#defineLL_APB2_GRP1_PERIPH_TIM17RCC_APB2ENR_TIM17EN#endif#defineLL_APB2_GRP1_PERIPH_SAI1RCC_APB2ENR_SAI1EN#ifdefined(SAI2)#defineLL_APB2_GRP1_PERIPH_SAI2RCC_APB2ENR_SAI2EN#endif#ifdefined(DFSDM1_Channel0)#defineLL_APB2_GRP1_PERIPH_DFSDM1RCC_APB2ENR_DFSDM1EN#endif#ifdefined(LTDC)#defineLL_APB2_GRP1_PERIPH_LTDCRCC_APB2ENR_LTDCEN#endif#ifdefined(DSI)#defineLL_APB2_GRP1_PERIPH_DSIRCC_APB2ENR_DSIEN#endif#ifdefined(DFSDM1_Channel0)#defineLL_APB2_GRP1_PERIPH_DFSDMLL_APB2_GRP1_PERIPH_DFSDM1#endif__STATIC_INLINEvoidLL_AHB1_GRP1_EnableClock(uint32_tPeriphs){__IOuint32_ttmpreg;SET_BIT(RCC->AHB1ENR,Periphs);tmpreg=READ_BIT(RCC->AHB1ENR,Periphs);(void)tmpreg;}__STATIC_INLINEuint32_tLL_AHB1_GRP1_IsEnabledClock(uint32_tPeriphs){return((READ_BIT(RCC->AHB1ENR,Periphs)==Periphs)?1UL:0UL);}__STATIC_INLINEvoidLL_AHB1_GRP1_DisableClock(uint32_tPeriphs){CLEAR_BIT(RCC->AHB1ENR,Periphs);}__STATIC_INLINEvoidLL_AHB1_GRP1_ForceReset(uint32_tPeriphs){SET_BIT(RCC->AHB1RSTR,Periphs);}__STATIC_INLINEvoidLL_AHB1_GRP1_ReleaseReset(uint32_tPeriphs){CLEAR_BIT(RCC->AHB1RSTR,Periphs);}__STATIC_INLINEvoidLL_AHB1_GRP1_EnableClockStopSleep(uint32_tPeriphs){__IOuint32_ttmpreg;SET_BIT(RCC->AHB1SMENR,Periphs);tmpreg=READ_BIT(RCC->AHB1SMENR,Periphs);(void)tmpreg;}__STATIC_INLINEvoidLL_AHB1_GRP1_DisableClockStopSleep(uint32_tPeriphs){CLEAR_BIT(RCC->AHB1SMENR,Periphs);}__STATIC_INLINEvoidLL_AHB2_GRP1_EnableClock(uint32_tPeriphs){__IOuint32_ttmpreg;SET_BIT(RCC->AHB2ENR,Periphs);tmpreg=READ_BIT(RCC->AHB2ENR,Periphs);(void)tmpreg;}__STATIC_INLINEuint32_tLL_AHB2_GRP1_IsEnabledClock(uint32_tPeriphs){return((READ_BIT(RCC->AHB2ENR,Periphs)==Periphs)?1UL:0UL);}__STATIC_INLINEvoidLL_AHB2_GRP1_DisableClock(uint32_tPeriphs){CLEAR_BIT(RCC->AHB2ENR,Periphs);}__STATIC_INLINEvoidLL_AHB2_GRP1_ForceReset(uint32_tPeriphs){SET_BIT(RCC->AHB2RSTR,Periphs);}__STATIC_INLINEvoidLL_AHB2_GRP1_ReleaseReset(uint32_tPeriphs){CLEAR_BIT(RCC->AHB2RSTR,Periphs);}__STATIC_INLINEvoidLL_AHB2_GRP1_EnableClockStopSleep(uint32_tPeriphs){__IOuint32_ttmpreg;SET_BIT(RCC->AHB2SMENR,Periphs);tmpreg=READ_BIT(RCC->AHB2SMENR,Periphs);(void)tmpreg;}__STATIC_INLINEvoidLL_AHB2_GRP1_DisableClockStopSleep(uint32_tPeriphs){CLEAR_BIT(RCC->AHB2SMENR,Periphs);}__STATIC_INLINEvoidLL_AHB3_GRP1_EnableClock(uint32_tPeriphs){__IOuint32_ttmpreg;SET_BIT(RCC->AHB3ENR,Periphs);tmpreg=READ_BIT(RCC->AHB3ENR,Periphs);(void)tmpreg;}__STATIC_INLINEuint32_tLL_AHB3_GRP1_IsEnabledClock(uint32_tPeriphs){return((READ_BIT(RCC->AHB3ENR,Periphs)==Periphs)?1UL:0UL);}__STATIC_INLINEvoidLL_AHB3_GRP1_DisableClock(uint32_tPeriphs){CLEAR_BIT(RCC->AHB3ENR,Periphs);}__STATIC_INLINEvoidLL_AHB3_GRP1_ForceReset(uint32_tPeriphs){SET_BIT(RCC->AHB3RSTR,Periphs);}__STATIC_INLINEvoidLL_AHB3_GRP1_ReleaseReset(uint32_tPeriphs){CLEAR_BIT(RCC->AHB3RSTR,Periphs);}__STATIC_INLINEvoidLL_AHB3_GRP1_EnableClockStopSleep(uint32_tPeriphs){__IOuint32_ttmpreg;SET_BIT(RCC->AHB3SMENR,Periphs);tmpreg=READ_BIT(RCC->AHB3SMENR,Periphs);(void)tmpreg;}__STATIC_INLINEvoidLL_AHB3_GRP1_DisableClockStopSleep(uint32_tPeriphs){CLEAR_BIT(RCC->AHB3SMENR,Periphs);}__STATIC_INLINEvoidLL_APB1_GRP1_EnableClock(uint32_tPeriphs){__IOuint32_ttmpreg;SET_BIT(RCC->APB1ENR1,Periphs);tmpreg=READ_BIT(RCC->APB1ENR1,Periphs);(void)tmpreg;}__STATIC_INLINEvoidLL_APB1_GRP2_EnableClock(uint32_tPeriphs){__IOuint32_ttmpreg;SET_BIT(RCC->APB1ENR2,Periphs);tmpreg=READ_BIT(RCC->APB1ENR2,Periphs);(void)tmpreg;}__STATIC_INLINEuint32_tLL_APB1_GRP1_IsEnabledClock(uint32_tPeriphs){return((READ_BIT(RCC->APB1ENR1,Periphs)==Periphs)?1UL:0UL);}__STATIC_INLINEuint32_tLL_APB1_GRP2_IsEnabledClock(uint32_tPeriphs){return((READ_BIT(RCC->APB1ENR2,Periphs)==Periphs)?1UL:0UL);}__STATIC_INLINEvoidLL_APB1_GRP1_DisableClock(uint32_tPeriphs){CLEAR_BIT(RCC->APB1ENR1,Periphs);}__STATIC_INLINEvoidLL_APB1_GRP2_DisableClock(uint32_tPeriphs){CLEAR_BIT(RCC->APB1ENR2,Periphs);}__STATIC_INLINEvoidLL_APB1_GRP1_ForceReset(uint32_tPeriphs){SET_BIT(RCC->APB1RSTR1,Periphs);}__STATIC_INLINEvoidLL_APB1_GRP2_ForceReset(uint32_tPeriphs){SET_BIT(RCC->APB1RSTR2,Periphs);}__STATIC_INLINEvoidLL_APB1_GRP1_ReleaseReset(uint32_tPeriphs){CLEAR_BIT(RCC->APB1RSTR1,Periphs);}__STATIC_INLINEvoidLL_APB1_GRP2_ReleaseReset(uint32_tPeriphs){CLEAR_BIT(RCC->APB1RSTR2,Periphs);}__STATIC_INLINEvoidLL_APB1_GRP1_EnableClockStopSleep(uint32_tPeriphs){__IOuint32_ttmpreg;SET_BIT(RCC->APB1SMENR1,Periphs);tmpreg=READ_BIT(RCC->APB1SMENR1,Periphs);(void)tmpreg;}__STATIC_INLINEvoidLL_APB1_GRP2_EnableClockStopSleep(uint32_tPeriphs){__IOuint32_ttmpreg;SET_BIT(RCC->APB1SMENR2,Periphs);tmpreg=READ_BIT(RCC->APB1SMENR2,Periphs);(void)tmpreg;}__STATIC_INLINEvoidLL_APB1_GRP1_DisableClockStopSleep(uint32_tPeriphs){CLEAR_BIT(RCC->APB1SMENR1,Periphs);}__STATIC_INLINEvoidLL_APB1_GRP2_DisableClockStopSleep(uint32_tPeriphs){CLEAR_BIT(RCC->APB1SMENR2,Periphs);}__STATIC_INLINEvoidLL_APB2_GRP1_EnableClock(uint32_tPeriphs){__IOuint32_ttmpreg;SET_BIT(RCC->APB2ENR,Periphs);tmpreg=READ_BIT(RCC->APB2ENR,Periphs);(void)tmpreg;}__STATIC_INLINEuint32_tLL_APB2_GRP1_IsEnabledClock(uint32_tPeriphs){return((READ_BIT(RCC->APB2ENR,Periphs)==Periphs)?1UL:0UL);}__STATIC_INLINEvoidLL_APB2_GRP1_DisableClock(uint32_tPeriphs){CLEAR_BIT(RCC->APB2ENR,Periphs);}__STATIC_INLINEvoidLL_APB2_GRP1_ForceReset(uint32_tPeriphs){SET_BIT(RCC->APB2RSTR,Periphs);}__STATIC_INLINEvoidLL_APB2_GRP1_ReleaseReset(uint32_tPeriphs){CLEAR_BIT(RCC->APB2RSTR,Periphs);}__STATIC_INLINEvoidLL_APB2_GRP1_EnableClockStopSleep(uint32_tPeriphs){__IOuint32_ttmpreg;SET_BIT(RCC->APB2SMENR,Periphs);tmpreg=READ_BIT(RCC->APB2SMENR,Periphs);(void)tmpreg;}__STATIC_INLINEvoidLL_APB2_GRP1_DisableClockStopSleep(uint32_tPeriphs){CLEAR_BIT(RCC->APB2SMENR,Periphs);}#endif#ifdef__cplusplus}#endif#endif