// Seed: 1266282554
`define pp_8 0
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input logic id_5,
    input id_6,
    input logic id_7
);
  reg id_8;
  initial begin
    id_8 <= id_2;
  end
  logic id_9;
  assign id_4 = id_6;
  type_15(
      id_1, 1 == (1), 1'b0
  );
endmodule
