

================================================================
== Vivado HLS Report for 'fc_load_weight'
================================================================
* Date:           Sun Jun  6 15:14:56 2021

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        resnet50_3
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  136|  136|  136|  136|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 137
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%och_0_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %och_0)" [resnet50_3.cpp:331]   --->   Operation 138 'read' 'och_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i10P(i10* %och_0_out, i10 %och_0_read)" [resnet50_3.cpp:331]   --->   Operation 139 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln = call i21 @_ssdm_op_BitConcatenate.i21.i10.i11(i10 %och_0_read, i11 0)" [resnet50_3.cpp:340->resnet50_3.cpp:331]   --->   Operation 140 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln340 = zext i21 %shl_ln to i24" [resnet50_3.cpp:340->resnet50_3.cpp:331]   --->   Operation 141 'zext' 'zext_ln340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.93ns)   --->   "%add_ln340 = add i24 %zext_ln340, -7815168" [resnet50_3.cpp:340->resnet50_3.cpp:331]   --->   Operation 142 'add' 'add_ln340' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%lshr_ln = call i20 @_ssdm_op_PartSelect.i20.i24.i32.i32(i24 %add_ln340, i32 4, i32 23)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 143 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln269 = zext i20 %lshr_ln to i64" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 144 'zext' 'zext_ln269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%ddr_V_addr = getelementptr i128* %ddr_V, i64 %zext_ln269" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 145 'getelementptr' 'ddr_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [7/7] (8.75ns)   --->   "%ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 128)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 146 'readreq' 'ddr_V_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 147 [6/7] (8.75ns)   --->   "%ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 128)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 147 'readreq' 'ddr_V_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 148 [5/7] (8.75ns)   --->   "%ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 128)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 148 'readreq' 'ddr_V_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 149 [4/7] (8.75ns)   --->   "%ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 128)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 149 'readreq' 'ddr_V_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 150 [3/7] (8.75ns)   --->   "%ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 128)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 150 'readreq' 'ddr_V_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 151 [2/7] (8.75ns)   --->   "%ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 128)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 151 'readreq' 'ddr_V_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 152 [1/7] (8.75ns)   --->   "%ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 128)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 152 'readreq' 'ddr_V_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 153 [1/1] (8.75ns)   --->   "%ddr_V_addr_read = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 153 'read' 'ddr_V_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 154 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_143 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 154 'read' 'ddr_V_addr_read_143' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 155 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_144 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 155 'read' 'ddr_V_addr_read_144' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 156 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_145 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 156 'read' 'ddr_V_addr_read_145' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 157 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_146 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 157 'read' 'ddr_V_addr_read_146' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 158 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_147 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 158 'read' 'ddr_V_addr_read_147' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 159 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_148 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 159 'read' 'ddr_V_addr_read_148' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 160 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_149 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 160 'read' 'ddr_V_addr_read_149' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "%weight_V_addr = getelementptr [16 x i1024]* %weight_V, i64 0, i64 0" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 161 'getelementptr' 'weight_V_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_680_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_149, i128 %ddr_V_addr_read_148, i128 %ddr_V_addr_read_147, i128 %ddr_V_addr_read_146, i128 %ddr_V_addr_read_145, i128 %ddr_V_addr_read_144, i128 %ddr_V_addr_read_143, i128 %ddr_V_addr_read)" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 162 'bitconcatenate' 'tmp_680_i_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (1.23ns)   --->   "store i1024 %tmp_680_i_i, i1024* %weight_V_addr, align 8" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 163 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 16> <RAM>
ST_17 : Operation 164 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_150 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 164 'read' 'ddr_V_addr_read_150' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 165 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_151 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 165 'read' 'ddr_V_addr_read_151' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 166 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_152 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 166 'read' 'ddr_V_addr_read_152' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 167 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_153 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 167 'read' 'ddr_V_addr_read_153' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 168 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_154 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 168 'read' 'ddr_V_addr_read_154' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 169 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_155 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 169 'read' 'ddr_V_addr_read_155' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 170 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_156 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 170 'read' 'ddr_V_addr_read_156' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 171 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_157 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 171 'read' 'ddr_V_addr_read_157' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%weight_V_addr_1 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 1" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 172 'getelementptr' 'weight_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_808_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_157, i128 %ddr_V_addr_read_156, i128 %ddr_V_addr_read_155, i128 %ddr_V_addr_read_154, i128 %ddr_V_addr_read_153, i128 %ddr_V_addr_read_152, i128 %ddr_V_addr_read_151, i128 %ddr_V_addr_read_150)" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 173 'bitconcatenate' 'tmp_808_i_i' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (1.23ns)   --->   "store i1024 %tmp_808_i_i, i1024* %weight_V_addr_1, align 8" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 174 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 16> <RAM>
ST_25 : Operation 175 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_158 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 175 'read' 'ddr_V_addr_read_158' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 176 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_159 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 176 'read' 'ddr_V_addr_read_159' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 177 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_160 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 177 'read' 'ddr_V_addr_read_160' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 8.75>
ST_28 : Operation 178 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_161 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 178 'read' 'ddr_V_addr_read_161' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 8.75>
ST_29 : Operation 179 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_162 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 179 'read' 'ddr_V_addr_read_162' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 8.75>
ST_30 : Operation 180 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_163 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 180 'read' 'ddr_V_addr_read_163' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 8.75>
ST_31 : Operation 181 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_164 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 181 'read' 'ddr_V_addr_read_164' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 8.75>
ST_32 : Operation 182 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_165 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 182 'read' 'ddr_V_addr_read_165' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 8.75>
ST_33 : Operation 183 [1/1] (0.00ns)   --->   "%weight_V_addr_2 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 2" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 183 'getelementptr' 'weight_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_936_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_165, i128 %ddr_V_addr_read_164, i128 %ddr_V_addr_read_163, i128 %ddr_V_addr_read_162, i128 %ddr_V_addr_read_161, i128 %ddr_V_addr_read_160, i128 %ddr_V_addr_read_159, i128 %ddr_V_addr_read_158)" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 184 'bitconcatenate' 'tmp_936_i_i' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 185 [1/1] (1.23ns)   --->   "store i1024 %tmp_936_i_i, i1024* %weight_V_addr_2, align 8" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 185 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 16> <RAM>
ST_33 : Operation 186 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_166 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 186 'read' 'ddr_V_addr_read_166' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 8.75>
ST_34 : Operation 187 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_167 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 187 'read' 'ddr_V_addr_read_167' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 8.75>
ST_35 : Operation 188 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_168 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 188 'read' 'ddr_V_addr_read_168' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 8.75>
ST_36 : Operation 189 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_169 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 189 'read' 'ddr_V_addr_read_169' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 8.75>
ST_37 : Operation 190 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_170 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 190 'read' 'ddr_V_addr_read_170' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 8.75>
ST_38 : Operation 191 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_171 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 191 'read' 'ddr_V_addr_read_171' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 8.75>
ST_39 : Operation 192 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_172 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 192 'read' 'ddr_V_addr_read_172' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 8.75>
ST_40 : Operation 193 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_173 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 193 'read' 'ddr_V_addr_read_173' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 8.75>
ST_41 : Operation 194 [1/1] (0.00ns)   --->   "%weight_V_addr_3 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 3" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 194 'getelementptr' 'weight_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_1064_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_173, i128 %ddr_V_addr_read_172, i128 %ddr_V_addr_read_171, i128 %ddr_V_addr_read_170, i128 %ddr_V_addr_read_169, i128 %ddr_V_addr_read_168, i128 %ddr_V_addr_read_167, i128 %ddr_V_addr_read_166)" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 195 'bitconcatenate' 'tmp_1064_i_i' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 196 [1/1] (1.23ns)   --->   "store i1024 %tmp_1064_i_i, i1024* %weight_V_addr_3, align 8" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 196 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 16> <RAM>
ST_41 : Operation 197 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_174 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 197 'read' 'ddr_V_addr_read_174' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 8.75>
ST_42 : Operation 198 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_175 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 198 'read' 'ddr_V_addr_read_175' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 8.75>
ST_43 : Operation 199 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_176 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 199 'read' 'ddr_V_addr_read_176' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 8.75>
ST_44 : Operation 200 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_177 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 200 'read' 'ddr_V_addr_read_177' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 8.75>
ST_45 : Operation 201 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_178 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 201 'read' 'ddr_V_addr_read_178' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 8.75>
ST_46 : Operation 202 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_179 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 202 'read' 'ddr_V_addr_read_179' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 8.75>
ST_47 : Operation 203 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_180 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 203 'read' 'ddr_V_addr_read_180' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 8.75>
ST_48 : Operation 204 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_181 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 204 'read' 'ddr_V_addr_read_181' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 8.75>
ST_49 : Operation 205 [1/1] (0.00ns)   --->   "%weight_V_addr_4 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 4" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 205 'getelementptr' 'weight_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_1192_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_181, i128 %ddr_V_addr_read_180, i128 %ddr_V_addr_read_179, i128 %ddr_V_addr_read_178, i128 %ddr_V_addr_read_177, i128 %ddr_V_addr_read_176, i128 %ddr_V_addr_read_175, i128 %ddr_V_addr_read_174)" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 206 'bitconcatenate' 'tmp_1192_i_i' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 207 [1/1] (1.23ns)   --->   "store i1024 %tmp_1192_i_i, i1024* %weight_V_addr_4, align 8" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 207 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 16> <RAM>
ST_49 : Operation 208 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_182 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 208 'read' 'ddr_V_addr_read_182' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 8.75>
ST_50 : Operation 209 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_183 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 209 'read' 'ddr_V_addr_read_183' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 8.75>
ST_51 : Operation 210 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_184 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 210 'read' 'ddr_V_addr_read_184' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 8.75>
ST_52 : Operation 211 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_185 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 211 'read' 'ddr_V_addr_read_185' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 8.75>
ST_53 : Operation 212 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_186 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 212 'read' 'ddr_V_addr_read_186' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 8.75>
ST_54 : Operation 213 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_187 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 213 'read' 'ddr_V_addr_read_187' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 8.75>
ST_55 : Operation 214 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_188 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 214 'read' 'ddr_V_addr_read_188' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 8.75>
ST_56 : Operation 215 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_189 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 215 'read' 'ddr_V_addr_read_189' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 8.75>
ST_57 : Operation 216 [1/1] (0.00ns)   --->   "%weight_V_addr_5 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 5" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 216 'getelementptr' 'weight_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_1320_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_189, i128 %ddr_V_addr_read_188, i128 %ddr_V_addr_read_187, i128 %ddr_V_addr_read_186, i128 %ddr_V_addr_read_185, i128 %ddr_V_addr_read_184, i128 %ddr_V_addr_read_183, i128 %ddr_V_addr_read_182)" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 217 'bitconcatenate' 'tmp_1320_i_i' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 218 [1/1] (1.23ns)   --->   "store i1024 %tmp_1320_i_i, i1024* %weight_V_addr_5, align 8" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 218 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 16> <RAM>
ST_57 : Operation 219 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_190 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 219 'read' 'ddr_V_addr_read_190' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 8.75>
ST_58 : Operation 220 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_191 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 220 'read' 'ddr_V_addr_read_191' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 8.75>
ST_59 : Operation 221 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_192 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 221 'read' 'ddr_V_addr_read_192' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 8.75>
ST_60 : Operation 222 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_193 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 222 'read' 'ddr_V_addr_read_193' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 8.75>
ST_61 : Operation 223 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_194 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 223 'read' 'ddr_V_addr_read_194' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 8.75>
ST_62 : Operation 224 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_195 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 224 'read' 'ddr_V_addr_read_195' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 8.75>
ST_63 : Operation 225 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_196 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 225 'read' 'ddr_V_addr_read_196' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 8.75>
ST_64 : Operation 226 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_197 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 226 'read' 'ddr_V_addr_read_197' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 8.75>
ST_65 : Operation 227 [1/1] (0.00ns)   --->   "%weight_V_addr_6 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 6" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 227 'getelementptr' 'weight_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_1448_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_197, i128 %ddr_V_addr_read_196, i128 %ddr_V_addr_read_195, i128 %ddr_V_addr_read_194, i128 %ddr_V_addr_read_193, i128 %ddr_V_addr_read_192, i128 %ddr_V_addr_read_191, i128 %ddr_V_addr_read_190)" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 228 'bitconcatenate' 'tmp_1448_i_i' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 229 [1/1] (1.23ns)   --->   "store i1024 %tmp_1448_i_i, i1024* %weight_V_addr_6, align 8" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 229 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 16> <RAM>
ST_65 : Operation 230 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_198 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 230 'read' 'ddr_V_addr_read_198' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 8.75>
ST_66 : Operation 231 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_199 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 231 'read' 'ddr_V_addr_read_199' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 8.75>
ST_67 : Operation 232 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_200 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 232 'read' 'ddr_V_addr_read_200' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 8.75>
ST_68 : Operation 233 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_201 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 233 'read' 'ddr_V_addr_read_201' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 8.75>
ST_69 : Operation 234 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_202 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 234 'read' 'ddr_V_addr_read_202' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 8.75>
ST_70 : Operation 235 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_203 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 235 'read' 'ddr_V_addr_read_203' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 8.75>
ST_71 : Operation 236 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_204 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 236 'read' 'ddr_V_addr_read_204' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 8.75>
ST_72 : Operation 237 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_205 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 237 'read' 'ddr_V_addr_read_205' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 8.75>
ST_73 : Operation 238 [1/1] (0.00ns)   --->   "%weight_V_addr_7 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 7" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 238 'getelementptr' 'weight_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_1576_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_205, i128 %ddr_V_addr_read_204, i128 %ddr_V_addr_read_203, i128 %ddr_V_addr_read_202, i128 %ddr_V_addr_read_201, i128 %ddr_V_addr_read_200, i128 %ddr_V_addr_read_199, i128 %ddr_V_addr_read_198)" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 239 'bitconcatenate' 'tmp_1576_i_i' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 240 [1/1] (1.23ns)   --->   "store i1024 %tmp_1576_i_i, i1024* %weight_V_addr_7, align 8" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 240 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 16> <RAM>
ST_73 : Operation 241 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_206 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 241 'read' 'ddr_V_addr_read_206' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 8.75>
ST_74 : Operation 242 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_207 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 242 'read' 'ddr_V_addr_read_207' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 8.75>
ST_75 : Operation 243 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_208 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 243 'read' 'ddr_V_addr_read_208' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 8.75>
ST_76 : Operation 244 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_209 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 244 'read' 'ddr_V_addr_read_209' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 8.75>
ST_77 : Operation 245 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_210 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 245 'read' 'ddr_V_addr_read_210' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 8.75>
ST_78 : Operation 246 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_211 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 246 'read' 'ddr_V_addr_read_211' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 8.75>
ST_79 : Operation 247 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_212 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 247 'read' 'ddr_V_addr_read_212' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 8.75>
ST_80 : Operation 248 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_213 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 248 'read' 'ddr_V_addr_read_213' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 8.75>
ST_81 : Operation 249 [1/1] (0.00ns)   --->   "%weight_V_addr_8 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 8" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 249 'getelementptr' 'weight_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_1704_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_213, i128 %ddr_V_addr_read_212, i128 %ddr_V_addr_read_211, i128 %ddr_V_addr_read_210, i128 %ddr_V_addr_read_209, i128 %ddr_V_addr_read_208, i128 %ddr_V_addr_read_207, i128 %ddr_V_addr_read_206)" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 250 'bitconcatenate' 'tmp_1704_i_i' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 251 [1/1] (1.23ns)   --->   "store i1024 %tmp_1704_i_i, i1024* %weight_V_addr_8, align 8" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 251 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 16> <RAM>
ST_81 : Operation 252 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_214 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 252 'read' 'ddr_V_addr_read_214' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 8.75>
ST_82 : Operation 253 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_215 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 253 'read' 'ddr_V_addr_read_215' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 8.75>
ST_83 : Operation 254 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_216 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 254 'read' 'ddr_V_addr_read_216' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 8.75>
ST_84 : Operation 255 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_217 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 255 'read' 'ddr_V_addr_read_217' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 8.75>
ST_85 : Operation 256 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_218 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 256 'read' 'ddr_V_addr_read_218' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 8.75>
ST_86 : Operation 257 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_219 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 257 'read' 'ddr_V_addr_read_219' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 86> <Delay = 8.75>
ST_87 : Operation 258 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_220 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 258 'read' 'ddr_V_addr_read_220' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 87> <Delay = 8.75>
ST_88 : Operation 259 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_221 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 259 'read' 'ddr_V_addr_read_221' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 8.75>
ST_89 : Operation 260 [1/1] (0.00ns)   --->   "%weight_V_addr_9 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 9" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 260 'getelementptr' 'weight_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_1832_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_221, i128 %ddr_V_addr_read_220, i128 %ddr_V_addr_read_219, i128 %ddr_V_addr_read_218, i128 %ddr_V_addr_read_217, i128 %ddr_V_addr_read_216, i128 %ddr_V_addr_read_215, i128 %ddr_V_addr_read_214)" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 261 'bitconcatenate' 'tmp_1832_i_i' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 262 [1/1] (1.23ns)   --->   "store i1024 %tmp_1832_i_i, i1024* %weight_V_addr_9, align 8" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 262 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 16> <RAM>
ST_89 : Operation 263 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_222 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 263 'read' 'ddr_V_addr_read_222' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 89> <Delay = 8.75>
ST_90 : Operation 264 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_223 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 264 'read' 'ddr_V_addr_read_223' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 90> <Delay = 8.75>
ST_91 : Operation 265 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_224 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 265 'read' 'ddr_V_addr_read_224' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 8.75>
ST_92 : Operation 266 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_225 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 266 'read' 'ddr_V_addr_read_225' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 8.75>
ST_93 : Operation 267 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_226 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 267 'read' 'ddr_V_addr_read_226' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 8.75>
ST_94 : Operation 268 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_227 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 268 'read' 'ddr_V_addr_read_227' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 8.75>
ST_95 : Operation 269 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_228 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 269 'read' 'ddr_V_addr_read_228' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 95> <Delay = 8.75>
ST_96 : Operation 270 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_229 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 270 'read' 'ddr_V_addr_read_229' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 96> <Delay = 8.75>
ST_97 : Operation 271 [1/1] (0.00ns)   --->   "%weight_V_addr_10 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 10" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 271 'getelementptr' 'weight_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_1960_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_229, i128 %ddr_V_addr_read_228, i128 %ddr_V_addr_read_227, i128 %ddr_V_addr_read_226, i128 %ddr_V_addr_read_225, i128 %ddr_V_addr_read_224, i128 %ddr_V_addr_read_223, i128 %ddr_V_addr_read_222)" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 272 'bitconcatenate' 'tmp_1960_i_i' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 273 [1/1] (1.23ns)   --->   "store i1024 %tmp_1960_i_i, i1024* %weight_V_addr_10, align 8" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 273 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 16> <RAM>
ST_97 : Operation 274 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_230 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 274 'read' 'ddr_V_addr_read_230' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 97> <Delay = 8.75>
ST_98 : Operation 275 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_231 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 275 'read' 'ddr_V_addr_read_231' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 98> <Delay = 8.75>
ST_99 : Operation 276 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_232 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 276 'read' 'ddr_V_addr_read_232' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 99> <Delay = 8.75>
ST_100 : Operation 277 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_233 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 277 'read' 'ddr_V_addr_read_233' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 100> <Delay = 8.75>
ST_101 : Operation 278 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_234 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 278 'read' 'ddr_V_addr_read_234' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 101> <Delay = 8.75>
ST_102 : Operation 279 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_235 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 279 'read' 'ddr_V_addr_read_235' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 102> <Delay = 8.75>
ST_103 : Operation 280 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_236 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 280 'read' 'ddr_V_addr_read_236' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 103> <Delay = 8.75>
ST_104 : Operation 281 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_237 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 281 'read' 'ddr_V_addr_read_237' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 104> <Delay = 8.75>
ST_105 : Operation 282 [1/1] (0.00ns)   --->   "%weight_V_addr_11 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 11" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 282 'getelementptr' 'weight_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_2088_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_237, i128 %ddr_V_addr_read_236, i128 %ddr_V_addr_read_235, i128 %ddr_V_addr_read_234, i128 %ddr_V_addr_read_233, i128 %ddr_V_addr_read_232, i128 %ddr_V_addr_read_231, i128 %ddr_V_addr_read_230)" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 283 'bitconcatenate' 'tmp_2088_i_i' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 284 [1/1] (1.23ns)   --->   "store i1024 %tmp_2088_i_i, i1024* %weight_V_addr_11, align 8" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 284 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 16> <RAM>
ST_105 : Operation 285 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_238 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 285 'read' 'ddr_V_addr_read_238' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 105> <Delay = 8.75>
ST_106 : Operation 286 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_239 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 286 'read' 'ddr_V_addr_read_239' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 106> <Delay = 8.75>
ST_107 : Operation 287 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_240 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 287 'read' 'ddr_V_addr_read_240' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 107> <Delay = 8.75>
ST_108 : Operation 288 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_241 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 288 'read' 'ddr_V_addr_read_241' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 108> <Delay = 8.75>
ST_109 : Operation 289 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_242 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 289 'read' 'ddr_V_addr_read_242' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 109> <Delay = 8.75>
ST_110 : Operation 290 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_243 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 290 'read' 'ddr_V_addr_read_243' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 110> <Delay = 8.75>
ST_111 : Operation 291 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_244 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 291 'read' 'ddr_V_addr_read_244' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 111> <Delay = 8.75>
ST_112 : Operation 292 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_245 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 292 'read' 'ddr_V_addr_read_245' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 112> <Delay = 8.75>
ST_113 : Operation 293 [1/1] (0.00ns)   --->   "%weight_V_addr_12 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 12" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 293 'getelementptr' 'weight_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_2216_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_245, i128 %ddr_V_addr_read_244, i128 %ddr_V_addr_read_243, i128 %ddr_V_addr_read_242, i128 %ddr_V_addr_read_241, i128 %ddr_V_addr_read_240, i128 %ddr_V_addr_read_239, i128 %ddr_V_addr_read_238)" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 294 'bitconcatenate' 'tmp_2216_i_i' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 295 [1/1] (1.23ns)   --->   "store i1024 %tmp_2216_i_i, i1024* %weight_V_addr_12, align 8" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 295 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 16> <RAM>
ST_113 : Operation 296 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_246 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 296 'read' 'ddr_V_addr_read_246' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 113> <Delay = 8.75>
ST_114 : Operation 297 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_247 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 297 'read' 'ddr_V_addr_read_247' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 114> <Delay = 8.75>
ST_115 : Operation 298 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_248 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 298 'read' 'ddr_V_addr_read_248' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 115> <Delay = 8.75>
ST_116 : Operation 299 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_249 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 299 'read' 'ddr_V_addr_read_249' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 116> <Delay = 8.75>
ST_117 : Operation 300 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_250 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 300 'read' 'ddr_V_addr_read_250' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 117> <Delay = 8.75>
ST_118 : Operation 301 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_251 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 301 'read' 'ddr_V_addr_read_251' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 118> <Delay = 8.75>
ST_119 : Operation 302 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_252 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 302 'read' 'ddr_V_addr_read_252' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 119> <Delay = 8.75>
ST_120 : Operation 303 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_253 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 303 'read' 'ddr_V_addr_read_253' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 120> <Delay = 8.75>
ST_121 : Operation 304 [1/1] (0.00ns)   --->   "%weight_V_addr_13 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 13" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 304 'getelementptr' 'weight_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_2344_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_253, i128 %ddr_V_addr_read_252, i128 %ddr_V_addr_read_251, i128 %ddr_V_addr_read_250, i128 %ddr_V_addr_read_249, i128 %ddr_V_addr_read_248, i128 %ddr_V_addr_read_247, i128 %ddr_V_addr_read_246)" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 305 'bitconcatenate' 'tmp_2344_i_i' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 306 [1/1] (1.23ns)   --->   "store i1024 %tmp_2344_i_i, i1024* %weight_V_addr_13, align 8" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 306 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 16> <RAM>
ST_121 : Operation 307 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_254 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 307 'read' 'ddr_V_addr_read_254' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 121> <Delay = 8.75>
ST_122 : Operation 308 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_255 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 308 'read' 'ddr_V_addr_read_255' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 122> <Delay = 8.75>
ST_123 : Operation 309 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_256 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 309 'read' 'ddr_V_addr_read_256' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 123> <Delay = 8.75>
ST_124 : Operation 310 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_257 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 310 'read' 'ddr_V_addr_read_257' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 124> <Delay = 8.75>
ST_125 : Operation 311 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_258 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 311 'read' 'ddr_V_addr_read_258' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 125> <Delay = 8.75>
ST_126 : Operation 312 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_259 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 312 'read' 'ddr_V_addr_read_259' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 126> <Delay = 8.75>
ST_127 : Operation 313 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_260 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 313 'read' 'ddr_V_addr_read_260' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 127> <Delay = 8.75>
ST_128 : Operation 314 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_261 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 314 'read' 'ddr_V_addr_read_261' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 128> <Delay = 8.75>
ST_129 : Operation 315 [1/1] (0.00ns)   --->   "%weight_V_addr_14 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 14" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 315 'getelementptr' 'weight_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_2472_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_261, i128 %ddr_V_addr_read_260, i128 %ddr_V_addr_read_259, i128 %ddr_V_addr_read_258, i128 %ddr_V_addr_read_257, i128 %ddr_V_addr_read_256, i128 %ddr_V_addr_read_255, i128 %ddr_V_addr_read_254)" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 316 'bitconcatenate' 'tmp_2472_i_i' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 317 [1/1] (1.23ns)   --->   "store i1024 %tmp_2472_i_i, i1024* %weight_V_addr_14, align 8" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 317 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 16> <RAM>
ST_129 : Operation 318 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_262 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 318 'read' 'ddr_V_addr_read_262' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 129> <Delay = 8.75>
ST_130 : Operation 319 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_263 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 319 'read' 'ddr_V_addr_read_263' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 130> <Delay = 8.75>
ST_131 : Operation 320 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_264 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 320 'read' 'ddr_V_addr_read_264' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 131> <Delay = 8.75>
ST_132 : Operation 321 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_265 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 321 'read' 'ddr_V_addr_read_265' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 132> <Delay = 8.75>
ST_133 : Operation 322 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_266 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 322 'read' 'ddr_V_addr_read_266' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 133> <Delay = 8.75>
ST_134 : Operation 323 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_267 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 323 'read' 'ddr_V_addr_read_267' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 134> <Delay = 8.75>
ST_135 : Operation 324 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_268 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 324 'read' 'ddr_V_addr_read_268' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 135> <Delay = 8.75>
ST_136 : Operation 325 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_269 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:269->resnet50_3.cpp:331]   --->   Operation 325 'read' 'ddr_V_addr_read_269' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 136> <Delay = 1.23>
ST_137 : Operation 326 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %ddr_V, [6 x i8]* @p_str43, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1024, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 326 'specinterface' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 327 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %och_0_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 327 'specinterface' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 328 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %ddr_V, [6 x i8]* @p_str43, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1024, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 328 'specinterface' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 329 [1/1] (0.00ns)   --->   "%weight_V_addr_15 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 15" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 329 'getelementptr' 'weight_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_2600_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_269, i128 %ddr_V_addr_read_268, i128 %ddr_V_addr_read_267, i128 %ddr_V_addr_read_266, i128 %ddr_V_addr_read_265, i128 %ddr_V_addr_read_264, i128 %ddr_V_addr_read_263, i128 %ddr_V_addr_read_262)" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 330 'bitconcatenate' 'tmp_2600_i_i' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 331 [1/1] (1.23ns)   --->   "store i1024 %tmp_2600_i_i, i1024* %weight_V_addr_15, align 8" [resnet50_3.cpp:272->resnet50_3.cpp:331]   --->   Operation 331 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 16> <RAM>
ST_137 : Operation 332 [1/1] (0.00ns)   --->   "ret void" [resnet50_3.cpp:331]   --->   Operation 332 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.84ns
The critical path consists of the following:
	wire read on port 'och_0' (resnet50_3.cpp:331) [7]  (0 ns)
	fifo write on port 'och_0_out' (resnet50_3.cpp:331) [8]  (1.84 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('ddr_V_addr', resnet50_3.cpp:269->resnet50_3.cpp:331) [15]  (0 ns)
	bus request on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [16]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [16]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [16]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [16]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [16]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [16]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [16]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [17]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [19]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [20]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [21]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [22]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [23]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [24]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [25]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [28]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [30]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [31]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [32]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [33]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [34]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [35]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [36]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [39]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [41]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [42]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [43]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [44]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [45]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [46]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [47]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [50]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [52]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [53]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [54]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [55]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [56]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [57]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [58]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [61]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [63]  (8.75 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [64]  (8.75 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [65]  (8.75 ns)

 <State 45>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [66]  (8.75 ns)

 <State 46>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [67]  (8.75 ns)

 <State 47>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [68]  (8.75 ns)

 <State 48>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [69]  (8.75 ns)

 <State 49>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [72]  (8.75 ns)

 <State 50>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [74]  (8.75 ns)

 <State 51>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [75]  (8.75 ns)

 <State 52>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [76]  (8.75 ns)

 <State 53>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [77]  (8.75 ns)

 <State 54>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [78]  (8.75 ns)

 <State 55>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [79]  (8.75 ns)

 <State 56>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [80]  (8.75 ns)

 <State 57>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [83]  (8.75 ns)

 <State 58>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [85]  (8.75 ns)

 <State 59>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [86]  (8.75 ns)

 <State 60>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [87]  (8.75 ns)

 <State 61>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [88]  (8.75 ns)

 <State 62>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [89]  (8.75 ns)

 <State 63>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [90]  (8.75 ns)

 <State 64>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [91]  (8.75 ns)

 <State 65>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [94]  (8.75 ns)

 <State 66>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [96]  (8.75 ns)

 <State 67>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [97]  (8.75 ns)

 <State 68>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [98]  (8.75 ns)

 <State 69>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [99]  (8.75 ns)

 <State 70>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [100]  (8.75 ns)

 <State 71>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [101]  (8.75 ns)

 <State 72>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [102]  (8.75 ns)

 <State 73>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [105]  (8.75 ns)

 <State 74>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [107]  (8.75 ns)

 <State 75>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [108]  (8.75 ns)

 <State 76>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [109]  (8.75 ns)

 <State 77>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [110]  (8.75 ns)

 <State 78>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [111]  (8.75 ns)

 <State 79>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [112]  (8.75 ns)

 <State 80>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [113]  (8.75 ns)

 <State 81>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [116]  (8.75 ns)

 <State 82>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [118]  (8.75 ns)

 <State 83>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [119]  (8.75 ns)

 <State 84>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [120]  (8.75 ns)

 <State 85>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [121]  (8.75 ns)

 <State 86>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [122]  (8.75 ns)

 <State 87>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [123]  (8.75 ns)

 <State 88>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [124]  (8.75 ns)

 <State 89>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [127]  (8.75 ns)

 <State 90>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [129]  (8.75 ns)

 <State 91>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [130]  (8.75 ns)

 <State 92>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [131]  (8.75 ns)

 <State 93>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [132]  (8.75 ns)

 <State 94>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [133]  (8.75 ns)

 <State 95>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [134]  (8.75 ns)

 <State 96>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [135]  (8.75 ns)

 <State 97>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [138]  (8.75 ns)

 <State 98>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [140]  (8.75 ns)

 <State 99>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [141]  (8.75 ns)

 <State 100>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [142]  (8.75 ns)

 <State 101>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [143]  (8.75 ns)

 <State 102>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [144]  (8.75 ns)

 <State 103>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [145]  (8.75 ns)

 <State 104>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [146]  (8.75 ns)

 <State 105>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [149]  (8.75 ns)

 <State 106>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [151]  (8.75 ns)

 <State 107>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [152]  (8.75 ns)

 <State 108>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [153]  (8.75 ns)

 <State 109>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [154]  (8.75 ns)

 <State 110>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [155]  (8.75 ns)

 <State 111>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [156]  (8.75 ns)

 <State 112>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [157]  (8.75 ns)

 <State 113>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [160]  (8.75 ns)

 <State 114>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [162]  (8.75 ns)

 <State 115>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [163]  (8.75 ns)

 <State 116>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [164]  (8.75 ns)

 <State 117>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [165]  (8.75 ns)

 <State 118>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [166]  (8.75 ns)

 <State 119>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [167]  (8.75 ns)

 <State 120>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [168]  (8.75 ns)

 <State 121>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [171]  (8.75 ns)

 <State 122>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [173]  (8.75 ns)

 <State 123>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [174]  (8.75 ns)

 <State 124>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [175]  (8.75 ns)

 <State 125>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [176]  (8.75 ns)

 <State 126>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [177]  (8.75 ns)

 <State 127>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [178]  (8.75 ns)

 <State 128>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [179]  (8.75 ns)

 <State 129>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [182]  (8.75 ns)

 <State 130>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [184]  (8.75 ns)

 <State 131>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [185]  (8.75 ns)

 <State 132>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [186]  (8.75 ns)

 <State 133>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [187]  (8.75 ns)

 <State 134>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [188]  (8.75 ns)

 <State 135>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [189]  (8.75 ns)

 <State 136>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:269->resnet50_3.cpp:331) [190]  (8.75 ns)

 <State 137>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('weight_V_addr_15', resnet50_3.cpp:272->resnet50_3.cpp:331) [183]  (0 ns)
	'store' operation ('store_ln272', resnet50_3.cpp:272->resnet50_3.cpp:331) of variable 'tmp_2600_i_i', resnet50_3.cpp:272->resnet50_3.cpp:331 on array 'weight_V' [192]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
