$date
	Mon Mar 18 11:51:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module quesfour_tb $end
$var wire 1 ! Y0 $end
$var wire 1 " Y1 $end
$var wire 1 # Y2 $end
$var wire 1 $ Y3 $end
$var reg 1 % A $end
$var reg 1 & SA $end
$var reg 1 ' SB $end
$scope module inst $end
$var wire 1 ( A $end
$var wire 1 ) SA $end
$var wire 1 * SB $end
$var wire 1 ! Y0 $end
$var wire 1 " Y1 $end
$var wire 1 # Y2 $end
$var wire 1 $ Y3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1%
1(
#20
0!
0%
0(
1'
1*
#30
1"
1%
1(
#40
0"
0%
0(
0'
0*
1&
1)
#50
1#
1%
1(
#60
0#
0%
0(
1'
1*
#70
1$
1%
1(
#80
