{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1743734641650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1743734641651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 03 21:44:01 2025 " "Processing started: Thu Apr 03 21:44:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1743734641651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1743734641651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controlador_vertical1 -c controlador_vertical1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off controlador_vertical1 -c controlador_vertical1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1743734641651 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1743734642295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vertical1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_vertical1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_vertical1-controladorvertical_arch " "Found design unit 1: controlador_vertical1-controladorvertical_arch" {  } { { "controlador_vertical1.vhd" "" { Text "C:/altera/13.1/controlador_vertical1/controlador_vertical1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743734642954 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador_vertical1 " "Found entity 1: controlador_vertical1" {  } { { "controlador_vertical1.vhd" "" { Text "C:/altera/13.1/controlador_vertical1/controlador_vertical1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743734642954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743734642954 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controlador_vertical1 " "Elaborating entity \"controlador_vertical1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1743734643015 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "piso_act_reg controlador_vertical1.vhd(44) " "VHDL Process Statement warning at controlador_vertical1.vhd(44): signal \"piso_act_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlador_vertical1.vhd" "" { Text "C:/altera/13.1/controlador_vertical1/controlador_vertical1.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1743734643016 "|controlador_vertical1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "piso_act_reg controlador_vertical1.vhd(45) " "VHDL Process Statement warning at controlador_vertical1.vhd(45): signal \"piso_act_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlador_vertical1.vhd" "" { Text "C:/altera/13.1/controlador_vertical1/controlador_vertical1.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1743734643016 "|controlador_vertical1"}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "piso_act_reg\[0\] Low " "Register piso_act_reg\[0\] will power up to Low" {  } { { "controlador_vertical1.vhd" "" { Text "C:/altera/13.1/controlador_vertical1/controlador_vertical1.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1743734644504 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "destino_int\[0\] Low " "Register destino_int\[0\] will power up to Low" {  } { { "controlador_vertical1.vhd" "" { Text "C:/altera/13.1/controlador_vertical1/controlador_vertical1.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1743734644504 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1743734644504 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1743734644783 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1743734645554 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743734645554 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hall_call_up\[4\] " "No output dependent on input pin \"hall_call_up\[4\]\"" {  } { { "controlador_vertical1.vhd" "" { Text "C:/altera/13.1/controlador_vertical1/controlador_vertical1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743734645643 "|controlador_vertical1|hall_call_up[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hall_call_down\[0\] " "No output dependent on input pin \"hall_call_down\[0\]\"" {  } { { "controlador_vertical1.vhd" "" { Text "C:/altera/13.1/controlador_vertical1/controlador_vertical1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743734645643 "|controlador_vertical1|hall_call_down[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1743734645643 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1743734645644 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1743734645644 ""} { "Info" "ICUT_CUT_TM_LCELLS" "108 " "Implemented 108 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1743734645644 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1743734645644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1743734645689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 03 21:44:05 2025 " "Processing ended: Thu Apr 03 21:44:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1743734645689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1743734645689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1743734645689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1743734645689 ""}
