#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e5fad0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e5d320 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1e88550 .functor NOT 1, L_0x1e8b460, C4<0>, C4<0>, C4<0>;
L_0x1e8aea0 .functor XOR 5, L_0x1e8b210, L_0x1e8b2b0, C4<00000>, C4<00000>;
L_0x1e8b3f0 .functor XOR 5, L_0x1e8aea0, L_0x1e8b350, C4<00000>, C4<00000>;
v0x1e878d0_0 .net *"_ivl_10", 4 0, L_0x1e8b350;  1 drivers
v0x1e879d0_0 .net *"_ivl_12", 4 0, L_0x1e8b3f0;  1 drivers
v0x1e87ab0_0 .net *"_ivl_2", 4 0, L_0x1e8b170;  1 drivers
v0x1e87b70_0 .net *"_ivl_4", 4 0, L_0x1e8b210;  1 drivers
v0x1e87c50_0 .net *"_ivl_6", 4 0, L_0x1e8b2b0;  1 drivers
v0x1e87d80_0 .net *"_ivl_8", 4 0, L_0x1e8aea0;  1 drivers
v0x1e87e60_0 .var "clk", 0 0;
v0x1e87f00_0 .var/2u "stats1", 159 0;
v0x1e87fc0_0 .var/2u "strobe", 0 0;
v0x1e88110_0 .net "sum_dut", 4 0, L_0x1e8b0d0;  1 drivers
v0x1e881d0_0 .net "sum_ref", 4 0, L_0x1e888f0;  1 drivers
v0x1e88270_0 .net "tb_match", 0 0, L_0x1e8b460;  1 drivers
v0x1e88310_0 .net "tb_mismatch", 0 0, L_0x1e88550;  1 drivers
v0x1e883d0_0 .net "x", 3 0, v0x1e7e010_0;  1 drivers
v0x1e88490_0 .net "y", 3 0, v0x1e7e0d0_0;  1 drivers
L_0x1e8b170 .concat [ 5 0 0 0], L_0x1e888f0;
L_0x1e8b210 .concat [ 5 0 0 0], L_0x1e888f0;
L_0x1e8b2b0 .concat [ 5 0 0 0], L_0x1e8b0d0;
L_0x1e8b350 .concat [ 5 0 0 0], L_0x1e888f0;
L_0x1e8b460 .cmp/eeq 5, L_0x1e8b170, L_0x1e8b3f0;
S_0x1e4fbc0 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1e5d320;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1e60fb0_0 .net *"_ivl_0", 4 0, L_0x1e885e0;  1 drivers
L_0x7f773cccc018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e61050_0 .net *"_ivl_3", 0 0, L_0x7f773cccc018;  1 drivers
v0x1e3c690_0 .net *"_ivl_4", 4 0, L_0x1e88770;  1 drivers
L_0x7f773cccc060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e5d6d0_0 .net *"_ivl_7", 0 0, L_0x7f773cccc060;  1 drivers
v0x1e5ab50_0 .net "sum", 4 0, L_0x1e888f0;  alias, 1 drivers
v0x1e57fd0_0 .net "x", 3 0, v0x1e7e010_0;  alias, 1 drivers
v0x1e553f0_0 .net "y", 3 0, v0x1e7e0d0_0;  alias, 1 drivers
L_0x1e885e0 .concat [ 4 1 0 0], v0x1e7e010_0, L_0x7f773cccc018;
L_0x1e88770 .concat [ 4 1 0 0], v0x1e7e0d0_0, L_0x7f773cccc060;
L_0x1e888f0 .arith/sum 5, L_0x1e885e0, L_0x1e88770;
S_0x1e7dd60 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1e5d320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1e7df30_0 .net "clk", 0 0, v0x1e87e60_0;  1 drivers
v0x1e7e010_0 .var "x", 3 0;
v0x1e7e0d0_0 .var "y", 3 0;
E_0x1e406a0/0 .event negedge, v0x1e7df30_0;
E_0x1e406a0/1 .event posedge, v0x1e7df30_0;
E_0x1e406a0 .event/or E_0x1e406a0/0, E_0x1e406a0/1;
S_0x1e7e1b0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1e5d320;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1e86ea0_0 .net *"_ivl_42", 0 0, L_0x1e8af10;  1 drivers
v0x1e86fa0_0 .net *"_ivl_44", 3 0, L_0x1e8afb0;  1 drivers
o0x7f773cd16758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1e87080_0 name=_ivl_49
v0x1e87140_0 .net "c", 3 0, L_0x1e8ae00;  1 drivers
v0x1e87220_0 .net "s", 4 0, L_0x1e8b500;  1 drivers
v0x1e87350_0 .net "sum", 4 0, L_0x1e8b0d0;  alias, 1 drivers
v0x1e87430_0 .net "x", 3 0, v0x1e7e010_0;  alias, 1 drivers
v0x1e87540_0 .net "y", 3 0, v0x1e7e0d0_0;  alias, 1 drivers
L_0x1e89110 .part v0x1e7e010_0, 0, 1;
L_0x1e891d0 .part v0x1e7e0d0_0, 0, 1;
L_0x1e89920 .part v0x1e7e010_0, 1, 1;
L_0x1e899c0 .part v0x1e7e0d0_0, 1, 1;
L_0x1e89a90 .part L_0x1e8ae00, 0, 1;
L_0x1e8a1c0 .part v0x1e7e010_0, 2, 1;
L_0x1e8a2a0 .part v0x1e7e0d0_0, 2, 1;
L_0x1e8a340 .part L_0x1e8ae00, 1, 1;
L_0x1e8aab0 .part v0x1e7e010_0, 3, 1;
L_0x1e8ab50 .part v0x1e7e0d0_0, 3, 1;
L_0x1e8ad60 .part L_0x1e8ae00, 2, 1;
RS_0x7f773cd15408 .resolv tri, L_0x1e88f20, L_0x1e88fd0;
RS_0x7f773cd15918 .resolv tri, L_0x1e89730, L_0x1e897e0;
RS_0x7f773cd15e28 .resolv tri, L_0x1e89fd0, L_0x1e8a080;
RS_0x7f773cd16338 .resolv tri, L_0x1e8a8c0, L_0x1e8a970;
L_0x1e8ae00 .concat8 [ 1 1 1 1], RS_0x7f773cd15408, RS_0x7f773cd15918, RS_0x7f773cd15e28, RS_0x7f773cd16338;
L_0x1e8af10 .part L_0x1e8ae00, 3, 1;
L_0x1e8afb0 .part L_0x1e8b500, 0, 4;
L_0x1e8b0d0 .concat [ 4 1 0 0], L_0x1e8afb0, L_0x1e8af10;
LS_0x1e8b500_0_0 .concat [ 1 1 1 1], L_0x1e88aa0, L_0x1e89300, L_0x1e89ba0, L_0x1e8a490;
LS_0x1e8b500_0_4 .concat [ 1 0 0 0], o0x7f773cd16758;
L_0x1e8b500 .concat [ 4 1 0 0], LS_0x1e8b500_0_0, LS_0x1e8b500_0_4;
S_0x1e7e340 .scope module, "fa0" "full_adder" 4 10, 4 19 0, S_0x1e7e1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x1e7ffd0_0 .net "a", 0 0, L_0x1e89110;  1 drivers
v0x1e800c0_0 .net "b", 0 0, L_0x1e891d0;  1 drivers
v0x1e801d0_0 .net8 "c", 0 0, RS_0x7f773cd15408;  2 drivers
L_0x7f773cccc0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e802c0_0 .net "c_in", 0 0, L_0x7f773cccc0a8;  1 drivers
v0x1e80360_0 .net "s", 0 0, L_0x1e88aa0;  1 drivers
v0x1e80450_0 .net "s1", 0 0, L_0x1e88990;  1 drivers
v0x1e80540_0 .net "s2", 0 0, L_0x1e88cc0;  1 drivers
S_0x1e7e580 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x1e7e340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1e88cc0 .functor AND 1, L_0x1e89110, L_0x1e891d0, C4<1>, C4<1>;
v0x1e7e810_0 .net "a", 0 0, L_0x1e89110;  alias, 1 drivers
v0x1e7e8f0_0 .net "b", 0 0, L_0x1e891d0;  alias, 1 drivers
v0x1e7e9b0_0 .net "y", 0 0, L_0x1e88cc0;  alias, 1 drivers
S_0x1e7eb00 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x1e7e340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1e88f20 .functor AND 1, L_0x1e88cc0, L_0x7f773cccc0a8, C4<1>, C4<1>;
v0x1e7ed50_0 .net "a", 0 0, L_0x1e88cc0;  alias, 1 drivers
v0x1e7ee40_0 .net "b", 0 0, L_0x7f773cccc0a8;  alias, 1 drivers
v0x1e7eee0_0 .net8 "y", 0 0, RS_0x7f773cd15408;  alias, 2 drivers
S_0x1e7f030 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x1e7e340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1e88fd0 .functor OR 1, L_0x1e88cc0, L_0x7f773cccc0a8, C4<0>, C4<0>;
v0x1e7f2b0_0 .net "a", 0 0, L_0x1e88cc0;  alias, 1 drivers
v0x1e7f3a0_0 .net "b", 0 0, L_0x7f773cccc0a8;  alias, 1 drivers
v0x1e7f460_0 .net8 "y", 0 0, RS_0x7f773cd15408;  alias, 2 drivers
S_0x1e7f560 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x1e7e340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1e88990 .functor XOR 1, L_0x1e89110, L_0x1e891d0, C4<0>, C4<0>;
v0x1e7f7b0_0 .net "a", 0 0, L_0x1e89110;  alias, 1 drivers
v0x1e7f8a0_0 .net "b", 0 0, L_0x1e891d0;  alias, 1 drivers
v0x1e7f970_0 .net "y", 0 0, L_0x1e88990;  alias, 1 drivers
S_0x1e7fa80 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x1e7e340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1e88aa0 .functor XOR 1, L_0x1e88990, L_0x7f773cccc0a8, C4<0>, C4<0>;
v0x1e7fd20_0 .net "a", 0 0, L_0x1e88990;  alias, 1 drivers
v0x1e7fde0_0 .net "b", 0 0, L_0x7f773cccc0a8;  alias, 1 drivers
v0x1e7fed0_0 .net "y", 0 0, L_0x1e88aa0;  alias, 1 drivers
S_0x1e80620 .scope module, "fa1" "full_adder" 4 11, 4 19 0, S_0x1e7e1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x1e822a0_0 .net "a", 0 0, L_0x1e89920;  1 drivers
v0x1e82390_0 .net "b", 0 0, L_0x1e899c0;  1 drivers
v0x1e824a0_0 .net8 "c", 0 0, RS_0x7f773cd15918;  2 drivers
v0x1e82590_0 .net "c_in", 0 0, L_0x1e89a90;  1 drivers
v0x1e82630_0 .net "s", 0 0, L_0x1e89300;  1 drivers
v0x1e82720_0 .net "s1", 0 0, L_0x1e89270;  1 drivers
v0x1e82810_0 .net "s2", 0 0, L_0x1e894d0;  1 drivers
S_0x1e808d0 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x1e80620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1e894d0 .functor AND 1, L_0x1e89920, L_0x1e899c0, C4<1>, C4<1>;
v0x1e80b40_0 .net "a", 0 0, L_0x1e89920;  alias, 1 drivers
v0x1e80c20_0 .net "b", 0 0, L_0x1e899c0;  alias, 1 drivers
v0x1e80ce0_0 .net "y", 0 0, L_0x1e894d0;  alias, 1 drivers
S_0x1e80e00 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x1e80620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1e89730 .functor AND 1, L_0x1e894d0, L_0x1e89a90, C4<1>, C4<1>;
v0x1e81050_0 .net "a", 0 0, L_0x1e894d0;  alias, 1 drivers
v0x1e81110_0 .net "b", 0 0, L_0x1e89a90;  alias, 1 drivers
v0x1e811b0_0 .net8 "y", 0 0, RS_0x7f773cd15918;  alias, 2 drivers
S_0x1e81300 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x1e80620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1e897e0 .functor OR 1, L_0x1e894d0, L_0x1e89a90, C4<0>, C4<0>;
v0x1e81580_0 .net "a", 0 0, L_0x1e894d0;  alias, 1 drivers
v0x1e81670_0 .net "b", 0 0, L_0x1e89a90;  alias, 1 drivers
v0x1e81730_0 .net8 "y", 0 0, RS_0x7f773cd15918;  alias, 2 drivers
S_0x1e81830 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x1e80620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1e89270 .functor XOR 1, L_0x1e89920, L_0x1e899c0, C4<0>, C4<0>;
v0x1e81a80_0 .net "a", 0 0, L_0x1e89920;  alias, 1 drivers
v0x1e81b70_0 .net "b", 0 0, L_0x1e899c0;  alias, 1 drivers
v0x1e81c40_0 .net "y", 0 0, L_0x1e89270;  alias, 1 drivers
S_0x1e81d50 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x1e80620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1e89300 .functor XOR 1, L_0x1e89270, L_0x1e89a90, C4<0>, C4<0>;
v0x1e81ff0_0 .net "a", 0 0, L_0x1e89270;  alias, 1 drivers
v0x1e820b0_0 .net "b", 0 0, L_0x1e89a90;  alias, 1 drivers
v0x1e821a0_0 .net "y", 0 0, L_0x1e89300;  alias, 1 drivers
S_0x1e828f0 .scope module, "fa2" "full_adder" 4 12, 4 19 0, S_0x1e7e1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x1e84580_0 .net "a", 0 0, L_0x1e8a1c0;  1 drivers
v0x1e84670_0 .net "b", 0 0, L_0x1e8a2a0;  1 drivers
v0x1e84780_0 .net8 "c", 0 0, RS_0x7f773cd15e28;  2 drivers
v0x1e84870_0 .net "c_in", 0 0, L_0x1e8a340;  1 drivers
v0x1e84910_0 .net "s", 0 0, L_0x1e89ba0;  1 drivers
v0x1e84a00_0 .net "s1", 0 0, L_0x1e89b30;  1 drivers
v0x1e84af0_0 .net "s2", 0 0, L_0x1e89d70;  1 drivers
S_0x1e82b80 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x1e828f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1e89d70 .functor AND 1, L_0x1e8a1c0, L_0x1e8a2a0, C4<1>, C4<1>;
v0x1e82df0_0 .net "a", 0 0, L_0x1e8a1c0;  alias, 1 drivers
v0x1e82ed0_0 .net "b", 0 0, L_0x1e8a2a0;  alias, 1 drivers
v0x1e82f90_0 .net "y", 0 0, L_0x1e89d70;  alias, 1 drivers
S_0x1e830b0 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x1e828f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1e89fd0 .functor AND 1, L_0x1e89d70, L_0x1e8a340, C4<1>, C4<1>;
v0x1e83300_0 .net "a", 0 0, L_0x1e89d70;  alias, 1 drivers
v0x1e833f0_0 .net "b", 0 0, L_0x1e8a340;  alias, 1 drivers
v0x1e83490_0 .net8 "y", 0 0, RS_0x7f773cd15e28;  alias, 2 drivers
S_0x1e835e0 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x1e828f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1e8a080 .functor OR 1, L_0x1e89d70, L_0x1e8a340, C4<0>, C4<0>;
v0x1e83860_0 .net "a", 0 0, L_0x1e89d70;  alias, 1 drivers
v0x1e83950_0 .net "b", 0 0, L_0x1e8a340;  alias, 1 drivers
v0x1e83a10_0 .net8 "y", 0 0, RS_0x7f773cd15e28;  alias, 2 drivers
S_0x1e83b10 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x1e828f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1e89b30 .functor XOR 1, L_0x1e8a1c0, L_0x1e8a2a0, C4<0>, C4<0>;
v0x1e83d60_0 .net "a", 0 0, L_0x1e8a1c0;  alias, 1 drivers
v0x1e83e50_0 .net "b", 0 0, L_0x1e8a2a0;  alias, 1 drivers
v0x1e83f20_0 .net "y", 0 0, L_0x1e89b30;  alias, 1 drivers
S_0x1e84030 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x1e828f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1e89ba0 .functor XOR 1, L_0x1e89b30, L_0x1e8a340, C4<0>, C4<0>;
v0x1e842d0_0 .net "a", 0 0, L_0x1e89b30;  alias, 1 drivers
v0x1e84390_0 .net "b", 0 0, L_0x1e8a340;  alias, 1 drivers
v0x1e84480_0 .net "y", 0 0, L_0x1e89ba0;  alias, 1 drivers
S_0x1e84bd0 .scope module, "fa3" "full_adder" 4 13, 4 19 0, S_0x1e7e1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x1e86850_0 .net "a", 0 0, L_0x1e8aab0;  1 drivers
v0x1e86940_0 .net "b", 0 0, L_0x1e8ab50;  1 drivers
v0x1e86a50_0 .net8 "c", 0 0, RS_0x7f773cd16338;  2 drivers
v0x1e86b40_0 .net "c_in", 0 0, L_0x1e8ad60;  1 drivers
v0x1e86be0_0 .net "s", 0 0, L_0x1e8a490;  1 drivers
v0x1e86cd0_0 .net "s1", 0 0, L_0x1e8a3e0;  1 drivers
v0x1e86dc0_0 .net "s2", 0 0, L_0x1e8a660;  1 drivers
S_0x1e84e60 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x1e84bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1e8a660 .functor AND 1, L_0x1e8aab0, L_0x1e8ab50, C4<1>, C4<1>;
v0x1e850f0_0 .net "a", 0 0, L_0x1e8aab0;  alias, 1 drivers
v0x1e851d0_0 .net "b", 0 0, L_0x1e8ab50;  alias, 1 drivers
v0x1e85290_0 .net "y", 0 0, L_0x1e8a660;  alias, 1 drivers
S_0x1e853b0 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x1e84bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1e8a8c0 .functor AND 1, L_0x1e8a660, L_0x1e8ad60, C4<1>, C4<1>;
v0x1e85600_0 .net "a", 0 0, L_0x1e8a660;  alias, 1 drivers
v0x1e856c0_0 .net "b", 0 0, L_0x1e8ad60;  alias, 1 drivers
v0x1e85760_0 .net8 "y", 0 0, RS_0x7f773cd16338;  alias, 2 drivers
S_0x1e858b0 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x1e84bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1e8a970 .functor OR 1, L_0x1e8a660, L_0x1e8ad60, C4<0>, C4<0>;
v0x1e85b30_0 .net "a", 0 0, L_0x1e8a660;  alias, 1 drivers
v0x1e85c20_0 .net "b", 0 0, L_0x1e8ad60;  alias, 1 drivers
v0x1e85ce0_0 .net8 "y", 0 0, RS_0x7f773cd16338;  alias, 2 drivers
S_0x1e85de0 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x1e84bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1e8a3e0 .functor XOR 1, L_0x1e8aab0, L_0x1e8ab50, C4<0>, C4<0>;
v0x1e86030_0 .net "a", 0 0, L_0x1e8aab0;  alias, 1 drivers
v0x1e86120_0 .net "b", 0 0, L_0x1e8ab50;  alias, 1 drivers
v0x1e861f0_0 .net "y", 0 0, L_0x1e8a3e0;  alias, 1 drivers
S_0x1e86300 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x1e84bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1e8a490 .functor XOR 1, L_0x1e8a3e0, L_0x1e8ad60, C4<0>, C4<0>;
v0x1e865a0_0 .net "a", 0 0, L_0x1e8a3e0;  alias, 1 drivers
v0x1e86660_0 .net "b", 0 0, L_0x1e8ad60;  alias, 1 drivers
v0x1e86750_0 .net "y", 0 0, L_0x1e8a490;  alias, 1 drivers
S_0x1e876d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1e5d320;
 .timescale -12 -12;
E_0x1e40910 .event anyedge, v0x1e87fc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e87fc0_0;
    %nor/r;
    %assign/vec4 v0x1e87fc0_0, 0;
    %wait E_0x1e40910;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e7dd60;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e406a0;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1e7e0d0_0, 0;
    %assign/vec4 v0x1e7e010_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1e5d320;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e87e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e87fc0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1e5d320;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e87e60_0;
    %inv;
    %store/vec4 v0x1e87e60_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1e5d320;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e7df30_0, v0x1e88310_0, v0x1e883d0_0, v0x1e88490_0, v0x1e881d0_0, v0x1e88110_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1e5d320;
T_5 ;
    %load/vec4 v0x1e87f00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1e87f00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e87f00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1e87f00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e87f00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e87f00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e87f00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1e5d320;
T_6 ;
    %wait E_0x1e406a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e87f00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e87f00_0, 4, 32;
    %load/vec4 v0x1e88270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1e87f00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e87f00_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e87f00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e87f00_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1e881d0_0;
    %load/vec4 v0x1e881d0_0;
    %load/vec4 v0x1e88110_0;
    %xor;
    %load/vec4 v0x1e881d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1e87f00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e87f00_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1e87f00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e87f00_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/m2014_q4j/iter6/response0/top_module.sv";
