// Seed: 3845186466
module module_0;
  wire id_1;
  assign id_2 = id_2;
endmodule
module module_1 (
    output tri1  id_0,
    input  uwire id_1,
    output logic id_2,
    output logic id_3,
    output tri1  id_4
);
  wire id_6;
  assign id_4 = -1;
  always begin : LABEL_0
    begin : LABEL_0
      begin : LABEL_0
        id_2 <= 1;
      end
    end
  end
  module_0 modCall_1 ();
  assign id_4 = -1;
  always id_2 = 1 / (id_1);
  assign id_0 = id_6;
  wire id_7, id_8, id_9;
  wire id_10;
endmodule
