module wideexpr_00109(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed($signed(6'sb101111));
  assign y1 = s7;
  assign y2 = s6;
  assign y3 = {~(((($signed(((ctrl[7]?+(u0):(s3)-(1'sb1)))&(6'sb110010)))>>(($signed(((ctrl[1]?5'sb00110:s3))^(+(s2))))>>((ctrl[7]?(-(2'sb00))<<<(+(4'sb0000)):(ctrl[5]?(ctrl[7]?s0:s0):(ctrl[0]?s3:5'sb11000))))))-(1'sb0))>>(({s7,$signed(s4)})-(u1))),-({1'sb1}),($signed(6'sb101010))+($signed((2'b11)<<<(s1)))};
  assign y4 = ((ctrl[0]?-($unsigned(6'sb001110)):(ctrl[0]?s7:(5'sb00110)<<((-($signed(s4)))|(-({1'sb1,4'sb1011,s4,4'sb1101}))))))<<<({4{u6}});
  assign y5 = ((ctrl[3]?$unsigned({{2{{1{(3'b010)+(s6)}}}}}):{5'sb00111}))>=(s6);
  assign y6 = {3{3'sb000}};
  assign y7 = -((6'sb101101)==(((-(s6))&(6'sb000000))<<(2'sb00)));
endmodule
