
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version O-2018.06 for linux64 - May 21, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#/***********************************************************/
#/*   FILE        : defaults.tcl                            */
#/*   Description : Default Synopsys Design Compiler Script */
#/*   Usage       : dc_shell -tcl_mode -f default.tcl       */
#/*   You'll need to minimally set design_name & read files */
#/***********************************************************/
#set search_path [ list "./" "/afs/umich.edu/class/eecs470/lib/synopsys/" ]
set search_path [ list "./" "/afs/umich.edu/user/s/u/sunsusan/Desktop/SC_FIR_hardware_syn/Nangate/" ]
./ /afs/umich.edu/user/s/u/sunsusan/Desktop/SC_FIR_hardware_syn/Nangate/
set target_library "NangateOpenCellLibrary.db"
NangateOpenCellLibrary.db
set link_library [concat  "*" $target_library]
* NangateOpenCellLibrary.db
#/***********************************************************/
#/* Set some flags to suppress warnings we don't care about */
set suppress_errors [concat $suppress_errors "UID-401"]
UID-401
suppress_message {"VER-130"}
#/***********************************************************/
#/* The following five lines must be updated for every      */
#/* new design                                              */
#/***********************************************************/
analyze -f sverilog [list "../new_matlab_bc/total_scale.v" "../new_matlab_bc/input_ctrl_2.v" "../new_matlab_bc/input_ctrl.v" "../new_matlab_bc/input_ctrl_4.v" "../new_matlab_bc/mult_out.v" "../new_matlab_bc/total_cas.v" "../new_matlab_bc/fir1.v" "../new_matlab_bc/fir2/fir2.v" "../new_matlab_bc/fir3/fir3.v" "../new_matlab_bc/fir4/fir4.v" "../new_matlab_bc/input_ctrl_cas.v"]
Running PRESTO HDLC
Compiling source file ../new_matlab_bc/total_scale.v
Compiling source file ../new_matlab_bc/input_ctrl_2.v
Compiling source file ../new_matlab_bc/input_ctrl.v
Compiling source file ../new_matlab_bc/input_ctrl_4.v
Compiling source file ../new_matlab_bc/mult_out.v
Compiling source file ../new_matlab_bc/total_cas.v
Compiling source file ../new_matlab_bc/fir1.v
Compiling source file ../new_matlab_bc/fir2/fir2.v
Compiling source file ../new_matlab_bc/fir3/fir3.v
Compiling source file ../new_matlab_bc/fir4/fir4.v
Compiling source file ../new_matlab_bc/input_ctrl_cas.v
Presto compilation completed successfully.
Loading db file '/afs/umich.edu/user/s/u/sunsusan/Desktop/SC_FIR_hardware_syn/Nangate/NangateOpenCellLibrary.db'
Information: Using CCS timing libraries. (TIM-024)
1
elaborate total_scale
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 72 in file
	'../new_matlab_bc/total_scale.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            73            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine total_scale line 58 in file
		'../new_matlab_bc/total_scale.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine total_scale line 72 in file
		'../new_matlab_bc/total_scale.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
| scale_filter_in_reg | Latch |  10   |  Y  | N  | N  | N  | -  | -  | -  |
|  tapsum_mcand_reg   | Latch |  11   |  Y  | N  | N  | N  | -  | -  | -  |
| tapsum_mcand_1_reg  | Latch |  11   |  Y  | N  | N  | N  | -  | -  | -  |
| tapsum_mcand_2_reg  | Latch |  11   |  Y  | N  | N  | N  | -  | -  | -  |
| tapsum_mcand_3_reg  | Latch |  11   |  Y  | N  | N  | N  | -  | -  | -  |
| tapsum_mcand_4_reg  | Latch |  11   |  Y  | N  | N  | N  | -  | -  | -  |
| tapsum_mcand_5_reg  | Latch |  11   |  Y  | N  | N  | N  | -  | -  | -  |
| tapsum_mcand_6_reg  | Latch |  11   |  Y  | N  | N  | N  | -  | -  | -  |
| tapsum_mcand_7_reg  | Latch |  11   |  Y  | N  | N  | N  | -  | -  | -  |
| tapsum_mcand_8_reg  | Latch |  11   |  Y  | N  | N  | N  | -  | -  | -  |
| tapsum_mcand_9_reg  | Latch |  11   |  Y  | N  | N  | N  | -  | -  | -  |
| tapsum_mcand_10_reg | Latch |  11   |  Y  | N  | N  | N  | -  | -  | -  |
| tapsum_mcand_11_reg | Latch |  11   |  Y  | N  | N  | N  | -  | -  | -  |
| tapsum_mcand_12_reg | Latch |  11   |  Y  | N  | N  | N  | -  | -  | -  |
| tapsum_mcand_13_reg | Latch |  11   |  Y  | N  | N  | N  | -  | -  | -  |
| tapsum_mcand_14_reg | Latch |  10   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Warning:  ../new_matlab_bc/total_scale.v:72: Netlist for always_comb block contains a latch. (ELAB-974)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'total_scale'.
Information: Building the design 'total_cas'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'input_ctrl'. (HDL-193)

Inferred memory devices in process
	in routine input_ctrl line 147 in file
		'../new_matlab_bc/input_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| delay_pipeline_reg  | Flip-flop |  340  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'input_ctrl_2'. (HDL-193)

Inferred memory devices in process
	in routine input_ctrl_2 line 103 in file
		'../new_matlab_bc/input_ctrl_2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| delay_pipeline_reg  | Flip-flop |  680  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'input_ctrl_4'. (HDL-193)

Inferred memory devices in process
	in routine input_ctrl_4 line 144 in file
		'../new_matlab_bc/input_ctrl_4.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| delay_pipeline_reg  | Flip-flop | 1360  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mult_out'. (HDL-193)
Warning:  ../new_matlab_bc/mult_out.v:186: signed to unsigned conversion occurs. (VER-318)
Warning:  ../new_matlab_bc/mult_out.v:196: signed to unsigned conversion occurs. (VER-318)
Warning:  ../new_matlab_bc/mult_out.v:206: signed to unsigned conversion occurs. (VER-318)
Warning:  ../new_matlab_bc/mult_out.v:216: signed to unsigned conversion occurs. (VER-318)
Warning:  ../new_matlab_bc/mult_out.v:228: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/mult_out.v:233: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/mult_out.v:238: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/mult_out.v:243: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/mult_out.v:248: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/mult_out.v:253: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/mult_out.v:258: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/mult_out.v:263: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/mult_out.v:268: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/mult_out.v:273: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/mult_out.v:278: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/mult_out.v:283: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/mult_out.v:288: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/mult_out.v:290: signed to unsigned part selection occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'input_ctrl_cas'. (HDL-193)
Warning:  ../new_matlab_bc/input_ctrl_cas.v:85: signed to unsigned conversion occurs. (VER-318)
Warning:  ../new_matlab_bc/input_ctrl_cas.v:86: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/input_ctrl_cas.v:88: signed to unsigned conversion occurs. (VER-318)
Warning:  ../new_matlab_bc/input_ctrl_cas.v:89: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine input_ctrl_cas line 61 in file
		'../new_matlab_bc/input_ctrl_cas.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    inputreg_reg     | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fir1'. (HDL-193)
Warning:  ../new_matlab_bc/fir1.v:171: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir1.v:178: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir1.v:185: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir1.v:190: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir1.v:195: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir1.v:200: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir1.v:205: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir1.v:210: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir1.v:215: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir1.v:220: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir1.v:225: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir1.v:230: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir1.v:235: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir1.v:242: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir1.v:248: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine fir1 line 122 in file
		'../new_matlab_bc/fir1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| delay_pipeline_reg  | Flip-flop |  438  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fir1 line 250 in file
		'../new_matlab_bc/fir1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| output_register_reg | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fir2'. (HDL-193)
Warning:  ../new_matlab_bc/fir2/fir2.v:207: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir2/fir2.v:218: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir2/fir2.v:229: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir2/fir2.v:236: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir2/fir2.v:243: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir2/fir2.v:250: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir2/fir2.v:257: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir2/fir2.v:264: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir2/fir2.v:271: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir2/fir2.v:278: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir2/fir2.v:285: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir2/fir2.v:292: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir2/fir2.v:299: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir2/fir2.v:310: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir2/fir2.v:320: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine fir2 line 122 in file
		'../new_matlab_bc/fir2/fir2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| delay_pipeline_reg  | Flip-flop |  908  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fir3'. (HDL-193)
Warning:  ../new_matlab_bc/fir3/fir3.v:279: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir3/fir3.v:298: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir3/fir3.v:317: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir3/fir3.v:328: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir3/fir3.v:339: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir3/fir3.v:350: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir3/fir3.v:361: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir3/fir3.v:372: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir3/fir3.v:383: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir3/fir3.v:394: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir3/fir3.v:405: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir3/fir3.v:416: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir3/fir3.v:427: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir3/fir3.v:446: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir3/fir3.v:464: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine fir3 line 122 in file
		'../new_matlab_bc/fir3/fir3.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| delay_pipeline_reg  | Flip-flop | 1880  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fir4'. (HDL-193)
Warning:  ../new_matlab_bc/fir4/fir4.v:423: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir4/fir4.v:458: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir4/fir4.v:493: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir4/fir4.v:512: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir4/fir4.v:531: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir4/fir4.v:550: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir4/fir4.v:569: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir4/fir4.v:588: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir4/fir4.v:607: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir4/fir4.v:626: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir4/fir4.v:645: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir4/fir4.v:664: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir4/fir4.v:683: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir4/fir4.v:718: signed to unsigned part selection occurs. (VER-318)
Warning:  ../new_matlab_bc/fir4/fir4.v:752: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine fir4 line 122 in file
		'../new_matlab_bc/fir4/fir4.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| delay_pipeline_reg  | Flip-flop | 3888  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
set design_name total_scale
total_scale
set clock_name clk
clk
set CLK_PERIOD 3
3
#/***********************************************************/
#/* The rest of this file may be left alone for most small  */
#/* to moderate sized designs.  You may need to alter it    */
#/* when synthesizing your final project.                   */
#/***********************************************************/
set SYN_DIR ./
./
#/***********************************************************/
#/* Set some flags for optimisation */
set compile_top_all_paths "true"
true
set auto_wire_load_selection "true"
true
set compile_seqmap_synchronous_extraction "true"
true
#/***********************************************************/
#/*  Clk Periods/uncertainty/transition                     */
set CLK_TRANSITION 0.1
0.1
set CLK_UNCERTAINTY 0.1
0.1
set CLK_LATENCY 0.1
0.1
#/* Input/output Delay values */
set AVG_INPUT_DELAY 0.1
0.1
set AVG_OUTPUT_DELAY 0.1
0.1
#/* Critical Range (ns) */
set CRIT_RANGE 1.0
1.0
#/***********************************************************/
#/* Design Constrains: Not all used                         */
set MAX_TRANSITION 1.0
1.0
set FAST_TRANSITION 0.1
0.1
set MAX_FANOUT 32
32
set MID_FANOUT 8
8
set LOW_FANOUT 1
1
set HIGH_DRIVE 0
0
set HIGH_LOAD 1.0
1.0
set AVG_LOAD 0.1
0.1
set AVG_FANOUT_LOAD 10
10
#/***********************************************************/
#/*BASIC_INPUT = cb18os120_tsmc_max/nd02d1/A1
#BASIC_OUTPUT = cb18os120_tsmc_max/nd02d1/ZN*/
set DRIVING_CELL DFF_X1
DFF_X1
#/* DONT_USE_LIST = {   } */
#/*************operation cons**************/
#/*OP_WCASE = WCCOM;
#OP_BCASE = BCCOM;*/
set WIRE_LOAD "tsmcwire"
tsmcwire
set LOGICLIB lec25dscc25_TT
lec25dscc25_TT
#/*****************************/
#/* Sourcing the file that sets the Search path and the libraries(target,link) */
set sys_clk $clock_name
clk
set netlist_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".vg"]
./total_scale.vg
set ddc_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".ddc"]
./total_scale.ddc
set rep_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".rep"]
./total_scale.rep
set dc_shell_status [ set chk_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".chk"] ]
./total_scale.chk
#/* if we didnt find errors at this point, run */
if {  $dc_shell_status != [list] } {
   current_design $design_name
  link
#  set_wire_load_model -name $WIRE_LOAD -lib $LOGICLIB $design_name
  set_wire_load_mode top
  set_fix_multiple_port_nets -outputs -buffer_constants
  create_clock -period $CLK_PERIOD -name $sys_clk [find port $sys_clk]
  set_clock_uncertainty $CLK_UNCERTAINTY $sys_clk
  set_fix_hold $sys_clk
  group_path -from [all_inputs] -name input_grp
  group_path -to [all_outputs] -name output_grp
  set_driving_cell  -lib_cell $DRIVING_CELL [all_inputs]
  remove_driving_cell [find port $sys_clk]
  set_fanout_load $AVG_FANOUT_LOAD [all_outputs]
  set_load $AVG_LOAD [all_outputs]
  set_input_delay $AVG_INPUT_DELAY -clock $sys_clk [all_inputs]
  remove_input_delay -clock $sys_clk [find port $sys_clk]
  set_output_delay $AVG_OUTPUT_DELAY -clock $sys_clk [all_outputs]
  set_critical_range $CRIT_RANGE [current_design]
  set_max_delay $CLK_PERIOD [all_outputs]
  set MAX_FANOUT $MAX_FANOUT
  set MAX_TRANSITION $MAX_TRANSITION
  uniquify
  ungroup -all -flatten
  redirect $chk_file { check_design }
  compile -map_effort medium
  write -hier -format verilog -output $netlist_file $design_name
  write -hier -format ddc -output $ddc_file $design_name
  redirect $rep_file { report_design -nosplit }
  redirect -append $rep_file { report_area }
  redirect -append $rep_file { report_timing -max_paths 2 -input_pins -nets -transition_time -nosplit }
  redirect -append $rep_file { report_constraint -max_delay -verbose -nosplit }
  remove_design -all
  read_file -format verilog $netlist_file
  current_design $design_name
  redirect -append $rep_file { report_reference -nosplit }
  quit
} else {
   quit
}
Current design is 'total_scale'.

  Linking design 'total_scale'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (11 designs)              /afs/umich.edu/user/s/u/sunsusan/Desktop/SC_FIR_hardware_syn/synth/total_scale.db, etc
  NangateOpenCellLibrary (library) /afs/umich.edu/user/s/u/sunsusan/Desktop/SC_FIR_hardware_syn/Nangate/NangateOpenCellLibrary.db

Current design is 'total_scale'.
Information: Uniquified 3 instances of design 'input_ctrl'. (OPT-1056)
Information: Uniquified 2 instances of design 'input_ctrl_2'. (OPT-1056)
Information: Updating graph... (UID-83)
Warning: Design 'total_scale' contains 15 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 103 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'total_scale'
Warning: Unable to determine wired-logic type for multiple-driver net 'a8[1][10]'. (TRANS-5)
Information: Assuming multiple-driver net 'a8[1][10]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a8[1][9]'. (TRANS-5)
Information: Assuming multiple-driver net 'a8[1][9]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a8[1][8]'. (TRANS-5)
Information: Assuming multiple-driver net 'a8[1][8]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a8[1][7]'. (TRANS-5)
Information: Assuming multiple-driver net 'a8[1][7]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a8[1][6]'. (TRANS-5)
Information: Assuming multiple-driver net 'a8[1][6]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a8[1][5]'. (TRANS-5)
Information: Assuming multiple-driver net 'a8[1][5]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a8[1][4]'. (TRANS-5)
Information: Assuming multiple-driver net 'a8[1][4]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a8[1][3]'. (TRANS-5)
Information: Assuming multiple-driver net 'a8[1][3]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a8[1][2]'. (TRANS-5)
Information: Assuming multiple-driver net 'a8[1][2]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a8[1][1]'. (TRANS-5)
Information: Assuming multiple-driver net 'a8[1][1]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a8[1][0]'. (TRANS-5)
Information: Assuming multiple-driver net 'a8[1][0]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a9[1][10]'. (TRANS-5)
Information: Assuming multiple-driver net 'a9[1][10]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a9[1][9]'. (TRANS-5)
Information: Assuming multiple-driver net 'a9[1][9]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a9[1][8]'. (TRANS-5)
Information: Assuming multiple-driver net 'a9[1][8]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a9[1][7]'. (TRANS-5)
Information: Assuming multiple-driver net 'a9[1][7]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a9[1][6]'. (TRANS-5)
Information: Assuming multiple-driver net 'a9[1][6]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a9[1][5]'. (TRANS-5)
Information: Assuming multiple-driver net 'a9[1][5]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a9[1][4]'. (TRANS-5)
Information: Assuming multiple-driver net 'a9[1][4]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a9[1][3]'. (TRANS-5)
Information: Assuming multiple-driver net 'a9[1][3]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a9[1][2]'. (TRANS-5)
Information: Assuming multiple-driver net 'a9[1][2]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a9[1][1]'. (TRANS-5)
Information: Assuming multiple-driver net 'a9[1][1]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a9[1][0]'. (TRANS-5)
Information: Assuming multiple-driver net 'a9[1][0]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a10[1][10]'. (TRANS-5)
Information: Assuming multiple-driver net 'a10[1][10]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a10[1][9]'. (TRANS-5)
Information: Assuming multiple-driver net 'a10[1][9]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a10[1][8]'. (TRANS-5)
Information: Assuming multiple-driver net 'a10[1][8]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a10[1][7]'. (TRANS-5)
Information: Assuming multiple-driver net 'a10[1][7]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a10[1][6]'. (TRANS-5)
Information: Assuming multiple-driver net 'a10[1][6]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a10[1][5]'. (TRANS-5)
Information: Assuming multiple-driver net 'a10[1][5]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a10[1][4]'. (TRANS-5)
Information: Assuming multiple-driver net 'a10[1][4]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a10[1][3]'. (TRANS-5)
Information: Assuming multiple-driver net 'a10[1][3]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a10[1][2]'. (TRANS-5)
Information: Assuming multiple-driver net 'a10[1][2]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a10[1][1]'. (TRANS-5)
Information: Assuming multiple-driver net 'a10[1][1]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a10[1][0]'. (TRANS-5)
Information: Assuming multiple-driver net 'a10[1][0]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a11[1][10]'. (TRANS-5)
Information: Assuming multiple-driver net 'a11[1][10]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a11[1][9]'. (TRANS-5)
Information: Assuming multiple-driver net 'a11[1][9]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a11[1][8]'. (TRANS-5)
Information: Assuming multiple-driver net 'a11[1][8]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a11[1][7]'. (TRANS-5)
Information: Assuming multiple-driver net 'a11[1][7]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a11[1][6]'. (TRANS-5)
Information: Assuming multiple-driver net 'a11[1][6]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a11[1][5]'. (TRANS-5)
Information: Assuming multiple-driver net 'a11[1][5]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a11[1][4]'. (TRANS-5)
Information: Assuming multiple-driver net 'a11[1][4]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a11[1][3]'. (TRANS-5)
Information: Assuming multiple-driver net 'a11[1][3]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a11[1][2]'. (TRANS-5)
Information: Assuming multiple-driver net 'a11[1][2]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a11[1][1]'. (TRANS-5)
Information: Assuming multiple-driver net 'a11[1][1]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a11[1][0]'. (TRANS-5)
Information: Assuming multiple-driver net 'a11[1][0]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a12[1][10]'. (TRANS-5)
Information: Assuming multiple-driver net 'a12[1][10]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a12[1][9]'. (TRANS-5)
Information: Assuming multiple-driver net 'a12[1][9]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a12[1][8]'. (TRANS-5)
Information: Assuming multiple-driver net 'a12[1][8]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a12[1][7]'. (TRANS-5)
Information: Assuming multiple-driver net 'a12[1][7]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a12[1][6]'. (TRANS-5)
Information: Assuming multiple-driver net 'a12[1][6]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a12[1][5]'. (TRANS-5)
Information: Assuming multiple-driver net 'a12[1][5]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a12[1][4]'. (TRANS-5)
Information: Assuming multiple-driver net 'a12[1][4]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a12[1][3]'. (TRANS-5)
Information: Assuming multiple-driver net 'a12[1][3]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a12[1][2]'. (TRANS-5)
Information: Assuming multiple-driver net 'a12[1][2]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a12[1][1]'. (TRANS-5)
Information: Assuming multiple-driver net 'a12[1][1]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a12[1][0]'. (TRANS-5)
Information: Assuming multiple-driver net 'a12[1][0]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a13[1][10]'. (TRANS-5)
Information: Assuming multiple-driver net 'a13[1][10]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a13[1][9]'. (TRANS-5)
Information: Assuming multiple-driver net 'a13[1][9]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a13[1][8]'. (TRANS-5)
Information: Assuming multiple-driver net 'a13[1][8]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a13[1][7]'. (TRANS-5)
Information: Assuming multiple-driver net 'a13[1][7]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a13[1][6]'. (TRANS-5)
Information: Assuming multiple-driver net 'a13[1][6]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a13[1][5]'. (TRANS-5)
Information: Assuming multiple-driver net 'a13[1][5]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a13[1][4]'. (TRANS-5)
Information: Assuming multiple-driver net 'a13[1][4]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a13[1][3]'. (TRANS-5)
Information: Assuming multiple-driver net 'a13[1][3]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a13[1][2]'. (TRANS-5)
Information: Assuming multiple-driver net 'a13[1][2]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a13[1][1]'. (TRANS-5)
Information: Assuming multiple-driver net 'a13[1][1]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a13[1][0]'. (TRANS-5)
Information: Assuming multiple-driver net 'a13[1][0]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a14[1][9]'. (TRANS-5)
Information: Assuming multiple-driver net 'a14[1][9]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a14[1][8]'. (TRANS-5)
Information: Assuming multiple-driver net 'a14[1][8]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a14[1][7]'. (TRANS-5)
Information: Assuming multiple-driver net 'a14[1][7]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a14[1][6]'. (TRANS-5)
Information: Assuming multiple-driver net 'a14[1][6]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a14[1][5]'. (TRANS-5)
Information: Assuming multiple-driver net 'a14[1][5]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a14[1][4]'. (TRANS-5)
Information: Assuming multiple-driver net 'a14[1][4]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a14[1][3]'. (TRANS-5)
Information: Assuming multiple-driver net 'a14[1][3]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a14[1][2]'. (TRANS-5)
Information: Assuming multiple-driver net 'a14[1][2]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a14[1][1]'. (TRANS-5)
Information: Assuming multiple-driver net 'a14[1][1]' is a wired-AND. (TRANS-6)
Warning: Unable to determine wired-logic type for multiple-driver net 'a14[1][0]'. (TRANS-5)
Information: Assuming multiple-driver net 'a14[1][0]' is a wired-AND. (TRANS-6)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'total_scale_DW01_sub_0'
  Processing 'total_scale_DW01_sub_1'
  Processing 'total_scale_DW01_sub_2'
  Processing 'total_scale_DW01_sub_3'
  Processing 'total_scale_DW01_add_0'
  Processing 'total_scale_DW01_add_1'
  Processing 'total_scale_DW01_add_2'
  Processing 'total_scale_DW01_add_3'
  Processing 'total_scale_DW01_add_4'
  Processing 'total_scale_DW01_add_5'
  Processing 'total_scale_DW01_add_6'
  Processing 'total_scale_DW01_add_7'
  Processing 'total_scale_DW01_add_8'
  Processing 'total_scale_DW01_add_9'
  Processing 'total_scale_DW01_add_10'
  Processing 'total_scale_DW01_add_11'
  Processing 'total_scale_DW01_add_12'
  Processing 'total_scale_DW01_add_13'
  Processing 'total_scale_DW01_add_14'
  Processing 'total_scale_DW01_add_15'
  Processing 'total_scale_DW01_add_16'
  Processing 'total_scale_DW01_add_17'
  Processing 'total_scale_DW01_add_18'
  Processing 'total_scale_DW01_add_19'
  Processing 'total_scale_DW01_add_20'
  Processing 'total_scale_DW01_add_21'
  Processing 'total_scale_DW01_add_22'
  Processing 'total_scale_DW01_add_23'
  Processing 'total_scale_DW01_add_24'
  Processing 'total_scale_DW01_add_25'
  Processing 'total_scale_DW01_add_26'
  Processing 'total_scale_DW01_add_27'
  Processing 'total_scale_DW01_add_28'
  Processing 'total_scale_DW01_add_29'
  Processing 'total_scale_DW01_add_30'
  Processing 'total_scale_DW01_add_31'
  Processing 'total_scale_DW01_add_32'
  Processing 'total_scale_DW01_add_33'
  Processing 'total_scale_DW01_add_34'
  Processing 'total_scale_DW01_add_35'
  Processing 'total_scale_DW01_add_36'
  Processing 'total_scale_DW01_add_37'
  Processing 'total_scale_DW01_add_38'
  Processing 'total_scale_DW01_add_39'
  Processing 'total_scale_DW01_add_40'
  Processing 'total_scale_DW01_add_41'
  Processing 'total_scale_DW01_add_42'
  Processing 'total_scale_DW01_add_43'
  Processing 'total_scale_DW01_add_44'
  Processing 'total_scale_DW01_add_45'
  Processing 'total_scale_DW01_add_46'
  Processing 'total_scale_DW01_add_47'
  Processing 'total_scale_DW01_add_48'
  Processing 'total_scale_DW01_add_49'
  Processing 'total_scale_DW01_add_50'
  Processing 'total_scale_DW01_add_51'
  Processing 'total_scale_DW01_add_52'
  Processing 'total_scale_DW01_add_53'
  Processing 'total_scale_DW01_add_54'
  Processing 'total_scale_DW01_add_55'
  Processing 'total_scale_DW01_add_56'
  Processing 'total_scale_DW01_add_57'
  Processing 'total_scale_DW01_add_58'
  Processing 'total_scale_DW01_add_59'
  Processing 'total_scale_DW01_add_60'
  Processing 'total_scale_DW01_add_61'
  Processing 'total_scale_DW01_add_62'
  Processing 'total_scale_DW01_add_63'
  Processing 'total_scale_DW01_add_64'
  Processing 'total_scale_DW01_add_65'
  Processing 'total_scale_DW01_add_66'
  Processing 'total_scale_DW01_add_67'
  Processing 'total_scale_DW01_add_68'
  Processing 'total_scale_DW01_add_69'
  Processing 'total_scale_DW01_add_70'
  Processing 'total_scale_DW01_add_71'
  Processing 'total_scale_DW01_add_72'
  Processing 'total_scale_DW01_add_73'
  Processing 'total_scale_DW01_add_74'
  Processing 'total_scale_DW01_add_75'
  Processing 'total_scale_DW01_add_76'
  Processing 'total_scale_DW01_add_77'
  Processing 'total_scale_DW01_add_78'
  Processing 'total_scale_DW01_add_79'
  Processing 'total_scale_DW01_add_80'
  Processing 'total_scale_DW01_add_81'
  Processing 'total_scale_DW01_add_82'
  Processing 'total_scale_DW01_add_83'
  Processing 'total_scale_DW01_add_84'
  Processing 'total_scale_DW01_add_85'
  Processing 'total_scale_DW01_add_86'
  Processing 'total_scale_DW01_add_87'
  Processing 'total_scale_DW01_add_88'
  Processing 'total_scale_DW01_add_89'
  Processing 'total_scale_DW01_add_90'
  Processing 'total_scale_DW01_add_91'
  Processing 'total_scale_DW01_add_92'
  Processing 'total_scale_DW01_add_93'
  Processing 'total_scale_DW01_add_94'
  Processing 'total_scale_DW01_add_95'
  Processing 'total_scale_DW01_add_96'
  Processing 'total_scale_DW01_add_97'
  Processing 'total_scale_DW01_add_98'
  Processing 'total_scale_DW01_add_99'
  Processing 'total_scale_DW01_add_100'
  Processing 'total_scale_DW01_add_101'
  Processing 'total_scale_DW01_add_102'
  Processing 'total_scale_DW01_add_103'
  Processing 'total_scale_DW01_add_104'
  Processing 'total_scale_DW01_add_105'
  Processing 'total_scale_DW01_add_106'
  Processing 'total_scale_DW01_add_107'
  Processing 'total_scale_DW01_add_108'
  Processing 'total_scale_DW01_add_109'
  Processing 'total_scale_DW01_add_110'
  Processing 'total_scale_DW01_add_111'
  Processing 'total_scale_DW01_add_112'
  Processing 'total_scale_DW01_add_113'
  Processing 'total_scale_DW01_add_114'
  Processing 'total_scale_DW01_add_115'
  Processing 'total_scale_DW01_add_116'
  Processing 'total_scale_DW01_add_117'
  Processing 'total_scale_DW01_add_118'
  Processing 'total_scale_DW01_add_119'
  Processing 'total_scale_DW01_add_120'
  Processing 'total_scale_DW01_add_121'
  Processing 'total_scale_DW01_add_122'
  Processing 'total_scale_DW01_add_123'
  Processing 'total_scale_DW01_add_124'
  Processing 'total_scale_DW01_add_125'
  Processing 'total_scale_DW01_add_126'
  Processing 'total_scale_DW01_add_127'
  Processing 'total_scale_DW01_add_128'
  Processing 'total_scale_DW01_add_129'
  Processing 'total_scale_DW01_add_130'
  Processing 'total_scale_DW01_add_131'
  Processing 'total_scale_DW01_add_132'
  Processing 'total_scale_DW01_add_133'
  Processing 'total_scale_DW01_add_134'
  Processing 'total_scale_DW01_add_135'
  Processing 'total_scale_DW01_add_136'
  Processing 'total_scale_DW01_add_137'
  Processing 'total_scale_DW01_add_138'
  Processing 'total_scale_DW01_add_139'
  Processing 'total_scale_DW01_sub_4'
  Processing 'total_scale_DW01_add_140'
  Processing 'total_scale_DW01_add_141'
  Processing 'total_scale_DW01_add_142'
  Processing 'total_scale_DW01_add_143'
  Processing 'total_scale_DW01_add_144'
  Processing 'total_scale_DW01_add_145'
  Processing 'total_scale_DW01_add_146'
  Processing 'total_scale_DW01_add_147'
  Processing 'total_scale_DW01_add_148'
  Processing 'total_scale_DW01_add_149'
  Processing 'total_scale_DW01_add_150'
  Processing 'total_scale_DW01_add_151'
  Processing 'total_scale_DW01_add_152'
  Processing 'total_scale_DW01_add_153'
  Processing 'total_scale_DW02_mult_0'
  Processing 'total_scale_DW01_add_154'
  Processing 'total_scale_DW02_mult_1'
  Processing 'total_scale_DW01_add_155'
  Processing 'total_scale_DW02_mult_2'
  Processing 'total_scale_DW01_add_156'
  Processing 'total_scale_DW02_mult_3'
  Processing 'total_scale_DW01_add_157'
  Processing 'total_scale_DW02_mult_4'
  Processing 'total_scale_DW01_add_158'
  Processing 'total_scale_DW02_mult_5'
  Processing 'total_scale_DW01_add_159'
  Processing 'total_scale_DW02_mult_6'
  Processing 'total_scale_DW01_add_160'
  Processing 'total_scale_DW02_mult_7'
  Processing 'total_scale_DW01_add_161'
  Processing 'total_scale_DW02_mult_8'
  Processing 'total_scale_DW01_add_162'
  Processing 'total_scale_DW02_mult_9'
  Processing 'total_scale_DW01_add_163'
  Processing 'total_scale_DW02_mult_10'
  Processing 'total_scale_DW01_add_164'
  Processing 'total_scale_DW02_mult_11'
  Processing 'total_scale_DW01_add_165'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[8][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[9][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[10][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[11][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[12][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[13][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[14][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[15][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[8][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[9][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[10][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[11][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[12][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[13][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[14][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[15][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[8][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[9][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[10][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[11][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[12][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[13][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[14][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[15][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[8][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[9][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[10][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[11][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[12][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[13][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[14][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[15][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[8][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[9][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[10][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[11][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[12][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[13][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[14][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[15][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[8][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[9][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[10][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[11][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[12][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[13][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[14][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[15][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[8][25]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[9][25]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[10][25]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[11][25]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[12][25]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[13][25]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[14][25]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[15][25]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[8][26]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[9][26]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[10][26]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[11][26]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[12][26]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[13][26]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[14][26]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir3/delay_pipeline_reg[15][26]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[16][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[17][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[18][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[19][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[20][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[21][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[22][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[23][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[24][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[25][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[26][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[27][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[28][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[29][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[30][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[31][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[16][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[17][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[18][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[19][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[20][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[21][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[22][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[23][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[24][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[25][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[26][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[27][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[28][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[29][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[30][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[31][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[16][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[17][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[18][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[19][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[20][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[21][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[22][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[23][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[24][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[25][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[26][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[27][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[28][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[29][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[30][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[31][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[16][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[17][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[18][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[19][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[20][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[21][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[22][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[23][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[24][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[25][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[26][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[27][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[28][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[29][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[30][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[31][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[16][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[17][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[18][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[19][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[20][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[21][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[22][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[23][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[24][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[25][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[26][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[27][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[28][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[29][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[30][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[31][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[16][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[17][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[18][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[19][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[20][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[21][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[22][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[23][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[24][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[25][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[26][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[27][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[28][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[29][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[30][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[31][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[16][25]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[17][25]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[18][25]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[19][25]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[20][25]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[21][25]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[22][25]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[23][25]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[24][25]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[25][25]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[26][25]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[27][25]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[28][25]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[29][25]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[30][25]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[31][25]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[16][26]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[17][26]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[18][26]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[19][26]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[20][26]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[21][26]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[22][26]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[23][26]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[24][26]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[25][26]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[26][26]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[27][26]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[28][26]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[29][26]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[30][26]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[31][26]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[16][27]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[17][27]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[18][27]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[19][27]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[20][27]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[21][27]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[22][27]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[23][27]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[24][27]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[25][27]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[26][27]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[27][27]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[28][27]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[29][27]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[30][27]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir4/delay_pipeline_reg[31][27]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir1/delay_pipeline_reg[2][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir1/delay_pipeline_reg[3][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir1/delay_pipeline_reg[2][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir1/delay_pipeline_reg[3][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir1/delay_pipeline_reg[2][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir1/delay_pipeline_reg[3][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir1/delay_pipeline_reg[2][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir1/delay_pipeline_reg[3][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir1/delay_pipeline_reg[2][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir1/delay_pipeline_reg[3][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir1/delay_pipeline_reg[2][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir1/delay_pipeline_reg[3][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[4][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[5][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[6][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[7][19]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[4][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[5][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[6][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[7][20]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[4][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[5][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[6][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[7][21]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[4][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[5][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[6][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[7][22]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[4][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[5][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[6][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[7][23]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[4][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[5][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[6][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[7][24]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[4][25]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[5][25]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[6][25]' will be removed. (OPT-1207)
Information: The register 'my_total_cas/my_fir2/delay_pipeline_reg[7][25]' will be removed. (OPT-1207)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:53  102310.5      5.20      12.7   17305.6                                0.00  
    0:00:53  102310.5      5.20      12.7   17305.6                                0.00  
    0:00:53  102332.1      5.20      12.7   15767.9                                0.00  
    0:00:53  102370.6      5.20      12.7   14339.8                                0.00  
    0:01:04  104946.3      0.01       0.0     414.3                                0.00  
    0:01:04  104946.3      0.01       0.0     414.3                                0.00  
    0:01:04  104946.3      0.01       0.0     414.3                                0.00  
    0:01:04  104946.3      0.01       0.0     414.3                                0.00  
    0:01:05  104946.3      0.01       0.0     414.3                                0.00  
    0:01:16   90212.8      0.00       0.0     403.7                                0.00  
    0:01:16   90205.7      0.00       0.0     403.7                                0.00  
    0:01:19   90205.7      0.00       0.0     403.7                                0.00  
    0:01:20   90205.7      0.00       0.0     403.7                                0.00  
    0:01:20   90205.7      0.00       0.0     403.7                                0.00  
    0:01:20   90205.7      0.00       0.0     403.7                                0.00  
    0:01:20   90232.5      0.00       0.0      44.6                                0.00  
    0:01:20   90236.2      0.00       0.0       0.0                                0.00  
    0:01:21   90236.2      0.00       0.0       0.0                                0.00  
    0:01:21   90236.2      0.00       0.0       0.0                                0.00  
    0:01:21   90236.2      0.00       0.0       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:21   90236.2      0.00       0.0       0.0                                0.00  
    0:01:21   90236.2      0.00       0.0       0.0                                0.00  
    0:01:21   90236.2      0.00       0.0       0.0                                0.00  


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:22   90236.2      0.00       0.0       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:22   90236.2      0.00       0.0       0.0                                0.00  
    0:01:22   90236.2      0.00       0.0       0.0                                0.00  
    0:02:01   90165.0      0.00       0.0       0.0                                0.00  
    0:02:14   90157.2      0.00       0.0       0.0                                0.00  
    0:02:25   90151.1      0.00       0.0       0.0                                0.00  
    0:02:37   90149.5      0.00       0.0       0.0                                0.00  
    0:02:49   90148.2      0.00       0.0       0.0                                0.00  
    0:04:12   90147.1      0.00       0.0       0.0                                0.00  
    0:04:15   90146.1      0.00       0.0       0.0                                0.00  
    0:04:17   90145.0      0.00       0.0       0.0                                0.00  
    0:04:20   90143.9      0.00       0.0       0.0                                0.00  
    0:04:22   90143.4      0.00       0.0       0.0                                0.00  
    0:04:25   90142.9      0.00       0.0       0.0                                0.00  
    0:04:27   90142.3      0.00       0.0       0.0                                0.00  
    0:04:30   90141.8      0.00       0.0       0.0                                0.00  
    0:04:32   90141.3      0.00       0.0       0.0                                0.00  
    0:04:35   90140.8      0.00       0.0       0.0                                0.00  
    0:04:37   90140.2      0.00       0.0       0.0                                0.00  
    0:04:37   90140.2      0.00       0.0       0.0                                0.00  
    0:04:38   90138.4      0.00       0.0       0.0                                0.00  
    0:04:38   90132.8      0.00       0.0       0.0                                0.00  
    0:04:38   90132.8      0.00       0.0       0.0                                0.00  
    0:04:38   90132.8      0.00       0.0       0.0                                0.00  
    0:04:38   90132.8      0.00       0.0       0.0                                0.00  
    0:04:38   90132.8      0.00       0.0       0.0                                0.00  
    0:04:38   90132.8      0.00       0.0       0.0                                0.00  


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:04:38   90132.8      0.00       0.0       0.0                                0.00  
    0:04:39   90132.8      0.00       0.0       0.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Writing verilog file '/afs/umich.edu/user/s/u/sunsusan/Desktop/SC_FIR_hardware_syn/synth/total_scale.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 1 nets to module total_scale_DW02_mult_9 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module total_scale_DW02_mult_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module total_scale_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 86 nets to module total_scale using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Writing ddc file './total_scale.ddc'.
Removing design 'total_scale'
Removing design 'total_scale_DW01_add_0'
Removing design 'total_scale_DW01_add_1'
Removing design 'total_scale_DW01_add_2'
Removing design 'total_scale_DW01_add_3'
Removing design 'total_scale_DW01_add_4'
Removing design 'total_scale_DW01_add_5'
Removing design 'total_scale_DW01_add_6'
Removing design 'total_scale_DW01_add_7'
Removing design 'total_scale_DW01_add_8'
Removing design 'total_scale_DW01_add_9'
Removing design 'total_scale_DW01_add_10'
Removing design 'total_scale_DW01_add_11'
Removing design 'total_scale_DW01_add_12'
Removing design 'total_scale_DW01_add_13'
Removing design 'total_scale_DW01_add_14'
Removing design 'total_scale_DW01_add_15'
Removing design 'total_scale_DW01_add_16'
Removing design 'total_scale_DW01_add_17'
Removing design 'total_scale_DW01_add_18'
Removing design 'total_scale_DW01_add_19'
Removing design 'total_scale_DW01_add_20'
Removing design 'total_scale_DW01_add_21'
Removing design 'total_scale_DW01_add_22'
Removing design 'total_scale_DW01_add_23'
Removing design 'total_scale_DW01_add_24'
Removing design 'total_scale_DW01_add_25'
Removing design 'total_scale_DW01_add_26'
Removing design 'total_scale_DW01_add_27'
Removing design 'total_scale_DW01_add_28'
Removing design 'total_scale_DW01_add_29'
Removing design 'total_scale_DW01_add_30'
Removing design 'total_scale_DW01_add_31'
Removing design 'total_scale_DW01_add_32'
Removing design 'total_scale_DW01_add_33'
Removing design 'total_scale_DW01_add_34'
Removing design 'total_scale_DW01_add_35'
Removing design 'total_scale_DW01_add_36'
Removing design 'total_scale_DW01_add_37'
Removing design 'total_scale_DW01_add_38'
Removing design 'total_scale_DW01_add_39'
Removing design 'total_scale_DW01_add_40'
Removing design 'total_scale_DW01_add_41'
Removing design 'total_scale_DW01_add_42'
Removing design 'total_scale_DW01_add_43'
Removing design 'total_scale_DW01_add_44'
Removing design 'total_scale_DW01_add_45'
Removing design 'total_scale_DW01_add_46'
Removing design 'total_scale_DW01_add_47'
Removing design 'total_scale_DW01_add_48'
Removing design 'total_scale_DW01_add_49'
Removing design 'total_scale_DW01_add_50'
Removing design 'total_scale_DW01_add_51'
Removing design 'total_scale_DW01_add_52'
Removing design 'total_scale_DW01_add_53'
Removing design 'total_scale_DW01_add_54'
Removing design 'total_scale_DW01_add_55'
Removing design 'total_scale_DW01_add_56'
Removing design 'total_scale_DW01_add_57'
Removing design 'total_scale_DW01_add_58'
Removing design 'total_scale_DW01_add_59'
Removing design 'total_scale_DW01_add_60'
Removing design 'total_scale_DW01_add_61'
Removing design 'total_scale_DW01_add_62'
Removing design 'total_scale_DW01_add_63'
Removing design 'total_scale_DW01_add_64'
Removing design 'total_scale_DW01_add_65'
Removing design 'total_scale_DW01_add_66'
Removing design 'total_scale_DW01_add_67'
Removing design 'total_scale_DW01_add_68'
Removing design 'total_scale_DW01_add_69'
Removing design 'total_scale_DW01_add_70'
Removing design 'total_scale_DW01_add_71'
Removing design 'total_scale_DW01_add_72'
Removing design 'total_scale_DW01_add_73'
Removing design 'total_scale_DW01_add_74'
Removing design 'total_scale_DW01_add_75'
Removing design 'total_scale_DW01_add_76'
Removing design 'total_scale_DW01_add_77'
Removing design 'total_scale_DW01_add_78'
Removing design 'total_scale_DW01_add_79'
Removing design 'total_scale_DW01_add_80'
Removing design 'total_scale_DW01_add_81'
Removing design 'total_scale_DW01_add_82'
Removing design 'total_scale_DW01_add_83'
Removing design 'total_scale_DW01_add_84'
Removing design 'total_scale_DW01_add_85'
Removing design 'total_scale_DW01_add_86'
Removing design 'total_scale_DW01_add_87'
Removing design 'total_scale_DW01_add_88'
Removing design 'total_scale_DW01_add_89'
Removing design 'total_scale_DW01_add_90'
Removing design 'total_scale_DW01_add_91'
Removing design 'total_scale_DW01_add_92'
Removing design 'total_scale_DW01_add_93'
Removing design 'total_scale_DW01_add_94'
Removing design 'total_scale_DW01_add_95'
Removing design 'total_scale_DW01_add_97'
Removing design 'total_scale_DW01_add_98'
Removing design 'total_scale_DW01_add_99'
Removing design 'total_scale_DW01_add_100'
Removing design 'total_scale_DW01_add_101'
Removing design 'total_scale_DW01_add_102'
Removing design 'total_scale_DW01_add_103'
Removing design 'total_scale_DW01_add_104'
Removing design 'total_scale_DW01_add_105'
Removing design 'total_scale_DW01_add_106'
Removing design 'total_scale_DW01_add_107'
Removing design 'total_scale_DW01_add_108'
Removing design 'total_scale_DW01_add_109'
Removing design 'total_scale_DW01_add_111'
Removing design 'total_scale_DW01_add_112'
Removing design 'total_scale_DW01_add_113'
Removing design 'total_scale_DW01_add_114'
Removing design 'total_scale_DW01_add_115'
Removing design 'total_scale_DW01_add_116'
Removing design 'total_scale_DW01_add_117'
Removing design 'total_scale_DW01_add_118'
Removing design 'total_scale_DW01_add_119'
Removing design 'total_scale_DW01_add_120'
Removing design 'total_scale_DW01_add_121'
Removing design 'total_scale_DW01_add_122'
Removing design 'total_scale_DW01_add_123'
Removing design 'total_scale_DW01_add_125'
Removing design 'total_scale_DW01_add_126'
Removing design 'total_scale_DW01_add_127'
Removing design 'total_scale_DW01_add_128'
Removing design 'total_scale_DW01_add_129'
Removing design 'total_scale_DW01_add_130'
Removing design 'total_scale_DW01_add_131'
Removing design 'total_scale_DW01_add_132'
Removing design 'total_scale_DW01_add_133'
Removing design 'total_scale_DW01_add_134'
Removing design 'total_scale_DW01_add_135'
Removing design 'total_scale_DW01_add_136'
Removing design 'total_scale_DW01_add_137'
Removing design 'total_scale_DW01_add_139'
Removing design 'total_scale_DW01_add_140'
Removing design 'total_scale_DW01_add_141'
Removing design 'total_scale_DW01_add_142'
Removing design 'total_scale_DW01_add_143'
Removing design 'total_scale_DW01_add_144'
Removing design 'total_scale_DW01_add_145'
Removing design 'total_scale_DW01_add_146'
Removing design 'total_scale_DW01_add_147'
Removing design 'total_scale_DW01_add_148'
Removing design 'total_scale_DW01_add_149'
Removing design 'total_scale_DW01_add_151'
Removing design 'total_scale_DW01_add_153'
Removing design 'total_scale_DW02_mult_0'
Removing design 'total_scale_DW01_add_154'
Removing design 'total_scale_DW02_mult_1'
Removing design 'total_scale_DW01_add_155'
Removing design 'total_scale_DW02_mult_2'
Removing design 'total_scale_DW01_add_156'
Removing design 'total_scale_DW02_mult_3'
Removing design 'total_scale_DW01_add_157'
Removing design 'total_scale_DW02_mult_4'
Removing design 'total_scale_DW01_add_158'
Removing design 'total_scale_DW02_mult_5'
Removing design 'total_scale_DW02_mult_6'
Removing design 'total_scale_DW01_add_160'
Removing design 'total_scale_DW02_mult_7'
Removing design 'total_scale_DW01_add_161'
Removing design 'total_scale_DW02_mult_8'
Removing design 'total_scale_DW01_add_162'
Removing design 'total_scale_DW02_mult_9'
Removing design 'total_scale_DW01_add_163'
Removing design 'total_scale_DW02_mult_10'
Removing design 'total_scale_DW02_mult_11'
Removing design 'total_scale_DW01_add_165'
Removing library 'NangateOpenCellLibrary'
Removing library 'gtech'
Removing library 'standard.sldb'
Loading db file '/afs/umich.edu/user/s/u/sunsusan/Desktop/SC_FIR_hardware_syn/Nangate/NangateOpenCellLibrary.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/afs/umich.edu/user/s/u/sunsusan/Desktop/SC_FIR_hardware_syn/synth/total_scale.vg'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /afs/umich.edu/user/s/u/sunsusan/Desktop/SC_FIR_hardware_syn/synth/total_scale.vg
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/afs/umich.edu/user/s/u/sunsusan/Desktop/SC_FIR_hardware_syn/synth/total_scale_DW01_add_0.db:total_scale_DW01_add_0'
Loaded 171 designs.
Current design is 'total_scale_DW01_add_0'.
Current design is 'total_scale'.

Thank you...
