// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Loop_l_data_load_k_p_HH_
#define _Loop_l_data_load_k_p_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct Loop_l_data_load_k_p : public sc_module {
    // Port declarations 31
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > v0_0_address0;
    sc_out< sc_logic > v0_0_ce0;
    sc_in< sc_lv<32> > v0_0_q0;
    sc_out< sc_lv<32> > A_fifo_0_0_V_din;
    sc_in< sc_logic > A_fifo_0_0_V_full_n;
    sc_out< sc_logic > A_fifo_0_0_V_write;
    sc_out< sc_lv<4> > v0_1_address0;
    sc_out< sc_logic > v0_1_ce0;
    sc_in< sc_lv<32> > v0_1_q0;
    sc_out< sc_lv<32> > A_fifo_1_0_V_din;
    sc_in< sc_logic > A_fifo_1_0_V_full_n;
    sc_out< sc_logic > A_fifo_1_0_V_write;
    sc_out< sc_lv<4> > v1_0_address0;
    sc_out< sc_logic > v1_0_ce0;
    sc_in< sc_lv<32> > v1_0_q0;
    sc_out< sc_lv<32> > B_fifo_0_0_V_din;
    sc_in< sc_logic > B_fifo_0_0_V_full_n;
    sc_out< sc_logic > B_fifo_0_0_V_write;
    sc_out< sc_lv<4> > v1_1_address0;
    sc_out< sc_logic > v1_1_ce0;
    sc_in< sc_lv<32> > v1_1_q0;
    sc_out< sc_lv<32> > B_fifo_1_0_V_din;
    sc_in< sc_logic > B_fifo_1_0_V_full_n;
    sc_out< sc_logic > B_fifo_1_0_V_write;


    // Module declarations
    Loop_l_data_load_k_p(sc_module_name name);
    SC_HAS_PROCESS(Loop_l_data_load_k_p);

    ~Loop_l_data_load_k_p();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > A_fifo_0_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln53_reg_169;
    sc_signal< sc_logic > A_fifo_1_0_V_blk_n;
    sc_signal< sc_logic > B_fifo_0_0_V_blk_n;
    sc_signal< sc_logic > B_fifo_1_0_V_blk_n;
    sc_signal< sc_lv<5> > k_0_i_i_reg_138;
    sc_signal< sc_lv<1> > icmp_ln53_fu_149_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > k_fu_155_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_lv<64> > zext_ln55_fu_161_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state4;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_A_fifo_0_0_V_blk_n();
    void thread_A_fifo_0_0_V_din();
    void thread_A_fifo_0_0_V_write();
    void thread_A_fifo_1_0_V_blk_n();
    void thread_A_fifo_1_0_V_din();
    void thread_A_fifo_1_0_V_write();
    void thread_B_fifo_0_0_V_blk_n();
    void thread_B_fifo_0_0_V_din();
    void thread_B_fifo_0_0_V_write();
    void thread_B_fifo_1_0_V_blk_n();
    void thread_B_fifo_1_0_V_din();
    void thread_B_fifo_1_0_V_write();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_icmp_ln53_fu_149_p2();
    void thread_k_fu_155_p2();
    void thread_v0_0_address0();
    void thread_v0_0_ce0();
    void thread_v0_1_address0();
    void thread_v0_1_ce0();
    void thread_v1_0_address0();
    void thread_v1_0_ce0();
    void thread_v1_1_address0();
    void thread_v1_1_ce0();
    void thread_zext_ln55_fu_161_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
