$version Generated by VerilatedVcd $end
$timescale 10ps $end
 $scope module TOP $end
  $scope module tb_adder $end
   $var wire 32 ) HALF_CLK [31:0] $end
   $scope module bus $end
    $var wire 32 * WIDTH [31:0] $end
    $var wire 1 # rst $end
    $var wire 4 $ a [3:0] $end
    $var wire 4 % b [3:0] $end
    $var wire 4 & sum [3:0] $end
    $var wire 1 ' carry $end
   $upscope $end
   $var wire 1 ( clk $end
   $scope module dut $end
    $scope module bus $end
     $var wire 32 * WIDTH [31:0] $end
     $var wire 1 # rst $end
     $var wire 4 $ a [3:0] $end
     $var wire 4 % b [3:0] $end
     $var wire 4 & sum [3:0] $end
     $var wire 1 ' carry $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


