# chisel-test-projects
- Chisel test projects for research purposes with its generated Verilog files.  
- Use Ubuntu and chisel-template (https://github.com/freechipsproject/chisel-template) to run and generate.
- Use vcs to simulate and debug.
- Contained projects are (listed form easy to difficult):
1. decoder
2. counter
3. decade_counter
4. function
5. RisingMooreFsm
6. Mux4_2
7. ManyDynamicElementVecFir
