Reg {
    ir: IrReg {
        path: "top"."reg",
        source_location: SourceLocation($FILE, $LINE-2, 9),
        value_type: IrBitVectorType {
            bit_count: 1,
            signed: false,
        },
        data_in: <None>,
        clk: ExtractAggregateField {
            aggregate_value: IrModuleInput {
                module: "top",
                index: 0,
                path: "io.cd",
                value_type: IrAggregateType {
                    discriminant_type: IrBitVectorType {
                        bit_count: 0,
                        signed: false,
                    },
                    variants: [
                        IrVariantType {
                            name: "",
                            discriminant: LiteralBits {
                                value: 0x0_u0,
                            },
                            fields: [
                                IrFieldType {
                                    name: "clk",
                                    ty: IrBitVectorType {
                                        bit_count: 1,
                                        signed: false,
                                    },
                                },
                                IrFieldType {
                                    name: "rst",
                                    ty: IrBitVectorType {
                                        bit_count: 1,
                                        signed: false,
                                    },
                                },
                            ],
                            flattened_fields: IrBitVectorType {
                                bit_count: 2,
                                signed: false,
                            },
                        },
                    ],
                    flattened_fields: IrBitVectorType {
                        bit_count: 2,
                        signed: false,
                    },
                },
            },
            aggregate_type: IrAggregateType {
                discriminant_type: IrBitVectorType {
                    bit_count: 0,
                    signed: false,
                },
                variants: [
                    IrVariantType {
                        name: "",
                        discriminant: LiteralBits {
                            value: 0x0_u0,
                        },
                        fields: [
                            IrFieldType {
                                name: "clk",
                                ty: IrBitVectorType {
                                    bit_count: 1,
                                    signed: false,
                                },
                            },
                            IrFieldType {
                                name: "rst",
                                ty: IrBitVectorType {
                                    bit_count: 1,
                                    signed: false,
                                },
                            },
                        ],
                        flattened_fields: IrBitVectorType {
                            bit_count: 2,
                            signed: false,
                        },
                    },
                ],
                flattened_fields: IrBitVectorType {
                    bit_count: 2,
                    signed: false,
                },
            },
            variant_index: 0,
            field_index: 0,
        },
        reset_enable: ExtractAggregateField {
            aggregate_value: IrModuleInput {
                module: "top",
                index: 0,
                path: "io.cd",
                value_type: IrAggregateType {
                    discriminant_type: IrBitVectorType {
                        bit_count: 0,
                        signed: false,
                    },
                    variants: [
                        IrVariantType {
                            name: "",
                            discriminant: LiteralBits {
                                value: 0x0_u0,
                            },
                            fields: [
                                IrFieldType {
                                    name: "clk",
                                    ty: IrBitVectorType {
                                        bit_count: 1,
                                        signed: false,
                                    },
                                },
                                IrFieldType {
                                    name: "rst",
                                    ty: IrBitVectorType {
                                        bit_count: 1,
                                        signed: false,
                                    },
                                },
                            ],
                            flattened_fields: IrBitVectorType {
                                bit_count: 2,
                                signed: false,
                            },
                        },
                    ],
                    flattened_fields: IrBitVectorType {
                        bit_count: 2,
                        signed: false,
                    },
                },
            },
            aggregate_type: IrAggregateType {
                discriminant_type: IrBitVectorType {
                    bit_count: 0,
                    signed: false,
                },
                variants: [
                    IrVariantType {
                        name: "",
                        discriminant: LiteralBits {
                            value: 0x0_u0,
                        },
                        fields: [
                            IrFieldType {
                                name: "clk",
                                ty: IrBitVectorType {
                                    bit_count: 1,
                                    signed: false,
                                },
                            },
                            IrFieldType {
                                name: "rst",
                                ty: IrBitVectorType {
                                    bit_count: 1,
                                    signed: false,
                                },
                            },
                        ],
                        flattened_fields: IrBitVectorType {
                            bit_count: 2,
                            signed: false,
                        },
                    },
                ],
                flattened_fields: IrBitVectorType {
                    bit_count: 2,
                    signed: false,
                },
            },
            variant_index: 0,
            field_index: 1,
        },
        reset_value: LiteralBits {
            value: 0x0_u1,
        },
        ..
    },
    ..
}