sim_seconds                                  0.035469                       # Number of seconds simulated
sim_ticks                                 35469470000                       # Number of ticks simulated
final_tick                               4314322907500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                9261308                       # Simulator instruction rate (inst/s)
host_op_rate                                 10138290                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              337032410                       # Simulator tick rate (ticks/s)
host_mem_usage                                2567048                       # Number of bytes of host memory used
host_seconds                                   105.24                       # Real time elapsed on the host
sim_insts                                   974664779                       # Number of instructions simulated
sim_ops                                    1066958989                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data       527104                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data       517376                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       502528                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst          768                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data       531200                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data       507136                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data       521216                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.data       555520                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data       525312                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          4222976                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu6.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        35584                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       151040                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        151040                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data         2059                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         2021                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data         1963                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         2075                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data         1981                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data         2036                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.data         2170                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data         2052                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             16496                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          590                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              590                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       158784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data     14860780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst       108262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data     14586516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst       158784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data     14167903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        21652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data     14976260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst       144349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data     14297817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst        57740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data     14694778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.inst       281482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.data     15661920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        72175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data     14810258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total           119059462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       158784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst       108262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst       158784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        21652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst       144349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst        57740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu6.inst       281482                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        72175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total        1003229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       4258310                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            4258310                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       4258310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       158784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data     14860780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst       108262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data     14586516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst       158784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data     14167903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        21652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data     14976260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst       144349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data     14297817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst        57740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data     14694778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.inst       281482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.data     15661920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        72175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data     14810258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total          123317772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     16496                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      590                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  131968                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   4720                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              4215552                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  7424                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                151040                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               4222976                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             151040                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                  232                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs          220                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0           16569                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1           15176                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2           16097                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3           18784                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4           18001                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5           14994                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6           15720                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7           16395                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             649                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             528                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             639                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             552                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             632                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             560                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             576                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             584                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 35497489000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              131968                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               4720                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 16095                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 16123                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 16152                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 16171                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 16182                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 16209                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 16235                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 16249                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                   376                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                   340                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                  311                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                  292                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                  281                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                  254                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                  228                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                  214                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  186                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  187                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  187                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  191                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  191                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  191                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  192                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  202                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  202                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  202                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  202                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  202                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  199                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  198                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  198                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  197                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  196                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        17400                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   250.953563                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   245.928060                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    30.257050                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          244      1.40%      1.40% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           64      0.37%      1.77% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           36      0.21%      1.98% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           39      0.22%      2.20% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           61      0.35%      2.55% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          233      1.34%      3.89% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        16723     96.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        17400                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          201                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean   651.820896                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean   321.055617                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   653.137786                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-63           35     17.41%     17.41% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-127           30     14.93%     32.34% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-191           12      5.97%     38.31% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::192-255            5      2.49%     40.80% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-319            3      1.49%     42.29% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::320-383            5      2.49%     44.78% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::384-447            6      2.99%     47.76% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::448-511           11      5.47%     53.23% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-575            5      2.49%     55.72% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::576-639            5      2.49%     58.21% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::640-703            9      4.48%     62.69% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::704-767            3      1.49%     64.18% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-831            5      2.49%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::832-895            4      1.99%     68.66% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::896-959           14      6.97%     75.62% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::960-1023            2      1.00%     76.62% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1087            2      1.00%     77.61% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1088-1151            4      1.99%     79.60% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1152-1215            3      1.49%     81.09% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1216-1279            4      1.99%     83.08% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1343            1      0.50%     83.58% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1344-1407            2      1.00%     84.58% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1408-1471            2      1.00%     85.57% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1472-1535            5      2.49%     88.06% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1599            1      0.50%     88.56% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1600-1663            1      0.50%     89.05% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1664-1727            4      1.99%     91.04% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1728-1791            2      1.00%     92.04% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1792-1855            1      0.50%     92.54% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1856-1919            3      1.49%     94.03% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1920-1983            3      1.49%     95.52% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2048-2111            2      1.00%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2112-2175            1      0.50%     97.01% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2176-2239            1      0.50%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2240-2303            2      1.00%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2304-2367            1      0.50%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2752-2815            1      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2816-2879            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          201                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          201                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.482587                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.380664                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     2.002734                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16             10      4.98%      4.98% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::17              1      0.50%      5.47% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::19              2      1.00%      6.47% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::20              2      1.00%      7.46% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::21              2      1.00%      8.46% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::23              2      1.00%      9.45% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            180     89.55%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::25              1      0.50%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::32              1      0.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          201                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                 3908068312                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            6140993512                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                421555200                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   29665.91                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              46615.91                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                     118.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       4.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                  119.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    4.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       1.23                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.13                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.03                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 115121                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  3935                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.37                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  2077577.49                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  31021546739                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    3116664000                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1330941968                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          17418844.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          18823190.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          18454867.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          17724873.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0              11750808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1          12698184.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2              12449712                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3              11957256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         95986675.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         104728166.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         101190835.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         96352089.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        11516359.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1            11705472                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        12079964.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        11801272.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      6813310921.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      6824651204.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      6825661444.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      6821632192.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       73976331504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       73966383888                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       73965497712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3       73969032144                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        103882822423.679993                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        103895497415.040009                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        103891841845.440002                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        103885007137.920013                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          77.957995                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          77.967507                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          77.964764                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          77.959635                       # Core power per rank (mW)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data       532480                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data       550400                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       545536                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data       541952                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data       515072                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data       542976                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.data       550912                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data       529408                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          4353024                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu6.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        44288                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       149248                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        149248                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data         2080                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         2150                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data         2131                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         2117                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data         2012                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data         2121                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.data         2152                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data         2068                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             17004                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          583                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              583                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst       339221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data     15012347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        64957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data     15517570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst       238177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data     15380438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        50522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data     15279394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst       115480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data     14521559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst        43305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data     15308264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.inst       274264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.data     15532005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst       122697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data     14925738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total           122725939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst       339221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        64957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst       238177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        50522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst       115480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst        43305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu6.inst       274264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst       122697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total        1248623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       4207788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            4207788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       4207788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst       339221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data     15012347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        64957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data     15517570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst       238177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data     15380438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        50522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data     15279394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst       115480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data     14521559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst        43305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data     15308264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.inst       274264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.data     15532005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst       122697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data     14925738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total          126933726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     17004                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      583                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  136032                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   4664                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              4345120                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                  7904                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                148512                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               4353024                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             149248                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                  247                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs        11039                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0           15896                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1           16761                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2           17457                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3           17938                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4           16657                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5           17889                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6           16314                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7           16873                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             568                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             616                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             465                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             624                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             600                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             513                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             655                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             600                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 35474592000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              136032                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               4664                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 16518                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 16536                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 16559                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 16579                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 16604                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 16635                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 16661                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 16690                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                   457                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                   430                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                  408                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                  388                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                  363                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                  334                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                  309                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                  280                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    6                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  189                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  189                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  190                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  190                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  190                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  190                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  193                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  194                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  196                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  196                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  195                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  195                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  195                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  195                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  192                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  191                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        17926                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   250.676782                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   245.617227                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    30.736976                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          241      1.34%      1.34% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           77      0.43%      1.77% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           54      0.30%      2.08% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159            5      0.03%      2.10% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           55      0.31%      2.41% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           75      0.42%      2.83% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          228      1.27%      4.10% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        17191     95.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        17926                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          196                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean   689.923469                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean   325.596147                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   713.618284                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-127           64     32.65%     32.65% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-255           13      6.63%     39.29% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-383           10      5.10%     44.39% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::384-511           14      7.14%     51.53% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-639           14      7.14%     58.67% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::640-767           10      5.10%     63.78% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-895            6      3.06%     66.84% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::896-1023            9      4.59%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1151           11      5.61%     77.04% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1152-1279            4      2.04%     79.08% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1407           10      5.10%     84.18% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1408-1535            6      3.06%     87.24% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1536-1663            6      3.06%     90.31% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1664-1791            5      2.55%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-1919            2      1.02%     93.88% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1920-2047            3      1.53%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2048-2175            3      1.53%     96.94% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2176-2303            1      0.51%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2304-2431            1      0.51%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2816-2943            2      1.02%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2944-3071            1      0.51%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::4096-4223            1      0.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          196                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          196                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    23.678571                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.628005                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.401007                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              3      1.53%      1.53% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::17              1      0.51%      2.04% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::18              4      2.04%      4.08% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::22              4      2.04%      6.12% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::23              1      0.51%      6.63% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            182     92.86%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::25              1      0.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          196                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                 4020376106                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            6321931856                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                434512000                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   29608.40                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              46558.40                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                     122.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       4.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                  122.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    4.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       1.27                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.17                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    30.68                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 118640                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  3860                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              82.89                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  2017091.72                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  30984378468                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    3116664000                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1368110239                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          17845833.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          19316102.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          19070553.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          18735494.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0              12038856                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1          13030704.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2              12865056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3          12639024.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         98613465.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         108088281.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2            105223872                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         102282585.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        11794636.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        11552855.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        11964257.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        12140098.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      6816308866.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      6828618841.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      6829947990.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      6830484958.080001                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       73973701728                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       73962903504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       73961737584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       73961266560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        103886810696.639999                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        103900017599.040009                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        103897316623.680008                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        103894056030.720001                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          77.960988                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          77.970899                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          77.968872                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          77.966425                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           28                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           28                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           28                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           28                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data       568064                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data       568320                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       531712                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data       560384                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data       527360                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data       550400                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.data       566784                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data       580096                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          4492544                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu6.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        39424                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       167168                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        167168                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data         2219                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         2220                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data         2077                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         2189                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data         2060                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data         2150                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.data         2214                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data         2266                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             17549                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          653                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              653                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       166002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data     16015576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst        93827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data     16022794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst       238177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data     14990695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst        79392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data     15799052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst       144349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data     14867998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst        57740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data     15517570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.inst       223742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.data     15979489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst       108262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data     16354798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total           126659462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       166002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst        93827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst       238177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst        79392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst       144349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst        57740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu6.inst       223742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst       108262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total        1111491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       4713011                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            4713011                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       4713011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       166002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data     16015576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst        93827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data     16022794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst       238177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data     14990695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst        79392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data     15799052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst       144349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data     14867998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst        57740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data     15517570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.inst       223742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.data     15979489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst       108262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data     16354798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total          131372473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     17549                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      653                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  140392                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   5224                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              4486400                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  6144                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                166688                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               4492544                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             167168                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                  192                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                  15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs        11100                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0           17160                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1           18640                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2           16394                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3           18600                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4           16818                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5           17881                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6           17520                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7           17187                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             760                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             680                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             480                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             664                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             536                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             600                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             880                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             609                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 35489817000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              140392                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               5224                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 17049                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 17071                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 17091                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 17119                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 17138                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 17162                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 17193                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 17217                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                   472                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                   443                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                  425                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                  398                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                  379                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                  359                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                  328                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                  305                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    8                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    7                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    7                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  215                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  215                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  215                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  215                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  215                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  215                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  215                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  215                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  218                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  218                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  218                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  218                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  218                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  218                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  218                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  218                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  218                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  218                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  218                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  218                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  218                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  218                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  218                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  218                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        18576                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   250.489233                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   245.092252                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    31.485146                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          277      1.49%      1.49% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           76      0.41%      1.90% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           46      0.25%      2.15% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159            6      0.03%      2.18% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           47      0.25%      2.43% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           73      0.39%      2.83% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          263      1.42%      4.24% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        17788     95.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        18576                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          218                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean   644.880734                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean   353.552010                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   615.872028                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-63           24     11.01%     11.01% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-127           34     15.60%     26.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-191            8      3.67%     30.28% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::192-255            8      3.67%     33.94% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-319            8      3.67%     37.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::320-383           10      4.59%     42.20% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::384-447            8      3.67%     45.87% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::448-511            7      3.21%     49.08% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-575           12      5.50%     54.59% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::576-639           10      4.59%     59.17% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::640-703            5      2.29%     61.47% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::704-767           11      5.05%     66.51% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-831            7      3.21%     69.72% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::832-895            9      4.13%     73.85% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::896-959            3      1.38%     75.23% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::960-1023            6      2.75%     77.98% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1087            6      2.75%     80.73% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1088-1151            3      1.38%     82.11% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1152-1215            2      0.92%     83.03% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1216-1279            6      2.75%     85.78% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1343            4      1.83%     87.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1344-1407            3      1.38%     88.99% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1408-1471            3      1.38%     90.37% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1472-1535            1      0.46%     90.83% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-1599            5      2.29%     93.12% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1600-1663            2      0.92%     94.04% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1728-1791            1      0.46%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1792-1855            1      0.46%     94.95% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1856-1919            1      0.46%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1920-1983            1      0.46%     95.87% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1984-2047            1      0.46%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2048-2111            1      0.46%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2176-2239            1      0.46%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2304-2367            1      0.46%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2368-2431            1      0.46%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2432-2495            2      0.92%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2496-2559            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3776-3839            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          218                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          218                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.894495                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.870927                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     0.937133                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              3      1.38%      1.38% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            214     98.17%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::25              1      0.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          218                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                 4156541504                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            6532931504                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                448640000                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   29647.23                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              46597.23                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                     126.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       4.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                  126.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    4.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       1.31                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   1.26                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.17                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.20                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 122503                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  4330                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.13                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  1949775.68                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  30931192065                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    3116664000                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1421296642                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          19143734.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          19001001.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          19355414.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          19200585.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0          12914424.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1              12818136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2          13057224.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3              12952776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         107017497.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         105588787.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         107106854.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         104307340.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        11900805.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        11781365.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        11884216.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        12697896.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      6824254703.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      6826926297.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      6831313035.840001                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      6836058408.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0       73966731696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1       73964388192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       73960540176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3       73956377568                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        103898470170.240005                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        103897011090.240005                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        103899764231.039993                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        103898101886.400009                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          77.969738                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          77.968643                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          77.970709                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          77.969461                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data       598016                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data       557568                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       543488                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data       578560                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data       535296                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data       567296                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.data       564480                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data       597248                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          4570880                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu6.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       240640                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        240640                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data         2336                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         2178                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data         2123                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         2260                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data         2091                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data         2216                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.data         2205                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data         2333                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             17855                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          940                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              940                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.inst       115480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data     16860021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        72175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data     15719660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst       129915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data     15322699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        36087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data     16311493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst       129915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data     15091739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst        64957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data     15993924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.inst       173219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.data     15914532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        93827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data     16838368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total           128868010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst       115480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        72175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst       129915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        36087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst       129915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst        64957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu6.inst       173219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        93827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         815575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       6784426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            6784426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       6784426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst       115480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data     16860021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        72175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data     15719660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst       129915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data     15322699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        36087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data     16311493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst       129915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data     15091739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst        64957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data     15993924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.inst       173219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.data     15914532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        93827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data     16838368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total          135652436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     17855                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      940                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  142840                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   7520                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              4547264                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                 23616                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                240416                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               4570880                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             240640                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  738                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs         6678                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0           17522                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1           19513                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2           15528                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3           18434                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4           16831                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5           19300                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6           18648                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7           16326                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             792                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             616                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             720                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3            1081                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4            1352                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             960                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6            1160                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             832                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 35487750000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              142840                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               7520                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 17297                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 17296                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 17317                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 17341                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 17359                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 17388                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 17416                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 17437                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                   459                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                   429                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                  409                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                  386                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                  368                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                  340                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                  313                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                  293                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                   23                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                   23                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                   23                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                   22                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                   22                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                   21                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   19                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                   19                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  298                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  298                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  298                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  300                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  300                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  303                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  306                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  306                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  318                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  318                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  319                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  321                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  321                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  321                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  321                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  322                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  323                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  323                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  322                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  318                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  318                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  315                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  312                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  311                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        19218                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   249.124779                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   242.209377                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    35.355060                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          391      2.03%      2.03% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           72      0.37%      2.41% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           50      0.26%      2.67% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159           16      0.08%      2.75% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           49      0.25%      3.01% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           74      0.39%      3.39% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          351      1.83%      5.22% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        18215     94.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        19218                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          319                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean   444.081505                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   280.437606                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   374.984318                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-31            6      1.88%      1.88% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::32-63           41     12.85%     14.73% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-95           17      5.33%     20.06% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::96-127           10      3.13%     23.20% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-159           12      3.76%     26.96% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::160-191           12      3.76%     30.72% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::192-223            7      2.19%     32.92% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::224-255           11      3.45%     36.36% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-287           12      3.76%     40.13% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::288-319           10      3.13%     43.26% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::320-351           14      4.39%     47.65% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::352-383           13      4.08%     51.72% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-415           11      3.45%     55.17% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::416-447           13      4.08%     59.25% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::448-479           13      4.08%     63.32% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::480-511            6      1.88%     65.20% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-543           10      3.13%     68.34% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::544-575            4      1.25%     69.59% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::576-607            8      2.51%     72.10% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::608-639            9      2.82%     74.92% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-671            4      1.25%     76.18% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::672-703           11      3.45%     79.62% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::704-735            6      1.88%     81.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::736-767            6      1.88%     83.39% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-799            6      1.88%     85.27% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::800-831            5      1.57%     86.83% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::832-863            3      0.94%     87.77% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::864-895            3      0.94%     88.71% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-927            5      1.57%     90.28% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::992-1023            2      0.63%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1055            2      0.63%     91.54% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1056-1087            1      0.31%     91.85% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1088-1119            2      0.63%     92.48% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1120-1151            4      1.25%     93.73% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1152-1183            3      0.94%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1216-1247            3      0.94%     95.61% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1248-1279            1      0.31%     95.92% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1280-1311            1      0.31%     96.24% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1312-1343            1      0.31%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1344-1375            3      0.94%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1408-1439            1      0.31%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1472-1503            1      0.31%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1600-1631            2      0.63%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1664-1695            2      0.63%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1792-1823            1      0.31%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1824-1855            1      0.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          319                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          319                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.551724                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.452218                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     2.006982                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16             14      4.39%      4.39% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18              3      0.94%      5.33% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19              4      1.25%      6.58% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21              4      1.25%      7.84% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22              3      0.94%      8.78% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            287     89.97%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::25              1      0.31%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32              3      0.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          319                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                 4242667195                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            6651296095                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                454726400                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   29856.49                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              46806.49                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                     128.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       6.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                  128.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    6.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       1.35                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   1.28                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.15                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    30.97                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 124147                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  6250                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.19                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  1888148.44                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  30864694806                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    3116664000                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1487793901                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          19927555.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          19068739.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2              19550160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          19261065.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0              13443192                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1              12863832                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2              13188600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3              12993576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         111362035.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         104302348.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         106120435.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         103772198.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        12392248.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1            12877056                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        13211735.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        13361034.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      6830037129.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      6829332773.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      6836924188.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      6836842327.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       73961659392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       73962277248                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       73955618112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       73955689920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        103905328862.400009                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        103897229307.839996                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        103901120541.120010                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        103898427432                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          77.974885                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          77.968807                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          77.971727                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          77.969706                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data       520192                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data       527616                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       516096                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       520192                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data       513024                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data       503040                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.data       496640                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data       520192                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          4155392                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu6.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        38400                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       161024                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        161024                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data         2032                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         2061                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data         2016                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         2032                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data         2004                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data         1965                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.data         1940                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data         2032                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             16232                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          629                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              629                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst       274264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data     14665908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        72175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data     14875215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst       158784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data     14550429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        28870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data     14665908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst        86610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data     14463819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst        86610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data     14182338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.inst       216524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.data     14001901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst       158784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data     14665908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total           117154048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst       274264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        72175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst       158784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        28870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst        86610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst        86610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu6.inst       216524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst       158784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total        1082621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       4539792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            4539792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       4539792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst       274264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data     14665908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        72175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data     14875215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst       158784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data     14550429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        28870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data     14665908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst        86610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data     14463819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst        86610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data     14182338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.inst       216524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.data     14001901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst       158784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data     14665908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total          121693840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     16232                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      629                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  129856                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   5032                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              4148096                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  7296                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                161024                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               4155392                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             161024                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                  228                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs         4388                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0           16240                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1           15384                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2           13305                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3           17792                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4           16024                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5           16379                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6           17760                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7           16744                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             696                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             568                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             504                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             552                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             641                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             575                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             976                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             520                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 35500469000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              129856                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               5032                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 15799                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 15826                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 15843                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 15859                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 15871                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 15901                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 15924                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 15949                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                   387                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                   369                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                  352                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                  336                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                  324                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                  294                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                  271                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                  247                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                   19                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    7                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  203                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  205                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  205                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  205                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  206                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  206                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  207                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  213                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  213                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  212                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  212                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  212                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  212                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  212                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  212                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  212                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  212                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  212                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  212                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  212                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  211                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  211                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  210                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        17223                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   250.195669                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   244.570220                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    32.184674                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          271      1.57%      1.57% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           61      0.35%      1.93% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           54      0.31%      2.24% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159           11      0.06%      2.31% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           53      0.31%      2.61% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           61      0.35%      2.97% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          266      1.54%      4.51% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        16446     95.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        17223                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          212                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean   609.377358                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean   326.867485                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   597.744139                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-63           30     14.15%     14.15% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-127           27     12.74%     26.89% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-191           13      6.13%     33.02% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::192-255           11      5.19%     38.21% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-319            5      2.36%     40.57% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::320-383            6      2.83%     43.40% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::384-447           10      4.72%     48.11% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::448-511           15      7.08%     55.19% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-575            6      2.83%     58.02% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::576-639            6      2.83%     60.85% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::640-703            9      4.25%     65.09% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::704-767           11      5.19%     70.28% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-831            4      1.89%     72.17% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::832-895            7      3.30%     75.47% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::896-959            6      2.83%     78.30% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::960-1023            5      2.36%     80.66% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1087            6      2.83%     83.49% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1088-1151            2      0.94%     84.43% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1152-1215            4      1.89%     86.32% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1216-1279            1      0.47%     86.79% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1343            2      0.94%     87.74% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1344-1407            4      1.89%     89.62% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1408-1471            4      1.89%     91.51% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1472-1535            2      0.94%     92.45% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1664-1727            2      0.94%     93.40% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1792-1855            1      0.47%     93.87% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1856-1919            1      0.47%     94.34% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1920-1983            1      0.47%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1984-2047            3      1.42%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2048-2111            1      0.47%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2112-2175            1      0.47%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2176-2239            2      0.94%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2368-2431            1      0.47%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2432-2495            1      0.47%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2688-2751            1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2880-2943            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          212                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          212                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.735849                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.673778                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.568662                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              6      2.83%      2.83% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::17              1      0.47%      3.30% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19              1      0.47%      3.77% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::21              1      0.47%      4.25% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23              2      0.94%      5.19% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            199     93.87%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::25              1      0.47%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32              1      0.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          212                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                 3881320944                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            6078515544                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                414809600                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   29942.00                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              46892.00                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                     116.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       4.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                  117.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    4.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       1.21                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   1.17                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.14                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.29                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 113254                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  4183                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.13                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  2105478.26                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  31029787603                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    3116664000                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1322701104                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          18123436.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          17160595.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          18021225.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          19180627.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0              12226128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1              11576592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2              12157176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3              12939312                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         100367155.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         94237977.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2             98789184                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         104462092.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        11808322.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        11323514.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        11877995.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        12511272.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      6815844457.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      6812883832.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      6822450694.080001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      6835609048.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       73974109104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       73976706144                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       73968314160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       73956771744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        103888985914.559998                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        103880395966.080017                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        103888117745.279999                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        103897981407.360016                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          77.962620                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          77.956174                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          77.961969                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          77.969371                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data       535552                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data       521984                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       512256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data       536576                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data       533248                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data       511232                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.inst        10496                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.data       539904                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data       528128                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          4268032                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu6.inst        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        49152                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       192768                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        192768                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data         2092                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         2039                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data         2001                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         2096                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data         2083                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data         1997                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.data         2109                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data         2063                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             16672                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          753                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              753                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst       223742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data     15098957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst       173219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data     14716431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst       202089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data     14442167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst        36087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data     15127827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst       173219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data     15034000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst        72175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data     14413297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.inst       295916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.data     15221654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst       209307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data     14889650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total           120329737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst       223742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst       173219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst       202089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst        36087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst       173219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst        72175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu6.inst       295916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst       209307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total        1385755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       5434758                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            5434758                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       5434758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst       223742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data     15098957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst       173219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data     14716431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst       202089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data     14442167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst        36087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data     15127827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst       173219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data     15034000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst        72175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data     14413297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.inst       295916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.data     15221654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst       209307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data     14889650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total          125764495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     16672                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      753                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  133376                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   6024                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              4251808                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                 16224                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                192192                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               4268032                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             192768                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                  507                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                  26                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs         7635                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0           16400                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1           18632                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2           14321                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3           17356                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4           16296                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5           17341                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6           16156                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7           16367                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             496                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             616                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             552                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             688                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             528                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5            1167                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             608                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7            1351                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 35493557000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              133376                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               6024                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 16193                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 16198                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 16226                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 16241                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 16263                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 16286                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 16311                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 16332                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                   406                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                   380                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                  353                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                  339                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                  317                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                  295                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                  270                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                  250                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  241                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  242                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  243                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  244                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  245                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  245                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  247                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  247                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  254                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  254                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  253                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  253                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  253                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  253                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  253                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  253                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  253                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  253                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  253                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  252                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  252                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  252                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  250                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  250                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        17782                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   249.915645                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   243.798862                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    33.280191                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          314      1.77%      1.77% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           66      0.37%      2.14% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           43      0.24%      2.38% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159            7      0.04%      2.42% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           42      0.24%      2.65% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           65      0.37%      3.02% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          288      1.62%      4.64% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        16957     95.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        17782                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean   528.683794                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean   300.492699                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   484.617795                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-63           38     15.02%     15.02% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-127           32     12.65%     27.67% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-191           11      4.35%     32.02% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::192-255           12      4.74%     36.76% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-319           13      5.14%     41.90% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::320-383            9      3.56%     45.45% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::384-447           14      5.53%     50.99% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::448-511           13      5.14%     56.13% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-575           14      5.53%     61.66% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::576-639           11      4.35%     66.01% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::640-703           13      5.14%     71.15% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::704-767           13      5.14%     76.28% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-831            7      2.77%     79.05% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::832-895            5      1.98%     81.03% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::896-959            4      1.58%     82.61% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::960-1023            4      1.58%     84.19% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1087            5      1.98%     86.17% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1088-1151            3      1.19%     87.35% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1152-1215            5      1.98%     89.33% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1216-1279            2      0.79%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1343            7      2.77%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1344-1407            3      1.19%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1408-1471            4      1.58%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1472-1535            2      0.79%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1536-1599            1      0.40%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1600-1663            2      0.79%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1664-1727            1      0.40%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1792-1855            1      0.40%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1856-1919            1      0.40%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2176-2239            1      0.40%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2432-2495            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2624-2687            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          253                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.739130                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    23.686277                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.432035                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              6      2.37%      2.37% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18              2      0.79%      3.16% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19              1      0.40%      3.56% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::20              1      0.40%      3.95% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22              2      0.79%      4.74% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              1      0.40%      5.14% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            236     93.28%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::25              3      1.19%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::29              1      0.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          253                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                 4019539198                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            6271668748                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                425180800                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   30251.90                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              47201.90                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                     119.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       5.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                  120.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    5.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       1.25                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   1.20                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.15                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    30.79                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 116088                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  5005                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.44                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  2036932.97                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  30983046802                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    3116664000                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1369441905                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          18917539.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          17880307.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          18813513.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          18564940.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0              12761832                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1              12062112                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2              12691656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3              12523968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         105512409.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         98274508.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         102187737.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         99859468.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        11847720.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        11977113.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        12696652.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        13002716.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      6823654479.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      6818156049.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      6830685123.840001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      6829274661.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       73967258208                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1       73972081392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       73961090976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       73962328224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        103896459499.199997                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        103886938793.279999                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        103894672969.919998                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        103892061288.959991                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          77.968229                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          77.961084                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          77.966888                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          77.964928                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker         4096                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data       544000                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker         4352                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data       544768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       518400                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       542976                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.dtb.walker         2560                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data       522496                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.dtb.walker         3840                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data       549376                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.dtb.walker         2816                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.data       565504                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.dtb.walker         3840                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data       542720                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          4397056                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu6.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        45312                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       169728                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        169728                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker           16                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data         2125                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker           17                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         2128                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data         2025                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         2121                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.dtb.walker           10                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data         2041                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.dtb.walker           15                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data         2146                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.dtb.walker           11                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.data         2209                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.dtb.walker           15                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data         2120                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             17176                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          663                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              663                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker       115480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst       209307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data     15337134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker       122697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst       108262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data     15358786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst       202089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data     14615386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst        14435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data     15308264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.dtb.walker        72175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst       209307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data     14730866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.dtb.walker       108262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst        64957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data     15488701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.dtb.walker        79392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.inst       303134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.data     15943401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.dtb.walker       108262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst       166002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data     15301046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total           123967344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst       209307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst       108262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst       202089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst        14435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst       209307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst        64957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu6.inst       303134                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst       166002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total        1277493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       4785186                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            4785186                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       4785186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker       115480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst       209307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data     15337134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker       122697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst       108262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data     15358786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst       202089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data     14615386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst        14435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data     15308264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.dtb.walker        72175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst       209307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data     14730866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.dtb.walker       108262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst        64957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data     15488701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.dtb.walker        79392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.inst       303134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.data     15943401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.dtb.walker       108262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst       166002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data     15301046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total          128752530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     17176                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      663                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  137408                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   5304                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              4387520                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  9536                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                169728                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               4397056                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             169728                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                  298                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs        14298                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0           16916                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1           17848                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2           18008                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3           17697                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4           16688                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5           14746                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6           16032                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7           19175                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             799                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             528                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             592                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             576                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             593                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             664                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             544                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7            1008                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 35440872000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              137408                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               5304                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 16723                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 16743                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 16760                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 16778                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 16792                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 16823                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 16848                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 16866                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                   408                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                   383                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                  366                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                  348                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                  334                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                  304                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                  278                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                  261                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                   14                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                   13                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                   12                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                   12                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                   12                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                   11                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                   11                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                   10                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  212                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  215                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  217                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  217                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  218                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  218                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  218                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  220                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  224                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  224                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  224                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  224                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  224                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  224                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  224                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  224                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  224                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  224                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  222                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  222                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  221                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  221                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  221                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        18181                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   250.659920                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   245.313242                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    31.136145                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          277      1.52%      1.52% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           61      0.34%      1.86% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           41      0.23%      2.08% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159            2      0.01%      2.10% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           42      0.23%      2.33% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           62      0.34%      2.67% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          266      1.46%      4.13% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        17430     95.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        18181                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          223                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean   614.591928                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean   353.726662                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   549.491443                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-63           24     10.76%     10.76% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-127           35     15.70%     26.46% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-191            6      2.69%     29.15% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::192-255            6      2.69%     31.84% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-319           10      4.48%     36.32% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::320-383           13      5.83%     42.15% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::384-447           10      4.48%     46.64% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::448-511            7      3.14%     49.78% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-575           11      4.93%     54.71% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::576-639           13      5.83%     60.54% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::640-703           10      4.48%     65.02% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::704-767            9      4.04%     69.06% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-831           10      4.48%     73.54% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::832-895            5      2.24%     75.78% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::896-959            6      2.69%     78.48% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::960-1023            4      1.79%     80.27% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1087            2      0.90%     81.17% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1088-1151            5      2.24%     83.41% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1152-1215            3      1.35%     84.75% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1216-1279            2      0.90%     85.65% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1343            5      2.24%     87.89% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1344-1407            1      0.45%     88.34% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1408-1471            5      2.24%     90.58% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1472-1535            4      1.79%     92.38% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1599            1      0.45%     92.83% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1600-1663            2      0.90%     93.72% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1664-1727            3      1.35%     95.07% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1792-1855            1      0.45%     95.52% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1856-1919            3      1.35%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1920-1983            2      0.90%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1984-2047            1      0.45%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2112-2175            1      0.45%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2240-2303            1      0.45%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2368-2431            2      0.90%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          223                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          223                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    23.784753                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.725438                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.576386                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              4      1.79%      1.79% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::17              2      0.90%      2.69% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::18              1      0.45%      3.14% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::20              2      0.90%      4.04% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::22              1      0.45%      4.48% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::23              5      2.24%      6.73% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            203     91.03%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::25              3      1.35%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32              2      0.90%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          223                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                 4069543815                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            6393558315                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                438752000                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   29680.87                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              46630.87                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                     123.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       4.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                  123.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    4.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       1.28                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.14                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    30.71                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 119814                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  4419                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.31                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  1986707.33                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  30959566055                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    3116664000                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1392922652                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          19325174.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          19272556.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          17395862.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          19443110.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0          13036824.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1              13001328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2          11735304.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3          13116384.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         107239641.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         107296550.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2             94605888                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3            106459392                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        12345384.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        11920711.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        11914490.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        12375244.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      6827149445.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      6827811448.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      6817747181.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      6835303163.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       73964192448                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       73963611744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2       73972440048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       73957040064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        103899796228.799988                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        103899421649.280014                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        103882346085.119995                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        103900244668.800003                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          77.970733                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          77.970452                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          77.957638                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          77.971069                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data       556288                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data       572928                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       525824                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data       534016                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data       529920                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data       544512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.data       552192                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data       544000                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          4398592                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu6.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        37888                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       185088                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        185088                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data         2173                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         2238                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data         2054                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         2086                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data         2070                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data         2127                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.data         2157                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data         2125                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             17182                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          723                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              723                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.inst       274264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data     15683572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker         7217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        64957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data     16152708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst       166002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data     14824693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        72175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data     15055652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.dtb.walker         7217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst       137132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data     14940172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst        79392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data     15351569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.inst       158784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.data     15568093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.dtb.walker        14435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst       115480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data     15337134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total           124010649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst       274264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        64957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst       166002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        72175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst       137132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst        79392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu6.inst       158784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst       115480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total        1068186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       5218234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            5218234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       5218234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst       274264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data     15683572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker         7217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        64957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data     16152708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst       166002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data     14824693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        72175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data     15055652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.dtb.walker         7217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst       137132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data     14940172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst        79392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data     15351569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.inst       158784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.data     15568093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.dtb.walker        14435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst       115480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data     15337134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total          129228883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     17182                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      723                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  137456                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   5784                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              4377888                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                 20704                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                184832                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               4398592                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             185088                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                  647                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs         9112                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0           17368                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1           17200                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2           15580                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3           17125                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4           15024                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5           20024                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6           14935                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7           19553                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             616                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             520                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             376                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             719                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             600                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5            1184                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             560                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7            1201                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 35456839000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              137456                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               5784                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 16710                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 16712                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 16733                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 16752                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 16772                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 16802                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 16826                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 16844                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                   406                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                   382                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                  361                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                  342                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                  321                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                  291                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                  268                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                  250                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  232                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  233                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  234                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  237                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  237                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  237                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  237                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  237                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  244                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  244                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  244                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  244                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  244                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  244                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  244                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  245                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  245                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  245                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  244                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  241                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  241                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  241                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  241                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  240                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        18247                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   250.053159                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   244.054576                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    32.923916                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          318      1.74%      1.74% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           61      0.33%      2.08% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           44      0.24%      2.32% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159            8      0.04%      2.36% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           44      0.24%      2.60% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           64      0.35%      2.95% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          287      1.57%      4.53% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        17421     95.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        18247                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          244                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean   562.491803                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean   332.107773                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   486.332284                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-63           33     13.52%     13.52% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-127           29     11.89%     25.41% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-191           15      6.15%     31.56% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::192-255            9      3.69%     35.25% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-319            7      2.87%     38.11% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::320-383           19      7.79%     45.90% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::384-447           10      4.10%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::448-511            9      3.69%     53.69% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-575            7      2.87%     56.56% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::576-639           10      4.10%     60.66% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::640-703            9      3.69%     64.34% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::704-767            3      1.23%     65.57% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::768-831           14      5.74%     71.31% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::832-895            9      3.69%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::896-959           13      5.33%     80.33% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::960-1023            9      3.69%     84.02% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1087            9      3.69%     87.70% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1088-1151            2      0.82%     88.52% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1152-1215            4      1.64%     90.16% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1216-1279            5      2.05%     92.21% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1280-1343            4      1.64%     93.85% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1344-1407            3      1.23%     95.08% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1472-1535            1      0.41%     95.49% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1600-1663            3      1.23%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1728-1791            5      2.05%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1920-1983            1      0.41%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2240-2303            1      0.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2624-2687            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          244                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          244                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    23.672131                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.607013                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.609860                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              7      2.87%      2.87% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::18              1      0.41%      3.28% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::19              3      1.23%      4.51% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::21              3      1.23%      5.74% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::22              1      0.41%      6.15% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::23              1      0.41%      6.56% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            226     92.62%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::25              1      0.41%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32              1      0.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          244                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                 4037372106                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            6356284656                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                437788800                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   29511.01                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              46461.01                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                     123.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       5.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                  124.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    5.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       1.29                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.14                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.51                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 119532                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  4806                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.21                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  1980275.84                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  30945901806                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    3116664000                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1406586901                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          18750614.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          18057513.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          19619107.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          18484502.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0          12649224.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1              12181656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2              13235112                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3          12469704.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0            104614848                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         99741158.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2            107497728                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         101038579.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        11771827.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        11635384.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        12723609.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        11945594.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      6822353949.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      6817093277.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      6835648337.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      6827830983.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       73968399024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       73973013648                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       73956737280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       73963594608                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        103895046796.799988                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        103888229948.160004                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        103901968484.160004                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        103891871281.919998                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          77.967169                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          77.962053                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          77.972363                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          77.964786                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data       557824                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data       557568                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker         4864                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       532224                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker         5120                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data       558592                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data       537088                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data       566016                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.data       574976                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data       529664                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          4470784                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu6.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        46336                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       166656                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        166656                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data         2179                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         2178                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker           19                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data         2079                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker           20                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         2182                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data         2098                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data         2211                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.data         2246                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data         2069                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             17464                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          651                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              651                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.inst       151567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data     15726877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst       158784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data     15719660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker       137132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst       252612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data     15005130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker       144349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst        79392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data     15748530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst       173219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data     15142262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst        86610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data     15957836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.inst       238177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.data     16210448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.dtb.walker        14435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst       166002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data     14932955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total           126045977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst       151567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst       158784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst       252612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst        79392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst       173219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst        86610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu6.inst       238177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst       166002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total        1306363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       4698576                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            4698576                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       4698576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst       151567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data     15726877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst       158784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data     15719660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker       137132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst       252612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data     15005130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker       144349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst        79392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data     15748530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst       173219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data     15142262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst        86610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data     15957836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.inst       238177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.data     16210448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.dtb.walker        14435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst       166002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data     14932955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total          130744553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     17464                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      651                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  139712                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   5208                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              4463904                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  6880                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                165888                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               4470784                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             166656                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                  215                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs        24291                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0           16329                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1           16968                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2           16720                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3           19019                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4           16353                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5           18640                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6           15947                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7           19521                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             528                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             648                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             576                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             584                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             576                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             552                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             833                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             887                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 35472104000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              139712                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               5208                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 16940                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 16965                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 16997                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 17018                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 17034                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 17061                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 17084                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 17110                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                   475                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                   442                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                  410                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                  390                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                  374                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                  348                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                  325                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                  299                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                   11                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                   11                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                   11                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                   11                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                   11                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                   11                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                   11                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                   11                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  212                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  213                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  214                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  214                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  214                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  214                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  215                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  216                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  218                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  218                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  218                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  218                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  218                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  218                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  218                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  219                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  219                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  218                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  218                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  218                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  218                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  217                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  214                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        18453                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   250.896440                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   245.714591                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    30.568122                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          272      1.47%      1.47% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           68      0.37%      1.84% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           28      0.15%      1.99% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159            2      0.01%      2.01% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           29      0.16%      2.16% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           71      0.38%      2.55% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          254      1.38%      3.92% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        17729     96.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        18453                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          217                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean   644.691244                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean   340.764825                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   620.010701                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-63           34     15.67%     15.67% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-127           23     10.60%     26.27% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-191            8      3.69%     29.95% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::192-255           12      5.53%     35.48% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-319           11      5.07%     40.55% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::320-383           10      4.61%     45.16% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::384-447            7      3.23%     48.39% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::448-511           10      4.61%     53.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-575           10      4.61%     57.60% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::576-639            5      2.30%     59.91% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::640-703            7      3.23%     63.13% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::704-767            5      2.30%     65.44% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-831            5      2.30%     67.74% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::832-895            3      1.38%     69.12% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::896-959            5      2.30%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::960-1023           10      4.61%     76.04% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1087            8      3.69%     79.72% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1088-1151            2      0.92%     80.65% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1152-1215            4      1.84%     82.49% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1216-1279            4      1.84%     84.33% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1343            1      0.46%     84.79% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1344-1407            2      0.92%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1408-1471            5      2.30%     88.02% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1472-1535            1      0.46%     88.48% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1536-1599            5      2.30%     90.78% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1600-1663            1      0.46%     91.24% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1664-1727            4      1.84%     93.09% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1728-1791            6      2.76%     95.85% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1792-1855            1      0.46%     96.31% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1856-1919            1      0.46%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1920-1983            2      0.92%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2048-2111            1      0.46%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2432-2495            1      0.46%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2624-2687            1      0.46%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3072-3135            2      0.92%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          217                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          217                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.889401                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.848507                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.335667                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              2      0.92%      0.92% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17              1      0.46%      1.38% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18              2      0.92%      2.30% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22              2      0.92%      3.23% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              2      0.92%      4.15% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            205     94.47%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::25              1      0.46%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32              2      0.92%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          217                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                 4204335173                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            6568809323                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                446390400                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   30139.25                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              47089.25                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                     125.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       4.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                  126.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    4.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       1.31                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   1.26                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.17                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    30.52                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 121904                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  4324                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.15                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  1958161.97                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  30942916234                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    3116664000                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1409572473                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          18456681.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          19576166.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          19128614.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3              19973520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0              12450936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1          13206144.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2          12904224.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3              13474200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         102823718.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         108398284.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         105637708.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         109371225.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        11632066.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        12421693.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        11877580.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        12836828.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      6819300682.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      6831094265.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      6829983285.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      6838792439.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0       73971077328                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       73960732080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       73961706624                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       73953979296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        103892248723.199997                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        103901935944                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        103897745347.199997                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        103904934818.880005                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          77.965069                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          77.972339                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          77.969194                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          77.974589                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data       537344                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data       530432                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data       533504                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst          768                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data       528896                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data       515584                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data       543232                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.data       519680                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data       521472                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          4270080                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu6.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        39936                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       193280                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        193280                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data         2099                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         2072                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data         2084                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         2066                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data         2014                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data         2122                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.data         2030                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data         2037                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             16680                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          755                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              755                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst       180437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data     15149479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst       158784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data     14954607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst       187654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data     15041217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst        21652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data     14911303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst       158784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data     14535994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst        57740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data     15315481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.inst       202089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.data     14651474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst       158784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data     14701996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total           120387477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst       180437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst       158784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst       187654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst        21652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst       158784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst        57740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu6.inst       202089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst       158784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total        1125926                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       5449193                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            5449193                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       5449193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst       180437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data     15149479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst       158784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data     14954607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst       187654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data     15041217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst        21652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data     14911303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst       158784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data     14535994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst        57740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data     15315481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.inst       202089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.data     14651474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst       158784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data     14701996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total          125836670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     16680                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      755                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  133440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   6040                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              4256256                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                 13824                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                193024                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               4270080                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             193280                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                  432                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs         7094                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0           15594                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1           20592                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2           14993                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3           14432                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4           16057                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5           18554                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6           15392                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7           17394                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             536                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             664                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             832                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             632                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             552                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5            1166                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             586                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7            1064                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 35493559000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              133440                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               6040                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 16234                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 16252                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 16263                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 16277                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 16294                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 16317                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 16344                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 16373                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                   374                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                   348                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                  336                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                  322                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                  305                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                  282                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                  255                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                  226                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                   12                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  245                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  245                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  246                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  246                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  248                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  249                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  249                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  249                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  253                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  253                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  254                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  254                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  254                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  254                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  254                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  254                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  254                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  254                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  252                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  252                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  250                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  249                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  249                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  249                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        17820                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   249.679012                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   243.322461                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    33.897344                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          330      1.85%      1.85% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           65      0.36%      2.22% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           42      0.24%      2.45% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159           12      0.07%      2.52% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           42      0.24%      2.76% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           62      0.35%      3.10% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          312      1.75%      4.85% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        16955     95.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        17820                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean   528.031621                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean   306.678313                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   454.496397                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-63           36     14.23%     14.23% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-127           29     11.46%     25.69% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-191           17      6.72%     32.41% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-255           10      3.95%     36.36% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-319            9      3.56%     39.92% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::320-383           10      3.95%     43.87% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::384-447           10      3.95%     47.83% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::448-511           18      7.11%     54.94% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-575           11      4.35%     59.29% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::576-639           12      4.74%     64.03% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::640-703            6      2.37%     66.40% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::704-767           19      7.51%     73.91% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-831            9      3.56%     77.47% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::832-895            8      3.16%     80.63% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::896-959            8      3.16%     83.79% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::960-1023            7      2.77%     86.56% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1087            5      1.98%     88.54% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1088-1151            3      1.19%     89.72% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1152-1215            3      1.19%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1216-1279            6      2.37%     93.28% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1343            5      1.98%     95.26% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1344-1407            1      0.40%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1408-1471            3      1.19%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1472-1535            1      0.40%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1536-1599            1      0.40%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1664-1727            2      0.79%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1728-1791            1      0.40%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1856-1919            1      0.40%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1920-1983            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2688-2751            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          253                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    23.841897                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.789394                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.516674                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              4      1.58%      1.58% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18              1      0.40%      1.98% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19              1      0.40%      2.37% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::20              4      1.58%      3.95% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21              1      0.40%      4.35% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::22              1      0.40%      4.74% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            238     94.07%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32              3      1.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          253                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                 4005721119                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            6260206719                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                425625600                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   30116.39                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              47066.39                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                     120.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       5.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                  120.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    5.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       1.25                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   1.20                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.13                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    30.72                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 116207                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  5013                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.11                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  2035764.78                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  30978701071                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    3116664000                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1373787636                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          19161878.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          17834947.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          19179417.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3              18325440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0          12926664.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1              12031512                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2              12938496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3              12362400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         107242137.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1             97276608                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         105173452.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3             99647808                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        11744870.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        12242949.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        12482657.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        12140098.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      6825259854.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      6816841511.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      6831318507.840001                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      6828060862.080001                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       73965849984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       73973234496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       73960535376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       73963392960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        103898692699.200012                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        103885969333.440002                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        103898135217.600006                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        103890436878.720001                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          77.969905                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          77.960357                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          77.969486                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          77.963709                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data       522240                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data       511744                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       494080                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data       512768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data       492288                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data       498176                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.data       523008                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data       508416                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          4098304                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu6.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        34048                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       170240                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        170240                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data         2040                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         1999                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data         1930                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         2003                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data         1923                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data         1946                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.data         2043                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data         1986                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             16009                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          665                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              665                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst        93827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data     14723648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst       122697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data     14427732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst       245394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data     13929726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.dtb.walker        21652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst        50522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data     14456602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.dtb.walker        21652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst        93827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data     13879204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst        64957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data     14045206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.inst       180437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.data     14745301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst       108262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data     14333905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total           115544551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst        93827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst       122697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst       245394                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst        50522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst        93827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst        64957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu6.inst       180437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst       108262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         959924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       4799621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            4799621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       4799621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst        93827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data     14723648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst       122697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data     14427732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst       245394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data     13929726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.dtb.walker        21652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst        50522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data     14456602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.dtb.walker        21652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst        93827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data     13879204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst        64957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data     14045206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.inst       180437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.data     14745301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst       108262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data     14333905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total          120344172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     16009                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      665                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  128072                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   5320                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              4090656                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  7648                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                169984                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               4098304                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             170240                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                  239                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs         6911                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0           15082                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1           15153                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2           14274                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3           16849                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4           18632                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5           17265                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6           16074                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7           14504                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             592                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             480                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             528                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             912                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             681                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             752                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             879                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             488                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 35499397000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              128072                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               5320                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 15570                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 15580                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 15598                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 15619                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 15631                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 15654                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 15676                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 15689                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                   393                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                   375                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                  360                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                  342                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                  333                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                  312                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                  291                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                  279                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                   24                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                   23                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                   20                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                   17                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                   14                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                   12                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                   11                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                   10                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  215                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  218                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  224                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  224                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  224                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  226                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  226                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  226                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  226                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  224                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  222                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  222                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  222                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  221                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        17008                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   250.507996                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   244.933889                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    31.677591                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          276      1.62%      1.62% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           51      0.30%      1.92% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           36      0.21%      2.13% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159            8      0.05%      2.18% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           35      0.21%      2.39% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           50      0.29%      2.68% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          264      1.55%      4.23% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        16288     95.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        17008                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          223                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean   572.739910                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean   289.436705                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   591.862927                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-63           44     19.73%     19.73% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-127           26     11.66%     31.39% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-191           12      5.38%     36.77% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-255           11      4.93%     41.70% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-319            5      2.24%     43.95% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::320-383            8      3.59%     47.53% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::384-447            9      4.04%     51.57% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::448-511            8      3.59%     55.16% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-575            5      2.24%     57.40% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::576-639           12      5.38%     62.78% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::640-703           11      4.93%     67.71% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::704-767            7      3.14%     70.85% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-831            7      3.14%     73.99% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::832-895            9      4.04%     78.03% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::896-959            4      1.79%     79.82% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::960-1023            4      1.79%     81.61% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1087            6      2.69%     84.30% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1088-1151            1      0.45%     84.75% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1152-1215            4      1.79%     86.55% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1216-1279            2      0.90%     87.44% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1280-1343            4      1.79%     89.24% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1344-1407            4      1.79%     91.03% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1408-1471            3      1.35%     92.38% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1536-1599            2      0.90%     93.27% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1600-1663            4      1.79%     95.07% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1856-1919            1      0.45%     95.52% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1920-1983            2      0.90%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1984-2047            2      0.90%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2048-2111            3      1.35%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2368-2431            1      0.45%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2880-2943            1      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3520-3583            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          223                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          223                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.820628                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.755834                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.725309                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              5      2.24%      2.24% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::17              1      0.45%      2.69% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18              1      0.45%      3.14% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::22              1      0.45%      3.59% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::23              2      0.90%      4.48% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            211     94.62%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::25              1      0.45%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::40              1      0.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          223                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                 3773869719                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            5940639069                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                409065600                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   29521.87                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              46471.87                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                     115.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       4.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                  115.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    4.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       1.20                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   1.15                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.16                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.25                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 111713                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  4424                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.16                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  2129027.05                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  31039863778                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    3116664000                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1312624929                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          17471462.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          17689795.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          19660233.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          18042998.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0          11786304.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1              11933592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2              13262856                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3          12171864.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         96506342.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         97107379.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         108928934.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         96806361.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        11585617.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        11771412.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        12232995.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        12703703.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      6812587031.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      6817287041.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      6833190479.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      6826089409.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       73976966496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1       73972843680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       73958893296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       73965122304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        103883410563.840012                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        103885140210.240005                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        103902676104.960007                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        103887443951.040009                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          77.958436                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          77.959734                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          77.972894                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          77.961463                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data       571648                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data       555008                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       524032                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       545536                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data       553472                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data       556288                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.data       591104                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data       534016                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          4469760                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu6.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        38400                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       175872                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        175872                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data         2233                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         2168                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data         2047                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         2131                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data         2162                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data         2173                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.data         2309                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data         2086                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             17460                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          687                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              687                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.inst       108262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data     16116621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        86610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data     15647485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.dtb.walker         7217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst       202089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data     14774171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        50522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data     15380438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst       158784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data     15604180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst        64957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data     15683572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.inst       230959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.data     16665149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst       180437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data     15055652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total           126017107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst       108262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        86610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst       202089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        50522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst       158784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst        64957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu6.inst       230959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst       180437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total        1082621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       4958405                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            4958405                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       4958405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst       108262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data     16116621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        86610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data     15647485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.dtb.walker         7217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst       202089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data     14774171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        50522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data     15380438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst       158784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data     15604180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst        64957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data     15683572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.inst       230959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.data     16665149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst       180437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data     15055652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total          130975512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     17460                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      687                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  139680                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   5496                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              4459712                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                 10048                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                175136                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               4469760                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             175872                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  314                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                  15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs        20651                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0           16881                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1           16962                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2           17257                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3           17725                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4           16619                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5           19081                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6           15624                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7           19217                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             880                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             600                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             623                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             680                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             552                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             585                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             504                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            1049                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 35472200000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              139680                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               5496                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 16972                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 16992                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 17010                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 17028                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 17051                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 17072                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 17102                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 17125                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                   429                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                   395                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                  378                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                  360                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                  337                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                  316                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                  287                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                  267                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                   18                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                   18                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                   17                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                   17                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                   17                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                   17                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                   16                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                   14                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  223                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  223                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  223                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  223                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  224                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  225                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  227                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  227                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  230                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  230                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  230                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  231                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  232                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  232                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  232                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  232                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  232                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  232                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  232                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  231                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  229                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  228                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  226                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  226                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        18512                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   250.369922                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   244.725783                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    31.976623                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          302      1.63%      1.63% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           55      0.30%      1.93% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           49      0.26%      2.19% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159            7      0.04%      2.23% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           48      0.26%      2.49% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           57      0.31%      2.80% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          282      1.52%      4.32% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        17712     95.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        18512                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          230                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean   603.295652                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean   339.234476                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   549.324491                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-63           30     13.04%     13.04% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-127           28     12.17%     25.22% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-191            7      3.04%     28.26% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::192-255           15      6.52%     34.78% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-319           10      4.35%     39.13% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::320-383            8      3.48%     42.61% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::384-447           13      5.65%     48.26% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::448-511           11      4.78%     53.04% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-575            8      3.48%     56.52% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::576-639            9      3.91%     60.43% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::640-703           12      5.22%     65.65% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::704-767            6      2.61%     68.26% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-831            9      3.91%     72.17% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::832-895            6      2.61%     74.78% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::896-959            7      3.04%     77.83% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::960-1023            4      1.74%     79.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1087            5      2.17%     81.74% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1088-1151            2      0.87%     82.61% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1152-1215            5      2.17%     84.78% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1216-1279            8      3.48%     88.26% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1343            3      1.30%     89.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1344-1407            4      1.74%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1472-1535            3      1.30%     92.61% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1536-1599            1      0.43%     93.04% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1600-1663            3      1.30%     94.35% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1664-1727            2      0.87%     95.22% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1728-1791            2      0.87%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1792-1855            1      0.43%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1856-1919            1      0.43%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1920-1983            2      0.87%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1984-2047            1      0.43%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2240-2303            2      0.87%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2368-2431            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2624-2687            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          230                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          230                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    23.795652                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.741900                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     1.508919                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              4      1.74%      1.74% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18              2      0.87%      2.61% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19              1      0.43%      3.04% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::20              2      0.87%      3.91% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              1      0.43%      4.35% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::22              2      0.87%      5.22% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            215     93.48%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::25              1      0.43%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32              2      0.87%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          230                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                 4241611857                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            6603865557                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                445971200                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   30435.05                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              47385.05                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                     125.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       4.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                  126.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    4.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       1.31                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   1.26                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.15                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.23                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 121774                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  4553                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.07                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  1954714.28                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  30930562677                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    3116664000                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1421926030                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0              18567360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          19025193.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          18965318.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          19481817.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0              12525600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1              12834456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2          12794064.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3              13142496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0            103336896                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1            105695616                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         104553945.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         106884211.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        11751505.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        11884216.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        11858088.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        12227604.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0        6820001208                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      6825683661.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      6829854145.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      6836554172.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0       73970462832                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       73965478224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2       73961819904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3       73955942688                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        103893152712                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        103897108677.119995                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        103896352776.959991                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        103900740299.520004                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          77.965747                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          77.968716                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          77.968149                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          77.971441                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data       523520                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data       536832                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       506112                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data       553216                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data       517120                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data       515584                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.data       552192                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data       540672                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          4285696                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu6.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        37632                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       163584                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        163584                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data         2045                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         2097                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data         1977                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         2161                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data         2020                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data         2014                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.data         2157                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data         2112                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             16741                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          639                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              639                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker         7217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst       173219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data     14759736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker        14435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst        79392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data     15135044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker         7217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst       209307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data     14268947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst         7217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data     15596963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.dtb.walker         7217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst       144349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data     14579299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst        43305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data     14535994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.dtb.walker         7217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.inst       238177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.data     15568093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker        36087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst       166002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data     15243306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total           120827743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst       173219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst        79392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst       209307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst         7217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst       144349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst        43305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu6.inst       238177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst       166002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total        1060969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       4611966                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            4611966                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       4611966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker         7217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst       173219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data     14759736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker        14435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst        79392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data     15135044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker         7217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst       209307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data     14268947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst         7217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data     15596963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.dtb.walker         7217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst       144349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data     14579299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst        43305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data     14535994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.dtb.walker         7217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.inst       238177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.data     15568093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker        36087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst       166002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data     15243306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total          125439709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     16741                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      639                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  133928                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   5112                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              4278528                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  7168                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                164096                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               4285696                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             163584                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                  224                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs           18                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0           17561                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1           16441                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2           17106                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3           17665                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4           15104                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5           16458                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6           15896                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7           17473                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             584                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             688                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             560                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             464                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             657                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             728                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             607                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             840                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 35469470000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              133928                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               5112                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 16327                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 16352                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 16374                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 16394                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 16414                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 16445                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 16467                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 16482                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                   389                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                   357                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                  335                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                  316                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                  296                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                  266                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                  243                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                  228                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  210                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  210                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  210                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  210                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  210                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  215                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  215                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  213                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        17732                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   250.542748                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   244.983481                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    31.607121                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          288      1.62%      1.62% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           51      0.29%      1.91% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           40      0.23%      2.14% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            2      0.01%      2.15% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           40      0.23%      2.37% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           50      0.28%      2.66% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          274      1.55%      4.20% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        16987     95.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        17732                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          215                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean   626.009302                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean   318.120779                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   639.261037                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-63           39     18.14%     18.14% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-127           28     13.02%     31.16% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-191            4      1.86%     33.02% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::192-255            9      4.19%     37.21% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-319            6      2.79%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::320-383           13      6.05%     46.05% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::384-447            7      3.26%     49.30% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::448-511            9      4.19%     53.49% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-575            8      3.72%     57.21% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::576-639            5      2.33%     59.53% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::640-703           10      4.65%     64.19% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::704-767            8      3.72%     67.91% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-831            9      4.19%     72.09% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::832-895           10      4.65%     76.74% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::896-959            5      2.33%     79.07% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::960-1023            1      0.47%     79.53% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1087            3      1.40%     80.93% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1152-1215            4      1.86%     82.79% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1216-1279            4      1.86%     84.65% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1343            4      1.86%     86.51% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1344-1407            5      2.33%     88.84% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1408-1471            1      0.47%     89.30% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1472-1535            3      1.40%     90.70% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1536-1599            2      0.93%     91.63% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1664-1727            3      1.40%     93.02% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1728-1791            1      0.47%     93.49% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1856-1919            1      0.47%     93.95% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1984-2047            1      0.47%     94.42% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2048-2111            4      1.86%     96.28% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2112-2175            1      0.47%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2176-2239            1      0.47%     97.21% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2304-2367            2      0.93%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2496-2559            1      0.47%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2688-2751            1      0.47%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3008-3071            1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3072-3135            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          215                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          215                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.851163                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.811999                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.262761                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              3      1.40%      1.40% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::17              1      0.47%      1.86% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18              1      0.47%      2.33% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::22              1      0.47%      2.79% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::23              1      0.47%      3.26% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            207     96.28%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32              1      0.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          215                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                 3956056844                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            6222339644                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                427852800                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   29588.17                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              46538.17                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                     120.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       4.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                  120.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    4.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       1.25                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.13                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    30.83                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 116831                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  4269                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.51                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  2040821.06                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  30992080896                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    3116664000                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1360722803                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          18296409.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          19346947.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          18088963.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          19134057.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0              12342816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1              13051512                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2              12202872                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3              12907896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         101742950.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         108050342.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2             98569536                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         104445619.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        11642019.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        11758141.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        12067107.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        12401786.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      6818229757.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      6828019657.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      6823432918.080001                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      6834210350.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       73972020192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       73963432560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2       73967456016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       73958002128                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        103890781455.360001                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        103900166471.040009                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        103888324723.200012                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        103897609148.160004                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          77.963964                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          77.971007                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          77.962121                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          77.969088                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data       531968                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data       538880                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       482048                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data       509440                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data       509440                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data       543488                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.data       537088                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data       527104                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          4222976                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu6.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        43520                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       169216                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        169216                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data         2078                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         2105                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data         1883                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         1990                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data         1990                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data         2123                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.data         2098                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data         2059                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             16496                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          661                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              661                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       166002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data     14997912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst       137132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data     15192784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst       158784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data     13590505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst       137132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data     14362775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst       144349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data     14362775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst       122697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data     15322699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.inst       187654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.data     15142262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst       173219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data     14860780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total           119059462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       166002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst       137132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst       158784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst       137132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst       144349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst       122697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu6.inst       187654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst       173219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total        1226971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       4770751                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            4770751                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       4770751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       166002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data     14997912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst       137132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data     15192784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst       158784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data     13590505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst       137132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data     14362775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst       144349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data     14362775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst       122697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data     15322699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.inst       187654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.data     15142262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst       173219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data     14860780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total          123830212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     16496                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      661                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  131968                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   5288                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              4214880                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  8096                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                168960                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               4222976                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             169216                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                  253                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs        10995                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0           16842                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1           18672                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2           16841                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3           14728                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4           16528                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5           14515                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6           16384                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7           17205                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             776                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             560                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             495                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             520                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             656                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             608                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             944                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             721                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 35491527000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              131968                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               5288                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 16031                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 16056                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 16070                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 16088                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 16106                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 16132                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 16151                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 16173                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                   393                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                   363                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                  349                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                  332                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                  315                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                  288                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                  269                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                  247                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    8                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    8                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    8                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    8                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  212                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  213                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  214                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  214                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  215                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  215                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  216                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  217                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  224                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  224                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  224                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  224                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  222                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  222                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  221                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  221                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  220                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  219                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        17516                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   250.276319                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   244.660189                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    32.069001                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          277      1.58%      1.58% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           63      0.36%      1.94% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           49      0.28%      2.22% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            8      0.05%      2.27% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           49      0.28%      2.55% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           62      0.35%      2.90% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          268      1.53%      4.43% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        16740     95.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        17516                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          222                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean   595.689189                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean   314.096354                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   594.975833                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-63           30     13.51%     13.51% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-127           36     16.22%     29.73% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-191           14      6.31%     36.04% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::192-255            8      3.60%     39.64% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-319            5      2.25%     41.89% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::320-383           12      5.41%     47.30% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::384-447           11      4.95%     52.25% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::448-511            8      3.60%     55.86% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-575            3      1.35%     57.21% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::576-639            6      2.70%     59.91% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::640-703            9      4.05%     63.96% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::704-767            9      4.05%     68.02% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-831            3      1.35%     69.37% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::832-895           13      5.86%     75.23% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::896-959            8      3.60%     78.83% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::960-1023            6      2.70%     81.53% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1087            7      3.15%     84.68% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1088-1151            1      0.45%     85.14% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1152-1215            3      1.35%     86.49% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1216-1279            2      0.90%     87.39% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1343            5      2.25%     89.64% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1344-1407            3      1.35%     90.99% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1408-1471            2      0.90%     91.89% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1472-1535            1      0.45%     92.34% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1600-1663            1      0.45%     92.79% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1728-1791            2      0.90%     93.69% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1792-1855            1      0.45%     94.14% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1856-1919            1      0.45%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1984-2047            3      1.35%     95.95% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2048-2111            1      0.45%     96.40% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2112-2175            1      0.45%     96.85% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2176-2239            1      0.45%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2240-2303            2      0.90%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2368-2431            1      0.45%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2432-2495            2      0.90%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2880-2943            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          222                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          222                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.783784                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.710066                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.766482                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              6      2.70%      2.70% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17              1      0.45%      3.15% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18              1      0.45%      3.60% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::20              2      0.90%      4.50% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22              1      0.45%      4.95% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              2      0.90%      5.86% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            205     92.34%     98.20% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::25              1      0.45%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::32              3      1.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          222                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                 4031985770                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            6264555020                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                421488000                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   30611.44                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              47561.44                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                     118.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       4.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                  119.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    4.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       1.24                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.14                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    30.66                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 115081                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  4398                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  2068632.45                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  31006274682                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    3116664000                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1346214025                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          19172764.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          18324835.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          17719430.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3              18969552                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0              12934008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1              12361992                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2          11953584.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3              12796920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0            106429440                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         101170867.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         97433356.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3            103079808                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        12405104.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        11734917.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        11413094.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        12604584.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      6825927165.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      6820991694.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      6818989435.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      6833077263.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       73965264624                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       73969593984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2       73971350352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       73958992608                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        103898640416.639999                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        103890685600.320007                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        103885366562.880005                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        103896028046.399994                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          77.969866                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          77.963896                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          77.959904                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          77.967905                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data       517632                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data       525312                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       491520                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data       512768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data       506112                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data       505856                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.data       521472                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data       522496                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          4134656                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu6.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        29440                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       151552                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        151552                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data         2022                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         2052                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data         1920                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         2003                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data         1977                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data         1976                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.data         2037                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data         2041                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             16151                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          592                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              592                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker        14435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst       101045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data     14593734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker         7217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        79392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data     14810258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst       216524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data     13857551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst         7217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data     14456602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst        79392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data     14268947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker         7217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst        43305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data     14261730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.dtb.walker         7217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.inst       202089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.data     14701996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker        21652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst       101045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data     14730866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total           116569433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst       101045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        79392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst       216524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst         7217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst        79392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst        43305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu6.inst       202089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst       101045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         830010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       4272745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            4272745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       4272745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker        14435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst       101045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data     14593734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker         7217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        79392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data     14810258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst       216524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data     13857551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst         7217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data     14456602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst        79392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data     14268947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker         7217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst        43305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data     14261730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.dtb.walker         7217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.inst       202089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.data     14701996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker        21652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst       101045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data     14730866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total          120842178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     16151                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      592                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  129208                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   4736                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              4128000                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  6656                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                150784                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               4134656                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             151552                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                  208                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs        10815                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0           16857                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1           15706                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2           15705                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3           15704                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4           17697                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5           15169                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6           16218                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7           15944                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             441                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             640                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             632                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             488                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             696                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             576                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             736                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             503                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 35469504000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              129208                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               4736                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 15754                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 15774                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 15796                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 15819                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 15827                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 15853                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 15874                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 15895                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                   356                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                   329                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                  307                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                  284                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                  276                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                  250                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                  230                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                  209                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  192                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  192                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  193                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  193                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  193                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  193                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  194                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  196                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  200                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  200                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  200                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  200                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  200                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  200                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  200                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  200                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  199                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  199                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  198                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  198                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  198                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  198                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  197                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  195                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        17092                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   250.338404                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   244.776433                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    31.911860                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          268      1.57%      1.57% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           59      0.35%      1.91% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           49      0.29%      2.20% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            8      0.05%      2.25% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           48      0.28%      2.53% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           59      0.35%      2.87% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          255      1.49%      4.36% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        16346     95.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        17092                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          199                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean   645.427136                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean   322.590215                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   642.417037                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-63           36     18.09%     18.09% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-127           23     11.56%     29.65% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-191            8      4.02%     33.67% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::192-255            8      4.02%     37.69% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-319            5      2.51%     40.20% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::320-383            5      2.51%     42.71% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::384-447            9      4.52%     47.24% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::448-511            5      2.51%     49.75% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-575            6      3.02%     52.76% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::576-639            6      3.02%     55.78% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::640-703           11      5.53%     61.31% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::704-767            9      4.52%     65.83% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-831            5      2.51%     68.34% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::832-895            9      4.52%     72.86% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::896-959            8      4.02%     76.88% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::960-1023            4      2.01%     78.89% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1087            4      2.01%     80.90% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1088-1151            3      1.51%     82.41% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1152-1215            3      1.51%     83.92% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1216-1279            2      1.01%     84.92% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1343            4      2.01%     86.93% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1344-1407            1      0.50%     87.44% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1408-1471            4      2.01%     89.45% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1472-1535            2      1.01%     90.45% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1536-1599            1      0.50%     90.95% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1600-1663            1      0.50%     91.46% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1664-1727            1      0.50%     91.96% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1728-1791            1      0.50%     92.46% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1792-1855            4      2.01%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1856-1919            1      0.50%     94.97% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1984-2047            2      1.01%     95.98% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2048-2111            1      0.50%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2240-2303            1      0.50%     96.98% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2304-2367            1      0.50%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2368-2431            1      0.50%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2432-2495            1      0.50%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2560-2623            1      0.50%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3072-3135            1      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3136-3199            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          199                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          199                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.678392                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.623561                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.448470                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              4      2.01%      2.01% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::17              2      1.01%      3.02% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18              2      1.01%      4.02% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::22              2      1.01%      5.03% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23              2      1.01%      6.03% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            187     93.97%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          199                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                 3866839388                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            6053389388                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                412800000                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   29975.50                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              46925.50                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                     116.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       4.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                  116.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    4.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       1.21                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   1.16                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.13                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.13                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 112702                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  3918                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              82.87                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  2118467.66                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  31043446251                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    3116664000                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1309223448                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          18099849.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          18232905.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          18272822.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          18145209.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0              12210216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1              12299976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2          12326904.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3              12240816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         100308249.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         100590796.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         100604774.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         98965900.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        11688883.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        11665244.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        11602206.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        11927347.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      6815630776.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      6821493477.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      6823081506.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      6822764513.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0       73974296544                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       73969153824                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       73967760816                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       73968038880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        103888741828.800018                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        103889943533.759995                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        103890156339.840012                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        103888589976.959991                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          77.962437                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          77.963339                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          77.963499                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          77.962323                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data       530944                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data       547840                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       526080                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data       551680                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data       520960                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data       530432                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.data       549120                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data       555776                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          4363264                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu6.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        50432                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       161536                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        161536                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data         2074                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         2140                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data         2055                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         2155                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data         2035                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data         2072                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.data         2145                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data         2171                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             17044                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          631                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              631                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst       259829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data     14969042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst       108262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data     15445396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst       230959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data     14831910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst        43305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data     15553658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst       245394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data     14687561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst        64957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data     14954607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.inst       259829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.data     15481483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst       209307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data     15669137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total           123014638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst       259829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst       108262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst       230959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst        43305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst       245394                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst        64957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu6.inst       259829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst       209307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total        1421843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       4554226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            4554226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       4554226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst       259829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data     14969042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst       108262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data     15445396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst       230959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data     14831910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst        43305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data     15553658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst       245394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data     14687561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst        64957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data     14954607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.inst       259829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.data     15481483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst       209307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data     15669137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total          127568864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     17044                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      631                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  136352                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   5048                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              4355360                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                  7904                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                161536                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               4363264                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             161536                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                  247                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs        10475                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0           15360                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1           16300                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2           17832                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3           16752                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4           16545                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5           17936                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6           16449                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7           18931                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             608                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             624                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             535                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             616                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             616                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             728                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             593                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             728                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 35468803000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              136352                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               5048                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 16606                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 16629                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 16645                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 16667                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 16679                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 16698                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 16724                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 16746                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                   410                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                   380                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                  364                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                  343                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                  331                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                  312                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                  286                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                  265                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    5                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  203                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  203                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  204                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  204                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  207                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  208                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  209                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  210                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  214                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  214                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  214                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  214                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  214                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  214                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  214                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  214                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  214                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  214                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  213                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  213                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  210                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  209                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  208                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  207                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        18046                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   250.299014                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   244.744715                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    31.978029                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          275      1.52%      1.52% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           82      0.45%      1.98% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           44      0.24%      2.22% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159            4      0.02%      2.24% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           46      0.25%      2.50% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           82      0.45%      2.95% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          260      1.44%      4.39% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        17253     95.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        18046                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          214                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean   637.574766                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean   319.275677                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   638.086276                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-127           64     29.91%     29.91% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-255           15      7.01%     36.92% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-383           13      6.07%     42.99% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::384-511           14      6.54%     49.53% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-639           19      8.88%     58.41% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::640-767           16      7.48%     65.89% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-895           16      7.48%     73.36% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::896-1023            8      3.74%     77.10% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1151            9      4.21%     81.31% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1152-1279            9      4.21%     85.51% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1407            6      2.80%     88.32% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1408-1535            6      2.80%     91.12% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1536-1663            2      0.93%     92.06% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1664-1791            6      2.80%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1792-1919            2      0.93%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1920-2047            1      0.47%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2048-2175            3      1.40%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2176-2303            1      0.47%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2432-2559            3      1.40%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::4352-4479            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          214                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          214                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.588785                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.526907                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.550122                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              5      2.34%      2.34% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::17              1      0.47%      2.80% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::18              2      0.93%      3.74% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::19              1      0.47%      4.21% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::20              4      1.87%      6.07% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::21              1      0.47%      6.54% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::22              2      0.93%      7.48% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::23              1      0.47%      7.94% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            197     92.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          214                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                 4047327950                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            6354307700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                435536000                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   29736.81                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              46686.81                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                     122.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       4.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                  123.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    4.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       1.27                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.14                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.49                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 118910                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  4197                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.14                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  2006721.53                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  30968560958                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    3116664000                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1383927749                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          18108921.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          18494179.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          18994348.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          19334246.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0              12216336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1              12476232                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2              12813648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3          13042944.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         100213900.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         102907084.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         104176550.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         106188326.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        11817861.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        11267112.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        12332528.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        12169958.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      22956507310.080002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      6817040582.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      6822083632.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      6829158764.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      6834815717.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       73973059872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       73968636144                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       73962429888                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       73957467648                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        103888964784                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        103892371695.360016                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        103896413038.080002                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        103899526151.039993                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          77.962605                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          77.965161                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          77.968194                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          77.970530                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              268977                       # Transaction distribution
system.membus.trans_dist::ReadResp             268977                       # Transaction distribution
system.membus.trans_dist::WriteReq                 43                       # Transaction distribution
system.membus.trans_dist::WriteResp                43                       # Transaction distribution
system.membus.trans_dist::Writeback             10815                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           204755                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          43140                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          155720                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             23783                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1331                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave       977317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       977595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 977595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          556                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     71942657                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     71943213                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                71943213                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    134488500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   4436617000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq        43000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        21500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    178447500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq    102555121                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq     21644345                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp     77860000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq         7496                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq     11987804                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     21961500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq         3679                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp        34415                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           25                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          304                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq         1402                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq          165                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp        15001                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           44                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp          132                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq      8465935                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp    288807976                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback       189439                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq      3873955                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq       366499                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp    119654000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        36999                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp      1203000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          5620                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                        49548                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime            12932827                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime          409664976                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                           114638                       # Total snoops (count)
system.membus.snoop_fanout::samples            551384                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  551384    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              551384                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy               90500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 139                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           391414000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              436747                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4536460000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             12.8                       # Layer utilization (%)
system.membus.respLayer3.succeeded             426071                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             268880                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            268880                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            10815                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq          144921                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq         10799                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp         155720                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             1331                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            1331                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port        12837                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         8475                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port        11573                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port        10413                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port        14014                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port        13939                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port        14433                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port        14167                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port        13832                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port        21154                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port        19017                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port        15668                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         8535                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port        12282                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port        11960                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port        13363                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       215662                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port        12245                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         8589                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port        11653                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port        10595                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port        13706                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port        14076                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port        14702                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port        13902                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port        13580                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port        21140                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port        19264                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port        15988                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         8510                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port        12481                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port        12111                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port        13147                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       215689                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port        12445                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         8335                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port        11633                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port        10221                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port        14044                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port        14410                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port        14421                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port        13909                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port        13882                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port        20782                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port        19159                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port        16113                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         8610                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port        12222                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port        12114                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port        13378                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       215679                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port        12479                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         8623                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port        11646                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port        10640                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port        13905                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port        14244                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port        14395                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port        13665                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port        13230                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port        21085                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port        19469                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port        15842                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         8502                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port        12382                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port        12118                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port        13423                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       215649                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total                862679                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      1238784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      1086976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      1068544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      1064960                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      1139712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      1094912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      1148160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      1120768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      1088256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      1167360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      1163776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      1122048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      1111296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      1104896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      1086464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      1140736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     17947648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      1176320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      1105408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      1062912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      1088768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      1121024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      1116160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      1175296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      1110272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      1062912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      1183744                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      1177344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      1149440                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      1108992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      1147136                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      1116416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      1140224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     18042368                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      1189888                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      1067776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      1074688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      1064192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      1142784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      1159168                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      1165056                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      1101568                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      1098752                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      1142272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      1136128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      1163008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      1121280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      1101312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      1129216                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      1156608                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     18013697                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      1206528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      1113856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      1062400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      1098496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      1121280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      1132032                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      1171200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      1059584                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      1036288                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      1144064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      1168384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      1132288                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      1107712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      1107456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      1131264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      1146112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     17938944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               71942657                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq    376263600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   2649484231                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    101655400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq    202836600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq     15115400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp    217874435                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1847400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     13025085                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          421                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp           71                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback           14                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq          132                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            8                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp          155                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           40                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       444000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp       321150                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         5600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq       111800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq         7200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp       714845                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        59000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp          900                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          615                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                         227                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             627600                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime           1036895                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           43163000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              25473                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           28945600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              17306                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           38330200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              23585                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           34772200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              21249                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           44447200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              28150                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           44729200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              28626                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           46234800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              29302                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           44678400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              28152                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           43302400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              27558                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy           64541200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded              42406                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          59784800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded             38798                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          50284200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded             32137                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          29464000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             17398                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          41083600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             25060                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          40362600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             24529                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          43595000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             27017                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         718756604                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             2.0                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            106475                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         722172890                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             2.0                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            106502                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         721139689                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             2.0                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            106492                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         718316068                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             2.0                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            106463                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       268880                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       268880                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        10815                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq       144921                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq        10799                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp       155720                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         1331                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         1331                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       215662                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       215689                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       215679                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       215649                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total       862679                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     17947648                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     18042368                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     18013697                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     17938944                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     71942657                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    215104000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   1075520000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     43260000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq    115936800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq      8639200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp    124576000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq      1064800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      5324000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp        11527                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp         3869                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           42                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp     37622100                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp      7290700                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp       118600                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                 15438                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime     45031400                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy     96028000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.3                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       109187                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy     95941600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.3                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       109187                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy     95970500                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.3                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       109187                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy     96065600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.3                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       109186                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1205420800                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          3.4                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       425932                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            2617962                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2617298                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate          664                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                43                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               43                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            29405                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          204986                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         43272                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         248258                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          217                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          217                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            45091                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           45091                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         4492                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       288534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       364647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       296102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       365970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         3990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       287955                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       350757                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3914                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       298210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       366991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         4524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       289944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       352643                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         3774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       296656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       363504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         4852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       299147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side           50                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       367369                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         5150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       283984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side       356401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5263460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       574976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     23813440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       729264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       497664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     23634748                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       731916                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       510720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     22815552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       701492                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       500992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     23745088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       733956                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       579072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     23132248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side       705268                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       483072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     23697216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side       726976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       621056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     23949644                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side          100                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side       734700                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       659200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     23182413                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side           24                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side       712772                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              198173569                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1313576907                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  24782952644                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq        43000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        21500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback    955696431                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq    104082435                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq     21768713                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp     78134778                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq       115486                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     22875808                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    137951934                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq       100445                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         4630                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           32                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         1386                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq         8179                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq         1640                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp          154                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq           59                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq         2035                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp          413                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    818390461                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     47550282                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      4180478                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     11614994                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq     72548850                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq     17394495                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp      1932496                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq       877493                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq     19232472                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp      5238984                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                       114074                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        5197                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          944239243                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          54721762                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                          589087                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2940836                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               2940836    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2940836                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2418301780                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.8                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            2940976                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          73088413                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              2246                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        4809681468                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            13.6                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            177018                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy         182891330                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded            182331                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          63240620                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              1944                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        4955218251                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            14.0                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            183752                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy         183574263                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded            182991                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         64951907                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             1995                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy       4858165456                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           13.7                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           179621                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy        175933322                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded           175384                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy         63700923                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             1957                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy       4969877386                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           14.0                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           184797                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        184067307                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           183502                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy         73637351                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded             2262                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy       4880600099                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           13.8                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded           180316                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy        176883314                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded           176326                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         61422450                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             1887                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy       4974033599                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           14.0                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded           184206                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy        182303830                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded           181760                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.occupancy         78935459                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer36.succeeded             2426                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy       5007079147                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization           14.1                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded           185451                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.occupancy            25499                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer38.succeeded               25                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.occupancy        184263785                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer39.succeeded           183694                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         83782450                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded             2575                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy       4739345380                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization           13.4                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded           174891                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer44.succeeded                6                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy        178738879                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded           178208                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         3546                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         3546    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         3546                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         3546                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         3546    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         3546                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         3546                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         3546    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         3546                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         3546                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         3546    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         3546                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         3546                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             3546    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         3546                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         3546                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            3546    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         3546                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    270606                       # number of replacements
system.l2.tags.tagsinuse                  8180.636150                       # Cycle average of tags in use
system.l2.tags.total_refs                      503573                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    270606                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.860908                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      310.343666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     1.825637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    12.218777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data   999.908022                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     1.169462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst     8.117036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data   987.428556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     1.115044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    17.309372                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data   953.159716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     1.887845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst     5.076975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data   982.192811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     3.222698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst    10.000342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data   955.824716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     1.973145                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst     6.801820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data   967.158407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.dtb.walker     0.988865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.inst    14.527135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data   958.557867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     5.553793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    15.841523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data   958.432918                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.037884                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.001492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.122059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.000991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.120536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.002113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.116353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.000620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.119897                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.001221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.116678                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.000830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.118061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.dtb.walker     0.000121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.inst     0.001773                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.117011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000678                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.001934                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.116996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998613                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5006                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2528                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002441                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.989258                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  19090316                       # Number of tag accesses
system.l2.tags.data_accesses                 19090316                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker       182292                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         1671                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        55078                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker       182954                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         1601                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        54574                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker       175348                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst         1341                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        52678                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       183460                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         1678                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        55028                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker       176299                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst         1711                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data        53502                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker       181723                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst         1575                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data        54988                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.dtb.walker       183658                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.itb.walker           25                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.inst         1754                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data        55178                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker       178164                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.itb.walker            6                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst         2088                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data        52824                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1891198                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            29405                       # number of Writeback hits
system.l2.Writeback_hits::total                 29405                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data           72                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data           69                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data           59                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data           56                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data           71                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data           77                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu6.data           72                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data           66                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  542                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data           21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data           13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu6.data           16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data           15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                132                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          280                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          297                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          340                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          313                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          326                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          377                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu6.data          311                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data          358                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2602                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker       182292                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          1671                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         55358                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker       182954                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          1601                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         54871                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker       175348                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst          1341                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         53018                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       183460                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          1678                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         55341                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker       176299                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst          1711                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data         53828                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker       181723                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst          1575                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data         55365                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.dtb.walker       183658                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.itb.walker           25                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.inst          1754                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data         55489                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker       178164                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.itb.walker            6                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst          2088                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data         53182                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1893800                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker       182292                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         1671                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        55358                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker       182954                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         1601                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        54871                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker       175348                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst         1341                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        53018                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       183460                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         1678                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        55341                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker       176299                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst         1711                       # number of overall hits
system.l2.overall_hits::system.cpu4.data        53828                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker       181723                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst         1575                       # number of overall hits
system.l2.overall_hits::system.cpu5.data        55365                       # number of overall hits
system.l2.overall_hits::system.cpu6.dtb.walker       183658                       # number of overall hits
system.l2.overall_hits::system.cpu6.itb.walker           25                       # number of overall hits
system.l2.overall_hits::system.cpu6.inst         1754                       # number of overall hits
system.l2.overall_hits::system.cpu6.data        55489                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker       178164                       # number of overall hits
system.l2.overall_hits::system.cpu7.itb.walker            6                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst         2088                       # number of overall hits
system.l2.overall_hits::system.cpu7.data        53182                       # number of overall hits
system.l2.overall_hits::total                 1893800                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           24                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          575                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data        33775                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           25                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          343                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data        33753                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           25                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          654                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data        32287                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           29                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          279                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        33581                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker           18                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          551                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data        32453                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           21                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          312                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data        33330                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.dtb.walker           17                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.inst          672                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.data        34069                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker           29                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          487                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data        33510                       # number of ReadReq misses
system.l2.ReadReq_misses::total                270819                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data        17014                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data        18502                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data        17832                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data        19165                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data        17900                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data        18399                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu6.data        18708                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data        17090                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             144610                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data         1375                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data         1426                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data         1287                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data         1405                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data         1254                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data         1378                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu6.data         1328                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data         1346                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            10799                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          236                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          175                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data          171                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          193                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data          202                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data          181                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu6.data          266                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data          218                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1642                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           24                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          575                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        34011                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           25                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          343                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        33928                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           25                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          654                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        32458                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           29                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          279                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        33774                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker           18                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          551                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data        32655                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           21                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          312                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data        33511                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.dtb.walker           17                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.inst          672                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data        34335                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker           29                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          487                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data        33728                       # number of demand (read+write) misses
system.l2.demand_misses::total                 272461                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           24                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          575                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        34011                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           25                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          343                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        33928                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           25                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          654                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        32458                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           29                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          279                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        33774                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker           18                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          551                       # number of overall misses
system.l2.overall_misses::system.cpu4.data        32655                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           21                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          312                       # number of overall misses
system.l2.overall_misses::system.cpu5.data        33511                       # number of overall misses
system.l2.overall_misses::system.cpu6.dtb.walker           17                       # number of overall misses
system.l2.overall_misses::system.cpu6.inst          672                       # number of overall misses
system.l2.overall_misses::system.cpu6.data        34335                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker           29                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          487                       # number of overall misses
system.l2.overall_misses::system.cpu7.data        33728                       # number of overall misses
system.l2.overall_misses::total                272461                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      3043500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst     73050000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data   4444134430                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      3026500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     43216000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data   4432543940                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      3133000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     83035000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data   4243085431                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      3752500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     34592000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data   4410234433                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker      2207500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     69595000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data   4265477927                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      2503000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     38340000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data   4388086444                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.dtb.walker      1925499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.inst     86449000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.data   4477722921                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker      3766998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     61584500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data   4400901944                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     35575407467                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data      3092500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data      3835000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data      3256499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data      3282499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data      2439499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data      3914499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu6.data      4334999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data      4320998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     28476493                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data      2636500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data      2809500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data      1638000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data      2705000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data      2197000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data      2350500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu6.data      1828000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data      1967999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     18132499                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     26399000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     19186000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     21740500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     22833500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data     25274000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data     20406000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu6.data     33518500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data     25835000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     195192500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      3043500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst     73050000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   4470533430                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      3026500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     43216000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   4451729940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      3133000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     83035000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   4264825931                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      3752500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     34592000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   4433067933                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker      2207500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     69595000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data   4290751927                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      2503000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     38340000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data   4408492444                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.dtb.walker      1925499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.inst     86449000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data   4511241421                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker      3766998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     61584500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data   4426736944                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      35770599967                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      3043500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst     73050000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   4470533430                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      3026500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     43216000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   4451729940                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      3133000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     83035000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   4264825931                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      3752500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     34592000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   4433067933                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker      2207500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     69595000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data   4290751927                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      2503000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     38340000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data   4408492444                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.dtb.walker      1925499                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.inst     86449000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data   4511241421                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker      3766998                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     61584500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data   4426736944                       # number of overall miss cycles
system.l2.overall_miss_latency::total     35770599967                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker       182316                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         2246                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data        88853                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker       182979                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         1944                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data        88327                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker       175373                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         1995                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data        84965                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       183489                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         1957                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data        88609                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker       176317                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst         2262                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data        85955                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker       181744                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         1887                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data        88318                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.dtb.walker       183675                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.itb.walker           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.inst         2426                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data        89247                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker       178193                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.itb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst         2575                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data        86334                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2162017                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        29405                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             29405                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data        17086                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data        18571                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data        17891                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data        19221                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data        17971                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data        18476                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu6.data        18780                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data        17156                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           145152                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data         1393                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data         1441                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data         1304                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data         1422                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data         1275                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data         1391                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu6.data         1344                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data         1361                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          10931                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          472                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          506                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data          528                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          558                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data          577                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data          576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4244                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker       182316                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         2246                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data        89369                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker       182979                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         1944                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data        88799                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker       175373                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         1995                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data        85476                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       183489                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         1957                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data        89115                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker       176317                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst         2262                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data        86483                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker       181744                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         1887                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data        88876                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.dtb.walker       183675                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.itb.walker           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.inst         2426                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data        89824                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker       178193                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.itb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst         2575                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data        86910                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2166261                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker       182316                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         2246                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data        89369                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker       182979                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         1944                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data        88799                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker       175373                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         1995                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data        85476                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       183489                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         1957                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data        89115                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker       176317                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst         2262                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data        86483                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker       181744                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         1887                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data        88876                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.dtb.walker       183675                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.itb.walker           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.inst         2426                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data        89824                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker       178193                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.itb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst         2575                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data        86910                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2166261                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000132                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.256011                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.380122                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000137                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.176440                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.382137                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.000143                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.327820                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.380004                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000158                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.142565                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.378980                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.000102                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.243590                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.377558                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.000116                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.165342                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.377386                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.dtb.walker     0.000093                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.inst     0.276999                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.data     0.381738                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.000163                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.189126                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.388144                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.125262                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.995786                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.996285                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.996702                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.997087                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.996049                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.995832                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu6.data     0.996166                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.996153                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.996266                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.987078                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.989591                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.986963                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.988045                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.983529                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.990654                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu6.data     0.988095                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.988979                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.987924                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.457364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.370763                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.334638                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.381423                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.382576                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.324373                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu6.data     0.461005                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.378472                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.386899                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000132                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.256011                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.380568                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000137                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.176440                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.382076                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.000143                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.327820                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.379732                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000158                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.142565                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.378993                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.000102                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.243590                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.377589                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.000116                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.165342                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.377053                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.dtb.walker     0.000093                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.inst     0.276999                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.382248                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.000163                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.189126                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.388080                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.125775                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000132                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.256011                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.380568                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000137                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.176440                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.382076                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.000143                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.327820                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.379732                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000158                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.142565                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.378993                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.000102                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.243590                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.377589                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.000116                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.165342                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.377053                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.dtb.walker     0.000093                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.inst     0.276999                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.382248                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.000163                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.189126                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.388080                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.125775                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 126812.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 127043.478261                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 131580.590081                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker       121060                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 125994.169096                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 131322.962107                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker       125320                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 126964.831804                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 131417.766624                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 129396.551724                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 123985.663082                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 131331.241863                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 122638.888889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 126306.715064                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 131435.550704                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 119190.476190                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 122884.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 131655.758896                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.dtb.walker 113264.647059                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.inst 128644.345238                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.data 131431.005342                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker 129896.482759                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 126456.878850                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 131331.003999                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 131362.302745                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data   181.762078                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data   207.274889                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data   182.621074                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data   171.275711                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data   136.284860                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data   212.756074                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu6.data   231.718997                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data   252.837800                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   196.919252                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data  1917.454545                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data  1970.196353                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data  1272.727273                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data  1925.266904                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data  1751.993620                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data  1705.732946                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu6.data  1376.506024                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data  1462.109212                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1679.090564                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 111860.169492                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 109634.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 127137.426901                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 118308.290155                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 125118.811881                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 112740.331492                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu6.data 126009.398496                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 118509.174312                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118874.847747                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 126812.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 127043.478261                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 131443.751433                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker       121060                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 125994.169096                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 131211.092313                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker       125320                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 126964.831804                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 131395.216310                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 129396.551724                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 123985.663082                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 131256.822793                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 122638.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 126306.715064                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 131396.476099                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 119190.476190                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 122884.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 131553.592671                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.dtb.walker 113264.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.inst 128644.345238                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data 131389.003087                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker 129896.482759                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 126456.878850                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 131248.130455                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 131287.046465                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 126812.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 127043.478261                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 131443.751433                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker       121060                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 125994.169096                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 131211.092313                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker       125320                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 126964.831804                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 131395.216310                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 129396.551724                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 123985.663082                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 131256.822793                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 122638.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 126306.715064                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 131396.476099                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 119190.476190                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 122884.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 131553.592671                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.dtb.walker 113264.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.inst 128644.345238                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data 131389.003087                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker 129896.482759                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 126456.878850                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 131248.130455                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 131287.046465                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10815                       # number of writebacks
system.l2.writebacks::total                     10815                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          160                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data           66                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          109                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data           46                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          211                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data           71                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          177                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data           73                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst          227                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data           65                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst          163                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data           66                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.dtb.walker            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.inst          164                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.data           78                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.dtb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst          167                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.data           63                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               1939                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          160                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data           66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          109                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data           46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          211                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data           71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          177                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data           73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst          227                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data           65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst          163                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data           66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.dtb.walker            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.inst          164                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.data           78                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.dtb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst          167                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.data           63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1939                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          160                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data           66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          109                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data           46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          211                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data           71                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          177                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data           73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst          227                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data           65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst          163                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data           66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.dtb.walker            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.inst          164                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.data           78                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.dtb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst          167                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.data           63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1939                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          415                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data        33709                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          234                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data        33707                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          443                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data        32216                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           23                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          102                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data        33508                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          324                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data        32388                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          149                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data        33264                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.dtb.walker           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.inst          508                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.data        33991                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          320                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data        33447                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           268880                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data        17014                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data        18502                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data        17832                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data        19165                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data        17900                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data        18399                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu6.data        18708                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data        17090                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        144610                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data         1375                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data         1426                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data         1287                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data         1405                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data         1254                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data         1378                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu6.data         1328                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data         1346                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        10799                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          236                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          175                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data          171                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          193                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data          202                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data          181                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu6.data          266                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data          218                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1642                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          415                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data        33945                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        33882                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        32387                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        33701                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data        32590                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          149                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data        33445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.dtb.walker           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.inst          508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data        34257                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          320                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data        33665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            270522                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          415                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data        33945                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        33882                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        32387                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        33701                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data        32590                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          149                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data        33445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.dtb.walker           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.inst          508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data        34257                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data        33665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           270522                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      2383500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     50438500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data   4064994430                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      2449000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     28297500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data   4056682440                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      2485000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     53995500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data   3880195431                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      2842500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     12528500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data   4032726933                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker      1795500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     39015500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data   3901092427                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker      1753000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     17700500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data   4014848944                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.dtb.walker      1448000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.inst     61888500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.data   4093976421                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker      3215498                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     38088000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data   4025049444                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  32389890968                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data    940374124                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data   1022135593                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data    985283101                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data   1058738574                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data    989910115                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data   1017135067                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu6.data   1034247081                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data    944300666                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   7992124321                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data     75908979                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data     78598987                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data     71074981                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data     77498479                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data     69107487                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data     76161986                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu6.data     73108993                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data     74036476                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    595496368                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     23803000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     17261000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     19859500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     20710500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data     23052000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data     18415000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu6.data     30592500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data     23437000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    177130500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      2383500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     50438500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data   4088797430                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      2449000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     28297500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   4073943440                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      2485000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     53995500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   3900054931                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      2842500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     12528500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   4053437433                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker      1795500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     39015500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data   3924144427                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker      1753000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     17700500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data   4033263944                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.dtb.walker      1448000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.inst     61888500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data   4124568921                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker      3215498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     38088000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data   4048486444                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  32567021468                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      2383500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     50438500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data   4088797430                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      2449000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     28297500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   4073943440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      2485000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     53995500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   3900054931                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      2842500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     12528500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   4053437433                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker      1795500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     39015500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data   3924144427                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker      1753000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     17700500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data   4033263944                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.dtb.walker      1448000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.inst     61888500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data   4124568921                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker      3215498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     38088000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data   4048486444                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  32567021468                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       225000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       243000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       227500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       265500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data       305000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       249000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data       266000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       278500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      2059500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       100000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       100000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       100000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data        80000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data       140000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data        80000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data       120000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data       150500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       870500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data       325000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data       343000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data       327500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data       345500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data       445000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data       329000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data       386000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       429000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2930000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000104                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.184773                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.379379                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000115                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.120370                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.381616                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.000120                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.222055                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.379168                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000125                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.052121                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.378156                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.000085                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.143236                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.376802                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.000088                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.078961                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.376639                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.dtb.walker     0.000071                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.inst     0.209398                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.data     0.380864                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.000152                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.124272                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.387414                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.124365                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.995786                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.996285                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.996702                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.997087                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.996049                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.995832                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu6.data     0.996166                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.996153                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.996266                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.987078                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.989591                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.986963                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.988045                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.983529                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.990654                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu6.data     0.988095                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.988979                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.987924                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.457364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.370763                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.334638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.381423                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.382576                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.324373                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu6.data     0.461005                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.378472                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.386899                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.184773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.379830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.120370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.381558                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.000120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.222055                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.378902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.052121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.378174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.000085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.143236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.376837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.000088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.078961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.376311                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.dtb.walker     0.000071                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.inst     0.209398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.381379                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.000152                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.124272                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.387355                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.124880                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.184773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.379830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.120370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.381558                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.000120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.222055                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.378902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000125                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.052121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.378174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.000085                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.143236                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.376837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.000088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.078961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.376311                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.dtb.walker     0.000071                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.inst     0.209398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.381379                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.000152                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.124272                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.387355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.124880                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 125447.368421                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 121538.554217                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 120590.774867                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 116619.047619                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 120929.487179                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 120351.334738                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 118333.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 121886.004515                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 120443.116185                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 123586.956522                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 122828.431373                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 120351.167870                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker       119700                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 120418.209877                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 120448.697882                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 109562.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 118795.302013                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 120696.517076                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.dtb.walker 111384.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 121827.755906                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.data 120442.953164                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker 119092.518519                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst       119025                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 120341.120100                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 120462.254418                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 55270.607970                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 55244.600205                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 55253.650796                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 55243.338064                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 55302.241061                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 55282.084189                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu6.data 55283.679763                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 55254.573786                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 55266.747258                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 55206.530182                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 55118.504208                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 55225.315462                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 55159.059786                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 55109.638756                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 55269.946299                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu6.data 55051.952560                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data 55004.811293                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 55143.658487                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 100860.169492                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 98634.285714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 116137.426901                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 107308.290155                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 114118.811881                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 101740.331492                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu6.data 115009.398496                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 107509.174312                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107874.847747                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 125447.368421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 121538.554217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 120453.599352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 116619.047619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 120929.487179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 120239.166519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 118333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 121886.004515                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 120420.382592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 123586.956522                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 122828.431373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 120276.473487                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker       119700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 120418.209877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 120409.463854                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 109562.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 118795.302013                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 120593.928659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.dtb.walker 111384.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.inst 121827.755906                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data 120400.762501                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker 119092.518519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst       119025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 120258.025962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 120385.852049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 125447.368421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 121538.554217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 120453.599352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 116619.047619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 120929.487179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 120239.166519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 118333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 121886.004515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 120420.382592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 123586.956522                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 122828.431373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 120276.473487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker       119700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 120418.209877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 120409.463854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 109562.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 118795.302013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 120593.928659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.dtb.walker 111384.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.inst 121827.755906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data 120400.762501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker 119092.518519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst       119025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 120258.025962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 120385.852049                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       5620                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        67396                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        67396    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         67396                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2712                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2712    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2712                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          3546                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     486537168.640722                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    110689488.406860                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07            3      0.08%      0.08% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08            9      0.25%      0.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08           14      0.39%      0.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08           47      1.33%      2.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08          242      6.82%      8.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08          363     10.24%     19.12% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08          941     26.54%     45.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08          674     19.01%     64.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08          771     21.74%     86.41% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08          339      9.56%     95.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08           84      2.37%     98.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08           38      1.07%     99.41% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08           15      0.42%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08            1      0.03%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09            4      0.11%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            1      0.03%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            3546                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        486428920.420858      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  17253376                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         3546                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    19579018.612521                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   39472095.726468                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-3.35544e+07         3042     85.79%     85.79% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-6.71089e+07          327      9.22%     95.01% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-1.00663e+08           72      2.03%     97.04% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.34218e+08           38      1.07%     98.11% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.67772e+08            8      0.23%     98.34% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-2.01327e+08           14      0.39%     98.73% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.34881e+08           17      0.48%     99.21% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.68435e+08            6      0.17%     99.38% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-3.0199e+08            4      0.11%     99.49% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.35544e+08           11      0.31%     99.80% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+08-3.69099e+08            2      0.06%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.02653e+08-4.36208e+08            5      0.14%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           3546                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       19573791.206917      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 694272                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           67396                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       100604.160484                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      99071.092775                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      22285.720062                       # Read request-response latency
system.Lmon0.readLatencyHist::0-65535             116      0.17%      0.17% # Read request-response latency
system.Lmon0.readLatencyHist::65536-131071        62761     93.12%     93.29% # Read request-response latency
system.Lmon0.readLatencyHist::131072-196607         3774      5.60%     98.89% # Read request-response latency
system.Lmon0.readLatencyHist::196608-262143          689      1.02%     99.92% # Read request-response latency
system.Lmon0.readLatencyHist::262144-327679           30      0.04%     99.96% # Read request-response latency
system.Lmon0.readLatencyHist::327680-393215            5      0.01%     99.97% # Read request-response latency
system.Lmon0.readLatencyHist::393216-458751            5      0.01%     99.98% # Read request-response latency
system.Lmon0.readLatencyHist::458752-524287            3      0.00%     99.98% # Read request-response latency
system.Lmon0.readLatencyHist::524288-589823            4      0.01%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::589824-655359            4      0.01%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::655360-720895            4      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::720896-786431            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::786432-851967            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::851968-917503            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             67396                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples               67396                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           526553.044691                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          486990.578947                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                   20      0.03%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               3      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               4      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               3      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               4      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               7      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               6      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000              13      0.02%      0.09% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000              13      0.02%      0.11% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000              20      0.03%      0.14% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000              32      0.05%      0.19% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000              45      0.07%      0.26% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000              42      0.06%      0.32% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000              53      0.08%      0.40% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000              58      0.09%      0.48% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000             79      0.12%      0.60% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             66991     99.40%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          19279000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 67396                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2712                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         13078303.834808                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        17872719.501885                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             1      0.04%      0.07% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             1      0.04%      0.11% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.11% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.11% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             1      0.04%      0.15% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             1      0.04%      0.18% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            1      0.04%      0.22% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2706     99.78%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           64000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       166558000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2712                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 70108                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             506184.301364                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            470475.216293                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                     20      0.03%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 3      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 4      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 4      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 5      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 8      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 7      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                16      0.02%      0.10% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                18      0.03%      0.13% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                24      0.03%      0.16% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                61      0.09%      0.25% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                50      0.07%      0.32% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                52      0.07%      0.39% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                67      0.10%      0.49% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                76      0.11%      0.60% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000               98      0.14%      0.74% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               69592     99.26%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            19279000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   70108                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         3546                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.190073                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.394565                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             2875     81.08%     81.08% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              668     18.84%     99.92% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                3      0.08%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         3546                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         3546                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            3546    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         3546                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              3546                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean            19.005358                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            4.335796                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-3                     5      0.14%      0.14% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-7                    20      0.56%      0.71% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-11                  100      2.82%      3.53% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-15                 569     16.05%     19.57% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-19                1289     36.35%     55.92% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-23                1078     30.40%     86.32% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-27                 390     11.00%     97.32% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-31                  76      2.14%     99.46% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-35                  14      0.39%     99.86% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-39                   4      0.11%     99.97% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::40-43                   0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::44-47                   1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                3546                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             3546                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.764805                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           1.541879                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   2011     56.71%     56.71% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   1031     29.08%     85.79% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    327      9.22%     95.01% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     72      2.03%     97.04% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     24      0.68%     97.72% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     14      0.39%     98.11% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                      8      0.23%     98.34% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                     14      0.39%     98.73% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      4      0.11%     98.84% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                     13      0.37%     99.21% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     6      0.17%     99.38% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     4      0.11%     99.49% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     6      0.17%     99.66% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     5      0.14%     99.80% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     2      0.06%     99.86% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%     99.86% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     4      0.11%     99.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               3546                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        67793                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        67793    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         67793                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2685                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         2685    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2685                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          3546                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     489403271.291596                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    109969226.881641                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07            3      0.08%      0.08% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08           10      0.28%      0.37% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08           10      0.28%      0.65% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08           58      1.64%      2.28% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08          221      6.23%      8.52% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08          359     10.12%     18.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08          885     24.96%     43.60% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08          751     21.18%     64.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08          741     20.90%     85.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08          370     10.43%     96.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08           87      2.45%     98.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08           30      0.85%     99.41% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08           15      0.42%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08            4      0.11%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09            1      0.03%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            1      0.03%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            3546                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        489294257.850484      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  17355008                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         3546                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    19376875.352510                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   38563831.662460                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-3.35544e+07         3064     86.41%     86.41% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-6.71089e+07          283      7.98%     94.39% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-1.00663e+08           83      2.34%     96.73% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.34218e+08           51      1.44%     98.17% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.67772e+08           10      0.28%     98.45% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-2.01327e+08            7      0.20%     98.65% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.34881e+08           18      0.51%     99.15% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.68435e+08           10      0.28%     99.44% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-3.0199e+08            6      0.17%     99.61% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.35544e+08           11      0.31%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.03%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.02653e+08-4.36208e+08            2      0.06%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           3546                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       19378919.391804      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 687360                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           67793                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       100570.911451                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      99032.041888                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      22392.370107                       # Read request-response latency
system.Lmon1.readLatencyHist::0-65535             124      0.18%      0.18% # Read request-response latency
system.Lmon1.readLatencyHist::65536-131071        63202     93.23%     93.41% # Read request-response latency
system.Lmon1.readLatencyHist::131072-196607         3702      5.46%     98.87% # Read request-response latency
system.Lmon1.readLatencyHist::196608-262143          708      1.04%     99.92% # Read request-response latency
system.Lmon1.readLatencyHist::262144-327679           25      0.04%     99.95% # Read request-response latency
system.Lmon1.readLatencyHist::327680-393215            7      0.01%     99.96% # Read request-response latency
system.Lmon1.readLatencyHist::393216-458751            6      0.01%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::458752-524287            4      0.01%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::524288-589823            7      0.01%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::589824-655359            5      0.01%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::655360-720895            2      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::720896-786431            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::786432-851967            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::851968-917503            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             67793                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               67793                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           523205.021167                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          477329.421484                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                   21      0.03%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               3      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               3      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               2      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               6      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               8      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000              11      0.02%      0.08% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               7      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000              12      0.02%      0.11% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000              18      0.03%      0.14% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000              26      0.04%      0.18% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000              30      0.04%      0.22% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000              35      0.05%      0.27% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000              48      0.07%      0.34% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000              66      0.10%      0.44% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000              71      0.10%      0.54% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000             65      0.10%      0.64% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             67359     99.36%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          13939000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 67793                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2685                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         13231587.709497                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        18325788.817290                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             4      0.15%      0.19% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             3      0.11%      0.30% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             1      0.04%      0.34% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            1      0.04%      0.37% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            2675     99.63%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           67000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       204898000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2685                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 70478                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             503272.482193                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            459928.725857                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                     21      0.03%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 3      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 3      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 2      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 6      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 9      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                12      0.02%      0.08% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 9      0.01%      0.10% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                16      0.02%      0.12% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                18      0.03%      0.14% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                29      0.04%      0.18% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                53      0.08%      0.26% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                43      0.06%      0.32% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                59      0.08%      0.40% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                83      0.12%      0.52% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                77      0.11%      0.63% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000               76      0.11%      0.74% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               69957     99.26%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            13939000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   70478                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         3546                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.178511                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.383732                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             2914     82.18%     82.18% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              631     17.79%     99.97% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                1      0.03%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         3546                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         3546                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            3546    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         3546                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              3546                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean            19.117315                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            4.302563                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-3                     4      0.11%      0.11% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-7                    18      0.51%      0.62% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-11                  101      2.85%      3.47% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-15                 532     15.00%     18.47% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-19                1276     35.98%     54.46% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-23                1103     31.11%     85.56% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-27                 427     12.04%     97.60% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-31                  62      1.75%     99.35% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-35                  18      0.51%     99.86% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-39                   4      0.11%     99.97% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::40-43                   0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::44-47                   1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                3546                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             3546                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.756909                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           1.506400                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   2031     57.28%     57.28% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   1033     29.13%     86.41% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    283      7.98%     94.39% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     83      2.34%     96.73% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     30      0.85%     97.57% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     21      0.59%     98.17% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                     10      0.28%     98.45% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                      7      0.20%     98.65% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                     10      0.28%     98.93% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      8      0.23%     99.15% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                    10      0.28%     99.44% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     6      0.17%     99.61% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     5      0.14%     99.75% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     6      0.17%     99.92% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     1      0.03%     99.94% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%     99.94% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     2      0.06%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               3546                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        67672                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        67672    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         67672                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2695                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean    255.905380                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   255.473801                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev     4.912028                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             1      0.04%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2694     99.96%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2695                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          3546                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     488536943.034405                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean    474329662.458826                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    110799992.133709                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07            4      0.11%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08            8      0.23%      0.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08           13      0.37%      0.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08           57      1.61%      2.31% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08          226      6.37%      8.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08          345      9.73%     18.42% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08          923     26.03%     44.44% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08          690     19.46%     63.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08          770     21.71%     85.62% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08          376     10.60%     96.22% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08           75      2.12%     98.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08           45      1.27%     99.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08            6      0.17%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08            4      0.11%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09            3      0.08%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            1      0.03%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            3546                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        488420943.419792      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  17324032                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         3546                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    19449069.373942                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   38131966.021989                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-3.35544e+07         3053     86.10%     86.10% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-6.71089e+07          306      8.63%     94.73% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-1.00663e+08           77      2.17%     96.90% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.34218e+08           46      1.30%     98.20% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.67772e+08            9      0.25%     98.45% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-2.01327e+08            5      0.14%     98.59% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.34881e+08           23      0.65%     99.24% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.68435e+08            8      0.23%     99.46% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-3.0199e+08            3      0.08%     99.55% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.35544e+08           12      0.34%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+08-3.69099e+08            2      0.06%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.03%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           3546                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       19443904.856768      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 689665                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           67672                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       100572.529259                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      99033.397333                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      22345.073887                       # Read request-response latency
system.Lmon2.readLatencyHist::0-65535             129      0.19%      0.19% # Read request-response latency
system.Lmon2.readLatencyHist::65536-131071        63003     93.10%     93.29% # Read request-response latency
system.Lmon2.readLatencyHist::131072-196607         3799      5.61%     98.91% # Read request-response latency
system.Lmon2.readLatencyHist::196608-262143          686      1.01%     99.92% # Read request-response latency
system.Lmon2.readLatencyHist::262144-327679           26      0.04%     99.96% # Read request-response latency
system.Lmon2.readLatencyHist::327680-393215            5      0.01%     99.96% # Read request-response latency
system.Lmon2.readLatencyHist::393216-458751            9      0.01%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::458752-524287            1      0.00%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::524288-589823            4      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::589824-655359            6      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::655360-720895            4      0.01%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::720896-786431            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::786432-851967            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::851968-917503            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             67672                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               67672                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           524130.511881                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          474490.608027                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                   21      0.03%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               2      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               3      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               3      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000              10      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000              12      0.02%      0.08% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000              13      0.02%      0.10% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000              15      0.02%      0.12% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000              12      0.02%      0.14% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000              27      0.04%      0.18% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000              24      0.04%      0.22% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000              28      0.04%      0.26% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000              47      0.07%      0.33% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000              41      0.06%      0.39% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000              77      0.11%      0.50% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000             56      0.08%      0.58% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             67277     99.42%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          11408000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 67672                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2695                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         13536038.589981                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        26494109.426911                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             2      0.07%      0.11% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            2      0.07%      0.19% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2690     99.81%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           64000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value      1013368000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2695                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 70367                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             504065.769466                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            457885.794819                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                     21      0.03%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 2      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 3      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 3      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                12      0.02%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                13      0.02%      0.08% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                14      0.02%      0.10% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                20      0.03%      0.13% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                15      0.02%      0.15% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                31      0.04%      0.20% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                57      0.08%      0.28% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                33      0.05%      0.32% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                56      0.08%      0.40% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                61      0.09%      0.49% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                86      0.12%      0.61% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000               74      0.11%      0.72% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               69862     99.28%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            11408000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   70367                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         3546                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.192893                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.396053                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             2864     80.77%     80.77% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              680     19.18%     99.94% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                2      0.06%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         3546                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         3546                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            3546    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         3546                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              3546                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean            19.083474                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean           18.532453                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            4.317031                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-3                     4      0.11%      0.11% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-7                    20      0.56%      0.68% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-11                  104      2.93%      3.61% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-15                 531     14.97%     18.58% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-19                1279     36.07%     54.65% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-23                1098     30.96%     85.62% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-27                 425     11.99%     97.60% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-31                  72      2.03%     99.63% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-35                   6      0.17%     99.80% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-39                   6      0.17%     99.97% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::40-43                   1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                3546                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             3546                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.759729                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           1.489530                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   2003     56.49%     56.49% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   1050     29.61%     86.10% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    306      8.63%     94.73% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     77      2.17%     96.90% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     33      0.93%     97.83% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     13      0.37%     98.20% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                      9      0.25%     98.45% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                      5      0.14%     98.59% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                     12      0.34%     98.93% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                     11      0.31%     99.24% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     8      0.23%     99.46% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     3      0.08%     99.55% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     8      0.23%     99.77% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     4      0.11%     99.89% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     2      0.06%     99.94% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     1      0.03%     99.97% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               3546                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        67350                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        67350    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         67350                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2724                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2724    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2724                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          3546                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     486205076.142132                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean    471974394.156889                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    110395062.527094                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07            4      0.11%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08            8      0.23%      0.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08           13      0.37%      0.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08           50      1.41%      2.12% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08          257      7.25%      9.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08          359     10.12%     19.49% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08          922     26.00%     45.49% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08          678     19.12%     64.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08          753     21.24%     85.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08          370     10.43%     96.28% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08           82      2.31%     98.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08           36      1.02%     99.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08           10      0.28%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08            1      0.03%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09            2      0.06%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09            1      0.03%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            3546                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        486096916.587702      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  17241600                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         3546                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    19665651.438240                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   40231953.970279                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07         3054     86.13%     86.13% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07          293      8.26%     94.39% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08           85      2.40%     96.79% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08           40      1.13%     97.91% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08           15      0.42%     98.34% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08           13      0.37%     98.70% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08           18      0.51%     99.21% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            7      0.20%     99.41% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            6      0.17%     99.58% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            6      0.17%     99.75% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            2      0.06%     99.80% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            2      0.06%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            4      0.11%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            1      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           3546                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       19660400.902523      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 697344                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           67350                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       100687.756496                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      99133.630218                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      22432.877359                       # Read request-response latency
system.Lmon3.readLatencyHist::0-65535             120      0.18%      0.18% # Read request-response latency
system.Lmon3.readLatencyHist::65536-131071        62642     93.01%     93.19% # Read request-response latency
system.Lmon3.readLatencyHist::131072-196607         3825      5.68%     98.87% # Read request-response latency
system.Lmon3.readLatencyHist::196608-262143          715      1.06%     99.93% # Read request-response latency
system.Lmon3.readLatencyHist::262144-327679           21      0.03%     99.96% # Read request-response latency
system.Lmon3.readLatencyHist::327680-393215            5      0.01%     99.97% # Read request-response latency
system.Lmon3.readLatencyHist::393216-458751            6      0.01%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::458752-524287            5      0.01%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::524288-589823            2      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::589824-655359            4      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::655360-720895            2      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::720896-786431            3      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::786432-851967            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::851968-917503            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             67350                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon3.ittReadRead::samples               67350                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           526912.917595                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          486617.304968                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                   17      0.03%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               3      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               3      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               5      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               5      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               4      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               9      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000              10      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000              13      0.02%      0.11% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000              14      0.02%      0.13% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000              34      0.05%      0.18% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000              26      0.04%      0.22% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000              41      0.06%      0.28% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000              49      0.07%      0.35% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000              50      0.07%      0.43% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000              78      0.12%      0.54% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000             70      0.10%      0.65% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             66914     99.35%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          19647000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 67350                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2724                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         13008196.402349                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        18304486.924670                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             1      0.04%      0.07% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.07% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             1      0.04%      0.11% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             1      0.04%      0.15% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.15% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             1      0.04%      0.18% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            1      0.04%      0.22% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2718     99.78%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           61000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       145333000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2724                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 70074                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             506164.939921                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            464049.547799                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                     17      0.02%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 3      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 3      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 5      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 5      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 4      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                12      0.02%      0.08% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                13      0.02%      0.10% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                19      0.03%      0.12% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                15      0.02%      0.14% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                37      0.05%      0.20% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                55      0.08%      0.28% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                47      0.07%      0.34% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                54      0.08%      0.42% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                67      0.10%      0.52% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                89      0.13%      0.64% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000               82      0.12%      0.76% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               69542     99.24%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            12744000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   70074                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         3546                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.196842                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.399790                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             2851     80.40%     80.40% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              692     19.51%     99.92% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                3      0.08%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         3546                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         3546                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            3546    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         3546                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              3546                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean            18.992386                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean           18.439667                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            4.302353                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-3                     5      0.14%      0.14% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-7                    20      0.56%      0.71% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-11                  100      2.82%      3.53% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-15                 570     16.07%     19.60% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-19                1264     35.65%     55.25% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-23                1088     30.68%     85.93% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-27                 418     11.79%     97.72% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-31                  68      1.92%     99.63% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-35                  10      0.28%     99.92% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-39                   2      0.06%     99.97% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::40-43                   1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                3546                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             3546                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.768190                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           1.571561                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   2032     57.30%     57.30% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   1022     28.82%     86.13% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    293      8.26%     94.39% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     85      2.40%     96.79% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     27      0.76%     97.55% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     13      0.37%     97.91% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                     15      0.42%     98.34% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                     13      0.37%     98.70% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      8      0.23%     98.93% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                     10      0.28%     99.21% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     7      0.20%     99.41% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     6      0.17%     99.58% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     4      0.11%     99.69% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     2      0.06%     99.75% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     2      0.06%     99.80% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     2      0.06%     99.86% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     2      0.06%     99.92% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     2      0.06%     99.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               3546                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       292674                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       292674    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         292674                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        10816                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.976424                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.868787                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.451923                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        10815     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         10816                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           3546                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      1950682459.108855                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     1905932709.102399                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     388033707.799963                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08            4      0.11%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08            6      0.17%      0.28% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08           14      0.39%      0.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09           24      0.68%      1.35% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09          123      3.47%      4.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09          417     11.76%     16.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09          904     25.49%     42.08% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09          995     28.06%     70.14% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09          696     19.63%     89.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09          269      7.59%     97.35% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09           61      1.72%     99.07% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09           20      0.56%     99.63% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09            8      0.23%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09            3      0.08%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09            1      0.03%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            1      0.03%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             3546                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         1950241038.278835      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   69174016                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          3546                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     78070614.777214                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    136404443.588779                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.34218e+08         3270     92.22%     92.22% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.68435e+08          161      4.54%     96.76% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-4.02653e+08           23      0.65%     97.41% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-5.36871e+08           14      0.39%     97.80% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.71089e+08           17      0.48%     98.28% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-8.05306e+08           13      0.37%     98.65% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-9.39524e+08           18      0.51%     99.15% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.07374e+09           13      0.37%     99.52% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.20796e+09           13      0.37%     99.89% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.34218e+09            0      0.00%     99.89% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+09-1.4764e+09            4      0.11%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.4764e+09-1.61061e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            3546                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        78057016.358012      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2768641                       # Number of bytes written
system.Hmon.readLatencyHist::samples           270211                       # Read request-response latency
system.Hmon.readLatencyHist::mean        110427.551062                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       108856.755975                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       23201.012844                       # Read request-response latency
system.Hmon.readLatencyHist::0-65535              487      0.18%      0.18% # Read request-response latency
system.Hmon.readLatencyHist::65536-131071       247489     91.59%     91.77% # Read request-response latency
system.Hmon.readLatencyHist::131072-196607        18381      6.80%     98.57% # Read request-response latency
system.Hmon.readLatencyHist::196608-262143         3492      1.29%     99.87% # Read request-response latency
system.Hmon.readLatencyHist::262144-327679          219      0.08%     99.95% # Read request-response latency
system.Hmon.readLatencyHist::327680-393215           49      0.02%     99.97% # Read request-response latency
system.Hmon.readLatencyHist::393216-458751           22      0.01%     99.97% # Read request-response latency
system.Hmon.readLatencyHist::458752-524287           18      0.01%     99.98% # Read request-response latency
system.Hmon.readLatencyHist::524288-589823           17      0.01%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::589824-655359           20      0.01%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::655360-720895           11      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::720896-786431            6      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::786432-851967            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::851968-917503            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             270211                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               292674                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            121191.050452                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           139726.947223                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                72      0.02%      0.02% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                  9974      3.41%      3.43% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000              9429      3.22%      6.65% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000             9052      3.09%      9.75% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000            13001      4.44%     14.19% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000             9219      3.15%     17.34% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000             8529      2.91%     20.25% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000             8167      2.79%     23.04% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000             9433      3.22%     26.27% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000             7174      2.45%     28.72% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000             7042      2.41%     31.12% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             6663      2.28%     33.40% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             7012      2.40%     35.80% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             7039      2.41%     38.20% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             6179      2.11%     40.31% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             7346      2.51%     42.82% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             5895      2.01%     44.84% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             6217      2.12%     46.96% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             5689      1.94%     48.90% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             6560      2.24%     51.15% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            5503      1.88%     53.03% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             137479     46.97%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                  0                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value           10626500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 292674                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              10816                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          3279351.886095                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         4714710.032072                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            245      2.27%      2.27% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             58      0.54%      2.80% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             60      0.55%      3.36% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             63      0.58%      3.94% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             43      0.40%      4.34% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             43      0.40%      4.73% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             39      0.36%      5.09% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             33      0.31%      5.40% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             44      0.41%      5.81% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             46      0.43%      6.23% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             47      0.43%      6.67% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             35      0.32%      6.99% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             48      0.44%      7.43% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             29      0.27%      7.70% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             37      0.34%      8.04% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             42      0.39%      8.43% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            46      0.43%      8.86% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows             9858     91.14%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value         72963000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                10816                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 303490                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              116871.956242                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             137271.057566                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                  73      0.02%      0.02% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                   10443      3.44%      3.47% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                9807      3.23%      6.70% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000               9414      3.10%      9.80% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000              14809      4.88%     14.68% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000               9859      3.25%     17.93% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000               9117      3.00%     20.93% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               8770      2.89%     23.82% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000              10127      3.34%     27.16% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000               7927      2.61%     29.77% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000               7499      2.47%     32.24% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000               7183      2.37%     34.61% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               7708      2.54%     37.15% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000               7347      2.42%     39.57% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               6684      2.20%     41.77% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               9419      3.10%     44.87% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               6031      1.99%     46.86% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               6363      2.10%     48.96% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000               5982      1.97%     50.93% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               6657      2.19%     53.12% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              5791      1.91%     55.03% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               136480     44.97%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value             10626500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   303490                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         3546                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.832205                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.868369                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0              1475     41.60%     41.60% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1              1370     38.64%     80.23% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2               549     15.48%     95.71% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3               128      3.61%     99.32% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                21      0.59%     99.92% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 3      0.08%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          3546                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         3546                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             3546    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         3546                       # Outstanding write transactions
system.Hmon.readTransHist::samples               3546                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             82.533277                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean            80.698305                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev            15.883307                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-15                     4      0.11%      0.11% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-31                   19      0.54%      0.65% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-47                   39      1.10%      1.75% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-63                  289      8.15%      9.90% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-79                 1085     30.60%     40.50% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-95                 1428     40.27%     80.77% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-111                 588     16.58%     97.35% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-127                 81      2.28%     99.63% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-143                 10      0.28%     99.92% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-159                  2      0.06%     99.97% # Histogram of read transactions per sample period
system.Hmon.readTransHist::160-175                  1      0.03%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::176-191                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::192-207                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::208-223                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::224-239                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::240-255                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::256-271                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::272-287                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::288-303                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::304-319                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 3546                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              3546                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             3.049633                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            5.328299                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                  2755     77.69%     77.69% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                   643     18.13%     95.83% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                   42      1.18%     97.01% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                  14      0.39%     97.41% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                  11      0.31%     97.72% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                  13      0.37%     98.08% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                   9      0.25%     98.34% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                  11      0.31%     98.65% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                  15      0.42%     99.07% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                  11      0.31%     99.38% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                  12      0.34%     99.72% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   6      0.17%     99.89% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   0      0.00%     99.89% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   2      0.06%     99.94% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   2      0.06%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                3546                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     4830574                       # DTB read hits
system.cpu0.dtb.read_misses                     91269                       # DTB read misses
system.cpu0.dtb.write_hits                     807048                       # DTB write hits
system.cpu0.dtb.write_misses                      113                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 4921843                       # DTB read accesses
system.cpu0.dtb.write_accesses                 807161                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                          5637622                       # DTB hits
system.cpu0.dtb.misses                          91382                       # DTB misses
system.cpu0.dtb.accesses                      5729004                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    18339850                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                18339850                       # ITB inst accesses
system.cpu0.itb.hits                         18339850                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     18339850                       # DTB accesses
system.cpu0.numCycles                        70234875                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   17163117                       # Number of instructions committed
system.cpu0.committedOps                     17323615                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             14016640                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                      73423                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      2273152                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    14016640                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads           19746226                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          10015044                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads            66433416                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           10583023                       # number of times the CC registers were written
system.cpu0.num_mem_refs                      5644991                       # number of memory refs
system.cpu0.num_load_insts                    4831363                       # Number of load instructions
system.cpu0.num_store_insts                    813628                       # Number of store instructions
system.cpu0.num_idle_cycles              1226357.571144                       # Number of idle cycles
system.cpu0.num_busy_cycles              69008517.428856                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.982539                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.017461                       # Percentage of idle cycles
system.cpu0.Branches                          2884561                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 11686340     67.43%     67.43% # Class of executed instruction
system.cpu0.op_class::IntMult                     258      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                20      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::MemRead                 4831363     27.88%     95.31% # Class of executed instruction
system.cpu0.op_class::MemWrite                 813628      4.69%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  17331609                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      47                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             2246                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           14658463                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2246                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6526.475067                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         36681946                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        36681946                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     18337604                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       18337604                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     18337604                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        18337604                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     18337604                       # number of overall hits
system.cpu0.icache.overall_hits::total       18337604                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         2246                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2246                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         2246                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2246                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         2246                       # number of overall misses
system.cpu0.icache.overall_misses::total         2246                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    100160913                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    100160913                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    100160913                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    100160913                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    100160913                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    100160913                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     18339850                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     18339850                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     18339850                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     18339850                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     18339850                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     18339850                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000122                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000122                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000122                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000122                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000122                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000122                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 44595.241763                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 44595.241763                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 44595.241763                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 44595.241763                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 44595.241763                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 44595.241763                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         2246                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2246                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         2246                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2246                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         2246                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         2246                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst     95482087                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     95482087                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst     95482087                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     95482087                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst     95482087                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     95482087                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000122                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000122                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000122                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000122                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000122                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 42512.060107                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42512.060107                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 42512.060107                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 42512.060107                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 42512.060107                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 42512.060107                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               259                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements            91294                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          245.481387                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3773773                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            91294                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            41.336484                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   245.481387                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.958912                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.958912                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          210                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         11422207                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        11422207                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data      4673800                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        4673800                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data       763956                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        763956                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          149                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          149                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data        13525                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        13525                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data         8768                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         8768                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data      5437756                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5437756                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data      5437905                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5437905                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       138958                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       138958                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        28577                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        28577                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data          179                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          179                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data         3952                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         3952                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data         5501                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5501                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       167535                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        167535                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       167714                       # number of overall misses
system.cpu0.dcache.overall_misses::total       167714                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data   6286725630                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6286725630                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data   1281177370                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1281177370                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data     37801921                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     37801921                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data    153432489                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    153432489                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data       570000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       570000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data   7567903000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7567903000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data   7567903000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7567903000                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data      4812758                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4812758                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data       792533                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       792533                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          328                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          328                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data        17477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data        14269                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        14269                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data      5605291                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5605291                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data      5605619                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5605619                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.028873                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.028873                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.036058                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.036058                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.545732                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.545732                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.226126                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.226126                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.385521                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.385521                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.029889                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.029889                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.029919                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.029919                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 45241.912161                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45241.912161                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 44832.465619                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 44832.465619                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data  9565.263411                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9565.263411                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 27891.744955                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 27891.744955                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 45172.071507                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45172.071507                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 45123.859666                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45123.859666                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3652                       # number of writebacks
system.cpu0.dcache.writebacks::total             3652                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::system.cpu0.data            2                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data          139                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          139                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::system.cpu0.data            2                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::system.cpu0.data            2                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       138956                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       138956                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        28577                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        28577                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data          179                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          179                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data         3813                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3813                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data         5477                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5477                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       167533                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       167533                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       167712                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       167712                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data   6005174268                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6005174268                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data   1223903626                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1223903626                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      5075000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      5075000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data     25166069                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     25166069                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data    142523511                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    142523511                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data       516000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       516000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data   7229077894                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7229077894                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data   7234152894                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7234152894                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data       390487                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total       390487                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data       991000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       991000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      1381487                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      1381487                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.028872                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.028872                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.036058                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036058                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.545732                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.545732                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.218172                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.218172                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.383839                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.383839                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.029888                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.029888                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.029919                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.029919                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 43216.372578                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 43216.372578                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 42828.275396                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42828.275396                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 28351.955307                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 28351.955307                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data  6600.070548                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6600.070548                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 26022.185686                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 26022.185686                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 43150.172766                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 43150.172766                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 43134.378542                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 43134.378542                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry              7315                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     4907223                       # DTB read hits
system.cpu1.dtb.read_misses                     91604                       # DTB read misses
system.cpu1.dtb.write_hits                     802076                       # DTB write hits
system.cpu1.dtb.write_misses                      110                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 4998827                       # DTB read accesses
system.cpu1.dtb.write_accesses                 802186                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                          5709299                       # DTB hits
system.cpu1.dtb.misses                          91714                       # DTB misses
system.cpu1.dtb.accesses                      5801013                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    18633477                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                18633477                       # ITB inst accesses
system.cpu1.itb.hits                         18633477                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     18633477                       # DTB accesses
system.cpu1.numCycles                        70866278                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   17457185                       # Number of instructions committed
system.cpu1.committedOps                     17614261                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             14223713                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                      71956                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      2327368                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    14223713                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads           19973406                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          10145702                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads            67531175                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           10811636                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      5715800                       # number of memory refs
system.cpu1.num_load_insts                    4907833                       # Number of load instructions
system.cpu1.num_store_insts                    807967                       # Number of store instructions
system.cpu1.num_idle_cycles              75101.051917                       # Number of idle cycles
system.cpu1.num_busy_cycles              70791176.948083                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.998940                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.001060                       # Percentage of idle cycles
system.cpu1.Branches                          2951555                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 11905326     67.56%     67.56% # Class of executed instruction
system.cpu1.op_class::IntMult                     199      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 2      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     67.56% # Class of executed instruction
system.cpu1.op_class::MemRead                 4907833     27.85%     95.41% # Class of executed instruction
system.cpu1.op_class::MemWrite                 807967      4.59%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  17621327                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      40                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             1944                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15495697                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1944                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7971.037551                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         37268898                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        37268898                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     18631533                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18631533                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     18631533                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18631533                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     18631533                       # number of overall hits
system.cpu1.icache.overall_hits::total       18631533                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         1944                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1944                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         1944                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1944                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         1944                       # number of overall misses
system.cpu1.icache.overall_misses::total         1944                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst     67673620                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     67673620                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst     67673620                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     67673620                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst     67673620                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     67673620                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     18633477                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18633477                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     18633477                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18633477                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     18633477                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18633477                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000104                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000104                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000104                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000104                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000104                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000104                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 34811.532922                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 34811.532922                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 34811.532922                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 34811.532922                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 34811.532922                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 34811.532922                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         1944                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1944                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         1944                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1944                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         1944                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1944                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst     63664380                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     63664380                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst     63664380                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     63664380                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst     63664380                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     63664380                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 32749.166667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 32749.166667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 32749.166667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 32749.166667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 32749.166667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 32749.166667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               167                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements            90737                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          245.610735                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6214081                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            90737                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            68.484532                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   245.610735                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.959417                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.959417                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          241                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         11569981                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        11569981                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data      4747493                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4747493                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data       755352                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        755352                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          120                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          120                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data        13518                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        13518                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data         8660                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8660                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data      5502845                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5502845                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data      5502965                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5502965                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       141979                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       141979                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        32273                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        32273                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data          171                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          171                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data         3932                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3932                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data         5534                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5534                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       174252                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        174252                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       174423                       # number of overall misses
system.cpu1.dcache.overall_misses::total       174423                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data   6384646961                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6384646961                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   1395405810                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1395405810                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data     35498389                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     35498389                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data    155640493                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    155640493                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data       408000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       408000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data   7780052771                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7780052771                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data   7780052771                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7780052771                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data      4889472                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4889472                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data       787625                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       787625                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          291                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          291                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data        17450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data        14194                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14194                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data      5677097                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5677097                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data      5677388                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5677388                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.029038                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029038                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.040975                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.040975                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.587629                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.587629                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.225330                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.225330                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.389883                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.389883                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.030694                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.030694                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.030722                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.030722                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 44968.952880                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44968.952880                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 43237.561119                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 43237.561119                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data  9028.074517                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  9028.074517                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 28124.411456                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 28124.411456                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 44648.283928                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44648.283928                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 44604.511853                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44604.511853                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3524                       # number of writebacks
system.cpu1.dcache.writebacks::total             3524                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::system.cpu1.data            2                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data          132                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          132                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::system.cpu1.data            2                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::system.cpu1.data            2                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       141977                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       141977                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        32273                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        32273                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data          171                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          171                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data         3800                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3800                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data         5516                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5516                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       174250                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       174250                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       174421                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       174421                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data   6096952857                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6096952857                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data   1330694178                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1330694178                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      4551005                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      4551005                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data     23411604                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     23411604                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data    144639507                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    144639507                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data       370000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       370000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data   7427647035                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7427647035                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data   7432198040                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7432198040                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data       392992                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       392992                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data       831000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       831000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      1223992                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      1223992                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.029037                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029037                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.040975                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040975                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.587629                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.587629                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.217765                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.217765                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.388615                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.388615                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.030694                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.030694                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.030722                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.030722                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 42943.243321                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 42943.243321                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 41232.428903                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 41232.428903                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 26614.064327                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 26614.064327                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data  6160.948421                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6160.948421                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 26221.810551                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 26221.810551                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 42626.381836                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 42626.381836                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 42610.683576                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 42610.683576                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry              7535                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     4841774                       # DTB read hits
system.cpu2.dtb.read_misses                     87809                       # DTB read misses
system.cpu2.dtb.write_hits                     781596                       # DTB write hits
system.cpu2.dtb.write_misses                      122                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 4929583                       # DTB read accesses
system.cpu2.dtb.write_accesses                 781718                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          5623370                       # DTB hits
system.cpu2.dtb.misses                          87931                       # DTB misses
system.cpu2.dtb.accesses                      5711301                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    18399916                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                18399916                       # ITB inst accesses
system.cpu2.itb.hits                         18399916                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                     18399916                       # DTB accesses
system.cpu2.numCycles                        70202618                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   17267397                       # Number of instructions committed
system.cpu2.committedOps                     17425888                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             14045679                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                      72056                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      2318509                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    14045679                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads           19663687                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           9993883                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads            66772009                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           10742405                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      5630115                       # number of memory refs
system.cpu2.num_load_insts                    4842472                       # Number of load instructions
system.cpu2.num_store_insts                    787643                       # Number of store instructions
system.cpu2.num_idle_cycles              1301869.497595                       # Number of idle cycles
system.cpu2.num_busy_cycles              68900748.502405                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.981456                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.018544                       # Percentage of idle cycles
system.cpu2.Branches                          2940469                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 11802948     67.70%     67.70% # Class of executed instruction
system.cpu2.op_class::IntMult                     210      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     67.70% # Class of executed instruction
system.cpu2.op_class::MemRead                 4842472     27.78%     95.48% # Class of executed instruction
system.cpu2.op_class::MemWrite                 787643      4.52%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  17433275                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     106                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             1995                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           18595542                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1995                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          9321.073684                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         36801827                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        36801827                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     18397921                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18397921                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     18397921                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18397921                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     18397921                       # number of overall hits
system.cpu2.icache.overall_hits::total       18397921                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         1995                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1995                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         1995                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1995                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         1995                       # number of overall misses
system.cpu2.icache.overall_misses::total         1995                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    105595407                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    105595407                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    105595407                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    105595407                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    105595407                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    105595407                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     18399916                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18399916                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     18399916                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18399916                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     18399916                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18399916                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000108                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000108                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000108                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000108                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000108                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000108                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 52930.028571                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 52930.028571                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 52930.028571                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 52930.028571                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 52930.028571                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 52930.028571                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         1995                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1995                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         1995                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1995                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         1995                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1995                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    101376593                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    101376593                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    101376593                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    101376593                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    101376593                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    101376593                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000108                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000108                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000108                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000108                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000108                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000108                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 50815.334837                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50815.334837                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 50815.334837                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50815.334837                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 50815.334837                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50815.334837                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               239                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements            87277                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          244.895421                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            6219217                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            87277                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            71.258373                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   244.895421                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.956623                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.956623                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          208                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         11395157                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        11395157                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data      4685481                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4685481                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data       736027                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        736027                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data          108                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          108                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data        13132                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        13132                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data         8567                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8567                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data      5421508                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5421508                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data      5421616                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5421616                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       138813                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       138813                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        31406                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        31406                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data          210                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          210                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data         4019                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         4019                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data         5343                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5343                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       170219                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        170219                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       170429                       # number of overall misses
system.cpu2.dcache.overall_misses::total       170429                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data   6202154142                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6202154142                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data   1349005862                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1349005862                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data     38299393                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     38299393                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data    146804489                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    146804489                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data       903499                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       903499                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data   7551160004                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7551160004                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data   7551160004                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7551160004                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data      4824294                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4824294                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data       767433                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       767433                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          318                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          318                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data        17151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data        13910                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        13910                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data      5591727                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5591727                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data      5592045                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5592045                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.028774                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.028774                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.040923                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040923                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.660377                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.660377                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.234330                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.234330                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.384112                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.384112                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.030441                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.030441                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.030477                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.030477                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 44679.922932                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 44679.922932                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 42953.762402                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 42953.762402                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data  9529.582732                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  9529.582732                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 27476.041363                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 27476.041363                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 44361.440286                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 44361.440286                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 44306.778799                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 44306.778799                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         3647                       # number of writebacks
system.cpu2.dcache.writebacks::total             3647                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::system.cpu2.data            1                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data          158                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          158                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::system.cpu2.data            1                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::system.cpu2.data            1                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       138812                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       138812                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        31406                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        31406                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data          210                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          210                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data         3861                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3861                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data         5316                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5316                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       170218                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       170218                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       170428                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       170428                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data   5920520234                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5920520234                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data   1286072126                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1286072126                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      6668008                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      6668008                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data     23976092                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     23976092                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data    136224511                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    136224511                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data       840501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       840501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data   7206592360                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7206592360                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data   7213260368                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7213260368                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data       386991                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       386991                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data       991000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       991000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      1377991                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      1377991                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.028774                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.028774                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.040923                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040923                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.660377                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.660377                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.225118                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.225118                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.382171                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.382171                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.030441                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.030441                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.030477                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.030477                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 42651.357476                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 42651.357476                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 40949.886200                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 40949.886200                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 31752.419048                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 31752.419048                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data  6209.814038                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6209.814038                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 25625.378292                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 25625.378292                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 42337.428239                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 42337.428239                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 42324.385477                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 42324.385477                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry              7494                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     4875454                       # DTB read hits
system.cpu3.dtb.read_misses                     91870                       # DTB read misses
system.cpu3.dtb.write_hits                     805217                       # DTB write hits
system.cpu3.dtb.write_misses                      121                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     8                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 4967324                       # DTB read accesses
system.cpu3.dtb.write_accesses                 805338                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                          5680671                       # DTB hits
system.cpu3.dtb.misses                          91991                       # DTB misses
system.cpu3.dtb.accesses                      5772662                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    18514423                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                18514423                       # ITB inst accesses
system.cpu3.itb.hits                         18514423                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                     18514423                       # DTB accesses
system.cpu3.numCycles                        70638084                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   17336651                       # Number of instructions committed
system.cpu3.committedOps                     17496498                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             14138717                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                      72440                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      2305808                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    14138717                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads           19879179                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          10090367                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads            67083232                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           10720406                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      5687181                       # number of memory refs
system.cpu3.num_load_insts                    4876036                       # Number of load instructions
system.cpu3.num_store_insts                    811145                       # Number of store instructions
system.cpu3.num_idle_cycles              305066.752414                       # Number of idle cycles
system.cpu3.num_busy_cycles              70333017.247586                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.995681                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.004319                       # Percentage of idle cycles
system.cpu3.Branches                          2924788                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 11816202     67.51%     67.51% # Class of executed instruction
system.cpu3.op_class::IntMult                     208      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     67.51% # Class of executed instruction
system.cpu3.op_class::MemRead                 4876036     27.86%     95.37% # Class of executed instruction
system.cpu3.op_class::MemWrite                 811145      4.63%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  17503593                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      53                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             1957                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           14791549                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1957                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          7558.277466                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         37030803                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        37030803                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     18512466                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       18512466                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     18512466                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        18512466                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     18512466                       # number of overall hits
system.cpu3.icache.overall_hits::total       18512466                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         1957                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1957                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         1957                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1957                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         1957                       # number of overall misses
system.cpu3.icache.overall_misses::total         1957                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst     59795423                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     59795423                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst     59795423                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     59795423                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst     59795423                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     59795423                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     18514423                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     18514423                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     18514423                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     18514423                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     18514423                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     18514423                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000106                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000106                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000106                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000106                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000106                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000106                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 30554.636178                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 30554.636178                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 30554.636178                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 30554.636178                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 30554.636178                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 30554.636178                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         1957                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1957                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         1957                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1957                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         1957                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1957                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst     55684577                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     55684577                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst     55684577                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     55684577                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst     55684577                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     55684577                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000106                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000106                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000106                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000106                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 28454.050588                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 28454.050588                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 28454.050588                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 28454.050588                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 28454.050588                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 28454.050588                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               189                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements            91168                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          245.575795                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            3480918                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            91168                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            38.181357                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   245.575795                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.959280                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.959280                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          214                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          213                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         11513195                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        11513195                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data      4715316                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4715316                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data       757818                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        757818                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data           89                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           89                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data        13527                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        13527                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data         8707                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         8707                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data      5473134                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5473134                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data      5473223                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5473223                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       142296                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       142296                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data        32839                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        32839                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data          187                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          187                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data         4027                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         4027                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data         5611                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5611                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       175135                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        175135                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       175322                       # number of overall misses
system.cpu3.dcache.overall_misses::total       175322                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data   6371527592                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   6371527592                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data   1443051346                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1443051346                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data     35987899                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     35987899                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data    155670488                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    155670488                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data       731000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       731000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data   7814578938                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   7814578938                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data   7814578938                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   7814578938                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data      4857612                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4857612                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data       790657                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       790657                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          276                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          276                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data        17554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data        14318                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        14318                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data      5648269                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5648269                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data      5648545                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5648545                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.029293                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.029293                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.041534                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.041534                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.677536                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.677536                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.229406                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.229406                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.391884                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.391884                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.031007                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.031007                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.031038                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.031038                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 44776.575533                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 44776.575533                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 43943.218308                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 43943.218308                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data  8936.652347                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  8936.652347                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 27743.804669                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 27743.804669                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 44620.315402                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 44620.315402                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 44572.722978                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 44572.722978                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         3639                       # number of writebacks
system.cpu3.dcache.writebacks::total             3639                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data          143                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       142296                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       142296                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data        32839                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        32839                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data          187                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          187                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data         3884                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3884                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data         5575                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5575                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       175135                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       175135                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       175322                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       175322                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data   6083328296                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6083328296                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data   1377228652                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1377228652                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      3881508                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      3881508                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data     24346585                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     24346585                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data    144565512                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    144565512                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data       677000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       677000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data   7460556948                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7460556948                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data   7464438456                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7464438456                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data       445995                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       445995                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data       959500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       959500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data      1405495                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1405495                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.029293                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.029293                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.041534                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.041534                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.677536                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.677536                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.221260                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.221260                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.389370                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.389370                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.031007                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.031007                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.031038                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.031038                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 42751.224883                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 42751.224883                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 41938.812144                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 41938.812144                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 20756.727273                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 20756.727273                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data  6268.430742                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6268.430742                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 25931.033543                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 25931.033543                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 42598.891986                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 42598.891986                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 42575.594940                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 42575.594940                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry              7520                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                     4851964                       # DTB read hits
system.cpu4.dtb.read_misses                     88268                       # DTB read misses
system.cpu4.dtb.write_hits                     786287                       # DTB write hits
system.cpu4.dtb.write_misses                      109                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                    10                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                 4940232                       # DTB read accesses
system.cpu4.dtb.write_accesses                 786396                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                          5638251                       # DTB hits
system.cpu4.dtb.misses                          88377                       # DTB misses
system.cpu4.dtb.accesses                      5726628                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    18438503                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                18438503                       # ITB inst accesses
system.cpu4.itb.hits                         18438503                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                     18438503                       # DTB accesses
system.cpu4.numCycles                        70201853                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   17297418                       # Number of instructions committed
system.cpu4.committedOps                     17456304                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             14077595                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                      72138                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      2317830                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    14077595                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads           19723920                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          10021989                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads            66894288                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           10749053                       # number of times the CC registers were written
system.cpu4.num_mem_refs                      5645342                       # number of memory refs
system.cpu4.num_load_insts                    4852650                       # Number of load instructions
system.cpu4.num_store_insts                    792692                       # Number of store instructions
system.cpu4.num_idle_cycles              1123834.402327                       # Number of idle cycles
system.cpu4.num_busy_cycles              69078018.597673                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.983991                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.016009                       # Percentage of idle cycles
system.cpu4.Branches                          2939695                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 11818347     67.67%     67.67% # Class of executed instruction
system.cpu4.op_class::IntMult                     279      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                16      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     67.67% # Class of executed instruction
system.cpu4.op_class::MemRead                 4852650     27.79%     95.46% # Class of executed instruction
system.cpu4.op_class::MemWrite                 792692      4.54%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  17463984                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      70                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             2262                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           17519445                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2262                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          7745.112732                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         36879268                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        36879268                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst     18436241                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       18436241                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst     18436241                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        18436241                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst     18436241                       # number of overall hits
system.cpu4.icache.overall_hits::total       18436241                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst         2262                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2262                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst         2262                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2262                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst         2262                       # number of overall misses
system.cpu4.icache.overall_misses::total         2262                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst     96594851                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     96594851                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst     96594851                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     96594851                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst     96594851                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     96594851                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst     18438503                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     18438503                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst     18438503                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     18438503                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst     18438503                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     18438503                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000123                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000123                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000123                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000123                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000123                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000123                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 42703.293988                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 42703.293988                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 42703.293988                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 42703.293988                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 42703.293988                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 42703.293988                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst         2262                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         2262                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst         2262                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         2262                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst         2262                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         2262                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst     91826149                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     91826149                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst     91826149                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     91826149                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst     91826149                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     91826149                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 40595.114500                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 40595.114500                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 40595.114500                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 40595.114500                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 40595.114500                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 40595.114500                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry               249                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements            88282                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          245.122075                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            6221146                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            88282                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            70.469020                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   245.122075                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.957508                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.957508                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          201                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          198                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         11425649                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        11425649                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data      4694792                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        4694792                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data       740773                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        740773                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data          224                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          224                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data        13072                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        13072                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data         8690                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         8690                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data      5435565                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         5435565                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data      5435789                       # number of overall hits
system.cpu4.dcache.overall_hits::total        5435789                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data       139670                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       139670                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data        31356                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        31356                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data          184                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total          184                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data         4007                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         4007                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data         5238                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         5238                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data       171026                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        171026                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data       171210                       # number of overall misses
system.cpu4.dcache.overall_misses::total       171210                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data   6222541343                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   6222541343                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data   1357296831                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   1357296831                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data     35744874                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     35744874                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data    144028986                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    144028986                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data       655000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total       655000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data   7579838174                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   7579838174                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data   7579838174                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   7579838174                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data      4834462                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      4834462                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data       772129                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       772129                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          408                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          408                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data        17079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        17079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data        13928                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        13928                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data      5606591                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      5606591                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data      5606999                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      5606999                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.028890                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.028890                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.040610                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.040610                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.450980                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.450980                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.234616                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.234616                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.376077                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.376077                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.030504                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.030504                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.030535                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.030535                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 44551.738691                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 44551.738691                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 43286.670207                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 43286.670207                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data  8920.607437                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total  8920.607437                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 27496.942726                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 27496.942726                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 44319.800346                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 44319.800346                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 44272.169698                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 44272.169698                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         3877                       # number of writebacks
system.cpu4.dcache.writebacks::total             3877                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::system.cpu4.data            7                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data          122                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          122                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::system.cpu4.data            7                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::system.cpu4.data            7                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data       139663                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       139663                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data        31356                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        31356                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data          168                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total          168                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data         3885                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         3885                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data         5222                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         5222                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data       171019                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       171019                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data       171187                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       171187                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data   5938757029                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5938757029                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data   1294437169                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   1294437169                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      6042008                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      6042008                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data     23772615                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     23772615                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data    133619014                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    133619014                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data       607000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total       607000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data   7233194198                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   7233194198                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data   7239236206                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   7239236206                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data       502984                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total       502984                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data      1078000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total      1078000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data      1580984                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      1580984                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.028889                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.028889                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.040610                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.040610                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.411765                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.411765                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.227472                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.227472                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.374928                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.374928                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.030503                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.030503                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.030531                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.030531                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 42522.049713                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 42522.049713                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 41281.960996                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 41281.960996                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 35964.333333                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 35964.333333                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data  6119.077220                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6119.077220                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 25587.708541                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 25587.708541                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 42294.681866                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 42294.681866                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 42288.469370                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 42288.469370                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry              7439                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                     4849095                       # DTB read hits
system.cpu5.dtb.read_misses                     90996                       # DTB read misses
system.cpu5.dtb.write_hits                     799621                       # DTB write hits
system.cpu5.dtb.write_misses                      118                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                 4940091                       # DTB read accesses
system.cpu5.dtb.write_accesses                 799739                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                          5648716                       # DTB hits
system.cpu5.dtb.misses                          91114                       # DTB misses
system.cpu5.dtb.accesses                      5739830                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                    18415775                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                18415775                       # ITB inst accesses
system.cpu5.itb.hits                         18415775                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                     18415775                       # DTB accesses
system.cpu5.numCycles                        70223352                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   17245973                       # Number of instructions committed
system.cpu5.committedOps                     17403721                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             14063448                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                      72148                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      2293544                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    14063448                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads           19769943                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          10036508                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads            66726275                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           10664931                       # number of times the CC registers were written
system.cpu5.num_mem_refs                      5655421                       # number of memory refs
system.cpu5.num_load_insts                    4849732                       # Number of load instructions
system.cpu5.num_store_insts                    805689                       # Number of store instructions
system.cpu5.num_idle_cycles              723759.854935                       # Number of idle cycles
system.cpu5.num_busy_cycles              69499592.145065                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.989693                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.010307                       # Percentage of idle cycles
system.cpu5.Branches                          2909237                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 11755379     67.52%     67.52% # Class of executed instruction
system.cpu5.op_class::IntMult                     203      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 2      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     67.52% # Class of executed instruction
system.cpu5.op_class::MemRead                 4849732     27.85%     95.37% # Class of executed instruction
system.cpu5.op_class::MemWrite                 805689      4.63%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  17411005                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      72                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             1887                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           14641416                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1887                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          7759.096979                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         36833437                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        36833437                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst     18413888                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       18413888                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst     18413888                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        18413888                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst     18413888                       # number of overall hits
system.cpu5.icache.overall_hits::total       18413888                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         1887                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1887                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         1887                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1887                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         1887                       # number of overall misses
system.cpu5.icache.overall_misses::total         1887                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst     62409950                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     62409950                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst     62409950                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     62409950                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst     62409950                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     62409950                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst     18415775                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     18415775                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst     18415775                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     18415775                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst     18415775                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     18415775                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000102                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000102                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000102                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000102                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000102                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000102                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 33073.635400                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 33073.635400                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 33073.635400                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 33073.635400                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 33073.635400                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 33073.635400                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         1887                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         1887                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         1887                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         1887                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         1887                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         1887                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst     58446050                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     58446050                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst     58446050                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     58446050                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst     58446050                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     58446050                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000102                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000102                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000102                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000102                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000102                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000102                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 30972.999470                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 30972.999470                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 30972.999470                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 30972.999470                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 30972.999470                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 30972.999470                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               194                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements            90943                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          245.337036                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            5749159                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            90943                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            63.217169                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   245.337036                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.958348                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.958348                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          208                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          208                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         11449405                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        11449405                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data      4689097                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        4689097                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data       752886                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        752886                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data           87                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total           87                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data        13398                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        13398                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data         8627                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         8627                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data      5441983                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         5441983                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data      5442070                       # number of overall hits
system.cpu5.dcache.overall_hits::total        5442070                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data       142342                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       142342                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data        32355                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        32355                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data          190                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          190                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data         3969                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         3969                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data         5504                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         5504                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data       174697                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        174697                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data       174887                       # number of overall misses
system.cpu5.dcache.overall_misses::total       174887                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data   6358427873                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   6358427873                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data   1391598306                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   1391598306                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data     35784388                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     35784388                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data    153537985                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    153537985                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data       659000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total       659000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data   7750026179                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   7750026179                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data   7750026179                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   7750026179                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data      4831439                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      4831439                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data       785241                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       785241                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          277                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          277                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data        17367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        17367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data        14131                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        14131                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data      5616680                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      5616680                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data      5616957                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      5616957                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.029462                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.029462                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.041204                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.041204                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.685921                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.685921                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.228537                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.228537                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.389498                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.389498                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.031103                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.031103                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.031136                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.031136                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 44670.075403                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 44670.075403                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 43010.301530                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 43010.301530                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data  9015.970773                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total  9015.970773                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 27895.709484                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 27895.709484                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 44362.674682                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 44362.674682                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 44314.478372                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 44314.478372                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         3691                       # number of writebacks
system.cpu5.dcache.writebacks::total             3691                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data          144                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          144                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data       142342                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       142342                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data        32355                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        32355                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data          190                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total          190                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data         3825                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         3825                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data         5478                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         5478                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data       174697                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       174697                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data       174887                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       174887                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data   6069850047                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   6069850047                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data   1326717686                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   1326717686                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      3332504                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      3332504                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data     24812602                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total     24812602                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data    142625015                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    142625015                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data       603000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total       603000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data   7396567733                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   7396567733                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data   7399900237                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   7399900237                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data       399991                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total       399991                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data       962500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total       962500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data      1362491                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      1362491                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.029462                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.029462                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.041204                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.041204                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.685921                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.685921                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.220245                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.220245                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.387658                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.387658                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.031103                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.031103                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.031136                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.031136                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 42642.719977                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 42642.719977                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 41005.028156                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 41005.028156                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 17539.494737                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 17539.494737                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data  6486.954771                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6486.954771                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 26035.964768                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 26035.964768                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 42339.408994                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 42339.408994                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 42312.465975                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 42312.465975                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry              7607                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                     4825971                       # DTB read hits
system.cpu6.dtb.read_misses                     91953                       # DTB read misses
system.cpu6.dtb.write_hits                     816235                       # DTB write hits
system.cpu6.dtb.write_misses                      105                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                 4917924                       # DTB read accesses
system.cpu6.dtb.write_accesses                 816340                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                          5642206                       # DTB hits
system.cpu6.dtb.misses                          92058                       # DTB misses
system.cpu6.dtb.accesses                      5734264                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                    18327421                       # ITB inst hits
system.cpu6.itb.inst_misses                        13                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                18327434                       # ITB inst accesses
system.cpu6.itb.hits                         18327421                       # DTB hits
system.cpu6.itb.misses                             13                       # DTB misses
system.cpu6.itb.accesses                     18327434                       # DTB accesses
system.cpu6.numCycles                        70447554                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                   17145314                       # Number of instructions committed
system.cpu6.committedOps                     17309891                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses             14014874                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu6.num_func_calls                      74052                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts      2266403                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                    14014874                       # number of integer instructions
system.cpu6.num_fp_insts                           64                       # number of float instructions
system.cpu6.num_int_register_reads           19770024                       # number of times the integer registers were read
system.cpu6.num_int_register_writes          10016330                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads            66378034                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes           10554611                       # number of times the CC registers were written
system.cpu6.num_mem_refs                      5649469                       # number of memory refs
system.cpu6.num_load_insts                    4826968                       # Number of load instructions
system.cpu6.num_store_insts                    822501                       # Number of store instructions
system.cpu6.num_idle_cycles              490403.380784                       # Number of idle cycles
system.cpu6.num_busy_cycles              69957150.619216                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.993039                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.006961                       # Percentage of idle cycles
system.cpu6.Branches                          2875636                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                 11667714     67.37%     67.37% # Class of executed instruction
system.cpu6.op_class::IntMult                     550      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                14      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     67.38% # Class of executed instruction
system.cpu6.op_class::MemRead                 4826968     27.87%     95.25% # Class of executed instruction
system.cpu6.op_class::MemWrite                 822501      4.75%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                  17317748                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      31                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements             2426                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           18382771                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             2426                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          7577.399423                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         36657268                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        36657268                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst     18324995                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       18324995                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst     18324995                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        18324995                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst     18324995                       # number of overall hits
system.cpu6.icache.overall_hits::total       18324995                       # number of overall hits
system.cpu6.icache.ReadReq_misses::system.cpu6.inst         2426                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         2426                       # number of ReadReq misses
system.cpu6.icache.demand_misses::system.cpu6.inst         2426                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          2426                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::system.cpu6.inst         2426                       # number of overall misses
system.cpu6.icache.overall_misses::total         2426                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::system.cpu6.inst    114530459                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total    114530459                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::system.cpu6.inst    114530459                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total    114530459                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::system.cpu6.inst    114530459                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total    114530459                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst     18327421                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     18327421                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst     18327421                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     18327421                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst     18327421                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     18327421                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::system.cpu6.inst     0.000132                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000132                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::system.cpu6.inst     0.000132                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000132                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::system.cpu6.inst     0.000132                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000132                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::system.cpu6.inst 47209.587387                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 47209.587387                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::system.cpu6.inst 47209.587387                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 47209.587387                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::system.cpu6.inst 47209.587387                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 47209.587387                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::system.cpu6.inst         2426                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         2426                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::system.cpu6.inst         2426                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         2426                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::system.cpu6.inst         2426                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         2426                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::system.cpu6.inst    109497541                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total    109497541                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::system.cpu6.inst    109497541                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total    109497541                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::system.cpu6.inst    109497541                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total    109497541                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::system.cpu6.inst     0.000132                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000132                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::system.cpu6.inst     0.000132                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000132                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::system.cpu6.inst     0.000132                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000132                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 45135.012778                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 45135.012778                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::system.cpu6.inst 45135.012778                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 45135.012778                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::system.cpu6.inst 45135.012778                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 45135.012778                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry               230                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements            91701                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          245.517843                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            3389885                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            91701                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            36.966718                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   245.517843                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.959054                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.959054                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          213                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         11437408                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        11437408                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data      4664576                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        4664576                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data       769010                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        769010                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data          180                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total          180                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data        13665                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        13665                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data         8930                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8930                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data      5433586                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         5433586                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data      5433766                       # number of overall hits
system.cpu6.dcache.overall_hits::total        5433766                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data       143488                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       143488                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data        32602                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        32602                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::system.cpu6.data          164                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total          164                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::system.cpu6.data         3885                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         3885                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::system.cpu6.data         5449                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         5449                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data       176090                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        176090                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data       176254                       # number of overall misses
system.cpu6.dcache.overall_misses::total       176254                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data   6451638358                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   6451638358                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data   1424117819                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   1424117819                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::system.cpu6.data     36422378                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total     36422378                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::system.cpu6.data    148080491                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    148080491                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::system.cpu6.data       636000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total       636000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data   7875756177                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   7875756177                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data   7875756177                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   7875756177                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data      4808064                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      4808064                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data       801612                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       801612                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data          344                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total          344                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data        17550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        17550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data        14379                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        14379                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data      5609676                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      5609676                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data      5610020                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      5610020                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.029843                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.029843                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.040671                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.040671                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::system.cpu6.data     0.476744                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.476744                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::system.cpu6.data     0.221368                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.221368                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::system.cpu6.data     0.378955                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.378955                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.031390                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.031390                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.031418                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.031418                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 44962.912285                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 44962.912285                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data 43681.915803                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 43681.915803                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::system.cpu6.data  9375.129472                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total  9375.129472                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::system.cpu6.data 27175.718664                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 27175.718664                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 44725.743523                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 44725.743523                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 44684.127322                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 44684.127322                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         3729                       # number of writebacks
system.cpu6.dcache.writebacks::total             3729                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::system.cpu6.data            1                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::system.cpu6.data          133                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total          133                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::system.cpu6.data            1                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::system.cpu6.data            1                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data       143487                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       143487                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data        32602                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total        32602                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::system.cpu6.data          164                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total          164                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::system.cpu6.data         3752                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total         3752                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::system.cpu6.data         5427                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         5427                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data       176089                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       176089                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data       176253                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       176253                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data   6160858448                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   6160858448                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data   1358761179                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total   1358761179                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::system.cpu6.data      5235503                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total      5235503                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::system.cpu6.data     23820113                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total     23820113                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::system.cpu6.data    137270509                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    137270509                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu6.data       584000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total       584000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data   7519619627                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   7519619627                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data   7524855130                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   7524855130                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data       443487                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total       443487                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data      1024500                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total      1024500                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data      1467987                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total      1467987                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.029843                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.029843                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.040671                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.040671                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::system.cpu6.data     0.476744                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.476744                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::system.cpu6.data     0.213789                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.213789                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::system.cpu6.data     0.377425                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.377425                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.031390                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.031390                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.031418                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.031418                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data 42936.701220                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 42936.701220                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data 41677.233881                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 41677.233881                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu6.data 31923.798780                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 31923.798780                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu6.data  6348.644190                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6348.644190                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu6.data 25293.994656                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 25293.994656                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 42703.517125                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 42703.517125                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 42693.486806                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 42693.486806                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry              7596                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                     4913494                       # DTB read hits
system.cpu7.dtb.read_misses                     89223                       # DTB read misses
system.cpu7.dtb.write_hits                     800722                       # DTB write hits
system.cpu7.dtb.write_misses                      136                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       3                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                 5002717                       # DTB read accesses
system.cpu7.dtb.write_accesses                 800858                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                          5714216                       # DTB hits
system.cpu7.dtb.misses                          89359                       # DTB misses
system.cpu7.dtb.accesses                      5803575                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                    18677908                       # ITB inst hits
system.cpu7.itb.inst_misses                         3                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                18677911                       # ITB inst accesses
system.cpu7.itb.hits                         18677908                       # DTB hits
system.cpu7.itb.misses                              3                       # DTB misses
system.cpu7.itb.accesses                     18677911                       # DTB accesses
system.cpu7.numCycles                        70939008                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                   17523562                       # Number of instructions committed
system.cpu7.committedOps                     17691483                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses             14269202                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                   209                       # Number of float alu accesses
system.cpu7.num_func_calls                      74256                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts      2349256                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                    14269202                       # number of integer instructions
system.cpu7.num_fp_insts                          209                       # number of float instructions
system.cpu7.num_int_register_reads           20000345                       # number of times the integer registers were read
system.cpu7.num_int_register_writes          10157692                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                 145                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads            67785437                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes           10885949                       # number of times the CC registers were written
system.cpu7.num_mem_refs                      5721422                       # number of memory refs
system.cpu7.num_load_insts                    4914441                       # Number of load instructions
system.cpu7.num_store_insts                    806981                       # Number of store instructions
system.cpu7.num_idle_cycles              628953.710878                       # Number of idle cycles
system.cpu7.num_busy_cycles              70310054.289122                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.991134                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.008866                       # Percentage of idle cycles
system.cpu7.Branches                          2980142                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    2      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                 11977719     67.67%     67.67% # Class of executed instruction
system.cpu7.op_class::IntMult                     208      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                19      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     67.67% # Class of executed instruction
system.cpu7.op_class::MemRead                 4914441     27.77%     95.44% # Class of executed instruction
system.cpu7.op_class::MemWrite                 806981      4.56%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                  17699370                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      82                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements             2575                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           18675649                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             2575                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          7252.679223                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         37358391                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        37358391                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst     18675333                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       18675333                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst     18675333                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        18675333                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst     18675333                       # number of overall hits
system.cpu7.icache.overall_hits::total       18675333                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst         2575                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         2575                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst         2575                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          2575                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst         2575                       # number of overall misses
system.cpu7.icache.overall_misses::total         2575                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     93965950                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     93965950                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     93965950                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     93965950                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     93965950                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     93965950                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst     18677908                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     18677908                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst     18677908                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     18677908                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst     18677908                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     18677908                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.000138                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000138                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.000138                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000138                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.000138                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000138                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 36491.631068                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 36491.631068                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 36491.631068                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 36491.631068                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 36491.631068                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 36491.631068                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst         2575                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         2575                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst         2575                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         2575                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst         2575                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         2575                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     88626050                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     88626050                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     88626050                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     88626050                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     88626050                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     88626050                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.000138                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000138                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.000138                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000138                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.000138                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000138                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 34417.883495                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 34417.883495                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 34417.883495                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 34417.883495                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 34417.883495                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 34417.883495                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry               257                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements            88755                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          245.409824                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            3547340                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            88755                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            39.967776                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   245.409824                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.958632                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.958632                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         11573192                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        11573192                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data      4758883                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        4758883                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data       757499                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        757499                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data          184                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          184                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data        13529                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        13529                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data         8790                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         8790                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data      5516382                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         5516382                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data      5516566                       # number of overall hits
system.cpu7.dcache.overall_hits::total        5516566                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data       136635                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       136635                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data        28669                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        28669                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data          217                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total          217                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data         4033                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         4033                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data         5501                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         5501                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data       165304                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        165304                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data       165521                       # number of overall misses
system.cpu7.dcache.overall_misses::total       165521                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data   6238052079                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   6238052079                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data   1285714851                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   1285714851                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data     34371406                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total     34371406                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data    150575990                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    150575990                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::system.cpu7.data       776000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total       776000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data   7523766930                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   7523766930                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data   7523766930                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   7523766930                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data      4895518                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      4895518                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data       786168                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       786168                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          401                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          401                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data        17562                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        17562                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data        14291                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        14291                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data      5681686                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      5681686                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data      5682087                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      5682087                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.027910                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.027910                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.036467                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.036467                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.541147                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.541147                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.229644                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.229644                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.384928                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.384928                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.029094                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.029094                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.029130                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.029130                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 45654.862070                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 45654.862070                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 44846.867732                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 44846.867732                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data  8522.540541                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total  8522.540541                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 27372.475913                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 27372.475913                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 45514.730013                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 45514.730013                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 45455.059660                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 45455.059660                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         3646                       # number of writebacks
system.cpu7.dcache.writebacks::total             3646                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data          161                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total          161                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data       136635                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       136635                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data        28669                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        28669                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data          217                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total          217                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data         3872                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total         3872                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data         5478                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         5478                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data       165304                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       165304                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data       165521                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       165521                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data   5961177821                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5961177821                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data   1228252143                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total   1228252143                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data      4543508                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total      4543508                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data     22537084                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total     22537084                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data    139680010                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    139680010                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu7.data       706000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total       706000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data   7189429964                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   7189429964                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data   7193973472                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   7193973472                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       435995                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       435995                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       934000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       934000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data      1369995                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      1369995                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.027910                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.027910                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.036467                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.036467                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.541147                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.541147                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.220476                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.220476                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.383318                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.383318                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.029094                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.029094                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.029130                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.029130                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 43628.483339                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 43628.483339                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 42842.517807                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 42842.517807                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 20937.824885                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 20937.824885                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data  5820.527893                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5820.527893                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 25498.358890                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 25498.358890                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 43492.171780                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 43492.171780                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 43462.602763                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 43462.602763                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry              7151                       # Number of times sendTimingReq failed
sim_ticks.host 35469470000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -1022770627.200000
system.mem_ctrls.total_actEnergy                       1196184931.200000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -689964312.000000
system.mem_ctrls.total_preEnergy                       806950152.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -5507995583.999998
system.mem_ctrls.total_readEnergy                       6584495923.200000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -736411253.760000
system.mem_ctrls.total_writeEnergy                       772230620.160000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -1430109647216.640381
system.mem_ctrls.total_refreshEnergy                       1469216467845.120605
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -424201981167.359924
system.mem_ctrls.total_actBackEnergy                       436852647187.199951
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -4608678659904.000000
system.mem_ctrls.total_preBackEnergy                       4733782819392.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.035469
system.cpu.totalNumCycles                       563753622.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       5875346.221994
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       112849868.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       401.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       23406083.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       38901495.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       6448246.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       138436617.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       158526730.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       80477515.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       337.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       64.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       582469.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       112849868.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       401.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       147747289.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       16.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       147747273.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       17292.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       38753619.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       6283398.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       46018277.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       723926.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       1124181.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       250077.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       4251367
system.mem_ctrls.total_reads                       270211.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       10815.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       286732.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       1884221.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       71884.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       268880.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
