module random(
	input clk,
	input rst,
	input [3:0] step,
	output logic [2:0] randnum,
	output logic randReady
);

logic [6:0] cnt = 0;

always_ff @(posedge clk, posedge rst) 
	begin
		if (rst)
			begin
				cnt = 0;
				enable <= 0;
			end
		else
		begin
				if(cnt==7'b1010000) begin
						cnt = 0;
				end
				else begin
					cnt = cnt + 1;
				end
			end
			if(step==4'b0001)
			begin 
				if(cnt>=0 && cnt<20)
				begin
					randnum <= 3'b001;
					randReady <= 1;
				end
			
			
			end
	end

endmodule: counter