# SPDX-License-Identifier: Apache-2.0
# Copyright (c) 2025 FlyDSL Project Contributors

"""gfx950 DUALWAVE_SWP FP8 flash attention."""

import contextlib

import flydsl.compiler as flyc
import flydsl.expr as fx
from flydsl._mlir.dialects import scf as _scf
from flydsl.compiler.kernel_function import CompilationContext
from flydsl.expr import const_expr, range_constexpr, rocdl
from flydsl.expr.typing import T
from flydsl.expr.utils.arith import ArithValue
from flydsl.expr.utils.arith import _to_raw as _raw
from flydsl.runtime.device import get_rocm_arch as get_hip_arch
from kernels.attention.flash_attn_utils import (
    DualwaveFp8GemmHelper,
    DualwaveFp8KernelContext,
    DualwaveFp8KvGmemToLdsLoader,
    DualwaveFp8KvLdsToVgprLoader,
    DualwaveFp8QLoader,
    DualwaveFp8SoftmaxHelper,
    DualwaveFp8StoreHelper,
    DualwaveSplitKCombineContext,
    DualwaveSplitKCombineHelper,
    _make_dualwave_swp_fp8_traits,
    _sched_barrier_exp_pairs,
    _sched_barrier_pairs,
    _stagger_extra_barrier_if_one,
    _stagger_extra_barrier_if_zero,
    _waitcnt_vm_n,
    dualwave_splitk_workspace_elems,  # noqa: F401
)
from kernels.common.kernels_common import _if_then, dtype_to_elem_type


def build_flash_attn_dualwave_swp_fp8_module(
    num_heads,
    head_dim,
    causal=True,
    dtype_str="bf16",
    num_kv_heads=None,
    waves_per_eu=2,
    daz=True,
    dualwave_swp_lazy_rescale=True,
    dualwave_swp_setprio=True,
    dualwave_swp_debug_lazy_counts=False,
    dualwave_swp_enable_stagger=True,
    num_kv_splits=1,
    varlen=False,
    cross_seqlen=False,
):
    """Build the gfx950 D=128 dual-wave flash-attention launcher.

    The dense path supports bf16/f16/fp8 QKV. ``varlen`` builds the packed
    self-attention variant for bf16/f16: Q/O are ``[total_q, H, D]``, K/V are
    ``[total_kv, H_kv, D]``, and per-batch ranges come from int32
    ``cu_seqlens_q`` / ``cu_seqlens_kv``. fp8 currently stays dense-only."""
    gpu_arch = get_hip_arch()

    if not gpu_arch.startswith("gfx950"):
        raise RuntimeError(f"flash_attn_dualwave_swp requires gfx950+ (uses ds_read_tr16_b64), got {gpu_arch}")
    if head_dim != 128:
        raise RuntimeError(f"flash_attn_dualwave_swp is D=128 only, got head_dim={head_dim}")
    if dtype_str not in ("bf16", "f16", "fp8"):
        raise RuntimeError(f"flash_attn_dualwave_swp supports bf16/f16/fp8 only, got dtype={dtype_str}")
    # fp8 is dense-only for now: split-K and packed varlen are not implemented for
    # fp8, so reject them at the builder boundary rather than building a path that
    # would silently produce wrong results.
    if dtype_str == "fp8" and int(num_kv_splits) > 1:
        raise RuntimeError(f"fp8 flash_attn does not support split-K (num_kv_splits={num_kv_splits})")
    if dtype_str == "fp8" and varlen:
        raise RuntimeError("fp8 flash_attn does not support packed varlen (cu_seqlens)")

    if num_kv_heads is None:
        num_kv_heads = num_heads
    assert num_heads % num_kv_heads == 0
    NUM_KV_SPLITS = int(num_kv_splits)
    assert NUM_KV_SPLITS >= 1
    if varlen and num_kv_splits and int(num_kv_splits) > 1:
        raise ValueError("varlen is not supported together with num_kv_splits > 1")

    # All compile-time tile/layout constants live in the fp8 traits object.
    traits = _make_dualwave_swp_fp8_traits(
        num_heads,
        num_kv_heads,
        head_dim,
        causal=causal,
        waves_per_eu=waves_per_eu,
        daz=daz,
        dualwave_swp_lazy_rescale=dualwave_swp_lazy_rescale,
        dualwave_swp_setprio=dualwave_swp_setprio,
        dualwave_swp_debug_lazy_counts=dualwave_swp_debug_lazy_counts,
        dualwave_swp_enable_stagger=dualwave_swp_enable_stagger,
        num_kv_splits=num_kv_splits,
        varlen=varlen,
        cross_seqlen=cross_seqlen,
    )
    # Builder-level aliases used by SharedStorage and the launch/compile wrappers.
    SPLITK = traits.SPLITK
    BLOCK_M = traits.BLOCK_M
    BLOCK_SIZE = traits.BLOCK_SIZE
    HEAD_DIM = traits.HEAD_DIM
    NUM_HEADS_Q = traits.NUM_HEADS_Q
    DEFAULT_STRIDE_Q_N = traits.DEFAULT_STRIDE_Q_N
    DEFAULT_STRIDE_KV_N = traits.DEFAULT_STRIDE_KV_N
    _dualwave_swp_fp8_cache_tag = traits.cache_tag
    _lds_elem_dtype = dtype_to_elem_type(traits.DTYPE_STR)

    @fx.struct
    class SharedStorage:
        kv: fx.Array[_lds_elem_dtype, traits.LDS_KV_TOTAL_SIZE, 16]
        vt: fx.Array[fx.BFloat16, traits.VT_BF16_TOTAL, 16]
        # Q tile (BLOCK_M x HEAD_DIM fp8, row-major). Staged once at prologue so QK
        # reads Q from LDS instead of pinning ~16 VGPR/lane live across the whole loop.
        q: fx.Array[_lds_elem_dtype, BLOCK_M * HEAD_DIM, 16]

    @flyc.kernel(known_block_size=[BLOCK_SIZE, 1, 1])
    def flash_attn_dualwave_swp_fp8_gfx950_kernel(
        Q: fx.Tensor,
        K: fx.Tensor,
        V: fx.Tensor,
        O: fx.Tensor,  # noqa: E741
        DebugCounts: fx.Tensor,
        CuSeqQ: fx.Tensor,
        CuSeqKv: fx.Tensor,
        QDescale: fx.Tensor,
        KDescale: fx.Tensor,
        VDescale: fx.Tensor,
        seq_len: fx.Int32,
        seq_len_kv: fx.Int32,
        stride_q_n: fx.Int32,
        stride_kv_n: fx.Int32,
        head_dim_runtime: fx.Int32,
    ):
        # Per-kernel setup lives in the fp8 context; the inline pipeline helpers below
        # bind the ctx fields to local names so the schedule reads unchanged.
        ctx = DualwaveFp8KernelContext(
            traits,
            Q,
            K,
            V,
            O,
            DebugCounts,
            CuSeqQ,
            CuSeqKv,
            QDescale,
            KDescale,
            VDescale,
            seq_len,
            seq_len_kv,
            stride_q_n,
            stride_kv_n,
            head_dim_runtime,
        )
        ctx.init_types_and_constants()
        ctx.init_runtime_indices()
        ctx.init_lds(SharedStorage)
        ctx.init_thread_mapping()
        ctx.init_sequence_lengths()
        ctx.init_descriptors()
        ctx.init_atoms_and_lds_ptrs()
        ctx.init_dma_thread_offsets()
        ctx.init_descale()
        ctx.init_tile_bounds()
        ctx.init_workspace_io()

        # fp8 pipeline helpers (logic lives in flash_attn_utils; the kernel drives the
        # software-pipeline schedule below and calls into these).
        q_loader = DualwaveFp8QLoader(ctx)
        gemm_helper = DualwaveFp8GemmHelper(ctx)
        softmax_helper = DualwaveFp8SoftmaxHelper(ctx)
        kv_gmem_to_lds = DualwaveFp8KvGmemToLdsLoader(ctx)
        kv_lds_to_regs = DualwaveFp8KvLdsToVgprLoader(ctx)
        output_store = DualwaveFp8StoreHelper(ctx)

        # Skip empty split-K workgroups and varlen q-blocks beyond seqlen_q.
        # The guards are uniform across the workgroup, so barriers stay balanced.
        # VARLEN and SPLITK are mutually exclusive.
        if const_expr(SPLITK):
            _split_if = _scf.IfOp(_raw(ctx.split_nonempty))
            _split_guard = _if_then(_split_if)
        elif const_expr(traits.VARLEN):
            _split_guard = _if_then(_scf.IfOp(_raw(ArithValue(ctx.q_start < ctx.seqlen_q_v))))
        else:
            _split_guard = contextlib.nullcontext()
        with _split_guard:
            # Prologue: load K tile split_t0 -> LDS buf0 and stage the whole Q tile to
            # LDS (once), then wait and sync the workgroup so Q is visible to all waves.
            kv_gmem_to_lds.load_k(ctx.split_t0 * traits.BLOCK_N, 0)
            q_loader.stage_q_to_lds()
            rocdl.s_waitcnt(0)
            rocdl.sched_barrier(0)
            rocdl.s_barrier()

            # Q is read from LDS inside qk() (short-lived registers). init_q_row sets
            # q_row/q_row_i32/q_start_pos_i32 on ctx for the causal-mask helpers.
            ctx.init_q_row()
            q_row = ctx.q_row

            # Pipeline ahead: prefetch K tile1 (buf1) + V tile0 (buf0) as background
            kv_gmem_to_lds.load_k((ctx.split_t0 + 1) * traits.BLOCK_N, 1)
            kv_gmem_to_lds.load_v(ctx.split_t0 * traits.BLOCK_N, 0)
            v_k = kv_lds_to_regs.load_k(0)
            rocdl.sched_barrier(0)
            rocdl.s_waitcnt(traits.LGKMCNT_0_ONLY)
            _waitcnt_vm_n(ctx.NUM_DMA_V)

            # OPEN the wave-group phase shift: one extra s_barrier on group B
            if const_expr(traits.DUALWAVE_SWP_ENABLE_STAGGER):
                _stagger_extra_barrier_if_one(ctx.stagger_i32)  # group B: +1 s_barrier -> open the shift
            else:
                rocdl.sched_barrier(0)
                rocdl.s_barrier()

            # Prologue scores + first softmax pass for KV tile 0
            v_s_0 = gemm_helper.qk(v_k)
            rocdl.sched_barrier(0)
            if const_expr(traits.CAUSAL):
                if const_expr(SPLITK):
                    v_s_0 = softmax_helper.causal_mask_prologue_if_needed(
                        v_s_0, ctx.split_t0, (ctx.split_t0 + 1) * traits.BLOCK_N
                    )
                else:
                    v_s_0 = softmax_helper.causal_mask_prologue_if_needed(v_s_0)
            else:
                # Non-causal padding mask for the prologue tile too: for tiny seq_len
                # tile 0 is the only real tile, so its keys >= seq_len must be masked
                # here. Gated -> no-op once tile 0 is full (seq_len >= BLOCK_N).
                if const_expr(SPLITK):
                    v_s_0 = softmax_helper.seq_pad_mask_if_needed(v_s_0, ctx.split_t0)
                else:
                    v_s_0 = softmax_helper.seq_pad_mask_if_needed(v_s_0)
            m_row_pro = softmax_helper.reduce_max(v_s_0)
            if const_expr(traits.CAUSAL):
                # Floor fully-masked rows (-inf) to finite so exp2 yields 0, not NaN.
                m_row_pro = softmax_helper.floor_masked_max(m_row_pro)
            v_s_0 = softmax_helper.sub_m(v_s_0, m_row_pro)
            v_p_0 = softmax_helper.exp2(v_s_0, 0, 16)
            rocdl.sched_barrier(0)
            rocdl.s_barrier()
            rocdl.sched_barrier(0)

            # Prefetch K tile 2 into buf0, keeping the K double-buffer one step ahead
            kv_gmem_to_lds.load_k((ctx.split_t0 + 2) * traits.BLOCK_N, 0)

            # Loop-carried state (scf.for init args): m_row, l_row(=0), D_CHUNKS zero
            l_row_init = ctx.c_zero_f
            init_args = [m_row_pro, l_row_init]
            for _ in range_constexpr(traits.D_CHUNKS):
                init_args.append(ctx.c_zero_v16f32)
            init_args.append(ctx.v_pair_to_vec32(v_p_0))

            # ============================= Main loop =============================
            # Software-pipelined inner loop
            if const_expr(SPLITK):
                loop_lb = ctx.split_t0 + 3
            else:
                loop_lb = fx.Index(3)
            loop_results = init_args
            for j, loop_args in range(
                loop_lb,
                ctx.split_t_end - fx.Index(1),
                fx.Index(2),
                init=init_args,
            ):
                m_row = loop_args[0]
                l_row = loop_args[1]
                v_o = [loop_args[2 + i] for i in range_constexpr(traits.D_CHUNKS)]
                v_p_0 = ctx.v_vec32_to_pair(loop_args[2 + traits.D_CHUNKS])
                j_idx = j

                # Cluster 0 (memory): prefetch next V (buf1), read resident K from LDS
                # (v_k) for MMA0, wait + sync.
                kv_gmem_to_lds.load_v((j_idx - 2) * traits.BLOCK_N, 1)
                v_k = kv_lds_to_regs.load_k(1)
                rocdl.s_waitcnt(traits.LGKMCNT_0_ONLY)
                _waitcnt_vm_n(ctx.NUM_DMA_K + ctx.NUM_DMA_V)
                rocdl.sched_barrier(0)
                rocdl.s_barrier()
                rocdl.sched_barrier(0)

                # Cluster 1 (compute): MMA0 -> v_s_1; finish v_p_0's 2nd-half exp2,
                # sum into l_row, cast to bf16 for P*V.
                v_s_1 = gemm_helper.qk(v_k)
                v_p_0 = softmax_helper.exp2(v_p_0, 16, 16)
                l_row = softmax_helper.reduce_sum(l_row, v_p_0)
                v_p_0 = softmax_helper.cast_p(v_p_0)
                v_p_0 = softmax_helper.anchor_v_p(v_p_0)
                # QK cluster has only 4 wide fp8 MFMA (HEAD_DIM//64 * {lo,hi}); request
                # 4 MFMA groups (not 16) so the scheduler packs VALU behind the real
                # MFMAs instead of leaving gaps for non-existent ones.
                _sched_barrier_exp_pairs(traits, 2, 9, 1)
                _sched_barrier_pairs(traits, 2, 25, 1)
                rocdl.sched_barrier(0)
                rocdl.s_barrier()
                rocdl.sched_barrier(0)

                # Cluster 2 (memory): prefetch next K (buf1), read this tile's V from
                # LDS (v_v) for P*V, wait + sync.
                kv_gmem_to_lds.load_k(j_idx * traits.BLOCK_N, 1)
                v_v = kv_lds_to_regs.load_v(0)
                rocdl.s_waitcnt(traits.LGKMCNT_0_ONLY)
                _waitcnt_vm_n(ctx.NUM_DMA_K + ctx.NUM_DMA_V)
                rocdl.sched_barrier(0)
                rocdl.s_barrier()
                rocdl.sched_barrier(0)

                # Cluster 3 (compute): first P*V step + row max of v_s_1, lazy
                # rescale, remaining 3 P*V steps, sub row + 1st-half exp2 of v_s_1.
                if const_expr(traits.DUALWAVE_SWP_SETPRIO):
                    rocdl.s_setprio(1)
                v_o = gemm_helper.pv_step_k(0, v_p_0, v_v, v_o)
                # Cross-length causal can put a diagonal tile in v_s_1; mask it here.
                # Self-attention skips this to keep the existing schedule.
                if const_expr(traits.CAUSAL and traits.CROSS_SEQLEN):
                    v_s_1 = softmax_helper.causal_mask_prologue_if_needed(
                        v_s_1, j_idx - 2, (j_idx - 1) * traits.BLOCK_N
                    )
                else:
                    v_s_1 = softmax_helper.v_s_vec_to_lists(v_s_1)
                m_tile_max_a = softmax_helper.reduce_max(v_s_1)

                _sched_barrier_pairs(traits, 4, 6, 2)

                if const_expr(traits.DUALWAVE_SWP_LAZY_RESCALE):
                    v_o, m_row, l_row, v_p_0 = softmax_helper.lazy_rescale_o(v_o, m_row, l_row, m_tile_max_a, v_p_0)
                else:
                    v_o, m_row, l_row, v_p_0 = softmax_helper.rescale_o(v_o, m_row, l_row, m_tile_max_a, v_p_0)
                v_o = gemm_helper.pv_step_k(1, v_p_0, v_v, v_o)
                v_o = gemm_helper.pv_step_k(2, v_p_0, v_v, v_o)
                v_o = gemm_helper.pv_step_k(3, v_p_0, v_v, v_o)
                v_s_1 = softmax_helper.sub_m(v_s_1, m_row)
                v_p_1 = softmax_helper.exp2(v_s_1, 0, 16)

                _sched_barrier_pairs(traits, 6, 6, 2)
                # IGroupLP hint (group 2): 6 MFMA each paired with 3 EXP/TRANS (mask
                # 0x400) so the new softmax exp2 stays near its MFMA window.
                _sched_barrier_exp_pairs(traits, 6, 3, 2)
                if const_expr(traits.DUALWAVE_SWP_SETPRIO):
                    rocdl.s_setprio(0)
                # sched_barrier(0): compiler scheduling fence (mask 0 = nothing
                # crosses), pinning s_setprio(0) and the closing s_barrier at the
                # cluster boundary. Emits no ISA; the real sync is s_barrier().
                rocdl.sched_barrier(0)
                rocdl.s_barrier()
                rocdl.sched_barrier(0)

                # Cluster 4 (memory, mirror of C0): prefetch V (buf0), read K from
                # buf0 into v_k, wait + sync.
                kv_gmem_to_lds.load_v((j_idx - 1) * traits.BLOCK_N, 0)
                v_k = kv_lds_to_regs.load_k(0)
                rocdl.s_waitcnt(traits.LGKMCNT_0_ONLY)
                _waitcnt_vm_n(ctx.NUM_DMA_K + ctx.NUM_DMA_V)
                rocdl.sched_barrier(0)
                rocdl.s_barrier()
                rocdl.sched_barrier(0)

                # Cluster 5 (compute, mirror of C1): MMA0 -> v_s_0; finish v_p_1's
                # 2nd-half exp2, sum into l_row, cast to bf16.
                v_s_0 = gemm_helper.qk(v_k)
                v_p_1 = softmax_helper.exp2(v_p_1, 16, 16)
                l_row = softmax_helper.reduce_sum(l_row, v_p_1)
                v_p_1 = softmax_helper.cast_p(v_p_1)
                v_p_1 = softmax_helper.anchor_v_p(v_p_1)
                # Mirror of C1: 4 QK MFMA, pack VALU behind them (see C1).
                _sched_barrier_exp_pairs(traits, 2, 9, 3)
                _sched_barrier_pairs(traits, 2, 25, 3)
                rocdl.sched_barrier(0)
                rocdl.s_barrier()
                rocdl.sched_barrier(0)

                # Cluster 6 (memory): prefetch next K (buf0), read V packs (buf1),
                # apply causal mask to v_s_0 (if causal), wait + sync.
                kv_gmem_to_lds.load_k((j_idx + 1) * traits.BLOCK_N, 0)
                v_packs_b = kv_lds_to_regs.load_v(1)
                if const_expr(traits.CAUSAL):
                    v_s_0 = softmax_helper.causal_mask_prologue_if_needed(
                        v_s_0,
                        j_idx - 1,
                        j_idx * traits.BLOCK_N,
                    )
                else:
                    v_s_0 = softmax_helper.v_s_vec_to_lists(v_s_0)
                rocdl.s_waitcnt(traits.LGKMCNT_0_ONLY)
                _waitcnt_vm_n(ctx.NUM_DMA_K + ctx.NUM_DMA_V)
                rocdl.sched_barrier(0)
                rocdl.s_barrier()
                rocdl.sched_barrier(0)

                # Cluster 7 (compute, mirror of C3 for v_p_1/v_s_0): closes the iter,
                # yield_args carries (m_row, l_row, v_o, packed v_p_0) to the next.
                if const_expr(traits.DUALWAVE_SWP_SETPRIO):
                    rocdl.s_setprio(1)
                v_v = v_packs_b
                v_o = gemm_helper.pv_step_k(0, v_p_1, v_v, v_o)
                m_tile_max_b = softmax_helper.reduce_max(v_s_0)
                _sched_barrier_pairs(traits, 4, 6, 4)

                if const_expr(traits.DUALWAVE_SWP_LAZY_RESCALE):
                    v_o, m_row, l_row, v_p_1 = softmax_helper.lazy_rescale_o(v_o, m_row, l_row, m_tile_max_b, v_p_1)
                else:
                    v_o, m_row, l_row, v_p_1 = softmax_helper.rescale_o(v_o, m_row, l_row, m_tile_max_b, v_p_1)
                v_v = v_packs_b
                v_o = gemm_helper.pv_step_k(1, v_p_1, v_v, v_o)
                v_o = gemm_helper.pv_step_k(2, v_p_1, v_v, v_o)
                v_o = gemm_helper.pv_step_k(3, v_p_1, v_v, v_o)
                v_s_0 = softmax_helper.sub_m(v_s_0, m_row)
                v_p_0 = softmax_helper.exp2(v_s_0, 0, 16)
                _sched_barrier_pairs(traits, 6, 5, 4)
                _sched_barrier_exp_pairs(traits, 6, 3, 4)
                if const_expr(traits.DUALWAVE_SWP_SETPRIO):
                    rocdl.s_setprio(0)
                rocdl.sched_barrier(0)
                rocdl.s_barrier()
                rocdl.sched_barrier(0)

                yield_args = [m_row, l_row] + v_o + [ctx.v_pair_to_vec32(v_p_0)]
                loop_results = yield yield_args

            # Epilogue: drain the pipeline for the final tiles the loop left in
            # flight. Mirrors the main-loop clusters but with no further
            # prefetch-ahead. Unpack the loop-carried state:
            m_row = loop_results[0]
            l_row = loop_results[1]
            v_o = [loop_results[2 + i] for i in range_constexpr(traits.D_CHUNKS)]
            v_p_0 = ctx.v_vec32_to_pair(loop_results[2 + traits.D_CHUNKS])

            # Tile indices for the last three tiles handled by the epilogue.
            max_m3 = ctx.split_t_end - 3
            max_m2 = ctx.split_t_end - 2
            max_m1 = ctx.split_t_end - 1

            # Epilogue C0 (memory): prefetch V max_m3 (buf1), read K from buf1, sync.
            kv_gmem_to_lds.load_v(max_m3 * traits.BLOCK_N, 1)
            v_k = kv_lds_to_regs.load_k(1)
            rocdl.s_waitcnt(traits.LGKMCNT_0_ONLY)
            _waitcnt_vm_n(ctx.NUM_DMA_K + ctx.NUM_DMA_V)
            rocdl.sched_barrier(0)
            rocdl.s_barrier()
            rocdl.sched_barrier(0)

            # Epilogue C1 (compute): MMA0 -> v_s_1; finish v_p_0 softmax (like C1).
            v_s_1 = gemm_helper.qk(v_k)
            v_p_0 = softmax_helper.exp2(v_p_0, 16, 16)
            l_row = softmax_helper.reduce_sum(l_row, v_p_0)
            v_p_0 = softmax_helper.cast_p(v_p_0)
            v_p_0 = softmax_helper.anchor_v_p(v_p_0)
            # QK epilogue cluster: only 4 wide fp8 MFMA (see main-loop C1). Request
            # 4 MFMA groups, not 16, so softmax VALU packs behind the real MFMAs.
            _sched_barrier_exp_pairs(traits, 2, 9, 5)
            _sched_barrier_pairs(traits, 2, 25, 5)
            rocdl.sched_barrier(0)
            rocdl.s_barrier()
            rocdl.sched_barrier(0)

            # Epilogue C2 (memory): prefetch K max_m1, read V packs (buf0), causal mask v_s_1, sync.
            kv_gmem_to_lds.load_k(max_m1 * traits.BLOCK_N, 1)
            v_packs_e3 = kv_lds_to_regs.load_v(0)
            if const_expr(traits.CAUSAL):
                v_s_1 = softmax_helper.causal_mask_prologue_if_needed(
                    v_s_1,
                    max_m3,
                    max_m2 * traits.BLOCK_N,
                )
            else:
                v_s_1 = softmax_helper.seq_pad_mask_if_needed(v_s_1, max_m3)
            rocdl.s_waitcnt(traits.LGKMCNT_0_ONLY)
            _waitcnt_vm_n(ctx.NUM_DMA_K + ctx.NUM_DMA_V)
            rocdl.sched_barrier(0)
            rocdl.s_barrier()
            rocdl.sched_barrier(0)

            # Epilogue C3 (compute): full P*V + unconditional rescale
            if const_expr(traits.DUALWAVE_SWP_SETPRIO):
                rocdl.s_setprio(1)
            v_o = gemm_helper.pv(v_p_0, v_packs_e3, v_o)
            m_tile_max_e3 = softmax_helper.reduce_max(v_s_1)
            row_max_e3, rescale_e3 = softmax_helper.rescale_from_tile_max(m_row, m_tile_max_e3)
            m_row = row_max_e3
            v_s_1 = softmax_helper.sub_m(v_s_1, row_max_e3)
            v_p_1 = softmax_helper.exp2(v_s_1, 0, 16)
            _sched_barrier_pairs(traits, 10, 5, 6)
            _sched_barrier_exp_pairs(traits, 6, 3, 6)
            rocdl.sched_barrier(0)
            softmax_helper.scale_o(v_o, rescale_e3)
            v_o = softmax_helper.anchor_v_o(v_o)

            if const_expr(traits.DUALWAVE_SWP_SETPRIO):
                rocdl.s_setprio(0)
            rocdl.sched_barrier(0)
            rocdl.s_barrier()
            rocdl.sched_barrier(0)

            # Epilogue C4 (memory): prefetch V max_m2 (buf0), read K from buf0, sync.
            kv_gmem_to_lds.load_v(max_m2 * traits.BLOCK_N, 0)
            v_k = kv_lds_to_regs.load_k(0)
            rocdl.s_waitcnt(traits.LGKMCNT_0_ONLY)
            _waitcnt_vm_n(ctx.NUM_DMA_K + ctx.NUM_DMA_V)
            rocdl.sched_barrier(0)
            rocdl.s_barrier()
            rocdl.sched_barrier(0)

            # Epilogue C5 (compute): MMA0 -> v_s_0; fold rescale_e3 into l_row, finish
            # v_p_1 softmax.
            v_s_0 = gemm_helper.qk(v_k)
            l_row = softmax_helper.apply_l_rescale(l_row, rescale_e3)
            v_p_1 = softmax_helper.exp2(v_p_1, 16, 16)
            l_row = softmax_helper.reduce_sum(l_row, v_p_1)
            v_p_1 = softmax_helper.cast_p(v_p_1)
            v_p_1 = softmax_helper.anchor_v_p(v_p_1)
            # QK epilogue cluster: 4 MFMA (see main-loop C1).
            _sched_barrier_exp_pairs(traits, 2, 9, 7)
            _sched_barrier_pairs(traits, 2, 25, 7)
            rocdl.sched_barrier(0)
            rocdl.s_barrier()
            rocdl.sched_barrier(0)

            # Epilogue C6 (memory): read V packs (buf1), causal mask v_s_0, sync.
            v_packs_e7 = kv_lds_to_regs.load_v(1)
            if const_expr(traits.CAUSAL):
                v_s_0 = softmax_helper.causal_mask_prologue_if_needed(
                    v_s_0,
                    max_m2,
                    max_m1 * traits.BLOCK_N,
                )
            else:
                v_s_0 = softmax_helper.seq_pad_mask_if_needed(v_s_0, max_m2)
            rocdl.s_waitcnt(traits.LGKMCNT_0_ONLY)
            _waitcnt_vm_n(ctx.NUM_DMA_V)
            rocdl.sched_barrier(0)
            rocdl.s_barrier()
            rocdl.sched_barrier(0)

            # Epilogue C7 (compute, mirror of C3): full P*V + unconditional rescale.
            if const_expr(traits.DUALWAVE_SWP_SETPRIO):
                rocdl.s_setprio(1)
            v_o = gemm_helper.pv(v_p_1, v_packs_e7, v_o)
            m_tile_max_e7 = softmax_helper.reduce_max(v_s_0)
            row_max_e7, rescale_e7 = softmax_helper.rescale_from_tile_max(m_row, m_tile_max_e7)
            m_row = row_max_e7
            v_s_0 = softmax_helper.sub_m(v_s_0, row_max_e7)
            v_p_0 = softmax_helper.exp2(v_s_0, 0, 16)
            _sched_barrier_pairs(traits, 10, 5, 8)
            _sched_barrier_exp_pairs(traits, 6, 3, 8)
            rocdl.sched_barrier(0)
            softmax_helper.scale_o(v_o, rescale_e7)
            v_o = softmax_helper.anchor_v_o(v_o)
            if const_expr(traits.DUALWAVE_SWP_SETPRIO):
                rocdl.s_setprio(0)
            rocdl.sched_barrier(0)
            rocdl.s_barrier()
            rocdl.sched_barrier(0)

            # Epilogue C8 (memory): prefetch V max_m1 (buf1), read K from buf1, sync.
            kv_gmem_to_lds.load_v(max_m1 * traits.BLOCK_N, 1)
            v_k = kv_lds_to_regs.load_k(1)
            rocdl.s_waitcnt(traits.LGKMCNT_0_ONLY)
            _waitcnt_vm_n(ctx.NUM_DMA_V)
            rocdl.sched_barrier(0)
            rocdl.s_barrier()
            rocdl.sched_barrier(0)

            # Epilogue C9 (compute): MMA0 -> v_s_1 (last tile); fold rescale_e7 into
            # l_row, finish v_p_0 softmax.
            v_s_1 = gemm_helper.qk(v_k)
            l_row = softmax_helper.apply_l_rescale(l_row, rescale_e7)
            v_p_0 = softmax_helper.exp2(v_p_0, 16, 16)
            l_row = softmax_helper.reduce_sum(l_row, v_p_0)
            v_p_0 = softmax_helper.cast_p(v_p_0)
            v_p_0 = softmax_helper.anchor_v_p(v_p_0)
            # QK epilogue cluster: 4 MFMA (see main-loop C1).
            _sched_barrier_exp_pairs(traits, 2, 9, 9)
            _sched_barrier_pairs(traits, 2, 25, 9)
            rocdl.sched_barrier(0)
            rocdl.s_barrier()
            rocdl.sched_barrier(0)

            # Epilogue C10 (memory): read last V packs (buf0), causal mask v_s_1,
            # drain all DMAs (vmcnt 0), sync.
            v_packs_e11 = kv_lds_to_regs.load_v(0)
            if const_expr(traits.CAUSAL):
                v_s_1 = softmax_helper.causal_mask_prologue_if_needed(
                    v_s_1,
                    max_m1,
                    ctx.split_t_end * traits.BLOCK_N,
                )
            else:
                v_s_1 = softmax_helper.seq_pad_mask_if_needed(v_s_1, max_m1)
            rocdl.s_waitcnt(traits.LGKMCNT_0_ONLY)
            _waitcnt_vm_n(0)
            rocdl.sched_barrier(0)
            rocdl.s_barrier()
            rocdl.sched_barrier(0)

            # Epilogue C11 (compute): full P*V + rescale for v_p_0, then complete the
            # last tile's softmax in-place (both exp2 halves, sum, cast) since no
            # further pass follows.
            v_o = gemm_helper.pv(v_p_0, v_packs_e11, v_o)
            m_tile_max_e11 = softmax_helper.reduce_max(v_s_1)
            row_max_e11, rescale_e11 = softmax_helper.rescale_from_tile_max(m_row, m_tile_max_e11)
            m_row = row_max_e11
            v_s_1 = softmax_helper.sub_m(v_s_1, row_max_e11)
            v_p_1 = softmax_helper.exp2(v_s_1, 0, 16)
            _sched_barrier_pairs(traits, 9, 6, 10)
            _sched_barrier_exp_pairs(traits, 7, 3, 10)
            rocdl.sched_barrier(0)
            v_p_1 = softmax_helper.exp2(v_p_1, 16, 16)
            l_row = softmax_helper.apply_l_rescale(l_row, rescale_e11)
            l_row = softmax_helper.reduce_sum(l_row, v_p_1)
            v_p_1 = softmax_helper.cast_p(v_p_1)
            v_p_1 = softmax_helper.anchor_v_p(v_p_1)
            rocdl.sched_barrier(0)
            softmax_helper.scale_o(v_o, rescale_e11)
            v_o = softmax_helper.anchor_v_o(v_o)
            rocdl.s_barrier()
            rocdl.sched_barrier(0)

            # Epilogue C12 (memory): read the final V packs for the closing P*V.
            v_packs_e13 = kv_lds_to_regs.load_v(1)
            rocdl.s_waitcnt(traits.LGKMCNT_0_ONLY)
            rocdl.sched_barrier(0)
            rocdl.s_barrier()
            rocdl.sched_barrier(0)

            # Epilogue C13 (compute): final P*V -> v_o holds the unnormalized output.
            v_o = gemm_helper.pv(v_p_1, v_packs_e13, v_o)

            # Normalize by l_row; zero rows become zero instead of NaN.
            # Split-K normalizes before packing so O_partial keeps useful mantissa
            # range; the combine kernel later applies w_s*l_s.
            # HIPREC already folds v_descale into the bf16 vt scratch, so O only needs
            # the 1/l normalization here.
            inv_l_rcp = rocdl.rcp(T.f32, _raw(l_row))
            inv_l = ArithValue(fx.Float32(l_row) > ctx.c_zero_f).select(inv_l_rcp, ctx.c_zero_f)
            # FP8_PV stores raw fp8 V (no per-load dequant), so fold v_descale into the
            # final 1/l normalization here (HIPREC bf16 path already folded it in LDS).
            if const_expr(traits.FP8_PV):
                inv_l = ArithValue(inv_l) * ctx.vd_fp8
            softmax_helper.scale_o(v_o, inv_l)

            # CLOSE the phase shift: one extra s_barrier on group A (complement of
            # the prologue's group-B barrier) realigns the two groups before the
            # store. Disabled -> one plain barrier.
            if const_expr(traits.DUALWAVE_SWP_ENABLE_STAGGER):
                _stagger_extra_barrier_if_zero(ctx.stagger_i32)  # group A: +1 s_barrier -> close the shift
            else:
                rocdl.s_barrier()

            # 128b stores fuse this lane and its half-wave partner, so each pair
            # covers 8 contiguous columns instead of two 64b stores.
            if const_expr(not SPLITK):
                output_store.store_final_o(v_o, q_row)
            else:
                output_store.store_splitk_partial_o(v_o, m_row, l_row, q_row)

        if const_expr(SPLITK):
            output_store.store_empty_split()

    # ======================================================================
    # Stage-3 experimental: pure 2-phase (matrix-phase || vector-phase) kernel.
    # Gated to dense non-causal self-attention (TWO_PHASE trait). Separate kernel
    # so the proven 8-cluster kernel above stays byte-for-byte unchanged.
    #
    #   Phase M (pure matrix): PV(j-1) [16 MFMA] + QK(j) [4 MFMA], async prefetch.
    #   Phase V (pure vector): full softmax of S_j (reduce_max, rescale, sub_m,
    #                          exp2, reduce_sum, cast_p). The prefetch DMA issued
    #                          in Phase M is waited at the END of Phase V so it
    #                          completes behind the long softmax VALU stretch.
    # With the wave-group stagger, group A's Phase M overlaps group B's Phase V,
    # saturating both the matrix and vector pipelines. 2 barriers/tile (vs 4).
    # ======================================================================
    @flyc.kernel(known_block_size=[BLOCK_SIZE, 1, 1])
    def flash_attn_dualwave_swp_fp8_2phase_kernel(
        Q: fx.Tensor,
        K: fx.Tensor,
        V: fx.Tensor,
        O: fx.Tensor,  # noqa: E741
        DebugCounts: fx.Tensor,
        CuSeqQ: fx.Tensor,
        CuSeqKv: fx.Tensor,
        QDescale: fx.Tensor,
        KDescale: fx.Tensor,
        VDescale: fx.Tensor,
        seq_len: fx.Int32,
        seq_len_kv: fx.Int32,
        stride_q_n: fx.Int32,
        stride_kv_n: fx.Int32,
        head_dim_runtime: fx.Int32,
    ):
        ctx = DualwaveFp8KernelContext(
            traits,
            Q,
            K,
            V,
            O,
            DebugCounts,
            CuSeqQ,
            CuSeqKv,
            QDescale,
            KDescale,
            VDescale,
            seq_len,
            seq_len_kv,
            stride_q_n,
            stride_kv_n,
            head_dim_runtime,
        )
        ctx.init_types_and_constants()
        ctx.init_runtime_indices()
        ctx.init_lds(SharedStorage)
        ctx.init_thread_mapping()
        ctx.init_sequence_lengths()
        ctx.init_descriptors()
        ctx.init_atoms_and_lds_ptrs()
        ctx.init_dma_thread_offsets()
        ctx.init_descale()
        ctx.init_tile_bounds()
        ctx.init_workspace_io()

        q_loader = DualwaveFp8QLoader(ctx)
        gemm_helper = DualwaveFp8GemmHelper(ctx)
        softmax_helper = DualwaveFp8SoftmaxHelper(ctx)
        kv_gmem_to_lds = DualwaveFp8KvGmemToLdsLoader(ctx)
        kv_lds_to_regs = DualwaveFp8KvLdsToVgprLoader(ctx)
        output_store = DualwaveFp8StoreHelper(ctx)

        BN = traits.BLOCK_N
        D_CHUNKS = traits.D_CHUNKS
        t0 = ctx.split_t0
        t_end = ctx.split_t_end
        NPF = const_expr(traits.NUM_PREFETCH_K)

        # ---- Prologue: stage Q + K0/K1/V0, softmax(tile t0) -> P0 ----
        kv_gmem_to_lds.load_k(t0 * BN, 0)
        q_loader.stage_q_to_lds()
        rocdl.s_waitcnt(0)
        rocdl.sched_barrier(0)
        rocdl.s_barrier()

        ctx.init_q_row()
        q_row = ctx.q_row

        kv_gmem_to_lds.load_k((t0 + 1) * BN, 1)
        kv_gmem_to_lds.load_v(t0 * BN, 0)
        rocdl.s_waitcnt(0)
        if const_expr(traits.DUALWAVE_SWP_ENABLE_STAGGER):
            _stagger_extra_barrier_if_one(ctx.stagger_i32)
        else:
            rocdl.sched_barrier(0)
            rocdl.s_barrier()

        v_k = kv_lds_to_regs.load_k(0)
        v_s = gemm_helper.qk(v_k)
        v_s = softmax_helper.seq_pad_mask_if_needed(v_s, t0)
        m_row = softmax_helper.reduce_max(v_s)
        v_s = softmax_helper.sub_m(v_s, m_row)
        v_p = softmax_helper.exp2(v_s, 0, 16)
        v_p = softmax_helper.exp2(v_p, 16, 16)
        l_row = softmax_helper.reduce_sum(ctx.c_zero_f, v_p)
        if const_expr(traits.FP8_PV_DIRECT):
            v_p = gemm_helper.cast_p_fp8_direct(v_p)
        else:
            v_p = softmax_helper.cast_p(v_p)
            v_p = softmax_helper.anchor_v_p(v_p)
        v_o = [ctx.c_zero_v16f32 for _ in range_constexpr(D_CHUNKS)]
        rocdl.sched_barrier(0)
        rocdl.s_barrier()
        rocdl.sched_barrier(0)

        # ---- Loop: tiles t0+1 .. t_end-1. Each does PV(j-1) + QK(j) + softmax(j). ----
        p_carry = v_p if const_expr(traits.FP8_PV_DIRECT) else softmax_helper.v_p_to_vec32(v_p)
        init_args = [m_row, l_row] + v_o + [p_carry]
        loop_results = init_args
        for j, loop_args in range(t0 + fx.Index(1), t_end, fx.Index(1), init=init_args):
            m_row = loop_args[0]
            l_row = loop_args[1]
            v_o = [loop_args[2 + i] for i in range_constexpr(D_CHUNKS)]
            v_p = (
                loop_args[2 + D_CHUNKS]
                if const_expr(traits.FP8_PV_DIRECT)
                else softmax_helper.v_vec32_to_p(loop_args[2 + D_CHUNKS])
            )

            buf_cur = j % fx.Index(2)
            buf_oth = (j + fx.Index(1)) % fx.Index(2)

            # ---------- Phase M (pure matrix) ----------
            # LDS reads must precede the prefetch DMA issue: the prefetch writes the
            # double-buffered KV LDS regions, and issuing it first lets a fast wave's
            # async gmem->LDS write land in a region a slow wave is still reading.
            # Reads-first orders this per-wave with no extra barriers.
            v_k = kv_lds_to_regs.load_k(buf_cur)  # K(j)
            v_v = kv_lds_to_regs.load_v(buf_oth)  # V(j-1)
            kv_gmem_to_lds.load_k((j + fx.Index(1)) * BN, buf_oth)  # prefetch K(j+1)
            kv_gmem_to_lds.load_v(j * BN, buf_cur)  # prefetch V(j)
            v_o = gemm_helper.pv(v_p, v_v, v_o)  # PV(j-1): 16 MFMA
            v_o = softmax_helper.anchor_v_o(v_o)
            v_s = gemm_helper.qk(v_k)  # QK(j): 4 MFMA
            rocdl.sched_barrier(0)
            rocdl.s_barrier()
            rocdl.sched_barrier(0)

            # ---------- Phase V (pure vector) ----------
            v_s = softmax_helper.seq_pad_mask_if_needed(v_s, j)
            m_tile = softmax_helper.reduce_max(v_s)
            m_new, corr = softmax_helper.rescale_from_tile_max(m_row, m_tile)
            softmax_helper.scale_o(v_o, corr)
            v_o = softmax_helper.anchor_v_o(v_o)
            l_row = softmax_helper.apply_l_rescale(l_row, corr)
            v_s = softmax_helper.sub_m(v_s, m_new)
            v_p = softmax_helper.exp2(v_s, 0, 16)
            v_p = softmax_helper.exp2(v_p, 16, 16)
            l_row = softmax_helper.reduce_sum(l_row, v_p)
            if const_expr(traits.FP8_PV_DIRECT):
                v_p = gemm_helper.cast_p_fp8_direct(v_p)
            else:
                v_p = softmax_helper.cast_p(v_p)
                v_p = softmax_helper.anchor_v_p(v_p)
            m_row = m_new
            # Deferred prefetch wait: the K(j+1)/V(j) DMA issued in Phase M lands
            # behind this softmax stretch. wait + barrier publish it to all waves.
            rocdl.s_waitcnt(0)
            rocdl.sched_barrier(0)
            rocdl.s_barrier()
            rocdl.sched_barrier(0)

            p_carry = v_p if const_expr(traits.FP8_PV_DIRECT) else softmax_helper.v_p_to_vec32(v_p)
            yield_args = [m_row, l_row] + v_o + [p_carry]
            loop_results = yield yield_args

        # ---- Epilogue: one PV pending (P for tile t_end-1). ----
        m_row = loop_results[0]
        l_row = loop_results[1]
        v_o = [loop_results[2 + i] for i in range_constexpr(D_CHUNKS)]
        v_p = (
            loop_results[2 + D_CHUNKS]
            if const_expr(traits.FP8_PV_DIRECT)
            else softmax_helper.v_vec32_to_p(loop_results[2 + D_CHUNKS])
        )

        v_v = kv_lds_to_regs.load_v((t_end - fx.Index(1)) % fx.Index(NPF))
        v_o = gemm_helper.pv(v_p, v_v, v_o)

        inv_l_rcp = rocdl.rcp(T.f32, _raw(l_row))
        inv_l = ArithValue(fx.Float32(l_row) > ctx.c_zero_f).select(inv_l_rcp, ctx.c_zero_f)
        # FP8_PV stores raw fp8 V (no per-load dequant), so fold v_descale into the
        # final 1/l normalization here; the bf16 path already folded it in LDS.
        if const_expr(traits.FP8_PV):
            inv_l = ArithValue(inv_l) * ctx.vd_fp8
        softmax_helper.scale_o(v_o, inv_l)
        if const_expr(traits.DUALWAVE_SWP_ENABLE_STAGGER):
            _stagger_extra_barrier_if_zero(ctx.stagger_i32)
        else:
            rocdl.s_barrier()
        output_store.store_final_o(v_o, q_row)

    # ======================================================================
    # BN128: two BLOCK_N=64 KV tiles per loop iteration under one merged softmax
    # correction -- mathematically a 128-key tile, reusing the 64-wide QK/PV/softmax
    # register machinery. This halves the fixed per-tile overhead (scale_o over the
    # whole O accumulator, the rescale/apply_l correction, barriers, loop
    # bookkeeping). Non-pipelined: PV runs in-iteration with no P-carry. Requires an
    # even tile count, which init_tile_bounds guarantees in both causal and
    # non-causal modes.
    # ======================================================================
    @flyc.kernel(known_block_size=[BLOCK_SIZE, 1, 1])
    def flash_attn_dualwave_swp_fp8_bn128_kernel(
        Q: fx.Tensor,
        K: fx.Tensor,
        V: fx.Tensor,
        O: fx.Tensor,  # noqa: E741
        DebugCounts: fx.Tensor,
        CuSeqQ: fx.Tensor,
        CuSeqKv: fx.Tensor,
        QDescale: fx.Tensor,
        KDescale: fx.Tensor,
        VDescale: fx.Tensor,
        seq_len: fx.Int32,
        seq_len_kv: fx.Int32,
        stride_q_n: fx.Int32,
        stride_kv_n: fx.Int32,
        head_dim_runtime: fx.Int32,
    ):
        ctx = DualwaveFp8KernelContext(
            traits,
            Q,
            K,
            V,
            O,
            DebugCounts,
            CuSeqQ,
            CuSeqKv,
            QDescale,
            KDescale,
            VDescale,
            seq_len,
            seq_len_kv,
            stride_q_n,
            stride_kv_n,
            head_dim_runtime,
        )
        ctx.init_types_and_constants()
        ctx.init_runtime_indices()
        ctx.init_lds(SharedStorage)
        ctx.init_thread_mapping()
        if const_expr(traits.CAUSAL):
            ctx.init_causal_lpt_order()
        ctx.init_sequence_lengths()
        ctx.init_descriptors()
        ctx.init_atoms_and_lds_ptrs()
        ctx.init_dma_thread_offsets()
        ctx.init_descale()
        ctx.init_tile_bounds()
        ctx.init_workspace_io()

        q_loader = DualwaveFp8QLoader(ctx)
        gemm_helper = DualwaveFp8GemmHelper(ctx)
        softmax_helper = DualwaveFp8SoftmaxHelper(ctx)
        kv_gmem_to_lds = DualwaveFp8KvGmemToLdsLoader(ctx)
        kv_lds_to_regs = DualwaveFp8KvLdsToVgprLoader(ctx)
        output_store = DualwaveFp8StoreHelper(ctx)

        BN = traits.BLOCK_N
        D_CHUNKS = traits.D_CHUNKS
        NPF = const_expr(traits.NUM_PREFETCH_K)
        t0 = ctx.split_t0
        t_end = ctx.split_t_end

        def _subtile_tail(v_s, v_v, v_o, l_row, m_new):
            # Finish softmax for one 64-key sub-tile at the merged max m_new, then
            # accumulate its PV. reduce_sum folds into the shared l_row.
            v_s = softmax_helper.sub_m(v_s, m_new)
            v_p = softmax_helper.exp2(v_s, 0, 16)
            v_p = softmax_helper.exp2(v_p, 16, 16)
            # Ask for the scale-sub FMAs as two blocks of 8 ahead of their 16 consuming
            # v_exp_f32 instead of letting the scheduler interleave {1 fma, 2 exp}.
            # Interleaved, the allocator reuses one destination pair for the whole
            # block, serialising the region into an fma->exp->fma chain with an s_nop
            # per pair for the VALU->trans hazard. Split 8/16 rather than 16/32 to cap
            # the extra live range at 16 VGPRs -- the kernel sits at 230 of 256.
            for _ in range_constexpr(2):
                rocdl.sched_group_barrier(traits.SCHED_VALU_MASK, 8, 13)
                rocdl.sched_group_barrier(traits.SCHED_EXP_MASK, 16, 13)
            l_row = softmax_helper.reduce_sum(l_row, v_p)
            v_p = gemm_helper.cast_p_fp8_direct(v_p)
            v_o = gemm_helper.pv(v_p, v_v, v_o)
            v_o = softmax_helper.anchor_v_o(v_o)
            return v_o, l_row

        def _softmax_only(v_s, l_row, m_new):
            # P-carry variant of _subtile_tail: produce the fp8 P operand for this
            # sub-tile but leave its PV to the next iteration, where it becomes the
            # only MFMA work independent of that iteration's QK -> max -> exp chain.
            v_s = softmax_helper.sub_m(v_s, m_new)
            v_p = softmax_helper.exp2(v_s, 0, 16)
            v_p = softmax_helper.exp2(v_p, 16, 16)
            l_row = softmax_helper.reduce_sum(l_row, v_p)
            return gemm_helper.cast_p_fp8_direct(v_p), l_row

        # Non-causal masks each sub-tile right after its own QK; causal masks the pair
        # under one branch after both QKs and needs no pad mask at all (causal subsumes
        # it). Exactly one of the two is live, so neither mode pays for the other.
        def _mask_sub(v_s, tile_idx):
            if const_expr(traits.CAUSAL or traits.BN128_NOBRANCH):
                return v_s
            return softmax_helper.seq_pad_mask_if_needed(v_s, tile_idx)

        def _mask_pair(v_s_a, v_s_b, j):
            if const_expr(traits.CAUSAL):
                return softmax_helper.causal_mask_pair_if_needed(v_s_a, v_s_b, j)
            return v_s_a, v_s_b

        def _merge_tile_max(v_s_a, v_s_b):
            m_tile = softmax_helper.max2(softmax_helper.reduce_max(v_s_a), softmax_helper.reduce_max(v_s_b))
            if const_expr(traits.CAUSAL):
                # A row can be fully masked in the first pair (any row above the
                # diagonal when seqlen_kv < seqlen_q). Its tile max is -inf, and with
                # m_row still -inf the merged max stays -inf, so sub_m would compute
                # -inf - -inf = NaN. Flooring to a finite sentinel makes exp2 return 0
                # and lets the epilogue's `l > 0` select zero the row. From pair 1 on
                # the running max is finite, so this only matters at the loop top.
                m_tile = softmax_helper.floor_masked_max(m_tile)
            return m_tile

        # The NPF=6 K-only ring lets us DMA two pairs ahead and issue the next pair's K
        # LDS-reads during this iteration's softmax/PV, hiding the lgkmcnt stall that
        # dominates the gap to aiter. QK must consume a FRESH read (short live range);
        # carrying the prefetched K into QK instead serializes on the yield and spills.
        kv_gmem_to_lds.load_k(t0 * BN, t0 % fx.Index(NPF))
        q_loader.stage_q_to_lds()
        rocdl.s_waitcnt(0)
        rocdl.sched_barrier(0)
        rocdl.s_barrier()

        ctx.init_q_row()
        q_row = ctx.q_row

        # Read the Q operand packs once here (Q's LDS tile is final after the barrier
        # above and never rewritten). Captured by the scf.for body as a loop-invariant
        # value, not a yielded carry, so it costs 16 VGPRs of residency and no yield
        # traffic, and removes 4 of the loop's 20 ds_read_b128.
        q_wide = gemm_helper.load_q_wide() if const_expr(traits.QREG) else None

        # Prologue stages TWO pairs ({t0,t0+1} and {t0+2,t0+3}) so the 2-ahead DMA
        # cadence is primed before the loop body's first read. The P-carry schedule
        # only looks one pair ahead, so it primes just the first pair.
        kv_gmem_to_lds.load_k((t0 + 1) * BN, (t0 + 1) % fx.Index(NPF))
        kv_gmem_to_lds.load_v(t0 * BN, t0 % fx.Index(NPF))
        kv_gmem_to_lds.load_v((t0 + 1) * BN, (t0 + 1) % fx.Index(NPF))
        if const_expr(not traits.BN128_PCARRY):
            kv_gmem_to_lds.load_k((t0 + 2) * BN, (t0 + 2) % fx.Index(NPF))
            kv_gmem_to_lds.load_k((t0 + 3) * BN, (t0 + 3) % fx.Index(NPF))
            kv_gmem_to_lds.load_v((t0 + 2) * BN, (t0 + 2) % fx.Index(NPF))
            kv_gmem_to_lds.load_v((t0 + 3) * BN, (t0 + 3) % fx.Index(NPF))
        rocdl.s_waitcnt(0)
        rocdl.sched_barrier(0)
        if const_expr(traits.BN128_STAGGER):
            # OPEN the phase shift: group B takes one extra barrier so that from here
            # on it trails group A by exactly one of the body's two phases.
            _stagger_extra_barrier_if_one(ctx.stagger_i32)
        rocdl.s_barrier()
        rocdl.sched_barrier(0)

        m_row = ctx.c_neg_inf
        l_row = ctx.c_zero_f
        v_o = [ctx.c_zero_v16f32 for _ in range_constexpr(D_CHUNKS)]

        NPF_I = const_expr(fx.Index(NPF))

        def _ring_wrap(x):
            """Reduce x in [0, 2*NPF) back into [0, NPF).

            One compare + select in place of a `% NPF`, whose 64-bit magic-multiply
            expansion otherwise sits on this loop's critical path. Keep the compare
            on `index`: folding it to i32 shrinks the loop but moves the arithmetic
            onto the SALU chain feeding the ds_read addresses, costing 1.5%.
            """
            return (x >= NPF_I).select(x - NPF_I, x)

        # The ring slot rides the loop-carry, so the first ds_read address at
        # the top of the body needs no scalar work at all.
        init_args = [m_row, l_row] + v_o + [t0 % fx.Index(NPF)]
        if const_expr(traits.BN128_PCARRY):
            # Two extra carries: the previous pair's fp8 P operands, plus the ring slot
            # their V lives in. Seeding P with zeros makes the first trip's PV a no-op,
            # so the prev-V slot can point at the current (already staged) pair rather
            # than at an unwritten one.
            zero_p = gemm_helper.zero_p_fp8()
            init_args = init_args + [t0 % fx.Index(NPF), zero_p, zero_p]
        loop_results = init_args
        for j, loop_args in range(fx.Index(t0), t_end, fx.Index(2), init=init_args):
            m_row = loop_args[0]
            l_row = loop_args[1]
            v_o = [loop_args[2 + i] for i in range_constexpr(D_CHUNKS)]

            # a_buf IS the carry, so the first ds_read's address needs no scalar
            # work at the loop top. Recomputing `j % NPF` instead costs ~19 SALU
            # with a ~16-deep serial chain per index (NPF=6 is not a power of two,
            # so `%` lowers to a 64-bit magic-multiply), landing squarely on the
            # LDS-stall critical path. Carried, each index is add + cmp + cselect.
            a_buf = loop_args[2 + D_CHUNKS]
            b_buf = _ring_wrap(a_buf + fx.Index(1))
            nn_a_buf = _ring_wrap(a_buf + fx.Index(2))
            f_a_buf = _ring_wrap(a_buf + fx.Index(4))
            f_b_buf = _ring_wrap(a_buf + fx.Index(5))
            if const_expr(traits.BN128_PCARRY):
                nn_b_buf = _ring_wrap(a_buf + fx.Index(3))
                pv_a_buf = loop_args[3 + D_CHUNKS]
                pv_b_buf = _ring_wrap(pv_a_buf + fx.Index(1))
                p_carry_a = loop_args[4 + D_CHUNKS]
                p_carry_b = loop_args[5 + D_CHUNKS]

            # Fresh K read for QK (short live range; does not use the carry).
            v_k_a = kv_lds_to_regs.load_k(a_buf)
            v_k_b = kv_lds_to_regs.load_k(b_buf)

            v_s_a = gemm_helper.qk(v_k_a, q_wide)
            v_s_a = _mask_sub(v_s_a, j)
            v_s_b = gemm_helper.qk(v_k_b, q_wide)
            v_s_b = _mask_sub(v_s_b, j + fx.Index(1))
            v_s_a, v_s_b = _mask_pair(v_s_a, v_s_b, j)

            if const_expr(traits.BN128_STAGGER):
                # End of the matrix phase. Under the shift the other group is inside
                # its vector phase here, so its softmax VALU issues against these QK
                # MFMAs instead of waiting behind them.
                rocdl.sched_barrier(0)
                rocdl.s_barrier()
                rocdl.sched_barrier(0)
                # The prefetch must be issued in the vector phase: at this point the
                # trailing group is still reading ring slots {j, j+1}, which is exactly
                # where the {j+4, j+5} DMA of the *next* iteration lands (NPF=6).
                kv_gmem_to_lds.load_k((j + fx.Index(4)) * BN, f_a_buf)
                kv_gmem_to_lds.load_k((j + fx.Index(5)) * BN, f_b_buf)
                kv_gmem_to_lds.load_v((j + fx.Index(4)) * BN, f_a_buf)
                kv_gmem_to_lds.load_v((j + fx.Index(5)) * BN, f_b_buf)

            # V reads for the current pair, issued AFTER the QK MFMAs so their
            # latency hides behind the softmax. With the V reads first, their 64 live
            # VGPRs push the QK region over the register limit and the scheduler
            # sinks every K ds_read_b128 to sit immediately before its consuming
            # MFMA, forcing `lgkmcnt(0)` before all 8 QK MFMAs. Only the a-tile's 16
            # ds_read_b64_tr_b8 issue here; the b-tile's are deferred to just before
            # its own sub-tile, which breaks up the largest LDS burst in the loop and
            # keeps v_v_b's 32 VGPRs out of the a-sub-tile's live range.
            if const_expr(traits.BN128_PCARRY):
                # Prefetch only one pair ahead: with the P carry, the previous pair's V
                # must survive into this trip, so the 3-pair ring holds {prev, current,
                # in-flight} and has no room for a second pair of lookahead.
                kv_gmem_to_lds.load_k((j + fx.Index(2)) * BN, nn_a_buf)
                kv_gmem_to_lds.load_k((j + fx.Index(3)) * BN, nn_b_buf)
                kv_gmem_to_lds.load_v((j + fx.Index(2)) * BN, nn_a_buf)
                kv_gmem_to_lds.load_v((j + fx.Index(3)) * BN, nn_b_buf)

                # PV of the PREVIOUS pair. This is the only MFMA work in the body that
                # does not sit on this pair's QK -> max -> exp2 chain, so it is what the
                # scheduler can interleave with the 64 exp2 below.
                v_o = gemm_helper.pv(p_carry_a, kv_lds_to_regs.load_v(pv_a_buf), v_o)
                v_o = gemm_helper.pv(p_carry_b, kv_lds_to_regs.load_v(pv_b_buf), v_o)
                v_o = softmax_helper.anchor_v_o(v_o)
            else:
                v_v_a = kv_lds_to_regs.load_v(a_buf)

                # DMA pair {j+4,j+5} (2 pairs ahead) into the far ring buffers. Keep
                # this last: hoisting it to the top of the body measured -1.5%, since
                # the DMAs compete with the QK ds_reads for the same memory-issue slots.
                if const_expr(not traits.BN128_STAGGER):
                    kv_gmem_to_lds.load_k((j + fx.Index(4)) * BN, f_a_buf)
                    kv_gmem_to_lds.load_k((j + fx.Index(5)) * BN, f_b_buf)
                    kv_gmem_to_lds.load_v((j + fx.Index(4)) * BN, f_a_buf)
                    kv_gmem_to_lds.load_v((j + fx.Index(5)) * BN, f_b_buf)

            m_tile = _merge_tile_max(v_s_a, v_s_b)
            if const_expr(traits.BN128_NOBRANCH):
                # Unconditional correction. The ballot-gated lazy version skips ~32
                # VALU on the common path, but its scf.if splits the body into extra
                # basic blocks, and the machine scheduler cannot move MFMAs across a
                # block boundary -- which strands the QK MFMAs away from the softmax
                # VALU they should be hiding behind.
                m_new, corr = softmax_helper.rescale_from_tile_max(m_row, m_tile)
                softmax_helper.scale_o(v_o, corr)
                v_o = softmax_helper.anchor_v_o(v_o)
                l_row = softmax_helper.apply_l_rescale(l_row, corr)
            else:
                v_o, m_new, l_row = softmax_helper.lazy_correct_o(v_o, m_row, l_row, m_tile)
                v_o = softmax_helper.anchor_v_o(v_o)

            if const_expr(traits.BN128_PCARRY):
                p_carry_a, l_row = _softmax_only(v_s_a, l_row, m_new)
                p_carry_b, l_row = _softmax_only(v_s_b, l_row, m_new)
            else:
                v_o, l_row = _subtile_tail(v_s_a, v_v_a, v_o, l_row, m_new)
                v_v_b = kv_lds_to_regs.load_v(b_buf)
                v_o, l_row = _subtile_tail(v_s_b, v_v_b, v_o, l_row, m_new)
            m_row = m_new

            # The softmax/PV region holds exactly D_CHUNKS*2 = 8 wide fp8 MFMA (PV for
            # both sub-tiles). Asking for more MFMA groups than exist makes the
            # scheduler reserve slots for MFMAs that never arrive and leave the VALU
            # unpacked, so the two group counts must sum to 8.
            if const_expr(traits.BN128_PCARRY):
                # Only the 8 PV MFMAs are free to move: the 8 QK ones feed the tile max
                # that every exp2 depends on, so any pattern that asks for a QK MFMA
                # between exps is unsatisfiable and the scheduler abandons the whole
                # request. Pin QK as one leading block, then interleave PV with the exps.
                n_qk = const_expr(traits.HEAD_DIM // 64 * 2 * 2)
                n_pv = const_expr(traits.D_CHUNKS * 2)
                rocdl.sched_group_barrier(traits.SCHED_MFMA_MASK, n_qk, 11)
                for _ in range_constexpr(n_pv):
                    rocdl.sched_group_barrier(traits.SCHED_MFMA_MASK, 1, 11)
                    rocdl.sched_group_barrier(traits.SCHED_EXP_MASK, 64 // n_pv, 11)
                    rocdl.sched_group_barrier(traits.SCHED_VALU_MASK, traits.BN128_SCHED[3], 11)
            else:
                _sched_barrier_exp_pairs(traits, traits.BN128_SCHED[0], traits.BN128_SCHED[1], 11)
                _sched_barrier_pairs(traits, traits.BN128_SCHED[2], traits.BN128_SCHED[3], 11)
            if const_expr(traits.BN128_VMCNT >= 0):
                # The {j+4, j+5} DMA issued above is not read until iteration j+4, two
                # loop trips away, so draining it here (s_waitcnt 0) puts a full HBM
                # latency on the critical path for nothing. Retiring in order, vmcnt(N)
                # still guarantees every earlier iteration's DMA has landed.
                _waitcnt_vm_n(traits.BN128_VMCNT)
            else:
                rocdl.s_waitcnt(0)
            rocdl.sched_barrier(0)
            rocdl.s_barrier()
            rocdl.sched_barrier(0)

            # r_next == nn_a_buf ((r+2) mod NPF), already materialised above.
            tail_carry = [nn_a_buf, a_buf, p_carry_a, p_carry_b] if const_expr(traits.BN128_PCARRY) else [nn_a_buf]
            loop_results = yield [m_row, l_row] + v_o + tail_carry
        # ---- Epilogue: all PV already accumulated in-loop; just normalize + store. ----
        m_row = loop_results[0]
        l_row = loop_results[1]
        v_o = [loop_results[2 + i] for i in range_constexpr(D_CHUNKS)]

        if const_expr(traits.BN128_PCARRY):
            # Drain the one pair of PV the loop still owes. Its V ring slots were not
            # touched again: the last trip only wrote the pair two slots further on.
            pv_a_buf = loop_results[3 + D_CHUNKS]
            pv_b_buf = _ring_wrap(pv_a_buf + fx.Index(1))
            v_o = gemm_helper.pv(loop_results[4 + D_CHUNKS], kv_lds_to_regs.load_v(pv_a_buf), v_o)
            v_o = gemm_helper.pv(loop_results[5 + D_CHUNKS], kv_lds_to_regs.load_v(pv_b_buf), v_o)

        inv_l_rcp = rocdl.rcp(T.f32, _raw(l_row))
        inv_l = ArithValue(fx.Float32(l_row) > ctx.c_zero_f).select(inv_l_rcp, ctx.c_zero_f)
        if const_expr(traits.FP8_PV):
            inv_l = ArithValue(inv_l) * ctx.vd_fp8
        softmax_helper.scale_o(v_o, inv_l)
        if const_expr(traits.BN128_STAGGER):
            # CLOSE the phase shift so both groups leave the loop aligned.
            _stagger_extra_barrier_if_zero(ctx.stagger_i32)
        else:
            rocdl.s_barrier()
        output_store.store_final_o(v_o, q_row)

    # Combine kernel: out = sum_s w_s * O_s / sum_s w_s * l_s, w_s = exp2(m_s - m_max).
    # One wave row of 32 lanes covers a (b, h, s) row, 4 contiguous cols/lane.
    COMBINE_BLOCK = 256
    COMBINE_LANES_PER_ROW = traits.HEAD_DIM // 4
    COMBINE_ROWS_PER_BLOCK = COMBINE_BLOCK // COMBINE_LANES_PER_ROW

    @flyc.kernel(known_block_size=[COMBINE_BLOCK, 1, 1])
    def flash_attn_splitk_combine_kernel(
        O: fx.Tensor,  # noqa: E741
        WS: fx.Tensor,
        batch_size: fx.Int32,
        seq_len: fx.Int32,
        stride_q_n: fx.Int32,
    ):
        ctx = DualwaveSplitKCombineContext(traits, O, WS, batch_size, seq_len, stride_q_n)
        ctx.init_types_and_constants()
        ctx.init_runtime_indices()
        ctx.init_thread_mapping(COMBINE_ROWS_PER_BLOCK, COMBINE_LANES_PER_ROW)
        ctx.init_workspace()
        ctx.init_descriptors()

        combine = DualwaveSplitKCombineHelper(ctx)
        m_s, l_s = combine.load_ml_rows()
        m_max = combine.reduce_m_max(m_s)
        acc, den = combine.accumulate_splits(m_s, l_s, m_max)
        o_pack = combine.pack_output(acc, den)
        combine.store_output(o_pack)

    @flyc.jit
    def launch_flash_attn_dualwave_swp(
        Q: fx.Tensor,
        K: fx.Tensor,
        V: fx.Tensor,
        O: fx.Tensor,  # noqa: E741
        DebugCounts: fx.Tensor,
        CuSeqQ: fx.Tensor,
        CuSeqKv: fx.Tensor,
        QDescale: fx.Tensor,
        KDescale: fx.Tensor,
        VDescale: fx.Tensor,
        batch_size: fx.Int32,
        seq_len: fx.Int32,
        seq_len_kv: fx.Int32,
        stride_q_n: fx.Int32,
        stride_kv_n: fx.Int32,
        head_dim_runtime: fx.Int32,
        stream: fx.Stream = fx.Stream(None),
    ):
        # Make shape/mode traits visible to the JIT cache key.
        _ = _dualwave_swp_fp8_cache_tag
        bs_idx = fx.Index(batch_size)
        sl_idx = fx.Index(seq_len)
        num_q_blocks = (sl_idx + BLOCK_M - 1) // BLOCK_M
        if const_expr(SPLITK):
            grid_z = bs_idx * NUM_KV_SPLITS
        else:
            grid_z = bs_idx

        passthrough_entries = (
            [
                ["denormal-fp-math-f32", "preserve-sign,preserve-sign"],
                ["no-nans-fp-math", "true"],
                ["unsafe-fp-math", "true"],
            ]
            if const_expr(daz)
            else None
        )
        if const_expr(traits.BN128):
            _fa_kernel = flash_attn_dualwave_swp_fp8_bn128_kernel
        elif const_expr(traits.TWO_PHASE):
            _fa_kernel = flash_attn_dualwave_swp_fp8_2phase_kernel
        else:
            _fa_kernel = flash_attn_dualwave_swp_fp8_gfx950_kernel
        _fa_kernel(
            Q,
            K,
            V,
            O,
            DebugCounts,
            CuSeqQ,
            CuSeqKv,
            QDescale,
            KDescale,
            VDescale,
            seq_len,
            seq_len_kv,
            stride_q_n,
            stride_kv_n,
            head_dim_runtime,
            value_attrs={
                "rocdl.waves_per_eu": waves_per_eu,
                "rocdl.flat_work_group_size": f"{BLOCK_SIZE},{BLOCK_SIZE}",
                "passthrough": passthrough_entries,
            },
        ).launch(
            grid=(NUM_HEADS_Q, num_q_blocks, grid_z),
            block=(BLOCK_SIZE, 1, 1),
            stream=stream,
        )
        if const_expr(SPLITK):
            combine_rows = bs_idx * NUM_HEADS_Q * sl_idx
            flash_attn_splitk_combine_kernel(O, DebugCounts, batch_size, seq_len, stride_q_n).launch(
                grid=(combine_rows // COMBINE_ROWS_PER_BLOCK, 1, 1),
                block=(COMBINE_BLOCK, 1, 1),
                stream=stream,
            )

    _dualwave_swp_compile_hints = {
        "fast_fp_math": True,
        "unsafe_fp_math": True,
        "llvm_options": {
            "enable-post-misched": False,
            "lsr-drop-solution": True,
        },
    }

    def _launch(
        Q,
        K,
        V,
        O,  # noqa: E741
        batch_size,
        seq_len,
        stride_kv_n=None,
        stride_q_n=None,
        head_dim_runtime=None,
        debug_counts=None,
        *,
        seq_len_kv=None,
        workspace=None,
        cu_seqlens_q=None,
        cu_seqlens_kv=None,
        q_descale=None,
        k_descale=None,
        v_descale=None,
        stream=None,
    ):
        if stride_kv_n is None:
            stride_kv_n = DEFAULT_STRIDE_KV_N
        if stride_q_n is None:
            stride_q_n = DEFAULT_STRIDE_Q_N
        if head_dim_runtime is None:
            head_dim_runtime = HEAD_DIM
        # seq_len_kv defaults to seq_len (self-attention / equal Q,KV lengths).
        if seq_len_kv is None:
            seq_len_kv = seq_len
        if SPLITK:
            if workspace is None:
                raise ValueError("num_kv_splits > 1 requires a fp32 workspace (see dualwave_splitk_workspace_elems)")
            debug_counts = workspace
        if debug_counts is None:
            debug_counts = O
        # Dense launches still pass valid tensors for the (unused) cu_seqlens slots;
        # the kernel only reads them under const_expr(VARLEN). Use O as a placeholder.
        if cu_seqlens_q is None:
            cu_seqlens_q = O
        if cu_seqlens_kv is None:
            cu_seqlens_kv = O
        # Per-tensor fp8 descales (shape-[1] fp32). The kernel only reads them on
        # the fp8 path; bf16/f16 launches pass O as an unused placeholder.
        if q_descale is None:
            q_descale = O
        if k_descale is None:
            k_descale = O
        if v_descale is None:
            v_descale = O
        with CompilationContext.compile_hints(_dualwave_swp_compile_hints):
            if stream is None:
                return launch_flash_attn_dualwave_swp(
                    Q,
                    K,
                    V,
                    O,
                    debug_counts,
                    cu_seqlens_q,
                    cu_seqlens_kv,
                    q_descale,
                    k_descale,
                    v_descale,
                    batch_size,
                    seq_len,
                    seq_len_kv,
                    stride_q_n,
                    stride_kv_n,
                    head_dim_runtime,
                )
            return launch_flash_attn_dualwave_swp(
                Q,
                K,
                V,
                O,
                debug_counts,
                cu_seqlens_q,
                cu_seqlens_kv,
                q_descale,
                k_descale,
                v_descale,
                batch_size,
                seq_len,
                seq_len_kv,
                stride_q_n,
                stride_kv_n,
                head_dim_runtime,
                stream=stream,
            )

    def _compile(
        Q,
        K,
        V,
        O,  # noqa: E741
        batch_size,
        seq_len,
        stride_kv_n=None,
        stride_q_n=None,
        head_dim_runtime=None,
        debug_counts=None,
        *,
        seq_len_kv=None,
        workspace=None,
        cu_seqlens_q=None,
        cu_seqlens_kv=None,
        q_descale=None,
        k_descale=None,
        v_descale=None,
        stream=None,
    ):
        if stride_kv_n is None:
            stride_kv_n = DEFAULT_STRIDE_KV_N
        if stride_q_n is None:
            stride_q_n = DEFAULT_STRIDE_Q_N
        if head_dim_runtime is None:
            head_dim_runtime = HEAD_DIM
        if seq_len_kv is None:
            seq_len_kv = seq_len
        if SPLITK:
            if workspace is None:
                raise ValueError("num_kv_splits > 1 requires a fp32 workspace (see dualwave_splitk_workspace_elems)")
            debug_counts = workspace
        if debug_counts is None:
            debug_counts = O
        if cu_seqlens_q is None:
            cu_seqlens_q = O
        if cu_seqlens_kv is None:
            cu_seqlens_kv = O
        if q_descale is None:
            q_descale = O
        if k_descale is None:
            k_descale = O
        if v_descale is None:
            v_descale = O
        with CompilationContext.compile_hints(_dualwave_swp_compile_hints):
            return flyc.compile(
                launch_flash_attn_dualwave_swp,
                Q,
                K,
                V,
                O,
                debug_counts,
                cu_seqlens_q,
                cu_seqlens_kv,
                q_descale,
                k_descale,
                v_descale,
                batch_size,
                seq_len,
                seq_len_kv,
                stride_q_n,
                stride_kv_n,
                head_dim_runtime,
                fx.Stream(stream),
            )

    _launch.compile = _compile

    return _launch
