/*
 * Copyright (c) 2024 TOKITA Hiroshi
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_INCLUDE_DRIVERS_MFD_AXP2101_H_
#define ZEPHYR_INCLUDE_DRIVERS_MFD_AXP2101_H_

#define AXP2101_REG_CHIP_ID           0x03
#define AXP2101_REG_CHGLED            0x69
#define AXP2101_REG_DC_ONOFF_DVM_CTRL 0x80
#define AXP2101_REG_DC_WORKMODE_CTRL  0x81
#define AXP2101_REG_DCDC1_VOLTAGE     0x82
#define AXP2101_REG_DCDC2_VOLTAGE     0x83
#define AXP2101_REG_DCDC3_VOLTAGE     0x84
#define AXP2101_REG_DCDC4_VOLTAGE     0x85
#define AXP2101_REG_DCDC5_VOLTAGE     0x86
#define AXP2101_REG_LDOS_ONOFF_CTRL0  0x90
#define AXP2101_REG_LDOS_ONOFF_CTRL1  0x91
#define AXP2101_REG_ALDO1_VOLTAGE     0x92
#define AXP2101_REG_ALDO2_VOLTAGE     0x93
#define AXP2101_REG_ALDO3_VOLTAGE     0x94
#define AXP2101_REG_ALDO4_VOLTAGE     0x95
#define AXP2101_REG_BLDO1_VOLTAGE     0x96
#define AXP2101_REG_BLDO2_VOLTAGE     0x97
#define AXP2101_REG_CLDO1_VOLTAGE     0x98
#define AXP2101_REG_DLDO1_VOLTAGE     0x99
#define AXP2101_REG_DLDO2_VOLTAGE     0x9A

#define AXP2101_CHIP_ID 0x4A

#define AXP2101_CHGLED_CTRL_MASK   0x3
#define AXP2101_CHGLED_CTRL_OFFSET 1

#define AXP2101_VBUS_CFG_REG                0
#define AXP2101_VBUS_CFG_VAL_VBUSEN_DISABLE 0

#endif /* ZEPHYR_INCLUDE_DRIVERS_MFD_AXP2101_H_ */
