package riscv.ai

import circt.stage.ChiselStage

/**
 * ç»Ÿä¸€çš„ Verilog ç”Ÿæˆå™¨
 * 
 * ç”Ÿæˆæ‰€æœ‰è®¾è®¡çš„ SystemVerilog ä»£ç 
 */
object VerilogGenerator extends App {
  println("=" * 80)
  println("RISC-V AI åŠ é€Ÿå™¨ - ç»Ÿä¸€ Verilog ç”Ÿæˆå™¨")
  println("=" * 80)
  println()
  
  var successCount = 0
  var failCount = 0
  val totalDesigns = 1
  
  // ç”Ÿæˆå•ä¸ªè®¾è®¡çš„è¾…åŠ©å‡½æ•°
  def generateDesign(name: String, generator: => Any, targetDir: String): Boolean = {
    println(s"[$successCount/$totalDesigns] æ­£åœ¨ç”Ÿæˆ: $name")
    println(s"  ç›®æ ‡ç›®å½•: $targetDir")
    
    try {
      generator match {
        case module: chisel3.Module =>
          ChiselStage.emitSystemVerilogFile(
            module,
            firtoolOpts = Array("-disable-all-randomization", "-strip-debug-info"),
            args = Array("--target-dir", targetDir)
          )
        case _ =>
          throw new Exception("Invalid generator type")
      }
      
      // åå¤„ç†
      val mainFile = s"$targetDir/${name}.sv"
      if (new java.io.File(mainFile).exists()) {
        PostProcessVerilog.cleanupVerilogFile(mainFile)
        val lines = scala.io.Source.fromFile(mainFile).getLines().size
        println(s"  âœ… æˆåŠŸ: $mainFile ($lines è¡Œ)")
        successCount += 1
        true
      } else {
        println(s"  âŒ å¤±è´¥: æ–‡ä»¶æœªç”Ÿæˆ")
        failCount += 1
        false
      }
    } catch {
      case e: Exception =>
        println(s"  âŒ é”™è¯¯: ${e.getMessage}")
        failCount += 1
        false
    }
  }
  
  println("\n" + "=" * 80)
  println("Phase 1: ç”Ÿæˆ SimpleEdgeAiSoC (æ¨èè®¾è®¡)")
  println("=" * 80)
  println()
  
  generateDesign(
    "SimpleEdgeAiSoC",
    new SimpleEdgeAiSoC(),
    "generated/simple_edgeaisoc"
  )
  
  println()
  println("=" * 80)
  println("ç”Ÿæˆæ€»ç»“")
  println("=" * 80)
  println(s"  æ€»è®¾è®¡æ•°: $totalDesigns")
  println(s"  âœ… æˆåŠŸ: $successCount")
  println(s"  âŒ å¤±è´¥: $failCount")
  println()
  
  if (failCount == 0) {
    println("ğŸ‰ æ‰€æœ‰è®¾è®¡ç”ŸæˆæˆåŠŸï¼")
    println()
    println("ğŸ“ ç”Ÿæˆçš„æ–‡ä»¶:")
    println("  - generated/simple_edgeaisoc/SimpleEdgeAiSoC.sv")
    println()
    println("ğŸš€ ä¸‹ä¸€æ­¥:")
    println("  1. æŸ¥çœ‹ç”Ÿæˆçš„ SystemVerilog æ–‡ä»¶")
    println("  2. è¿è¡Œæµ‹è¯•: ./run.sh full SimpleEdgeAiSoC")
    println("  3. é˜…è¯»æ–‡æ¡£: docs/SimpleEdgeAiSoC_README.md")
    println()
    println("ç‰©ç†ä¼˜åŒ–ä»£ç ç”Ÿæˆå®Œæˆ")  // ç”¨äº run.sh æ£€æµ‹
  } else {
    println("âš ï¸  éƒ¨åˆ†è®¾è®¡ç”Ÿæˆå¤±è´¥")
    println()
    println("ğŸ’¡ è°ƒè¯•å»ºè®®:")
    println("  1. æ£€æŸ¥ç¼–è¯‘é”™è¯¯: sbt compile")
    println("  2. æŸ¥çœ‹è¯¦ç»†æ—¥å¿—")
    println("  3. æ¸…ç†é‡ç¼–è¯‘: sbt clean compile")
    System.exit(1)
  }
}
