# Simple syhthesis script to use TSMC libraries
#
# Runs a top-down (entire chip in one compile) compile
# This is NOT suitable for big chips.
#
# set Libraries, work location, path - .synopsys_dc stuff really.
###################################################################
define_design_lib work -path ./work
Error: Command 'define_design_lib' is disabled. (CMD-080)
# file mkdir reports
# file mkdir netlist
remove_design -all
1
#####################
# Path Variables
#####################
set SYN /cad/synopsys/dc_shell/latest/libraries/syn/
/cad/synopsys/dc_shell/latest/libraries/syn/
set TSMC_45 /cad/synopsys_EDK2/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwp_110a/
/cad/synopsys_EDK2/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwp_110a/
#####################
# Set Design Library
#####################
#TSMC 45nm Library
set link_library { * tcbn45gsbwpml.db dw_foundation.sldb}
 * tcbn45gsbwpml.db dw_foundation.sldb
set target_library "tcbn45gsbwpml.db"
tcbn45gsbwpml.db
set synthetic_library [list  dw_foundation.sldb]
dw_foundation.sldb
set dw_lib     $SYN
/cad/synopsys/dc_shell/latest/libraries/syn/
set sym_lib    $TSMC_45
/cad/synopsys_EDK2/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwp_110a/
set target_lib $TSMC_45
/cad/synopsys_EDK2/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwp_110a/
set search_path [list ./ ../src/ $dw_lib $target_lib $sym_lib]
./ ../src/ /cad/synopsys/dc_shell/latest/libraries/syn/ /cad/synopsys_EDK2/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwp_110a/ /cad/synopsys_EDK2/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwp_110a/
#
set hdlin_auto_save_templates true
true
# read in verilog
read_verilog -rtl [list behavioral_AND8.v]
Error: unknown option '-rtl' (CMD-010)
# set top level design
current_design behavioral_AND8
Error: Current design is not defined. (UID-4)
# link it to resolve references
link
Error: Current design is not defined. (UID-4)
0
# Build separate instance for multiply-instantiated sub-modules
uniquify
Error: Current design is not defined. (UID-4)
0
#
# Set technology constraints
###################################
#set_operating_conditions WCCOM
set_dont_use tcbn45gsbwpml/*D0BWP
Loading db file '/cad/synopsys_EDK2/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwp_110a/tcbn45gsbwpml.db'
Loading db file '/cad/synopsys/dc_shell/latest/libraries/syn/dw_foundation.sldb'
1
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> exit

Thank you...

