# 0 "arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts"
# 9 "arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts"
/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 12 "arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts" 2
# 1 "arch/arm64/boot/dts/qcom/ipq9574-rdp-common.dtsi" 1
# 9 "arch/arm64/boot/dts/qcom/ipq9574-rdp-common.dtsi"
/dts-v1/;


# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 13 "arch/arm64/boot/dts/qcom/ipq9574-rdp-common.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/leds/common.h" 1
# 14 "arch/arm64/boot/dts/qcom/ipq9574-rdp-common.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/ipq9574.dtsi" 1
# 9 "arch/arm64/boot/dts/qcom/ipq9574.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,apss-ipq.h" 1
# 10 "arch/arm64/boot/dts/qcom/ipq9574.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,ipq-cmn-pll.h" 1
# 11 "arch/arm64/boot/dts/qcom/ipq9574.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,ipq9574-gcc.h" 1
# 12 "arch/arm64/boot/dts/qcom/ipq9574.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,ipq9574.h" 1
# 13 "arch/arm64/boot/dts/qcom/ipq9574.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 14 "arch/arm64/boot/dts/qcom/ipq9574.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/qcom,ipq9574-gcc.h" 1
# 15 "arch/arm64/boot/dts/qcom/ipq9574.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 16 "arch/arm64/boot/dts/qcom/ipq9574.dtsi" 2

/ {
 interrupt-parent = <&intc>;
 #address-cells = <2>;
 #size-cells = <2>;

 clocks {
  ref_48mhz_clk: ref-48mhz-clk {
   compatible = "fixed-factor-clock";
   clocks = <&xo_clk>;
   #clock-cells = <0>;
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
  };

  xo_board_clk: xo-board-clk {
   compatible = "fixed-factor-clock";
   clocks = <&ref_48mhz_clk>;
   #clock-cells = <0>;
  };

  xo_clk: xo-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a73";
   reg = <0x0>;
   enable-method = "psci";
   next-level-cache = <&l2_0>;
   clocks = <&apcs_glb 1>;
   clock-names = "cpu";
   operating-points-v2 = <&cpu_opp_table>;
   cpu-supply = <&ipq9574_s1>;
   #cooling-cells = <2>;
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a73";
   reg = <0x1>;
   enable-method = "psci";
   next-level-cache = <&l2_0>;
   clocks = <&apcs_glb 1>;
   clock-names = "cpu";
   operating-points-v2 = <&cpu_opp_table>;
   cpu-supply = <&ipq9574_s1>;
   #cooling-cells = <2>;
  };

  cpu2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a73";
   reg = <0x2>;
   enable-method = "psci";
   next-level-cache = <&l2_0>;
   clocks = <&apcs_glb 1>;
   clock-names = "cpu";
   operating-points-v2 = <&cpu_opp_table>;
   cpu-supply = <&ipq9574_s1>;
   #cooling-cells = <2>;
  };

  cpu3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a73";
   reg = <0x3>;
   enable-method = "psci";
   next-level-cache = <&l2_0>;
   clocks = <&apcs_glb 1>;
   clock-names = "cpu";
   operating-points-v2 = <&cpu_opp_table>;
   cpu-supply = <&ipq9574_s1>;
   #cooling-cells = <2>;
  };

  l2_0: l2-cache {
   compatible = "cache";
   cache-level = <2>;
   cache-unified;
  };
 };

 firmware {
  scm {
   compatible = "qcom,scm-ipq9574", "qcom,scm";
   qcom,dload-mode = <&tcsr 0x6100>;
  };
 };

 memory@40000000 {
  device_type = "memory";

  reg = <0x0 0x40000000 0x0 0x0>;
 };

 cpu_opp_table: opp-table-cpu {
  compatible = "operating-points-v2-kryo-cpu";
  opp-shared;
  nvmem-cells = <&cpu_speed_bin>;

  opp-936000000 {
   opp-hz = /bits/ 64 <936000000>;
   opp-microvolt = <725000>;
   opp-supported-hw = <0xf>;
   clock-latency-ns = <200000>;
  };

  opp-1104000000 {
   opp-hz = /bits/ 64 <1104000000>;
   opp-microvolt = <787500>;
   opp-supported-hw = <0xf>;
   clock-latency-ns = <200000>;
  };

  opp-1200000000 {
   opp-hz = /bits/ 64 <1200000000>;
   opp-microvolt = <862500>;
   opp-supported-hw = <0xf>;
   clock-latency-ns = <200000>;
  };

  opp-1416000000 {
   opp-hz = /bits/ 64 <1416000000>;
   opp-microvolt = <862500>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };

  opp-1488000000 {
   opp-hz = /bits/ 64 <1488000000>;
   opp-microvolt = <925000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };

  opp-1800000000 {
   opp-hz = /bits/ 64 <1800000000>;
   opp-microvolt = <987500>;
   opp-supported-hw = <0x5>;
   clock-latency-ns = <200000>;
  };

  opp-2208000000 {
   opp-hz = /bits/ 64 <2208000000>;
   opp-microvolt = <1062500>;
   opp-supported-hw = <0x1>;
   clock-latency-ns = <200000>;
  };
 };

 pmu {
  compatible = "arm,cortex-a73-pmu";
  interrupts = <1 7 ((((1 << (4)) - 1) << 8) | 4)>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 rpm: remoteproc {
  compatible = "qcom,ipq9574-rpm-proc", "qcom,rpm-proc";

  glink-edge {
   compatible = "qcom,glink-rpm";
   interrupts = <0 168 1>;
   qcom,rpm-msg-ram = <&rpm_msg_ram>;
   mboxes = <&apcs_glb 0>;

   rpm_requests: rpm-requests {
    compatible = "qcom,rpm-ipq9574", "qcom,glink-smd-rpm";
    qcom,glink-channels = "rpm_requests";
   };
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  bootloader@4a100000 {
   reg = <0x0 0x4a100000 0x0 0x400000>;
   no-map;
  };

  sbl@4a500000 {
   reg = <0x0 0x4a500000 0x0 0x100000>;
   no-map;
  };

  tz_region: tz@4a600000 {
   reg = <0x0 0x4a600000 0x0 0x400000>;
   no-map;
  };

  smem@4aa00000 {
   compatible = "qcom,smem";
   reg = <0x0 0x4aa00000 0x0 0x100000>;
   hwlocks = <&tcsr_mutex 3>;
   no-map;
  };
 };

 soc: soc@0 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;

  rpm_msg_ram: sram@60000 {
   compatible = "qcom,rpm-msg-ram";
   reg = <0x00060000 0x6000>;
  };

  pcie0_phy: phy@84000 {
   compatible = "qcom,ipq9574-qmp-gen3x1-pcie-phy";
   reg = <0x00084000 0x1000>;

   clocks = <&gcc 72>,
     <&gcc 84>,
     <&gcc 210>;
   clock-names = "aux", "cfg_ahb", "pipe";

   assigned-clocks = <&gcc 72>;
   assigned-clock-rates = <20000000>;

   resets = <&gcc 21>,
     <&gcc 22>;
   reset-names = "phy", "common";

   #clock-cells = <0>;
   clock-output-names = "gcc_pcie0_pipe_clk_src";

   #phy-cells = <0>;
   status = "disabled";
  };

  pcie2_phy: phy@8c000 {
   compatible = "qcom,ipq9574-qmp-gen3x2-pcie-phy";
   reg = <0x0008c000 0x2000>;

   clocks = <&gcc 74>,
     <&gcc 86>,
     <&gcc 212>;
   clock-names = "aux", "cfg_ahb", "pipe";

   assigned-clocks = <&gcc 74>;
   assigned-clock-rates = <20000000>;

   resets = <&gcc 29>,
     <&gcc 30>;
   reset-names = "phy", "common";

   #clock-cells = <0>;
   clock-output-names = "gcc_pcie2_pipe_clk_src";

   #phy-cells = <0>;
   status = "disabled";
  };

  rng: rng@e3000 {
   compatible = "qcom,ipq9574-trng", "qcom,trng";
   reg = <0x000e3000 0x1000>;
   clocks = <&gcc 115>;
   clock-names = "core";
  };

  mdio: mdio@90000 {
   compatible = "qcom,ipq9574-mdio", "qcom,ipq4019-mdio";
   reg = <0x00090000 0x64>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&gcc 114>;
   clock-names = "gcc_mdio_ahb_clk";
   status = "disabled";
  };

  pcie3_phy: phy@f4000 {
   compatible = "qcom,ipq9574-qmp-gen3x2-pcie-phy";
   reg = <0x000f4000 0x2000>;

   clocks = <&gcc 75>,
     <&gcc 87>,
     <&gcc 213>;
   clock-names = "aux", "cfg_ahb", "pipe";

   assigned-clocks = <&gcc 75>;
   assigned-clock-rates = <20000000>;

   resets = <&gcc 33>,
     <&gcc 34>;
   reset-names = "phy", "common";

   #clock-cells = <0>;
   clock-output-names = "gcc_pcie3_pipe_clk_src";

   #phy-cells = <0>;
   status = "disabled";
  };

  pcie1_phy: phy@fc000 {
   compatible = "qcom,ipq9574-qmp-gen3x1-pcie-phy";
   reg = <0x000fc000 0x1000>;

   clocks = <&gcc 73>,
     <&gcc 85>,
     <&gcc 211>;
   clock-names = "aux", "cfg_ahb", "pipe";

   assigned-clocks = <&gcc 73>;
   assigned-clock-rates = <20000000>;

   resets = <&gcc 25>,
     <&gcc 26>;
   reset-names = "phy", "common";

   #clock-cells = <0>;
   clock-output-names = "gcc_pcie1_pipe_clk_src";

   #phy-cells = <0>;
   status = "disabled";
  };

  cmn_pll: clock-controller@9b000 {
   compatible = "qcom,ipq9574-cmn-pll";
   reg = <0x0009b000 0x800>;
   clocks = <&ref_48mhz_clk>,
     <&gcc 119>,
     <&gcc 191>;
   clock-names = "ref", "ahb", "sys";
   #clock-cells = <1>;
   assigned-clocks = <&cmn_pll 0>;
   assigned-clock-rates-u64 = /bits/ 64 <12000000000>;
  };

  qfprom: efuse@a4000 {
   compatible = "qcom,ipq9574-qfprom", "qcom,qfprom";
   reg = <0x000a4000 0x5a1>;
   #address-cells = <1>;
   #size-cells = <1>;

   cpu_speed_bin: cpu-speed-bin@15 {
    reg = <0x15 0x2>;
    bits = <7 2>;
   };
  };

  cryptobam: dma-controller@704000 {
   compatible = "qcom,bam-v1.7.4", "qcom,bam-v1.7.0";
   reg = <0x00704000 0x20000>;
   interrupts = <0 207 4>;
   #dma-cells = <1>;
   qcom,ee = <1>;
   qcom,num-ees = <4>;
   num-channels = <16>;
   qcom,controlled-remotely;
  };

  crypto: crypto@73a000 {
   compatible = "qcom,ipq9574-qce", "qcom,ipq4019-qce", "qcom,qce";
   reg = <0x0073a000 0x6000>;
   clocks = <&gcc 207>,
     <&gcc 206>,
     <&gcc 205>;
   clock-names = "iface", "bus", "core";
   dmas = <&cryptobam 2>, <&cryptobam 3>;
   dma-names = "rx", "tx";
  };

  tsens: thermal-sensor@4a9000 {
   compatible = "qcom,ipq9574-tsens", "qcom,ipq8074-tsens";
   reg = <0x004a9000 0x1000>,
         <0x004a8000 0x1000>;
   interrupts = <0 184 4>;
   interrupt-names = "combined";
   #qcom,sensors = <16>;
   #thermal-sensor-cells = <1>;
  };

  tlmm: pinctrl@1000000 {
   compatible = "qcom,ipq9574-tlmm";
   reg = <0x01000000 0x300000>;
   interrupts = <0 208 4>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&tlmm 0 0 65>;
   interrupt-controller;
   #interrupt-cells = <2>;

   uart2_pins: uart2-state {
    pins = "gpio34", "gpio35";
    function = "blsp2_uart";
    drive-strength = <8>;
    bias-disable;
   };
  };

  gcc: clock-controller@1800000 {
   compatible = "qcom,ipq9574-gcc";
   reg = <0x01800000 0x80000>;
   clocks = <&xo_board_clk>,
     <&sleep_clk>,
     <0>,
     <&pcie0_phy>,
     <&pcie1_phy>,
     <&pcie2_phy>,
     <&pcie3_phy>,
     <0>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #interconnect-cells = <1>;
  };

  tcsr_mutex: hwlock@1905000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x01905000 0x20000>;
   #hwlock-cells = <1>;
  };

  tcsr: syscon@1937000 {
   compatible = "qcom,tcsr-ipq9574", "syscon";
   reg = <0x01937000 0x21000>;
  };

  sdhc_1: mmc@7804000 {
   compatible = "qcom,ipq9574-sdhci", "qcom,sdhci-msm-v5";
   reg = <0x07804000 0x1000>,
         <0x07805000 0x1000>,
         <0x07808000 0x2000>;
   reg-names = "hc", "cqhci", "ice";

   interrupts = <0 123 4>,
         <0 138 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 103>,
     <&gcc 100>,
     <&xo_board_clk>,
     <&gcc 102>;
   clock-names = "iface", "core", "xo", "ice";
   non-removable;
   supports-cqe;
   status = "disabled";
  };

  blsp_dma: dma-controller@7884000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x07884000 0x2b000>;
   interrupts = <0 238 4>;
   clocks = <&gcc 113>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
  };

  blsp1_uart0: serial@78af000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x078af000 0x200>;
   interrupts = <0 107 4>;
   clocks = <&gcc 41>,
     <&gcc 113>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  blsp1_uart1: serial@78b0000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x078b0000 0x200>;
   interrupts = <0 108 4>;
   clocks = <&gcc 42>,
     <&gcc 113>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  blsp1_uart2: serial@78b1000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x078b1000 0x200>;
   interrupts = <0 306 4>;
   clocks = <&gcc 43>,
     <&gcc 113>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  blsp1_uart3: serial@78b2000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x078b2000 0x200>;
   interrupts = <0 307 4>;
   clocks = <&gcc 44>,
     <&gcc 113>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  blsp1_uart4: serial@78b3000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x078b3000 0x200>;
   interrupts = <0 308 4>;
   clocks = <&gcc 45>,
     <&gcc 113>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  blsp1_uart5: serial@78b4000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x078b4000 0x200>;
   interrupts = <0 309 4>;
   clocks = <&gcc 46>,
     <&gcc 113>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  blsp1_spi0: spi@78b5000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b5000 0x600>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 95 4>;
   clocks = <&gcc 30>,
     <&gcc 113>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 12>, <&blsp_dma 13>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  blsp1_i2c1: i2c@78b6000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b6000 0x600>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 96 4>;
   clocks = <&gcc 31>,
     <&gcc 113>;
   clock-names = "core", "iface";
   assigned-clocks = <&gcc 31>;
   assigned-clock-rates = <50000000>;
   dmas = <&blsp_dma 14>, <&blsp_dma 15>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  blsp1_spi1: spi@78b6000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b6000 0x600>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 96 4>;
   clocks = <&gcc 32>,
     <&gcc 113>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 14>, <&blsp_dma 15>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  blsp1_i2c2: i2c@78b7000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b7000 0x600>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 97 4>;
   clocks = <&gcc 33>,
     <&gcc 113>;
   clock-names = "core", "iface";
   assigned-clocks = <&gcc 33>;
   assigned-clock-rates = <50000000>;
   dmas = <&blsp_dma 16>, <&blsp_dma 17>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  blsp1_spi2: spi@78b7000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b7000 0x600>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 97 4>;
   clocks = <&gcc 34>,
     <&gcc 113>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 16>, <&blsp_dma 17>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  blsp1_i2c3: i2c@78b8000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b8000 0x600>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 98 4>;
   clocks = <&gcc 35>,
     <&gcc 113>;
   clock-names = "core", "iface";
   assigned-clocks = <&gcc 35>;
   assigned-clock-rates = <50000000>;
   dmas = <&blsp_dma 18>, <&blsp_dma 19>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  blsp1_spi3: spi@78b8000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b8000 0x600>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 98 4>;
   spi-max-frequency = <50000000>;
   clocks = <&gcc 36>,
     <&gcc 113>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 18>, <&blsp_dma 19>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  blsp1_i2c4: i2c@78b9000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b9000 0x600>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 299 4>;
   clocks = <&gcc 37>,
     <&gcc 113>;
   clock-names = "core", "iface";
   assigned-clocks = <&gcc 37>;
   assigned-clock-rates = <50000000>;
   dmas = <&blsp_dma 20>, <&blsp_dma 21>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  blsp1_spi4: spi@78b9000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b9000 0x600>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 299 4>;
   clocks = <&gcc 38>,
     <&gcc 113>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 20>, <&blsp_dma 21>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  qpic_bam: dma-controller@7984000 {
   compatible = "qcom,bam-v1.7.4", "qcom,bam-v1.7.0";
   reg = <0x07984000 0x1c000>;
   interrupts = <0 146 4>;
   clocks = <&gcc 111>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
   status = "disabled";
  };

  qpic_nand: spi@79b0000 {
   compatible = "qcom,ipq9574-snand";
   reg = <0x079b0000 0x10000>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&gcc 112>,
     <&gcc 111>,
     <&gcc 164>;
   clock-names = "core", "aon", "iom";
   dmas = <&qpic_bam 0>,
          <&qpic_bam 1>,
          <&qpic_bam 2>;
   dma-names = "tx", "rx", "cmd";
   status = "disabled";
  };

  usb_0_qusbphy: phy@7b000 {
   compatible = "qcom,ipq9574-qusb2-phy";
   reg = <0x0007b000 0x180>;
   #phy-cells = <0>;

   clocks = <&gcc 98>,
     <&xo_board_clk>;
   clock-names = "cfg_ahb",
          "ref";

   resets = <&gcc 36>;
   status = "disabled";
  };

  usb_0_qmpphy: phy@7d000 {
   compatible = "qcom,ipq9574-qmp-usb3-phy";
   reg = <0x0007d000 0xa00>;
   #phy-cells = <0>;

   clocks = <&gcc 89>,
     <&xo_board_clk>,
     <&gcc 98>,
     <&gcc 208>;
   clock-names = "aux",
          "ref",
          "cfg_ahb",
          "pipe";

   resets = <&gcc 42>,
     <&gcc 43>;
   reset-names = "phy",
          "phy_phy";

   #clock-cells = <0>;
   clock-output-names = "usb0_pipe_clk";

   status = "disabled";
  };

  usb3: usb@8af8800 {
   compatible = "qcom,ipq9574-dwc3", "qcom,dwc3";
   reg = <0x08af8800 0x400>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   clocks = <&gcc 92>,
     <&gcc 91>,
     <&gcc 93>,
     <&gcc 209>,
     <&gcc 96>;

   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi";

   assigned-clocks = <&gcc 91>,
       <&gcc 96>;
   assigned-clock-rates = <200000000>,
            <24000000>;

   interrupts-extended = <&intc 0 134 4>;
   interrupt-names = "pwr_event";

   resets = <&gcc 44>;
   status = "disabled";

   usb_0_dwc3: usb@8a00000 {
    compatible = "snps,dwc3";
    reg = <0x8a00000 0xcd00>;
    clocks = <&gcc 96>;
    clock-names = "ref";
    interrupts = <0 140 4>;
    phys = <&usb_0_qusbphy>, <&usb_0_qmpphy>;
    phy-names = "usb2-phy", "usb3-phy";
    tx-fifo-resize;
    snps,is-utmi-l1-suspend;
    snps,hird-threshold = /bits/ 8 <0x0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_u3_susphy_quirk;
   };
  };

  intc: interrupt-controller@b000000 {
   compatible = "qcom,msm-qgic2";
   reg = <0x0b000000 0x1000>,
         <0x0b002000 0x2000>,
         <0x0b001000 0x1000>,
         <0x0b004000 0x2000>;
   #address-cells = <1>;
   #size-cells = <1>;
   interrupt-controller;
   #interrupt-cells = <3>;
   interrupts = <1 9 ((((1 << (4)) - 1) << 8) | 4)>;
   ranges = <0 0x0b00c000 0x3000>;

   v2m0: v2m@0 {
    compatible = "arm,gic-v2m-frame";
    reg = <0x00000000 0xffd>;
    msi-controller;
   };

   v2m1: v2m@1000 {
    compatible = "arm,gic-v2m-frame";
    reg = <0x00001000 0xffd>;
    msi-controller;
   };

   v2m2: v2m@2000 {
    compatible = "arm,gic-v2m-frame";
    reg = <0x00002000 0xffd>;
    msi-controller;
   };
  };

  watchdog: watchdog@b017000 {
   compatible = "qcom,apss-wdt-ipq9574", "qcom,kpss-wdt";
   reg = <0x0b017000 0x1000>;
   interrupts = <0 3 1>;
   clocks = <&sleep_clk>;
   timeout-sec = <30>;
  };

  apcs_glb: mailbox@b111000 {
   compatible = "qcom,ipq9574-apcs-apps-global",
         "qcom,ipq6018-apcs-apps-global";
   reg = <0x0b111000 0x1000>;
   #clock-cells = <1>;
   clocks = <&a73pll>, <&xo_board_clk>, <&gcc 1>;
   clock-names = "pll", "xo", "gpll0";
   #mbox-cells = <1>;
  };

  a73pll: clock@b116000 {
   compatible = "qcom,ipq9574-a73pll";
   reg = <0x0b116000 0x40>;
   #clock-cells = <0>;
   clocks = <&xo_board_clk>;
   clock-names = "xo";
  };

  timer@b120000 {
   compatible = "arm,armv7-timer-mem";
   reg = <0x0b120000 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   frame@b120000 {
    reg = <0x0b121000 0x1000>,
          <0x0b122000 0x1000>;
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 7 4>;
   };

   frame@b123000 {
    reg = <0x0b123000 0x1000>;
    frame-number = <1>;
    interrupts = <0 9 4>;
    status = "disabled";
   };

   frame@b124000 {
    reg = <0x0b124000 0x1000>;
    frame-number = <2>;
    interrupts = <0 10 4>;
    status = "disabled";
   };

   frame@b125000 {
    reg = <0x0b125000 0x1000>;
    frame-number = <3>;
    interrupts = <0 11 4>;
    status = "disabled";
   };

   frame@b126000 {
    reg = <0x0b126000 0x1000>;
    frame-number = <4>;
    interrupts = <0 12 4>;
    status = "disabled";
   };

   frame@b127000 {
    reg = <0x0b127000 0x1000>;
    frame-number = <5>;
    interrupts = <0 13 4>;
    status = "disabled";
   };

   frame@b128000 {
    reg = <0x0b128000 0x1000>;
    frame-number = <6>;
    interrupts = <0 14 4>;
    status = "disabled";
   };
  };

  pcie1: pcie@10000000 {
   compatible = "qcom,pcie-ipq9574";
   reg = <0x10000000 0xf1d>,
         <0x10000f20 0xa8>,
         <0x10001000 0x1000>,
         <0x000f8000 0x4000>,
         <0x10100000 0x1000>,
         <0x000fe000 0x1000>;
   reg-names = "dbi",
        "elbi",
        "atu",
        "parf",
        "config",
        "mhi";
   device_type = "pci";
   linux,pci-domain = <1>;
   bus-range = <0x00 0xff>;
   num-lanes = <1>;
   #address-cells = <3>;
   #size-cells = <2>;

   ranges = <0x01000000 0x0 0x00000000 0x10200000 0x0 0x100000>,
     <0x02000000 0x0 0x10300000 0x10300000 0x0 0x7d00000>;

   interrupts = <0 26 4>,
         <0 27 4>,
         <0 28 4>,
         <0 29 4>,
         <0 30 4>,
         <0 31 4>,
         <0 32 4>,
         <0 33 4>;
   interrupt-names = "msi0",
       "msi1",
       "msi2",
       "msi3",
       "msi4",
       "msi5",
       "msi6",
       "msi7";

   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 0 35 4>,
     <0 0 0 2 &intc 0 0 49 4>,
     <0 0 0 3 &intc 0 0 84 4>,
     <0 0 0 4 &intc 0 0 85 4>;

   clocks = <&gcc 50>,
     <&gcc 60>,
     <&gcc 59>,
     <&gcc 79>,
     <&gcc 85>,
     <&gcc 73>;
   clock-names = "axi_m",
          "axi_s",
          "axi_bridge",
          "rchng",
          "ahb",
          "aux";

   resets = <&gcc 88>,
     <&gcc 87>,
     <&gcc 86>,
     <&gcc 85>,
     <&gcc 84>,
     <&gcc 83>,
     <&gcc 82>,
     <&gcc 81>;
   reset-names = "pipe",
          "sticky",
          "axi_s_sticky",
          "axi_s",
          "axi_m_sticky",
          "axi_m",
          "aux",
          "ahb";

   phys = <&pcie1_phy>;
   phy-names = "pciephy";
   interconnects = <&gcc 4 &gcc 5>,
     <&gcc 6 &gcc 7>;
   interconnect-names = "pcie-mem", "cpu-pcie";
   status = "disabled";
  };

  pcie3: pcie@18000000 {
   compatible = "qcom,pcie-ipq9574";
   reg = <0x18000000 0xf1d>,
         <0x18000f20 0xa8>,
         <0x18001000 0x1000>,
         <0x000f0000 0x4000>,
         <0x18100000 0x1000>,
         <0x000f6000 0x1000>;
   reg-names = "dbi",
        "elbi",
        "atu",
        "parf",
        "config",
        "mhi";
   device_type = "pci";
   linux,pci-domain = <3>;
   bus-range = <0x00 0xff>;
   num-lanes = <2>;
   #address-cells = <3>;
   #size-cells = <2>;

   ranges = <0x01000000 0x0 0x00000000 0x18200000 0x0 0x100000>,
     <0x02000000 0x0 0x18300000 0x18300000 0x0 0x7d00000>;

   interrupts = <0 221 4>,
         <0 222 4>,
         <0 225 4>,
         <0 312 4>,
         <0 326 4>,
         <0 415 4>,
         <0 494 4>,
         <0 495 4>;
   interrupt-names = "msi0",
       "msi1",
       "msi2",
       "msi3",
       "msi4",
       "msi5",
       "msi6",
       "msi7";

   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 0 189 4>,
     <0 0 0 2 &intc 0 0 190 4>,
     <0 0 0 3 &intc 0 0 191 4>,
     <0 0 0 4 &intc 0 0 192 4>;

   clocks = <&gcc 54>,
     <&gcc 66>,
     <&gcc 65>,
     <&gcc 83>,
     <&gcc 87>,
     <&gcc 75>;
   clock-names = "axi_m",
          "axi_s",
          "axi_bridge",
          "rchng",
          "ahb",
          "aux";

   resets = <&gcc 104>,
     <&gcc 103>,
     <&gcc 102>,
     <&gcc 101>,
     <&gcc 100>,
     <&gcc 99>,
     <&gcc 98>,
     <&gcc 97>;
   reset-names = "pipe",
          "sticky",
          "axi_s_sticky",
          "axi_s",
          "axi_m_sticky",
          "axi_m",
          "aux",
          "ahb";

   phys = <&pcie3_phy>;
   phy-names = "pciephy";
   interconnects = <&gcc 12 &gcc 13>,
     <&gcc 14 &gcc 15>;
   interconnect-names = "pcie-mem", "cpu-pcie";
   status = "disabled";
  };

  pcie2: pcie@20000000 {
   compatible = "qcom,pcie-ipq9574";
   reg = <0x20000000 0xf1d>,
         <0x20000f20 0xa8>,
         <0x20001000 0x1000>,
         <0x00088000 0x4000>,
         <0x20100000 0x1000>,
         <0x0008e000 0x1000>;
   reg-names = "dbi",
        "elbi",
        "atu",
        "parf",
        "config",
        "mhi";
   device_type = "pci";
   linux,pci-domain = <2>;
   bus-range = <0x00 0xff>;
   num-lanes = <2>;
   #address-cells = <3>;
   #size-cells = <2>;

   ranges = <0x01000000 0x0 0x00000000 0x20200000 0x0 0x100000>,
     <0x02000000 0x0 0x20300000 0x20300000 0x0 0x7d00000>;

   interrupts = <0 126 4>,
         <0 128 4>,
         <0 129 4>,
         <0 130 4>,
         <0 137 4>,
         <0 141 4>,
         <0 142 4>,
         <0 143 4>;
   interrupt-names = "msi0",
       "msi1",
       "msi2",
       "msi3",
       "msi4",
       "msi5",
       "msi6",
       "msi7";

   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 0 164 4>,
     <0 0 0 2 &intc 0 0 165 4>,
     <0 0 0 3 &intc 0 0 186 4>,
     <0 0 0 4 &intc 0 0 187 4>;

   clocks = <&gcc 52>,
     <&gcc 63>,
     <&gcc 62>,
     <&gcc 81>,
     <&gcc 86>,
     <&gcc 74>;
   clock-names = "axi_m",
          "axi_s",
          "axi_bridge",
          "rchng",
          "ahb",
          "aux";

   resets = <&gcc 96>,
     <&gcc 95>,
     <&gcc 94>,
     <&gcc 93>,
     <&gcc 92>,
     <&gcc 91>,
     <&gcc 90>,
     <&gcc 89>;
   reset-names = "pipe",
          "sticky",
          "axi_s_sticky",
          "axi_s",
          "axi_m_sticky",
          "axi_m",
          "aux",
          "ahb";

   phys = <&pcie2_phy>;
   phy-names = "pciephy";
   interconnects = <&gcc 8 &gcc 9>,
     <&gcc 10 &gcc 11>;
   interconnect-names = "pcie-mem", "cpu-pcie";
   status = "disabled";
  };

  pcie0: pci@28000000 {
   compatible = "qcom,pcie-ipq9574";
   reg = <0x28000000 0xf1d>,
         <0x28000f20 0xa8>,
         <0x28001000 0x1000>,
         <0x00080000 0x4000>,
         <0x28100000 0x1000>,
         <0x00086000 0x1000>;
   reg-names = "dbi",
        "elbi",
        "atu",
        "parf",
        "config",
        "mhi";
   device_type = "pci";
   linux,pci-domain = <0>;
   bus-range = <0x00 0xff>;
   num-lanes = <1>;
   #address-cells = <3>;
   #size-cells = <2>;

   ranges = <0x01000000 0x0 0x00000000 0x28200000 0x0 0x100000>,
     <0x02000000 0x0 0x28300000 0x28300000 0x0 0x7d00000>;
   interrupts = <0 52 4>,
         <0 55 4>,
         <0 56 4>,
         <0 57 4>,
         <0 59 4>,
         <0 63 4>,
         <0 68 4>,
         <0 72 4>;
   interrupt-names = "msi0",
       "msi1",
       "msi2",
       "msi3",
       "msi4",
       "msi5",
       "msi6",
       "msi7";

   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 0 75 4>,
     <0 0 0 2 &intc 0 0 78 4>,
     <0 0 0 3 &intc 0 0 79 4>,
     <0 0 0 4 &intc 0 0 83 4>;

   clocks = <&gcc 48>,
     <&gcc 57>,
     <&gcc 56>,
     <&gcc 77>,
     <&gcc 84>,
     <&gcc 72>;
   clock-names = "axi_m",
          "axi_s",
          "axi_bridge",
          "rchng",
          "ahb",
          "aux";

   resets = <&gcc 80>,
     <&gcc 79>,
     <&gcc 78>,
     <&gcc 77>,
     <&gcc 76>,
     <&gcc 75>,
     <&gcc 74>,
     <&gcc 73>;
   reset-names = "pipe",
          "sticky",
          "axi_s_sticky",
          "axi_s",
          "axi_m_sticky",
          "axi_m",
          "aux",
          "ahb";

   phys = <&pcie0_phy>;
   phy-names = "pciephy";
   interconnects = <&gcc 0 &gcc 1>,
     <&gcc 2 &gcc 3>;
   interconnect-names = "pcie-mem", "cpu-pcie";
   status = "disabled";
  };

  nsscc: clock-controller@39b00000 {
   compatible = "qcom,ipq9574-nsscc";
   reg = <0x39b00000 0x80000>;
   clocks = <&xo_board_clk>,
     <&cmn_pll 4>,
     <&cmn_pll 5>,
     <&gcc 214>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <&gcc 107>;
   clock-names = "xo",
          "nss_1200",
          "ppe_353",
          "gpll0_out",
          "uniphy0_rx",
          "uniphy0_tx",
          "uniphy1_rx",
          "uniphy1_tx",
          "uniphy2_rx",
          "uniphy2_tx",
          "bus";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #interconnect-cells = <1>;
  };
 };

 thermal-zones {
  nss-top-thermal {
   thermal-sensors = <&tsens 3>;

   trips {
    nss-top-critical {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  ubi-0-thermal {
   thermal-sensors = <&tsens 4>;

   trips {
    ubi_0-critical {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  ubi-1-thermal {
   thermal-sensors = <&tsens 5>;

   trips {
    ubi_1-critical {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  ubi-2-thermal {
   thermal-sensors = <&tsens 6>;

   trips {
    ubi_2-critical {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  ubi-3-thermal {
   thermal-sensors = <&tsens 7>;

   trips {
    ubi_3-critical {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpuss0-thermal {
   thermal-sensors = <&tsens 8>;

   trips {
    cpu-critical {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpuss1-thermal {
   thermal-sensors = <&tsens 9>;

   trips {
    cpu-critical {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu0-thermal {
   thermal-sensors = <&tsens 10>;

   trips {
    cpu0_crit: cpu-critical {
     temperature = <120000>;
     hysteresis = <10000>;
     type = "critical";
    };

    cpu0_alert: cpu-passive {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "passive";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu0_alert>;
     cooling-device = <&cpu0 (~0) (~0)>,
        <&cpu1 (~0) (~0)>,
        <&cpu2 (~0) (~0)>,
        <&cpu3 (~0) (~0)>;
    };
   };
  };

  cpu1-thermal {
   thermal-sensors = <&tsens 11>;

   trips {
    cpu1_crit: cpu-critical {
     temperature = <120000>;
     hysteresis = <10000>;
     type = "critical";
    };

    cpu1_alert: cpu-passive {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "passive";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu1_alert>;
     cooling-device = <&cpu0 (~0) (~0)>,
        <&cpu1 (~0) (~0)>,
        <&cpu2 (~0) (~0)>,
        <&cpu3 (~0) (~0)>;
    };
   };
  };

  cpu2-thermal {
   thermal-sensors = <&tsens 12>;

   trips {
    cpu2_crit: cpu-critical {
     temperature = <120000>;
     hysteresis = <10000>;
     type = "critical";
    };

    cpu2_alert: cpu-passive {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "passive";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu2_alert>;
     cooling-device = <&cpu0 (~0) (~0)>,
        <&cpu1 (~0) (~0)>,
        <&cpu2 (~0) (~0)>,
        <&cpu3 (~0) (~0)>;
    };
   };
  };

  cpu3-thermal {
   thermal-sensors = <&tsens 13>;

   trips {
    cpu3_crit: cpu-critical {
     temperature = <120000>;
     hysteresis = <10000>;
     type = "critical";
    };

    cpu3_alert: cpu-passive {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "passive";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu3_alert>;
     cooling-device = <&cpu0 (~0) (~0)>,
        <&cpu1 (~0) (~0)>,
        <&cpu2 (~0) (~0)>,
        <&cpu3 (~0) (~0)>;
    };
   };
  };

  wcss-phyb-thermal {
   thermal-sensors = <&tsens 14>;

   trips {
    wcss_phyb-critical {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  top-glue-thermal {
   thermal-sensors = <&tsens 15>;

   trips {
    top_glue-critical {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 2 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 3 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 4 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 1 ((((1 << (4)) - 1) << 8) | 8)>;
 };
};
# 15 "arch/arm64/boot/dts/qcom/ipq9574-rdp-common.dtsi" 2

/ {
 aliases {
  serial0 = &blsp1_uart2;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 regulator_fixed_3p3: s3300 {
  compatible = "regulator-fixed";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-boot-on;
  regulator-always-on;
  regulator-name = "fixed_3p3";
 };

 regulator_fixed_0p925: s0925 {
  compatible = "regulator-fixed";
  regulator-min-microvolt = <925000>;
  regulator-max-microvolt = <925000>;
  regulator-boot-on;
  regulator-always-on;
  regulator-name = "fixed_0p925";
 };

 gpio-keys {
  compatible = "gpio-keys";
  pinctrl-0 = <&gpio_keys_default>;
  pinctrl-names = "default";

  button-wps {
   label = "wps";
   linux,code = <0x211>;
   gpios = <&tlmm 37 1>;
   debounce-interval = <60>;
  };
 };

 leds {
  compatible = "gpio-leds";
  pinctrl-0 = <&gpio_leds_default>;
  pinctrl-names = "default";

  led-0 {
   color = <2>;
   function = "wlan";
   gpios = <&tlmm 64 1>;
   linux,default-trigger = "phy0tx";
   default-state = "off";
  };
 };
};

&blsp1_spi0 {
 pinctrl-0 = <&spi_0_pins>;
 pinctrl-names = "default";
 status = "okay";

 flash@0 {
  compatible = "micron,n25q128a11", "jedec,spi-nor";
  reg = <0>;
  #address-cells = <1>;
  #size-cells = <1>;
  spi-max-frequency = <50000000>;
 };
};

&blsp1_uart2 {
 pinctrl-0 = <&uart2_pins>;
 pinctrl-names = "default";
 status = "okay";
};

&rpm_requests {
 regulators {
  compatible = "qcom,rpm-mp5496-regulators";

  ipq9574_s1: s1 {
# 104 "arch/arm64/boot/dts/qcom/ipq9574-rdp-common.dtsi"
   regulator-min-microvolt = <725000>;
   regulator-max-microvolt = <1075000>;
  };

  mp5496_l2: l2 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-always-on;
   regulator-boot-on;
  };

  mp5496_l5: l5 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-always-on;
   regulator-boot-on;
  };
 };
};

&sleep_clk {
 clock-frequency = <32000>;
};

&tlmm {
 spi_0_pins: spi-0-state {
  pins = "gpio11", "gpio12", "gpio13", "gpio14";
  function = "blsp0_spi";
  drive-strength = <8>;
  bias-disable;
 };

 gpio_keys_default: gpio-keys-default-state {
  pins = "gpio37";
  function = "gpio";
  drive-strength = <8>;
  bias-pull-up;
 };

 gpio_leds_default: gpio-leds-default-state {
  pins = "gpio64";
  function = "gpio";
  drive-strength = <8>;
  bias-pull-up;
 };

 qpic_snand_default_state: qpic-snand-default-state {
  clock-pins {
   pins = "gpio5";
   function = "qspi_clk";
   drive-strength = <8>;
   bias-disable;
  };

  cs-pins {
   pins = "gpio4";
   function = "qspi_cs";
   drive-strength = <8>;
   bias-disable;
  };

  data-pins {
   pins = "gpio0", "gpio1", "gpio2", "gpio3";
   function = "qspi_data";
   drive-strength = <8>;
   bias-disable;
  };
 };
};

&qpic_bam {
 status = "okay";
};

&qpic_nand {
 pinctrl-0 = <&qpic_snand_default_state>;
 pinctrl-names = "default";

 status = "okay";

 flash@0 {
  compatible = "spi-nand";
  reg = <0>;
  #address-cells = <1>;
  #size-cells = <1>;
  nand-ecc-engine = <&qpic_nand>;
  nand-ecc-strength = <4>;
  nand-ecc-step-size = <512>;
 };
};

&usb_0_dwc3 {
 dr_mode = "host";
};

&usb_0_qmpphy {
 vdda-pll-supply = <&mp5496_l5>;
 vdda-phy-supply = <&regulator_fixed_0p925>;

 status = "okay";
};

&usb_0_qusbphy {
 vdd-supply = <&regulator_fixed_0p925>;
 vdda-pll-supply = <&mp5496_l5>;
 vdda-phy-dpdm-supply = <&regulator_fixed_3p3>;

 status = "okay";
};

&usb3 {
 status = "okay";
};







&ref_48mhz_clk {
 clock-div = <1>;
 clock-mult = <1>;
};





&xo_board_clk {
 clock-div = <2>;
 clock-mult = <1>;
};

&xo_clk {
 clock-frequency = <48000000>;
};
# 13 "arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. IPQ9574/AP-AL02-C7";
 compatible = "qcom,ipq9574-ap-al02-c7", "qcom,ipq9574";
};

&pcie1_phy {
 status = "okay";
};

&pcie1 {
 pinctrl-0 = <&pcie1_default>;
 pinctrl-names = "default";

 perst-gpios = <&tlmm 26 1>;
 wake-gpios = <&tlmm 27 1>;
 status = "okay";
};

&pcie2_phy {
 status = "okay";
};

&pcie2 {
 pinctrl-0 = <&pcie2_default>;
 pinctrl-names = "default";

 perst-gpios = <&tlmm 29 1>;
 wake-gpios = <&tlmm 30 1>;
 status = "okay";
};

&pcie3_phy {
 status = "okay";
};

&pcie3 {
 pinctrl-0 = <&pcie3_default>;
 pinctrl-names = "default";

 perst-gpios = <&tlmm 32 1>;
 wake-gpios = <&tlmm 33 1>;
 status = "okay";
};

&tlmm {

 pcie1_default: pcie1-default-state {
  clkreq-n-pins {
   pins = "gpio25";
   function = "pcie1_clk";
   drive-strength = <6>;
   bias-pull-up;
  };

  perst-n-pins {
   pins = "gpio26";
   function = "gpio";
   drive-strength = <8>;
   bias-pull-down;
   output-low;
  };

  wake-n-pins {
   pins = "gpio27";
   function = "pcie1_wake";
   drive-strength = <6>;
   bias-pull-up;
  };
 };

 pcie2_default: pcie2-default-state {
  clkreq-n-pins {
   pins = "gpio28";
   function = "pcie2_clk";
   drive-strength = <6>;
   bias-pull-up;
  };

  perst-n-pins {
   pins = "gpio29";
   function = "gpio";
   drive-strength = <8>;
   bias-pull-down;
   output-low;
  };

  wake-n-pins {
   pins = "gpio30";
   function = "pcie2_wake";
   drive-strength = <6>;
   bias-pull-up;
  };
 };

 pcie3_default: pcie3-default-state {
  clkreq-n-pins {
   pins = "gpio31";
   function = "pcie3_clk";
   drive-strength = <6>;
   bias-pull-up;
  };

  perst-n-pins {
   pins = "gpio32";
   function = "gpio";
   drive-strength = <8>;
   bias-pull-up;
   output-low;
  };

  wake-n-pins {
   pins = "gpio33";
   function = "pcie3_wake";
   drive-strength = <6>;
   bias-pull-up;
  };
 };

 sdc_default_state: sdc-default-state {
  clk-pins {
   pins = "gpio5";
   function = "sdc_clk";
   drive-strength = <8>;
   bias-disable;
  };

  cmd-pins {
   pins = "gpio4";
   function = "sdc_cmd";
   drive-strength = <8>;
   bias-pull-up;
  };

  data-pins {
   pins = "gpio0", "gpio1", "gpio2",
          "gpio3", "gpio6", "gpio7",
          "gpio8", "gpio9";
   function = "sdc_data";
   drive-strength = <8>;
   bias-pull-up;
  };

  rclk-pins {
   pins = "gpio10";
   function = "sdc_rclk";
   drive-strength = <8>;
   bias-pull-down;
  };
 };
};
