/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [21:0] _00_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [22:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  wire [11:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [27:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [10:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [24:0] celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  reg [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~in_data[87];
  assign celloutsig_1_12z = ~celloutsig_1_10z;
  assign celloutsig_1_13z = ~((celloutsig_1_9z | celloutsig_1_5z[4]) & celloutsig_1_7z[9]);
  assign celloutsig_1_14z = ~((celloutsig_1_3z[9] | celloutsig_1_4z[2]) & (celloutsig_1_12z | celloutsig_1_4z[3]));
  assign celloutsig_1_16z = celloutsig_1_14z | in_data[120];
  assign celloutsig_1_0z = in_data[102] | in_data[126];
  assign celloutsig_0_0z = in_data[21:15] + in_data[91:85];
  assign celloutsig_1_17z = { celloutsig_1_15z[10:4], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_9z } + { celloutsig_1_2z[9:5], celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_4z[6:3], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_3z } + { in_data[90:66], celloutsig_0_8z };
  assign celloutsig_1_4z = celloutsig_1_3z[4:1] + celloutsig_1_1z;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _00_ <= 22'h000000;
    else _00_ <= { celloutsig_0_2z[2], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_3z = { celloutsig_0_2z[1:0], celloutsig_0_0z } / { 1'h1, celloutsig_0_0z[5:1], celloutsig_0_2z };
  assign celloutsig_1_3z = celloutsig_1_2z[14:4] / { 1'h1, in_data[119:110] };
  assign celloutsig_1_7z = { celloutsig_1_3z[8:1], celloutsig_1_4z } / { 1'h1, celloutsig_1_3z[8:2], celloutsig_1_1z };
  assign celloutsig_1_18z = celloutsig_1_5z / { 1'h1, in_data[120], celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_0_7z = celloutsig_0_3z[5:2] >= { in_data[33], celloutsig_0_2z };
  assign celloutsig_1_9z = { celloutsig_1_7z[9:1], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_2z } >= { celloutsig_1_3z[2:0], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_16z = { _00_[21:13], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_7z } > { celloutsig_0_9z[21:13], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_0_13z = celloutsig_0_9z[18:6] <= { celloutsig_0_12z[2:1], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_1_6z = in_data[114:107] <= { celloutsig_1_5z[5], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_10z = celloutsig_0_4z[11:9] < { celloutsig_0_9z[17:16], celloutsig_0_7z };
  assign celloutsig_0_2z = in_data[87] ? in_data[11:9] : { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_15z = celloutsig_1_3z[4] ? { celloutsig_1_5z[6], celloutsig_1_8z, celloutsig_1_1z } : { celloutsig_1_8z[5:4], celloutsig_1_11z, celloutsig_1_8z };
  assign celloutsig_1_2z = - in_data[152:138];
  assign celloutsig_0_6z = ~ in_data[87:84];
  assign celloutsig_0_11z = ~ celloutsig_0_9z[27:5];
  assign celloutsig_1_11z = ~ { celloutsig_1_8z[5:4], celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_3z[8:7], celloutsig_0_7z } | celloutsig_0_5z[2:0];
  assign celloutsig_0_15z = ^ { _00_[11:3], celloutsig_0_7z };
  assign celloutsig_1_10z = ^ celloutsig_1_7z[11:3];
  assign celloutsig_0_4z = { in_data[49:47], celloutsig_0_3z } >> { celloutsig_0_3z[6:2], celloutsig_0_0z };
  assign celloutsig_0_5z = { celloutsig_0_4z[10:7], celloutsig_0_2z } >> celloutsig_0_3z[6:0];
  assign celloutsig_0_12z = { celloutsig_0_5z[2:0], celloutsig_0_10z } >> celloutsig_0_5z[3:0];
  assign celloutsig_1_19z = { celloutsig_1_15z[1:0], celloutsig_1_14z, celloutsig_1_5z } ~^ { celloutsig_1_17z[3:2], celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_16z };
  assign celloutsig_1_1z = in_data[118:115] ~^ in_data[179:176];
  assign celloutsig_1_5z = { celloutsig_1_3z[4:0], celloutsig_1_0z, celloutsig_1_0z } ^ { celloutsig_1_1z[2:0], celloutsig_1_1z };
  always_latch
    if (clkin_data[32]) celloutsig_1_8z = 6'h00;
    else if (clkin_data[64]) celloutsig_1_8z = celloutsig_1_7z[7:2];
  assign { out_data[134:128], out_data[105:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
