{"name":"marlin-veryl-macro","vers":"0.3.0","deps":[{"name":"camino","req":"^1.1.9","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.3.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.3.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"toml","req":"^0.8.20","features":["parse"],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"veryl-parser","req":"^0.14.2-rc.1","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"}],"cksum":"ebc931077b684f2a3ec023686e96bdc1a2d79158becf401dabfbcebe7e09e606","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-veryl-macro","vers":"0.3.1","deps":[{"name":"camino","req":"^1.1.9","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.3.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.3.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"toml","req":"^0.8.20","features":["parse"],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"veryl-parser","req":"^0.14.2-rc.1","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"}],"cksum":"e6c74dcca33cc09151f54c3c9f52b2eba16954fe30b4930581d38e2158749236","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-veryl-macro","vers":"0.3.2","deps":[{"name":"camino","req":"^1.1.9","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.3.2","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.3.2","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"toml","req":"^0.8.20","features":["parse"],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"veryl-parser","req":"^0.14.2-rc.1","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"}],"cksum":"5ed6964c482bedb7664911a177da4860ac24e47e0b7fa01676e4f763572ebc58","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-veryl-macro","vers":"0.3.3","deps":[{"name":"camino","req":"^1.1.9","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.3.3","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.3.3","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"toml","req":"^0.8.20","features":["parse"],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"veryl-parser","req":"^0.14.2-rc.1","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"}],"cksum":"50fddaad95e50cf8f0492d11997e30b3a8b05fe48dfc825bb95dd0f86af68232","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-veryl-macro","vers":"0.3.4","deps":[{"name":"camino","req":"^1.1.9","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.3.4","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.3.4","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"toml","req":"^0.8.20","features":["parse"],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"veryl-parser","req":"^0.14.2-rc.1","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"}],"cksum":"5913bae6ea5669f40a17fc31b860db9b818ef8b276624b34e67b5f26683dbeae","features":{},"yanked":false,"rust_version":"1.85"}
