INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dangq/Downloads/LSI_CPU_RISC8b_EXTEND/LSI_CPU_RISC8b_EXTEND/src/Address Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dangq/Downloads/LSI_CPU_RISC8b_EXTEND/LSI_CPU_RISC8b_EXTEND/src/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dangq/Downloads/LSI_CPU_RISC8b_EXTEND/LSI_CPU_RISC8b_EXTEND/src/Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dangq/Downloads/LSI_CPU_RISC8b_EXTEND/LSI_CPU_RISC8b_EXTEND/src/accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dangq/Downloads/LSI_CPU_RISC8b_EXTEND/LSI_CPU_RISC8b_EXTEND/src/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dangq/Downloads/LSI_CPU_RISC8b_EXTEND/LSI_CPU_RISC8b_EXTEND/src/bus_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dangq/Downloads/LSI_CPU_RISC8b_EXTEND/LSI_CPU_RISC8b_EXTEND/src/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dangq/Downloads/LSI_CPU_RISC8b_EXTEND/LSI_CPU_RISC8b_EXTEND/src/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dangq/Downloads/LSI_CPU_RISC8b_EXTEND/LSI_CPU_RISC8b_EXTEND/src/risc_8b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_8b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dangq/Downloads/LSI_CPU_RISC8b_EXTEND/LSI_CPU_RISC8b_EXTEND/RISC8b/RISC8b.srcs/sim_1/new/tb_risc8b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_risc8b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dangq/Downloads/LSI_CPU_RISC8b_EXTEND/LSI_CPU_RISC8b_EXTEND/RISC8b/RISC8b.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
