INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nick Palladino/Documents/GitHub/palladino_saab_lab4/palladino_saab_lab4/palladino_saab_lab4.srcs/sources_1/new/BCD_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nick Palladino/Documents/GitHub/palladino_saab_lab4/palladino_saab_lab4/palladino_saab_lab4.srcs/sources_1/new/time_set_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_set_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nick Palladino/Documents/GitHub/palladino_saab_lab4/palladino_saab_lab4/palladino_saab_lab4.srcs/sim_1/new/time_set_register_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_set_register_testbench
