Analysis & Synthesis report for toolflow
Wed Nov 12 22:22:09 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for ID_EXE:IDEX|dffg:r_Halt|altshift_taps:s_Q_rtl_0|shift_taps_ikm:auto_generated|altsyncram_9961:altsyncram4
 15. Parameter Settings for User Entity Instance: Top-level Entity: |RISCV_Processor
 16. Parameter Settings for User Entity Instance: fetch:FETCH_PC
 17. Parameter Settings for User Entity Instance: fetch:FETCH_PC|adder_subtractor_N:ADD4
 18. Parameter Settings for User Entity Instance: fetch:FETCH_PC|adder_subtractor_N:ADD4|ones_complementor_N:Inverter
 19. Parameter Settings for User Entity Instance: fetch:FETCH_PC|adder_subtractor_N:ADD4|mux2t1_N:mux
 20. Parameter Settings for User Entity Instance: fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder
 21. Parameter Settings for User Entity Instance: fetch:FETCH_PC|mux2t1_N:SEL_PC
 22. Parameter Settings for User Entity Instance: mem:IMem
 23. Parameter Settings for User Entity Instance: IFID_Register:IFID
 24. Parameter Settings for User Entity Instance: IFID_Register:IFID|RegN:r_PC
 25. Parameter Settings for User Entity Instance: IFID_Register:IFID|RegN:r_PC4
 26. Parameter Settings for User Entity Instance: IFID_Register:IFID|RegN:r_Inst
 27. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:1:u_reg
 28. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:2:u_reg
 29. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:3:u_reg
 30. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:4:u_reg
 31. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:5:u_reg
 32. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:6:u_reg
 33. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:7:u_reg
 34. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:8:u_reg
 35. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:9:u_reg
 36. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:10:u_reg
 37. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:11:u_reg
 38. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:12:u_reg
 39. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:13:u_reg
 40. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:14:u_reg
 41. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:15:u_reg
 42. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:16:u_reg
 43. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:17:u_reg
 44. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:18:u_reg
 45. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:19:u_reg
 46. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:20:u_reg
 47. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:21:u_reg
 48. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:22:u_reg
 49. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:23:u_reg
 50. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:24:u_reg
 51. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:25:u_reg
 52. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:26:u_reg
 53. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:27:u_reg
 54. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:28:u_reg
 55. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:29:u_reg
 56. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:30:u_reg
 57. Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:31:u_reg
 58. Parameter Settings for User Entity Instance: immGen:IMMEDIATEGEN|sign_extenderNto32:U1
 59. Parameter Settings for User Entity Instance: immGen:IMMEDIATEGEN|sign_extenderNto32:U2
 60. Parameter Settings for User Entity Instance: immGen:IMMEDIATEGEN|sign_extenderNto32:U3
 61. Parameter Settings for User Entity Instance: immGen:IMMEDIATEGEN|sign_extenderNto32:U4
 62. Parameter Settings for User Entity Instance: immGen:IMMEDIATEGEN|sign_extenderNto32:U5
 63. Parameter Settings for User Entity Instance: ID_EXE:IDEX
 64. Parameter Settings for User Entity Instance: ID_EXE:IDEX|RegN:r_oRS1
 65. Parameter Settings for User Entity Instance: ID_EXE:IDEX|RegN:r_oRS2
 66. Parameter Settings for User Entity Instance: ID_EXE:IDEX|RegN:r_rd
 67. Parameter Settings for User Entity Instance: ID_EXE:IDEX|RegN:r_rs1
 68. Parameter Settings for User Entity Instance: ID_EXE:IDEX|RegN:r_rs2
 69. Parameter Settings for User Entity Instance: ID_EXE:IDEX|RegN:r_PC
 70. Parameter Settings for User Entity Instance: ID_EXE:IDEX|RegN:r_PCplus4
 71. Parameter Settings for User Entity Instance: ID_EXE:IDEX|RegN:r_Imm
 72. Parameter Settings for User Entity Instance: ID_EXE:IDEX|RegN:r_funct3
 73. Parameter Settings for User Entity Instance: ID_EXE:IDEX|RegN:r_ALUOp
 74. Parameter Settings for User Entity Instance: ID_EXE:IDEX|RegN:r_ResultSrc
 75. Parameter Settings for User Entity Instance: ID_EXE:IDEX|RegN:r_LoadType
 76. Parameter Settings for User Entity Instance: EX_MEM:EXMEM
 77. Parameter Settings for User Entity Instance: EX_MEM:EXMEM|RegN:r_ALU
 78. Parameter Settings for User Entity Instance: EX_MEM:EXMEM|RegN:r_PC4
 79. Parameter Settings for User Entity Instance: EX_MEM:EXMEM|RegN:r_RS2
 80. Parameter Settings for User Entity Instance: EX_MEM:EXMEM|RegN:r_rd
 81. Parameter Settings for User Entity Instance: EX_MEM:EXMEM|RegN:r_Imm
 82. Parameter Settings for User Entity Instance: EX_MEM:EXMEM|RegN:r_ResultSrc
 83. Parameter Settings for User Entity Instance: EX_MEM:EXMEM|RegN:r_LoadType
 84. Parameter Settings for User Entity Instance: mem:DMem
 85. Parameter Settings for User Entity Instance: MEM_WB:MEMWB|RegN:r_ReadData
 86. Parameter Settings for User Entity Instance: MEM_WB:MEMWB|RegN:r_LoadExt
 87. Parameter Settings for User Entity Instance: MEM_WB:MEMWB|RegN:r_ALUResult
 88. Parameter Settings for User Entity Instance: MEM_WB:MEMWB|RegN:r_PCplus4
 89. Parameter Settings for User Entity Instance: MEM_WB:MEMWB|RegN:r_ImmU
 90. Parameter Settings for User Entity Instance: MEM_WB:MEMWB|RegN:r_rd
 91. Parameter Settings for User Entity Instance: MEM_WB:MEMWB|RegN:r_ResultSrc
 92. Parameter Settings for Inferred Entity Instance: ID_EXE:IDEX|dffg:r_Halt|altshift_taps:s_Q_rtl_0
 93. altshift_taps Parameter Settings by Entity Instance
 94. Port Connectivity Checks: "MEM_WB:MEMWB"
 95. Port Connectivity Checks: "EX_MEM:EXMEM"
 96. Port Connectivity Checks: "ALU:u_ALU"
 97. Port Connectivity Checks: "ID_EXE:IDEX"
 98. Port Connectivity Checks: "immGen:IMMEDIATEGEN|sign_extenderNto32:U5"
 99. Port Connectivity Checks: "immGen:IMMEDIATEGEN|sign_extenderNto32:U4"
100. Port Connectivity Checks: "immGen:IMMEDIATEGEN|sign_extenderNto32:U3"
101. Port Connectivity Checks: "RegFile:u_RegFile|mux32to1_32bit:mux2"
102. Port Connectivity Checks: "RegFile:u_RegFile|mux32to1_32bit:mux1"
103. Port Connectivity Checks: "RegFile:u_RegFile|decoder5to32:dec"
104. Port Connectivity Checks: "IFID_Register:IFID"
105. Port Connectivity Checks: "fetch:FETCH_PC|adder_subtractor_N:ADD4"
106. Post-Synthesis Netlist Statistics for Top Partition
107. Elapsed Time Per Partition
108. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 12 22:22:08 2025           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                      ; toolflow                                        ;
; Top-level Entity Name              ; RISCV_Processor                                 ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 115,033                                         ;
;     Total combinational functions  ; 48,330                                          ;
;     Dedicated logic registers      ; 67,007                                          ;
; Total registers                    ; 67007                                           ;
; Total pins                         ; 100                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 114                                             ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; RISCV_Processor    ; toolflow           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processor 3            ;   0.4%      ;
;     Processor 4            ;   0.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                   ;
+-------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                ; Library ;
+-------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; ../../proj/src/RISCV_types.vhd                  ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/RISCV_types.vhd                    ;         ;
; ../../proj/src/TopLevel/ALU.vhd                 ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd                   ;         ;
; ../../proj/src/TopLevel/BarrelShifter32.vhd     ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter32.vhd       ;         ;
; ../../proj/src/TopLevel/EX_MEM.vhd              ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/EX_MEM.vhd                ;         ;
; ../../proj/src/TopLevel/ID_EXE.vhd              ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/ID_EXE.vhd                ;         ;
; ../../proj/src/TopLevel/IFID_Register.vhd       ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/IFID_Register.vhd         ;         ;
; ../../proj/src/TopLevel/MEM_WB.vhd              ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/MEM_WB.vhd                ;         ;
; ../../proj/src/TopLevel/RISCV_Processor.vhd     ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd       ;         ;
; ../../proj/src/TopLevel/RegFile.vhd             ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RegFile.vhd               ;         ;
; ../../proj/src/TopLevel/RegN.vhd                ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RegN.vhd                  ;         ;
; ../../proj/src/TopLevel/adder_subtractor_N.vhd  ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/adder_subtractor_N.vhd    ;         ;
; ../../proj/src/TopLevel/andg2.vhd               ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd                 ;         ;
; ../../proj/src/TopLevel/control_unit.vhd        ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/control_unit.vhd          ;         ;
; ../../proj/src/TopLevel/decoder5to32.vhd        ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/decoder5to32.vhd          ;         ;
; ../../proj/src/TopLevel/dffg.vhd                ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd                  ;         ;
; ../../proj/src/TopLevel/fetch.vhd               ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/fetch.vhd                 ;         ;
; ../../proj/src/TopLevel/full_adder.vhd          ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/full_adder.vhd            ;         ;
; ../../proj/src/TopLevel/immGen.vhd              ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/immGen.vhd                ;         ;
; ../../proj/src/TopLevel/invg.vhd                ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/invg.vhd                  ;         ;
; ../../proj/src/TopLevel/loadType.vhd            ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/loadType.vhd              ;         ;
; ../../proj/src/TopLevel/mem.vhd                 ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/mem.vhd                   ;         ;
; ../../proj/src/TopLevel/mux2t1.vhd              ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd                ;         ;
; ../../proj/src/TopLevel/mux2t1_N.vhd            ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd              ;         ;
; ../../proj/src/TopLevel/mux32to1_32bit.vhd      ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/mux32to1_32bit.vhd        ;         ;
; ../../proj/src/TopLevel/ones_complementor_N.vhd ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/ones_complementor_N.vhd   ;         ;
; ../../proj/src/TopLevel/org2.vhd                ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/org2.vhd                  ;         ;
; ../../proj/src/TopLevel/ripple_adder_N.vhd      ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/ripple_adder_N.vhd        ;         ;
; ../../proj/src/TopLevel/sign_extenderNto32.vhd  ; yes             ; User VHDL File               ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/sign_extenderNto32.vhd    ;         ;
; altshift_taps.tdf                               ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                       ;         ;
; altdpram.inc                                    ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/altdpram.inc                                                            ;         ;
; lpm_counter.inc                                 ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                         ;         ;
; lpm_compare.inc                                 ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                         ;         ;
; lpm_constant.inc                                ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                        ;         ;
; db/shift_taps_ikm.tdf                           ; yes             ; Auto-Generated Megafunction  ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/internal/QuartusWork/db/shift_taps_ikm.tdf  ;         ;
; db/altsyncram_9961.tdf                          ; yes             ; Auto-Generated Megafunction  ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/internal/QuartusWork/db/altsyncram_9961.tdf ;         ;
; db/add_sub_24e.tdf                              ; yes             ; Auto-Generated Megafunction  ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/internal/QuartusWork/db/add_sub_24e.tdf     ;         ;
; db/cntr_6pf.tdf                                 ; yes             ; Auto-Generated Megafunction  ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/internal/QuartusWork/db/cntr_6pf.tdf        ;         ;
; db/cmpr_ogc.tdf                                 ; yes             ; Auto-Generated Megafunction  ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/internal/QuartusWork/db/cmpr_ogc.tdf        ;         ;
; db/cntr_p8h.tdf                                 ; yes             ; Auto-Generated Megafunction  ; /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/internal/QuartusWork/db/cntr_p8h.tdf        ;         ;
+-------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 115,033    ;
;                                             ;            ;
; Total combinational functions               ; 48330      ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 45694      ;
;     -- 3 input functions                    ; 1005       ;
;     -- <=2 input functions                  ; 1631       ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 48144      ;
;     -- arithmetic mode                      ; 186        ;
;                                             ;            ;
; Total registers                             ; 67007      ;
;     -- Dedicated logic registers            ; 67007      ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 100        ;
; Total memory bits                           ; 114        ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; iCLK~input ;
; Maximum fan-out                             ; 67045      ;
; Total fan-out                               ; 391546     ;
; Average fan-out                             ; 3.39       ;
+---------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                               ; Entity Name        ; Library Name ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |RISCV_Processor                                      ; 48330 (212)         ; 67007 (0)                 ; 114         ; 0            ; 0       ; 0         ; 100  ; 0            ; |RISCV_Processor                                                                                                                  ; RISCV_Processor    ; work         ;
;    |ALU:u_ALU|                                        ; 604 (350)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU:u_ALU                                                                                                        ; ALU                ; work         ;
;       |BarrelShifter32:u_sh|                          ; 254 (254)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU:u_ALU|BarrelShifter32:u_sh                                                                                   ; BarrelShifter32    ; work         ;
;    |EX_MEM:EXMEM|                                     ; 0 (0)               ; 103 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM                                                                                                     ; EX_MEM             ; work         ;
;       |RegN:r_ALU|                                    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU                                                                                          ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:0:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:10:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:11:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:12:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:13:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:14:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:15:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:16:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:17:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:18:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:19:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:1:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:20:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:21:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:22:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:23:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:24:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:25:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:26:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:27:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:28:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:29:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:2:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:30:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:31:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:3:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:4:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:5:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:6:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:7:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:8:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_ALU|dffg:\Ndffg_Reg:9:dffg_N                                                                 ; dffg               ; work         ;
;       |RegN:r_Imm|                                    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm                                                                                          ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:0:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:10:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:11:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:12:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:13:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:14:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:15:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:16:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:17:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:18:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:19:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:1:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:20:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:21:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:22:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:23:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:24:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:25:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:26:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:27:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:28:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:29:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:2:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:30:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:31:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:3:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:4:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:5:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:6:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:7:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:8:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_Imm|dffg:\Ndffg_Reg:9:dffg_N                                                                 ; dffg               ; work         ;
;       |RegN:r_LoadType|                               ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_LoadType                                                                                     ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_LoadType|dffg:\Ndffg_Reg:0:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_LoadType|dffg:\Ndffg_Reg:1:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_LoadType|dffg:\Ndffg_Reg:2:dffg_N                                                            ; dffg               ; work         ;
;       |RegN:r_PC4|                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_PC4                                                                                          ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:0:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:1:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:2:dffg_N                                                                 ; dffg               ; work         ;
;       |RegN:r_RS2|                                    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2                                                                                          ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:0:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:10:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:11:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:12:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:13:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:14:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:15:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:16:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:17:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:18:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:19:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:1:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:20:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:21:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:22:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:23:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:24:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:25:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:26:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:27:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:28:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:29:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:2:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:30:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:31:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:3:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:4:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:5:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:6:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:7:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:8:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|RegN:r_RS2|dffg:\Ndffg_Reg:9:dffg_N                                                                 ; dffg               ; work         ;
;       |dffg:r_MemWrite|                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|EX_MEM:EXMEM|dffg:r_MemWrite                                                                                     ; dffg               ; work         ;
;    |ID_EXE:IDEX|                                      ; 20 (0)              ; 151 (0)                   ; 114         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX                                                                                                      ; ID_EXE             ; work         ;
;       |RegN:r_ALUOp|                                  ; 0 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_ALUOp                                                                                         ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_ALUOp|dffg:\Ndffg_Reg:0:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_ALUOp|dffg:\Ndffg_Reg:1:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_ALUOp|dffg:\Ndffg_Reg:2:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_ALUOp|dffg:\Ndffg_Reg:3:dffg_N                                                                ; dffg               ; work         ;
;       |RegN:r_Imm|                                    ; 1 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm                                                                                           ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:0:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:10:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:11:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:12:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:13:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:14:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:15:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:16:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:17:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:18:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:19:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:1:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:20:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:21:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:22:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:23:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:24:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:25:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:26:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:27:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:28:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:29:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:2:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:30:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:31:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:3:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:4:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:5:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:6:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:7:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:8:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:9:dffg_N                                                                  ; dffg               ; work         ;
;       |RegN:r_LoadType|                               ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_LoadType                                                                                      ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_LoadType|dffg:\Ndffg_Reg:0:dffg_N                                                             ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_LoadType|dffg:\Ndffg_Reg:1:dffg_N                                                             ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_LoadType|dffg:\Ndffg_Reg:2:dffg_N                                                             ; dffg               ; work         ;
;       |RegN:r_PCplus4|                                ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PCplus4                                                                                       ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:0:dffg_N                                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:1:dffg_N                                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:2:dffg_N                                                              ; dffg               ; work         ;
;       |RegN:r_PC|                                     ; 0 (0)               ; 30 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC                                                                                            ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:10:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:11:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:12:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:13:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:14:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:15:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:16:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:17:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:18:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:19:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:20:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:21:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:22:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:23:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:24:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:25:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:26:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:27:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:28:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:29:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:2:dffg_N                                                                   ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:30:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:31:dffg_N                                                                  ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:3:dffg_N                                                                   ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:4:dffg_N                                                                   ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:5:dffg_N                                                                   ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:6:dffg_N                                                                   ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:7:dffg_N                                                                   ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:8:dffg_N                                                                   ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:9:dffg_N                                                                   ; dffg               ; work         ;
;       |RegN:r_funct3|                                 ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_funct3                                                                                        ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_funct3|dffg:\Ndffg_Reg:0:dffg_N                                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_funct3|dffg:\Ndffg_Reg:1:dffg_N                                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_funct3|dffg:\Ndffg_Reg:2:dffg_N                                                               ; dffg               ; work         ;
;       |RegN:r_oRS1|                                   ; 5 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1                                                                                          ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:0:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:10:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:11:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:12:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:13:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:14:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:15:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:16:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:17:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:18:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:19:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:1:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:20:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:21:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:22:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:23:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:24:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:25:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:26:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:27:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:28:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:29:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:2:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:30:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:31:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:3:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:4:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:5:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:6:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:7:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:8:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:9:dffg_N                                                                 ; dffg               ; work         ;
;       |RegN:r_oRS2|                                   ; 5 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2                                                                                          ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:0:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:10:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:11:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:12:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:13:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:14:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:15:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:16:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:17:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:18:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:19:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:1:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:20:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:21:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:22:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:23:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:24:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:25:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:26:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:27:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:28:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:29:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:2:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:30:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:31:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:3:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:4:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:5:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:6:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:7:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:8:dffg_N                                                                 ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:9:dffg_N                                                                 ; dffg               ; work         ;
;       |dffg:r_ALUSrcA|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|dffg:r_ALUSrcA                                                                                       ; dffg               ; work         ;
;       |dffg:r_ALUSrc|                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|dffg:r_ALUSrc                                                                                        ; dffg               ; work         ;
;       |dffg:r_Branch|                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|dffg:r_Branch                                                                                        ; dffg               ; work         ;
;       |dffg:r_Halt|                                   ; 9 (0)               ; 6 (0)                     ; 114         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|dffg:r_Halt                                                                                          ; dffg               ; work         ;
;          |altshift_taps:s_Q_rtl_0|                    ; 9 (0)               ; 6 (0)                     ; 114         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|dffg:r_Halt|altshift_taps:s_Q_rtl_0                                                                  ; altshift_taps      ; work         ;
;             |shift_taps_ikm:auto_generated|           ; 9 (2)               ; 6 (3)                     ; 114         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|dffg:r_Halt|altshift_taps:s_Q_rtl_0|shift_taps_ikm:auto_generated                                    ; shift_taps_ikm     ; work         ;
;                |altsyncram_9961:altsyncram4|          ; 0 (0)               ; 0 (0)                     ; 114         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|dffg:r_Halt|altshift_taps:s_Q_rtl_0|shift_taps_ikm:auto_generated|altsyncram_9961:altsyncram4        ; altsyncram_9961    ; work         ;
;                |cntr_6pf:cntr1|                       ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|dffg:r_Halt|altshift_taps:s_Q_rtl_0|shift_taps_ikm:auto_generated|cntr_6pf:cntr1                     ; cntr_6pf           ; work         ;
;                |cntr_p8h:cntr5|                       ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|dffg:r_Halt|altshift_taps:s_Q_rtl_0|shift_taps_ikm:auto_generated|cntr_p8h:cntr5                     ; cntr_p8h           ; work         ;
;       |dffg:r_Jump|                                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|dffg:r_Jump                                                                                          ; dffg               ; work         ;
;       |dffg:r_MemWrite|                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|dffg:r_MemWrite                                                                                      ; dffg               ; work         ;
;       |dffg:r_isJALR|                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ID_EXE:IDEX|dffg:r_isJALR                                                                                        ; dffg               ; work         ;
;    |IFID_Register:IFID|                               ; 34 (32)             ; 94 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID                                                                                               ; IFID_Register      ; work         ;
;       |RegN:r_Inst|                                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst                                                                                   ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:0:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:10:dffg_N                                                         ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:11:dffg_N                                                         ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:12:dffg_N                                                         ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:13:dffg_N                                                         ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:14:dffg_N                                                         ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:15:dffg_N                                                         ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:16:dffg_N                                                         ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:17:dffg_N                                                         ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:18:dffg_N                                                         ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:19:dffg_N                                                         ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:1:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:20:dffg_N                                                         ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:21:dffg_N                                                         ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:22:dffg_N                                                         ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:23:dffg_N                                                         ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:24:dffg_N                                                         ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:25:dffg_N                                                         ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:26:dffg_N                                                         ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:27:dffg_N                                                         ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:28:dffg_N                                                         ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:29:dffg_N                                                         ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:2:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:30:dffg_N                                                         ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:31:dffg_N                                                         ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:3:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:4:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:5:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:6:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:7:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:8:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_Inst|dffg:\Ndffg_Reg:9:dffg_N                                                          ; dffg               ; work         ;
;       |RegN:r_PC4|                                    ; 1 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4                                                                                    ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:0:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:10:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:11:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:12:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:13:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:14:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:15:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:16:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:17:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:18:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:19:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:1:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:20:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:21:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:22:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:23:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:24:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:25:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:26:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:27:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:28:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:29:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:2:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:30:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:31:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:3:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:4:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:5:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:6:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:7:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:8:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:9:dffg_N                                                           ; dffg               ; work         ;
;       |RegN:r_PC|                                     ; 1 (0)               ; 30 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC                                                                                     ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:10:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:11:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:12:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:13:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:14:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:15:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:16:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:17:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:18:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:19:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:20:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:21:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:22:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:23:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:24:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:25:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:26:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:27:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:28:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:29:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:2:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:30:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:31:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:3:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:4:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:5:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:6:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:7:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:8:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:9:dffg_N                                                            ; dffg               ; work         ;
;    |MEM_WB:MEMWB|                                     ; 20 (0)              ; 99 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB                                                                                                     ; MEM_WB             ; work         ;
;       |RegN:r_ALUResult|                              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult                                                                                    ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:0:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:10:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:11:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:12:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:13:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:14:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:15:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:16:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:17:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:18:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:19:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:1:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:20:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:21:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:22:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:23:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:24:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:25:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:26:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:27:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:28:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:29:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:2:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:30:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:31:dffg_N                                                          ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:3:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:4:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:5:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:6:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:7:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:8:dffg_N                                                           ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ALUResult|dffg:\Ndffg_Reg:9:dffg_N                                                           ; dffg               ; work         ;
;       |RegN:r_ImmU|                                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU                                                                                         ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:0:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:10:dffg_N                                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:11:dffg_N                                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:12:dffg_N                                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:13:dffg_N                                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:14:dffg_N                                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:15:dffg_N                                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:16:dffg_N                                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:17:dffg_N                                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:18:dffg_N                                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:19:dffg_N                                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:1:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:20:dffg_N                                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:21:dffg_N                                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:22:dffg_N                                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:23:dffg_N                                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:24:dffg_N                                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:25:dffg_N                                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:26:dffg_N                                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:27:dffg_N                                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:28:dffg_N                                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:29:dffg_N                                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:2:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:30:dffg_N                                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:31:dffg_N                                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:3:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:4:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:5:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:6:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:7:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:8:dffg_N                                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_ImmU|dffg:\Ndffg_Reg:9:dffg_N                                                                ; dffg               ; work         ;
;       |RegN:r_LoadExt|                                ; 20 (0)              ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt                                                                                      ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:0:dffg_N                                                             ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:10:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:11:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:12:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:13:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:14:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:15:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:16:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:17:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:18:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:19:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:1:dffg_N                                                             ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:20:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:21:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:22:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:23:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:24:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:25:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:26:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:27:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:28:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:29:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:2:dffg_N                                                             ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:30:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:31:dffg_N                                                            ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:3:dffg_N                                                             ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:4:dffg_N                                                             ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:5:dffg_N                                                             ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:6:dffg_N                                                             ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:7:dffg_N                                                             ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:8:dffg_N                                                             ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:9:dffg_N                                                             ; dffg               ; work         ;
;       |RegN:r_PCplus4|                                ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_PCplus4                                                                                      ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:0:dffg_N                                                             ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:1:dffg_N                                                             ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:2:dffg_N                                                             ; dffg               ; work         ;
;    |RegFile:u_RegFile|                                ; 1383 (39)           ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile                                                                                                ; RegFile            ; work         ;
;       |RegN:\gen_regs:10:u_reg|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg                                                                        ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:10:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                               ; dffg               ; work         ;
;       |RegN:\gen_regs:11:u_reg|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg                                                                        ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:11:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                               ; dffg               ; work         ;
;       |RegN:\gen_regs:12:u_reg|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg                                                                        ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:12:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                               ; dffg               ; work         ;
;       |RegN:\gen_regs:13:u_reg|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg                                                                        ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:13:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                               ; dffg               ; work         ;
;       |RegN:\gen_regs:14:u_reg|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg                                                                        ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:14:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                               ; dffg               ; work         ;
;       |RegN:\gen_regs:15:u_reg|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg                                                                        ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:15:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                               ; dffg               ; work         ;
;       |RegN:\gen_regs:16:u_reg|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg                                                                        ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:16:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                               ; dffg               ; work         ;
;       |RegN:\gen_regs:17:u_reg|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg                                                                        ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:17:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                               ; dffg               ; work         ;
;       |RegN:\gen_regs:18:u_reg|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg                                                                        ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:18:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                               ; dffg               ; work         ;
;       |RegN:\gen_regs:19:u_reg|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg                                                                        ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:19:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                               ; dffg               ; work         ;
;       |RegN:\gen_regs:1:u_reg|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg                                                                         ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                                ; dffg               ; work         ;
;       |RegN:\gen_regs:20:u_reg|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg                                                                        ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:20:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                               ; dffg               ; work         ;
;       |RegN:\gen_regs:21:u_reg|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg                                                                        ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:21:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                               ; dffg               ; work         ;
;       |RegN:\gen_regs:22:u_reg|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg                                                                        ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:22:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                               ; dffg               ; work         ;
;       |RegN:\gen_regs:23:u_reg|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg                                                                        ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:23:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                               ; dffg               ; work         ;
;       |RegN:\gen_regs:24:u_reg|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg                                                                        ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:24:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                               ; dffg               ; work         ;
;       |RegN:\gen_regs:25:u_reg|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg                                                                        ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:25:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                               ; dffg               ; work         ;
;       |RegN:\gen_regs:26:u_reg|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg                                                                        ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:26:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                               ; dffg               ; work         ;
;       |RegN:\gen_regs:27:u_reg|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg                                                                        ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:27:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                               ; dffg               ; work         ;
;       |RegN:\gen_regs:28:u_reg|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg                                                                        ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:28:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                               ; dffg               ; work         ;
;       |RegN:\gen_regs:29:u_reg|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg                                                                        ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:29:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                               ; dffg               ; work         ;
;       |RegN:\gen_regs:2:u_reg|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg                                                                         ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:2:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                                ; dffg               ; work         ;
;       |RegN:\gen_regs:30:u_reg|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg                                                                        ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:30:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                               ; dffg               ; work         ;
;       |RegN:\gen_regs:31:u_reg|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg                                                                        ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                              ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:31:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                               ; dffg               ; work         ;
;       |RegN:\gen_regs:3:u_reg|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg                                                                         ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:3:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                                ; dffg               ; work         ;
;       |RegN:\gen_regs:4:u_reg|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg                                                                         ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:4:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                                ; dffg               ; work         ;
;       |RegN:\gen_regs:5:u_reg|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg                                                                         ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:5:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                                ; dffg               ; work         ;
;       |RegN:\gen_regs:6:u_reg|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg                                                                         ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:6:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                                ; dffg               ; work         ;
;       |RegN:\gen_regs:7:u_reg|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg                                                                         ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:7:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                                ; dffg               ; work         ;
;       |RegN:\gen_regs:8:u_reg|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg                                                                         ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:8:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                                ; dffg               ; work         ;
;       |RegN:\gen_regs:9:u_reg|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg                                                                         ; RegN               ; work         ;
;          |dffg:\Ndffg_Reg:0:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:0:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:10:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:10:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:11:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:11:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:12:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:12:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:13:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:13:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:14:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:14:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:15:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:15:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:16:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:16:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:17:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:17:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:18:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:18:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:19:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:19:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:1:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:1:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:20:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:20:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:21:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:21:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:22:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:22:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:23:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:23:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:24:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:24:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:25:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:25:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:26:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:26:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:27:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:27:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:28:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:28:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:29:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:29:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:2:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:2:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:30:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:30:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:31:dffg_N|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:31:dffg_N                                               ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:3:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:3:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:4:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:4:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:5:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:5:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:6:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:6:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:7:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:7:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:8:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:8:dffg_N                                                ; dffg               ; work         ;
;          |dffg:\Ndffg_Reg:9:dffg_N|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|RegN:\gen_regs:9:u_reg|dffg:\Ndffg_Reg:9:dffg_N                                                ; dffg               ; work         ;
;       |mux32to1_32bit:mux1|                           ; 672 (672)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|mux32to1_32bit:mux1                                                                            ; mux32to1_32bit     ; work         ;
;       |mux32to1_32bit:mux2|                           ; 672 (672)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RegFile:u_RegFile|mux32to1_32bit:mux2                                                                            ; mux32to1_32bit     ; work         ;
;    |control_unit:CONTROL|                             ; 62 (62)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|control_unit:CONTROL                                                                                             ; control_unit       ; work         ;
;    |fetch:FETCH_PC|                                   ; 70 (29)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC                                                                                                   ; fetch              ; work         ;
;       |adder_subtractor_N:ADD4|                       ; 36 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4                                                                           ; adder_subtractor_N ; work         ;
;          |ripple_adder_N:Adder|                       ; 36 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder                                                      ; ripple_adder_N     ; work         ;
;             |full_adder:\G_NBit_full_adder:10:ADDERI| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:10:ADDERI              ; full_adder         ; work         ;
;                |org2:g_or4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:10:ADDERI|org2:g_or4   ; org2               ; work         ;
;             |full_adder:\G_NBit_full_adder:11:ADDERI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:11:ADDERI              ; full_adder         ; work         ;
;                |andg2:g_and5|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:11:ADDERI|andg2:g_and5 ; andg2              ; work         ;
;                |org2:g_or4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:11:ADDERI|org2:g_or4   ; org2               ; work         ;
;             |full_adder:\G_NBit_full_adder:12:ADDERI| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:12:ADDERI              ; full_adder         ; work         ;
;                |org2:g_or4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:12:ADDERI|org2:g_or4   ; org2               ; work         ;
;             |full_adder:\G_NBit_full_adder:13:ADDERI| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:13:ADDERI              ; full_adder         ; work         ;
;                |org2:g_or4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:13:ADDERI|org2:g_or4   ; org2               ; work         ;
;             |full_adder:\G_NBit_full_adder:14:ADDERI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:14:ADDERI              ; full_adder         ; work         ;
;                |andg2:g_and5|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:14:ADDERI|andg2:g_and5 ; andg2              ; work         ;
;                |org2:g_or4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:14:ADDERI|org2:g_or4   ; org2               ; work         ;
;             |full_adder:\G_NBit_full_adder:15:ADDERI| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:15:ADDERI              ; full_adder         ; work         ;
;                |org2:g_or4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:15:ADDERI|org2:g_or4   ; org2               ; work         ;
;             |full_adder:\G_NBit_full_adder:16:ADDERI| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:16:ADDERI              ; full_adder         ; work         ;
;                |org2:g_or4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:16:ADDERI|org2:g_or4   ; org2               ; work         ;
;             |full_adder:\G_NBit_full_adder:17:ADDERI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:17:ADDERI              ; full_adder         ; work         ;
;                |andg2:g_and5|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:17:ADDERI|andg2:g_and5 ; andg2              ; work         ;
;                |org2:g_or4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:17:ADDERI|org2:g_or4   ; org2               ; work         ;
;             |full_adder:\G_NBit_full_adder:18:ADDERI| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:18:ADDERI              ; full_adder         ; work         ;
;                |org2:g_or4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:18:ADDERI|org2:g_or4   ; org2               ; work         ;
;             |full_adder:\G_NBit_full_adder:19:ADDERI| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:19:ADDERI              ; full_adder         ; work         ;
;                |org2:g_or4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:19:ADDERI|org2:g_or4   ; org2               ; work         ;
;             |full_adder:\G_NBit_full_adder:20:ADDERI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:20:ADDERI              ; full_adder         ; work         ;
;                |andg2:g_and5|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:20:ADDERI|andg2:g_and5 ; andg2              ; work         ;
;                |org2:g_or4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:20:ADDERI|org2:g_or4   ; org2               ; work         ;
;             |full_adder:\G_NBit_full_adder:21:ADDERI| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:21:ADDERI              ; full_adder         ; work         ;
;                |org2:g_or4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:21:ADDERI|org2:g_or4   ; org2               ; work         ;
;             |full_adder:\G_NBit_full_adder:23:ADDERI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:23:ADDERI              ; full_adder         ; work         ;
;                |andg2:g_and5|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:23:ADDERI|andg2:g_and5 ; andg2              ; work         ;
;                |org2:g_or4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:23:ADDERI|org2:g_or4   ; org2               ; work         ;
;             |full_adder:\G_NBit_full_adder:24:ADDERI| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:24:ADDERI              ; full_adder         ; work         ;
;                |org2:g_or4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:24:ADDERI|org2:g_or4   ; org2               ; work         ;
;             |full_adder:\G_NBit_full_adder:25:ADDERI| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:25:ADDERI              ; full_adder         ; work         ;
;                |org2:g_or4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:25:ADDERI|org2:g_or4   ; org2               ; work         ;
;             |full_adder:\G_NBit_full_adder:26:ADDERI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:26:ADDERI              ; full_adder         ; work         ;
;                |andg2:g_and5|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:26:ADDERI|andg2:g_and5 ; andg2              ; work         ;
;                |org2:g_or4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:26:ADDERI|org2:g_or4   ; org2               ; work         ;
;             |full_adder:\G_NBit_full_adder:27:ADDERI| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:27:ADDERI              ; full_adder         ; work         ;
;                |org2:g_or4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:27:ADDERI|org2:g_or4   ; org2               ; work         ;
;             |full_adder:\G_NBit_full_adder:28:ADDERI| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:28:ADDERI              ; full_adder         ; work         ;
;                |org2:g_or4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:28:ADDERI|org2:g_or4   ; org2               ; work         ;
;             |full_adder:\G_NBit_full_adder:29:ADDERI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:29:ADDERI              ; full_adder         ; work         ;
;                |andg2:g_and5|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:29:ADDERI|andg2:g_and5 ; andg2              ; work         ;
;                |org2:g_or4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:29:ADDERI|org2:g_or4   ; org2               ; work         ;
;             |full_adder:\G_NBit_full_adder:30:ADDERI| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:30:ADDERI              ; full_adder         ; work         ;
;                |org2:g_or4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:30:ADDERI|org2:g_or4   ; org2               ; work         ;
;             |full_adder:\G_NBit_full_adder:31:ADDERI| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:31:ADDERI              ; full_adder         ; work         ;
;                |org2:g_or4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:31:ADDERI|org2:g_or4   ; org2               ; work         ;
;             |full_adder:\G_NBit_full_adder:4:ADDERI|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:4:ADDERI               ; full_adder         ; work         ;
;                |org2:g_or4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:4:ADDERI|org2:g_or4    ; org2               ; work         ;
;             |full_adder:\G_NBit_full_adder:5:ADDERI|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:5:ADDERI               ; full_adder         ; work         ;
;                |andg2:g_and5|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:5:ADDERI|andg2:g_and5  ; andg2              ; work         ;
;                |org2:g_or4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:5:ADDERI|org2:g_or4    ; org2               ; work         ;
;             |full_adder:\G_NBit_full_adder:6:ADDERI|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:6:ADDERI               ; full_adder         ; work         ;
;                |org2:g_or4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:6:ADDERI|org2:g_or4    ; org2               ; work         ;
;             |full_adder:\G_NBit_full_adder:7:ADDERI|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:7:ADDERI               ; full_adder         ; work         ;
;                |org2:g_or4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:7:ADDERI|org2:g_or4    ; org2               ; work         ;
;             |full_adder:\G_NBit_full_adder:8:ADDERI|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:8:ADDERI               ; full_adder         ; work         ;
;                |andg2:g_and5|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:8:ADDERI|andg2:g_and5  ; andg2              ; work         ;
;                |org2:g_or4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:8:ADDERI|org2:g_or4    ; org2               ; work         ;
;             |full_adder:\G_NBit_full_adder:9:ADDERI|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:9:ADDERI               ; full_adder         ; work         ;
;                |org2:g_or4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:9:ADDERI|org2:g_or4    ; org2               ; work         ;
;       |mux2t1_N:SEL_PC|                               ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|mux2t1_N:SEL_PC                                                                                   ; mux2t1_N           ; work         ;
;          |mux2t1:\G_NBit_MUX:22:MUXI|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|mux2t1_N:SEL_PC|mux2t1:\G_NBit_MUX:22:MUXI                                                        ; mux2t1             ; work         ;
;             |org2:g_or|                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|mux2t1_N:SEL_PC|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_or                                              ; org2               ; work         ;
;          |mux2t1:\G_NBit_MUX:2:MUXI|                  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|mux2t1_N:SEL_PC|mux2t1:\G_NBit_MUX:2:MUXI                                                         ; mux2t1             ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:FETCH_PC|mux2t1_N:SEL_PC|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_or                                               ; org2               ; work         ;
;    |immGen:IMMEDIATEGEN|                              ; 38 (38)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|immGen:IMMEDIATEGEN                                                                                              ; immGen             ; work         ;
;    |loadType:u_LoadType|                              ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|loadType:u_LoadType                                                                                              ; loadType           ; work         ;
;    |mem:DMem|                                         ; 22929 (22929)       ; 32768 (32768)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mem:DMem                                                                                                         ; mem                ; work         ;
;    |mem:IMem|                                         ; 22929 (22929)       ; 32768 (32768)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mem:IMem                                                                                                         ; mem                ; work         ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; ID_EXE:IDEX|dffg:r_Halt|altshift_taps:s_Q_rtl_0|shift_taps_ikm:auto_generated|altsyncram_9961:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 38           ; 3            ; 38           ; 114  ; None ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                 ;
+-----------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                             ; Reason for Removal                                                     ;
+-----------------------------------------------------------+------------------------------------------------------------------------+
; IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:1:dffg_N|s_Q ; Merged with IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:1:dffg_N|s_Q ;
; IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:0:dffg_N|s_Q ; Merged with IFID_Register:IFID|RegN:r_PC4|dffg:\Ndffg_Reg:0:dffg_N|s_Q ;
; ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:1:dffg_N|s_Q        ; Merged with ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:1:dffg_N|s_Q    ;
; ID_EXE:IDEX|RegN:r_PC|dffg:\Ndffg_Reg:0:dffg_N|s_Q        ; Merged with ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:0:dffg_N|s_Q    ;
; Total Number of Removed Registers = 4                     ;                                                                        ;
+-----------------------------------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 67007 ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 45    ;
; Number of registers using Asynchronous Clear ; 1467  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 66531 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                  ;
+-------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                   ; Fan out ;
+-------------------------------------------------------------------------------------+---------+
; ID_EXE:IDEX|dffg:r_Halt|altshift_taps:s_Q_rtl_0|shift_taps_ikm:auto_generated|dffe6 ; 38      ;
; fetch:FETCH_PC|s_PC_current[22]                                                     ; 5       ;
; Total number of inverted registers = 2                                              ;         ;
+-------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                ;
+------------------------------------------------------------+-----------------------------------+------------+
; Register Name                                              ; Megafunction                      ; Type       ;
+------------------------------------------------------------+-----------------------------------+------------+
; MEM_WB:MEMWB|dffg:r_Halt|s_Q                               ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|dffg:r_Halt|s_Q                               ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|dffg:r_Halt|s_Q                                ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_ResultSrc|dffg:\Ndffg_Reg:1:dffg_N|s_Q ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_ResultSrc|dffg:\Ndffg_Reg:1:dffg_N|s_Q ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_ResultSrc|dffg:\Ndffg_Reg:1:dffg_N|s_Q  ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_ResultSrc|dffg:\Ndffg_Reg:0:dffg_N|s_Q ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_ResultSrc|dffg:\Ndffg_Reg:0:dffg_N|s_Q ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_ResultSrc|dffg:\Ndffg_Reg:0:dffg_N|s_Q  ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_rd|dffg:\Ndffg_Reg:4:dffg_N|s_Q        ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_rd|dffg:\Ndffg_Reg:4:dffg_N|s_Q        ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_rd|dffg:\Ndffg_Reg:4:dffg_N|s_Q         ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_rd|dffg:\Ndffg_Reg:3:dffg_N|s_Q        ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_rd|dffg:\Ndffg_Reg:3:dffg_N|s_Q        ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_rd|dffg:\Ndffg_Reg:3:dffg_N|s_Q         ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_rd|dffg:\Ndffg_Reg:2:dffg_N|s_Q        ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_rd|dffg:\Ndffg_Reg:2:dffg_N|s_Q        ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_rd|dffg:\Ndffg_Reg:2:dffg_N|s_Q         ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_rd|dffg:\Ndffg_Reg:1:dffg_N|s_Q        ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_rd|dffg:\Ndffg_Reg:1:dffg_N|s_Q        ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_rd|dffg:\Ndffg_Reg:1:dffg_N|s_Q         ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_rd|dffg:\Ndffg_Reg:0:dffg_N|s_Q        ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_rd|dffg:\Ndffg_Reg:0:dffg_N|s_Q        ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_rd|dffg:\Ndffg_Reg:0:dffg_N|s_Q         ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|dffg:r_RegWrite|s_Q                           ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|dffg:r_RegWrite|s_Q                           ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|dffg:r_RegWrite|s_Q                            ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:31:dffg_N|s_Q  ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:31:dffg_N|s_Q      ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:31:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:30:dffg_N|s_Q  ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:30:dffg_N|s_Q      ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:30:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:29:dffg_N|s_Q  ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:29:dffg_N|s_Q      ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:29:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:28:dffg_N|s_Q  ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:28:dffg_N|s_Q      ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:28:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:27:dffg_N|s_Q  ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:27:dffg_N|s_Q      ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:27:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:26:dffg_N|s_Q  ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:26:dffg_N|s_Q      ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:26:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:25:dffg_N|s_Q  ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:25:dffg_N|s_Q      ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:25:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:24:dffg_N|s_Q  ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:24:dffg_N|s_Q      ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:24:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:23:dffg_N|s_Q  ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:23:dffg_N|s_Q      ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:23:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:22:dffg_N|s_Q  ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:22:dffg_N|s_Q      ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:22:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:21:dffg_N|s_Q  ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:21:dffg_N|s_Q      ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:21:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:20:dffg_N|s_Q  ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:20:dffg_N|s_Q      ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:20:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:19:dffg_N|s_Q  ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:19:dffg_N|s_Q      ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:19:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:18:dffg_N|s_Q  ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:18:dffg_N|s_Q      ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:18:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:17:dffg_N|s_Q  ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:17:dffg_N|s_Q      ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:17:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:16:dffg_N|s_Q  ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:16:dffg_N|s_Q      ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:16:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:15:dffg_N|s_Q  ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:15:dffg_N|s_Q      ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:15:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:14:dffg_N|s_Q  ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:14:dffg_N|s_Q      ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:14:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:13:dffg_N|s_Q  ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:13:dffg_N|s_Q      ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:13:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:12:dffg_N|s_Q  ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:12:dffg_N|s_Q      ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:12:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:11:dffg_N|s_Q  ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:11:dffg_N|s_Q      ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:11:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:10:dffg_N|s_Q  ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:10:dffg_N|s_Q      ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:10:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:9:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:9:dffg_N|s_Q       ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:9:dffg_N|s_Q    ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:8:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:8:dffg_N|s_Q       ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:8:dffg_N|s_Q    ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:7:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:7:dffg_N|s_Q       ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:7:dffg_N|s_Q    ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:6:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:6:dffg_N|s_Q       ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:6:dffg_N|s_Q    ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:5:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:5:dffg_N|s_Q       ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:5:dffg_N|s_Q    ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:4:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:4:dffg_N|s_Q       ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:4:dffg_N|s_Q    ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEMWB|RegN:r_PCplus4|dffg:\Ndffg_Reg:3:dffg_N|s_Q   ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EXMEM|RegN:r_PC4|dffg:\Ndffg_Reg:3:dffg_N|s_Q       ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
; ID_EXE:IDEX|RegN:r_PCplus4|dffg:\Ndffg_Reg:3:dffg_N|s_Q    ; ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0 ; SHIFT_TAPS ;
+------------------------------------------------------------+-----------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:27:dffg_N|s_Q      ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |RISCV_Processor|fetch:FETCH_PC|s_PC_current[16]                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:1:dffg_N|s_Q       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:24:dffg_N|s_Q      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:9:dffg_N|s_Q       ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:18:dffg_N|s_Q ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:15:dffg_N|s_Q ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS1|dffg:\Ndffg_Reg:0:dffg_N|s_Q      ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_oRS2|dffg:\Ndffg_Reg:31:dffg_N|s_Q     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_Imm|dffg:\Ndffg_Reg:12:dffg_N|s_Q      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |RISCV_Processor|MEM_WB:MEMWB|RegN:r_LoadExt|dffg:\Ndffg_Reg:6:dffg_N|s_Q  ;
; 123:1              ; 2 bits    ; 164 LEs       ; 2 LEs                ; 162 LEs                ; Yes        ; |RISCV_Processor|ID_EXE:IDEX|RegN:r_LoadType|dffg:\Ndffg_Reg:2:dffg_N|s_Q  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |RISCV_Processor|ALU:u_ALU|BarrelShifter32:u_sh|s2RA[2]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RISCV_Processor|ALU:u_ALU|BarrelShifter32:u_sh|s5L[17]                    ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |RISCV_Processor|ALU:u_ALU|BarrelShifter32:u_sh|s5RA[11]                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RISCV_Processor|ALU:u_ALU|BarrelShifter32:u_sh|s4L[11]                    ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |RISCV_Processor|ALU:u_ALU|BarrelShifter32:u_sh|s4RA[23]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RISCV_Processor|ALU:u_ALU|BarrelShifter32:u_sh|s3L[4]                     ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |RISCV_Processor|ALU:u_ALU|BarrelShifter32:u_sh|s3RA[10]                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RISCV_Processor|Mux13                                                     ;
; 9:1                ; 15 bits   ; 90 LEs        ; 75 LEs               ; 15 LEs                 ; No         ; |RISCV_Processor|ALU:u_ALU|o_Y[11]                                         ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |RISCV_Processor|ALU:u_ALU|o_Y[25]                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ID_EXE:IDEX|dffg:r_Halt|altshift_taps:s_Q_rtl_0|shift_taps_ikm:auto_generated|altsyncram_9961:altsyncram4 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |RISCV_Processor ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch:FETCH_PC ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch:FETCH_PC|adder_subtractor_N:ADD4 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch:FETCH_PC|adder_subtractor_N:ADD4|ones_complementor_N:Inverter ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch:FETCH_PC|adder_subtractor_N:ADD4|mux2t1_N:mux ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch:FETCH_PC|mux2t1_N:SEL_PC ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:IMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IFID_Register:IFID ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IFID_Register:IFID|RegN:r_PC ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IFID_Register:IFID|RegN:r_PC4 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IFID_Register:IFID|RegN:r_Inst ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:1:u_reg ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:2:u_reg ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:3:u_reg ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:4:u_reg ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:5:u_reg ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:6:u_reg ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:7:u_reg ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:8:u_reg ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:9:u_reg ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:10:u_reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:11:u_reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:12:u_reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:13:u_reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:14:u_reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:15:u_reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:16:u_reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:17:u_reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:18:u_reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:19:u_reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:20:u_reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:21:u_reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:22:u_reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:23:u_reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:24:u_reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:25:u_reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:26:u_reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:27:u_reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:28:u_reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:29:u_reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:30:u_reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:u_RegFile|RegN:\gen_regs:31:u_reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: immGen:IMMEDIATEGEN|sign_extenderNto32:U1 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: immGen:IMMEDIATEGEN|sign_extenderNto32:U2 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: immGen:IMMEDIATEGEN|sign_extenderNto32:U3 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 13    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: immGen:IMMEDIATEGEN|sign_extenderNto32:U4 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: immGen:IMMEDIATEGEN|sign_extenderNto32:U5 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 21    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EXE:IDEX ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EXE:IDEX|RegN:r_oRS1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EXE:IDEX|RegN:r_oRS2 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EXE:IDEX|RegN:r_rd ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 5     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EXE:IDEX|RegN:r_rs1 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 5     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EXE:IDEX|RegN:r_rs2 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 5     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EXE:IDEX|RegN:r_PC ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EXE:IDEX|RegN:r_PCplus4 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EXE:IDEX|RegN:r_Imm ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EXE:IDEX|RegN:r_funct3 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 3     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EXE:IDEX|RegN:r_ALUOp ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 4     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EXE:IDEX|RegN:r_ResultSrc ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 2     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EXE:IDEX|RegN:r_LoadType ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 3     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM:EXMEM ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; n              ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM:EXMEM|RegN:r_ALU ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM:EXMEM|RegN:r_PC4 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM:EXMEM|RegN:r_RS2 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM:EXMEM|RegN:r_rd ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 5     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM:EXMEM|RegN:r_Imm ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM:EXMEM|RegN:r_ResultSrc ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 2     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM:EXMEM|RegN:r_LoadType ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 3     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:DMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB:MEMWB|RegN:r_ReadData ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB:MEMWB|RegN:r_LoadExt ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB:MEMWB|RegN:r_ALUResult ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB:MEMWB|RegN:r_PCplus4 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB:MEMWB|RegN:r_ImmU ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB:MEMWB|RegN:r_rd ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 5     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB:MEMWB|RegN:r_ResultSrc ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 2     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ID_EXE:IDEX|dffg:r_Halt|altshift_taps:s_Q_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                           ;
+----------------+----------------+----------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                        ;
; TAP_DISTANCE   ; 3              ; Untyped                                                        ;
; WIDTH          ; 38             ; Untyped                                                        ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                        ;
; CBXI_PARAMETER ; shift_taps_ikm ; Untyped                                                        ;
+----------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                          ;
+----------------------------+-------------------------------------------------+
; Name                       ; Value                                           ;
+----------------------------+-------------------------------------------------+
; Number of entity instances ; 1                                               ;
; Entity Instance            ; ID_EXE:IDEX|dffg:r_Halt|altshift_taps:s_Q_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                               ;
;     -- TAP_DISTANCE        ; 3                                               ;
;     -- WIDTH               ; 38                                              ;
+----------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB:MEMWB"                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; i_we           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; memwb_readdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM:EXMEM"                                                                                ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; i_we          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; exmem_memread ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:u_ALU"                                                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_ovfl ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EXE:IDEX"                                                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_we     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_flush  ; Input  ; Info     ; Stuck at GND                                                                        ;
; idex_rs1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; idex_rs2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "immGen:IMMEDIATEGEN|sign_extenderNto32:U5" ;
+--------------+-------+----------+-------------------------------------+
; Port         ; Type  ; Severity ; Details                             ;
+--------------+-------+----------+-------------------------------------+
; i_data_in[0] ; Input ; Info     ; Stuck at GND                        ;
+--------------+-------+----------+-------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "immGen:IMMEDIATEGEN|sign_extenderNto32:U4" ;
+------------------+-------+----------+---------------------------------+
; Port             ; Type  ; Severity ; Details                         ;
+------------------+-------+----------+---------------------------------+
; i_data_in[11..0] ; Input ; Info     ; Stuck at GND                    ;
+------------------+-------+----------+---------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "immGen:IMMEDIATEGEN|sign_extenderNto32:U3" ;
+--------------+-------+----------+-------------------------------------+
; Port         ; Type  ; Severity ; Details                             ;
+--------------+-------+----------+-------------------------------------+
; i_data_in[0] ; Input ; Info     ; Stuck at GND                        ;
+--------------+-------+----------+-------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "RegFile:u_RegFile|mux32to1_32bit:mux2" ;
+------------+-------+----------+-----------------------------------+
; Port       ; Type  ; Severity ; Details                           ;
+------------+-------+----------+-----------------------------------+
; i_d[31..0] ; Input ; Info     ; Stuck at GND                      ;
+------------+-------+----------+-----------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "RegFile:u_RegFile|mux32to1_32bit:mux1" ;
+------------+-------+----------+-----------------------------------+
; Port       ; Type  ; Severity ; Details                           ;
+------------+-------+----------+-----------------------------------+
; i_d[31..0] ; Input ; Info     ; Stuck at GND                      ;
+------------+-------+----------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegFile:u_RegFile|decoder5to32:dec"                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_q[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "IFID_Register:IFID" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; i_we ; Input ; Info     ; Stuck at VCC         ;
+------+-------+----------+----------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetch:FETCH_PC|adder_subtractor_N:ADD4"                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_b[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_b[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_c        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_add_sub  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 100                         ;
; cycloneiii_ff         ; 67007                       ;
;     CLR               ; 426                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SLD           ; 45                          ;
;     ENA               ; 65536                       ;
;     ENA CLR           ; 995                         ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 48330                       ;
;     arith             ; 186                         ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 156                         ;
;     normal            ; 48144                       ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 1594                        ;
;         3 data inputs ; 849                         ;
;         4 data inputs ; 45694                       ;
; cycloneiii_ram_block  ; 38                          ;
;                       ;                             ;
; Max LUT depth         ; 19.00                       ;
; Average LUT depth     ; 9.08                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Nov 12 22:19:37 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 0 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/RISCV_types.vhd
    Info (12022): Found design unit 1: RISCV_types File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/RISCV_types.vhd Line: 15
    Info (12022): Found design unit 2: RISCV_types-body File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/RISCV_types.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd
    Info (12022): Found design unit 1: ALU-dataflow File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd Line: 24
    Info (12023): Found entity 1: ALU File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter32.vhd
    Info (12022): Found design unit 1: BarrelShifter32-rtl File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter32.vhd Line: 20
    Info (12023): Found entity 1: BarrelShifter32 File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter32.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/EX_MEM.vhd
    Info (12022): Found design unit 1: EX_MEM-structural File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/EX_MEM.vhd Line: 48
    Info (12023): Found entity 1: EX_MEM File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/EX_MEM.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/ID_EXE.vhd
    Info (12022): Found design unit 1: ID_EXE-structural File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/ID_EXE.vhd Line: 67
    Info (12023): Found entity 1: ID_EXE File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/ID_EXE.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/IFID_Register.vhd
    Info (12022): Found design unit 1: IFID_Register-structure File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/IFID_Register.vhd Line: 30
    Info (12023): Found entity 1: IFID_Register File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/IFID_Register.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/MEM_WB.vhd
    Info (12022): Found design unit 1: MEM_WB-structural File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/MEM_WB.vhd Line: 38
    Info (12023): Found entity 1: MEM_WB File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/MEM_WB.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd
    Info (12022): Found design unit 1: RISCV_Processor-structure File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 36
    Info (12023): Found entity 1: RISCV_Processor File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 24
Info (15248): File "/home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_types.vhd" is a duplicate of already analyzed file "/home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/RISCV_types.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_types.vhd
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RegFile.vhd
    Info (12022): Found design unit 1: RegFile-structural File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RegFile.vhd Line: 18
    Info (12023): Found entity 1: RegFile File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RegFile.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RegN.vhd
    Info (12022): Found design unit 1: RegN-structural File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RegN.vhd Line: 14
    Info (12023): Found entity 1: RegN File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RegN.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/adder_subtractor_N.vhd
    Info (12022): Found design unit 1: adder_subtractor_N-structure File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/adder_subtractor_N.vhd Line: 15
    Info (12023): Found entity 1: adder_subtractor_N File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/adder_subtractor_N.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/control_unit.vhd
    Info (12022): Found design unit 1: control_unit-dataflow File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/control_unit.vhd Line: 17
    Info (12023): Found entity 1: control_unit File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/control_unit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/decoder5to32.vhd
    Info (12022): Found design unit 1: decoder5to32-dataflow File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/decoder5to32.vhd Line: 11
    Info (12023): Found entity 1: decoder5to32 File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/decoder5to32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd Line: 33
    Info (12023): Found entity 1: dffg File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/fetch.vhd
    Info (12022): Found design unit 1: fetch-structure File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/fetch.vhd Line: 16
    Info (12023): Found entity 1: fetch File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/fetch.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/full_adder.vhd
    Info (12022): Found design unit 1: full_adder-structure File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/full_adder.vhd Line: 14
    Info (12023): Found entity 1: full_adder File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/full_adder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/immGen.vhd
    Info (12022): Found design unit 1: immGen-Behavioral File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/immGen.vhd Line: 13
    Info (12023): Found entity 1: immGen File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/immGen.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/loadType.vhd
    Info (12022): Found design unit 1: loadType-rtl File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/loadType.vhd Line: 14
    Info (12023): Found entity 1: loadType File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/loadType.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd
    Info (12022): Found design unit 1: mux2t1-structure File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd Line: 13
    Info (12023): Found entity 1: mux2t1 File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-structural File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_N File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/mux32to1_32bit.vhd
    Info (12022): Found design unit 1: mux32to1_32bit-dataflow File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/mux32to1_32bit.vhd Line: 12
    Info (12023): Found entity 1: mux32to1_32bit File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/mux32to1_32bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd
    Info (12022): Found design unit 1: mux4t1_N-Behavioral File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd Line: 18
    Info (12023): Found entity 1: mux4t1_N File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/ones_complementor_N.vhd
    Info (12022): Found design unit 1: ones_complementor_N-structural File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/ones_complementor_N.vhd Line: 10
    Info (12023): Found entity 1: ones_complementor_N File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/ones_complementor_N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/ripple_adder_N.vhd
    Info (12022): Found design unit 1: ripple_adder_N-structural File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/ripple_adder_N.vhd Line: 14
    Info (12023): Found entity 1: ripple_adder_N File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/ripple_adder_N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/sign_extenderNto32.vhd
    Info (12022): Found design unit 1: sign_extenderNto32-Behavioral File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/sign_extenderNto32.vhd Line: 12
    Info (12023): Found entity 1: sign_extenderNto32 File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/sign_extenderNto32.vhd Line: 4
Info (12127): Elaborating entity "RISCV_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at RISCV_Processor.vhd(39): object "s_DMemWr" assigned a value but never read File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 39
Warning (10036): Verilog HDL or VHDL warning at RISCV_Processor.vhd(40): object "s_DMemAddr" assigned a value but never read File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 40
Warning (10036): Verilog HDL or VHDL warning at RISCV_Processor.vhd(41): object "s_DMemData" assigned a value but never read File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 41
Warning (10036): Verilog HDL or VHDL warning at RISCV_Processor.vhd(45): object "s_RegWr" assigned a value but never read File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 45
Warning (10036): Verilog HDL or VHDL warning at RISCV_Processor.vhd(46): object "s_RegWrAddr" assigned a value but never read File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 46
Warning (10036): Verilog HDL or VHDL warning at RISCV_Processor.vhd(134): object "idex_rs1" assigned a value but never read File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 134
Warning (10036): Verilog HDL or VHDL warning at RISCV_Processor.vhd(135): object "idex_rs2" assigned a value but never read File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 135
Warning (10036): Verilog HDL or VHDL warning at RISCV_Processor.vhd(160): object "exmem_MemRead" assigned a value but never read File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 160
Warning (10036): Verilog HDL or VHDL warning at RISCV_Processor.vhd(167): object "memwb_ReadData" assigned a value but never read File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 167
Info (12128): Elaborating entity "fetch" for hierarchy "fetch:FETCH_PC" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 338
Warning (10036): Verilog HDL or VHDL warning at fetch.vhd(22): object "s_carry_plus_4" assigned a value but never read File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/fetch.vhd Line: 22
Info (12128): Elaborating entity "adder_subtractor_N" for hierarchy "fetch:FETCH_PC|adder_subtractor_N:ADD4" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/fetch.vhd Line: 51
Info (12128): Elaborating entity "ones_complementor_N" for hierarchy "fetch:FETCH_PC|adder_subtractor_N:ADD4|ones_complementor_N:Inverter" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/adder_subtractor_N.vhd Line: 54
Info (12128): Elaborating entity "invg" for hierarchy "fetch:FETCH_PC|adder_subtractor_N:ADD4|ones_complementor_N:Inverter|invg:\GenInvs:0:INVX" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/ones_complementor_N.vhd Line: 18
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "fetch:FETCH_PC|adder_subtractor_N:ADD4|mux2t1_N:mux" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/adder_subtractor_N.vhd Line: 60
Info (12128): Elaborating entity "mux2t1" for hierarchy "fetch:FETCH_PC|adder_subtractor_N:ADD4|mux2t1_N:mux|mux2t1:\G_NBit_MUX:0:MUXI" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd Line: 43
Info (12128): Elaborating entity "andg2" for hierarchy "fetch:FETCH_PC|adder_subtractor_N:ADD4|mux2t1_N:mux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_andD0" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd Line: 56
Info (12128): Elaborating entity "org2" for hierarchy "fetch:FETCH_PC|adder_subtractor_N:ADD4|mux2t1_N:mux|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_or" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd Line: 67
Info (12128): Elaborating entity "ripple_adder_N" for hierarchy "fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/adder_subtractor_N.vhd Line: 68
Info (12128): Elaborating entity "full_adder" for hierarchy "fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:0:ADDERI" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/ripple_adder_N.vhd Line: 33
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 352
Info (12128): Elaborating entity "IFID_Register" for hierarchy "IFID_Register:IFID" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 362
Info (12128): Elaborating entity "RegN" for hierarchy "IFID_Register:IFID|RegN:r_PC" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/IFID_Register.vhd Line: 51
Info (12128): Elaborating entity "dffg" for hierarchy "IFID_Register:IFID|RegN:r_PC|dffg:\Ndffg_Reg:0:dffg_N" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RegN.vhd Line: 27
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:CONTROL" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 379
Info (12128): Elaborating entity "RegFile" for hierarchy "RegFile:u_RegFile" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 406
Info (12128): Elaborating entity "decoder5to32" for hierarchy "RegFile:u_RegFile|decoder5to32:dec" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RegFile.vhd Line: 55
Info (12128): Elaborating entity "mux32to1_32bit" for hierarchy "RegFile:u_RegFile|mux32to1_32bit:mux1" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RegFile.vhd Line: 86
Info (12128): Elaborating entity "immGen" for hierarchy "immGen:IMMEDIATEGEN" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 420
Info (12128): Elaborating entity "sign_extenderNto32" for hierarchy "immGen:IMMEDIATEGEN|sign_extenderNto32:U1" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/immGen.vhd Line: 47
Info (12128): Elaborating entity "sign_extenderNto32" for hierarchy "immGen:IMMEDIATEGEN|sign_extenderNto32:U3" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/immGen.vhd Line: 49
Info (12128): Elaborating entity "sign_extenderNto32" for hierarchy "immGen:IMMEDIATEGEN|sign_extenderNto32:U4" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/immGen.vhd Line: 50
Warning (10445): VHDL Subtype or Type Declaration warning at sign_extenderNto32.vhd(15): subtype or type has null range File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/sign_extenderNto32.vhd Line: 15
Warning (10296): VHDL warning at sign_extenderNto32.vhd(15): ignored assignment of value to null range File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/sign_extenderNto32.vhd Line: 15
Info (12128): Elaborating entity "sign_extenderNto32" for hierarchy "immGen:IMMEDIATEGEN|sign_extenderNto32:U5" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/immGen.vhd Line: 51
Info (12128): Elaborating entity "ID_EXE" for hierarchy "ID_EXE:IDEX" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 431
Info (12128): Elaborating entity "RegN" for hierarchy "ID_EXE:IDEX|RegN:r_rd" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/ID_EXE.vhd Line: 122
Info (12128): Elaborating entity "RegN" for hierarchy "ID_EXE:IDEX|RegN:r_funct3" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/ID_EXE.vhd Line: 152
Info (12128): Elaborating entity "RegN" for hierarchy "ID_EXE:IDEX|RegN:r_ALUOp" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/ID_EXE.vhd Line: 166
Info (12128): Elaborating entity "RegN" for hierarchy "ID_EXE:IDEX|RegN:r_ResultSrc" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/ID_EXE.vhd Line: 183
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:u_ALU" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 471
Warning (10541): VHDL Signal Declaration warning at ALU.vhd(20): used implicit default value for signal "o_Ovfl" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd Line: 20
Info (12128): Elaborating entity "BarrelShifter32" for hierarchy "ALU:u_ALU|BarrelShifter32:u_sh" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd Line: 76
Info (12128): Elaborating entity "EX_MEM" for hierarchy "EX_MEM:EXMEM" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 521
Info (12128): Elaborating entity "loadType" for hierarchy "loadType:u_LoadType" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 567
Info (12128): Elaborating entity "MEM_WB" for hierarchy "MEM_WB:MEMWB" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 576
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/mem.vhd Line: 35
    Info (276007): RAM logic "mem:DMem|ram" is uninferred due to asynchronous read logic File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/mem.vhd Line: 35
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ID_EXE:IDEX|dffg:r_Halt|s_Q_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 38
Info (12130): Elaborated megafunction instantiation "ID_EXE:IDEX|dffg:r_Halt|altshift_taps:s_Q_rtl_0"
Info (12133): Instantiated megafunction "ID_EXE:IDEX|dffg:r_Halt|altshift_taps:s_Q_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "38"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ikm.tdf
    Info (12023): Found entity 1: shift_taps_ikm File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/internal/QuartusWork/db/shift_taps_ikm.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9961.tdf
    Info (12023): Found entity 1: altsyncram_9961 File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/internal/QuartusWork/db/altsyncram_9961.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/internal/QuartusWork/db/add_sub_24e.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/internal/QuartusWork/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/internal/QuartusWork/db/cmpr_ogc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf
    Info (12023): Found entity 1: cntr_p8h File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/internal/QuartusWork/db/cntr_p8h.tdf Line: 26
Info (13000): Registers with preset signals will power-up high File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/internal/QuartusWork/db/shift_taps_ikm.tdf Line: 42
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register fetch:FETCH_PC|s_PC_current[22] will power up to High File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/fetch.vhd Line: 74
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
Info (21057): Implemented 115237 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 115099 logic cells
    Info (21064): Implemented 38 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 1161 megabytes
    Info: Processing ended: Wed Nov 12 22:22:09 2025
    Info: Elapsed time: 00:02:32
    Info: Total CPU time (on all processors): 00:02:31


