# ğŸ§  Mini CPU Design 

## ğŸ“Œ Project Overview
This project implements a simple  Mini CPU / Processor using Verilog HDL.
The processor is simulation-friendly and verified using Icarus Verilog + GTKWave.

## ğŸ§© Key CPU Components
* Instruction Fetch (IF)

* Program Counter (PC)

* Register File (RF)

* Arithmetic Logic Unit (ALU)

* Control Unit (FSM)

* Write-Back logic

## âš™ï¸ Mini CPU Features
* 4 General-Purpose Registers: R0 â€“ R3

* 8-bit Instruction Format

* ALU Operations Supported:

  * ADD

  * SUB

  * AND

  * OR

* FSM-based Control Unit

* Sequential Execution: Fetch â†’ Decode â†’ Execute â†’ Write-Back

* Preloaded Instruction Memory

* Fully synthesizable RTL

## ğŸ§¾ Instruction Format (8-bit)
| Bits | Field | Description |
|------|-------|-------------|
| 7â€“6  | Opcode | ALU operation |
| 5â€“4  | Rd     | Destination register |
| 3â€“2  | Rs1    | Source register 1 |
| 1â€“0  | Rs2 / Imm | Source register 2 / Immediate |

## ğŸ”¢ Opcode Encoding
| Opcode | Operation |
|--------|-----------|
| `00` | ADD |
| `01` | SUB |
| `10` | AND |
| `11` | OR |

## ğŸ§  Control Unit (FSM)

The Control Unit is implemented as a Finite State Machine (FSM) that controls instruction sequencing:

1. FETCH â€“ Fetch instruction from instruction memory

2. DECODE â€“ Decode opcode and register fields

3. EXECUTE â€“ Perform ALU operation

4. WRITE-BACK â€“ Store result into destination register

## ğŸ“ Project Structure
Mini_CPU/     
â”‚     
â”œâ”€â”€ mini_cpu.v          
â”œâ”€â”€ register_file.v     
â”œâ”€â”€ alu.v               
â”œâ”€â”€ control_unit.v      
â”œâ”€â”€ tb_mini_cpu.v       
â”œâ”€â”€ waveform.png        
â””â”€â”€ README.md           
 

## ğŸ§¾ Module Description
## ğŸ“„ mini_cpu.v

* Integrates all submodules

* Connects PC, RF, ALU, and Control Unit

## ğŸ“„ register_file.v

* 4 registers (R0â€“R3)

* Two read ports, one write port

## ğŸ“„ alu.v

* Performs arithmetic and logic operations

* Controlled via opcode

## ğŸ“„ control_unit.v

* FSM controlling CPU stages

* Generates control signals for datapath

## ğŸ“„ tb_mini_cpu.v

* Generates clock and reset

* Loads sample instructions

* Verifies execution using waveform

## â–¶ï¸ Compile & Simulate (Icarus Verilog)
* iverilog -g2012 mini_cpu.v register_file.v alu.v control_unit.v tb_mini_cpu.v
* vvp a.out
* gtkwave mini_cpu.vcd


## ğŸ›  Tools Used

* Verilog HDL

* Icarus Verilog

* GTKWave

