#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Nov 26 13:48:45 2023
# Process ID: 4732
# Current directory: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent44380 C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.xpr
# Log file: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/vivado.log
# Journal file: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio\vivado.jou
# Running On: LAPTOP-B754JH12, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 8334 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.xpr
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
close_hw_manager
open_bd_design {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd}
close_bd_design [get_bd_designs system]
open_bd_design {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets gpio_data_in_0_1] [get_bd_nets gpio_0_gpio_data_oe] [get_bd_nets gpio_0_gpio_data_out] [get_bd_cells gpio_0]
startgroup
set_property CONFIG.PCW_USE_FABRIC_INTERRUPT {0} [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_nets xlconcat_0_dout]
endgroup
delete_bd_objs [get_bd_nets gpio_0_intr] [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_ports gpio_data_in]
delete_bd_objs [get_bd_ports gpio_data_oe] [get_bd_ports gpio_data_out] [get_bd_ports intr]
delete_bd_objs [get_bd_nets gpio_0_axi_rvalid] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells ila_0]
validate_bd_design
update_ip_catalog -delete_ip user.org:user:gpio:1.0 -repo_path c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/gpio_1_0
validate_bd_design
save_bd_design
close_bd_design [get_bd_designs system]
open_bd_design {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_processing_system7_0_0_synth_1 system_xbar_0_synth_1 system_wavegen_0_2_synth_1 -jobs 8
wait_on_run system_processing_system7_0_0_synth_1
wait_on_run system_xbar_0_synth_1
wait_on_run system_wavegen_0_2_synth_1
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
startgroup
set_property CONFIG.NUM_MI {1} [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI]
endgroup
undo
assign_bd_address
validate_bd_design
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 system_xbar_0_synth_1 system_auto_pc_1_synth_1 system_auto_pc_0_synth_1 -jobs 8
wait_on_run system_wavegen_0_2_synth_1
wait_on_run system_xbar_0_synth_1
wait_on_run system_auto_pc_1_synth_1
wait_on_run system_auto_pc_0_synth_1
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property offset 0x43C00000 [get_bd_addr_segs {processing_system7_0/Data/SEG_wavegen_0_AXI_reg}]
undo
set_property offset 0x43C20000 [get_bd_addr_segs {processing_system7_0/Data/SEG_wavegen_0_AXI_reg}]
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
undo
open_bd_design {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd}
save_bd_design
close_bd_design [get_bd_designs system]
open_bd_design {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets gpio_0_axi_arready]
delete_bd_objs [get_bd_nets ps7_0_axi_periph_M00_AXI_arvalid]
delete_bd_objs [get_bd_nets ps7_0_axi_periph_M00_AXI_araddr]
delete_bd_objs [get_bd_nets gpio_0_axi_rdata]
delete_bd_objs [get_bd_ports M00_AXI_arvalid_0] [get_bd_ports axi_rdata_0] [get_bd_ports M00_AXI_araddr_0] [get_bd_ports axi_arready_0]
validate_bd_design
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 system_xbar_0_synth_1 -jobs 8
wait_on_run system_wavegen_0_2_synth_1
wait_on_run system_xbar_0_synth_1
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -top
set_property location {2625 -391} [get_bd_ports CS]
set_property location {2634 -465} [get_bd_ports LDAC]
set_property location {2620 -491} [get_bd_ports SDI]
set_property location {2614 -561} [get_bd_ports SCK]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/wavegen_0/AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins wavegen_0/AXI]
set_property offset 0x43C20000 [get_bd_addr_segs {processing_system7_0/Data/SEG_wavegen_0_AXI_reg}]
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
undo
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -top
reset_run synth_1
reset_run system_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
close_hw_manager
