hdls:
  - comm_fpga_fx2_tb.vhdl

signals:
  - dispClk
  - ---
  - uut.fx2FifoSel_out
  - uut.fifoOp
  - uut.fx2Data_io
  - uut.fx2GotData_in
  - uut.fx2GotRoom_in
  - uut.fx2PktEnd_out
  - ---
  - uut.chanAddr_out
  - uut.h2fData_out
  - uut.h2fValid_out
  - uut.h2fReady_in
  - uut.f2hData_in
  - uut.f2hValid_in
  - uut.f2hReady_out
  - ---
  - uut.state
  - uut.count
  - uut.isWrite
  - uut.isAligned

sigmaps:
  fifoOp:
    name: uut.fifoOp[1:0]
    00: illegal
    01: fifo_write
    10: fifo_read
    11: fifo_nop
  fifoSel:  # TODO: submit GTKWave patch to support this
    name: uut.fx2FifoSel_out
    0: ep2out
    1: ep6in
