Analysis & Synthesis report for soc_system
Mon May  9 21:56:32 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon May  9 21:56:31 2022           ;
; Quartus Prime Version       ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name               ; soc_system                                  ;
; Top-level Entity Name       ; soc_system_top                              ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; soc_system_top     ; soc_system         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 4                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-----------------+
; N/A    ; Qsys         ; 21.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0 ; soc_system.qsys ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon May  9 21:55:01 2022
Info: Command: quartus_map soc_system
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_top.sv
    Info (12023): Found entity 1: soc_system_top File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system_top.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v
    Info (12023): Found entity 1: soc_system File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/soc_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv
    Info (12023): Found entity 1: soc_system_irq_mapper File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/soc_system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_002 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_default_decode File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v
    Info (12023): Found entity 1: soc_system_hps_0 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
    Info (12023): Found entity 1: soc_system_hps_0_hps_io File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: soc_system_hps_0_hps_io_border File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_system_hps_0_fpga_interfaces File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/MAC.sv
    Info (12023): Found entity 1: MAC File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/MAC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/after_MAC.sv
    Info (12023): Found entity 1: after_MAC File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/after_MAC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/pooling.sv
    Info (12023): Found entity 1: pooling File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/pooling.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/P1_mem_read.sv
    Info (12023): Found entity 1: P1_mem_read File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/P1_mem_read.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/P1_mem_write.sv
    Info (12023): Found entity 1: P1_mem_write File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/P1_mem_write.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/P2_mem_read.sv
    Info (12023): Found entity 1: P2_mem_read File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/P2_mem_read.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/P2_mem_write.sv
    Info (12023): Found entity 1: P2_mem_write File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/P2_mem_write.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/conv1_k_mem_read.sv
    Info (12023): Found entity 1: conv1_k_mem_read File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv1_k_mem_read.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/conv1_mem_read.sv
    Info (12023): Found entity 1: conv1_mem_read File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv1_mem_read.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/conv1_mem_write.sv
    Info (12023): Found entity 1: conv1_mem_write File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv1_mem_write.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/conv2_k_mem_read.sv
    Info (12023): Found entity 1: conv2_k_mem_read File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_mem_read.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/conv2_mem_read.sv
    Info (12023): Found entity 1: conv2_mem_read File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_mem_read.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/conv2_mem_write.sv
    Info (12023): Found entity 1: conv2_mem_write File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_mem_write.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/fc_mem_read.sv
    Info (12023): Found entity 1: fc_mem_read File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/fc_mem_read.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/img_mem_read.sv
    Info (12023): Found entity 1: img_mem_read File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/img_mem_read.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/conv1_mem.v
    Info (12023): Found entity 1: conv1_mem File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv1_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/conv2_mem.v
    Info (12023): Found entity 1: conv2_mem File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/img_mem.v
    Info (12023): Found entity 1: img_mem File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/img_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/p1_mem.v
    Info (12023): Found entity 1: p1_mem File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/p1_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/p2_mem.v
    Info (12023): Found entity 1: p2_mem File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/p2_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/conv1_k_g0_mem.v
    Info (12023): Found entity 1: conv1_k_g0_mem File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv1_k_g0_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/conv1_k_g1_mem.v
    Info (12023): Found entity 1: conv1_k_g1_mem File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv1_k_g1_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/conv1_k_g2_mem.v
    Info (12023): Found entity 1: conv1_k_g2_mem File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv1_k_g2_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/conv2_k_g0_mem.v
    Info (12023): Found entity 1: conv2_k_g0_mem File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g0_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/conv2_k_g10_mem.v
    Info (12023): Found entity 1: conv2_k_g10_mem File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g10_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/conv2_k_g11_mem.v
    Info (12023): Found entity 1: conv2_k_g11_mem File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g11_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/conv2_k_g1_mem.v
    Info (12023): Found entity 1: conv2_k_g1_mem File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g1_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/conv2_k_g2_mem.v
    Info (12023): Found entity 1: conv2_k_g2_mem File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g2_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/conv2_k_g3_mem.v
    Info (12023): Found entity 1: conv2_k_g3_mem File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g3_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/conv2_k_g4_mem.v
    Info (12023): Found entity 1: conv2_k_g4_mem File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g4_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/conv2_k_g5_mem.v
    Info (12023): Found entity 1: conv2_k_g5_mem File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g5_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/conv2_k_g6_mem.v
    Info (12023): Found entity 1: conv2_k_g6_mem File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g6_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/conv2_k_g7_mem.v
    Info (12023): Found entity 1: conv2_k_g7_mem File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g7_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/conv2_k_g8_mem.v
    Info (12023): Found entity 1: conv2_k_g8_mem File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g8_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/conv2_k_g9_mem.v
    Info (12023): Found entity 1: conv2_k_g9_mem File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g9_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/fc_g0_mem.v
    Info (12023): Found entity 1: fc_g0_mem File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/fc_g0_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/fc_g1_mem.v
    Info (12023): Found entity 1: fc_g1_mem File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/fc_g1_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/fc_g2_mem.v
    Info (12023): Found entity 1: fc_g2_mem File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/fc_g2_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/fc_g3_mem.v
    Info (12023): Found entity 1: fc_g3_mem File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/fc_g3_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/fc_g4_mem.v
    Info (12023): Found entity 1: fc_g4_mem File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/fc_g4_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/demux_1to2.sv
    Info (12023): Found entity 1: demux_1to2 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/demux_1to3.sv
    Info (12023): Found entity 1: demux_1to3 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/mux_12to1.sv
    Info (12023): Found entity 1: mux_12to1 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/mux_12to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/mux_2to1.sv
    Info (12023): Found entity 1: mux_2to1 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/mux_2to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/mux_3to1.sv
    Info (12023): Found entity 1: mux_3to1 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/mux_3to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/CNN.sv
    Info (12023): Found entity 1: CNN File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/CNN_ctrl.sv
    Info (12023): Found entity 1: CNN_ctrl File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN_ctrl.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "soc_system_top" for the top level hierarchy
Info (12128): Elaborating entity "soc_system" for hierarchy "soc_system:soc_system0" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system_top.sv Line: 270
Info (12128): Elaborating entity "CNN" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/soc_system.v Line: 133
Info (12128): Elaborating entity "CNN_ctrl" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|CNN_ctrl:CNN_ctrl" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 39
Info (12128): Elaborating entity "img_mem_read" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|img_mem_read:img_mem_read" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 54
Info (12128): Elaborating entity "mux_2to1" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|mux_2to1:img_mem_addr_mux_0" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 55
Info (12128): Elaborating entity "img_mem" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|img_mem:img_mem_0" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 59
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|img_mem:img_mem_0|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/img_mem.v Line: 104
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|CNN:cnn_driver_0|img_mem:img_mem_0|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/img_mem.v Line: 104
Info (12133): Instantiated megafunction "soc_system:soc_system0|CNN:cnn_driver_0|img_mem:img_mem_0|altsyncram:altsyncram_component" with the following parameter: File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/img_mem.v Line: 104
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "784"
    Info (12134): Parameter "numwords_b" = "784"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0hp2.tdf
    Info (12023): Found entity 1: altsyncram_0hp2 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/db/altsyncram_0hp2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0hp2" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|img_mem:img_mem_0|altsyncram:altsyncram_component|altsyncram_0hp2:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "conv1_mem_write" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv1_mem_write:conv1_mem_write" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 82
Info (12128): Elaborating entity "conv1_mem_read" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv1_mem_read:conv1_mem_read" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 83
Warning (10240): Verilog HDL Always Construct warning at conv1_mem_read.sv(8): inferring latch(es) for variable "addr0", which holds its previous value in one or more paths through the always construct File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv1_mem_read.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at conv1_mem_read.sv(8): inferring latch(es) for variable "addr1", which holds its previous value in one or more paths through the always construct File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv1_mem_read.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at conv1_mem_read.sv(8): inferring latch(es) for variable "addr2", which holds its previous value in one or more paths through the always construct File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv1_mem_read.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at conv1_mem_read.sv(8): inferring latch(es) for variable "addr3", which holds its previous value in one or more paths through the always construct File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv1_mem_read.sv Line: 8
Info (10041): Inferred latch for "addr3[0]" at conv1_mem_read.sv(8) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv1_mem_read.sv Line: 8
Info (10041): Inferred latch for "addr2[0]" at conv1_mem_read.sv(8) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv1_mem_read.sv Line: 8
Info (10041): Inferred latch for "addr1[0]" at conv1_mem_read.sv(8) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv1_mem_read.sv Line: 8
Info (10041): Inferred latch for "addr0[0]" at conv1_mem_read.sv(8) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv1_mem_read.sv Line: 8
Info (12128): Elaborating entity "conv1_mem" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv1_mem:conv1_mem_0_0" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 88
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv1_mem:conv1_mem_0_0|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv1_mem.v Line: 104
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|CNN:cnn_driver_0|conv1_mem:conv1_mem_0_0|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv1_mem.v Line: 104
Info (12133): Instantiated megafunction "soc_system:soc_system0|CNN:cnn_driver_0|conv1_mem:conv1_mem_0_0|altsyncram:altsyncram_component" with the following parameter: File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv1_mem.v Line: 104
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "288"
    Info (12134): Parameter "numwords_b" = "288"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eep2.tdf
    Info (12023): Found entity 1: altsyncram_eep2 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/db/altsyncram_eep2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_eep2" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv1_mem:conv1_mem_0_0|altsyncram:altsyncram_component|altsyncram_eep2:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "conv1_k_mem_read" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv1_k_mem_read:conv1_k_mem_read" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 127
Info (12128): Elaborating entity "conv1_k_g0_mem" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv1_k_g0_mem:conv1_k_g0_mem" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 130
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv1_k_g0_mem:conv1_k_g0_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv1_k_g0_mem.v Line: 100
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|CNN:cnn_driver_0|conv1_k_g0_mem:conv1_k_g0_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv1_k_g0_mem.v Line: 100
Info (12133): Instantiated megafunction "soc_system:soc_system0|CNN:cnn_driver_0|conv1_k_g0_mem:conv1_k_g0_mem|altsyncram:altsyncram_component" with the following parameter: File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv1_k_g0_mem.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mifs/conv1_k_g0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "50"
    Info (12134): Parameter "numwords_b" = "50"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_usb2.tdf
    Info (12023): Found entity 1: altsyncram_usb2 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/db/altsyncram_usb2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_usb2" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv1_k_g0_mem:conv1_k_g0_mem|altsyncram:altsyncram_component|altsyncram_usb2:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "conv1_k_g1_mem" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv1_k_g1_mem:conv1_k_g1_mem" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 131
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv1_k_g1_mem:conv1_k_g1_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv1_k_g1_mem.v Line: 100
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|CNN:cnn_driver_0|conv1_k_g1_mem:conv1_k_g1_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv1_k_g1_mem.v Line: 100
Info (12133): Instantiated megafunction "soc_system:soc_system0|CNN:cnn_driver_0|conv1_k_g1_mem:conv1_k_g1_mem|altsyncram:altsyncram_component" with the following parameter: File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv1_k_g1_mem.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mifs/conv1_k_g1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "50"
    Info (12134): Parameter "numwords_b" = "50"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vsb2.tdf
    Info (12023): Found entity 1: altsyncram_vsb2 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/db/altsyncram_vsb2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vsb2" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv1_k_g1_mem:conv1_k_g1_mem|altsyncram:altsyncram_component|altsyncram_vsb2:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "conv1_k_g2_mem" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv1_k_g2_mem:conv1_k_g2_mem" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 132
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv1_k_g2_mem:conv1_k_g2_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv1_k_g2_mem.v Line: 100
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|CNN:cnn_driver_0|conv1_k_g2_mem:conv1_k_g2_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv1_k_g2_mem.v Line: 100
Info (12133): Instantiated megafunction "soc_system:soc_system0|CNN:cnn_driver_0|conv1_k_g2_mem:conv1_k_g2_mem|altsyncram:altsyncram_component" with the following parameter: File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv1_k_g2_mem.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mifs/conv1_k_g2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "50"
    Info (12134): Parameter "numwords_b" = "50"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0tb2.tdf
    Info (12023): Found entity 1: altsyncram_0tb2 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/db/altsyncram_0tb2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0tb2" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv1_k_g2_mem:conv1_k_g2_mem|altsyncram:altsyncram_component|altsyncram_0tb2:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mux_2to1" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|mux_2to1:p1_addr_mux_0" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 141
Info (12128): Elaborating entity "P1_mem_read" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|P1_mem_read:P1_mem_read" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 142
Info (12128): Elaborating entity "P1_mem_write" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|P1_mem_write:P1_mem_write" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 143
Info (12128): Elaborating entity "p1_mem" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|p1_mem:p1_mem_0" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 150
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|p1_mem:p1_mem_0|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/p1_mem.v Line: 104
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|CNN:cnn_driver_0|p1_mem:p1_mem_0|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/p1_mem.v Line: 104
Info (12133): Instantiated megafunction "soc_system:soc_system0|CNN:cnn_driver_0|p1_mem:p1_mem_0|altsyncram:altsyncram_component" with the following parameter: File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/p1_mem.v Line: 104
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "144"
    Info (12134): Parameter "numwords_b" = "144"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qdp2.tdf
    Info (12023): Found entity 1: altsyncram_qdp2 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/db/altsyncram_qdp2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qdp2" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|p1_mem:p1_mem_0|altsyncram:altsyncram_component|altsyncram_qdp2:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "conv2_mem_write" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_mem_write:conv2_mem_write" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 165
Info (12128): Elaborating entity "conv2_mem_read" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_mem_read:conv2_mem_read" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 166
Warning (10240): Verilog HDL Always Construct warning at conv2_mem_read.sv(9): inferring latch(es) for variable "addr0", which holds its previous value in one or more paths through the always construct File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_mem_read.sv Line: 9
Warning (10240): Verilog HDL Always Construct warning at conv2_mem_read.sv(9): inferring latch(es) for variable "addr1", which holds its previous value in one or more paths through the always construct File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_mem_read.sv Line: 9
Warning (10240): Verilog HDL Always Construct warning at conv2_mem_read.sv(9): inferring latch(es) for variable "addr2", which holds its previous value in one or more paths through the always construct File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_mem_read.sv Line: 9
Warning (10240): Verilog HDL Always Construct warning at conv2_mem_read.sv(9): inferring latch(es) for variable "addr3", which holds its previous value in one or more paths through the always construct File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_mem_read.sv Line: 9
Info (10041): Inferred latch for "addr3[0]" at conv2_mem_read.sv(9) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_mem_read.sv Line: 9
Info (10041): Inferred latch for "addr2[0]" at conv2_mem_read.sv(9) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_mem_read.sv Line: 9
Info (10041): Inferred latch for "addr1[0]" at conv2_mem_read.sv(9) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_mem_read.sv Line: 9
Info (10041): Inferred latch for "addr0[0]" at conv2_mem_read.sv(9) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_mem_read.sv Line: 9
Info (12128): Elaborating entity "mux_2to1" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|mux_2to1:conv2_mem_addr_mux_0" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 167
Info (12128): Elaborating entity "conv2_mem" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_mem:conv2_mem_0_0" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 187
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_mem:conv2_mem_0_0|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_mem.v Line: 104
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|CNN:cnn_driver_0|conv2_mem:conv2_mem_0_0|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_mem.v Line: 104
Info (12133): Instantiated megafunction "soc_system:soc_system0|CNN:cnn_driver_0|conv2_mem:conv2_mem_0_0|altsyncram:altsyncram_component" with the following parameter: File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_mem.v Line: 104
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oap2.tdf
    Info (12023): Found entity 1: altsyncram_oap2 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/db/altsyncram_oap2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_oap2" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_mem:conv2_mem_0_0|altsyncram:altsyncram_component|altsyncram_oap2:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "conv2_k_mem_read" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_mem_read:conv2_k_mem_read" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 230
Info (12128): Elaborating entity "conv2_k_g0_mem" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g0_mem:conv2_k_g0_mem" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 239
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g0_mem:conv2_k_g0_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g0_mem.v Line: 100
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g0_mem:conv2_k_g0_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g0_mem.v Line: 100
Info (12133): Instantiated megafunction "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g0_mem:conv2_k_g0_mem|altsyncram:altsyncram_component" with the following parameter: File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g0_mem.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mifs/conv2_k_g0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "150"
    Info (12134): Parameter "numwords_b" = "150"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_50c2.tdf
    Info (12023): Found entity 1: altsyncram_50c2 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/db/altsyncram_50c2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_50c2" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g0_mem:conv2_k_g0_mem|altsyncram:altsyncram_component|altsyncram_50c2:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "conv2_k_g1_mem" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g1_mem:conv2_k_g1_mem" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 240
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g1_mem:conv2_k_g1_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g1_mem.v Line: 100
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g1_mem:conv2_k_g1_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g1_mem.v Line: 100
Info (12133): Instantiated megafunction "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g1_mem:conv2_k_g1_mem|altsyncram:altsyncram_component" with the following parameter: File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g1_mem.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mifs/conv2_k_g1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "150"
    Info (12134): Parameter "numwords_b" = "150"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_60c2.tdf
    Info (12023): Found entity 1: altsyncram_60c2 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/db/altsyncram_60c2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_60c2" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g1_mem:conv2_k_g1_mem|altsyncram:altsyncram_component|altsyncram_60c2:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "conv2_k_g2_mem" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g2_mem:conv2_k_g2_mem" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 241
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g2_mem:conv2_k_g2_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g2_mem.v Line: 100
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g2_mem:conv2_k_g2_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g2_mem.v Line: 100
Info (12133): Instantiated megafunction "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g2_mem:conv2_k_g2_mem|altsyncram:altsyncram_component" with the following parameter: File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g2_mem.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mifs/conv2_k_g2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "150"
    Info (12134): Parameter "numwords_b" = "150"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_70c2.tdf
    Info (12023): Found entity 1: altsyncram_70c2 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/db/altsyncram_70c2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_70c2" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g2_mem:conv2_k_g2_mem|altsyncram:altsyncram_component|altsyncram_70c2:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "conv2_k_g3_mem" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g3_mem:conv2_k_g3_mem" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 242
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g3_mem:conv2_k_g3_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g3_mem.v Line: 100
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g3_mem:conv2_k_g3_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g3_mem.v Line: 100
Info (12133): Instantiated megafunction "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g3_mem:conv2_k_g3_mem|altsyncram:altsyncram_component" with the following parameter: File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g3_mem.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mifs/conv2_k_g3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "150"
    Info (12134): Parameter "numwords_b" = "150"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_80c2.tdf
    Info (12023): Found entity 1: altsyncram_80c2 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/db/altsyncram_80c2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_80c2" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g3_mem:conv2_k_g3_mem|altsyncram:altsyncram_component|altsyncram_80c2:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "conv2_k_g4_mem" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g4_mem:conv2_k_g4_mem" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 243
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g4_mem:conv2_k_g4_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g4_mem.v Line: 100
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g4_mem:conv2_k_g4_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g4_mem.v Line: 100
Info (12133): Instantiated megafunction "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g4_mem:conv2_k_g4_mem|altsyncram:altsyncram_component" with the following parameter: File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g4_mem.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mifs/conv2_k_g4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "150"
    Info (12134): Parameter "numwords_b" = "150"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_90c2.tdf
    Info (12023): Found entity 1: altsyncram_90c2 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/db/altsyncram_90c2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_90c2" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g4_mem:conv2_k_g4_mem|altsyncram:altsyncram_component|altsyncram_90c2:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "conv2_k_g5_mem" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g5_mem:conv2_k_g5_mem" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 244
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g5_mem:conv2_k_g5_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g5_mem.v Line: 100
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g5_mem:conv2_k_g5_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g5_mem.v Line: 100
Info (12133): Instantiated megafunction "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g5_mem:conv2_k_g5_mem|altsyncram:altsyncram_component" with the following parameter: File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g5_mem.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mifs/conv2_k_g5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "150"
    Info (12134): Parameter "numwords_b" = "150"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a0c2.tdf
    Info (12023): Found entity 1: altsyncram_a0c2 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/db/altsyncram_a0c2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_a0c2" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g5_mem:conv2_k_g5_mem|altsyncram:altsyncram_component|altsyncram_a0c2:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "conv2_k_g6_mem" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g6_mem:conv2_k_g6_mem" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 245
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g6_mem:conv2_k_g6_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g6_mem.v Line: 100
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g6_mem:conv2_k_g6_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g6_mem.v Line: 100
Info (12133): Instantiated megafunction "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g6_mem:conv2_k_g6_mem|altsyncram:altsyncram_component" with the following parameter: File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g6_mem.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mifs/conv2_k_g6.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "150"
    Info (12134): Parameter "numwords_b" = "150"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b0c2.tdf
    Info (12023): Found entity 1: altsyncram_b0c2 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/db/altsyncram_b0c2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_b0c2" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g6_mem:conv2_k_g6_mem|altsyncram:altsyncram_component|altsyncram_b0c2:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "conv2_k_g7_mem" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g7_mem:conv2_k_g7_mem" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 246
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g7_mem:conv2_k_g7_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g7_mem.v Line: 100
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g7_mem:conv2_k_g7_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g7_mem.v Line: 100
Info (12133): Instantiated megafunction "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g7_mem:conv2_k_g7_mem|altsyncram:altsyncram_component" with the following parameter: File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g7_mem.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mifs/conv2_k_g7.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "150"
    Info (12134): Parameter "numwords_b" = "150"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c0c2.tdf
    Info (12023): Found entity 1: altsyncram_c0c2 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/db/altsyncram_c0c2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_c0c2" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g7_mem:conv2_k_g7_mem|altsyncram:altsyncram_component|altsyncram_c0c2:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "conv2_k_g8_mem" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g8_mem:conv2_k_g8_mem" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 247
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g8_mem:conv2_k_g8_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g8_mem.v Line: 100
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g8_mem:conv2_k_g8_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g8_mem.v Line: 100
Info (12133): Instantiated megafunction "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g8_mem:conv2_k_g8_mem|altsyncram:altsyncram_component" with the following parameter: File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g8_mem.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mifs/conv2_k_g8.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "150"
    Info (12134): Parameter "numwords_b" = "150"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d0c2.tdf
    Info (12023): Found entity 1: altsyncram_d0c2 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/db/altsyncram_d0c2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_d0c2" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g8_mem:conv2_k_g8_mem|altsyncram:altsyncram_component|altsyncram_d0c2:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "conv2_k_g9_mem" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g9_mem:conv2_k_g9_mem" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 248
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g9_mem:conv2_k_g9_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g9_mem.v Line: 100
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g9_mem:conv2_k_g9_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g9_mem.v Line: 100
Info (12133): Instantiated megafunction "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g9_mem:conv2_k_g9_mem|altsyncram:altsyncram_component" with the following parameter: File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g9_mem.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mifs/conv2_k_g9.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "150"
    Info (12134): Parameter "numwords_b" = "150"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e0c2.tdf
    Info (12023): Found entity 1: altsyncram_e0c2 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/db/altsyncram_e0c2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_e0c2" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g9_mem:conv2_k_g9_mem|altsyncram:altsyncram_component|altsyncram_e0c2:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "conv2_k_g10_mem" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g10_mem:conv2_k_g10_mem" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 249
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g10_mem:conv2_k_g10_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g10_mem.v Line: 100
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g10_mem:conv2_k_g10_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g10_mem.v Line: 100
Info (12133): Instantiated megafunction "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g10_mem:conv2_k_g10_mem|altsyncram:altsyncram_component" with the following parameter: File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g10_mem.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mifs/conv2_k_g10.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "150"
    Info (12134): Parameter "numwords_b" = "150"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m1c2.tdf
    Info (12023): Found entity 1: altsyncram_m1c2 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/db/altsyncram_m1c2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_m1c2" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g10_mem:conv2_k_g10_mem|altsyncram:altsyncram_component|altsyncram_m1c2:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "conv2_k_g11_mem" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g11_mem:conv2_k_g11_mem" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 250
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g11_mem:conv2_k_g11_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g11_mem.v Line: 100
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g11_mem:conv2_k_g11_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g11_mem.v Line: 100
Info (12133): Instantiated megafunction "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g11_mem:conv2_k_g11_mem|altsyncram:altsyncram_component" with the following parameter: File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/conv2_k_g11_mem.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mifs/conv2_k_g11.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "150"
    Info (12134): Parameter "numwords_b" = "150"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n1c2.tdf
    Info (12023): Found entity 1: altsyncram_n1c2 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/db/altsyncram_n1c2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_n1c2" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|conv2_k_g11_mem:conv2_k_g11_mem|altsyncram:altsyncram_component|altsyncram_n1c2:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "P2_mem_write" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|P2_mem_write:P2_mem_write" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 267
Info (12128): Elaborating entity "P2_mem_read" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|P2_mem_read:P2_mem_read" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 268
Info (12128): Elaborating entity "mux_2to1" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|mux_2to1:P2_addr_mux_0" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 269
Info (12128): Elaborating entity "p2_mem" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|p2_mem:p2_mem_0" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 272
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|p2_mem:p2_mem_0|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/p2_mem.v Line: 89
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|CNN:cnn_driver_0|p2_mem:p2_mem_0|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/p2_mem.v Line: 89
Info (12133): Instantiated megafunction "soc_system:soc_system0|CNN:cnn_driver_0|p2_mem:p2_mem_0|altsyncram:altsyncram_component" with the following parameter: File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/p2_mem.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_56o1.tdf
    Info (12023): Found entity 1: altsyncram_56o1 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/db/altsyncram_56o1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_56o1" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|p2_mem:p2_mem_0|altsyncram:altsyncram_component|altsyncram_56o1:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fc_mem_read" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|fc_mem_read:fc_mem_read" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 296
Info (12128): Elaborating entity "fc_g0_mem" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|fc_g0_mem:fc_g0_mem" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 299
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|fc_g0_mem:fc_g0_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/fc_g0_mem.v Line: 100
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|CNN:cnn_driver_0|fc_g0_mem:fc_g0_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/fc_g0_mem.v Line: 100
Info (12133): Instantiated megafunction "soc_system:soc_system0|CNN:cnn_driver_0|fc_g0_mem:fc_g0_mem|altsyncram:altsyncram_component" with the following parameter: File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/fc_g0_mem.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mifs/fc_g0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "384"
    Info (12134): Parameter "numwords_b" = "384"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ghb2.tdf
    Info (12023): Found entity 1: altsyncram_ghb2 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/db/altsyncram_ghb2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ghb2" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|fc_g0_mem:fc_g0_mem|altsyncram:altsyncram_component|altsyncram_ghb2:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fc_g1_mem" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|fc_g1_mem:fc_g1_mem" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 300
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|fc_g1_mem:fc_g1_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/fc_g1_mem.v Line: 100
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|CNN:cnn_driver_0|fc_g1_mem:fc_g1_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/fc_g1_mem.v Line: 100
Info (12133): Instantiated megafunction "soc_system:soc_system0|CNN:cnn_driver_0|fc_g1_mem:fc_g1_mem|altsyncram:altsyncram_component" with the following parameter: File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/fc_g1_mem.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mifs/fc_g1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "384"
    Info (12134): Parameter "numwords_b" = "384"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hhb2.tdf
    Info (12023): Found entity 1: altsyncram_hhb2 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/db/altsyncram_hhb2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hhb2" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|fc_g1_mem:fc_g1_mem|altsyncram:altsyncram_component|altsyncram_hhb2:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fc_g2_mem" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|fc_g2_mem:fc_g2_mem" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 301
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|fc_g2_mem:fc_g2_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/fc_g2_mem.v Line: 100
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|CNN:cnn_driver_0|fc_g2_mem:fc_g2_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/fc_g2_mem.v Line: 100
Info (12133): Instantiated megafunction "soc_system:soc_system0|CNN:cnn_driver_0|fc_g2_mem:fc_g2_mem|altsyncram:altsyncram_component" with the following parameter: File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/fc_g2_mem.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mifs/fc_g2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "384"
    Info (12134): Parameter "numwords_b" = "384"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ihb2.tdf
    Info (12023): Found entity 1: altsyncram_ihb2 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/db/altsyncram_ihb2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ihb2" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|fc_g2_mem:fc_g2_mem|altsyncram:altsyncram_component|altsyncram_ihb2:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fc_g3_mem" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|fc_g3_mem:fc_g3_mem" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 302
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|fc_g3_mem:fc_g3_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/fc_g3_mem.v Line: 100
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|CNN:cnn_driver_0|fc_g3_mem:fc_g3_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/fc_g3_mem.v Line: 100
Info (12133): Instantiated megafunction "soc_system:soc_system0|CNN:cnn_driver_0|fc_g3_mem:fc_g3_mem|altsyncram:altsyncram_component" with the following parameter: File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/fc_g3_mem.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mifs/fc_g3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "384"
    Info (12134): Parameter "numwords_b" = "384"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jhb2.tdf
    Info (12023): Found entity 1: altsyncram_jhb2 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/db/altsyncram_jhb2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jhb2" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|fc_g3_mem:fc_g3_mem|altsyncram:altsyncram_component|altsyncram_jhb2:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fc_g4_mem" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|fc_g4_mem:fc_g4_mem" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 303
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|fc_g4_mem:fc_g4_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/fc_g4_mem.v Line: 100
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|CNN:cnn_driver_0|fc_g4_mem:fc_g4_mem|altsyncram:altsyncram_component" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/fc_g4_mem.v Line: 100
Info (12133): Instantiated megafunction "soc_system:soc_system0|CNN:cnn_driver_0|fc_g4_mem:fc_g4_mem|altsyncram:altsyncram_component" with the following parameter: File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/fc_g4_mem.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mifs/fc_g4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "384"
    Info (12134): Parameter "numwords_b" = "384"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_khb2.tdf
    Info (12023): Found entity 1: altsyncram_khb2 File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/db/altsyncram_khb2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_khb2" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|fc_g4_mem:fc_g4_mem|altsyncram:altsyncram_component|altsyncram_khb2:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mux_12to1" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|mux_12to1:data_mux_12to1_0" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 341
Info (12128): Elaborating entity "mux_3to1" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|mux_3to1:data_mux_3to1_0" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 436
Info (12128): Elaborating entity "mux_3to1" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|mux_3to1:bias_mux_3to1_0" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 488
Info (12128): Elaborating entity "MAC" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|MAC:MAC_0" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 494
Info (12128): Elaborating entity "after_MAC" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|after_MAC:after_MAC_0" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 523
Info (12128): Elaborating entity "demux_1to2" for hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|demux_1to2:out_conv1_fc_demux_0" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 539
Warning (10240): Verilog HDL Always Construct warning at demux_1to2.sv(7): inferring latch(es) for variable "data_out_1", which holds its previous value in one or more paths through the always construct File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Warning (10240): Verilog HDL Always Construct warning at demux_1to2.sv(7): inferring latch(es) for variable "data_out_0", which holds its previous value in one or more paths through the always construct File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Error (10166): SystemVerilog RTL Coding error at demux_1to2.sv(7): always_comb construct does not infer purely combinational logic. File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_0[0]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_0[1]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_0[2]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_0[3]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_0[4]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_0[5]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_0[6]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_0[7]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_0[8]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_0[9]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_0[10]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_0[11]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_0[12]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_0[13]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_0[14]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_0[15]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_1[0]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_1[1]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_1[2]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_1[3]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_1[4]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_1[5]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_1[6]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_1[7]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_1[8]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_1[9]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_1[10]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_1[11]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_1[12]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_1[13]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_1[14]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Info (10041): Inferred latch for "data_out_1[15]" at demux_1to2.sv(7) File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/demux_1to2.sv Line: 7
Error (12152): Can't elaborate user hierarchy "soc_system:soc_system0|CNN:cnn_driver_0|demux_1to2:out_conv1_fc_demux_0" File: /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/soc_system/synthesis/submodules/CNN.sv Line: 539
Info (144001): Generated suppressed messages file /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/output_files/soc_system.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 11 warnings
    Error: Peak virtual memory: 657 megabytes
    Error: Processing ended: Mon May  9 21:59:13 2022
    Error: Elapsed time: 00:04:12
    Error: Total CPU time (on all processors): 00:03:00


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /homes/user/stud/spring22/lb3306/csee4840-FacialRecognition/build_files/quartus_garbage/output_files/soc_system.map.smsg.


