==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 155.809 MB.
INFO: [HLS 200-10] Analyzing design file 'dfg_199.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.37 seconds. CPU system time: 0.3 seconds. Elapsed time: 0.41 seconds; current allocated memory: 156.400 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'unsigned int generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned int>::is_signed), bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'unsigned int generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned int>::is_signed), bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'unsigned int generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned int>::is_signed), bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'unsigned int generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned int>::is_signed), bool>::type)' into 'unsigned int generic_cast_IEEE754<unsigned int, double>(double, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'unsigned int generic_cast_IEEE754<unsigned int, double>(double, bool)' into '__hls_fptoui_double_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:69:0)
INFO: [HLS 214-178] Inlining function '__hls_fptoui_double_i32' into 'fn1' (dfg_199.c:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.89 seconds. CPU system time: 0.27 seconds. Elapsed time: 4.16 seconds; current allocated memory: 157.690 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 157.707 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 171.916 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 193.896 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 237.251 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 240.287 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fn1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fn1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 240.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 241.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fn1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fn1/p' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fn1/p_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fn1/p_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fn1/p_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fn1/p_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fn1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_10s_64ns_10_14_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_18ns_64ns_64_22_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_64ns_64ns_8_68_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fn1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 242.650 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fn1_sdiv_18ns_64ns_64_22_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'fn1_udiv_64ns_64ns_8_68_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'fn1_mul_32s_32s_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fn1_mul_32ns_34ns_65_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fn1_mul_3s_8s_8_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'fn1_sdiv_10s_64ns_10_14_seq_1_div'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.38 seconds; current allocated memory: 250.824 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fn1.
INFO: [VLOG 209-307] Generating Verilog RTL for fn1.
INFO: [HLS 200-789] **** Estimated Fmax: 143.14 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.13 seconds. CPU system time: 0.63 seconds. Elapsed time: 7.5 seconds; current allocated memory: 250.936 MB.
INFO: [HLS 200-1510] Running: export_design -evaluate verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_tmp/solution_tmp/impl/export.zip
WARNING: [HLS 200-484] The 'export_design -evaluate' command is deprecated and will be removed in a future release.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 142.52 seconds. CPU system time: 13.23 seconds. Elapsed time: 246.74 seconds; current allocated memory: 254.856 MB.
INFO: [HLS 200-112] Total CPU user time: 152.57 seconds. Total CPU system time: 14.4 seconds. Total elapsed time: 256.39 seconds; peak allocated memory: 250.824 MB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Apr 29 14:20:13 2021...
