###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Dec 17 17:53:26 2021
#  Design:            Subsystem
#  Command:           timeDesign -signoff -pathReports -drvReports -slackReports -numPaths 50 -prefix Subsystem_signOff -outDir timingReports
###############################################################
Path 1: VIOLATED Setup Check with Pin In_reg_reg[9]/C 
Endpoint:   In_reg_reg[9]/D (v) checked with  leading edge of 'clk_1_13'
Beginpoint: In1[9]          (v) triggered by  leading edge of 'clk'
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.663
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.663
- Arrival Time                214.722
= Slack Time                  -230.386
     Clock Rise Edge                      0.000
     + Input Delay                      214.500
     = Beginpoint Arrival Time          214.500
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                     |       |                   |           |       |  Time   |   Time   | 
     |---------------------+-------+-------------------+-----------+-------+---------+----------| 
     | In1[9]              |   v   | In1[9]            |           |       | 214.500 |  -15.886 | 
     | FE_OCPC192_In1_9_/A |   v   | In1[9]            | IN_5VX8   | 0.001 | 214.501 |  -15.885 | 
     | FE_OCPC192_In1_9_/Q |   ^   | FE_OCPN192_In1_9_ | IN_5VX8   | 0.102 | 214.602 |  -15.783 | 
     | g1694/A             |   ^   | FE_OCPN192_In1_9_ | NO2_5VX2  | 0.000 | 214.603 |  -15.783 | 
     | g1694/Q             |   v   | n_40              | NO2_5VX2  | 0.119 | 214.722 |  -15.663 | 
     | In_reg_reg[9]/D     |   v   | n_40              | DFRQ_5VX4 | 0.000 | 214.722 |  -15.663 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13        |   ^   | clk_1_13 |           |       |   0.000 |  230.386 | 
     | In_reg_reg[9]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  230.386 | 
     +-----------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin In_reg_reg[11]/C 
Endpoint:   In_reg_reg[11]/D (v) checked with  leading edge of 'clk_1_13'
Beginpoint: In1[11]          (v) triggered by  leading edge of 'clk'
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.662
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.662
- Arrival Time                214.723
= Slack Time                  -230.385
     Clock Rise Edge                      0.000
     + Input Delay                      214.500
     = Beginpoint Arrival Time          214.500
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                      |       |                    |           |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+-----------+-------+---------+----------| 
     | In1[11]              |   v   | In1[11]            |           |       | 214.500 |  -15.885 | 
     | FE_OCPC190_In1_11_/A |   v   | In1[11]            | IN_5VX8   | 0.005 | 214.505 |  -15.881 | 
     | FE_OCPC190_In1_11_/Q |   ^   | FE_OCPN190_In1_11_ | IN_5VX8   | 0.101 | 214.606 |  -15.779 | 
     | g1691/A              |   ^   | FE_OCPN190_In1_11_ | NO2_5VX2  | 0.000 | 214.606 |  -15.779 | 
     | g1691/Q              |   v   | n_43               | NO2_5VX2  | 0.116 | 214.723 |  -15.663 | 
     | In_reg_reg[11]/D     |   v   | n_43               | DFRQ_5VX4 | 0.000 | 214.723 |  -15.662 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                  |       |          |           |       |  Time   |   Time   | 
     |------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13         |   ^   | clk_1_13 |           |       |   0.000 |  230.385 | 
     | In_reg_reg[11]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  230.385 | 
     +------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin In_reg_reg[8]/C 
Endpoint:   In_reg_reg[8]/D (v) checked with  leading edge of 'clk_1_13'
Beginpoint: In1[8]          (v) triggered by  leading edge of 'clk'
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.663
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.663
- Arrival Time                214.719
= Slack Time                  -230.382
     Clock Rise Edge                      0.000
     + Input Delay                      214.500
     = Beginpoint Arrival Time          214.500
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                 |       |                   |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------------+-----------+-------+---------+----------| 
     | In1[8]          |   v   | In1[8]            |           |       | 214.500 |  -15.882 | 
     | FE_RC_6_0/A     |   v   | In1[8]            | IN_5VX8   | 0.001 | 214.501 |  -15.881 | 
     | FE_RC_6_0/Q     |   ^   | FE_OCPN193_In1_8_ | IN_5VX8   | 0.101 | 214.601 |  -15.780 | 
     | g1700/A         |   ^   | FE_OCPN193_In1_8_ | NO2_5VX2  | 0.000 | 214.602 |  -15.780 | 
     | g1700/Q         |   v   | n_34              | NO2_5VX2  | 0.117 | 214.719 |  -15.663 | 
     | In_reg_reg[8]/D |   v   | n_34              | DFRQ_5VX4 | 0.000 | 214.719 |  -15.663 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13        |   ^   | clk_1_13 |           |       |   0.000 |  230.382 | 
     | In_reg_reg[8]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  230.382 | 
     +-----------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin In_reg_reg[7]/C 
Endpoint:   In_reg_reg[7]/D (v) checked with  leading edge of 'clk_1_13'
Beginpoint: In1[7]          (v) triggered by  leading edge of 'clk'
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.662
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.662
- Arrival Time                214.718
= Slack Time                  -230.380
     Clock Rise Edge                      0.000
     + Input Delay                      214.500
     = Beginpoint Arrival Time          214.500
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                 |       |        |           |       |  Time   |   Time   | 
     |-----------------+-------+--------+-----------+-------+---------+----------| 
     | In1[7]          |   v   | In1[7] |           |       | 214.500 |  -15.880 | 
     | FE_RC_17_0/A    |   v   | In1[7] | IN_5VX8   | 0.001 | 214.501 |  -15.879 | 
     | FE_RC_17_0/Q    |   ^   | n_13   | IN_5VX8   | 0.100 | 214.601 |  -15.779 | 
     | g1688/A         |   ^   | n_13   | NO2_5VX2  | 0.000 | 214.601 |  -15.779 | 
     | g1688/Q         |   v   | n_46   | NO2_5VX2  | 0.116 | 214.717 |  -15.663 | 
     | In_reg_reg[7]/D |   v   | n_46   | DFRQ_5VX4 | 0.000 | 214.718 |  -15.662 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13        |   ^   | clk_1_13 |           |       |   0.000 |  230.380 | 
     | In_reg_reg[7]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  230.380 | 
     +-----------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin In_reg_reg[1]/C 
Endpoint:   In_reg_reg[1]/D (v) checked with  leading edge of 'clk_1_13'
Beginpoint: In1[1]          (v) triggered by  leading edge of 'clk'
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.658
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.658
- Arrival Time                214.719
= Slack Time                  -230.377
     Clock Rise Edge                      0.000
     + Input Delay                      214.500
     = Beginpoint Arrival Time          214.500
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                 |       |        |           |       |  Time   |   Time   | 
     |-----------------+-------+--------+-----------+-------+---------+----------| 
     | In1[1]          |   v   | In1[1] |           |       | 214.500 |  -15.877 | 
     | g1725/A         |   v   | In1[1] | IN_5VX8   | 0.001 | 214.501 |  -15.877 | 
     | g1725/Q         |   ^   | n_10   | IN_5VX8   | 0.101 | 214.602 |  -15.775 | 
     | g1709/A         |   ^   | n_10   | NO2_5VX2  | 0.000 | 214.602 |  -15.775 | 
     | g1709/Q         |   v   | n_26   | NO2_5VX2  | 0.116 | 214.719 |  -15.659 | 
     | In_reg_reg[1]/D |   v   | n_26   | DFRQ_5VX4 | 0.000 | 214.719 |  -15.658 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13        |   ^   | clk_1_13 |           |       |   0.000 |  230.377 | 
     | In_reg_reg[1]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  230.377 | 
     +-----------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin In_reg_reg[10]/C 
Endpoint:   In_reg_reg[10]/D (v) checked with  leading edge of 'clk_1_13'
Beginpoint: In1[10]          (v) triggered by  leading edge of 'clk'
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.661
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.661
- Arrival Time                214.716
= Slack Time                  -230.377
     Clock Rise Edge                      0.000
     + Input Delay                      214.500
     = Beginpoint Arrival Time          214.500
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                      |       |                    |           |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+-----------+-------+---------+----------| 
     | In1[10]              |   v   | In1[10]            |           |       | 214.500 |  -15.877 | 
     | FE_OCPC204_In1_10_/A |   v   | In1[10]            | IN_5VX8   | 0.002 | 214.502 |  -15.875 | 
     | FE_OCPC204_In1_10_/Q |   ^   | FE_OCPN204_In1_10_ | IN_5VX8   | 0.102 | 214.604 |  -15.773 | 
     | g1719/A              |   ^   | FE_OCPN204_In1_10_ | NO2_5VX2  | 0.000 | 214.604 |  -15.773 | 
     | g1719/Q              |   v   | n_16               | NO2_5VX2  | 0.111 | 214.716 |  -15.661 | 
     | In_reg_reg[10]/D     |   v   | n_16               | DFRQ_5VX4 | 0.000 | 214.716 |  -15.661 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                  |       |          |           |       |  Time   |   Time   | 
     |------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13         |   ^   | clk_1_13 |           |       |   0.000 |  230.377 | 
     | In_reg_reg[10]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  230.377 | 
     +------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin In_reg_reg[4]/C 
Endpoint:   In_reg_reg[4]/D (v) checked with  leading edge of 'clk_1_13'
Beginpoint: In1[4]          (v) triggered by  leading edge of 'clk'
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.658
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.658
- Arrival Time                214.719
= Slack Time                  -230.377
     Clock Rise Edge                      0.000
     + Input Delay                      214.500
     = Beginpoint Arrival Time          214.500
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                 |       |        |           |       |  Time   |   Time   | 
     |-----------------+-------+--------+-----------+-------+---------+----------| 
     | In1[4]          |   v   | In1[4] |           |       | 214.500 |  -15.877 | 
     | g1733/A         |   v   | In1[4] | IN_5VX8   | 0.001 | 214.501 |  -15.876 | 
     | g1733/Q         |   ^   | n_2    | IN_5VX8   | 0.101 | 214.602 |  -15.775 | 
     | g1711/A         |   ^   | n_2    | NO2_5VX2  | 0.000 | 214.602 |  -15.775 | 
     | g1711/Q         |   v   | n_24   | NO2_5VX2  | 0.116 | 214.718 |  -15.658 | 
     | In_reg_reg[4]/D |   v   | n_24   | DFRQ_5VX4 | 0.000 | 214.719 |  -15.658 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13        |   ^   | clk_1_13 |           |       |   0.000 |  230.377 | 
     | In_reg_reg[4]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  230.377 | 
     +-----------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin In_reg_reg[2]/C 
Endpoint:   In_reg_reg[2]/D (v) checked with  leading edge of 'clk_1_13'
Beginpoint: In1[2]          (v) triggered by  leading edge of 'clk'
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.658
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.658
- Arrival Time                214.718
= Slack Time                  -230.376
     Clock Rise Edge                      0.000
     + Input Delay                      214.500
     = Beginpoint Arrival Time          214.500
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                 |       |        |           |       |  Time   |   Time   | 
     |-----------------+-------+--------+-----------+-------+---------+----------| 
     | In1[2]          |   v   | In1[2] |           |       | 214.500 |  -15.876 | 
     | FE_RC_1_0/A     |   v   | In1[2] | IN_5VX8   | 0.001 | 214.501 |  -15.875 | 
     | FE_RC_1_0/Q     |   ^   | n_14   | IN_5VX8   | 0.101 | 214.602 |  -15.774 | 
     | g1712/A         |   ^   | n_14   | NO2_5VX2  | 0.000 | 214.602 |  -15.774 | 
     | g1712/Q         |   v   | n_23   | NO2_5VX2  | 0.115 | 214.717 |  -15.658 | 
     | In_reg_reg[2]/D |   v   | n_23   | DFRQ_5VX4 | 0.000 | 214.718 |  -15.658 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13        |   ^   | clk_1_13 |           |       |   0.000 |  230.376 | 
     | In_reg_reg[2]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  230.376 | 
     +-----------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin In_reg_reg[5]/C 
Endpoint:   In_reg_reg[5]/D (v) checked with  leading edge of 'clk_1_13'
Beginpoint: In1[5]          (v) triggered by  leading edge of 'clk'
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.658
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.658
- Arrival Time                214.717
= Slack Time                  -230.375
     Clock Rise Edge                      0.000
     + Input Delay                      214.500
     = Beginpoint Arrival Time          214.500
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                 |       |        |           |       |  Time   |   Time   | 
     |-----------------+-------+--------+-----------+-------+---------+----------| 
     | In1[5]          |   v   | In1[5] |           |       | 214.500 |  -15.875 | 
     | FE_RC_4_0/A     |   v   | In1[5] | IN_5VX8   | 0.001 | 214.501 |  -15.874 | 
     | FE_RC_4_0/Q     |   ^   | n_7    | IN_5VX8   | 0.101 | 214.602 |  -15.773 | 
     | g1718/A         |   ^   | n_7    | NO2_5VX2  | 0.000 | 214.602 |  -15.773 | 
     | g1718/Q         |   v   | n_17   | NO2_5VX2  | 0.115 | 214.717 |  -15.658 | 
     | In_reg_reg[5]/D |   v   | n_17   | DFRQ_5VX4 | 0.000 | 214.717 |  -15.658 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13        |   ^   | clk_1_13 |           |       |   0.000 |  230.375 | 
     | In_reg_reg[5]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  230.375 | 
     +-----------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin In_reg_reg[3]/C 
Endpoint:   In_reg_reg[3]/D (v) checked with  leading edge of 'clk_1_13'
Beginpoint: In1[3]          (v) triggered by  leading edge of 'clk'
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.658
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.658
- Arrival Time                214.717
= Slack Time                  -230.375
     Clock Rise Edge                      0.000
     + Input Delay                      214.500
     = Beginpoint Arrival Time          214.500
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                 |       |        |           |       |  Time   |   Time   | 
     |-----------------+-------+--------+-----------+-------+---------+----------| 
     | In1[3]          |   v   | In1[3] |           |       | 214.500 |  -15.875 | 
     | FE_RC_12_0/A    |   v   | In1[3] | IN_5VX8   | 0.001 | 214.501 |  -15.874 | 
     | FE_RC_12_0/Q    |   ^   | n_3    | IN_5VX8   | 0.101 | 214.602 |  -15.773 | 
     | g1715/A         |   ^   | n_3    | NO2_5VX2  | 0.000 | 214.602 |  -15.773 | 
     | g1715/Q         |   v   | n_20   | NO2_5VX2  | 0.115 | 214.717 |  -15.658 | 
     | In_reg_reg[3]/D |   v   | n_20   | DFRQ_5VX4 | 0.000 | 214.717 |  -15.658 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13        |   ^   | clk_1_13 |           |       |   0.000 |  230.375 | 
     | In_reg_reg[3]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  230.375 | 
     +-----------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin In_reg_reg[6]/C 
Endpoint:   In_reg_reg[6]/D (v) checked with  leading edge of 'clk_1_13'
Beginpoint: In1[6]          (v) triggered by  leading edge of 'clk'
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.661
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.661
- Arrival Time                214.714
= Slack Time                  -230.375
     Clock Rise Edge                      0.000
     + Input Delay                      214.500
     = Beginpoint Arrival Time          214.500
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                 |       |        |           |       |  Time   |   Time   | 
     |-----------------+-------+--------+-----------+-------+---------+----------| 
     | In1[6]          |   v   | In1[6] |           |       | 214.500 |  -15.875 | 
     | FE_RC_16_0/A    |   v   | In1[6] | IN_5VX8   | 0.001 | 214.501 |  -15.874 | 
     | FE_RC_16_0/Q    |   ^   | n_11   | IN_5VX8   | 0.101 | 214.602 |  -15.773 | 
     | g1702/A         |   ^   | n_11   | NO2_5VX2  | 0.000 | 214.602 |  -15.773 | 
     | g1702/Q         |   v   | n_33   | NO2_5VX2  | 0.112 | 214.714 |  -15.661 | 
     | In_reg_reg[6]/D |   v   | n_33   | DFRQ_5VX4 | 0.000 | 214.714 |  -15.661 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13        |   ^   | clk_1_13 |           |       |   0.000 |  230.375 | 
     | In_reg_reg[6]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  230.375 | 
     +-----------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin In_reg_reg[0]/C 
Endpoint:   In_reg_reg[0]/D (v) checked with  leading edge of 'clk_1_13'
Beginpoint: In1[0]          (v) triggered by  leading edge of 'clk'
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.658
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.658
- Arrival Time                214.717
= Slack Time                  -230.375
     Clock Rise Edge                      0.000
     + Input Delay                      214.500
     = Beginpoint Arrival Time          214.500
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                 |       |        |           |       |  Time   |   Time   | 
     |-----------------+-------+--------+-----------+-------+---------+----------| 
     | In1[0]          |   v   | In1[0] |           |       | 214.500 |  -15.875 | 
     | FE_RC_8_0/A     |   v   | In1[0] | IN_5VX8   | 0.001 | 214.501 |  -15.874 | 
     | FE_RC_8_0/Q     |   ^   | n_4    | IN_5VX8   | 0.101 | 214.602 |  -15.772 | 
     | g1695/A         |   ^   | n_4    | NO2_5VX2  | 0.000 | 214.602 |  -15.772 | 
     | g1695/Q         |   v   | n_39   | NO2_5VX2  | 0.114 | 214.717 |  -15.658 | 
     | In_reg_reg[0]/D |   v   | n_39   | DFRQ_5VX4 | 0.000 | 214.717 |  -15.658 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13        |   ^   | clk_1_13 |           |       |   0.000 |  230.375 | 
     | In_reg_reg[0]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  230.375 | 
     +-----------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin In_reg_reg[12]/C 
Endpoint:   In_reg_reg[12]/D (v) checked with  leading edge of 'clk_1_13'
Beginpoint: In1[12]          (v) triggered by  leading edge of 'clk'
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.652
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.652
- Arrival Time                214.719
= Slack Time                  -230.371
     Clock Rise Edge                      0.000
     + Input Delay                      214.500
     = Beginpoint Arrival Time          214.500
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin        |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                  |       |         |           |       |  Time   |   Time   | 
     |------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[12]          |   v   | In1[12] |           |       | 214.500 |  -15.871 | 
     | FE_RC_15_0/A     |   v   | In1[12] | IN_5VX8   | 0.001 | 214.501 |  -15.870 | 
     | FE_RC_15_0/Q     |   ^   | n_6     | IN_5VX8   | 0.102 | 214.603 |  -15.768 | 
     | g1707/A          |   ^   | n_6     | NO2_5VX2  | 0.000 | 214.603 |  -15.768 | 
     | g1707/Q          |   v   | n_27    | NO2_5VX2  | 0.115 | 214.719 |  -15.652 | 
     | In_reg_reg[12]/D |   v   | n_27    | DFRQ_5VX4 | 0.000 | 214.719 |  -15.652 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                  |       |          |           |       |  Time   |   Time   | 
     |------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13         |   ^   | clk_1_13 |           |       |   0.000 |  230.371 | 
     | In_reg_reg[12]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  230.371 | 
     +------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin Downsample4_out1_reg[16]/C 
Endpoint:   Downsample4_out1_reg[16]/D (^) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[16]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.291
+ Phase Shift                  10.000
- Uncertainty                  25.000
= Required Time               -15.291
- Arrival Time                  6.521
= Slack Time                  -21.812
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                            |       |                   |           |       |  Time   |   Time   | 
     |----------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | clk                        |   ^   | clk               |           |       |   0.000 |  -21.812 | 
     | clk__L1_I0/A               |   ^   | clk               | IN_5VX16  | 0.000 |   0.000 |  -21.812 | 
     | clk__L1_I0/Q               |   v   | clk__L1_N0        | IN_5VX16  | 0.729 |   0.729 |  -21.083 | 
     | clk__L2_I0/A               |   v   | clk__L1_N0        | IN_5VX16  | 0.018 |   0.747 |  -21.065 | 
     | clk__L2_I0/Q               |   ^   | clk__L2_N0        | IN_5VX16  | 0.831 |   1.578 |  -20.234 | 
     | clk__L3_I0/A               |   ^   | clk__L2_N0        | BU_5VX16  | 0.003 |   1.581 |  -20.231 | 
     | clk__L3_I0/Q               |   ^   | clk__L3_N0        | BU_5VX16  | 0.522 |   2.103 |  -19.709 | 
     | clk__L4_I0/A               |   ^   | clk__L3_N0        | BU_5VX16  | 0.017 |   2.120 |  -19.691 | 
     | clk__L4_I0/Q               |   ^   | clk__L4_N0        | BU_5VX16  | 0.515 |   2.636 |  -19.176 | 
     | Filter_out1_1_reg[16]/C    |   ^   | clk__L4_N0        | DFRQ_5VX1 | 0.015 |   2.651 |  -19.161 | 
     | Filter_out1_1_reg[16]/Q    |   ^   | Filter_out1_1[16] | DFRQ_5VX1 | 1.523 |   4.174 |  -17.638 | 
     | g1645/A                    |   ^   | Filter_out1_1[16] | AND2_5VX2 | 0.000 |   4.174 |  -17.638 | 
     | g1645/Q                    |   ^   | n_59              | AND2_5VX2 | 0.757 |   4.931 |  -16.881 | 
     | FE_PHC3143_n_59/A          |   ^   | n_59              | IN_5VX4   | 0.001 |   4.933 |  -16.879 | 
     | FE_PHC3143_n_59/Q          |   v   | FE_PHN3143_n_59   | IN_5VX4   | 0.316 |   5.249 |  -16.563 | 
     | FE_PHC3084_n_59/A          |   v   | FE_PHN3143_n_59   | IN_5VX8   | 0.001 |   5.250 |  -16.562 | 
     | FE_PHC3084_n_59/Q          |   ^   | FE_PHN3084_n_59   | IN_5VX8   | 0.242 |   5.492 |  -16.320 | 
     | FE_PHC5806_n_59/A          |   ^   | FE_PHN3084_n_59   | IN_5VX8   | 0.002 |   5.494 |  -16.318 | 
     | FE_PHC5806_n_59/Q          |   v   | FE_PHN5806_n_59   | IN_5VX8   | 0.183 |   5.677 |  -16.135 | 
     | FE_PHC5766_n_59/A          |   v   | FE_PHN5806_n_59   | IN_5VX8   | 0.001 |   5.678 |  -16.133 | 
     | FE_PHC5766_n_59/Q          |   ^   | FE_PHN5766_n_59   | IN_5VX8   | 0.149 |   5.827 |  -15.984 | 
     | FE_PHC5866_n_59/A          |   ^   | FE_PHN5766_n_59   | BU_5VX1   | 0.000 |   5.827 |  -15.984 | 
     | FE_PHC5866_n_59/Q          |   ^   | FE_PHN5866_n_59   | BU_5VX1   | 0.694 |   6.521 |  -15.291 | 
     | Downsample4_out1_reg[16]/D |   ^   | FE_PHN5866_n_59   | DFRQ_5VX4 | 0.000 |   6.521 |  -15.291 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                            |       |         |           |       |  Time   |   Time   | 
     |----------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                    |   ^   | clk_1_5 |           |       |   0.000 |   21.812 | 
     | Downsample4_out1_reg[16]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |   21.812 | 
     +---------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin Downsample4_out1_reg[0]/C 
Endpoint:   Downsample4_out1_reg[0]/D (^) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.285
+ Phase Shift                  10.000
- Uncertainty                  25.000
= Required Time               -15.285
- Arrival Time                  6.520
= Slack Time                  -21.805
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                           |       |                  |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk              |           |       |   0.000 |  -21.805 | 
     | clk__L1_I0/A              |   ^   | clk              | IN_5VX16  | 0.000 |   0.000 |  -21.805 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0       | IN_5VX16  | 0.729 |   0.729 |  -21.076 | 
     | clk__L2_I0/A              |   v   | clk__L1_N0       | IN_5VX16  | 0.018 |   0.747 |  -21.059 | 
     | clk__L2_I0/Q              |   ^   | clk__L2_N0       | IN_5VX16  | 0.831 |   1.578 |  -20.227 | 
     | clk__L3_I0/A              |   ^   | clk__L2_N0       | BU_5VX16  | 0.003 |   1.581 |  -20.224 | 
     | clk__L3_I0/Q              |   ^   | clk__L3_N0       | BU_5VX16  | 0.522 |   2.103 |  -19.702 | 
     | clk__L4_I0/A              |   ^   | clk__L3_N0       | BU_5VX16  | 0.017 |   2.120 |  -19.685 | 
     | clk__L4_I0/Q              |   ^   | clk__L4_N0       | BU_5VX16  | 0.515 |   2.636 |  -19.170 | 
     | Filter_out1_1_reg[0]/C    |   ^   | clk__L4_N0       | DFRQ_5VX1 | 0.015 |   2.651 |  -19.155 | 
     | Filter_out1_1_reg[0]/Q    |   ^   | Filter_out1_1[0] | DFRQ_5VX1 | 1.518 |   4.169 |  -17.637 | 
     | g1643/A                   |   ^   | Filter_out1_1[0] | AND2_5VX2 | 0.000 |   4.169 |  -17.636 | 
     | g1643/Q                   |   ^   | n_61             | AND2_5VX2 | 0.946 |   5.115 |  -16.690 | 
     | FE_PHC3142_n_61/A         |   ^   | n_61             | IN_5VX8   | 0.003 |   5.118 |  -16.688 | 
     | FE_PHC3142_n_61/Q         |   v   | FE_PHN3142_n_61  | IN_5VX8   | 0.252 |   5.370 |  -16.435 | 
     | FE_PHC3087_n_61/A         |   v   | FE_PHN3142_n_61  | IN_5VX8   | 0.003 |   5.373 |  -16.432 | 
     | FE_PHC3087_n_61/Q         |   ^   | FE_PHN3087_n_61  | IN_5VX8   | 0.243 |   5.616 |  -16.190 | 
     | FE_PHC5811_n_61/A         |   ^   | FE_PHN3087_n_61  | IN_5VX8   | 0.003 |   5.618 |  -16.187 | 
     | FE_PHC5811_n_61/Q         |   v   | FE_PHN5811_n_61  | IN_5VX8   | 0.187 |   5.805 |  -16.000 | 
     | FE_PHC5775_n_61/A         |   v   | FE_PHN5811_n_61  | IN_5VX8   | 0.001 |   5.806 |  -15.999 | 
     | FE_PHC5775_n_61/Q         |   ^   | FE_PHN5775_n_61  | IN_5VX8   | 0.135 |   5.942 |  -15.863 | 
     | FE_PHC5887_n_61/A         |   ^   | FE_PHN5775_n_61  | BU_5VX2   | 0.000 |   5.942 |  -15.863 | 
     | FE_PHC5887_n_61/Q         |   ^   | FE_PHN5887_n_61  | BU_5VX2   | 0.578 |   6.520 |  -15.285 | 
     | Downsample4_out1_reg[0]/D |   ^   | FE_PHN5887_n_61  | DFRQ_5VX4 | 0.000 |   6.520 |  -15.285 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |       |         |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                   |   ^   | clk_1_5 |           |       |   0.000 |   21.805 | 
     | Downsample4_out1_reg[0]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |   21.805 | 
     +--------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin Downsample4_out1_reg[7]/C 
Endpoint:   Downsample4_out1_reg[7]/D (^) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[7]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.278
+ Phase Shift                  10.000
- Uncertainty                  25.000
= Required Time               -15.278
- Arrival Time                  6.520
= Slack Time                  -21.798
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                           |       |                  |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk              |           |       |   0.000 |  -21.798 | 
     | clk__L1_I0/A              |   ^   | clk              | IN_5VX16  | 0.000 |   0.000 |  -21.798 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0       | IN_5VX16  | 0.729 |   0.729 |  -21.069 | 
     | clk__L2_I2/A              |   v   | clk__L1_N0       | IN_5VX16  | 0.018 |   0.747 |  -21.051 | 
     | clk__L2_I2/Q              |   ^   | clk__L2_N2       | IN_5VX16  | 0.850 |   1.596 |  -20.202 | 
     | clk__L3_I4/A              |   ^   | clk__L2_N2       | BU_5VX12  | 0.014 |   1.610 |  -20.188 | 
     | clk__L3_I4/Q              |   ^   | clk__L3_N4       | BU_5VX12  | 0.514 |   2.124 |  -19.674 | 
     | clk__L4_I10/A             |   ^   | clk__L3_N4       | BU_5VX16  | 0.010 |   2.134 |  -19.664 | 
     | clk__L4_I10/Q             |   ^   | clk__L4_N10      | BU_5VX16  | 0.500 |   2.634 |  -19.165 | 
     | Filter_out1_1_reg[7]/C    |   ^   | clk__L4_N10      | DFRQ_5VX1 | 0.019 |   2.653 |  -19.146 | 
     | Filter_out1_1_reg[7]/Q    |   ^   | Filter_out1_1[7] | DFRQ_5VX1 | 1.589 |   4.242 |  -17.556 | 
     | g1627/A                   |   ^   | Filter_out1_1[7] | AND2_5VX2 | 0.000 |   4.242 |  -17.556 | 
     | g1627/Q                   |   ^   | n_77             | AND2_5VX2 | 1.036 |   5.278 |  -16.520 | 
     | FE_PHC3156_n_77/A         |   ^   | n_77             | IN_5VX8   | 0.004 |   5.282 |  -16.516 | 
     | FE_PHC3156_n_77/Q         |   v   | FE_PHN3156_n_77  | IN_5VX8   | 0.185 |   5.467 |  -16.331 | 
     | FE_PHC5873_n_77/A         |   v   | FE_PHN3156_n_77  | BU_5VX6   | 0.001 |   5.468 |  -16.330 | 
     | FE_PHC5873_n_77/Q         |   v   | FE_PHN5873_n_77  | BU_5VX6   | 0.488 |   5.956 |  -15.842 | 
     | FE_PHC3013_n_77/A         |   v   | FE_PHN5873_n_77  | IN_5VX8   | 0.004 |   5.961 |  -15.837 | 
     | FE_PHC3013_n_77/Q         |   ^   | FE_PHN3013_n_77  | IN_5VX8   | 0.240 |   6.201 |  -15.598 | 
     | FE_PHC5812_n_77/A         |   ^   | FE_PHN3013_n_77  | IN_5VX8   | 0.005 |   6.205 |  -15.593 | 
     | FE_PHC5812_n_77/Q         |   v   | FE_PHN5812_n_77  | IN_5VX8   | 0.185 |   6.390 |  -15.408 | 
     | FE_PHC5770_n_77/A         |   v   | FE_PHN5812_n_77  | IN_5VX8   | 0.002 |   6.392 |  -15.406 | 
     | FE_PHC5770_n_77/Q         |   ^   | FE_PHN5770_n_77  | IN_5VX8   | 0.127 |   6.519 |  -15.279 | 
     | Downsample4_out1_reg[7]/D |   ^   | FE_PHN5770_n_77  | DFRQ_5VX4 | 0.001 |   6.520 |  -15.278 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |       |         |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                   |   ^   | clk_1_5 |           |       |   0.000 |   21.798 | 
     | Downsample4_out1_reg[7]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |   21.798 | 
     +--------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin Downsample4_out1_reg[15]/C 
Endpoint:   Downsample4_out1_reg[15]/D (^) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[15]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.293
+ Phase Shift                  10.000
- Uncertainty                  25.000
= Required Time               -15.293
- Arrival Time                  6.499
= Slack Time                  -21.791
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                            |       |                   |           |       |  Time   |   Time   | 
     |----------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | clk                        |   ^   | clk               |           |       |   0.000 |  -21.791 | 
     | clk__L1_I0/A               |   ^   | clk               | IN_5VX16  | 0.000 |   0.000 |  -21.791 | 
     | clk__L1_I0/Q               |   v   | clk__L1_N0        | IN_5VX16  | 0.729 |   0.729 |  -21.062 | 
     | clk__L2_I2/A               |   v   | clk__L1_N0        | IN_5VX16  | 0.018 |   0.747 |  -21.045 | 
     | clk__L2_I2/Q               |   ^   | clk__L2_N2        | IN_5VX16  | 0.850 |   1.596 |  -20.195 | 
     | clk__L3_I4/A               |   ^   | clk__L2_N2        | BU_5VX12  | 0.014 |   1.610 |  -20.181 | 
     | clk__L3_I4/Q               |   ^   | clk__L3_N4        | BU_5VX12  | 0.514 |   2.124 |  -19.667 | 
     | clk__L4_I10/A              |   ^   | clk__L3_N4        | BU_5VX16  | 0.010 |   2.134 |  -19.657 | 
     | clk__L4_I10/Q              |   ^   | clk__L4_N10       | BU_5VX16  | 0.500 |   2.634 |  -19.158 | 
     | Filter_out1_1_reg[15]/C    |   ^   | clk__L4_N10       | DFRQ_5VX1 | 0.019 |   2.652 |  -19.139 | 
     | Filter_out1_1_reg[15]/Q    |   ^   | Filter_out1_1[15] | DFRQ_5VX1 | 1.584 |   4.236 |  -17.555 | 
     | g1646/A                    |   ^   | Filter_out1_1[15] | AND2_5VX2 | 0.000 |   4.236 |  -17.555 | 
     | g1646/Q                    |   ^   | n_58              | AND2_5VX2 | 1.030 |   5.266 |  -16.525 | 
     | FE_PHC3154_n_58/A          |   ^   | n_58              | IN_5VX8   | 0.003 |   5.269 |  -16.522 | 
     | FE_PHC3154_n_58/Q          |   v   | FE_PHN3154_n_58   | IN_5VX8   | 0.262 |   5.531 |  -16.261 | 
     | FE_PHC5520_n_58/A          |   v   | FE_PHN3154_n_58   | IN_5VX8   | 0.003 |   5.534 |  -16.257 | 
     | FE_PHC5520_n_58/Q          |   ^   | FE_PHN5520_n_58   | IN_5VX8   | 0.178 |   5.712 |  -16.080 | 
     | FE_PHC5865_n_58/A          |   ^   | FE_PHN5520_n_58   | BU_5VX1   | 0.001 |   5.713 |  -16.078 | 
     | FE_PHC5865_n_58/Q          |   ^   | FE_PHN5865_n_58   | BU_5VX1   | 0.785 |   6.498 |  -15.294 | 
     | Downsample4_out1_reg[15]/D |   ^   | FE_PHN5865_n_58   | DFRQ_5VX4 | 0.001 |   6.499 |  -15.293 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                            |       |         |           |       |  Time   |   Time   | 
     |----------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                    |   ^   | clk_1_5 |           |       |   0.000 |   21.791 | 
     | Downsample4_out1_reg[15]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |   21.791 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin Downsample4_out1_reg[1]/C 
Endpoint:   Downsample4_out1_reg[1]/D (^) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[1]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.285
+ Phase Shift                  10.000
- Uncertainty                  25.000
= Required Time               -15.285
- Arrival Time                  6.480
= Slack Time                  -21.764
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                           |       |                  |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk              |           |       |   0.000 |  -21.764 | 
     | clk__L1_I0/A              |   ^   | clk              | IN_5VX16  | 0.000 |   0.000 |  -21.764 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0       | IN_5VX16  | 0.729 |   0.729 |  -21.036 | 
     | clk__L2_I2/A              |   v   | clk__L1_N0       | IN_5VX16  | 0.018 |   0.747 |  -21.018 | 
     | clk__L2_I2/Q              |   ^   | clk__L2_N2       | IN_5VX16  | 0.850 |   1.596 |  -20.168 | 
     | clk__L3_I4/A              |   ^   | clk__L2_N2       | BU_5VX12  | 0.014 |   1.610 |  -20.154 | 
     | clk__L3_I4/Q              |   ^   | clk__L3_N4       | BU_5VX12  | 0.514 |   2.124 |  -19.640 | 
     | clk__L4_I10/A             |   ^   | clk__L3_N4       | BU_5VX16  | 0.010 |   2.134 |  -19.630 | 
     | clk__L4_I10/Q             |   ^   | clk__L4_N10      | BU_5VX16  | 0.500 |   2.634 |  -19.131 | 
     | Filter_out1_1_reg[1]/C    |   ^   | clk__L4_N10      | DFRQ_5VX1 | 0.019 |   2.653 |  -19.112 | 
     | Filter_out1_1_reg[1]/Q    |   ^   | Filter_out1_1[1] | DFRQ_5VX1 | 1.513 |   4.165 |  -17.599 | 
     | g1651/A                   |   ^   | Filter_out1_1[1] | AND2_5VX2 | 0.000 |   4.165 |  -17.599 | 
     | g1651/Q                   |   ^   | n_53             | AND2_5VX2 | 0.973 |   5.139 |  -16.626 | 
     | FE_PHC3150_n_53/A         |   ^   | n_53             | IN_5VX8   | 0.002 |   5.141 |  -16.624 | 
     | FE_PHC3150_n_53/Q         |   v   | FE_PHN3150_n_53  | IN_5VX8   | 0.240 |   5.381 |  -16.383 | 
     | FE_PHC3092_n_53/A         |   v   | FE_PHN3150_n_53  | IN_5VX8   | 0.001 |   5.382 |  -16.382 | 
     | FE_PHC3092_n_53/Q         |   ^   | FE_PHN3092_n_53  | IN_5VX8   | 0.230 |   5.612 |  -16.153 | 
     | FE_PHC5810_n_53/A         |   ^   | FE_PHN3092_n_53  | IN_5VX8   | 0.003 |   5.614 |  -16.150 | 
     | FE_PHC5810_n_53/Q         |   v   | FE_PHN5810_n_53  | IN_5VX8   | 0.189 |   5.804 |  -15.961 | 
     | FE_PHC5769_n_53/A         |   v   | FE_PHN5810_n_53  | IN_5VX8   | 0.002 |   5.806 |  -15.958 | 
     | FE_PHC5769_n_53/Q         |   ^   | FE_PHN5769_n_53  | IN_5VX8   | 0.144 |   5.951 |  -15.814 | 
     | FE_PHC5889_n_53/A         |   ^   | FE_PHN5769_n_53  | BU_5VX3   | 0.001 |   5.952 |  -15.813 | 
     | FE_PHC5889_n_53/Q         |   ^   | FE_PHN5889_n_53  | BU_5VX3   | 0.526 |   6.478 |  -15.286 | 
     | Downsample4_out1_reg[1]/D |   ^   | FE_PHN5889_n_53  | DFRQ_5VX4 | 0.002 |   6.480 |  -15.285 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |       |         |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                   |   ^   | clk_1_5 |           |       |   0.000 |   21.764 | 
     | Downsample4_out1_reg[1]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |   21.764 | 
     +--------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin Downsample4_out1_reg[3]/C 
Endpoint:   Downsample4_out1_reg[3]/D (^) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[3]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.282
+ Phase Shift                  10.000
- Uncertainty                  25.000
= Required Time               -15.282
- Arrival Time                  6.482
= Slack Time                  -21.764
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                           |       |                  |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk              |           |       |   0.000 |  -21.764 | 
     | clk__L1_I0/A              |   ^   | clk              | IN_5VX16  | 0.000 |   0.000 |  -21.764 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0       | IN_5VX16  | 0.729 |   0.729 |  -21.035 | 
     | clk__L2_I2/A              |   v   | clk__L1_N0       | IN_5VX16  | 0.018 |   0.747 |  -21.017 | 
     | clk__L2_I2/Q              |   ^   | clk__L2_N2       | IN_5VX16  | 0.850 |   1.597 |  -20.168 | 
     | clk__L3_I4/A              |   ^   | clk__L2_N2       | BU_5VX12  | 0.014 |   1.610 |  -20.154 | 
     | clk__L3_I4/Q              |   ^   | clk__L3_N4       | BU_5VX12  | 0.514 |   2.124 |  -19.640 | 
     | clk__L4_I10/A             |   ^   | clk__L3_N4       | BU_5VX16  | 0.010 |   2.134 |  -19.630 | 
     | clk__L4_I10/Q             |   ^   | clk__L4_N10      | BU_5VX16  | 0.500 |   2.634 |  -19.130 | 
     | Filter_out1_1_reg[3]/C    |   ^   | clk__L4_N10      | DFRQ_5VX1 | 0.019 |   2.652 |  -19.112 | 
     | Filter_out1_1_reg[3]/Q    |   ^   | Filter_out1_1[3] | DFRQ_5VX1 | 1.531 |   4.183 |  -17.581 | 
     | g1653/A                   |   ^   | Filter_out1_1[3] | AND2_5VX2 | 0.000 |   4.183 |  -17.581 | 
     | g1653/Q                   |   ^   | n_51             | AND2_5VX2 | 0.875 |   5.058 |  -16.706 | 
     | FE_PHC3149_n_51/A         |   ^   | n_51             | IN_5VX4   | 0.003 |   5.060 |  -16.704 | 
     | FE_PHC3149_n_51/Q         |   v   | FE_PHN3149_n_51  | IN_5VX4   | 0.364 |   5.425 |  -16.339 | 
     | FE_PHC3014_n_51/A         |   v   | FE_PHN3149_n_51  | IN_5VX8   | 0.003 |   5.428 |  -16.336 | 
     | FE_PHC3014_n_51/Q         |   ^   | FE_PHN3014_n_51  | IN_5VX8   | 0.253 |   5.680 |  -16.084 | 
     | FE_PHC5804_n_51/A         |   ^   | FE_PHN3014_n_51  | IN_5VX8   | 0.002 |   5.682 |  -16.082 | 
     | FE_PHC5804_n_51/Q         |   v   | FE_PHN5804_n_51  | IN_5VX8   | 0.195 |   5.877 |  -15.887 | 
     | FE_PHC5765_n_51/A         |   v   | FE_PHN5804_n_51  | IN_5VX8   | 0.002 |   5.880 |  -15.884 | 
     | FE_PHC5765_n_51/Q         |   ^   | FE_PHN5765_n_51  | IN_5VX8   | 0.138 |   6.018 |  -15.746 | 
     | FE_PHC5870_n_51/A         |   ^   | FE_PHN5765_n_51  | BU_5VX3   | 0.001 |   6.019 |  -15.745 | 
     | FE_PHC5870_n_51/Q         |   ^   | FE_PHN5870_n_51  | BU_5VX3   | 0.464 |   6.482 |  -15.282 | 
     | Downsample4_out1_reg[3]/D |   ^   | FE_PHN5870_n_51  | DFRQ_5VX4 | 0.000 |   6.482 |  -15.282 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |       |         |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                   |   ^   | clk_1_5 |           |       |   0.000 |   21.764 | 
     | Downsample4_out1_reg[3]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |   21.764 | 
     +--------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin Downsample4_out1_reg[2]/C 
Endpoint:   Downsample4_out1_reg[2]/D (^) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[2]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.283
+ Phase Shift                  10.000
- Uncertainty                  25.000
= Required Time               -15.283
- Arrival Time                  6.458
= Slack Time                  -21.741
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                           |       |                  |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk              |           |       |   0.000 |  -21.741 | 
     | clk__L1_I0/A              |   ^   | clk              | IN_5VX16  | 0.000 |   0.000 |  -21.740 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0       | IN_5VX16  | 0.729 |   0.729 |  -21.012 | 
     | clk__L2_I0/A              |   v   | clk__L1_N0       | IN_5VX16  | 0.018 |   0.747 |  -20.994 | 
     | clk__L2_I0/Q              |   ^   | clk__L2_N0       | IN_5VX16  | 0.831 |   1.578 |  -20.163 | 
     | clk__L3_I0/A              |   ^   | clk__L2_N0       | BU_5VX16  | 0.003 |   1.581 |  -20.160 | 
     | clk__L3_I0/Q              |   ^   | clk__L3_N0       | BU_5VX16  | 0.522 |   2.103 |  -19.638 | 
     | clk__L4_I0/A              |   ^   | clk__L3_N0       | BU_5VX16  | 0.017 |   2.120 |  -19.620 | 
     | clk__L4_I0/Q              |   ^   | clk__L4_N0       | BU_5VX16  | 0.515 |   2.636 |  -19.105 | 
     | Filter_out1_1_reg[2]/C    |   ^   | clk__L4_N0       | DFRQ_5VX1 | 0.015 |   2.650 |  -19.090 | 
     | Filter_out1_1_reg[2]/Q    |   ^   | Filter_out1_1[2] | DFRQ_5VX1 | 1.568 |   4.218 |  -17.523 | 
     | g1652/A                   |   ^   | Filter_out1_1[2] | AND2_5VX2 | 0.000 |   4.219 |  -17.522 | 
     | g1652/Q                   |   ^   | n_52             | AND2_5VX2 | 0.825 |   5.043 |  -16.698 | 
     | FE_PHC5515_n_52/A         |   ^   | n_52             | IN_5VX4   | 0.002 |   5.045 |  -16.696 | 
     | FE_PHC5515_n_52/Q         |   v   | FE_PHN5515_n_52  | IN_5VX4   | 0.327 |   5.372 |  -16.369 | 
     | FE_PHC3155_n_52/A         |   v   | FE_PHN5515_n_52  | IN_5VX8   | 0.001 |   5.373 |  -16.367 | 
     | FE_PHC3155_n_52/Q         |   ^   | FE_PHN3155_n_52  | IN_5VX8   | 0.238 |   5.611 |  -16.130 | 
     | FE_PHC5820_n_52/A         |   ^   | FE_PHN3155_n_52  | IN_5VX8   | 0.002 |   5.613 |  -16.127 | 
     | FE_PHC5820_n_52/Q         |   v   | FE_PHN5820_n_52  | IN_5VX8   | 0.195 |   5.809 |  -15.932 | 
     | FE_PHC5772_n_52/A         |   v   | FE_PHN5820_n_52  | IN_5VX8   | 0.002 |   5.811 |  -15.930 | 
     | FE_PHC5772_n_52/Q         |   ^   | FE_PHN5772_n_52  | IN_5VX8   | 0.141 |   5.952 |  -15.789 | 
     | FE_PHC5888_n_52/A         |   ^   | FE_PHN5772_n_52  | BU_5VX2   | 0.001 |   5.953 |  -15.788 | 
     | FE_PHC5888_n_52/Q         |   ^   | FE_PHN5888_n_52  | BU_5VX2   | 0.505 |   6.458 |  -15.283 | 
     | Downsample4_out1_reg[2]/D |   ^   | FE_PHN5888_n_52  | DFRQ_5VX4 | 0.000 |   6.458 |  -15.283 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |       |         |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                   |   ^   | clk_1_5 |           |       |   0.000 |   21.741 | 
     | Downsample4_out1_reg[2]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |   21.741 | 
     +--------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin Downsample4_out1_reg[14]/C 
Endpoint:   Downsample4_out1_reg[14]/D (^) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[14]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.282
+ Phase Shift                  10.000
- Uncertainty                  25.000
= Required Time               -15.282
- Arrival Time                  6.458
= Slack Time                  -21.740
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                            |       |                   |           |       |  Time   |   Time   | 
     |----------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | clk                        |   ^   | clk               |           |       |   0.000 |  -21.740 | 
     | clk__L1_I0/A               |   ^   | clk               | IN_5VX16  | 0.000 |   0.000 |  -21.739 | 
     | clk__L1_I0/Q               |   v   | clk__L1_N0        | IN_5VX16  | 0.729 |   0.729 |  -21.011 | 
     | clk__L2_I2/A               |   v   | clk__L1_N0        | IN_5VX16  | 0.018 |   0.747 |  -20.993 | 
     | clk__L2_I2/Q               |   ^   | clk__L2_N2        | IN_5VX16  | 0.850 |   1.596 |  -20.143 | 
     | clk__L3_I4/A               |   ^   | clk__L2_N2        | BU_5VX12  | 0.014 |   1.610 |  -20.129 | 
     | clk__L3_I4/Q               |   ^   | clk__L3_N4        | BU_5VX12  | 0.514 |   2.124 |  -19.615 | 
     | clk__L4_I10/A              |   ^   | clk__L3_N4        | BU_5VX16  | 0.010 |   2.134 |  -19.605 | 
     | clk__L4_I10/Q              |   ^   | clk__L4_N10       | BU_5VX16  | 0.500 |   2.634 |  -19.106 | 
     | Filter_out1_1_reg[14]/C    |   ^   | clk__L4_N10       | DFRQ_5VX1 | 0.019 |   2.653 |  -19.087 | 
     | Filter_out1_1_reg[14]/Q    |   ^   | Filter_out1_1[14] | DFRQ_5VX1 | 1.508 |   4.161 |  -17.579 | 
     | g1650/A                    |   ^   | Filter_out1_1[14] | AND2_5VX2 | 0.000 |   4.161 |  -17.578 | 
     | g1650/Q                    |   ^   | n_54              | AND2_5VX2 | 0.927 |   5.088 |  -16.651 | 
     | FE_PHC3146_n_54/A          |   ^   | n_54              | IN_5VX8   | 0.003 |   5.091 |  -16.649 | 
     | FE_PHC3146_n_54/Q          |   v   | FE_PHN3146_n_54   | IN_5VX8   | 0.248 |   5.339 |  -16.401 | 
     | FE_PHC3098_n_54/A          |   v   | FE_PHN3146_n_54   | IN_5VX8   | 0.002 |   5.340 |  -16.399 | 
     | FE_PHC3098_n_54/Q          |   ^   | FE_PHN3098_n_54   | IN_5VX8   | 0.249 |   5.589 |  -16.150 | 
     | FE_PHC5808_n_54/A          |   ^   | FE_PHN3098_n_54   | IN_5VX8   | 0.003 |   5.592 |  -16.148 | 
     | FE_PHC5808_n_54/Q          |   v   | FE_PHN5808_n_54   | IN_5VX8   | 0.207 |   5.799 |  -15.941 | 
     | FE_PHC5767_n_54/A          |   v   | FE_PHN5808_n_54   | IN_5VX8   | 0.002 |   5.801 |  -15.939 | 
     | FE_PHC5767_n_54/Q          |   ^   | FE_PHN5874_n_54   | IN_5VX8   | 0.176 |   5.977 |  -15.763 | 
     | FE_PHC5874_n_54/A          |   ^   | FE_PHN5874_n_54   | BU_5VX6   | 0.002 |   5.979 |  -15.760 | 
     | FE_PHC5874_n_54/Q          |   ^   | FE_PHN5767_n_54   | BU_5VX6   | 0.476 |   6.455 |  -15.284 | 
     | Downsample4_out1_reg[14]/D |   ^   | FE_PHN5767_n_54   | DFRQ_5VX4 | 0.002 |   6.458 |  -15.282 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                            |       |         |           |       |  Time   |   Time   | 
     |----------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                    |   ^   | clk_1_5 |           |       |   0.000 |   21.740 | 
     | Downsample4_out1_reg[14]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |   21.740 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin Downsample4_out1_reg[6]/C 
Endpoint:   Downsample4_out1_reg[6]/D (^) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[6]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.278
+ Phase Shift                  10.000
- Uncertainty                  25.000
= Required Time               -15.278
- Arrival Time                  6.458
= Slack Time                  -21.736
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                           |       |                  |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk              |           |       |   0.000 |  -21.736 | 
     | clk__L1_I0/A              |   ^   | clk              | IN_5VX16  | 0.000 |   0.000 |  -21.735 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0       | IN_5VX16  | 0.729 |   0.729 |  -21.007 | 
     | clk__L2_I2/A              |   v   | clk__L1_N0       | IN_5VX16  | 0.018 |   0.747 |  -20.989 | 
     | clk__L2_I2/Q              |   ^   | clk__L2_N2       | IN_5VX16  | 0.850 |   1.596 |  -20.139 | 
     | clk__L3_I4/A              |   ^   | clk__L2_N2       | BU_5VX12  | 0.014 |   1.610 |  -20.126 | 
     | clk__L3_I4/Q              |   ^   | clk__L3_N4       | BU_5VX12  | 0.514 |   2.124 |  -19.612 | 
     | clk__L4_I10/A             |   ^   | clk__L3_N4       | BU_5VX16  | 0.010 |   2.134 |  -19.602 | 
     | clk__L4_I10/Q             |   ^   | clk__L4_N10      | BU_5VX16  | 0.500 |   2.634 |  -19.102 | 
     | Filter_out1_1_reg[6]/C    |   ^   | clk__L4_N10      | DFRQ_5VX1 | 0.018 |   2.652 |  -19.084 | 
     | Filter_out1_1_reg[6]/Q    |   ^   | Filter_out1_1[6] | DFRQ_5VX1 | 1.624 |   4.276 |  -17.460 | 
     | g1655/A                   |   ^   | Filter_out1_1[6] | AND2_5VX2 | 0.000 |   4.276 |  -17.460 | 
     | g1655/Q                   |   ^   | n_49             | AND2_5VX2 | 0.939 |   5.215 |  -16.521 | 
     | FE_PHC5512_n_49/A         |   ^   | n_49             | IN_5VX8   | 0.002 |   5.217 |  -16.518 | 
     | FE_PHC5512_n_49/Q         |   v   | FE_PHN5512_n_49  | IN_5VX8   | 0.250 |   5.467 |  -16.268 | 
     | FE_PHC3016_n_49/A         |   v   | FE_PHN5512_n_49  | IN_5VX8   | 0.003 |   5.471 |  -16.265 | 
     | FE_PHC3016_n_49/Q         |   ^   | FE_PHN3016_n_49  | IN_5VX8   | 0.251 |   5.721 |  -16.014 | 
     | FE_PHC5821_n_49/A         |   ^   | FE_PHN3016_n_49  | IN_5VX8   | 0.003 |   5.724 |  -16.011 | 
     | FE_PHC5821_n_49/Q         |   v   | FE_PHN5821_n_49  | IN_5VX8   | 0.193 |   5.918 |  -15.818 | 
     | FE_PHC5871_n_49/A         |   v   | FE_PHN5821_n_49  | BU_5VX12  | 0.005 |   5.922 |  -15.813 | 
     | FE_PHC5871_n_49/Q         |   v   | FE_PHN5871_n_49  | BU_5VX12  | 0.408 |   6.331 |  -15.405 | 
     | FE_PHC5771_n_49/A         |   v   | FE_PHN5871_n_49  | IN_5VX8   | 0.008 |   6.339 |  -15.397 | 
     | FE_PHC5771_n_49/Q         |   ^   | FE_PHN5771_n_49  | IN_5VX8   | 0.119 |   6.457 |  -15.278 | 
     | Downsample4_out1_reg[6]/D |   ^   | FE_PHN5771_n_49  | DFRQ_5VX4 | 0.000 |   6.458 |  -15.278 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |       |         |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                   |   ^   | clk_1_5 |           |       |   0.000 |   21.736 | 
     | Downsample4_out1_reg[6]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |   21.736 | 
     +--------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin Upsample3_bypass_reg_reg[10]/C 
Endpoint:   Upsample3_bypass_reg_reg[10]/D                 (v) checked with  
leading edge of 'clk_1_13'
Beginpoint: Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.736
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.736
- Arrival Time                  5.998
= Slack Time                  -21.733
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                                          |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------------------------------------+------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                      |            |       |   0.000 |  -21.733 | 
     | clk__L1_I0/A                                   |   ^   | clk                                      | IN_5VX16   | 0.000 |   0.000 |  -21.733 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.729 |   0.729 |  -21.004 | 
     | clk__L2_I3/A                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.018 |   0.747 |  -20.987 | 
     | clk__L2_I3/Q                                   |   ^   | clk__L2_N3                               | IN_5VX16   | 0.859 |   1.606 |  -20.128 | 
     | clk__L3_I7/A                                   |   ^   | clk__L2_N3                               | BU_5VX16   | 0.015 |   1.621 |  -20.113 | 
     | clk__L3_I7/Q                                   |   ^   | clk__L3_N7                               | BU_5VX16   | 0.490 |   2.110 |  -19.623 | 
     | clk__L4_I14/A                                  |   ^   | clk__L3_N7                               | BU_5VX16   | 0.011 |   2.121 |  -19.613 | 
     | clk__L4_I14/Q                                  |   ^   | clk__L4_N14                              | BU_5VX16   | 0.592 |   2.713 |  -19.020 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/C |   ^   | clk__L4_N14                              | DFRQ_5VX1  | 0.022 |   2.735 |  -18.998 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | DFRQ_5VX1  | 1.263 |   3.998 |  -17.736 | 
     | Subsystem_timigcontroller_d1_2/g191/B          |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | AND2_5VX2  | 0.000 |   3.998 |  -17.735 | 
     | Subsystem_timigcontroller_d1_2/g191/Q          |   v   | enable_r1_1_13_1                         | AND2_5VX2  | 0.769 |   4.767 |  -16.967 | 
     | g1708/B                                        |   v   | enable_r1_1_13_1                         | NA2_5VX4   | 0.000 |   4.767 |  -16.966 | 
     | g1708/Q                                        |   ^   | n_31                                     | NA2_5VX4   | 0.902 |   5.669 |  -16.064 | 
     | g1640/B                                        |   ^   | n_31                                     | NO2I1_5VX1 | 0.009 |   5.678 |  -16.055 | 
     | g1640/Q                                        |   v   | n_64                                     | NO2I1_5VX1 | 0.319 |   5.997 |  -15.736 | 
     | Upsample3_bypass_reg_reg[10]/D                 |   v   | n_64                                     | DFRQ_5VX2  | 0.000 |   5.998 |  -15.736 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                                |       |          |           |       |  Time   |   Time   | 
     |--------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                       |   ^   | clk_1_13 |           |       |   0.000 |   21.733 | 
     | Upsample3_bypass_reg_reg[10]/C |   ^   | clk_1_13 | DFRQ_5VX2 | 0.000 |   0.000 |   21.733 | 
     +--------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin Downsample4_out1_reg[8]/C 
Endpoint:   Downsample4_out1_reg[8]/D (^) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[8]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.283
+ Phase Shift                  10.000
- Uncertainty                  25.000
= Required Time               -15.283
- Arrival Time                  6.444
= Slack Time                  -21.727
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                           |       |                  |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk              |           |       |   0.000 |  -21.727 | 
     | clk__L1_I0/A              |   ^   | clk              | IN_5VX16  | 0.000 |   0.000 |  -21.727 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0       | IN_5VX16  | 0.729 |   0.729 |  -20.998 | 
     | clk__L2_I0/A              |   v   | clk__L1_N0       | IN_5VX16  | 0.018 |   0.747 |  -20.980 | 
     | clk__L2_I0/Q              |   ^   | clk__L2_N0       | IN_5VX16  | 0.831 |   1.578 |  -20.149 | 
     | clk__L3_I0/A              |   ^   | clk__L2_N0       | BU_5VX16  | 0.003 |   1.581 |  -20.146 | 
     | clk__L3_I0/Q              |   ^   | clk__L3_N0       | BU_5VX16  | 0.522 |   2.103 |  -19.624 | 
     | clk__L4_I0/A              |   ^   | clk__L3_N0       | BU_5VX16  | 0.017 |   2.120 |  -19.607 | 
     | clk__L4_I0/Q              |   ^   | clk__L4_N0       | BU_5VX16  | 0.515 |   2.636 |  -19.091 | 
     | Filter_out1_1_reg[8]/C    |   ^   | clk__L4_N0       | DFRQ_5VX1 | 0.015 |   2.651 |  -19.076 | 
     | Filter_out1_1_reg[8]/Q    |   ^   | Filter_out1_1[8] | DFRQ_5VX1 | 1.532 |   4.183 |  -17.544 | 
     | g1639/A                   |   ^   | Filter_out1_1[8] | AND2_5VX2 | 0.000 |   4.183 |  -17.544 | 
     | g1639/Q                   |   ^   | n_65             | AND2_5VX2 | 0.974 |   5.157 |  -16.570 | 
     | FE_PHC3147_n_65/A         |   ^   | n_65             | IN_5VX8   | 0.003 |   5.161 |  -16.566 | 
     | FE_PHC3147_n_65/Q         |   v   | FE_PHN3147_n_65  | IN_5VX8   | 0.247 |   5.408 |  -16.319 | 
     | FE_PHC3003_n_65/A         |   v   | FE_PHN3147_n_65  | IN_5VX8   | 0.002 |   5.410 |  -16.317 | 
     | FE_PHC3003_n_65/Q         |   ^   | FE_PHN3003_n_65  | IN_5VX8   | 0.223 |   5.634 |  -16.093 | 
     | FE_PHC5803_n_65/A         |   ^   | FE_PHN3003_n_65  | IN_5VX8   | 0.002 |   5.636 |  -16.091 | 
     | FE_PHC5803_n_65/Q         |   v   | FE_PHN5803_n_65  | IN_5VX8   | 0.177 |   5.813 |  -15.914 | 
     | FE_PHC5763_n_65/A         |   v   | FE_PHN5803_n_65  | IN_5VX8   | 0.001 |   5.814 |  -15.913 | 
     | FE_PHC5763_n_65/Q         |   ^   | FE_PHN5763_n_65  | IN_5VX8   | 0.142 |   5.956 |  -15.771 | 
     | FE_PHC5892_n_65/A         |   ^   | FE_PHN5763_n_65  | BU_5VX3   | 0.002 |   5.957 |  -15.770 | 
     | FE_PHC5892_n_65/Q         |   ^   | FE_PHN5892_n_65  | BU_5VX3   | 0.485 |   6.442 |  -15.285 | 
     | Downsample4_out1_reg[8]/D |   ^   | FE_PHN5892_n_65  | DFRQ_5VX4 | 0.002 |   6.444 |  -15.283 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |       |         |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                   |   ^   | clk_1_5 |           |       |   0.000 |   21.727 | 
     | Downsample4_out1_reg[8]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |   21.727 | 
     +--------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin Upsample3_bypass_reg_reg[1]/C 
Endpoint:   Upsample3_bypass_reg_reg[1]/D                  (v) checked with  
leading edge of 'clk_1_13'
Beginpoint: Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.733
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.733
- Arrival Time                  5.980
= Slack Time                  -21.713
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                                          |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------------------------------------+------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                      |            |       |   0.000 |  -21.713 | 
     | clk__L1_I0/A                                   |   ^   | clk                                      | IN_5VX16   | 0.000 |   0.000 |  -21.713 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.729 |   0.729 |  -20.984 | 
     | clk__L2_I3/A                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.018 |   0.747 |  -20.966 | 
     | clk__L2_I3/Q                                   |   ^   | clk__L2_N3                               | IN_5VX16   | 0.859 |   1.606 |  -20.107 | 
     | clk__L3_I7/A                                   |   ^   | clk__L2_N3                               | BU_5VX16   | 0.015 |   1.621 |  -20.092 | 
     | clk__L3_I7/Q                                   |   ^   | clk__L3_N7                               | BU_5VX16   | 0.490 |   2.110 |  -19.603 | 
     | clk__L4_I14/A                                  |   ^   | clk__L3_N7                               | BU_5VX16   | 0.011 |   2.121 |  -19.592 | 
     | clk__L4_I14/Q                                  |   ^   | clk__L4_N14                              | BU_5VX16   | 0.592 |   2.713 |  -19.000 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/C |   ^   | clk__L4_N14                              | DFRQ_5VX1  | 0.022 |   2.735 |  -18.978 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | DFRQ_5VX1  | 1.263 |   3.998 |  -17.715 | 
     | Subsystem_timigcontroller_d1_2/g191/B          |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | AND2_5VX2  | 0.000 |   3.998 |  -17.715 | 
     | Subsystem_timigcontroller_d1_2/g191/Q          |   v   | enable_r1_1_13_1                         | AND2_5VX2  | 0.769 |   4.767 |  -16.946 | 
     | g1708/B                                        |   v   | enable_r1_1_13_1                         | NA2_5VX4   | 0.000 |   4.767 |  -16.946 | 
     | g1708/Q                                        |   ^   | n_31                                     | NA2_5VX4   | 0.902 |   5.669 |  -16.044 | 
     | g1637/B                                        |   ^   | n_31                                     | NO2I1_5VX1 | 0.009 |   5.678 |  -16.035 | 
     | g1637/Q                                        |   v   | n_67                                     | NO2I1_5VX1 | 0.302 |   5.980 |  -15.733 | 
     | Upsample3_bypass_reg_reg[1]/D                  |   v   | n_67                                     | DFRQ_5VX2  | 0.000 |   5.980 |  -15.733 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |   21.713 | 
     | Upsample3_bypass_reg_reg[1]/C |   ^   | clk_1_13 | DFRQ_5VX2 | 0.000 |   0.000 |   21.713 | 
     +-------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin Downsample4_out1_reg[10]/C 
Endpoint:   Downsample4_out1_reg[10]/D (^) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[10]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.285
+ Phase Shift                  10.000
- Uncertainty                  25.000
= Required Time               -15.285
- Arrival Time                  6.423
= Slack Time                  -21.708
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                            |       |                   |           |       |  Time   |   Time   | 
     |----------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | clk                        |   ^   | clk               |           |       |   0.000 |  -21.708 | 
     | clk__L1_I0/A               |   ^   | clk               | IN_5VX16  | 0.000 |   0.000 |  -21.707 | 
     | clk__L1_I0/Q               |   v   | clk__L1_N0        | IN_5VX16  | 0.729 |   0.729 |  -20.979 | 
     | clk__L2_I2/A               |   v   | clk__L1_N0        | IN_5VX16  | 0.018 |   0.747 |  -20.961 | 
     | clk__L2_I2/Q               |   ^   | clk__L2_N2        | IN_5VX16  | 0.850 |   1.597 |  -20.111 | 
     | clk__L3_I5/A               |   ^   | clk__L2_N2        | BU_5VX16  | 0.014 |   1.610 |  -20.097 | 
     | clk__L3_I5/Q               |   ^   | clk__L3_N5        | BU_5VX16  | 0.486 |   2.097 |  -19.611 | 
     | clk__L4_I12/A              |   ^   | clk__L3_N5        | BU_5VX16  | 0.011 |   2.108 |  -19.600 | 
     | clk__L4_I12/Q              |   ^   | clk__L4_N12       | BU_5VX16  | 0.576 |   2.684 |  -19.024 | 
     | Filter_out1_1_reg[10]/C    |   ^   | clk__L4_N12       | DFRQ_5VX1 | 0.028 |   2.712 |  -18.996 | 
     | Filter_out1_1_reg[10]/Q    |   ^   | Filter_out1_1[10] | DFRQ_5VX1 | 1.561 |   4.273 |  -17.435 | 
     | g1644/A                    |   ^   | Filter_out1_1[10] | AND2_5VX2 | 0.000 |   4.273 |  -17.434 | 
     | g1644/Q                    |   ^   | n_60              | AND2_5VX2 | 0.937 |   5.210 |  -16.497 | 
     | FE_PHC3148_n_60/A          |   ^   | n_60              | IN_5VX8   | 0.003 |   5.214 |  -16.494 | 
     | FE_PHC3148_n_60/Q          |   v   | FE_PHN3148_n_60   | IN_5VX8   | 0.236 |   5.449 |  -16.258 | 
     | FE_PHC3096_n_60/A          |   v   | FE_PHN3148_n_60   | IN_5VX8   | 0.001 |   5.450 |  -16.258 | 
     | FE_PHC3096_n_60/Q          |   ^   | FE_PHN3096_n_60   | IN_5VX8   | 0.213 |   5.663 |  -16.045 | 
     | FE_PHC5807_n_60/A          |   ^   | FE_PHN3096_n_60   | IN_5VX8   | 0.001 |   5.664 |  -16.044 | 
     | FE_PHC5807_n_60/Q          |   v   | FE_PHN5807_n_60   | IN_5VX8   | 0.179 |   5.843 |  -15.865 | 
     | FE_PHC5768_n_60/A          |   v   | FE_PHN5807_n_60   | IN_5VX8   | 0.003 |   5.845 |  -15.862 | 
     | FE_PHC5768_n_60/Q          |   ^   | FE_PHN5768_n_60   | IN_5VX8   | 0.116 |   5.962 |  -15.746 | 
     | FE_PHC5868_n_60/A          |   ^   | FE_PHN5768_n_60   | BU_5VX1   | 0.000 |   5.962 |  -15.746 | 
     | FE_PHC5868_n_60/Q          |   ^   | FE_PHN5868_n_60   | BU_5VX1   | 0.461 |   6.423 |  -15.285 | 
     | Downsample4_out1_reg[10]/D |   ^   | FE_PHN5868_n_60   | DFRQ_5VX4 | 0.000 |   6.423 |  -15.285 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                            |       |         |           |       |  Time   |   Time   | 
     |----------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                    |   ^   | clk_1_5 |           |       |   0.000 |   21.708 | 
     | Downsample4_out1_reg[10]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |   21.708 | 
     +---------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin Downsample4_out1_reg[5]/C 
Endpoint:   Downsample4_out1_reg[5]/D (^) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[5]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.282
+ Phase Shift                  10.000
- Uncertainty                  25.000
= Required Time               -15.282
- Arrival Time                  6.408
= Slack Time                  -21.689
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                           |       |                  |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk              |           |       |   0.000 |  -21.689 | 
     | clk__L1_I0/A              |   ^   | clk              | IN_5VX16  | 0.000 |   0.000 |  -21.689 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0       | IN_5VX16  | 0.729 |   0.729 |  -20.960 | 
     | clk__L2_I0/A              |   v   | clk__L1_N0       | IN_5VX16  | 0.018 |   0.747 |  -20.943 | 
     | clk__L2_I0/Q              |   ^   | clk__L2_N0       | IN_5VX16  | 0.831 |   1.578 |  -20.111 | 
     | clk__L3_I0/A              |   ^   | clk__L2_N0       | BU_5VX16  | 0.003 |   1.581 |  -20.108 | 
     | clk__L3_I0/Q              |   ^   | clk__L3_N0       | BU_5VX16  | 0.522 |   2.103 |  -19.586 | 
     | clk__L4_I0/A              |   ^   | clk__L3_N0       | BU_5VX16  | 0.017 |   2.120 |  -19.569 | 
     | clk__L4_I0/Q              |   ^   | clk__L4_N0       | BU_5VX16  | 0.515 |   2.636 |  -19.054 | 
     | Filter_out1_1_reg[5]/C    |   ^   | clk__L4_N0       | DFRQ_5VX1 | 0.015 |   2.651 |  -19.039 | 
     | Filter_out1_1_reg[5]/Q    |   ^   | Filter_out1_1[5] | DFRQ_5VX1 | 1.536 |   4.186 |  -17.503 | 
     | g1654/A                   |   ^   | Filter_out1_1[5] | AND2_5VX2 | 0.000 |   4.186 |  -17.503 | 
     | g1654/Q                   |   ^   | n_50             | AND2_5VX2 | 0.954 |   5.141 |  -16.549 | 
     | FE_PHC3152_n_50/A         |   ^   | n_50             | IN_5VX8   | 0.002 |   5.143 |  -16.546 | 
     | FE_PHC3152_n_50/Q         |   v   | FE_PHN3152_n_50  | IN_5VX8   | 0.256 |   5.399 |  -16.290 | 
     | FE_PHC3009_n_50/A         |   v   | FE_PHN3152_n_50  | IN_5VX8   | 0.003 |   5.402 |  -16.288 | 
     | FE_PHC3009_n_50/Q         |   ^   | FE_PHN3009_n_50  | IN_5VX8   | 0.237 |   5.639 |  -16.051 | 
     | FE_PHC5802_n_50/A         |   ^   | FE_PHN3009_n_50  | IN_5VX8   | 0.002 |   5.641 |  -16.048 | 
     | FE_PHC5802_n_50/Q         |   v   | FE_PHN5802_n_50  | IN_5VX8   | 0.184 |   5.825 |  -15.864 | 
     | FE_PHC5762_n_50/A         |   v   | FE_PHN5802_n_50  | IN_5VX8   | 0.002 |   5.827 |  -15.863 | 
     | FE_PHC5762_n_50/Q         |   ^   | FE_PHN5762_n_50  | IN_5VX8   | 0.145 |   5.971 |  -15.718 | 
     | FE_PHC5891_n_50/A         |   ^   | FE_PHN5762_n_50  | BU_5VX3   | 0.001 |   5.972 |  -15.717 | 
     | FE_PHC5891_n_50/Q         |   ^   | FE_PHN5891_n_50  | BU_5VX3   | 0.435 |   6.407 |  -15.282 | 
     | Downsample4_out1_reg[5]/D |   ^   | FE_PHN5891_n_50  | DFRQ_5VX4 | 0.001 |   6.408 |  -15.282 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |       |         |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                   |   ^   | clk_1_5 |           |       |   0.000 |   21.689 | 
     | Downsample4_out1_reg[5]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |   21.689 | 
     +--------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin Downsample4_out1_reg[4]/C 
Endpoint:   Downsample4_out1_reg[4]/D (^) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[4]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.278
+ Phase Shift                  10.000
- Uncertainty                  25.000
= Required Time               -15.278
- Arrival Time                  6.411
= Slack Time                  -21.689
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                           |       |                  |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk              |           |       |   0.000 |  -21.689 | 
     | clk__L1_I0/A              |   ^   | clk              | IN_5VX16  | 0.000 |   0.000 |  -21.688 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0       | IN_5VX16  | 0.729 |   0.729 |  -20.960 | 
     | clk__L2_I2/A              |   v   | clk__L1_N0       | IN_5VX16  | 0.018 |   0.747 |  -20.942 | 
     | clk__L2_I2/Q              |   ^   | clk__L2_N2       | IN_5VX16  | 0.850 |   1.596 |  -20.092 | 
     | clk__L3_I4/A              |   ^   | clk__L2_N2       | BU_5VX12  | 0.014 |   1.610 |  -20.079 | 
     | clk__L3_I4/Q              |   ^   | clk__L3_N4       | BU_5VX12  | 0.514 |   2.124 |  -19.565 | 
     | clk__L4_I10/A             |   ^   | clk__L3_N4       | BU_5VX16  | 0.010 |   2.134 |  -19.555 | 
     | clk__L4_I10/Q             |   ^   | clk__L4_N10      | BU_5VX16  | 0.500 |   2.634 |  -19.055 | 
     | Filter_out1_1_reg[4]/C    |   ^   | clk__L4_N10      | DFRQ_5VX1 | 0.018 |   2.652 |  -19.037 | 
     | Filter_out1_1_reg[4]/Q    |   ^   | Filter_out1_1[4] | DFRQ_5VX1 | 1.614 |   4.266 |  -17.422 | 
     | g1641/A                   |   ^   | Filter_out1_1[4] | AND2_5VX2 | 0.000 |   4.266 |  -17.422 | 
     | g1641/Q                   |   ^   | n_63             | AND2_5VX2 | 0.953 |   5.219 |  -16.470 | 
     | FE_PHC3141_n_63/A         |   ^   | n_63             | IN_5VX8   | 0.003 |   5.222 |  -16.467 | 
     | FE_PHC3141_n_63/Q         |   v   | FE_PHN3141_n_63  | IN_5VX8   | 0.245 |   5.466 |  -16.222 | 
     | FE_PHC3007_n_63/A         |   v   | FE_PHN3141_n_63  | IN_5VX8   | 0.002 |   5.468 |  -16.221 | 
     | FE_PHC3007_n_63/Q         |   ^   | FE_PHN3007_n_63  | IN_5VX8   | 0.241 |   5.709 |  -15.979 | 
     | FE_PHC5823_n_63/A         |   ^   | FE_PHN3007_n_63  | IN_5VX8   | 0.003 |   5.712 |  -15.977 | 
     | FE_PHC5823_n_63/Q         |   v   | FE_PHN5823_n_63  | IN_5VX8   | 0.182 |   5.894 |  -15.795 | 
     | FE_PHC5872_n_63/A         |   v   | FE_PHN5823_n_63  | BU_5VX12  | 0.004 |   5.898 |  -15.790 | 
     | FE_PHC5872_n_63/Q         |   v   | FE_PHN5872_n_63  | BU_5VX12  | 0.393 |   6.292 |  -15.397 | 
     | FE_PHC5776_n_63/A         |   v   | FE_PHN5872_n_63  | IN_5VX8   | 0.006 |   6.298 |  -15.390 | 
     | FE_PHC5776_n_63/Q         |   ^   | FE_PHN5776_n_63  | IN_5VX8   | 0.113 |   6.411 |  -15.278 | 
     | Downsample4_out1_reg[4]/D |   ^   | FE_PHN5776_n_63  | DFRQ_5VX4 | 0.000 |   6.411 |  -15.278 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |       |         |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                   |   ^   | clk_1_5 |           |       |   0.000 |   21.689 | 
     | Downsample4_out1_reg[4]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |   21.689 | 
     +--------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin Upsample3_bypass_reg_reg[8]/C 
Endpoint:   Upsample3_bypass_reg_reg[8]/D                  (v) checked with  
leading edge of 'clk_1_13'
Beginpoint: Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.702
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.702
- Arrival Time                  5.979
= Slack Time                  -21.681
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                                          |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------------------------------------+------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                      |            |       |   0.000 |  -21.681 | 
     | clk__L1_I0/A                                   |   ^   | clk                                      | IN_5VX16   | 0.000 |   0.000 |  -21.681 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.729 |   0.729 |  -20.952 | 
     | clk__L2_I3/A                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.018 |   0.747 |  -20.934 | 
     | clk__L2_I3/Q                                   |   ^   | clk__L2_N3                               | IN_5VX16   | 0.859 |   1.606 |  -20.076 | 
     | clk__L3_I7/A                                   |   ^   | clk__L2_N3                               | BU_5VX16   | 0.015 |   1.621 |  -20.061 | 
     | clk__L3_I7/Q                                   |   ^   | clk__L3_N7                               | BU_5VX16   | 0.490 |   2.110 |  -19.571 | 
     | clk__L4_I14/A                                  |   ^   | clk__L3_N7                               | BU_5VX16   | 0.011 |   2.121 |  -19.560 | 
     | clk__L4_I14/Q                                  |   ^   | clk__L4_N14                              | BU_5VX16   | 0.592 |   2.713 |  -18.968 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/C |   ^   | clk__L4_N14                              | DFRQ_5VX1  | 0.022 |   2.735 |  -18.946 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | DFRQ_5VX1  | 1.263 |   3.998 |  -17.684 | 
     | Subsystem_timigcontroller_d1_2/g191/B          |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | AND2_5VX2  | 0.000 |   3.998 |  -17.683 | 
     | Subsystem_timigcontroller_d1_2/g191/Q          |   v   | enable_r1_1_13_1                         | AND2_5VX2  | 0.769 |   4.767 |  -16.915 | 
     | g1708/B                                        |   v   | enable_r1_1_13_1                         | NA2_5VX4   | 0.000 |   4.767 |  -16.914 | 
     | g1708/Q                                        |   ^   | n_31                                     | NA2_5VX4   | 0.902 |   5.669 |  -16.012 | 
     | g1635/B                                        |   ^   | n_31                                     | NO2I1_5VX1 | 0.009 |   5.678 |  -16.003 | 
     | g1635/Q                                        |   v   | n_69                                     | NO2I1_5VX1 | 0.301 |   5.979 |  -15.702 | 
     | Upsample3_bypass_reg_reg[8]/D                  |   v   | n_69                                     | DFRQ_5VX4  | 0.000 |   5.979 |  -15.702 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |   21.681 | 
     | Upsample3_bypass_reg_reg[8]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |   21.681 | 
     +-------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin Downsample4_out1_reg[11]/C 
Endpoint:   Downsample4_out1_reg[11]/D (^) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[11]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.278
+ Phase Shift                  10.000
- Uncertainty                  25.000
= Required Time               -15.278
- Arrival Time                  6.402
= Slack Time                  -21.681
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                            |       |                   |           |       |  Time   |   Time   | 
     |----------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | clk                        |   ^   | clk               |           |       |   0.000 |  -21.681 | 
     | clk__L1_I0/A               |   ^   | clk               | IN_5VX16  | 0.000 |   0.000 |  -21.680 | 
     | clk__L1_I0/Q               |   v   | clk__L1_N0        | IN_5VX16  | 0.729 |   0.729 |  -20.952 | 
     | clk__L2_I2/A               |   v   | clk__L1_N0        | IN_5VX16  | 0.018 |   0.747 |  -20.934 | 
     | clk__L2_I2/Q               |   ^   | clk__L2_N2        | IN_5VX16  | 0.850 |   1.597 |  -20.084 | 
     | clk__L3_I5/A               |   ^   | clk__L2_N2        | BU_5VX16  | 0.014 |   1.610 |  -20.071 | 
     | clk__L3_I5/Q               |   ^   | clk__L3_N5        | BU_5VX16  | 0.486 |   2.097 |  -19.584 | 
     | clk__L4_I12/A              |   ^   | clk__L3_N5        | BU_5VX16  | 0.011 |   2.108 |  -19.573 | 
     | clk__L4_I12/Q              |   ^   | clk__L4_N12       | BU_5VX16  | 0.576 |   2.684 |  -18.997 | 
     | Filter_out1_1_reg[11]/C    |   ^   | clk__L4_N12       | DFRQ_5VX1 | 0.028 |   2.712 |  -18.969 | 
     | Filter_out1_1_reg[11]/Q    |   ^   | Filter_out1_1[11] | DFRQ_5VX1 | 1.544 |   4.256 |  -17.425 | 
     | g1647/A                    |   ^   | Filter_out1_1[11] | AND2_5VX2 | 0.000 |   4.256 |  -17.424 | 
     | g1647/Q                    |   ^   | n_57              | AND2_5VX2 | 0.909 |   5.165 |  -16.516 | 
     | FE_PHC3151_n_57/A          |   ^   | n_57              | IN_5VX8   | 0.002 |   5.167 |  -16.514 | 
     | FE_PHC3151_n_57/Q          |   v   | FE_PHN3151_n_57   | IN_5VX8   | 0.243 |   5.410 |  -16.271 | 
     | FE_PHC3100_n_57/A          |   v   | FE_PHN3151_n_57   | IN_5VX8   | 0.002 |   5.412 |  -16.269 | 
     | FE_PHC3100_n_57/Q          |   ^   | FE_PHN3100_n_57   | IN_5VX8   | 0.221 |   5.633 |  -16.048 | 
     | FE_PHC5809_n_57/A          |   ^   | FE_PHN3100_n_57   | IN_5VX8   | 0.002 |   5.635 |  -16.046 | 
     | FE_PHC5809_n_57/Q          |   v   | FE_PHN5809_n_57   | IN_5VX8   | 0.126 |   5.760 |  -15.920 | 
     | FE_PHC5890_n_57/A          |   v   | FE_PHN5809_n_57   | BU_5VX4   | 0.001 |   5.762 |  -15.919 | 
     | FE_PHC5890_n_57/Q          |   v   | FE_PHN5890_n_57   | BU_5VX4   | 0.503 |   6.265 |  -15.416 | 
     | FE_PHC5773_n_57/A          |   v   | FE_PHN5890_n_57   | IN_5VX8   | 0.001 |   6.266 |  -15.415 | 
     | FE_PHC5773_n_57/Q          |   ^   | FE_PHN5773_n_57   | IN_5VX8   | 0.136 |   6.402 |  -15.278 | 
     | Downsample4_out1_reg[11]/D |   ^   | FE_PHN5773_n_57   | DFRQ_5VX4 | 0.000 |   6.402 |  -15.278 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                            |       |         |           |       |  Time   |   Time   | 
     |----------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                    |   ^   | clk_1_5 |           |       |   0.000 |   21.681 | 
     | Downsample4_out1_reg[11]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |   21.681 | 
     +---------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin Upsample3_bypass_reg_reg[0]/C 
Endpoint:   Upsample3_bypass_reg_reg[0]/D                  (v) checked with  
leading edge of 'clk_1_13'
Beginpoint: Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.702
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.702
- Arrival Time                  5.978
= Slack Time                  -21.679
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                                          |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------------------------------------+------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                      |            |       |   0.000 |  -21.679 | 
     | clk__L1_I0/A                                   |   ^   | clk                                      | IN_5VX16   | 0.000 |   0.000 |  -21.679 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.729 |   0.729 |  -20.951 | 
     | clk__L2_I3/A                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.018 |   0.747 |  -20.933 | 
     | clk__L2_I3/Q                                   |   ^   | clk__L2_N3                               | IN_5VX16   | 0.859 |   1.606 |  -20.074 | 
     | clk__L3_I7/A                                   |   ^   | clk__L2_N3                               | BU_5VX16   | 0.015 |   1.621 |  -20.059 | 
     | clk__L3_I7/Q                                   |   ^   | clk__L3_N7                               | BU_5VX16   | 0.490 |   2.110 |  -19.569 | 
     | clk__L4_I14/A                                  |   ^   | clk__L3_N7                               | BU_5VX16   | 0.011 |   2.121 |  -19.559 | 
     | clk__L4_I14/Q                                  |   ^   | clk__L4_N14                              | BU_5VX16   | 0.592 |   2.713 |  -18.966 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/C |   ^   | clk__L4_N14                              | DFRQ_5VX1  | 0.022 |   2.735 |  -18.944 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | DFRQ_5VX1  | 1.263 |   3.998 |  -17.682 | 
     | Subsystem_timigcontroller_d1_2/g191/B          |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | AND2_5VX2  | 0.000 |   3.998 |  -17.682 | 
     | Subsystem_timigcontroller_d1_2/g191/Q          |   v   | enable_r1_1_13_1                         | AND2_5VX2  | 0.769 |   4.767 |  -16.913 | 
     | g1708/B                                        |   v   | enable_r1_1_13_1                         | NA2_5VX4   | 0.000 |   4.767 |  -16.912 | 
     | g1708/Q                                        |   ^   | n_31                                     | NA2_5VX4   | 0.902 |   5.669 |  -16.010 | 
     | g1632/B                                        |   ^   | n_31                                     | NO2I1_5VX1 | 0.009 |   5.678 |  -16.001 | 
     | g1632/Q                                        |   v   | n_72                                     | NO2I1_5VX1 | 0.299 |   5.977 |  -15.702 | 
     | Upsample3_bypass_reg_reg[0]/D                  |   v   | n_72                                     | DFRQ_5VX4  | 0.000 |   5.978 |  -15.702 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |   21.679 | 
     | Upsample3_bypass_reg_reg[0]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |   21.679 | 
     +-------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin Upsample3_bypass_reg_reg[4]/C 
Endpoint:   Upsample3_bypass_reg_reg[4]/D                  (v) checked with  
leading edge of 'clk_1_13'
Beginpoint: Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.702
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.702
- Arrival Time                  5.976
= Slack Time                  -21.678
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                                          |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------------------------------------+------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                      |            |       |   0.000 |  -21.678 | 
     | clk__L1_I0/A                                   |   ^   | clk                                      | IN_5VX16   | 0.000 |   0.000 |  -21.677 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.729 |   0.729 |  -20.949 | 
     | clk__L2_I3/A                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.018 |   0.747 |  -20.931 | 
     | clk__L2_I3/Q                                   |   ^   | clk__L2_N3                               | IN_5VX16   | 0.859 |   1.606 |  -20.072 | 
     | clk__L3_I7/A                                   |   ^   | clk__L2_N3                               | BU_5VX16   | 0.015 |   1.621 |  -20.057 | 
     | clk__L3_I7/Q                                   |   ^   | clk__L3_N7                               | BU_5VX16   | 0.490 |   2.110 |  -19.568 | 
     | clk__L4_I14/A                                  |   ^   | clk__L3_N7                               | BU_5VX16   | 0.011 |   2.121 |  -19.557 | 
     | clk__L4_I14/Q                                  |   ^   | clk__L4_N14                              | BU_5VX16   | 0.592 |   2.713 |  -18.965 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/C |   ^   | clk__L4_N14                              | DFRQ_5VX1  | 0.022 |   2.735 |  -18.943 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | DFRQ_5VX1  | 1.263 |   3.998 |  -17.680 | 
     | Subsystem_timigcontroller_d1_2/g191/B          |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | AND2_5VX2  | 0.000 |   3.998 |  -17.680 | 
     | Subsystem_timigcontroller_d1_2/g191/Q          |   v   | enable_r1_1_13_1                         | AND2_5VX2  | 0.769 |   4.767 |  -16.911 | 
     | g1708/B                                        |   v   | enable_r1_1_13_1                         | NA2_5VX4   | 0.000 |   4.767 |  -16.911 | 
     | g1708/Q                                        |   ^   | n_31                                     | NA2_5VX4   | 0.902 |   5.669 |  -16.008 | 
     | g1634/B                                        |   ^   | n_31                                     | NO2I1_5VX1 | 0.009 |   5.678 |  -16.000 | 
     | g1634/Q                                        |   v   | n_70                                     | NO2I1_5VX1 | 0.298 |   5.976 |  -15.702 | 
     | Upsample3_bypass_reg_reg[4]/D                  |   v   | n_70                                     | DFRQ_5VX4  | 0.000 |   5.976 |  -15.702 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |   21.678 | 
     | Upsample3_bypass_reg_reg[4]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |   21.678 | 
     +-------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin Upsample3_bypass_reg_reg[12]/C 
Endpoint:   Upsample3_bypass_reg_reg[12]/D                 (v) checked with  
leading edge of 'clk_1_13'
Beginpoint: Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.701
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.701
- Arrival Time                  5.971
= Slack Time                  -21.672
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                                          |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------------------------------------+------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                      |            |       |   0.000 |  -21.672 | 
     | clk__L1_I0/A                                   |   ^   | clk                                      | IN_5VX16   | 0.000 |   0.000 |  -21.671 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.729 |   0.729 |  -20.943 | 
     | clk__L2_I3/A                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.018 |   0.747 |  -20.925 | 
     | clk__L2_I3/Q                                   |   ^   | clk__L2_N3                               | IN_5VX16   | 0.859 |   1.606 |  -20.066 | 
     | clk__L3_I7/A                                   |   ^   | clk__L2_N3                               | BU_5VX16   | 0.015 |   1.621 |  -20.051 | 
     | clk__L3_I7/Q                                   |   ^   | clk__L3_N7                               | BU_5VX16   | 0.490 |   2.110 |  -19.562 | 
     | clk__L4_I14/A                                  |   ^   | clk__L3_N7                               | BU_5VX16   | 0.011 |   2.121 |  -19.551 | 
     | clk__L4_I14/Q                                  |   ^   | clk__L4_N14                              | BU_5VX16   | 0.592 |   2.713 |  -18.959 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/C |   ^   | clk__L4_N14                              | DFRQ_5VX1  | 0.022 |   2.735 |  -18.937 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | DFRQ_5VX1  | 1.263 |   3.998 |  -17.674 | 
     | Subsystem_timigcontroller_d1_2/g191/B          |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | AND2_5VX2  | 0.000 |   3.998 |  -17.674 | 
     | Subsystem_timigcontroller_d1_2/g191/Q          |   v   | enable_r1_1_13_1                         | AND2_5VX2  | 0.769 |   4.767 |  -16.905 | 
     | g1708/B                                        |   v   | enable_r1_1_13_1                         | NA2_5VX4   | 0.000 |   4.767 |  -16.905 | 
     | g1708/Q                                        |   ^   | n_31                                     | NA2_5VX4   | 0.902 |   5.669 |  -16.003 | 
     | g1633/B                                        |   ^   | n_31                                     | NO2I1_5VX1 | 0.008 |   5.677 |  -15.995 | 
     | g1633/Q                                        |   v   | n_71                                     | NO2I1_5VX1 | 0.294 |   5.970 |  -15.701 | 
     | Upsample3_bypass_reg_reg[12]/D                 |   v   | n_71                                     | DFRQ_5VX4  | 0.000 |   5.971 |  -15.701 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                                |       |          |           |       |  Time   |   Time   | 
     |--------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                       |   ^   | clk_1_13 |           |       |   0.000 |   21.672 | 
     | Upsample3_bypass_reg_reg[12]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |   21.672 | 
     +--------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin Upsample3_bypass_reg_reg[9]/C 
Endpoint:   Upsample3_bypass_reg_reg[9]/D                  (v) checked with  
leading edge of 'clk_1_13'
Beginpoint: Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.700
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.700
- Arrival Time                  5.967
= Slack Time                  -21.667
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                                          |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------------------------------------+------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                      |            |       |   0.000 |  -21.667 | 
     | clk__L1_I0/A                                   |   ^   | clk                                      | IN_5VX16   | 0.000 |   0.000 |  -21.667 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.729 |   0.729 |  -20.939 | 
     | clk__L2_I3/A                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.018 |   0.747 |  -20.921 | 
     | clk__L2_I3/Q                                   |   ^   | clk__L2_N3                               | IN_5VX16   | 0.859 |   1.606 |  -20.062 | 
     | clk__L3_I7/A                                   |   ^   | clk__L2_N3                               | BU_5VX16   | 0.015 |   1.621 |  -20.047 | 
     | clk__L3_I7/Q                                   |   ^   | clk__L3_N7                               | BU_5VX16   | 0.490 |   2.110 |  -19.557 | 
     | clk__L4_I14/A                                  |   ^   | clk__L3_N7                               | BU_5VX16   | 0.011 |   2.121 |  -19.547 | 
     | clk__L4_I14/Q                                  |   ^   | clk__L4_N14                              | BU_5VX16   | 0.592 |   2.713 |  -18.954 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/C |   ^   | clk__L4_N14                              | DFRQ_5VX1  | 0.022 |   2.735 |  -18.932 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | DFRQ_5VX1  | 1.263 |   3.998 |  -17.670 | 
     | Subsystem_timigcontroller_d1_2/g191/B          |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | AND2_5VX2  | 0.000 |   3.998 |  -17.670 | 
     | Subsystem_timigcontroller_d1_2/g191/Q          |   v   | enable_r1_1_13_1                         | AND2_5VX2  | 0.769 |   4.767 |  -16.901 | 
     | g1708/B                                        |   v   | enable_r1_1_13_1                         | NA2_5VX4   | 0.000 |   4.767 |  -16.900 | 
     | g1708/Q                                        |   ^   | n_31                                     | NA2_5VX4   | 0.902 |   5.669 |  -15.998 | 
     | g1628/B                                        |   ^   | n_31                                     | NO2I1_5VX1 | 0.008 |   5.677 |  -15.990 | 
     | g1628/Q                                        |   v   | n_76                                     | NO2I1_5VX1 | 0.290 |   5.967 |  -15.701 | 
     | Upsample3_bypass_reg_reg[9]/D                  |   v   | n_76                                     | DFRQ_5VX4  | 0.000 |   5.967 |  -15.700 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |   21.667 | 
     | Upsample3_bypass_reg_reg[9]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |   21.667 | 
     +-------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin Upsample3_bypass_reg_reg[2]/C 
Endpoint:   Upsample3_bypass_reg_reg[2]/D                  (v) checked with  
leading edge of 'clk_1_13'
Beginpoint: Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.700
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.700
- Arrival Time                  5.965
= Slack Time                  -21.665
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                                          |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------------------------------------+------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                      |            |       |   0.000 |  -21.665 | 
     | clk__L1_I0/A                                   |   ^   | clk                                      | IN_5VX16   | 0.000 |   0.000 |  -21.664 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.729 |   0.729 |  -20.936 | 
     | clk__L2_I3/A                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.018 |   0.747 |  -20.918 | 
     | clk__L2_I3/Q                                   |   ^   | clk__L2_N3                               | IN_5VX16   | 0.859 |   1.606 |  -20.059 | 
     | clk__L3_I7/A                                   |   ^   | clk__L2_N3                               | BU_5VX16   | 0.015 |   1.621 |  -20.044 | 
     | clk__L3_I7/Q                                   |   ^   | clk__L3_N7                               | BU_5VX16   | 0.490 |   2.110 |  -19.555 | 
     | clk__L4_I14/A                                  |   ^   | clk__L3_N7                               | BU_5VX16   | 0.011 |   2.121 |  -19.544 | 
     | clk__L4_I14/Q                                  |   ^   | clk__L4_N14                              | BU_5VX16   | 0.592 |   2.713 |  -18.952 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/C |   ^   | clk__L4_N14                              | DFRQ_5VX1  | 0.022 |   2.735 |  -18.930 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | DFRQ_5VX1  | 1.263 |   3.998 |  -17.667 | 
     | Subsystem_timigcontroller_d1_2/g191/B          |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | AND2_5VX2  | 0.000 |   3.998 |  -17.667 | 
     | Subsystem_timigcontroller_d1_2/g191/Q          |   v   | enable_r1_1_13_1                         | AND2_5VX2  | 0.769 |   4.767 |  -16.898 | 
     | g1708/B                                        |   v   | enable_r1_1_13_1                         | NA2_5VX4   | 0.000 |   4.767 |  -16.898 | 
     | g1708/Q                                        |   ^   | n_31                                     | NA2_5VX4   | 0.902 |   5.669 |  -15.995 | 
     | g1656/B                                        |   ^   | n_31                                     | NO2I1_5VX1 | 0.009 |   5.678 |  -15.986 | 
     | g1656/Q                                        |   v   | n_48                                     | NO2I1_5VX1 | 0.286 |   5.965 |  -15.700 | 
     | Upsample3_bypass_reg_reg[2]/D                  |   v   | n_48                                     | DFRQ_5VX4  | 0.000 |   5.965 |  -15.700 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |   21.665 | 
     | Upsample3_bypass_reg_reg[2]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |   21.665 | 
     +-------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin Upsample3_bypass_reg_reg[11]/C 
Endpoint:   Upsample3_bypass_reg_reg[11]/D                 (v) checked with  
leading edge of 'clk_1_13'
Beginpoint: Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.697
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.697
- Arrival Time                  5.961
= Slack Time                  -21.657
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                                          |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------------------------------------+------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                      |            |       |   0.000 |  -21.657 | 
     | clk__L1_I0/A                                   |   ^   | clk                                      | IN_5VX16   | 0.000 |   0.000 |  -21.657 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.729 |   0.729 |  -20.929 | 
     | clk__L2_I3/A                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.018 |   0.747 |  -20.911 | 
     | clk__L2_I3/Q                                   |   ^   | clk__L2_N3                               | IN_5VX16   | 0.859 |   1.606 |  -20.052 | 
     | clk__L3_I7/A                                   |   ^   | clk__L2_N3                               | BU_5VX16   | 0.015 |   1.621 |  -20.037 | 
     | clk__L3_I7/Q                                   |   ^   | clk__L3_N7                               | BU_5VX16   | 0.490 |   2.110 |  -19.547 | 
     | clk__L4_I14/A                                  |   ^   | clk__L3_N7                               | BU_5VX16   | 0.011 |   2.121 |  -19.537 | 
     | clk__L4_I14/Q                                  |   ^   | clk__L4_N14                              | BU_5VX16   | 0.592 |   2.713 |  -18.944 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/C |   ^   | clk__L4_N14                              | DFRQ_5VX1  | 0.022 |   2.735 |  -18.922 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | DFRQ_5VX1  | 1.263 |   3.998 |  -17.660 | 
     | Subsystem_timigcontroller_d1_2/g191/B          |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | AND2_5VX2  | 0.000 |   3.998 |  -17.660 | 
     | Subsystem_timigcontroller_d1_2/g191/Q          |   v   | enable_r1_1_13_1                         | AND2_5VX2  | 0.769 |   4.767 |  -16.891 | 
     | g1708/B                                        |   v   | enable_r1_1_13_1                         | NA2_5VX4   | 0.000 |   4.767 |  -16.890 | 
     | g1708/Q                                        |   ^   | n_31                                     | NA2_5VX4   | 0.902 |   5.669 |  -15.988 | 
     | g1642/B                                        |   ^   | n_31                                     | NO2I1_5VX2 | 0.003 |   5.673 |  -15.985 | 
     | g1642/Q                                        |   v   | n_62                                     | NO2I1_5VX2 | 0.288 |   5.961 |  -15.697 | 
     | Upsample3_bypass_reg_reg[11]/D                 |   v   | n_62                                     | DFRQ_5VX4  | 0.000 |   5.961 |  -15.697 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                                |       |          |           |       |  Time   |   Time   | 
     |--------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                       |   ^   | clk_1_13 |           |       |   0.000 |   21.657 | 
     | Upsample3_bypass_reg_reg[11]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |   21.657 | 
     +--------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin Upsample3_bypass_reg_reg[6]/C 
Endpoint:   Upsample3_bypass_reg_reg[6]/D                  (v) checked with  
leading edge of 'clk_1_13'
Beginpoint: Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.699
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.699
- Arrival Time                  5.955
= Slack Time                  -21.654
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                                          |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------------------------------------+------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                      |            |       |   0.000 |  -21.654 | 
     | clk__L1_I0/A                                   |   ^   | clk                                      | IN_5VX16   | 0.000 |   0.000 |  -21.653 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.729 |   0.729 |  -20.925 | 
     | clk__L2_I3/A                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.018 |   0.747 |  -20.907 | 
     | clk__L2_I3/Q                                   |   ^   | clk__L2_N3                               | IN_5VX16   | 0.859 |   1.606 |  -20.048 | 
     | clk__L3_I7/A                                   |   ^   | clk__L2_N3                               | BU_5VX16   | 0.015 |   1.621 |  -20.033 | 
     | clk__L3_I7/Q                                   |   ^   | clk__L3_N7                               | BU_5VX16   | 0.490 |   2.110 |  -19.544 | 
     | clk__L4_I14/A                                  |   ^   | clk__L3_N7                               | BU_5VX16   | 0.011 |   2.121 |  -19.533 | 
     | clk__L4_I14/Q                                  |   ^   | clk__L4_N14                              | BU_5VX16   | 0.592 |   2.713 |  -18.941 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/C |   ^   | clk__L4_N14                              | DFRQ_5VX1  | 0.022 |   2.735 |  -18.919 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | DFRQ_5VX1  | 1.263 |   3.998 |  -17.656 | 
     | Subsystem_timigcontroller_d1_2/g191/B          |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | AND2_5VX2  | 0.000 |   3.998 |  -17.656 | 
     | Subsystem_timigcontroller_d1_2/g191/Q          |   v   | enable_r1_1_13_1                         | AND2_5VX2  | 0.769 |   4.767 |  -16.887 | 
     | g1708/B                                        |   v   | enable_r1_1_13_1                         | NA2_5VX4   | 0.000 |   4.767 |  -16.887 | 
     | g1708/Q                                        |   ^   | n_31                                     | NA2_5VX4   | 0.902 |   5.669 |  -15.985 | 
     | g1629/B                                        |   ^   | n_31                                     | NO2I1_5VX1 | 0.004 |   5.674 |  -15.980 | 
     | g1629/Q                                        |   v   | n_75                                     | NO2I1_5VX1 | 0.281 |   5.955 |  -15.699 | 
     | Upsample3_bypass_reg_reg[6]/D                  |   v   | n_75                                     | DFRQ_5VX4  | 0.000 |   5.955 |  -15.699 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |   21.654 | 
     | Upsample3_bypass_reg_reg[6]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |   21.654 | 
     +-------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin Upsample3_bypass_reg_reg[3]/C 
Endpoint:   Upsample3_bypass_reg_reg[3]/D                  (v) checked with  
leading edge of 'clk_1_13'
Beginpoint: Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.698
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.698
- Arrival Time                  5.955
= Slack Time                  -21.653
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                                          |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------------------------------------+------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                      |            |       |   0.000 |  -21.653 | 
     | clk__L1_I0/A                                   |   ^   | clk                                      | IN_5VX16   | 0.000 |   0.000 |  -21.653 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.729 |   0.729 |  -20.924 | 
     | clk__L2_I3/A                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.018 |   0.747 |  -20.906 | 
     | clk__L2_I3/Q                                   |   ^   | clk__L2_N3                               | IN_5VX16   | 0.859 |   1.606 |  -20.047 | 
     | clk__L3_I7/A                                   |   ^   | clk__L2_N3                               | BU_5VX16   | 0.015 |   1.621 |  -20.032 | 
     | clk__L3_I7/Q                                   |   ^   | clk__L3_N7                               | BU_5VX16   | 0.490 |   2.110 |  -19.543 | 
     | clk__L4_I14/A                                  |   ^   | clk__L3_N7                               | BU_5VX16   | 0.011 |   2.121 |  -19.532 | 
     | clk__L4_I14/Q                                  |   ^   | clk__L4_N14                              | BU_5VX16   | 0.592 |   2.713 |  -18.940 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/C |   ^   | clk__L4_N14                              | DFRQ_5VX1  | 0.022 |   2.735 |  -18.918 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | DFRQ_5VX1  | 1.263 |   3.998 |  -17.655 | 
     | Subsystem_timigcontroller_d1_2/g191/B          |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | AND2_5VX2  | 0.000 |   3.998 |  -17.655 | 
     | Subsystem_timigcontroller_d1_2/g191/Q          |   v   | enable_r1_1_13_1                         | AND2_5VX2  | 0.769 |   4.767 |  -16.886 | 
     | g1708/B                                        |   v   | enable_r1_1_13_1                         | NA2_5VX4   | 0.000 |   4.767 |  -16.886 | 
     | g1708/Q                                        |   ^   | n_31                                     | NA2_5VX4   | 0.902 |   5.669 |  -15.984 | 
     | g1636/B                                        |   ^   | n_31                                     | NO2I1_5VX1 | 0.009 |   5.678 |  -15.975 | 
     | g1636/Q                                        |   v   | n_68                                     | NO2I1_5VX1 | 0.276 |   5.954 |  -15.699 | 
     | Upsample3_bypass_reg_reg[3]/D                  |   v   | n_68                                     | DFRQ_5VX4  | 0.000 |   5.955 |  -15.698 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |   21.653 | 
     | Upsample3_bypass_reg_reg[3]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |   21.653 | 
     +-------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin Upsample3_bypass_reg_reg[7]/C 
Endpoint:   Upsample3_bypass_reg_reg[7]/D                  (v) checked with  
leading edge of 'clk_1_13'
Beginpoint: Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.698
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.698
- Arrival Time                  5.954
= Slack Time                  -21.653
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                                          |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------------------------------------+------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                      |            |       |   0.000 |  -21.653 | 
     | clk__L1_I0/A                                   |   ^   | clk                                      | IN_5VX16   | 0.000 |   0.000 |  -21.652 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.729 |   0.729 |  -20.924 | 
     | clk__L2_I3/A                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.018 |   0.747 |  -20.906 | 
     | clk__L2_I3/Q                                   |   ^   | clk__L2_N3                               | IN_5VX16   | 0.859 |   1.606 |  -20.047 | 
     | clk__L3_I7/A                                   |   ^   | clk__L2_N3                               | BU_5VX16   | 0.015 |   1.621 |  -20.032 | 
     | clk__L3_I7/Q                                   |   ^   | clk__L3_N7                               | BU_5VX16   | 0.490 |   2.110 |  -19.543 | 
     | clk__L4_I14/A                                  |   ^   | clk__L3_N7                               | BU_5VX16   | 0.011 |   2.121 |  -19.532 | 
     | clk__L4_I14/Q                                  |   ^   | clk__L4_N14                              | BU_5VX16   | 0.592 |   2.713 |  -18.940 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/C |   ^   | clk__L4_N14                              | DFRQ_5VX1  | 0.022 |   2.735 |  -18.918 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | DFRQ_5VX1  | 1.263 |   3.998 |  -17.655 | 
     | Subsystem_timigcontroller_d1_2/g191/B          |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | AND2_5VX2  | 0.000 |   3.998 |  -17.655 | 
     | Subsystem_timigcontroller_d1_2/g191/Q          |   v   | enable_r1_1_13_1                         | AND2_5VX2  | 0.769 |   4.767 |  -16.886 | 
     | g1708/B                                        |   v   | enable_r1_1_13_1                         | NA2_5VX4   | 0.000 |   4.767 |  -16.886 | 
     | g1708/Q                                        |   ^   | n_31                                     | NA2_5VX4   | 0.902 |   5.669 |  -15.983 | 
     | g1630/B                                        |   ^   | n_31                                     | NO2I1_5VX1 | 0.008 |   5.677 |  -15.976 | 
     | g1630/Q                                        |   v   | n_74                                     | NO2I1_5VX1 | 0.277 |   5.954 |  -15.699 | 
     | Upsample3_bypass_reg_reg[7]/D                  |   v   | n_74                                     | DFRQ_5VX4  | 0.000 |   5.954 |  -15.698 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |   21.653 | 
     | Upsample3_bypass_reg_reg[7]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |   21.653 | 
     +-------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin Downsample4_out1_reg[12]/C 
Endpoint:   Downsample4_out1_reg[12]/D (^) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[12]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.284
+ Phase Shift                  10.000
- Uncertainty                  25.000
= Required Time               -15.284
- Arrival Time                  6.369
= Slack Time                  -21.653
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                            |       |                   |           |       |  Time   |   Time   | 
     |----------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | clk                        |   ^   | clk               |           |       |   0.000 |  -21.652 | 
     | clk__L1_I0/A               |   ^   | clk               | IN_5VX16  | 0.000 |   0.000 |  -21.652 | 
     | clk__L1_I0/Q               |   v   | clk__L1_N0        | IN_5VX16  | 0.729 |   0.729 |  -20.924 | 
     | clk__L2_I2/A               |   v   | clk__L1_N0        | IN_5VX16  | 0.018 |   0.747 |  -20.906 | 
     | clk__L2_I2/Q               |   ^   | clk__L2_N2        | IN_5VX16  | 0.850 |   1.597 |  -20.056 | 
     | clk__L3_I5/A               |   ^   | clk__L2_N2        | BU_5VX16  | 0.014 |   1.610 |  -20.042 | 
     | clk__L3_I5/Q               |   ^   | clk__L3_N5        | BU_5VX16  | 0.486 |   2.097 |  -19.556 | 
     | clk__L4_I12/A              |   ^   | clk__L3_N5        | BU_5VX16  | 0.011 |   2.108 |  -19.545 | 
     | clk__L4_I12/Q              |   ^   | clk__L4_N12       | BU_5VX16  | 0.576 |   2.684 |  -18.969 | 
     | Filter_out1_1_reg[12]/C    |   ^   | clk__L4_N12       | DFRQ_5VX1 | 0.028 |   2.712 |  -18.941 | 
     | Filter_out1_1_reg[12]/Q    |   ^   | Filter_out1_1[12] | DFRQ_5VX1 | 1.568 |   4.280 |  -17.373 | 
     | g1648/A                    |   ^   | Filter_out1_1[12] | AND2_5VX2 | 0.000 |   4.280 |  -17.373 | 
     | g1648/Q                    |   ^   | n_56              | AND2_5VX2 | 0.775 |   5.055 |  -16.597 | 
     | FE_PHC5514_n_56/A          |   ^   | n_56              | IN_5VX4   | 0.002 |   5.057 |  -16.596 | 
     | FE_PHC5514_n_56/Q          |   v   | FE_PHN5514_n_56   | IN_5VX4   | 0.316 |   5.373 |  -16.279 | 
     | FE_PHC3157_n_56/A          |   v   | FE_PHN5514_n_56   | IN_5VX8   | 0.002 |   5.375 |  -16.278 | 
     | FE_PHC3157_n_56/Q          |   ^   | FE_PHN3157_n_56   | IN_5VX8   | 0.239 |   5.614 |  -16.038 | 
     | FE_PHC5813_n_56/A          |   ^   | FE_PHN3157_n_56   | IN_5VX8   | 0.002 |   5.616 |  -16.037 | 
     | FE_PHC5813_n_56/Q          |   v   | FE_PHN5813_n_56   | IN_5VX8   | 0.195 |   5.811 |  -15.841 | 
     | FE_PHC5779_n_56/A          |   v   | FE_PHN5813_n_56   | IN_5VX8   | 0.003 |   5.814 |  -15.838 | 
     | FE_PHC5779_n_56/Q          |   ^   | FE_PHN5779_n_56   | IN_5VX8   | 0.115 |   5.929 |  -15.723 | 
     | FE_PHC5869_n_56/A          |   ^   | FE_PHN5779_n_56   | BU_5VX1   | 0.000 |   5.929 |  -15.723 | 
     | FE_PHC5869_n_56/Q          |   ^   | FE_PHN5869_n_56   | BU_5VX1   | 0.439 |   6.369 |  -15.284 | 
     | Downsample4_out1_reg[12]/D |   ^   | FE_PHN5869_n_56   | DFRQ_5VX4 | 0.000 |   6.369 |  -15.284 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                            |       |         |           |       |  Time   |   Time   | 
     |----------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                    |   ^   | clk_1_5 |           |       |   0.000 |   21.653 | 
     | Downsample4_out1_reg[12]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |   21.653 | 
     +---------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin Downsample4_out1_reg[9]/C 
Endpoint:   Downsample4_out1_reg[9]/D (^) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[9]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.288
+ Phase Shift                  10.000
- Uncertainty                  25.000
= Required Time               -15.288
- Arrival Time                  6.344
= Slack Time                  -21.632
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                           |       |                  |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk              |           |       |   0.000 |  -21.632 | 
     | clk__L1_I0/A              |   ^   | clk              | IN_5VX16  | 0.000 |   0.000 |  -21.631 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0       | IN_5VX16  | 0.729 |   0.729 |  -20.903 | 
     | clk__L2_I2/A              |   v   | clk__L1_N0       | IN_5VX16  | 0.018 |   0.747 |  -20.885 | 
     | clk__L2_I2/Q              |   ^   | clk__L2_N2       | IN_5VX16  | 0.850 |   1.597 |  -20.035 | 
     | clk__L3_I4/A              |   ^   | clk__L2_N2       | BU_5VX12  | 0.014 |   1.610 |  -20.022 | 
     | clk__L3_I4/Q              |   ^   | clk__L3_N4       | BU_5VX12  | 0.514 |   2.124 |  -19.508 | 
     | clk__L4_I10/A             |   ^   | clk__L3_N4       | BU_5VX16  | 0.010 |   2.134 |  -19.498 | 
     | clk__L4_I10/Q             |   ^   | clk__L4_N10      | BU_5VX16  | 0.500 |   2.634 |  -18.998 | 
     | Filter_out1_1_reg[9]/C    |   ^   | clk__L4_N10      | DFRQ_5VX1 | 0.018 |   2.651 |  -18.980 | 
     | Filter_out1_1_reg[9]/Q    |   ^   | Filter_out1_1[9] | DFRQ_5VX1 | 1.515 |   4.167 |  -17.465 | 
     | g1626/A                   |   ^   | Filter_out1_1[9] | AND2_5VX2 | 0.000 |   4.167 |  -17.465 | 
     | g1626/Q                   |   ^   | n_78             | AND2_5VX2 | 0.987 |   5.154 |  -16.478 | 
     | FE_PHC3178_n_78/A         |   ^   | n_78             | IN_5VX8   | 0.003 |   5.157 |  -16.475 | 
     | FE_PHC3178_n_78/Q         |   v   | FE_PHN3178_n_78  | IN_5VX8   | 0.301 |   5.458 |  -16.174 | 
     | FE_PHC5513_n_78/A         |   v   | FE_PHN3178_n_78  | IN_5VX8   | 0.008 |   5.465 |  -16.167 | 
     | FE_PHC5513_n_78/Q         |   ^   | FE_PHN5513_n_78  | IN_5VX8   | 0.170 |   5.635 |  -15.997 | 
     | FE_PHC5863_n_78/A         |   ^   | FE_PHN5513_n_78  | BU_5VX1   | 0.001 |   5.636 |  -15.995 | 
     | FE_PHC5863_n_78/Q         |   ^   | FE_PHN5863_n_78  | BU_5VX1   | 0.708 |   6.344 |  -15.288 | 
     | Downsample4_out1_reg[9]/D |   ^   | FE_PHN5863_n_78  | DFRQ_5VX2 | 0.000 |   6.344 |  -15.288 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |       |         |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                   |   ^   | clk_1_5 |           |       |   0.000 |   21.632 | 
     | Downsample4_out1_reg[9]/C |   ^   | clk_1_5 | DFRQ_5VX2 | 0.000 |   0.000 |   21.632 | 
     +--------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin Upsample3_bypass_reg_reg[5]/C 
Endpoint:   Upsample3_bypass_reg_reg[5]/D                  (v) checked with  
leading edge of 'clk_1_13'
Beginpoint: Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.692
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.692
- Arrival Time                  5.912
= Slack Time                  -21.604
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                                          |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------------------------------------+------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                      |            |       |   0.000 |  -21.604 | 
     | clk__L1_I0/A                                   |   ^   | clk                                      | IN_5VX16   | 0.000 |   0.000 |  -21.604 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.729 |   0.729 |  -20.875 | 
     | clk__L2_I3/A                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.018 |   0.747 |  -20.857 | 
     | clk__L2_I3/Q                                   |   ^   | clk__L2_N3                               | IN_5VX16   | 0.859 |   1.606 |  -19.999 | 
     | clk__L3_I7/A                                   |   ^   | clk__L2_N3                               | BU_5VX16   | 0.015 |   1.621 |  -19.984 | 
     | clk__L3_I7/Q                                   |   ^   | clk__L3_N7                               | BU_5VX16   | 0.490 |   2.110 |  -19.494 | 
     | clk__L4_I14/A                                  |   ^   | clk__L3_N7                               | BU_5VX16   | 0.011 |   2.121 |  -19.483 | 
     | clk__L4_I14/Q                                  |   ^   | clk__L4_N14                              | BU_5VX16   | 0.592 |   2.713 |  -18.891 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/C |   ^   | clk__L4_N14                              | DFRQ_5VX1  | 0.022 |   2.735 |  -18.869 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | DFRQ_5VX1  | 1.263 |   3.998 |  -17.607 | 
     | Subsystem_timigcontroller_d1_2/g191/B          |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | AND2_5VX2  | 0.000 |   3.998 |  -17.606 | 
     | Subsystem_timigcontroller_d1_2/g191/Q          |   v   | enable_r1_1_13_1                         | AND2_5VX2  | 0.769 |   4.767 |  -16.837 | 
     | g1708/B                                        |   v   | enable_r1_1_13_1                         | NA2_5VX4   | 0.000 |   4.767 |  -16.837 | 
     | g1708/Q                                        |   ^   | n_31                                     | NA2_5VX4   | 0.902 |   5.669 |  -15.935 | 
     | g1638/B                                        |   ^   | n_31                                     | NO2I1_5VX2 | 0.006 |   5.675 |  -15.929 | 
     | g1638/Q                                        |   v   | n_66                                     | NO2I1_5VX2 | 0.236 |   5.912 |  -15.692 | 
     | Upsample3_bypass_reg_reg[5]/D                  |   v   | n_66                                     | DFRQ_5VX4  | 0.000 |   5.912 |  -15.692 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |   21.604 | 
     | Upsample3_bypass_reg_reg[5]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |   21.604 | 
     +-------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin Downsample4_out1_reg[13]/C 
Endpoint:   Downsample4_out1_reg[13]/D (^) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[13]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.283
+ Phase Shift                  10.000
- Uncertainty                  25.000
= Required Time               -15.283
- Arrival Time                  6.299
= Slack Time                  -21.582
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                            |       |                   |           |       |  Time   |   Time   | 
     |----------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | clk                        |   ^   | clk               |           |       |   0.000 |  -21.582 | 
     | clk__L1_I0/A               |   ^   | clk               | IN_5VX16  | 0.000 |   0.000 |  -21.582 | 
     | clk__L1_I0/Q               |   v   | clk__L1_N0        | IN_5VX16  | 0.729 |   0.729 |  -20.853 | 
     | clk__L2_I2/A               |   v   | clk__L1_N0        | IN_5VX16  | 0.018 |   0.747 |  -20.836 | 
     | clk__L2_I2/Q               |   ^   | clk__L2_N2        | IN_5VX16  | 0.850 |   1.596 |  -19.986 | 
     | clk__L3_I5/A               |   ^   | clk__L2_N2        | BU_5VX16  | 0.014 |   1.610 |  -19.972 | 
     | clk__L3_I5/Q               |   ^   | clk__L3_N5        | BU_5VX16  | 0.486 |   2.097 |  -19.486 | 
     | clk__L4_I12/A              |   ^   | clk__L3_N5        | BU_5VX16  | 0.011 |   2.107 |  -19.475 | 
     | clk__L4_I12/Q              |   ^   | clk__L4_N12       | BU_5VX16  | 0.576 |   2.684 |  -18.899 | 
     | Filter_out1_1_reg[13]/C    |   ^   | clk__L4_N12       | DFRQ_5VX1 | 0.028 |   2.712 |  -18.871 | 
     | Filter_out1_1_reg[13]/Q    |   ^   | Filter_out1_1[13] | DFRQ_5VX1 | 1.541 |   4.253 |  -17.329 | 
     | g1649/A                    |   ^   | Filter_out1_1[13] | AND2_5VX2 | 0.000 |   4.253 |  -17.329 | 
     | g1649/Q                    |   ^   | n_55              | AND2_5VX2 | 0.865 |   5.118 |  -16.464 | 
     | FE_PHC3145_n_55/A          |   ^   | n_55              | IN_5VX8   | 0.001 |   5.119 |  -16.464 | 
     | FE_PHC3145_n_55/Q          |   v   | FE_PHN3145_n_55   | IN_5VX8   | 0.233 |   5.351 |  -16.231 | 
     | FE_PHC3097_n_55/A          |   v   | FE_PHN3145_n_55   | IN_5VX8   | 0.001 |   5.352 |  -16.230 | 
     | FE_PHC3097_n_55/Q          |   ^   | FE_PHN3097_n_55   | IN_5VX8   | 0.220 |   5.572 |  -16.010 | 
     | FE_PHC5805_n_55/A          |   ^   | FE_PHN3097_n_55   | IN_5VX8   | 0.002 |   5.574 |  -16.008 | 
     | FE_PHC5805_n_55/Q          |   v   | FE_PHN5805_n_55   | IN_5VX8   | 0.174 |   5.748 |  -15.834 | 
     | FE_PHC5764_n_55/A          |   v   | FE_PHN5805_n_55   | IN_5VX8   | 0.001 |   5.749 |  -15.833 | 
     | FE_PHC5764_n_55/Q          |   ^   | FE_PHN5764_n_55   | IN_5VX8   | 0.117 |   5.866 |  -15.716 | 
     | FE_PHC5867_n_55/A          |   ^   | FE_PHN5764_n_55   | BU_5VX1   | 0.000 |   5.867 |  -15.716 | 
     | FE_PHC5867_n_55/Q          |   ^   | FE_PHN5867_n_55   | BU_5VX1   | 0.432 |   6.299 |  -15.284 | 
     | Downsample4_out1_reg[13]/D |   ^   | FE_PHN5867_n_55   | DFRQ_5VX4 | 0.000 |   6.299 |  -15.283 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                            |       |         |           |       |  Time   |   Time   | 
     |----------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                    |   ^   | clk_1_5 |           |       |   0.000 |   21.582 | 
     | Downsample4_out1_reg[13]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |   21.582 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin Downsample4_out1_reg[17]/C 
Endpoint:   Downsample4_out1_reg[17]/D (^) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[17]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.290
+ Phase Shift                  10.000
- Uncertainty                  25.000
= Required Time               -15.290
- Arrival Time                  6.257
= Slack Time                  -21.547
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                            |       |                   |           |       |  Time   |   Time   | 
     |----------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | clk                        |   ^   | clk               |           |       |   0.000 |  -21.547 | 
     | clk__L1_I0/A               |   ^   | clk               | IN_5VX16  | 0.000 |   0.000 |  -21.546 | 
     | clk__L1_I0/Q               |   v   | clk__L1_N0        | IN_5VX16  | 0.729 |   0.729 |  -20.818 | 
     | clk__L2_I2/A               |   v   | clk__L1_N0        | IN_5VX16  | 0.018 |   0.747 |  -20.800 | 
     | clk__L2_I2/Q               |   ^   | clk__L2_N2        | IN_5VX16  | 0.850 |   1.597 |  -19.950 | 
     | clk__L3_I4/A               |   ^   | clk__L2_N2        | BU_5VX12  | 0.014 |   1.610 |  -19.937 | 
     | clk__L3_I4/Q               |   ^   | clk__L3_N4        | BU_5VX12  | 0.514 |   2.124 |  -19.423 | 
     | clk__L4_I10/A              |   ^   | clk__L3_N4        | BU_5VX16  | 0.010 |   2.134 |  -19.413 | 
     | clk__L4_I10/Q              |   ^   | clk__L4_N10       | BU_5VX16  | 0.500 |   2.634 |  -18.913 | 
     | Filter_out1_1_reg[17]/C    |   ^   | clk__L4_N10       | DFRQ_5VX1 | 0.019 |   2.653 |  -18.894 | 
     | Filter_out1_1_reg[17]/Q    |   ^   | Filter_out1_1[17] | DFRQ_5VX1 | 1.544 |   4.197 |  -17.350 | 
     | g1631/A                    |   ^   | Filter_out1_1[17] | AND2_5VX2 | 0.000 |   4.197 |  -17.350 | 
     | g1631/Q                    |   ^   | n_73              | AND2_5VX2 | 0.960 |   5.157 |  -16.390 | 
     | FE_PHC3144_n_73/A          |   ^   | n_73              | IN_5VX8   | 0.003 |   5.160 |  -16.387 | 
     | FE_PHC3144_n_73/Q          |   v   | FE_PHN3144_n_73   | IN_5VX8   | 0.255 |   5.415 |  -16.132 | 
     | FE_PHC3088_n_73/A          |   v   | FE_PHN3144_n_73   | IN_5VX8   | 0.002 |   5.417 |  -16.130 | 
     | FE_PHC3088_n_73/Q          |   ^   | FE_PHN3088_n_73   | IN_5VX8   | 0.166 |   5.582 |  -15.965 | 
     | FE_PHC5864_n_73/A          |   ^   | FE_PHN3088_n_73   | BU_5VX1   | 0.001 |   5.583 |  -15.963 | 
     | FE_PHC5864_n_73/Q          |   ^   | FE_PHN5864_n_73   | BU_5VX1   | 0.674 |   6.257 |  -15.290 | 
     | Downsample4_out1_reg[17]/D |   ^   | FE_PHN5864_n_73   | DFRQ_5VX4 | 0.000 |   6.257 |  -15.290 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                            |       |         |           |       |  Time   |   Time   | 
     |----------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                    |   ^   | clk_1_5 |           |       |   0.000 |   21.547 | 
     | Downsample4_out1_reg[17]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |   21.547 | 
     +---------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin Filter_1_1/BodyDelay23_out1_reg[5]/C 
Endpoint:   Filter_1_1/BodyDelay23_out1_reg[5]/D   (v) checked with  leading 
edge of 'clk'
Beginpoint: Filter_1_1/delayMatch6_reg_reg[1][9]/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          2.550
- Setup                         0.729
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                46.821
- Arrival Time                 66.502
= Slack Time                  -19.681
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |                Net                 |    Cell    | Delay | Arrival | Required | 
     |                                        |       |                                    |            |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------------------------------+------------+-------+---------+----------| 
     | clk                                    |   ^   | clk                                |            |       |   0.000 |  -19.681 | 
     | clk__L1_I0/A                           |   ^   | clk                                | IN_5VX16   | 0.000 |   0.001 |  -19.680 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0                         | IN_5VX16   | 0.729 |   0.729 |  -18.952 | 
     | clk__L2_I2/A                           |   v   | clk__L1_N0                         | IN_5VX16   | 0.018 |   0.747 |  -18.934 | 
     | clk__L2_I2/Q                           |   ^   | clk__L2_N2                         | IN_5VX16   | 0.850 |   1.597 |  -18.084 | 
     | clk__L3_I5/A                           |   ^   | clk__L2_N2                         | BU_5VX16   | 0.014 |   1.611 |  -18.070 | 
     | clk__L3_I5/Q                           |   ^   | clk__L3_N5                         | BU_5VX16   | 0.486 |   2.097 |  -17.584 | 
     | clk__L4_I11/A                          |   ^   | clk__L3_N5                         | BU_5VX16   | 0.011 |   2.108 |  -17.573 | 
     | clk__L4_I11/Q                          |   ^   | clk__L4_N11                        | BU_5VX16   | 0.588 |   2.696 |  -16.985 | 
     | Filter_1_1/delayMatch6_reg_reg[1][9]/C |   ^   | clk__L4_N11                        | DFRQ_5VX2  | 0.010 |   2.706 |  -16.975 | 
     | Filter_1_1/delayMatch6_reg_reg[1][9]/Q |   v   | Filter_1_1/s_3_out1_3[9]           | DFRQ_5VX2  | 1.505 |   4.211 |  -15.470 | 
     | Filter_1_1/add_870_48/g1559/B          |   v   | Filter_1_1/s_3_out1_3[9]           | OR2_5VX2   | 0.001 |   4.212 |  -15.469 | 
     | Filter_1_1/add_870_48/g1559/Q          |   v   | Filter_1_1/add_870_48/n_30         | OR2_5VX2   | 0.912 |   5.125 |  -14.556 | 
     | Filter_1_1/add_870_48/g1527/A          |   v   | Filter_1_1/add_870_48/n_30         | NA22_5VX2  | 0.001 |   5.126 |  -14.556 | 
     | Filter_1_1/add_870_48/g1527/Q          |   v   | Filter_1_1/add_870_48/n_64         | NA22_5VX2  | 0.675 |   5.800 |  -13.881 | 
     | Filter_1_1/add_870_48/g1520/A          |   v   | Filter_1_1/add_870_48/n_64         | NA2_5VX2   | 0.000 |   5.801 |  -13.880 | 
     | Filter_1_1/add_870_48/g1520/Q          |   ^   | Filter_1_1/add_870_48/n_70         | NA2_5VX2   | 0.333 |   6.134 |  -13.547 | 
     | Filter_1_1/add_870_48/g1513/A          |   ^   | Filter_1_1/add_870_48/n_70         | NA22_5VX2  | 0.000 |   6.134 |  -13.547 | 
     | Filter_1_1/add_870_48/g1513/Q          |   ^   | Filter_1_1/add_870_48/n_76         | NA22_5VX2  | 0.645 |   6.779 |  -12.902 | 
     | Filter_1_1/add_870_48/g1507/A          |   ^   | Filter_1_1/add_870_48/n_76         | NA3_5VX2   | 0.000 |   6.779 |  -12.902 | 
     | Filter_1_1/add_870_48/g1507/Q          |   v   | Filter_1_1/add_870_48/n_81         | NA3_5VX2   | 0.420 |   7.199 |  -12.482 | 
     | Filter_1_1/add_870_48/g1502/A          |   v   | Filter_1_1/add_870_48/n_81         | NA22_5VX2  | 0.000 |   7.199 |  -12.482 | 
     | Filter_1_1/add_870_48/g1502/Q          |   v   | Filter_1_1/add_870_48/n_86         | NA22_5VX2  | 0.793 |   7.993 |  -11.688 | 
     | Filter_1_1/add_870_48/g1597/CI         |   v   | Filter_1_1/add_870_48/n_86         | FA_5VX2    | 0.001 |   7.994 |  -11.687 | 
     | Filter_1_1/add_870_48/g1597/CO         |   v   | Filter_1_1/add_870_48/n_162        | FA_5VX2    | 1.278 |   9.272 |  -10.409 | 
     | Filter_1_1/add_870_48/g1494/CI         |   v   | Filter_1_1/add_870_48/n_162        | FA_5VX2    | 0.000 |   9.272 |  -10.409 | 
     | Filter_1_1/add_870_48/g1494/CO         |   v   | Filter_1_1/add_870_48/n_93         | FA_5VX2    | 1.534 |  10.807 |   -8.874 | 
     | Filter_1_1/add_870_48/g1493/A          |   v   | Filter_1_1/add_870_48/n_93         | NA2_5VX2   | 0.002 |  10.809 |   -8.872 | 
     | Filter_1_1/add_870_48/g1493/Q          |   ^   | Filter_1_1/add_870_48/n_94         | NA2_5VX2   | 0.511 |  11.320 |   -8.361 | 
     | Filter_1_1/add_870_48/g1492/A          |   ^   | Filter_1_1/add_870_48/n_94         | IN_5VX1    | 0.000 |  11.320 |   -8.361 | 
     | Filter_1_1/add_870_48/g1492/Q          |   v   | Filter_1_1/add_870_48/n_95         | IN_5VX1    | 0.367 |  11.688 |   -7.993 | 
     | Filter_1_1/add_870_48/g1487/A          |   v   | Filter_1_1/add_870_48/n_95         | NA22_5VX2  | 0.000 |  11.688 |   -7.993 | 
     | Filter_1_1/add_870_48/g1487/Q          |   v   | Filter_1_1/add_870_48/n_100        | NA22_5VX2  | 0.834 |  12.522 |   -7.160 | 
     | Filter_1_1/add_870_48/g1480/A          |   v   | Filter_1_1/add_870_48/n_100        | NA22_5VX2  | 0.001 |  12.523 |   -7.159 | 
     | Filter_1_1/add_870_48/g1480/Q          |   v   | Filter_1_1/add_870_48/n_106        | NA22_5VX2  | 0.904 |  13.426 |   -6.255 | 
     | Filter_1_1/add_870_48/g1472/B          |   v   | Filter_1_1/add_870_48/n_106        | EN2_5VX4   | 0.000 |  13.427 |   -6.255 | 
     | Filter_1_1/add_870_48/g1472/Q          |   ^   | Filter_1_1/HeadSum3_add_temp[19]   | EN2_5VX4   | 0.636 |  14.062 |   -5.619 | 
     | Filter_1_1/g18796/A                    |   ^   | Filter_1_1/HeadSum3_add_temp[19]   | NA4_5VX1   | 0.001 |  14.063 |   -5.618 | 
     | Filter_1_1/g18796/Q                    |   v   | Filter_1_1/n_1678                  | NA4_5VX1   | 0.691 |  14.755 |   -4.926 | 
     | Filter_1_1/g10729/AN                   |   v   | Filter_1_1/n_1678                  | NA3I2_5VX2 | 0.000 |  14.755 |   -4.926 | 
     | Filter_1_1/g10729/Q                    |   v   | Filter_1_1/n_1123                  | NA3I2_5VX2 | 1.124 |  15.879 |   -3.802 | 
     | Filter_1_1/g10728/A                    |   v   | Filter_1_1/n_1123                  | NA2_5VX2   | 0.000 |  15.879 |   -3.802 | 
     | Filter_1_1/g10728/Q                    |   ^   | Filter_1_1/n_1124                  | NA2_5VX2   | 0.514 |  16.393 |   -3.288 | 
     | Filter_1_1/g10727/A                    |   ^   | Filter_1_1/n_1124                  | NA2_5VX4   | 0.000 |  16.393 |   -3.288 | 
     | Filter_1_1/g10727/Q                    |   v   | Filter_1_1/n_1125                  | NA2_5VX4   | 0.378 |  16.771 |   -2.910 | 
     | Filter_1_1/FE_OFC105_n_1125/A          |   v   | Filter_1_1/n_1125                  | BU_5VX16   | 0.001 |  16.771 |   -2.910 | 
     | Filter_1_1/FE_OFC105_n_1125/Q          |   v   | Filter_1_1/FE_OFN105_n_1125        | BU_5VX16   | 0.607 |  17.379 |   -2.302 | 
     | Filter_1_1/g18831/C                    |   v   | Filter_1_1/FE_OFN105_n_1125        | NA22_5VX2  | 0.004 |  17.383 |   -2.298 | 
     | Filter_1_1/g18831/Q                    |   ^   | Filter_1_1/n_1713                  | NA22_5VX2  | 0.496 |  17.879 |   -1.802 | 
     | Filter_1_1/FE_OFC156_n_1713/A          |   ^   | Filter_1_1/n_1713                  | BU_5VX12   | 0.001 |  17.880 |   -1.801 | 
     | Filter_1_1/FE_OFC156_n_1713/Q          |   ^   | Filter_1_1/FE_OFN156_n_1713        | BU_5VX12   | 0.866 |  18.746 |   -0.935 | 
     | Filter_1_1/const_mul_790_65/g6716/A    |   ^   | Filter_1_1/FE_OFN156_n_1713        | IN_5VX1    | 0.039 |  18.785 |   -0.896 | 
     | Filter_1_1/const_mul_790_65/g6716/Q    |   v   | Filter_1_1/const_mul_790_65/n_78   | IN_5VX1    | 1.263 |  20.049 |    0.367 | 
     | Filter_1_1/const_mul_790_65/g6670/A    |   v   | Filter_1_1/const_mul_790_65/n_78   | AND2_5VX4  | 0.001 |  20.050 |    0.369 | 
     | Filter_1_1/const_mul_790_65/g6670/Q    |   v   | Filter_1_1/const_mul_790_65/n_124  | AND2_5VX4  | 1.030 |  21.079 |    1.398 | 
     | Filter_1_1/const_mul_790_65/g6780/C    |   v   | Filter_1_1/const_mul_790_65/n_124  | AO21_5VX2  | 0.002 |  21.081 |    1.400 | 
     | Filter_1_1/const_mul_790_65/g6780/Q    |   v   | Filter_1_1/const_mul_790_65/n_0    | AO21_5VX2  | 0.906 |  21.987 |    2.306 | 
     | Filter_1_1/const_mul_790_65/g6344/A    |   v   | Filter_1_1/const_mul_790_65/n_0    | FA_5VX1    | 0.000 |  21.987 |    2.306 | 
     | Filter_1_1/const_mul_790_65/g6344/S    |   ^   | Filter_1_1/const_mul_790_65/n_416  | FA_5VX1    | 2.011 |  23.999 |    4.317 | 
     | Filter_1_1/const_mul_790_65/g6285/CI   |   ^   | Filter_1_1/const_mul_790_65/n_416  | FA_5VX1    | 0.000 |  23.999 |    4.318 | 
     | Filter_1_1/const_mul_790_65/g6285/S    |   ^   | Filter_1_1/const_mul_790_65/n_478  | FA_5VX1    | 1.921 |  25.920 |    6.239 | 
     | Filter_1_1/const_mul_790_65/g6182/CI   |   ^   | Filter_1_1/const_mul_790_65/n_478  | FA_5VX1    | 0.000 |  25.921 |    6.239 | 
     | Filter_1_1/const_mul_790_65/g6182/S    |   v   | Filter_1_1/const_mul_790_65/n_582  | FA_5VX1    | 1.606 |  27.527 |    7.846 | 
     | Filter_1_1/const_mul_790_65/g6745/AN   |   v   | Filter_1_1/const_mul_790_65/n_582  | NO2I1_5VX2 | 0.000 |  27.527 |    7.846 | 
     | Filter_1_1/const_mul_790_65/g6745/Q    |   v   | Filter_1_1/const_mul_790_65/n_35   | NO2I1_5VX2 | 0.610 |  28.138 |    8.456 | 
     | Filter_1_1/const_mul_790_65/g6788/B    |   v   | Filter_1_1/const_mul_790_65/n_35   | CAG_5VX2   | 0.000 |  28.138 |    8.457 | 
     | Filter_1_1/const_mul_790_65/g6788/CO   |   v   | Filter_1_1/const_mul_790_65/n_720  | CAG_5VX2   | 1.131 |  29.269 |    9.587 | 
     | Filter_1_1/const_mul_790_65/g6820/C    |   v   | Filter_1_1/const_mul_790_65/n_720  | AO21_5VX2  | 0.000 |  29.269 |    9.588 | 
     | Filter_1_1/const_mul_790_65/g6820/Q    |   v   | Filter_1_1/const_mul_790_65/n_752  | AO21_5VX2  | 0.881 |  30.150 |   10.469 | 
     | Filter_1_1/const_mul_790_65/g6819/A    |   v   | Filter_1_1/const_mul_790_65/n_752  | NA2_5VX2   | 0.000 |  30.150 |   10.469 | 
     | Filter_1_1/const_mul_790_65/g6819/Q    |   ^   | Filter_1_1/const_mul_790_65/n_753  | NA2_5VX2   | 0.324 |  30.474 |   10.793 | 
     | Filter_1_1/const_mul_790_65/g6816/A    |   ^   | Filter_1_1/const_mul_790_65/n_753  | AND3_5VX2  | 0.000 |  30.474 |   10.793 | 
     | Filter_1_1/const_mul_790_65/g6816/Q    |   ^   | Filter_1_1/const_mul_790_65/n_748  | AND3_5VX2  | 0.840 |  31.315 |   11.634 | 
     | Filter_1_1/const_mul_790_65/g6815/A    |   ^   | Filter_1_1/const_mul_790_65/n_748  | ON21_5VX4  | 0.001 |  31.316 |   11.635 | 
     | Filter_1_1/const_mul_790_65/g6815/Q    |   v   | Filter_1_1/const_mul_790_65/n_749  | ON21_5VX4  | 0.938 |  32.254 |   12.572 | 
     | Filter_1_1/const_mul_790_65/g6091/C    |   v   | Filter_1_1/const_mul_790_65/n_749  | AO31_5VX2  | 0.001 |  32.254 |   12.573 | 
     | Filter_1_1/const_mul_790_65/g6091/Q    |   v   | Filter_1_1/const_mul_790_65/n_644  | AO31_5VX2  | 0.920 |  33.175 |   13.493 | 
     | Filter_1_1/const_mul_790_65/g6089/CI   |   v   | Filter_1_1/const_mul_790_65/n_644  | FA_5VX2    | 0.001 |  33.176 |   13.494 | 
     | Filter_1_1/const_mul_790_65/g6089/CO   |   v   | Filter_1_1/const_mul_790_65/n_646  | FA_5VX2    | 1.253 |  34.429 |   14.748 | 
     | Filter_1_1/const_mul_790_65/g6088/CI   |   v   | Filter_1_1/const_mul_790_65/n_646  | FA_5VX2    | 0.000 |  34.429 |   14.748 | 
     | Filter_1_1/const_mul_790_65/g6088/CO   |   v   | Filter_1_1/const_mul_790_65/n_59   | FA_5VX2    | 1.683 |  36.112 |   16.431 | 
     | Filter_1_1/const_mul_790_65/g6082/A    |   v   | Filter_1_1/const_mul_790_65/n_59   | NA22_5VX2  | 0.001 |  36.113 |   16.432 | 
     | Filter_1_1/const_mul_790_65/g6082/Q    |   v   | Filter_1_1/const_mul_790_65/n_652  | NA22_5VX2  | 0.886 |  36.999 |   17.318 | 
     | Filter_1_1/const_mul_790_65/g6068/B    |   v   | Filter_1_1/const_mul_790_65/n_652  | EO2_5VX1   | 0.000 |  36.999 |   17.318 | 
     | Filter_1_1/const_mul_790_65/g6068/Q    |   ^   | Filter_1_1/a_2_3_mul_temp[40]      | EO2_5VX1   | 1.929 |  38.929 |   19.247 | 
     | Filter_1_1/g18820/B                    |   ^   | Filter_1_1/a_2_3_mul_temp[40]      | AND4_5VX2  | 0.002 |  38.930 |   19.249 | 
     | Filter_1_1/g18820/Q                    |   ^   | Filter_1_1/n_1702                  | AND4_5VX2  | 1.328 |  40.259 |   20.577 | 
     | Filter_1_1/g10708/C                    |   ^   | Filter_1_1/n_1702                  | NA4_5VX2   | 0.001 |  40.260 |   20.579 | 
     | Filter_1_1/g10708/Q                    |   v   | Filter_1_1/n_916                   | NA4_5VX2   | 0.517 |  40.776 |   21.095 | 
     | Filter_1_1/g18746/C                    |   v   | Filter_1_1/n_916                   | NO3_5VX1   | 0.000 |  40.777 |   21.095 | 
     | Filter_1_1/g18746/Q                    |   ^   | Filter_1_1/n_918                   | NO3_5VX1   | 1.049 |  41.826 |   22.145 | 
     | Filter_1_1/g18745/A                    |   ^   | Filter_1_1/n_918                   | ON21_5VX4  | 0.000 |  41.826 |   22.145 | 
     | Filter_1_1/g18745/Q                    |   v   | Filter_1_1/n_920                   | ON21_5VX4  | 1.316 |  43.143 |   23.461 | 
     | Filter_1_1/g18735/C                    |   v   | Filter_1_1/n_920                   | NA22_5VX2  | 0.005 |  43.148 |   23.467 | 
     | Filter_1_1/g18735/Q                    |   ^   | Filter_1_1/a_2_3_out1[1]           | NA22_5VX2  | 0.622 |  43.770 |   24.089 | 
     | Filter_1_1/sub_842_52/g597/A           |   ^   | Filter_1_1/a_2_3_out1[1]           | NA2_5VX2   | 0.001 |  43.770 |   24.089 | 
     | Filter_1_1/sub_842_52/g597/Q           |   v   | Filter_1_1/sub_842_52/n_26         | NA2_5VX2   | 0.268 |  44.038 |   24.357 | 
     | Filter_1_1/sub_842_52/g564/B           |   v   | Filter_1_1/sub_842_52/n_26         | NA22_5VX2  | 0.000 |  44.038 |   24.357 | 
     | Filter_1_1/sub_842_52/g564/Q           |   v   | Filter_1_1/sub_842_52/n_53         | NA22_5VX2  | 0.781 |  44.819 |   25.138 | 
     | Filter_1_1/sub_842_52/g560/A           |   v   | Filter_1_1/sub_842_52/n_53         | NA22_5VX2  | 0.001 |  44.820 |   25.139 | 
     | Filter_1_1/sub_842_52/g560/Q           |   v   | Filter_1_1/sub_842_52/n_54         | NA22_5VX2  | 0.776 |  45.595 |   25.914 | 
     | Filter_1_1/sub_842_52/g556/A           |   v   | Filter_1_1/sub_842_52/n_54         | NA22_5VX2  | 0.000 |  45.596 |   25.915 | 
     | Filter_1_1/sub_842_52/g556/Q           |   v   | Filter_1_1/sub_842_52/n_55         | NA22_5VX2  | 0.700 |  46.296 |   26.615 | 
     | Filter_1_1/sub_842_52/g552/A           |   v   | Filter_1_1/sub_842_52/n_55         | NA22_5VX2  | 0.000 |  46.296 |   26.615 | 
     | Filter_1_1/sub_842_52/g552/Q           |   v   | Filter_1_1/sub_842_52/n_56         | NA22_5VX2  | 0.740 |  47.036 |   27.355 | 
     | Filter_1_1/sub_842_52/g548/A           |   v   | Filter_1_1/sub_842_52/n_56         | NA22_5VX2  | 0.000 |  47.036 |   27.355 | 
     | Filter_1_1/sub_842_52/g548/Q           |   v   | Filter_1_1/sub_842_52/n_57         | NA22_5VX2  | 0.723 |  47.760 |   28.078 | 
     | Filter_1_1/sub_842_52/g544/A           |   v   | Filter_1_1/sub_842_52/n_57         | NA22_5VX2  | 0.000 |  47.760 |   28.079 | 
     | Filter_1_1/sub_842_52/g544/Q           |   v   | Filter_1_1/sub_842_52/n_58         | NA22_5VX2  | 0.734 |  48.494 |   28.813 | 
     | Filter_1_1/sub_842_52/g540/A           |   v   | Filter_1_1/sub_842_52/n_58         | NA22_5VX2  | 0.000 |  48.495 |   28.813 | 
     | Filter_1_1/sub_842_52/g540/Q           |   v   | Filter_1_1/sub_842_52/n_59         | NA22_5VX2  | 0.721 |  49.215 |   29.534 | 
     | Filter_1_1/sub_842_52/g536/A           |   v   | Filter_1_1/sub_842_52/n_59         | NA22_5VX2  | 0.000 |  49.216 |   29.535 | 
     | Filter_1_1/sub_842_52/g536/Q           |   v   | Filter_1_1/sub_842_52/n_60         | NA22_5VX2  | 0.780 |  49.996 |   30.315 | 
     | Filter_1_1/sub_842_52/g532/A           |   v   | Filter_1_1/sub_842_52/n_60         | NA22_5VX2  | 0.000 |  49.996 |   30.315 | 
     | Filter_1_1/sub_842_52/g532/Q           |   v   | Filter_1_1/sub_842_52/n_61         | NA22_5VX2  | 0.767 |  50.764 |   31.083 | 
     | Filter_1_1/sub_842_52/g528/A           |   v   | Filter_1_1/sub_842_52/n_61         | NA22_5VX2  | 0.001 |  50.764 |   31.083 | 
     | Filter_1_1/sub_842_52/g528/Q           |   v   | Filter_1_1/sub_842_52/n_62         | NA22_5VX2  | 0.738 |  51.503 |   31.822 | 
     | Filter_1_1/sub_842_52/g524/A           |   v   | Filter_1_1/sub_842_52/n_62         | NA22_5VX2  | 0.000 |  51.503 |   31.822 | 
     | Filter_1_1/sub_842_52/g524/Q           |   v   | Filter_1_1/sub_842_52/n_63         | NA22_5VX2  | 0.731 |  52.233 |   32.552 | 
     | Filter_1_1/sub_842_52/g521/A           |   v   | Filter_1_1/sub_842_52/n_63         | NA22_5VX2  | 0.000 |  52.234 |   32.553 | 
     | Filter_1_1/sub_842_52/g521/Q           |   v   | Filter_1_1/sub_842_52/n_64         | NA22_5VX2  | 0.780 |  53.013 |   33.332 | 
     | Filter_1_1/sub_842_52/g518/CI          |   v   | Filter_1_1/sub_842_52/n_64         | FA_5VX2    | 0.001 |  53.015 |   33.334 | 
     | Filter_1_1/sub_842_52/g518/CO          |   v   | Filter_1_1/sub_842_52/n_65         | FA_5VX2    | 1.304 |  54.319 |   34.637 | 
     | Filter_1_1/sub_842_52/g517/CI          |   v   | Filter_1_1/sub_842_52/n_65         | FA_5VX2    | 0.000 |  54.319 |   34.638 | 
     | Filter_1_1/sub_842_52/g517/CO          |   v   | Filter_1_1/sub_842_52/n_68         | FA_5VX2    | 1.412 |  55.731 |   36.050 | 
     | Filter_1_1/sub_842_52/g516/A           |   v   | Filter_1_1/sub_842_52/n_68         | NA2_5VX2   | 0.001 |  55.732 |   36.051 | 
     | Filter_1_1/sub_842_52/g516/Q           |   ^   | Filter_1_1/sub_842_52/n_69         | NA2_5VX2   | 0.348 |  56.080 |   36.399 | 
     | Filter_1_1/sub_842_52/g515/A           |   ^   | Filter_1_1/sub_842_52/n_69         | AND2_5VX2  | 0.000 |  56.080 |   36.399 | 
     | Filter_1_1/sub_842_52/g515/Q           |   ^   | Filter_1_1/sub_842_52/n_70         | AND2_5VX2  | 0.680 |  56.760 |   37.079 | 
     | Filter_1_1/sub_842_52/g630/A           |   ^   | Filter_1_1/sub_842_52/n_70         | CAG_5VX2   | 0.000 |  56.760 |   37.079 | 
     | Filter_1_1/sub_842_52/g630/CO          |   ^   | Filter_1_1/sub_842_52/n_112        | CAG_5VX2   | 1.015 |  57.775 |   38.094 | 
     | Filter_1_1/sub_842_52/g629/A           |   ^   | Filter_1_1/sub_842_52/n_112        | EO3_5VX2   | 0.001 |  57.776 |   38.095 | 
     | Filter_1_1/sub_842_52/g629/Q           |   v   | Filter_1_1/BodyRSum23_sub_temp[17] | EO3_5VX2   | 0.962 |  58.739 |   39.058 | 
     | Filter_1_1/g18772/B                    |   v   | Filter_1_1/BodyRSum23_sub_temp[17] | NA3I1_5VX1 | 0.000 |  58.739 |   39.058 | 
     | Filter_1_1/g18772/Q                    |   ^   | Filter_1_1/n_1                     | NA3I1_5VX1 | 0.920 |  59.659 |   39.978 | 
     | Filter_1_1/FE_OFC92_n_1/A              |   ^   | Filter_1_1/n_1                     | IN_5VX3    | 0.000 |  59.659 |   39.978 | 
     | Filter_1_1/FE_OFC92_n_1/Q              |   v   | Filter_1_1/FE_OFN92_n_1            | IN_5VX3    | 0.630 |  60.290 |   40.609 | 
     | Filter_1_1/FE_PHC3080_FE_OFN92_n_1/A   |   v   | Filter_1_1/FE_OFN92_n_1            | IN_5VX8    | 0.005 |  60.295 |   40.614 | 
     | Filter_1_1/FE_PHC3080_FE_OFN92_n_1/Q   |   ^   | Filter_1_1/FE_PHN3080_FE_OFN92_n_1 | IN_5VX8    | 0.271 |  60.566 |   40.885 | 
     | Filter_1_1/FE_PHC5862_FE_OFN92_n_1/A   |   ^   | Filter_1_1/FE_PHN3080_FE_OFN92_n_1 | BU_5VX1    | 0.002 |  60.568 |   40.887 | 
     | Filter_1_1/FE_PHC5862_FE_OFN92_n_1/Q   |   ^   | Filter_1_1/FE_PHN5862_FE_OFN92_n_1 | BU_5VX1    | 2.735 |  63.302 |   43.621 | 
     | Filter_1_1/g17409/C                    |   ^   | Filter_1_1/FE_PHN5862_FE_OFN92_n_1 | ON211_5VX1 | 0.014 |  63.316 |   43.635 | 
     | Filter_1_1/g17409/Q                    |   v   | Filter_1_1/n_854                   | ON211_5VX1 | 2.016 |  65.333 |   45.652 | 
     | Filter_1_1/FE_PHC3071_n_854/A          |   v   | Filter_1_1/n_854                   | BU_5VX1    | 0.001 |  65.334 |   45.653 | 
     | Filter_1_1/FE_PHC3071_n_854/Q          |   v   | Filter_1_1/FE_PHN3071_n_854        | BU_5VX1    | 1.167 |  66.501 |   46.819 | 
     | Filter_1_1/BodyDelay23_out1_reg[5]/D   |   v   | Filter_1_1/FE_PHN3071_n_854        | DFRQ_5VX2  | 0.001 |  66.502 |   46.821 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                      |       |            |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                  |   ^   | clk        |           |       |   0.000 |   19.681 | 
     | clk__L1_I0/A                         |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   19.681 | 
     | clk__L1_I0/Q                         |   v   | clk__L1_N0 | IN_5VX16  | 0.712 |   0.712 |   20.393 | 
     | clk__L2_I0/A                         |   v   | clk__L1_N0 | IN_5VX16  | 0.014 |   0.726 |   20.407 | 
     | clk__L2_I0/Q                         |   ^   | clk__L2_N0 | IN_5VX16  | 0.792 |   1.517 |   21.199 | 
     | clk__L3_I1/A                         |   ^   | clk__L2_N0 | BU_5VX16  | 0.002 |   1.519 |   21.200 | 
     | clk__L3_I1/Q                         |   ^   | clk__L3_N1 | BU_5VX16  | 0.462 |   1.982 |   21.663 | 
     | clk__L4_I3/A                         |   ^   | clk__L3_N1 | BU_5VX16  | 0.015 |   1.997 |   21.678 | 
     | clk__L4_I3/Q                         |   ^   | clk__L4_N3 | BU_5VX16  | 0.538 |   2.535 |   22.216 | 
     | Filter_1_1/BodyDelay23_out1_reg[5]/C |   ^   | clk__L4_N3 | DFRQ_5VX2 | 0.016 |   2.550 |   22.231 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin Filter_1_1/BodyDelay23_out1_reg[6]/C 
Endpoint:   Filter_1_1/BodyDelay23_out1_reg[6]/D   (v) checked with  leading 
edge of 'clk'
Beginpoint: Filter_1_1/delayMatch6_reg_reg[1][9]/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          2.551
- Setup                         0.659
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                46.892
- Arrival Time                 66.065
= Slack Time                  -19.173
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |                Net                 |    Cell    | Delay | Arrival | Required | 
     |                                        |       |                                    |            |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------------------------------+------------+-------+---------+----------| 
     | clk                                    |   ^   | clk                                |            |       |   0.000 |  -19.173 | 
     | clk__L1_I0/A                           |   ^   | clk                                | IN_5VX16   | 0.000 |   0.001 |  -19.172 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0                         | IN_5VX16   | 0.729 |   0.729 |  -18.444 | 
     | clk__L2_I2/A                           |   v   | clk__L1_N0                         | IN_5VX16   | 0.018 |   0.747 |  -18.426 | 
     | clk__L2_I2/Q                           |   ^   | clk__L2_N2                         | IN_5VX16   | 0.850 |   1.597 |  -17.576 | 
     | clk__L3_I5/A                           |   ^   | clk__L2_N2                         | BU_5VX16   | 0.014 |   1.611 |  -17.563 | 
     | clk__L3_I5/Q                           |   ^   | clk__L3_N5                         | BU_5VX16   | 0.486 |   2.097 |  -17.076 | 
     | clk__L4_I11/A                          |   ^   | clk__L3_N5                         | BU_5VX16   | 0.011 |   2.108 |  -17.065 | 
     | clk__L4_I11/Q                          |   ^   | clk__L4_N11                        | BU_5VX16   | 0.588 |   2.696 |  -16.477 | 
     | Filter_1_1/delayMatch6_reg_reg[1][9]/C |   ^   | clk__L4_N11                        | DFRQ_5VX2  | 0.010 |   2.706 |  -16.467 | 
     | Filter_1_1/delayMatch6_reg_reg[1][9]/Q |   v   | Filter_1_1/s_3_out1_3[9]           | DFRQ_5VX2  | 1.505 |   4.211 |  -14.962 | 
     | Filter_1_1/add_870_48/g1559/B          |   v   | Filter_1_1/s_3_out1_3[9]           | OR2_5VX2   | 0.001 |   4.212 |  -14.961 | 
     | Filter_1_1/add_870_48/g1559/Q          |   v   | Filter_1_1/add_870_48/n_30         | OR2_5VX2   | 0.912 |   5.125 |  -14.048 | 
     | Filter_1_1/add_870_48/g1527/A          |   v   | Filter_1_1/add_870_48/n_30         | NA22_5VX2  | 0.001 |   5.125 |  -14.048 | 
     | Filter_1_1/add_870_48/g1527/Q          |   v   | Filter_1_1/add_870_48/n_64         | NA22_5VX2  | 0.675 |   5.800 |  -13.373 | 
     | Filter_1_1/add_870_48/g1520/A          |   v   | Filter_1_1/add_870_48/n_64         | NA2_5VX2   | 0.000 |   5.801 |  -13.372 | 
     | Filter_1_1/add_870_48/g1520/Q          |   ^   | Filter_1_1/add_870_48/n_70         | NA2_5VX2   | 0.333 |   6.134 |  -13.039 | 
     | Filter_1_1/add_870_48/g1513/A          |   ^   | Filter_1_1/add_870_48/n_70         | NA22_5VX2  | 0.000 |   6.134 |  -13.039 | 
     | Filter_1_1/add_870_48/g1513/Q          |   ^   | Filter_1_1/add_870_48/n_76         | NA22_5VX2  | 0.645 |   6.779 |  -12.394 | 
     | Filter_1_1/add_870_48/g1507/A          |   ^   | Filter_1_1/add_870_48/n_76         | NA3_5VX2   | 0.000 |   6.779 |  -12.394 | 
     | Filter_1_1/add_870_48/g1507/Q          |   v   | Filter_1_1/add_870_48/n_81         | NA3_5VX2   | 0.420 |   7.199 |  -11.974 | 
     | Filter_1_1/add_870_48/g1502/A          |   v   | Filter_1_1/add_870_48/n_81         | NA22_5VX2  | 0.000 |   7.199 |  -11.974 | 
     | Filter_1_1/add_870_48/g1502/Q          |   v   | Filter_1_1/add_870_48/n_86         | NA22_5VX2  | 0.793 |   7.993 |  -11.180 | 
     | Filter_1_1/add_870_48/g1597/CI         |   v   | Filter_1_1/add_870_48/n_86         | FA_5VX2    | 0.001 |   7.994 |  -11.179 | 
     | Filter_1_1/add_870_48/g1597/CO         |   v   | Filter_1_1/add_870_48/n_162        | FA_5VX2    | 1.278 |   9.272 |   -9.901 | 
     | Filter_1_1/add_870_48/g1494/CI         |   v   | Filter_1_1/add_870_48/n_162        | FA_5VX2    | 0.000 |   9.272 |   -9.901 | 
     | Filter_1_1/add_870_48/g1494/CO         |   v   | Filter_1_1/add_870_48/n_93         | FA_5VX2    | 1.534 |  10.807 |   -8.366 | 
     | Filter_1_1/add_870_48/g1493/A          |   v   | Filter_1_1/add_870_48/n_93         | NA2_5VX2   | 0.002 |  10.809 |   -8.364 | 
     | Filter_1_1/add_870_48/g1493/Q          |   ^   | Filter_1_1/add_870_48/n_94         | NA2_5VX2   | 0.511 |  11.320 |   -7.853 | 
     | Filter_1_1/add_870_48/g1492/A          |   ^   | Filter_1_1/add_870_48/n_94         | IN_5VX1    | 0.000 |  11.320 |   -7.853 | 
     | Filter_1_1/add_870_48/g1492/Q          |   v   | Filter_1_1/add_870_48/n_95         | IN_5VX1    | 0.367 |  11.688 |   -7.485 | 
     | Filter_1_1/add_870_48/g1487/A          |   v   | Filter_1_1/add_870_48/n_95         | NA22_5VX2  | 0.000 |  11.688 |   -7.485 | 
     | Filter_1_1/add_870_48/g1487/Q          |   v   | Filter_1_1/add_870_48/n_100        | NA22_5VX2  | 0.834 |  12.522 |   -6.652 | 
     | Filter_1_1/add_870_48/g1480/A          |   v   | Filter_1_1/add_870_48/n_100        | NA22_5VX2  | 0.001 |  12.523 |   -6.651 | 
     | Filter_1_1/add_870_48/g1480/Q          |   v   | Filter_1_1/add_870_48/n_106        | NA22_5VX2  | 0.904 |  13.426 |   -5.747 | 
     | Filter_1_1/add_870_48/g1472/B          |   v   | Filter_1_1/add_870_48/n_106        | EN2_5VX4   | 0.000 |  13.427 |   -5.747 | 
     | Filter_1_1/add_870_48/g1472/Q          |   ^   | Filter_1_1/HeadSum3_add_temp[19]   | EN2_5VX4   | 0.636 |  14.062 |   -5.111 | 
     | Filter_1_1/g18796/A                    |   ^   | Filter_1_1/HeadSum3_add_temp[19]   | NA4_5VX1   | 0.001 |  14.063 |   -5.110 | 
     | Filter_1_1/g18796/Q                    |   v   | Filter_1_1/n_1678                  | NA4_5VX1   | 0.691 |  14.755 |   -4.418 | 
     | Filter_1_1/g10729/AN                   |   v   | Filter_1_1/n_1678                  | NA3I2_5VX2 | 0.000 |  14.755 |   -4.418 | 
     | Filter_1_1/g10729/Q                    |   v   | Filter_1_1/n_1123                  | NA3I2_5VX2 | 1.124 |  15.879 |   -3.294 | 
     | Filter_1_1/g10728/A                    |   v   | Filter_1_1/n_1123                  | NA2_5VX2   | 0.000 |  15.879 |   -3.294 | 
     | Filter_1_1/g10728/Q                    |   ^   | Filter_1_1/n_1124                  | NA2_5VX2   | 0.514 |  16.393 |   -2.780 | 
     | Filter_1_1/g10727/A                    |   ^   | Filter_1_1/n_1124                  | NA2_5VX4   | 0.000 |  16.393 |   -2.780 | 
     | Filter_1_1/g10727/Q                    |   v   | Filter_1_1/n_1125                  | NA2_5VX4   | 0.378 |  16.771 |   -2.403 | 
     | Filter_1_1/FE_OFC105_n_1125/A          |   v   | Filter_1_1/n_1125                  | BU_5VX16   | 0.001 |  16.771 |   -2.402 | 
     | Filter_1_1/FE_OFC105_n_1125/Q          |   v   | Filter_1_1/FE_OFN105_n_1125        | BU_5VX16   | 0.607 |  17.379 |   -1.795 | 
     | Filter_1_1/g18831/C                    |   v   | Filter_1_1/FE_OFN105_n_1125        | NA22_5VX2  | 0.004 |  17.383 |   -1.791 | 
     | Filter_1_1/g18831/Q                    |   ^   | Filter_1_1/n_1713                  | NA22_5VX2  | 0.496 |  17.879 |   -1.294 | 
     | Filter_1_1/FE_OFC156_n_1713/A          |   ^   | Filter_1_1/n_1713                  | BU_5VX12   | 0.001 |  17.880 |   -1.293 | 
     | Filter_1_1/FE_OFC156_n_1713/Q          |   ^   | Filter_1_1/FE_OFN156_n_1713        | BU_5VX12   | 0.866 |  18.746 |   -0.428 | 
     | Filter_1_1/const_mul_790_65/g6716/A    |   ^   | Filter_1_1/FE_OFN156_n_1713        | IN_5VX1    | 0.039 |  18.785 |   -0.388 | 
     | Filter_1_1/const_mul_790_65/g6716/Q    |   v   | Filter_1_1/const_mul_790_65/n_78   | IN_5VX1    | 1.263 |  20.049 |    0.875 | 
     | Filter_1_1/const_mul_790_65/g6670/A    |   v   | Filter_1_1/const_mul_790_65/n_78   | AND2_5VX4  | 0.001 |  20.050 |    0.877 | 
     | Filter_1_1/const_mul_790_65/g6670/Q    |   v   | Filter_1_1/const_mul_790_65/n_124  | AND2_5VX4  | 1.030 |  21.079 |    1.906 | 
     | Filter_1_1/const_mul_790_65/g6780/C    |   v   | Filter_1_1/const_mul_790_65/n_124  | AO21_5VX2  | 0.002 |  21.081 |    1.908 | 
     | Filter_1_1/const_mul_790_65/g6780/Q    |   v   | Filter_1_1/const_mul_790_65/n_0    | AO21_5VX2  | 0.906 |  21.987 |    2.814 | 
     | Filter_1_1/const_mul_790_65/g6344/A    |   v   | Filter_1_1/const_mul_790_65/n_0    | FA_5VX1    | 0.000 |  21.987 |    2.814 | 
     | Filter_1_1/const_mul_790_65/g6344/S    |   ^   | Filter_1_1/const_mul_790_65/n_416  | FA_5VX1    | 2.011 |  23.999 |    4.825 | 
     | Filter_1_1/const_mul_790_65/g6285/CI   |   ^   | Filter_1_1/const_mul_790_65/n_416  | FA_5VX1    | 0.000 |  23.999 |    4.826 | 
     | Filter_1_1/const_mul_790_65/g6285/S    |   ^   | Filter_1_1/const_mul_790_65/n_478  | FA_5VX1    | 1.921 |  25.920 |    6.747 | 
     | Filter_1_1/const_mul_790_65/g6182/CI   |   ^   | Filter_1_1/const_mul_790_65/n_478  | FA_5VX1    | 0.000 |  25.921 |    6.747 | 
     | Filter_1_1/const_mul_790_65/g6182/S    |   v   | Filter_1_1/const_mul_790_65/n_582  | FA_5VX1    | 1.606 |  27.527 |    8.353 | 
     | Filter_1_1/const_mul_790_65/g6745/AN   |   v   | Filter_1_1/const_mul_790_65/n_582  | NO2I1_5VX2 | 0.000 |  27.527 |    8.354 | 
     | Filter_1_1/const_mul_790_65/g6745/Q    |   v   | Filter_1_1/const_mul_790_65/n_35   | NO2I1_5VX2 | 0.610 |  28.138 |    8.964 | 
     | Filter_1_1/const_mul_790_65/g6788/B    |   v   | Filter_1_1/const_mul_790_65/n_35   | CAG_5VX2   | 0.000 |  28.138 |    8.965 | 
     | Filter_1_1/const_mul_790_65/g6788/CO   |   v   | Filter_1_1/const_mul_790_65/n_720  | CAG_5VX2   | 1.131 |  29.269 |   10.095 | 
     | Filter_1_1/const_mul_790_65/g6820/C    |   v   | Filter_1_1/const_mul_790_65/n_720  | AO21_5VX2  | 0.000 |  29.269 |   10.096 | 
     | Filter_1_1/const_mul_790_65/g6820/Q    |   v   | Filter_1_1/const_mul_790_65/n_752  | AO21_5VX2  | 0.881 |  30.150 |   10.977 | 
     | Filter_1_1/const_mul_790_65/g6819/A    |   v   | Filter_1_1/const_mul_790_65/n_752  | NA2_5VX2   | 0.000 |  30.150 |   10.977 | 
     | Filter_1_1/const_mul_790_65/g6819/Q    |   ^   | Filter_1_1/const_mul_790_65/n_753  | NA2_5VX2   | 0.324 |  30.474 |   11.301 | 
     | Filter_1_1/const_mul_790_65/g6816/A    |   ^   | Filter_1_1/const_mul_790_65/n_753  | AND3_5VX2  | 0.000 |  30.474 |   11.301 | 
     | Filter_1_1/const_mul_790_65/g6816/Q    |   ^   | Filter_1_1/const_mul_790_65/n_748  | AND3_5VX2  | 0.840 |  31.315 |   12.142 | 
     | Filter_1_1/const_mul_790_65/g6815/A    |   ^   | Filter_1_1/const_mul_790_65/n_748  | ON21_5VX4  | 0.001 |  31.316 |   12.143 | 
     | Filter_1_1/const_mul_790_65/g6815/Q    |   v   | Filter_1_1/const_mul_790_65/n_749  | ON21_5VX4  | 0.938 |  32.254 |   13.080 | 
     | Filter_1_1/const_mul_790_65/g6091/C    |   v   | Filter_1_1/const_mul_790_65/n_749  | AO31_5VX2  | 0.001 |  32.254 |   13.081 | 
     | Filter_1_1/const_mul_790_65/g6091/Q    |   v   | Filter_1_1/const_mul_790_65/n_644  | AO31_5VX2  | 0.920 |  33.174 |   14.001 | 
     | Filter_1_1/const_mul_790_65/g6089/CI   |   v   | Filter_1_1/const_mul_790_65/n_644  | FA_5VX2    | 0.001 |  33.175 |   14.002 | 
     | Filter_1_1/const_mul_790_65/g6089/CO   |   v   | Filter_1_1/const_mul_790_65/n_646  | FA_5VX2    | 1.253 |  34.429 |   15.256 | 
     | Filter_1_1/const_mul_790_65/g6088/CI   |   v   | Filter_1_1/const_mul_790_65/n_646  | FA_5VX2    | 0.000 |  34.429 |   15.256 | 
     | Filter_1_1/const_mul_790_65/g6088/CO   |   v   | Filter_1_1/const_mul_790_65/n_59   | FA_5VX2    | 1.683 |  36.112 |   16.939 | 
     | Filter_1_1/const_mul_790_65/g6082/A    |   v   | Filter_1_1/const_mul_790_65/n_59   | NA22_5VX2  | 0.001 |  36.113 |   16.940 | 
     | Filter_1_1/const_mul_790_65/g6082/Q    |   v   | Filter_1_1/const_mul_790_65/n_652  | NA22_5VX2  | 0.886 |  36.999 |   17.826 | 
     | Filter_1_1/const_mul_790_65/g6068/B    |   v   | Filter_1_1/const_mul_790_65/n_652  | EO2_5VX1   | 0.000 |  36.999 |   17.826 | 
     | Filter_1_1/const_mul_790_65/g6068/Q    |   ^   | Filter_1_1/a_2_3_mul_temp[40]      | EO2_5VX1   | 1.929 |  38.929 |   19.755 | 
     | Filter_1_1/g18820/B                    |   ^   | Filter_1_1/a_2_3_mul_temp[40]      | AND4_5VX2  | 0.002 |  38.930 |   19.757 | 
     | Filter_1_1/g18820/Q                    |   ^   | Filter_1_1/n_1702                  | AND4_5VX2  | 1.328 |  40.259 |   21.085 | 
     | Filter_1_1/g10708/C                    |   ^   | Filter_1_1/n_1702                  | NA4_5VX2   | 0.001 |  40.260 |   21.087 | 
     | Filter_1_1/g10708/Q                    |   v   | Filter_1_1/n_916                   | NA4_5VX2   | 0.517 |  40.776 |   21.603 | 
     | Filter_1_1/g18746/C                    |   v   | Filter_1_1/n_916                   | NO3_5VX1   | 0.000 |  40.777 |   21.603 | 
     | Filter_1_1/g18746/Q                    |   ^   | Filter_1_1/n_918                   | NO3_5VX1   | 1.049 |  41.826 |   22.653 | 
     | Filter_1_1/g18745/A                    |   ^   | Filter_1_1/n_918                   | ON21_5VX4  | 0.000 |  41.826 |   22.653 | 
     | Filter_1_1/g18745/Q                    |   v   | Filter_1_1/n_920                   | ON21_5VX4  | 1.316 |  43.143 |   23.969 | 
     | Filter_1_1/g18735/C                    |   v   | Filter_1_1/n_920                   | NA22_5VX2  | 0.005 |  43.148 |   23.974 | 
     | Filter_1_1/g18735/Q                    |   ^   | Filter_1_1/a_2_3_out1[1]           | NA22_5VX2  | 0.622 |  43.770 |   24.596 | 
     | Filter_1_1/sub_842_52/g597/A           |   ^   | Filter_1_1/a_2_3_out1[1]           | NA2_5VX2   | 0.001 |  43.770 |   24.597 | 
     | Filter_1_1/sub_842_52/g597/Q           |   v   | Filter_1_1/sub_842_52/n_26         | NA2_5VX2   | 0.268 |  44.038 |   24.865 | 
     | Filter_1_1/sub_842_52/g564/B           |   v   | Filter_1_1/sub_842_52/n_26         | NA22_5VX2  | 0.000 |  44.038 |   24.865 | 
     | Filter_1_1/sub_842_52/g564/Q           |   v   | Filter_1_1/sub_842_52/n_53         | NA22_5VX2  | 0.781 |  44.819 |   25.646 | 
     | Filter_1_1/sub_842_52/g560/A           |   v   | Filter_1_1/sub_842_52/n_53         | NA22_5VX2  | 0.001 |  44.820 |   25.647 | 
     | Filter_1_1/sub_842_52/g560/Q           |   v   | Filter_1_1/sub_842_52/n_54         | NA22_5VX2  | 0.776 |  45.595 |   26.422 | 
     | Filter_1_1/sub_842_52/g556/A           |   v   | Filter_1_1/sub_842_52/n_54         | NA22_5VX2  | 0.000 |  45.596 |   26.423 | 
     | Filter_1_1/sub_842_52/g556/Q           |   v   | Filter_1_1/sub_842_52/n_55         | NA22_5VX2  | 0.700 |  46.296 |   27.123 | 
     | Filter_1_1/sub_842_52/g552/A           |   v   | Filter_1_1/sub_842_52/n_55         | NA22_5VX2  | 0.000 |  46.296 |   27.123 | 
     | Filter_1_1/sub_842_52/g552/Q           |   v   | Filter_1_1/sub_842_52/n_56         | NA22_5VX2  | 0.740 |  47.036 |   27.863 | 
     | Filter_1_1/sub_842_52/g548/A           |   v   | Filter_1_1/sub_842_52/n_56         | NA22_5VX2  | 0.000 |  47.036 |   27.863 | 
     | Filter_1_1/sub_842_52/g548/Q           |   v   | Filter_1_1/sub_842_52/n_57         | NA22_5VX2  | 0.723 |  47.760 |   28.586 | 
     | Filter_1_1/sub_842_52/g544/A           |   v   | Filter_1_1/sub_842_52/n_57         | NA22_5VX2  | 0.000 |  47.760 |   28.587 | 
     | Filter_1_1/sub_842_52/g544/Q           |   v   | Filter_1_1/sub_842_52/n_58         | NA22_5VX2  | 0.734 |  48.494 |   29.321 | 
     | Filter_1_1/sub_842_52/g540/A           |   v   | Filter_1_1/sub_842_52/n_58         | NA22_5VX2  | 0.000 |  48.495 |   29.321 | 
     | Filter_1_1/sub_842_52/g540/Q           |   v   | Filter_1_1/sub_842_52/n_59         | NA22_5VX2  | 0.721 |  49.215 |   30.042 | 
     | Filter_1_1/sub_842_52/g536/A           |   v   | Filter_1_1/sub_842_52/n_59         | NA22_5VX2  | 0.000 |  49.216 |   30.042 | 
     | Filter_1_1/sub_842_52/g536/Q           |   v   | Filter_1_1/sub_842_52/n_60         | NA22_5VX2  | 0.780 |  49.996 |   30.823 | 
     | Filter_1_1/sub_842_52/g532/A           |   v   | Filter_1_1/sub_842_52/n_60         | NA22_5VX2  | 0.000 |  49.996 |   30.823 | 
     | Filter_1_1/sub_842_52/g532/Q           |   v   | Filter_1_1/sub_842_52/n_61         | NA22_5VX2  | 0.767 |  50.764 |   31.591 | 
     | Filter_1_1/sub_842_52/g528/A           |   v   | Filter_1_1/sub_842_52/n_61         | NA22_5VX2  | 0.001 |  50.764 |   31.591 | 
     | Filter_1_1/sub_842_52/g528/Q           |   v   | Filter_1_1/sub_842_52/n_62         | NA22_5VX2  | 0.738 |  51.503 |   32.330 | 
     | Filter_1_1/sub_842_52/g524/A           |   v   | Filter_1_1/sub_842_52/n_62         | NA22_5VX2  | 0.000 |  51.503 |   32.330 | 
     | Filter_1_1/sub_842_52/g524/Q           |   v   | Filter_1_1/sub_842_52/n_63         | NA22_5VX2  | 0.731 |  52.233 |   33.060 | 
     | Filter_1_1/sub_842_52/g521/A           |   v   | Filter_1_1/sub_842_52/n_63         | NA22_5VX2  | 0.000 |  52.234 |   33.061 | 
     | Filter_1_1/sub_842_52/g521/Q           |   v   | Filter_1_1/sub_842_52/n_64         | NA22_5VX2  | 0.780 |  53.013 |   33.840 | 
     | Filter_1_1/sub_842_52/g518/CI          |   v   | Filter_1_1/sub_842_52/n_64         | FA_5VX2    | 0.001 |  53.015 |   33.841 | 
     | Filter_1_1/sub_842_52/g518/CO          |   v   | Filter_1_1/sub_842_52/n_65         | FA_5VX2    | 1.304 |  54.319 |   35.145 | 
     | Filter_1_1/sub_842_52/g517/CI          |   v   | Filter_1_1/sub_842_52/n_65         | FA_5VX2    | 0.000 |  54.319 |   35.146 | 
     | Filter_1_1/sub_842_52/g517/CO          |   v   | Filter_1_1/sub_842_52/n_68         | FA_5VX2    | 1.412 |  55.731 |   36.558 | 
     | Filter_1_1/sub_842_52/g516/A           |   v   | Filter_1_1/sub_842_52/n_68         | NA2_5VX2   | 0.001 |  55.732 |   36.559 | 
     | Filter_1_1/sub_842_52/g516/Q           |   ^   | Filter_1_1/sub_842_52/n_69         | NA2_5VX2   | 0.348 |  56.080 |   36.907 | 
     | Filter_1_1/sub_842_52/g515/A           |   ^   | Filter_1_1/sub_842_52/n_69         | AND2_5VX2  | 0.000 |  56.080 |   36.907 | 
     | Filter_1_1/sub_842_52/g515/Q           |   ^   | Filter_1_1/sub_842_52/n_70         | AND2_5VX2  | 0.680 |  56.760 |   37.587 | 
     | Filter_1_1/sub_842_52/g630/A           |   ^   | Filter_1_1/sub_842_52/n_70         | CAG_5VX2   | 0.000 |  56.760 |   37.587 | 
     | Filter_1_1/sub_842_52/g630/CO          |   ^   | Filter_1_1/sub_842_52/n_112        | CAG_5VX2   | 1.015 |  57.775 |   38.602 | 
     | Filter_1_1/sub_842_52/g629/A           |   ^   | Filter_1_1/sub_842_52/n_112        | EO3_5VX2   | 0.001 |  57.776 |   38.603 | 
     | Filter_1_1/sub_842_52/g629/Q           |   v   | Filter_1_1/BodyRSum23_sub_temp[17] | EO3_5VX2   | 0.962 |  58.739 |   39.566 | 
     | Filter_1_1/g18772/B                    |   v   | Filter_1_1/BodyRSum23_sub_temp[17] | NA3I1_5VX1 | 0.000 |  58.739 |   39.566 | 
     | Filter_1_1/g18772/Q                    |   ^   | Filter_1_1/n_1                     | NA3I1_5VX1 | 0.920 |  59.659 |   40.486 | 
     | Filter_1_1/FE_OFC92_n_1/A              |   ^   | Filter_1_1/n_1                     | IN_5VX3    | 0.000 |  59.659 |   40.486 | 
     | Filter_1_1/FE_OFC92_n_1/Q              |   v   | Filter_1_1/FE_OFN92_n_1            | IN_5VX3    | 0.630 |  60.290 |   41.117 | 
     | Filter_1_1/FE_PHC3080_FE_OFN92_n_1/A   |   v   | Filter_1_1/FE_OFN92_n_1            | IN_5VX8    | 0.005 |  60.295 |   41.122 | 
     | Filter_1_1/FE_PHC3080_FE_OFN92_n_1/Q   |   ^   | Filter_1_1/FE_PHN3080_FE_OFN92_n_1 | IN_5VX8    | 0.271 |  60.566 |   41.393 | 
     | Filter_1_1/FE_PHC5862_FE_OFN92_n_1/A   |   ^   | Filter_1_1/FE_PHN3080_FE_OFN92_n_1 | BU_5VX1    | 0.002 |  60.568 |   41.395 | 
     | Filter_1_1/FE_PHC5862_FE_OFN92_n_1/Q   |   ^   | Filter_1_1/FE_PHN5862_FE_OFN92_n_1 | BU_5VX1    | 2.735 |  63.302 |   44.129 | 
     | Filter_1_1/g17410/C                    |   ^   | Filter_1_1/FE_PHN5862_FE_OFN92_n_1 | ON211_5VX1 | 0.015 |  63.317 |   44.144 | 
     | Filter_1_1/g17410/Q                    |   v   | Filter_1_1/n_853                   | ON211_5VX1 | 1.782 |  65.099 |   45.926 | 
     | Filter_1_1/FE_PHC5857_n_853/A          |   v   | Filter_1_1/n_853                   | BU_5VX2    | 0.001 |  65.101 |   45.928 | 
     | Filter_1_1/FE_PHC5857_n_853/Q          |   v   | Filter_1_1/FE_PHN5857_n_853        | BU_5VX2    | 0.964 |  66.064 |   46.891 | 
     | Filter_1_1/BodyDelay23_out1_reg[6]/D   |   v   | Filter_1_1/FE_PHN5857_n_853        | DFRQ_5VX4  | 0.001 |  66.065 |   46.892 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                      |       |            |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                  |   ^   | clk        |           |       |   0.000 |   19.173 | 
     | clk__L1_I0/A                         |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   19.173 | 
     | clk__L1_I0/Q                         |   v   | clk__L1_N0 | IN_5VX16  | 0.712 |   0.712 |   19.885 | 
     | clk__L2_I0/A                         |   v   | clk__L1_N0 | IN_5VX16  | 0.014 |   0.726 |   19.899 | 
     | clk__L2_I0/Q                         |   ^   | clk__L2_N0 | IN_5VX16  | 0.792 |   1.517 |   20.691 | 
     | clk__L3_I1/A                         |   ^   | clk__L2_N0 | BU_5VX16  | 0.002 |   1.519 |   20.693 | 
     | clk__L3_I1/Q                         |   ^   | clk__L3_N1 | BU_5VX16  | 0.462 |   1.982 |   21.155 | 
     | clk__L4_I3/A                         |   ^   | clk__L3_N1 | BU_5VX16  | 0.015 |   1.997 |   21.170 | 
     | clk__L4_I3/Q                         |   ^   | clk__L4_N3 | BU_5VX16  | 0.538 |   2.535 |   21.708 | 
     | Filter_1_1/BodyDelay23_out1_reg[6]/C |   ^   | clk__L4_N3 | DFRQ_5VX4 | 0.017 |   2.551 |   21.725 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin Filter_1_1/BodyDelay23_out1_reg[0]/C 
Endpoint:   Filter_1_1/BodyDelay23_out1_reg[0]/D   (v) checked with  leading 
edge of 'clk'
Beginpoint: Filter_1_1/delayMatch6_reg_reg[1][9]/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          2.550
- Setup                         1.044
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                46.506
- Arrival Time                 65.288
= Slack Time                  -18.782
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |                Net                 |    Cell    | Delay | Arrival | Required | 
     |                                        |       |                                    |            |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------------------------------+------------+-------+---------+----------| 
     | clk                                    |   ^   | clk                                |            |       |   0.000 |  -18.781 | 
     | clk__L1_I0/A                           |   ^   | clk                                | IN_5VX16   | 0.000 |   0.001 |  -18.781 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0                         | IN_5VX16   | 0.729 |   0.729 |  -18.053 | 
     | clk__L2_I2/A                           |   v   | clk__L1_N0                         | IN_5VX16   | 0.018 |   0.747 |  -18.035 | 
     | clk__L2_I2/Q                           |   ^   | clk__L2_N2                         | IN_5VX16   | 0.850 |   1.597 |  -17.185 | 
     | clk__L3_I5/A                           |   ^   | clk__L2_N2                         | BU_5VX16   | 0.014 |   1.611 |  -17.171 | 
     | clk__L3_I5/Q                           |   ^   | clk__L3_N5                         | BU_5VX16   | 0.486 |   2.097 |  -16.685 | 
     | clk__L4_I11/A                          |   ^   | clk__L3_N5                         | BU_5VX16   | 0.011 |   2.108 |  -16.674 | 
     | clk__L4_I11/Q                          |   ^   | clk__L4_N11                        | BU_5VX16   | 0.588 |   2.696 |  -16.086 | 
     | Filter_1_1/delayMatch6_reg_reg[1][9]/C |   ^   | clk__L4_N11                        | DFRQ_5VX2  | 0.010 |   2.706 |  -16.076 | 
     | Filter_1_1/delayMatch6_reg_reg[1][9]/Q |   v   | Filter_1_1/s_3_out1_3[9]           | DFRQ_5VX2  | 1.505 |   4.211 |  -14.570 | 
     | Filter_1_1/add_870_48/g1559/B          |   v   | Filter_1_1/s_3_out1_3[9]           | OR2_5VX2   | 0.001 |   4.212 |  -14.569 | 
     | Filter_1_1/add_870_48/g1559/Q          |   v   | Filter_1_1/add_870_48/n_30         | OR2_5VX2   | 0.912 |   5.125 |  -13.657 | 
     | Filter_1_1/add_870_48/g1527/A          |   v   | Filter_1_1/add_870_48/n_30         | NA22_5VX2  | 0.001 |   5.126 |  -13.656 | 
     | Filter_1_1/add_870_48/g1527/Q          |   v   | Filter_1_1/add_870_48/n_64         | NA22_5VX2  | 0.675 |   5.800 |  -12.981 | 
     | Filter_1_1/add_870_48/g1520/A          |   v   | Filter_1_1/add_870_48/n_64         | NA2_5VX2   | 0.000 |   5.801 |  -12.981 | 
     | Filter_1_1/add_870_48/g1520/Q          |   ^   | Filter_1_1/add_870_48/n_70         | NA2_5VX2   | 0.333 |   6.134 |  -12.648 | 
     | Filter_1_1/add_870_48/g1513/A          |   ^   | Filter_1_1/add_870_48/n_70         | NA22_5VX2  | 0.000 |   6.134 |  -12.648 | 
     | Filter_1_1/add_870_48/g1513/Q          |   ^   | Filter_1_1/add_870_48/n_76         | NA22_5VX2  | 0.645 |   6.779 |  -12.003 | 
     | Filter_1_1/add_870_48/g1507/A          |   ^   | Filter_1_1/add_870_48/n_76         | NA3_5VX2   | 0.000 |   6.779 |  -12.003 | 
     | Filter_1_1/add_870_48/g1507/Q          |   v   | Filter_1_1/add_870_48/n_81         | NA3_5VX2   | 0.420 |   7.199 |  -11.583 | 
     | Filter_1_1/add_870_48/g1502/A          |   v   | Filter_1_1/add_870_48/n_81         | NA22_5VX2  | 0.000 |   7.199 |  -11.582 | 
     | Filter_1_1/add_870_48/g1502/Q          |   v   | Filter_1_1/add_870_48/n_86         | NA22_5VX2  | 0.793 |   7.993 |  -10.789 | 
     | Filter_1_1/add_870_48/g1597/CI         |   v   | Filter_1_1/add_870_48/n_86         | FA_5VX2    | 0.001 |   7.994 |  -10.788 | 
     | Filter_1_1/add_870_48/g1597/CO         |   v   | Filter_1_1/add_870_48/n_162        | FA_5VX2    | 1.278 |   9.272 |   -9.510 | 
     | Filter_1_1/add_870_48/g1494/CI         |   v   | Filter_1_1/add_870_48/n_162        | FA_5VX2    | 0.000 |   9.272 |   -9.509 | 
     | Filter_1_1/add_870_48/g1494/CO         |   v   | Filter_1_1/add_870_48/n_93         | FA_5VX2    | 1.534 |  10.807 |   -7.975 | 
     | Filter_1_1/add_870_48/g1493/A          |   v   | Filter_1_1/add_870_48/n_93         | NA2_5VX2   | 0.002 |  10.809 |   -7.973 | 
     | Filter_1_1/add_870_48/g1493/Q          |   ^   | Filter_1_1/add_870_48/n_94         | NA2_5VX2   | 0.511 |  11.320 |   -7.461 | 
     | Filter_1_1/add_870_48/g1492/A          |   ^   | Filter_1_1/add_870_48/n_94         | IN_5VX1    | 0.000 |  11.320 |   -7.461 | 
     | Filter_1_1/add_870_48/g1492/Q          |   v   | Filter_1_1/add_870_48/n_95         | IN_5VX1    | 0.367 |  11.688 |   -7.094 | 
     | Filter_1_1/add_870_48/g1487/A          |   v   | Filter_1_1/add_870_48/n_95         | NA22_5VX2  | 0.000 |  11.688 |   -7.094 | 
     | Filter_1_1/add_870_48/g1487/Q          |   v   | Filter_1_1/add_870_48/n_100        | NA22_5VX2  | 0.834 |  12.522 |   -6.260 | 
     | Filter_1_1/add_870_48/g1480/A          |   v   | Filter_1_1/add_870_48/n_100        | NA22_5VX2  | 0.001 |  12.523 |   -6.259 | 
     | Filter_1_1/add_870_48/g1480/Q          |   v   | Filter_1_1/add_870_48/n_106        | NA22_5VX2  | 0.904 |  13.426 |   -5.356 | 
     | Filter_1_1/add_870_48/g1472/B          |   v   | Filter_1_1/add_870_48/n_106        | EN2_5VX4   | 0.000 |  13.427 |   -5.355 | 
     | Filter_1_1/add_870_48/g1472/Q          |   ^   | Filter_1_1/HeadSum3_add_temp[19]   | EN2_5VX4   | 0.636 |  14.062 |   -4.720 | 
     | Filter_1_1/g18796/A                    |   ^   | Filter_1_1/HeadSum3_add_temp[19]   | NA4_5VX1   | 0.001 |  14.063 |   -4.719 | 
     | Filter_1_1/g18796/Q                    |   v   | Filter_1_1/n_1678                  | NA4_5VX1   | 0.691 |  14.755 |   -4.027 | 
     | Filter_1_1/g10729/AN                   |   v   | Filter_1_1/n_1678                  | NA3I2_5VX2 | 0.000 |  14.755 |   -4.027 | 
     | Filter_1_1/g10729/Q                    |   v   | Filter_1_1/n_1123                  | NA3I2_5VX2 | 1.124 |  15.879 |   -2.903 | 
     | Filter_1_1/g10728/A                    |   v   | Filter_1_1/n_1123                  | NA2_5VX2   | 0.000 |  15.879 |   -2.903 | 
     | Filter_1_1/g10728/Q                    |   ^   | Filter_1_1/n_1124                  | NA2_5VX2   | 0.514 |  16.393 |   -2.389 | 
     | Filter_1_1/g10727/A                    |   ^   | Filter_1_1/n_1124                  | NA2_5VX4   | 0.000 |  16.393 |   -2.389 | 
     | Filter_1_1/g10727/Q                    |   v   | Filter_1_1/n_1125                  | NA2_5VX4   | 0.378 |  16.771 |   -2.011 | 
     | Filter_1_1/FE_OFC105_n_1125/A          |   v   | Filter_1_1/n_1125                  | BU_5VX16   | 0.001 |  16.771 |   -2.011 | 
     | Filter_1_1/FE_OFC105_n_1125/Q          |   v   | Filter_1_1/FE_OFN105_n_1125        | BU_5VX16   | 0.607 |  17.379 |   -1.403 | 
     | Filter_1_1/g18831/C                    |   v   | Filter_1_1/FE_OFN105_n_1125        | NA22_5VX2  | 0.004 |  17.383 |   -1.399 | 
     | Filter_1_1/g18831/Q                    |   ^   | Filter_1_1/n_1713                  | NA22_5VX2  | 0.496 |  17.879 |   -0.903 | 
     | Filter_1_1/FE_OFC156_n_1713/A          |   ^   | Filter_1_1/n_1713                  | BU_5VX12   | 0.001 |  17.880 |   -0.902 | 
     | Filter_1_1/FE_OFC156_n_1713/Q          |   ^   | Filter_1_1/FE_OFN156_n_1713        | BU_5VX12   | 0.866 |  18.746 |   -0.036 | 
     | Filter_1_1/const_mul_790_65/g6716/A    |   ^   | Filter_1_1/FE_OFN156_n_1713        | IN_5VX1    | 0.039 |  18.785 |    0.003 | 
     | Filter_1_1/const_mul_790_65/g6716/Q    |   v   | Filter_1_1/const_mul_790_65/n_78   | IN_5VX1    | 1.263 |  20.049 |    1.267 | 
     | Filter_1_1/const_mul_790_65/g6670/A    |   v   | Filter_1_1/const_mul_790_65/n_78   | AND2_5VX4  | 0.001 |  20.050 |    1.268 | 
     | Filter_1_1/const_mul_790_65/g6670/Q    |   v   | Filter_1_1/const_mul_790_65/n_124  | AND2_5VX4  | 1.030 |  21.079 |    2.297 | 
     | Filter_1_1/const_mul_790_65/g6780/C    |   v   | Filter_1_1/const_mul_790_65/n_124  | AO21_5VX2  | 0.002 |  21.081 |    2.300 | 
     | Filter_1_1/const_mul_790_65/g6780/Q    |   v   | Filter_1_1/const_mul_790_65/n_0    | AO21_5VX2  | 0.906 |  21.987 |    3.205 | 
     | Filter_1_1/const_mul_790_65/g6344/A    |   v   | Filter_1_1/const_mul_790_65/n_0    | FA_5VX1    | 0.000 |  21.987 |    3.206 | 
     | Filter_1_1/const_mul_790_65/g6344/S    |   ^   | Filter_1_1/const_mul_790_65/n_416  | FA_5VX1    | 2.011 |  23.999 |    5.217 | 
     | Filter_1_1/const_mul_790_65/g6285/CI   |   ^   | Filter_1_1/const_mul_790_65/n_416  | FA_5VX1    | 0.000 |  23.999 |    5.217 | 
     | Filter_1_1/const_mul_790_65/g6285/S    |   ^   | Filter_1_1/const_mul_790_65/n_478  | FA_5VX1    | 1.921 |  25.920 |    7.138 | 
     | Filter_1_1/const_mul_790_65/g6182/CI   |   ^   | Filter_1_1/const_mul_790_65/n_478  | FA_5VX1    | 0.000 |  25.921 |    7.139 | 
     | Filter_1_1/const_mul_790_65/g6182/S    |   v   | Filter_1_1/const_mul_790_65/n_582  | FA_5VX1    | 1.606 |  27.527 |    8.745 | 
     | Filter_1_1/const_mul_790_65/g6745/AN   |   v   | Filter_1_1/const_mul_790_65/n_582  | NO2I1_5VX2 | 0.000 |  27.527 |    8.745 | 
     | Filter_1_1/const_mul_790_65/g6745/Q    |   v   | Filter_1_1/const_mul_790_65/n_35   | NO2I1_5VX2 | 0.610 |  28.138 |    9.356 | 
     | Filter_1_1/const_mul_790_65/g6788/B    |   v   | Filter_1_1/const_mul_790_65/n_35   | CAG_5VX2   | 0.000 |  28.138 |    9.356 | 
     | Filter_1_1/const_mul_790_65/g6788/CO   |   v   | Filter_1_1/const_mul_790_65/n_720  | CAG_5VX2   | 1.131 |  29.269 |   10.487 | 
     | Filter_1_1/const_mul_790_65/g6820/C    |   v   | Filter_1_1/const_mul_790_65/n_720  | AO21_5VX2  | 0.000 |  29.269 |   10.487 | 
     | Filter_1_1/const_mul_790_65/g6820/Q    |   v   | Filter_1_1/const_mul_790_65/n_752  | AO21_5VX2  | 0.881 |  30.150 |   11.368 | 
     | Filter_1_1/const_mul_790_65/g6819/A    |   v   | Filter_1_1/const_mul_790_65/n_752  | NA2_5VX2   | 0.000 |  30.150 |   11.368 | 
     | Filter_1_1/const_mul_790_65/g6819/Q    |   ^   | Filter_1_1/const_mul_790_65/n_753  | NA2_5VX2   | 0.324 |  30.474 |   11.692 | 
     | Filter_1_1/const_mul_790_65/g6816/A    |   ^   | Filter_1_1/const_mul_790_65/n_753  | AND3_5VX2  | 0.000 |  30.474 |   11.693 | 
     | Filter_1_1/const_mul_790_65/g6816/Q    |   ^   | Filter_1_1/const_mul_790_65/n_748  | AND3_5VX2  | 0.840 |  31.315 |   12.533 | 
     | Filter_1_1/const_mul_790_65/g6815/A    |   ^   | Filter_1_1/const_mul_790_65/n_748  | ON21_5VX4  | 0.001 |  31.316 |   12.534 | 
     | Filter_1_1/const_mul_790_65/g6815/Q    |   v   | Filter_1_1/const_mul_790_65/n_749  | ON21_5VX4  | 0.938 |  32.254 |   13.472 | 
     | Filter_1_1/const_mul_790_65/g6091/C    |   v   | Filter_1_1/const_mul_790_65/n_749  | AO31_5VX2  | 0.001 |  32.254 |   13.472 | 
     | Filter_1_1/const_mul_790_65/g6091/Q    |   v   | Filter_1_1/const_mul_790_65/n_644  | AO31_5VX2  | 0.920 |  33.175 |   14.393 | 
     | Filter_1_1/const_mul_790_65/g6089/CI   |   v   | Filter_1_1/const_mul_790_65/n_644  | FA_5VX2    | 0.001 |  33.176 |   14.394 | 
     | Filter_1_1/const_mul_790_65/g6089/CO   |   v   | Filter_1_1/const_mul_790_65/n_646  | FA_5VX2    | 1.253 |  34.429 |   15.647 | 
     | Filter_1_1/const_mul_790_65/g6088/CI   |   v   | Filter_1_1/const_mul_790_65/n_646  | FA_5VX2    | 0.000 |  34.429 |   15.647 | 
     | Filter_1_1/const_mul_790_65/g6088/CO   |   v   | Filter_1_1/const_mul_790_65/n_59   | FA_5VX2    | 1.683 |  36.112 |   17.330 | 
     | Filter_1_1/const_mul_790_65/g6082/A    |   v   | Filter_1_1/const_mul_790_65/n_59   | NA22_5VX2  | 0.001 |  36.113 |   17.331 | 
     | Filter_1_1/const_mul_790_65/g6082/Q    |   v   | Filter_1_1/const_mul_790_65/n_652  | NA22_5VX2  | 0.886 |  36.999 |   18.217 | 
     | Filter_1_1/const_mul_790_65/g6068/B    |   v   | Filter_1_1/const_mul_790_65/n_652  | EO2_5VX1   | 0.000 |  36.999 |   18.217 | 
     | Filter_1_1/const_mul_790_65/g6068/Q    |   ^   | Filter_1_1/a_2_3_mul_temp[40]      | EO2_5VX1   | 1.929 |  38.929 |   20.147 | 
     | Filter_1_1/g18820/B                    |   ^   | Filter_1_1/a_2_3_mul_temp[40]      | AND4_5VX2  | 0.002 |  38.930 |   20.148 | 
     | Filter_1_1/g18820/Q                    |   ^   | Filter_1_1/n_1702                  | AND4_5VX2  | 1.328 |  40.259 |   21.477 | 
     | Filter_1_1/g10708/C                    |   ^   | Filter_1_1/n_1702                  | NA4_5VX2   | 0.001 |  40.260 |   21.478 | 
     | Filter_1_1/g10708/Q                    |   v   | Filter_1_1/n_916                   | NA4_5VX2   | 0.517 |  40.776 |   21.995 | 
     | Filter_1_1/g18746/C                    |   v   | Filter_1_1/n_916                   | NO3_5VX1   | 0.000 |  40.777 |   21.995 | 
     | Filter_1_1/g18746/Q                    |   ^   | Filter_1_1/n_918                   | NO3_5VX1   | 1.049 |  41.826 |   23.044 | 
     | Filter_1_1/g18745/A                    |   ^   | Filter_1_1/n_918                   | ON21_5VX4  | 0.000 |  41.826 |   23.044 | 
     | Filter_1_1/g18745/Q                    |   v   | Filter_1_1/n_920                   | ON21_5VX4  | 1.316 |  43.143 |   24.361 | 
     | Filter_1_1/g18735/C                    |   v   | Filter_1_1/n_920                   | NA22_5VX2  | 0.005 |  43.148 |   24.366 | 
     | Filter_1_1/g18735/Q                    |   ^   | Filter_1_1/a_2_3_out1[1]           | NA22_5VX2  | 0.622 |  43.770 |   24.988 | 
     | Filter_1_1/sub_842_52/g597/A           |   ^   | Filter_1_1/a_2_3_out1[1]           | NA2_5VX2   | 0.001 |  43.770 |   24.988 | 
     | Filter_1_1/sub_842_52/g597/Q           |   v   | Filter_1_1/sub_842_52/n_26         | NA2_5VX2   | 0.268 |  44.038 |   25.256 | 
     | Filter_1_1/sub_842_52/g564/B           |   v   | Filter_1_1/sub_842_52/n_26         | NA22_5VX2  | 0.000 |  44.038 |   25.256 | 
     | Filter_1_1/sub_842_52/g564/Q           |   v   | Filter_1_1/sub_842_52/n_53         | NA22_5VX2  | 0.781 |  44.819 |   26.037 | 
     | Filter_1_1/sub_842_52/g560/A           |   v   | Filter_1_1/sub_842_52/n_53         | NA22_5VX2  | 0.001 |  44.820 |   26.038 | 
     | Filter_1_1/sub_842_52/g560/Q           |   v   | Filter_1_1/sub_842_52/n_54         | NA22_5VX2  | 0.776 |  45.595 |   26.814 | 
     | Filter_1_1/sub_842_52/g556/A           |   v   | Filter_1_1/sub_842_52/n_54         | NA22_5VX2  | 0.000 |  45.596 |   26.814 | 
     | Filter_1_1/sub_842_52/g556/Q           |   v   | Filter_1_1/sub_842_52/n_55         | NA22_5VX2  | 0.700 |  46.296 |   27.514 | 
     | Filter_1_1/sub_842_52/g552/A           |   v   | Filter_1_1/sub_842_52/n_55         | NA22_5VX2  | 0.000 |  46.296 |   27.514 | 
     | Filter_1_1/sub_842_52/g552/Q           |   v   | Filter_1_1/sub_842_52/n_56         | NA22_5VX2  | 0.740 |  47.036 |   28.254 | 
     | Filter_1_1/sub_842_52/g548/A           |   v   | Filter_1_1/sub_842_52/n_56         | NA22_5VX2  | 0.000 |  47.036 |   28.255 | 
     | Filter_1_1/sub_842_52/g548/Q           |   v   | Filter_1_1/sub_842_52/n_57         | NA22_5VX2  | 0.723 |  47.760 |   28.978 | 
     | Filter_1_1/sub_842_52/g544/A           |   v   | Filter_1_1/sub_842_52/n_57         | NA22_5VX2  | 0.000 |  47.760 |   28.978 | 
     | Filter_1_1/sub_842_52/g544/Q           |   v   | Filter_1_1/sub_842_52/n_58         | NA22_5VX2  | 0.734 |  48.494 |   29.712 | 
     | Filter_1_1/sub_842_52/g540/A           |   v   | Filter_1_1/sub_842_52/n_58         | NA22_5VX2  | 0.000 |  48.495 |   29.713 | 
     | Filter_1_1/sub_842_52/g540/Q           |   v   | Filter_1_1/sub_842_52/n_59         | NA22_5VX2  | 0.721 |  49.215 |   30.433 | 
     | Filter_1_1/sub_842_52/g536/A           |   v   | Filter_1_1/sub_842_52/n_59         | NA22_5VX2  | 0.000 |  49.216 |   30.434 | 
     | Filter_1_1/sub_842_52/g536/Q           |   v   | Filter_1_1/sub_842_52/n_60         | NA22_5VX2  | 0.780 |  49.996 |   31.214 | 
     | Filter_1_1/sub_842_52/g532/A           |   v   | Filter_1_1/sub_842_52/n_60         | NA22_5VX2  | 0.000 |  49.996 |   31.214 | 
     | Filter_1_1/sub_842_52/g532/Q           |   v   | Filter_1_1/sub_842_52/n_61         | NA22_5VX2  | 0.767 |  50.764 |   31.982 | 
     | Filter_1_1/sub_842_52/g528/A           |   v   | Filter_1_1/sub_842_52/n_61         | NA22_5VX2  | 0.001 |  50.764 |   31.983 | 
     | Filter_1_1/sub_842_52/g528/Q           |   v   | Filter_1_1/sub_842_52/n_62         | NA22_5VX2  | 0.738 |  51.503 |   32.721 | 
     | Filter_1_1/sub_842_52/g524/A           |   v   | Filter_1_1/sub_842_52/n_62         | NA22_5VX2  | 0.000 |  51.503 |   32.721 | 
     | Filter_1_1/sub_842_52/g524/Q           |   v   | Filter_1_1/sub_842_52/n_63         | NA22_5VX2  | 0.731 |  52.233 |   33.451 | 
     | Filter_1_1/sub_842_52/g521/A           |   v   | Filter_1_1/sub_842_52/n_63         | NA22_5VX2  | 0.000 |  52.234 |   33.452 | 
     | Filter_1_1/sub_842_52/g521/Q           |   v   | Filter_1_1/sub_842_52/n_64         | NA22_5VX2  | 0.780 |  53.013 |   34.232 | 
     | Filter_1_1/sub_842_52/g518/CI          |   v   | Filter_1_1/sub_842_52/n_64         | FA_5VX2    | 0.001 |  53.015 |   34.233 | 
     | Filter_1_1/sub_842_52/g518/CO          |   v   | Filter_1_1/sub_842_52/n_65         | FA_5VX2    | 1.304 |  54.319 |   35.537 | 
     | Filter_1_1/sub_842_52/g517/CI          |   v   | Filter_1_1/sub_842_52/n_65         | FA_5VX2    | 0.000 |  54.319 |   35.537 | 
     | Filter_1_1/sub_842_52/g517/CO          |   v   | Filter_1_1/sub_842_52/n_68         | FA_5VX2    | 1.412 |  55.731 |   36.949 | 
     | Filter_1_1/sub_842_52/g516/A           |   v   | Filter_1_1/sub_842_52/n_68         | NA2_5VX2   | 0.001 |  55.732 |   36.950 | 
     | Filter_1_1/sub_842_52/g516/Q           |   ^   | Filter_1_1/sub_842_52/n_69         | NA2_5VX2   | 0.348 |  56.080 |   37.298 | 
     | Filter_1_1/sub_842_52/g515/A           |   ^   | Filter_1_1/sub_842_52/n_69         | AND2_5VX2  | 0.000 |  56.080 |   37.298 | 
     | Filter_1_1/sub_842_52/g515/Q           |   ^   | Filter_1_1/sub_842_52/n_70         | AND2_5VX2  | 0.680 |  56.760 |   37.978 | 
     | Filter_1_1/sub_842_52/g630/A           |   ^   | Filter_1_1/sub_842_52/n_70         | CAG_5VX2   | 0.000 |  56.760 |   37.978 | 
     | Filter_1_1/sub_842_52/g630/CO          |   ^   | Filter_1_1/sub_842_52/n_112        | CAG_5VX2   | 1.015 |  57.775 |   38.994 | 
     | Filter_1_1/sub_842_52/g629/A           |   ^   | Filter_1_1/sub_842_52/n_112        | EO3_5VX2   | 0.001 |  57.776 |   38.994 | 
     | Filter_1_1/sub_842_52/g629/Q           |   v   | Filter_1_1/BodyRSum23_sub_temp[17] | EO3_5VX2   | 0.962 |  58.739 |   39.957 | 
     | Filter_1_1/g18772/B                    |   v   | Filter_1_1/BodyRSum23_sub_temp[17] | NA3I1_5VX1 | 0.000 |  58.739 |   39.957 | 
     | Filter_1_1/g18772/Q                    |   ^   | Filter_1_1/n_1                     | NA3I1_5VX1 | 0.920 |  59.659 |   40.877 | 
     | Filter_1_1/FE_OFC92_n_1/A              |   ^   | Filter_1_1/n_1                     | IN_5VX3    | 0.000 |  59.659 |   40.878 | 
     | Filter_1_1/FE_OFC92_n_1/Q              |   v   | Filter_1_1/FE_OFN92_n_1            | IN_5VX3    | 0.630 |  60.290 |   41.508 | 
     | Filter_1_1/FE_PHC3080_FE_OFN92_n_1/A   |   v   | Filter_1_1/FE_OFN92_n_1            | IN_5VX8    | 0.005 |  60.295 |   41.513 | 
     | Filter_1_1/FE_PHC3080_FE_OFN92_n_1/Q   |   ^   | Filter_1_1/FE_PHN3080_FE_OFN92_n_1 | IN_5VX8    | 0.271 |  60.566 |   41.784 | 
     | Filter_1_1/FE_PHC5862_FE_OFN92_n_1/A   |   ^   | Filter_1_1/FE_PHN3080_FE_OFN92_n_1 | BU_5VX1    | 0.002 |  60.568 |   41.786 | 
     | Filter_1_1/FE_PHC5862_FE_OFN92_n_1/Q   |   ^   | Filter_1_1/FE_PHN5862_FE_OFN92_n_1 | BU_5VX1    | 2.735 |  63.302 |   44.521 | 
     | Filter_1_1/g17395/C                    |   ^   | Filter_1_1/FE_PHN5862_FE_OFN92_n_1 | ON211_5VX1 | 0.013 |  63.315 |   44.534 | 
     | Filter_1_1/g17395/Q                    |   v   | Filter_1_1/n_867                   | ON211_5VX1 | 1.970 |  65.285 |   46.503 | 
     | Filter_1_1/BodyDelay23_out1_reg[0]/D   |   v   | Filter_1_1/n_867                   | DFRQ_5VX2  | 0.003 |  65.288 |   46.506 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                      |       |            |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                  |   ^   | clk        |           |       |   0.000 |   18.782 | 
     | clk__L1_I0/A                         |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   18.782 | 
     | clk__L1_I0/Q                         |   v   | clk__L1_N0 | IN_5VX16  | 0.712 |   0.712 |   19.494 | 
     | clk__L2_I0/A                         |   v   | clk__L1_N0 | IN_5VX16  | 0.014 |   0.726 |   19.507 | 
     | clk__L2_I0/Q                         |   ^   | clk__L2_N0 | IN_5VX16  | 0.792 |   1.517 |   20.299 | 
     | clk__L3_I1/A                         |   ^   | clk__L2_N0 | BU_5VX16  | 0.002 |   1.519 |   20.301 | 
     | clk__L3_I1/Q                         |   ^   | clk__L3_N1 | BU_5VX16  | 0.462 |   1.982 |   20.763 | 
     | clk__L4_I3/A                         |   ^   | clk__L3_N1 | BU_5VX16  | 0.015 |   1.997 |   20.779 | 
     | clk__L4_I3/Q                         |   ^   | clk__L4_N3 | BU_5VX16  | 0.538 |   2.535 |   21.317 | 
     | Filter_1_1/BodyDelay23_out1_reg[0]/C |   ^   | clk__L4_N3 | DFRQ_5VX2 | 0.016 |   2.550 |   21.332 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin Filter_1_1/BodyDelay23_out1_reg[3]/C 
Endpoint:   Filter_1_1/BodyDelay23_out1_reg[3]/D   (v) checked with  leading 
edge of 'clk'
Beginpoint: Filter_1_1/delayMatch6_reg_reg[1][9]/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          2.548
- Setup                         0.681
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                46.868
- Arrival Time                 65.587
= Slack Time                  -18.719
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |                Net                 |    Cell    | Delay | Arrival | Required | 
     |                                        |       |                                    |            |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------------------------------+------------+-------+---------+----------| 
     | clk                                    |   ^   | clk                                |            |       |   0.000 |  -18.719 | 
     | clk__L1_I0/A                           |   ^   | clk                                | IN_5VX16   | 0.000 |   0.001 |  -18.719 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0                         | IN_5VX16   | 0.729 |   0.729 |  -17.990 | 
     | clk__L2_I2/A                           |   v   | clk__L1_N0                         | IN_5VX16   | 0.018 |   0.747 |  -17.972 | 
     | clk__L2_I2/Q                           |   ^   | clk__L2_N2                         | IN_5VX16   | 0.850 |   1.597 |  -17.123 | 
     | clk__L3_I5/A                           |   ^   | clk__L2_N2                         | BU_5VX16   | 0.014 |   1.611 |  -17.109 | 
     | clk__L3_I5/Q                           |   ^   | clk__L3_N5                         | BU_5VX16   | 0.486 |   2.097 |  -16.622 | 
     | clk__L4_I11/A                          |   ^   | clk__L3_N5                         | BU_5VX16   | 0.011 |   2.108 |  -16.611 | 
     | clk__L4_I11/Q                          |   ^   | clk__L4_N11                        | BU_5VX16   | 0.588 |   2.696 |  -16.024 | 
     | Filter_1_1/delayMatch6_reg_reg[1][9]/C |   ^   | clk__L4_N11                        | DFRQ_5VX2  | 0.010 |   2.706 |  -16.014 | 
     | Filter_1_1/delayMatch6_reg_reg[1][9]/Q |   v   | Filter_1_1/s_3_out1_3[9]           | DFRQ_5VX2  | 1.505 |   4.211 |  -14.508 | 
     | Filter_1_1/add_870_48/g1559/B          |   v   | Filter_1_1/s_3_out1_3[9]           | OR2_5VX2   | 0.001 |   4.212 |  -14.507 | 
     | Filter_1_1/add_870_48/g1559/Q          |   v   | Filter_1_1/add_870_48/n_30         | OR2_5VX2   | 0.912 |   5.125 |  -13.595 | 
     | Filter_1_1/add_870_48/g1527/A          |   v   | Filter_1_1/add_870_48/n_30         | NA22_5VX2  | 0.001 |   5.126 |  -13.594 | 
     | Filter_1_1/add_870_48/g1527/Q          |   v   | Filter_1_1/add_870_48/n_64         | NA22_5VX2  | 0.675 |   5.800 |  -12.919 | 
     | Filter_1_1/add_870_48/g1520/A          |   v   | Filter_1_1/add_870_48/n_64         | NA2_5VX2   | 0.000 |   5.801 |  -12.919 | 
     | Filter_1_1/add_870_48/g1520/Q          |   ^   | Filter_1_1/add_870_48/n_70         | NA2_5VX2   | 0.333 |   6.134 |  -12.585 | 
     | Filter_1_1/add_870_48/g1513/A          |   ^   | Filter_1_1/add_870_48/n_70         | NA22_5VX2  | 0.000 |   6.134 |  -12.585 | 
     | Filter_1_1/add_870_48/g1513/Q          |   ^   | Filter_1_1/add_870_48/n_76         | NA22_5VX2  | 0.645 |   6.779 |  -11.941 | 
     | Filter_1_1/add_870_48/g1507/A          |   ^   | Filter_1_1/add_870_48/n_76         | NA3_5VX2   | 0.000 |   6.779 |  -11.940 | 
     | Filter_1_1/add_870_48/g1507/Q          |   v   | Filter_1_1/add_870_48/n_81         | NA3_5VX2   | 0.420 |   7.199 |  -11.520 | 
     | Filter_1_1/add_870_48/g1502/A          |   v   | Filter_1_1/add_870_48/n_81         | NA22_5VX2  | 0.000 |   7.199 |  -11.520 | 
     | Filter_1_1/add_870_48/g1502/Q          |   v   | Filter_1_1/add_870_48/n_86         | NA22_5VX2  | 0.793 |   7.993 |  -10.727 | 
     | Filter_1_1/add_870_48/g1597/CI         |   v   | Filter_1_1/add_870_48/n_86         | FA_5VX2    | 0.001 |   7.994 |  -10.726 | 
     | Filter_1_1/add_870_48/g1597/CO         |   v   | Filter_1_1/add_870_48/n_162        | FA_5VX2    | 1.278 |   9.272 |   -9.447 | 
     | Filter_1_1/add_870_48/g1494/CI         |   v   | Filter_1_1/add_870_48/n_162        | FA_5VX2    | 0.000 |   9.272 |   -9.447 | 
     | Filter_1_1/add_870_48/g1494/CO         |   v   | Filter_1_1/add_870_48/n_93         | FA_5VX2    | 1.534 |  10.807 |   -7.913 | 
     | Filter_1_1/add_870_48/g1493/A          |   v   | Filter_1_1/add_870_48/n_93         | NA2_5VX2   | 0.002 |  10.809 |   -7.910 | 
     | Filter_1_1/add_870_48/g1493/Q          |   ^   | Filter_1_1/add_870_48/n_94         | NA2_5VX2   | 0.511 |  11.320 |   -7.399 | 
     | Filter_1_1/add_870_48/g1492/A          |   ^   | Filter_1_1/add_870_48/n_94         | IN_5VX1    | 0.000 |  11.320 |   -7.399 | 
     | Filter_1_1/add_870_48/g1492/Q          |   v   | Filter_1_1/add_870_48/n_95         | IN_5VX1    | 0.367 |  11.688 |   -7.032 | 
     | Filter_1_1/add_870_48/g1487/A          |   v   | Filter_1_1/add_870_48/n_95         | NA22_5VX2  | 0.000 |  11.688 |   -7.031 | 
     | Filter_1_1/add_870_48/g1487/Q          |   v   | Filter_1_1/add_870_48/n_100        | NA22_5VX2  | 0.834 |  12.522 |   -6.198 | 
     | Filter_1_1/add_870_48/g1480/A          |   v   | Filter_1_1/add_870_48/n_100        | NA22_5VX2  | 0.001 |  12.523 |   -6.197 | 
     | Filter_1_1/add_870_48/g1480/Q          |   v   | Filter_1_1/add_870_48/n_106        | NA22_5VX2  | 0.904 |  13.426 |   -5.293 | 
     | Filter_1_1/add_870_48/g1472/B          |   v   | Filter_1_1/add_870_48/n_106        | EN2_5VX4   | 0.000 |  13.427 |   -5.293 | 
     | Filter_1_1/add_870_48/g1472/Q          |   ^   | Filter_1_1/HeadSum3_add_temp[19]   | EN2_5VX4   | 0.636 |  14.062 |   -4.657 | 
     | Filter_1_1/g18796/A                    |   ^   | Filter_1_1/HeadSum3_add_temp[19]   | NA4_5VX1   | 0.001 |  14.063 |   -4.656 | 
     | Filter_1_1/g18796/Q                    |   v   | Filter_1_1/n_1678                  | NA4_5VX1   | 0.691 |  14.755 |   -3.965 | 
     | Filter_1_1/g10729/AN                   |   v   | Filter_1_1/n_1678                  | NA3I2_5VX2 | 0.000 |  14.755 |   -3.964 | 
     | Filter_1_1/g10729/Q                    |   v   | Filter_1_1/n_1123                  | NA3I2_5VX2 | 1.124 |  15.879 |   -2.840 | 
     | Filter_1_1/g10728/A                    |   v   | Filter_1_1/n_1123                  | NA2_5VX2   | 0.000 |  15.879 |   -2.840 | 
     | Filter_1_1/g10728/Q                    |   ^   | Filter_1_1/n_1124                  | NA2_5VX2   | 0.514 |  16.393 |   -2.327 | 
     | Filter_1_1/g10727/A                    |   ^   | Filter_1_1/n_1124                  | NA2_5VX4   | 0.000 |  16.393 |   -2.326 | 
     | Filter_1_1/g10727/Q                    |   v   | Filter_1_1/n_1125                  | NA2_5VX4   | 0.378 |  16.771 |   -1.949 | 
     | Filter_1_1/FE_OFC105_n_1125/A          |   v   | Filter_1_1/n_1125                  | BU_5VX16   | 0.001 |  16.771 |   -1.948 | 
     | Filter_1_1/FE_OFC105_n_1125/Q          |   v   | Filter_1_1/FE_OFN105_n_1125        | BU_5VX16   | 0.607 |  17.379 |   -1.341 | 
     | Filter_1_1/g18831/C                    |   v   | Filter_1_1/FE_OFN105_n_1125        | NA22_5VX2  | 0.004 |  17.383 |   -1.337 | 
     | Filter_1_1/g18831/Q                    |   ^   | Filter_1_1/n_1713                  | NA22_5VX2  | 0.496 |  17.879 |   -0.840 | 
     | Filter_1_1/FE_OFC156_n_1713/A          |   ^   | Filter_1_1/n_1713                  | BU_5VX12   | 0.001 |  17.880 |   -0.840 | 
     | Filter_1_1/FE_OFC156_n_1713/Q          |   ^   | Filter_1_1/FE_OFN156_n_1713        | BU_5VX12   | 0.866 |  18.746 |    0.026 | 
     | Filter_1_1/const_mul_790_65/g6716/A    |   ^   | Filter_1_1/FE_OFN156_n_1713        | IN_5VX1    | 0.039 |  18.785 |    0.066 | 
     | Filter_1_1/const_mul_790_65/g6716/Q    |   v   | Filter_1_1/const_mul_790_65/n_78   | IN_5VX1    | 1.263 |  20.049 |    1.329 | 
     | Filter_1_1/const_mul_790_65/g6670/A    |   v   | Filter_1_1/const_mul_790_65/n_78   | AND2_5VX4  | 0.001 |  20.050 |    1.330 | 
     | Filter_1_1/const_mul_790_65/g6670/Q    |   v   | Filter_1_1/const_mul_790_65/n_124  | AND2_5VX4  | 1.030 |  21.079 |    2.360 | 
     | Filter_1_1/const_mul_790_65/g6780/C    |   v   | Filter_1_1/const_mul_790_65/n_124  | AO21_5VX2  | 0.002 |  21.081 |    2.362 | 
     | Filter_1_1/const_mul_790_65/g6780/Q    |   v   | Filter_1_1/const_mul_790_65/n_0    | AO21_5VX2  | 0.906 |  21.987 |    3.268 | 
     | Filter_1_1/const_mul_790_65/g6344/A    |   v   | Filter_1_1/const_mul_790_65/n_0    | FA_5VX1    | 0.000 |  21.987 |    3.268 | 
     | Filter_1_1/const_mul_790_65/g6344/S    |   ^   | Filter_1_1/const_mul_790_65/n_416  | FA_5VX1    | 2.011 |  23.999 |    5.279 | 
     | Filter_1_1/const_mul_790_65/g6285/CI   |   ^   | Filter_1_1/const_mul_790_65/n_416  | FA_5VX1    | 0.000 |  23.999 |    5.280 | 
     | Filter_1_1/const_mul_790_65/g6285/S    |   ^   | Filter_1_1/const_mul_790_65/n_478  | FA_5VX1    | 1.921 |  25.920 |    7.201 | 
     | Filter_1_1/const_mul_790_65/g6182/CI   |   ^   | Filter_1_1/const_mul_790_65/n_478  | FA_5VX1    | 0.000 |  25.921 |    7.201 | 
     | Filter_1_1/const_mul_790_65/g6182/S    |   v   | Filter_1_1/const_mul_790_65/n_582  | FA_5VX1    | 1.606 |  27.527 |    8.807 | 
     | Filter_1_1/const_mul_790_65/g6745/AN   |   v   | Filter_1_1/const_mul_790_65/n_582  | NO2I1_5VX2 | 0.000 |  27.527 |    8.808 | 
     | Filter_1_1/const_mul_790_65/g6745/Q    |   v   | Filter_1_1/const_mul_790_65/n_35   | NO2I1_5VX2 | 0.610 |  28.138 |    9.418 | 
     | Filter_1_1/const_mul_790_65/g6788/B    |   v   | Filter_1_1/const_mul_790_65/n_35   | CAG_5VX2   | 0.000 |  28.138 |    9.418 | 
     | Filter_1_1/const_mul_790_65/g6788/CO   |   v   | Filter_1_1/const_mul_790_65/n_720  | CAG_5VX2   | 1.131 |  29.269 |   10.549 | 
     | Filter_1_1/const_mul_790_65/g6820/C    |   v   | Filter_1_1/const_mul_790_65/n_720  | AO21_5VX2  | 0.000 |  29.269 |   10.549 | 
     | Filter_1_1/const_mul_790_65/g6820/Q    |   v   | Filter_1_1/const_mul_790_65/n_752  | AO21_5VX2  | 0.881 |  30.150 |   11.430 | 
     | Filter_1_1/const_mul_790_65/g6819/A    |   v   | Filter_1_1/const_mul_790_65/n_752  | NA2_5VX2   | 0.000 |  30.150 |   11.430 | 
     | Filter_1_1/const_mul_790_65/g6819/Q    |   ^   | Filter_1_1/const_mul_790_65/n_753  | NA2_5VX2   | 0.324 |  30.474 |   11.755 | 
     | Filter_1_1/const_mul_790_65/g6816/A    |   ^   | Filter_1_1/const_mul_790_65/n_753  | AND3_5VX2  | 0.000 |  30.474 |   11.755 | 
     | Filter_1_1/const_mul_790_65/g6816/Q    |   ^   | Filter_1_1/const_mul_790_65/n_748  | AND3_5VX2  | 0.840 |  31.315 |   12.595 | 
     | Filter_1_1/const_mul_790_65/g6815/A    |   ^   | Filter_1_1/const_mul_790_65/n_748  | ON21_5VX4  | 0.001 |  31.316 |   12.596 | 
     | Filter_1_1/const_mul_790_65/g6815/Q    |   v   | Filter_1_1/const_mul_790_65/n_749  | ON21_5VX4  | 0.938 |  32.254 |   13.534 | 
     | Filter_1_1/const_mul_790_65/g6091/C    |   v   | Filter_1_1/const_mul_790_65/n_749  | AO31_5VX2  | 0.001 |  32.254 |   13.535 | 
     | Filter_1_1/const_mul_790_65/g6091/Q    |   v   | Filter_1_1/const_mul_790_65/n_644  | AO31_5VX2  | 0.920 |  33.175 |   14.455 | 
     | Filter_1_1/const_mul_790_65/g6089/CI   |   v   | Filter_1_1/const_mul_790_65/n_644  | FA_5VX2    | 0.001 |  33.176 |   14.456 | 
     | Filter_1_1/const_mul_790_65/g6089/CO   |   v   | Filter_1_1/const_mul_790_65/n_646  | FA_5VX2    | 1.253 |  34.429 |   15.709 | 
     | Filter_1_1/const_mul_790_65/g6088/CI   |   v   | Filter_1_1/const_mul_790_65/n_646  | FA_5VX2    | 0.000 |  34.429 |   15.709 | 
     | Filter_1_1/const_mul_790_65/g6088/CO   |   v   | Filter_1_1/const_mul_790_65/n_59   | FA_5VX2    | 1.683 |  36.112 |   17.393 | 
     | Filter_1_1/const_mul_790_65/g6082/A    |   v   | Filter_1_1/const_mul_790_65/n_59   | NA22_5VX2  | 0.001 |  36.113 |   17.393 | 
     | Filter_1_1/const_mul_790_65/g6082/Q    |   v   | Filter_1_1/const_mul_790_65/n_652  | NA22_5VX2  | 0.886 |  36.999 |   18.279 | 
     | Filter_1_1/const_mul_790_65/g6068/B    |   v   | Filter_1_1/const_mul_790_65/n_652  | EO2_5VX1   | 0.000 |  36.999 |   18.280 | 
     | Filter_1_1/const_mul_790_65/g6068/Q    |   ^   | Filter_1_1/a_2_3_mul_temp[40]      | EO2_5VX1   | 1.929 |  38.929 |   20.209 | 
     | Filter_1_1/g18820/B                    |   ^   | Filter_1_1/a_2_3_mul_temp[40]      | AND4_5VX2  | 0.002 |  38.930 |   20.211 | 
     | Filter_1_1/g18820/Q                    |   ^   | Filter_1_1/n_1702                  | AND4_5VX2  | 1.328 |  40.259 |   21.539 | 
     | Filter_1_1/g10708/C                    |   ^   | Filter_1_1/n_1702                  | NA4_5VX2   | 0.001 |  40.260 |   21.540 | 
     | Filter_1_1/g10708/Q                    |   v   | Filter_1_1/n_916                   | NA4_5VX2   | 0.517 |  40.776 |   22.057 | 
     | Filter_1_1/g18746/C                    |   v   | Filter_1_1/n_916                   | NO3_5VX1   | 0.000 |  40.777 |   22.057 | 
     | Filter_1_1/g18746/Q                    |   ^   | Filter_1_1/n_918                   | NO3_5VX1   | 1.049 |  41.826 |   23.106 | 
     | Filter_1_1/g18745/A                    |   ^   | Filter_1_1/n_918                   | ON21_5VX4  | 0.000 |  41.826 |   23.107 | 
     | Filter_1_1/g18745/Q                    |   v   | Filter_1_1/n_920                   | ON21_5VX4  | 1.316 |  43.143 |   24.423 | 
     | Filter_1_1/g18735/C                    |   v   | Filter_1_1/n_920                   | NA22_5VX2  | 0.005 |  43.148 |   24.428 | 
     | Filter_1_1/g18735/Q                    |   ^   | Filter_1_1/a_2_3_out1[1]           | NA22_5VX2  | 0.622 |  43.770 |   25.050 | 
     | Filter_1_1/sub_842_52/g597/A           |   ^   | Filter_1_1/a_2_3_out1[1]           | NA2_5VX2   | 0.001 |  43.770 |   25.051 | 
     | Filter_1_1/sub_842_52/g597/Q           |   v   | Filter_1_1/sub_842_52/n_26         | NA2_5VX2   | 0.268 |  44.038 |   25.318 | 
     | Filter_1_1/sub_842_52/g564/B           |   v   | Filter_1_1/sub_842_52/n_26         | NA22_5VX2  | 0.000 |  44.038 |   25.319 | 
     | Filter_1_1/sub_842_52/g564/Q           |   v   | Filter_1_1/sub_842_52/n_53         | NA22_5VX2  | 0.781 |  44.819 |   26.100 | 
     | Filter_1_1/sub_842_52/g560/A           |   v   | Filter_1_1/sub_842_52/n_53         | NA22_5VX2  | 0.001 |  44.820 |   26.100 | 
     | Filter_1_1/sub_842_52/g560/Q           |   v   | Filter_1_1/sub_842_52/n_54         | NA22_5VX2  | 0.776 |  45.595 |   26.876 | 
     | Filter_1_1/sub_842_52/g556/A           |   v   | Filter_1_1/sub_842_52/n_54         | NA22_5VX2  | 0.000 |  45.596 |   26.876 | 
     | Filter_1_1/sub_842_52/g556/Q           |   v   | Filter_1_1/sub_842_52/n_55         | NA22_5VX2  | 0.700 |  46.296 |   27.576 | 
     | Filter_1_1/sub_842_52/g552/A           |   v   | Filter_1_1/sub_842_52/n_55         | NA22_5VX2  | 0.000 |  46.296 |   27.577 | 
     | Filter_1_1/sub_842_52/g552/Q           |   v   | Filter_1_1/sub_842_52/n_56         | NA22_5VX2  | 0.740 |  47.036 |   28.316 | 
     | Filter_1_1/sub_842_52/g548/A           |   v   | Filter_1_1/sub_842_52/n_56         | NA22_5VX2  | 0.000 |  47.036 |   28.317 | 
     | Filter_1_1/sub_842_52/g548/Q           |   v   | Filter_1_1/sub_842_52/n_57         | NA22_5VX2  | 0.723 |  47.760 |   29.040 | 
     | Filter_1_1/sub_842_52/g544/A           |   v   | Filter_1_1/sub_842_52/n_57         | NA22_5VX2  | 0.000 |  47.760 |   29.040 | 
     | Filter_1_1/sub_842_52/g544/Q           |   v   | Filter_1_1/sub_842_52/n_58         | NA22_5VX2  | 0.734 |  48.494 |   29.775 | 
     | Filter_1_1/sub_842_52/g540/A           |   v   | Filter_1_1/sub_842_52/n_58         | NA22_5VX2  | 0.000 |  48.495 |   29.775 | 
     | Filter_1_1/sub_842_52/g540/Q           |   v   | Filter_1_1/sub_842_52/n_59         | NA22_5VX2  | 0.721 |  49.215 |   30.496 | 
     | Filter_1_1/sub_842_52/g536/A           |   v   | Filter_1_1/sub_842_52/n_59         | NA22_5VX2  | 0.000 |  49.216 |   30.496 | 
     | Filter_1_1/sub_842_52/g536/Q           |   v   | Filter_1_1/sub_842_52/n_60         | NA22_5VX2  | 0.780 |  49.996 |   31.276 | 
     | Filter_1_1/sub_842_52/g532/A           |   v   | Filter_1_1/sub_842_52/n_60         | NA22_5VX2  | 0.000 |  49.996 |   31.277 | 
     | Filter_1_1/sub_842_52/g532/Q           |   v   | Filter_1_1/sub_842_52/n_61         | NA22_5VX2  | 0.767 |  50.764 |   32.044 | 
     | Filter_1_1/sub_842_52/g528/A           |   v   | Filter_1_1/sub_842_52/n_61         | NA22_5VX2  | 0.001 |  50.764 |   32.045 | 
     | Filter_1_1/sub_842_52/g528/Q           |   v   | Filter_1_1/sub_842_52/n_62         | NA22_5VX2  | 0.738 |  51.503 |   32.783 | 
     | Filter_1_1/sub_842_52/g524/A           |   v   | Filter_1_1/sub_842_52/n_62         | NA22_5VX2  | 0.000 |  51.503 |   32.783 | 
     | Filter_1_1/sub_842_52/g524/Q           |   v   | Filter_1_1/sub_842_52/n_63         | NA22_5VX2  | 0.731 |  52.233 |   33.514 | 
     | Filter_1_1/sub_842_52/g521/A           |   v   | Filter_1_1/sub_842_52/n_63         | NA22_5VX2  | 0.000 |  52.234 |   33.514 | 
     | Filter_1_1/sub_842_52/g521/Q           |   v   | Filter_1_1/sub_842_52/n_64         | NA22_5VX2  | 0.780 |  53.013 |   34.294 | 
     | Filter_1_1/sub_842_52/g518/CI          |   v   | Filter_1_1/sub_842_52/n_64         | FA_5VX2    | 0.001 |  53.015 |   34.295 | 
     | Filter_1_1/sub_842_52/g518/CO          |   v   | Filter_1_1/sub_842_52/n_65         | FA_5VX2    | 1.304 |  54.319 |   35.599 | 
     | Filter_1_1/sub_842_52/g517/CI          |   v   | Filter_1_1/sub_842_52/n_65         | FA_5VX2    | 0.000 |  54.319 |   35.599 | 
     | Filter_1_1/sub_842_52/g517/CO          |   v   | Filter_1_1/sub_842_52/n_68         | FA_5VX2    | 1.412 |  55.731 |   37.011 | 
     | Filter_1_1/sub_842_52/g516/A           |   v   | Filter_1_1/sub_842_52/n_68         | NA2_5VX2   | 0.001 |  55.732 |   37.012 | 
     | Filter_1_1/sub_842_52/g516/Q           |   ^   | Filter_1_1/sub_842_52/n_69         | NA2_5VX2   | 0.348 |  56.080 |   37.360 | 
     | Filter_1_1/sub_842_52/g515/A           |   ^   | Filter_1_1/sub_842_52/n_69         | AND2_5VX2  | 0.000 |  56.080 |   37.360 | 
     | Filter_1_1/sub_842_52/g515/Q           |   ^   | Filter_1_1/sub_842_52/n_70         | AND2_5VX2  | 0.680 |  56.760 |   38.041 | 
     | Filter_1_1/sub_842_52/g630/A           |   ^   | Filter_1_1/sub_842_52/n_70         | CAG_5VX2   | 0.000 |  56.760 |   38.041 | 
     | Filter_1_1/sub_842_52/g630/CO          |   ^   | Filter_1_1/sub_842_52/n_112        | CAG_5VX2   | 1.015 |  57.775 |   39.056 | 
     | Filter_1_1/sub_842_52/g629/A           |   ^   | Filter_1_1/sub_842_52/n_112        | EO3_5VX2   | 0.001 |  57.776 |   39.057 | 
     | Filter_1_1/sub_842_52/g629/Q           |   v   | Filter_1_1/BodyRSum23_sub_temp[17] | EO3_5VX2   | 0.962 |  58.739 |   40.019 | 
     | Filter_1_1/g18772/B                    |   v   | Filter_1_1/BodyRSum23_sub_temp[17] | NA3I1_5VX1 | 0.000 |  58.739 |   40.020 | 
     | Filter_1_1/g18772/Q                    |   ^   | Filter_1_1/n_1                     | NA3I1_5VX1 | 0.920 |  59.659 |   40.940 | 
     | Filter_1_1/FE_OFC92_n_1/A              |   ^   | Filter_1_1/n_1                     | IN_5VX3    | 0.000 |  59.659 |   40.940 | 
     | Filter_1_1/FE_OFC92_n_1/Q              |   v   | Filter_1_1/FE_OFN92_n_1            | IN_5VX3    | 0.630 |  60.290 |   41.570 | 
     | Filter_1_1/FE_PHC3080_FE_OFN92_n_1/A   |   v   | Filter_1_1/FE_OFN92_n_1            | IN_5VX8    | 0.005 |  60.295 |   41.575 | 
     | Filter_1_1/FE_PHC3080_FE_OFN92_n_1/Q   |   ^   | Filter_1_1/FE_PHN3080_FE_OFN92_n_1 | IN_5VX8    | 0.271 |  60.566 |   41.846 | 
     | Filter_1_1/FE_PHC5862_FE_OFN92_n_1/A   |   ^   | Filter_1_1/FE_PHN3080_FE_OFN92_n_1 | BU_5VX1    | 0.002 |  60.568 |   41.848 | 
     | Filter_1_1/FE_PHC5862_FE_OFN92_n_1/Q   |   ^   | Filter_1_1/FE_PHN5862_FE_OFN92_n_1 | BU_5VX1    | 2.735 |  63.302 |   44.583 | 
     | Filter_1_1/g17406/C                    |   ^   | Filter_1_1/FE_PHN5862_FE_OFN92_n_1 | ON211_5VX1 | 0.015 |  63.317 |   44.598 | 
     | Filter_1_1/g17406/Q                    |   v   | Filter_1_1/n_856                   | ON211_5VX1 | 1.405 |  64.722 |   46.003 | 
     | Filter_1_1/FE_PHC5859_n_856/A          |   v   | Filter_1_1/n_856                   | BU_5VX2    | 0.000 |  64.722 |   46.003 | 
     | Filter_1_1/FE_PHC5859_n_856/Q          |   v   | Filter_1_1/FE_PHN5859_n_856        | BU_5VX2    | 0.865 |  65.587 |   46.868 | 
     | Filter_1_1/BodyDelay23_out1_reg[3]/D   |   v   | Filter_1_1/FE_PHN5859_n_856        | DFRQ_5VX2  | 0.000 |  65.587 |   46.868 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                      |       |            |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                  |   ^   | clk        |           |       |   0.000 |   18.719 | 
     | clk__L1_I0/A                         |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   18.719 | 
     | clk__L1_I0/Q                         |   v   | clk__L1_N0 | IN_5VX16  | 0.712 |   0.712 |   19.431 | 
     | clk__L2_I0/A                         |   v   | clk__L1_N0 | IN_5VX16  | 0.014 |   0.726 |   19.445 | 
     | clk__L2_I0/Q                         |   ^   | clk__L2_N0 | IN_5VX16  | 0.792 |   1.517 |   20.237 | 
     | clk__L3_I1/A                         |   ^   | clk__L2_N0 | BU_5VX16  | 0.002 |   1.519 |   20.239 | 
     | clk__L3_I1/Q                         |   ^   | clk__L3_N1 | BU_5VX16  | 0.462 |   1.982 |   20.701 | 
     | clk__L4_I3/A                         |   ^   | clk__L3_N1 | BU_5VX16  | 0.015 |   1.997 |   20.717 | 
     | clk__L4_I3/Q                         |   ^   | clk__L4_N3 | BU_5VX16  | 0.538 |   2.535 |   21.254 | 
     | Filter_1_1/BodyDelay23_out1_reg[3]/C |   ^   | clk__L4_N3 | DFRQ_5VX2 | 0.014 |   2.549 |   21.268 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin Filter_1_1/BodyDelay23_out1_reg[16]/C 
Endpoint:   Filter_1_1/BodyDelay23_out1_reg[16]/D  (v) checked with  leading 
edge of 'clk'
Beginpoint: Filter_1_1/delayMatch6_reg_reg[1][9]/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          2.551
- Setup                         0.987
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                46.564
- Arrival Time                 65.264
= Slack Time                  -18.699
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |                Net                 |    Cell    | Delay | Arrival | Required | 
     |                                        |       |                                    |            |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------------------------------+------------+-------+---------+----------| 
     | clk                                    |   ^   | clk                                |            |       |   0.000 |  -18.699 | 
     | clk__L1_I0/A                           |   ^   | clk                                | IN_5VX16   | 0.000 |   0.001 |  -18.698 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0                         | IN_5VX16   | 0.729 |   0.729 |  -17.970 | 
     | clk__L2_I2/A                           |   v   | clk__L1_N0                         | IN_5VX16   | 0.018 |   0.747 |  -17.952 | 
     | clk__L2_I2/Q                           |   ^   | clk__L2_N2                         | IN_5VX16   | 0.850 |   1.597 |  -17.102 | 
     | clk__L3_I5/A                           |   ^   | clk__L2_N2                         | BU_5VX16   | 0.014 |   1.611 |  -17.089 | 
     | clk__L3_I5/Q                           |   ^   | clk__L3_N5                         | BU_5VX16   | 0.486 |   2.097 |  -16.602 | 
     | clk__L4_I11/A                          |   ^   | clk__L3_N5                         | BU_5VX16   | 0.011 |   2.108 |  -16.591 | 
     | clk__L4_I11/Q                          |   ^   | clk__L4_N11                        | BU_5VX16   | 0.588 |   2.696 |  -16.003 | 
     | Filter_1_1/delayMatch6_reg_reg[1][9]/C |   ^   | clk__L4_N11                        | DFRQ_5VX2  | 0.010 |   2.706 |  -15.993 | 
     | Filter_1_1/delayMatch6_reg_reg[1][9]/Q |   v   | Filter_1_1/s_3_out1_3[9]           | DFRQ_5VX2  | 1.505 |   4.211 |  -14.488 | 
     | Filter_1_1/add_870_48/g1559/B          |   v   | Filter_1_1/s_3_out1_3[9]           | OR2_5VX2   | 0.001 |   4.212 |  -14.487 | 
     | Filter_1_1/add_870_48/g1559/Q          |   v   | Filter_1_1/add_870_48/n_30         | OR2_5VX2   | 0.912 |   5.125 |  -13.574 | 
     | Filter_1_1/add_870_48/g1527/A          |   v   | Filter_1_1/add_870_48/n_30         | NA22_5VX2  | 0.001 |   5.125 |  -13.574 | 
     | Filter_1_1/add_870_48/g1527/Q          |   v   | Filter_1_1/add_870_48/n_64         | NA22_5VX2  | 0.675 |   5.800 |  -12.899 | 
     | Filter_1_1/add_870_48/g1520/A          |   v   | Filter_1_1/add_870_48/n_64         | NA2_5VX2   | 0.000 |   5.801 |  -12.899 | 
     | Filter_1_1/add_870_48/g1520/Q          |   ^   | Filter_1_1/add_870_48/n_70         | NA2_5VX2   | 0.333 |   6.134 |  -12.565 | 
     | Filter_1_1/add_870_48/g1513/A          |   ^   | Filter_1_1/add_870_48/n_70         | NA22_5VX2  | 0.000 |   6.134 |  -12.565 | 
     | Filter_1_1/add_870_48/g1513/Q          |   ^   | Filter_1_1/add_870_48/n_76         | NA22_5VX2  | 0.645 |   6.779 |  -11.920 | 
     | Filter_1_1/add_870_48/g1507/A          |   ^   | Filter_1_1/add_870_48/n_76         | NA3_5VX2   | 0.000 |   6.779 |  -11.920 | 
     | Filter_1_1/add_870_48/g1507/Q          |   v   | Filter_1_1/add_870_48/n_81         | NA3_5VX2   | 0.420 |   7.199 |  -11.500 | 
     | Filter_1_1/add_870_48/g1502/A          |   v   | Filter_1_1/add_870_48/n_81         | NA22_5VX2  | 0.000 |   7.199 |  -11.500 | 
     | Filter_1_1/add_870_48/g1502/Q          |   v   | Filter_1_1/add_870_48/n_86         | NA22_5VX2  | 0.793 |   7.993 |  -10.706 | 
     | Filter_1_1/add_870_48/g1597/CI         |   v   | Filter_1_1/add_870_48/n_86         | FA_5VX2    | 0.001 |   7.994 |  -10.705 | 
     | Filter_1_1/add_870_48/g1597/CO         |   v   | Filter_1_1/add_870_48/n_162        | FA_5VX2    | 1.278 |   9.272 |   -9.427 | 
     | Filter_1_1/add_870_48/g1494/CI         |   v   | Filter_1_1/add_870_48/n_162        | FA_5VX2    | 0.000 |   9.272 |   -9.427 | 
     | Filter_1_1/add_870_48/g1494/CO         |   v   | Filter_1_1/add_870_48/n_93         | FA_5VX2    | 1.534 |  10.807 |   -7.892 | 
     | Filter_1_1/add_870_48/g1493/A          |   v   | Filter_1_1/add_870_48/n_93         | NA2_5VX2   | 0.002 |  10.809 |   -7.890 | 
     | Filter_1_1/add_870_48/g1493/Q          |   ^   | Filter_1_1/add_870_48/n_94         | NA2_5VX2   | 0.511 |  11.320 |   -7.379 | 
     | Filter_1_1/add_870_48/g1492/A          |   ^   | Filter_1_1/add_870_48/n_94         | IN_5VX1    | 0.000 |  11.320 |   -7.379 | 
     | Filter_1_1/add_870_48/g1492/Q          |   v   | Filter_1_1/add_870_48/n_95         | IN_5VX1    | 0.367 |  11.688 |   -7.012 | 
     | Filter_1_1/add_870_48/g1487/A          |   v   | Filter_1_1/add_870_48/n_95         | NA22_5VX2  | 0.000 |  11.688 |   -7.011 | 
     | Filter_1_1/add_870_48/g1487/Q          |   v   | Filter_1_1/add_870_48/n_100        | NA22_5VX2  | 0.834 |  12.521 |   -6.178 | 
     | Filter_1_1/add_870_48/g1480/A          |   v   | Filter_1_1/add_870_48/n_100        | NA22_5VX2  | 0.001 |  12.522 |   -6.177 | 
     | Filter_1_1/add_870_48/g1480/Q          |   v   | Filter_1_1/add_870_48/n_106        | NA22_5VX2  | 0.904 |  13.426 |   -5.273 | 
     | Filter_1_1/add_870_48/g1472/B          |   v   | Filter_1_1/add_870_48/n_106        | EN2_5VX4   | 0.000 |  13.426 |   -5.273 | 
     | Filter_1_1/add_870_48/g1472/Q          |   ^   | Filter_1_1/HeadSum3_add_temp[19]   | EN2_5VX4   | 0.636 |  14.062 |   -4.637 | 
     | Filter_1_1/g18796/A                    |   ^   | Filter_1_1/HeadSum3_add_temp[19]   | NA4_5VX1   | 0.001 |  14.063 |   -4.636 | 
     | Filter_1_1/g18796/Q                    |   v   | Filter_1_1/n_1678                  | NA4_5VX1   | 0.691 |  14.755 |   -3.945 | 
     | Filter_1_1/g10729/AN                   |   v   | Filter_1_1/n_1678                  | NA3I2_5VX2 | 0.000 |  14.755 |   -3.944 | 
     | Filter_1_1/g10729/Q                    |   v   | Filter_1_1/n_1123                  | NA3I2_5VX2 | 1.124 |  15.879 |   -2.820 | 
     | Filter_1_1/g10728/A                    |   v   | Filter_1_1/n_1123                  | NA2_5VX2   | 0.000 |  15.879 |   -2.820 | 
     | Filter_1_1/g10728/Q                    |   ^   | Filter_1_1/n_1124                  | NA2_5VX2   | 0.514 |  16.393 |   -2.307 | 
     | Filter_1_1/g10727/A                    |   ^   | Filter_1_1/n_1124                  | NA2_5VX4   | 0.000 |  16.393 |   -2.306 | 
     | Filter_1_1/g10727/Q                    |   v   | Filter_1_1/n_1125                  | NA2_5VX4   | 0.378 |  16.771 |   -1.929 | 
     | Filter_1_1/FE_OFC105_n_1125/A          |   v   | Filter_1_1/n_1125                  | BU_5VX16   | 0.001 |  16.771 |   -1.928 | 
     | Filter_1_1/FE_OFC105_n_1125/Q          |   v   | Filter_1_1/FE_OFN105_n_1125        | BU_5VX16   | 0.607 |  17.379 |   -1.321 | 
     | Filter_1_1/g18831/C                    |   v   | Filter_1_1/FE_OFN105_n_1125        | NA22_5VX2  | 0.004 |  17.383 |   -1.317 | 
     | Filter_1_1/g18831/Q                    |   ^   | Filter_1_1/n_1713                  | NA22_5VX2  | 0.496 |  17.879 |   -0.820 | 
     | Filter_1_1/FE_OFC156_n_1713/A          |   ^   | Filter_1_1/n_1713                  | BU_5VX12   | 0.001 |  17.880 |   -0.819 | 
     | Filter_1_1/FE_OFC156_n_1713/Q          |   ^   | Filter_1_1/FE_OFN156_n_1713        | BU_5VX12   | 0.866 |  18.746 |    0.046 | 
     | Filter_1_1/const_mul_790_65/g6716/A    |   ^   | Filter_1_1/FE_OFN156_n_1713        | IN_5VX1    | 0.039 |  18.785 |    0.086 | 
     | Filter_1_1/const_mul_790_65/g6716/Q    |   v   | Filter_1_1/const_mul_790_65/n_78   | IN_5VX1    | 1.263 |  20.048 |    1.349 | 
     | Filter_1_1/const_mul_790_65/g6670/A    |   v   | Filter_1_1/const_mul_790_65/n_78   | AND2_5VX4  | 0.001 |  20.050 |    1.351 | 
     | Filter_1_1/const_mul_790_65/g6670/Q    |   v   | Filter_1_1/const_mul_790_65/n_124  | AND2_5VX4  | 1.030 |  21.079 |    2.380 | 
     | Filter_1_1/const_mul_790_65/g6780/C    |   v   | Filter_1_1/const_mul_790_65/n_124  | AO21_5VX2  | 0.002 |  21.081 |    2.382 | 
     | Filter_1_1/const_mul_790_65/g6780/Q    |   v   | Filter_1_1/const_mul_790_65/n_0    | AO21_5VX2  | 0.906 |  21.987 |    3.288 | 
     | Filter_1_1/const_mul_790_65/g6344/A    |   v   | Filter_1_1/const_mul_790_65/n_0    | FA_5VX1    | 0.000 |  21.987 |    3.288 | 
     | Filter_1_1/const_mul_790_65/g6344/S    |   ^   | Filter_1_1/const_mul_790_65/n_416  | FA_5VX1    | 2.011 |  23.998 |    5.299 | 
     | Filter_1_1/const_mul_790_65/g6285/CI   |   ^   | Filter_1_1/const_mul_790_65/n_416  | FA_5VX1    | 0.000 |  23.999 |    5.300 | 
     | Filter_1_1/const_mul_790_65/g6285/S    |   ^   | Filter_1_1/const_mul_790_65/n_478  | FA_5VX1    | 1.921 |  25.920 |    7.221 | 
     | Filter_1_1/const_mul_790_65/g6182/CI   |   ^   | Filter_1_1/const_mul_790_65/n_478  | FA_5VX1    | 0.000 |  25.920 |    7.221 | 
     | Filter_1_1/const_mul_790_65/g6182/S    |   v   | Filter_1_1/const_mul_790_65/n_582  | FA_5VX1    | 1.606 |  27.527 |    8.827 | 
     | Filter_1_1/const_mul_790_65/g6745/AN   |   v   | Filter_1_1/const_mul_790_65/n_582  | NO2I1_5VX2 | 0.000 |  27.527 |    8.828 | 
     | Filter_1_1/const_mul_790_65/g6745/Q    |   v   | Filter_1_1/const_mul_790_65/n_35   | NO2I1_5VX2 | 0.610 |  28.137 |    9.438 | 
     | Filter_1_1/const_mul_790_65/g6788/B    |   v   | Filter_1_1/const_mul_790_65/n_35   | CAG_5VX2   | 0.000 |  28.138 |    9.439 | 
     | Filter_1_1/const_mul_790_65/g6788/CO   |   v   | Filter_1_1/const_mul_790_65/n_720  | CAG_5VX2   | 1.131 |  29.268 |   10.569 | 
     | Filter_1_1/const_mul_790_65/g6820/C    |   v   | Filter_1_1/const_mul_790_65/n_720  | AO21_5VX2  | 0.000 |  29.269 |   10.570 | 
     | Filter_1_1/const_mul_790_65/g6820/Q    |   v   | Filter_1_1/const_mul_790_65/n_752  | AO21_5VX2  | 0.881 |  30.150 |   11.450 | 
     | Filter_1_1/const_mul_790_65/g6819/A    |   v   | Filter_1_1/const_mul_790_65/n_752  | NA2_5VX2   | 0.000 |  30.150 |   11.450 | 
     | Filter_1_1/const_mul_790_65/g6819/Q    |   ^   | Filter_1_1/const_mul_790_65/n_753  | NA2_5VX2   | 0.324 |  30.474 |   11.775 | 
     | Filter_1_1/const_mul_790_65/g6816/A    |   ^   | Filter_1_1/const_mul_790_65/n_753  | AND3_5VX2  | 0.000 |  30.474 |   11.775 | 
     | Filter_1_1/const_mul_790_65/g6816/Q    |   ^   | Filter_1_1/const_mul_790_65/n_748  | AND3_5VX2  | 0.840 |  31.315 |   12.615 | 
     | Filter_1_1/const_mul_790_65/g6815/A    |   ^   | Filter_1_1/const_mul_790_65/n_748  | ON21_5VX4  | 0.001 |  31.316 |   12.617 | 
     | Filter_1_1/const_mul_790_65/g6815/Q    |   v   | Filter_1_1/const_mul_790_65/n_749  | ON21_5VX4  | 0.938 |  32.253 |   13.554 | 
     | Filter_1_1/const_mul_790_65/g6091/C    |   v   | Filter_1_1/const_mul_790_65/n_749  | AO31_5VX2  | 0.001 |  32.254 |   13.555 | 
     | Filter_1_1/const_mul_790_65/g6091/Q    |   v   | Filter_1_1/const_mul_790_65/n_644  | AO31_5VX2  | 0.920 |  33.174 |   14.475 | 
     | Filter_1_1/const_mul_790_65/g6089/CI   |   v   | Filter_1_1/const_mul_790_65/n_644  | FA_5VX2    | 0.001 |  33.175 |   14.476 | 
     | Filter_1_1/const_mul_790_65/g6089/CO   |   v   | Filter_1_1/const_mul_790_65/n_646  | FA_5VX2    | 1.253 |  34.429 |   15.729 | 
     | Filter_1_1/const_mul_790_65/g6088/CI   |   v   | Filter_1_1/const_mul_790_65/n_646  | FA_5VX2    | 0.000 |  34.429 |   15.730 | 
     | Filter_1_1/const_mul_790_65/g6088/CO   |   v   | Filter_1_1/const_mul_790_65/n_59   | FA_5VX2    | 1.683 |  36.112 |   17.413 | 
     | Filter_1_1/const_mul_790_65/g6082/A    |   v   | Filter_1_1/const_mul_790_65/n_59   | NA22_5VX2  | 0.001 |  36.113 |   17.413 | 
     | Filter_1_1/const_mul_790_65/g6082/Q    |   v   | Filter_1_1/const_mul_790_65/n_652  | NA22_5VX2  | 0.886 |  36.999 |   18.300 | 
     | Filter_1_1/const_mul_790_65/g6068/B    |   v   | Filter_1_1/const_mul_790_65/n_652  | EO2_5VX1   | 0.000 |  36.999 |   18.300 | 
     | Filter_1_1/const_mul_790_65/g6068/Q    |   ^   | Filter_1_1/a_2_3_mul_temp[40]      | EO2_5VX1   | 1.929 |  38.928 |   20.229 | 
     | Filter_1_1/g18820/B                    |   ^   | Filter_1_1/a_2_3_mul_temp[40]      | AND4_5VX2  | 0.002 |  38.930 |   20.231 | 
     | Filter_1_1/g18820/Q                    |   ^   | Filter_1_1/n_1702                  | AND4_5VX2  | 1.328 |  40.258 |   21.559 | 
     | Filter_1_1/g10708/C                    |   ^   | Filter_1_1/n_1702                  | NA4_5VX2   | 0.001 |  40.260 |   21.560 | 
     | Filter_1_1/g10708/Q                    |   v   | Filter_1_1/n_916                   | NA4_5VX2   | 0.517 |  40.776 |   22.077 | 
     | Filter_1_1/g18746/C                    |   v   | Filter_1_1/n_916                   | NO3_5VX1   | 0.000 |  40.777 |   22.077 | 
     | Filter_1_1/g18746/Q                    |   ^   | Filter_1_1/n_918                   | NO3_5VX1   | 1.049 |  41.826 |   23.127 | 
     | Filter_1_1/g18745/A                    |   ^   | Filter_1_1/n_918                   | ON21_5VX4  | 0.000 |  41.826 |   23.127 | 
     | Filter_1_1/g18745/Q                    |   v   | Filter_1_1/n_920                   | ON21_5VX4  | 1.316 |  43.143 |   24.443 | 
     | Filter_1_1/g18735/C                    |   v   | Filter_1_1/n_920                   | NA22_5VX2  | 0.005 |  43.148 |   24.448 | 
     | Filter_1_1/g18735/Q                    |   ^   | Filter_1_1/a_2_3_out1[1]           | NA22_5VX2  | 0.622 |  43.770 |   25.070 | 
     | Filter_1_1/sub_842_52/g597/A           |   ^   | Filter_1_1/a_2_3_out1[1]           | NA2_5VX2   | 0.001 |  43.770 |   25.071 | 
     | Filter_1_1/sub_842_52/g597/Q           |   v   | Filter_1_1/sub_842_52/n_26         | NA2_5VX2   | 0.268 |  44.038 |   25.339 | 
     | Filter_1_1/sub_842_52/g564/B           |   v   | Filter_1_1/sub_842_52/n_26         | NA22_5VX2  | 0.000 |  44.038 |   25.339 | 
     | Filter_1_1/sub_842_52/g564/Q           |   v   | Filter_1_1/sub_842_52/n_53         | NA22_5VX2  | 0.781 |  44.819 |   26.120 | 
     | Filter_1_1/sub_842_52/g560/A           |   v   | Filter_1_1/sub_842_52/n_53         | NA22_5VX2  | 0.001 |  44.820 |   26.120 | 
     | Filter_1_1/sub_842_52/g560/Q           |   v   | Filter_1_1/sub_842_52/n_54         | NA22_5VX2  | 0.776 |  45.595 |   26.896 | 
     | Filter_1_1/sub_842_52/g556/A           |   v   | Filter_1_1/sub_842_52/n_54         | NA22_5VX2  | 0.000 |  45.596 |   26.897 | 
     | Filter_1_1/sub_842_52/g556/Q           |   v   | Filter_1_1/sub_842_52/n_55         | NA22_5VX2  | 0.700 |  46.296 |   27.597 | 
     | Filter_1_1/sub_842_52/g552/A           |   v   | Filter_1_1/sub_842_52/n_55         | NA22_5VX2  | 0.000 |  46.296 |   27.597 | 
     | Filter_1_1/sub_842_52/g552/Q           |   v   | Filter_1_1/sub_842_52/n_56         | NA22_5VX2  | 0.740 |  47.036 |   28.337 | 
     | Filter_1_1/sub_842_52/g548/A           |   v   | Filter_1_1/sub_842_52/n_56         | NA22_5VX2  | 0.000 |  47.036 |   28.337 | 
     | Filter_1_1/sub_842_52/g548/Q           |   v   | Filter_1_1/sub_842_52/n_57         | NA22_5VX2  | 0.723 |  47.760 |   29.060 | 
     | Filter_1_1/sub_842_52/g544/A           |   v   | Filter_1_1/sub_842_52/n_57         | NA22_5VX2  | 0.000 |  47.760 |   29.061 | 
     | Filter_1_1/sub_842_52/g544/Q           |   v   | Filter_1_1/sub_842_52/n_58         | NA22_5VX2  | 0.734 |  48.494 |   29.795 | 
     | Filter_1_1/sub_842_52/g540/A           |   v   | Filter_1_1/sub_842_52/n_58         | NA22_5VX2  | 0.000 |  48.495 |   29.795 | 
     | Filter_1_1/sub_842_52/g540/Q           |   v   | Filter_1_1/sub_842_52/n_59         | NA22_5VX2  | 0.721 |  49.215 |   30.516 | 
     | Filter_1_1/sub_842_52/g536/A           |   v   | Filter_1_1/sub_842_52/n_59         | NA22_5VX2  | 0.000 |  49.216 |   30.516 | 
     | Filter_1_1/sub_842_52/g536/Q           |   v   | Filter_1_1/sub_842_52/n_60         | NA22_5VX2  | 0.780 |  49.996 |   31.297 | 
     | Filter_1_1/sub_842_52/g532/A           |   v   | Filter_1_1/sub_842_52/n_60         | NA22_5VX2  | 0.000 |  49.996 |   31.297 | 
     | Filter_1_1/sub_842_52/g532/Q           |   v   | Filter_1_1/sub_842_52/n_61         | NA22_5VX2  | 0.767 |  50.764 |   32.064 | 
     | Filter_1_1/sub_842_52/g528/A           |   v   | Filter_1_1/sub_842_52/n_61         | NA22_5VX2  | 0.001 |  50.764 |   32.065 | 
     | Filter_1_1/sub_842_52/g528/Q           |   v   | Filter_1_1/sub_842_52/n_62         | NA22_5VX2  | 0.738 |  51.503 |   32.803 | 
     | Filter_1_1/sub_842_52/g524/A           |   v   | Filter_1_1/sub_842_52/n_62         | NA22_5VX2  | 0.000 |  51.503 |   32.803 | 
     | Filter_1_1/sub_842_52/g524/Q           |   v   | Filter_1_1/sub_842_52/n_63         | NA22_5VX2  | 0.731 |  52.233 |   33.534 | 
     | Filter_1_1/sub_842_52/g521/A           |   v   | Filter_1_1/sub_842_52/n_63         | NA22_5VX2  | 0.000 |  52.234 |   33.534 | 
     | Filter_1_1/sub_842_52/g521/Q           |   v   | Filter_1_1/sub_842_52/n_64         | NA22_5VX2  | 0.780 |  53.013 |   34.314 | 
     | Filter_1_1/sub_842_52/g518/CI          |   v   | Filter_1_1/sub_842_52/n_64         | FA_5VX2    | 0.001 |  53.015 |   34.315 | 
     | Filter_1_1/sub_842_52/g518/CO          |   v   | Filter_1_1/sub_842_52/n_65         | FA_5VX2    | 1.304 |  54.319 |   35.619 | 
     | Filter_1_1/sub_842_52/g517/CI          |   v   | Filter_1_1/sub_842_52/n_65         | FA_5VX2    | 0.000 |  54.319 |   35.620 | 
     | Filter_1_1/sub_842_52/g517/CO          |   v   | Filter_1_1/sub_842_52/n_68         | FA_5VX2    | 1.412 |  55.731 |   37.032 | 
     | Filter_1_1/sub_842_52/g516/A           |   v   | Filter_1_1/sub_842_52/n_68         | NA2_5VX2   | 0.001 |  55.732 |   37.032 | 
     | Filter_1_1/sub_842_52/g516/Q           |   ^   | Filter_1_1/sub_842_52/n_69         | NA2_5VX2   | 0.348 |  56.080 |   37.380 | 
     | Filter_1_1/sub_842_52/g515/A           |   ^   | Filter_1_1/sub_842_52/n_69         | AND2_5VX2  | 0.000 |  56.080 |   37.380 | 
     | Filter_1_1/sub_842_52/g515/Q           |   ^   | Filter_1_1/sub_842_52/n_70         | AND2_5VX2  | 0.680 |  56.760 |   38.061 | 
     | Filter_1_1/sub_842_52/g630/A           |   ^   | Filter_1_1/sub_842_52/n_70         | CAG_5VX2   | 0.000 |  56.760 |   38.061 | 
     | Filter_1_1/sub_842_52/g630/CO          |   ^   | Filter_1_1/sub_842_52/n_112        | CAG_5VX2   | 1.015 |  57.775 |   39.076 | 
     | Filter_1_1/sub_842_52/g629/A           |   ^   | Filter_1_1/sub_842_52/n_112        | EO3_5VX2   | 0.001 |  57.776 |   39.077 | 
     | Filter_1_1/sub_842_52/g629/Q           |   v   | Filter_1_1/BodyRSum23_sub_temp[17] | EO3_5VX2   | 0.962 |  58.739 |   40.039 | 
     | Filter_1_1/g18772/B                    |   v   | Filter_1_1/BodyRSum23_sub_temp[17] | NA3I1_5VX1 | 0.000 |  58.739 |   40.040 | 
     | Filter_1_1/g18772/Q                    |   ^   | Filter_1_1/n_1                     | NA3I1_5VX1 | 0.920 |  59.659 |   40.960 | 
     | Filter_1_1/FE_OFC92_n_1/A              |   ^   | Filter_1_1/n_1                     | IN_5VX3    | 0.000 |  59.659 |   40.960 | 
     | Filter_1_1/FE_OFC92_n_1/Q              |   v   | Filter_1_1/FE_OFN92_n_1            | IN_5VX3    | 0.630 |  60.290 |   41.590 | 
     | Filter_1_1/FE_PHC3080_FE_OFN92_n_1/A   |   v   | Filter_1_1/FE_OFN92_n_1            | IN_5VX8    | 0.005 |  60.295 |   41.596 | 
     | Filter_1_1/FE_PHC3080_FE_OFN92_n_1/Q   |   ^   | Filter_1_1/FE_PHN3080_FE_OFN92_n_1 | IN_5VX8    | 0.271 |  60.566 |   41.867 | 
     | Filter_1_1/FE_PHC5862_FE_OFN92_n_1/A   |   ^   | Filter_1_1/FE_PHN3080_FE_OFN92_n_1 | BU_5VX1    | 0.002 |  60.568 |   41.868 | 
     | Filter_1_1/FE_PHC5862_FE_OFN92_n_1/Q   |   ^   | Filter_1_1/FE_PHN5862_FE_OFN92_n_1 | BU_5VX1    | 2.735 |  63.302 |   44.603 | 
     | Filter_1_1/g17404/C                    |   ^   | Filter_1_1/FE_PHN5862_FE_OFN92_n_1 | ON211_5VX1 | 0.009 |  63.311 |   44.612 | 
     | Filter_1_1/g17404/Q                    |   v   | Filter_1_1/n_860                   | ON211_5VX1 | 1.949 |  65.261 |   46.562 | 
     | Filter_1_1/BodyDelay23_out1_reg[16]/D  |   v   | Filter_1_1/n_860                   | DFRQ_5VX4  | 0.003 |  65.264 |   46.564 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |           |       |   0.000 |   18.699 | 
     | clk__L1_I0/A                          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   18.699 | 
     | clk__L1_I0/Q                          |   v   | clk__L1_N0 | IN_5VX16  | 0.712 |   0.712 |   19.411 | 
     | clk__L2_I0/A                          |   v   | clk__L1_N0 | IN_5VX16  | 0.014 |   0.726 |   19.425 | 
     | clk__L2_I0/Q                          |   ^   | clk__L2_N0 | IN_5VX16  | 0.792 |   1.518 |   20.217 | 
     | clk__L3_I1/A                          |   ^   | clk__L2_N0 | BU_5VX16  | 0.002 |   1.519 |   20.219 | 
     | clk__L3_I1/Q                          |   ^   | clk__L3_N1 | BU_5VX16  | 0.462 |   1.982 |   20.681 | 
     | clk__L4_I3/A                          |   ^   | clk__L3_N1 | BU_5VX16  | 0.015 |   1.997 |   20.696 | 
     | clk__L4_I3/Q                          |   ^   | clk__L4_N3 | BU_5VX16  | 0.538 |   2.535 |   21.234 | 
     | Filter_1_1/BodyDelay23_out1_reg[16]/C |   ^   | clk__L4_N3 | DFRQ_5VX4 | 0.016 |   2.551 |   21.250 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin Filter_1_1/BodyDelay23_out1_reg[12]/C 
Endpoint:   Filter_1_1/BodyDelay23_out1_reg[12]/D  (v) checked with  leading 
edge of 'clk'
Beginpoint: Filter_1_1/delayMatch6_reg_reg[1][9]/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MAXview
Other End Arrival Time          2.554
- Setup                         0.647
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                46.907
- Arrival Time                 65.576
= Slack Time                  -18.669
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |                Net                 |    Cell    | Delay | Arrival | Required | 
     |                                        |       |                                    |            |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------------------------------+------------+-------+---------+----------| 
     | clk                                    |   ^   | clk                                |            |       |   0.000 |  -18.669 | 
     | clk__L1_I0/A                           |   ^   | clk                                | IN_5VX16   | 0.000 |   0.001 |  -18.669 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0                         | IN_5VX16   | 0.729 |   0.729 |  -17.940 | 
     | clk__L2_I2/A                           |   v   | clk__L1_N0                         | IN_5VX16   | 0.018 |   0.747 |  -17.922 | 
     | clk__L2_I2/Q                           |   ^   | clk__L2_N2                         | IN_5VX16   | 0.850 |   1.597 |  -17.072 | 
     | clk__L3_I5/A                           |   ^   | clk__L2_N2                         | BU_5VX16   | 0.014 |   1.611 |  -17.059 | 
     | clk__L3_I5/Q                           |   ^   | clk__L3_N5                         | BU_5VX16   | 0.486 |   2.097 |  -16.572 | 
     | clk__L4_I11/A                          |   ^   | clk__L3_N5                         | BU_5VX16   | 0.011 |   2.108 |  -16.561 | 
     | clk__L4_I11/Q                          |   ^   | clk__L4_N11                        | BU_5VX16   | 0.588 |   2.696 |  -15.973 | 
     | Filter_1_1/delayMatch6_reg_reg[1][9]/C |   ^   | clk__L4_N11                        | DFRQ_5VX2  | 0.010 |   2.706 |  -15.963 | 
     | Filter_1_1/delayMatch6_reg_reg[1][9]/Q |   v   | Filter_1_1/s_3_out1_3[9]           | DFRQ_5VX2  | 1.505 |   4.211 |  -14.458 | 
     | Filter_1_1/add_870_48/g1559/B          |   v   | Filter_1_1/s_3_out1_3[9]           | OR2_5VX2   | 0.001 |   4.212 |  -14.457 | 
     | Filter_1_1/add_870_48/g1559/Q          |   v   | Filter_1_1/add_870_48/n_30         | OR2_5VX2   | 0.912 |   5.125 |  -13.545 | 
     | Filter_1_1/add_870_48/g1527/A          |   v   | Filter_1_1/add_870_48/n_30         | NA22_5VX2  | 0.001 |   5.125 |  -13.544 | 
     | Filter_1_1/add_870_48/g1527/Q          |   v   | Filter_1_1/add_870_48/n_64         | NA22_5VX2  | 0.675 |   5.800 |  -12.869 | 
     | Filter_1_1/add_870_48/g1520/A          |   v   | Filter_1_1/add_870_48/n_64         | NA2_5VX2   | 0.000 |   5.801 |  -12.869 | 
     | Filter_1_1/add_870_48/g1520/Q          |   ^   | Filter_1_1/add_870_48/n_70         | NA2_5VX2   | 0.333 |   6.134 |  -12.535 | 
     | Filter_1_1/add_870_48/g1513/A          |   ^   | Filter_1_1/add_870_48/n_70         | NA22_5VX2  | 0.000 |   6.134 |  -12.535 | 
     | Filter_1_1/add_870_48/g1513/Q          |   ^   | Filter_1_1/add_870_48/n_76         | NA22_5VX2  | 0.645 |   6.779 |  -11.890 | 
     | Filter_1_1/add_870_48/g1507/A          |   ^   | Filter_1_1/add_870_48/n_76         | NA3_5VX2   | 0.000 |   6.779 |  -11.890 | 
     | Filter_1_1/add_870_48/g1507/Q          |   v   | Filter_1_1/add_870_48/n_81         | NA3_5VX2   | 0.420 |   7.199 |  -11.470 | 
     | Filter_1_1/add_870_48/g1502/A          |   v   | Filter_1_1/add_870_48/n_81         | NA22_5VX2  | 0.000 |   7.199 |  -11.470 | 
     | Filter_1_1/add_870_48/g1502/Q          |   v   | Filter_1_1/add_870_48/n_86         | NA22_5VX2  | 0.793 |   7.993 |  -10.677 | 
     | Filter_1_1/add_870_48/g1597/CI         |   v   | Filter_1_1/add_870_48/n_86         | FA_5VX2    | 0.001 |   7.994 |  -10.675 | 
     | Filter_1_1/add_870_48/g1597/CO         |   v   | Filter_1_1/add_870_48/n_162        | FA_5VX2    | 1.278 |   9.272 |   -9.397 | 
     | Filter_1_1/add_870_48/g1494/CI         |   v   | Filter_1_1/add_870_48/n_162        | FA_5VX2    | 0.000 |   9.272 |   -9.397 | 
     | Filter_1_1/add_870_48/g1494/CO         |   v   | Filter_1_1/add_870_48/n_93         | FA_5VX2    | 1.534 |  10.807 |   -7.863 | 
     | Filter_1_1/add_870_48/g1493/A          |   v   | Filter_1_1/add_870_48/n_93         | NA2_5VX2   | 0.002 |  10.809 |   -7.860 | 
     | Filter_1_1/add_870_48/g1493/Q          |   ^   | Filter_1_1/add_870_48/n_94         | NA2_5VX2   | 0.511 |  11.320 |   -7.349 | 
     | Filter_1_1/add_870_48/g1492/A          |   ^   | Filter_1_1/add_870_48/n_94         | IN_5VX1    | 0.000 |  11.320 |   -7.349 | 
     | Filter_1_1/add_870_48/g1492/Q          |   v   | Filter_1_1/add_870_48/n_95         | IN_5VX1    | 0.367 |  11.688 |   -6.982 | 
     | Filter_1_1/add_870_48/g1487/A          |   v   | Filter_1_1/add_870_48/n_95         | NA22_5VX2  | 0.000 |  11.688 |   -6.981 | 
     | Filter_1_1/add_870_48/g1487/Q          |   v   | Filter_1_1/add_870_48/n_100        | NA22_5VX2  | 0.834 |  12.522 |   -6.148 | 
     | Filter_1_1/add_870_48/g1480/A          |   v   | Filter_1_1/add_870_48/n_100        | NA22_5VX2  | 0.001 |  12.523 |   -6.147 | 
     | Filter_1_1/add_870_48/g1480/Q          |   v   | Filter_1_1/add_870_48/n_106        | NA22_5VX2  | 0.904 |  13.426 |   -5.243 | 
     | Filter_1_1/add_870_48/g1472/B          |   v   | Filter_1_1/add_870_48/n_106        | EN2_5VX4   | 0.000 |  13.427 |   -5.243 | 
     | Filter_1_1/add_870_48/g1472/Q          |   ^   | Filter_1_1/HeadSum3_add_temp[19]   | EN2_5VX4   | 0.636 |  14.062 |   -4.607 | 
     | Filter_1_1/g18796/A                    |   ^   | Filter_1_1/HeadSum3_add_temp[19]   | NA4_5VX1   | 0.001 |  14.063 |   -4.606 | 
     | Filter_1_1/g18796/Q                    |   v   | Filter_1_1/n_1678                  | NA4_5VX1   | 0.691 |  14.755 |   -3.915 | 
     | Filter_1_1/g10729/AN                   |   v   | Filter_1_1/n_1678                  | NA3I2_5VX2 | 0.000 |  14.755 |   -3.914 | 
     | Filter_1_1/g10729/Q                    |   v   | Filter_1_1/n_1123                  | NA3I2_5VX2 | 1.124 |  15.879 |   -2.790 | 
     | Filter_1_1/g10728/A                    |   v   | Filter_1_1/n_1123                  | NA2_5VX2   | 0.000 |  15.879 |   -2.790 | 
     | Filter_1_1/g10728/Q                    |   ^   | Filter_1_1/n_1124                  | NA2_5VX2   | 0.514 |  16.393 |   -2.277 | 
     | Filter_1_1/g10727/A                    |   ^   | Filter_1_1/n_1124                  | NA2_5VX4   | 0.000 |  16.393 |   -2.276 | 
     | Filter_1_1/g10727/Q                    |   v   | Filter_1_1/n_1125                  | NA2_5VX4   | 0.378 |  16.771 |   -1.899 | 
     | Filter_1_1/FE_OFC105_n_1125/A          |   v   | Filter_1_1/n_1125                  | BU_5VX16   | 0.001 |  16.771 |   -1.898 | 
     | Filter_1_1/FE_OFC105_n_1125/Q          |   v   | Filter_1_1/FE_OFN105_n_1125        | BU_5VX16   | 0.607 |  17.379 |   -1.291 | 
     | Filter_1_1/g18831/C                    |   v   | Filter_1_1/FE_OFN105_n_1125        | NA22_5VX2  | 0.004 |  17.383 |   -1.287 | 
     | Filter_1_1/g18831/Q                    |   ^   | Filter_1_1/n_1713                  | NA22_5VX2  | 0.496 |  17.879 |   -0.790 | 
     | Filter_1_1/FE_OFC156_n_1713/A          |   ^   | Filter_1_1/n_1713                  | BU_5VX12   | 0.001 |  17.880 |   -0.790 | 
     | Filter_1_1/FE_OFC156_n_1713/Q          |   ^   | Filter_1_1/FE_OFN156_n_1713        | BU_5VX12   | 0.866 |  18.746 |    0.076 | 
     | Filter_1_1/const_mul_790_65/g6716/A    |   ^   | Filter_1_1/FE_OFN156_n_1713        | IN_5VX1    | 0.039 |  18.785 |    0.116 | 
     | Filter_1_1/const_mul_790_65/g6716/Q    |   v   | Filter_1_1/const_mul_790_65/n_78   | IN_5VX1    | 1.263 |  20.049 |    1.379 | 
     | Filter_1_1/const_mul_790_65/g6670/A    |   v   | Filter_1_1/const_mul_790_65/n_78   | AND2_5VX4  | 0.001 |  20.050 |    1.380 | 
     | Filter_1_1/const_mul_790_65/g6670/Q    |   v   | Filter_1_1/const_mul_790_65/n_124  | AND2_5VX4  | 1.030 |  21.079 |    2.410 | 
     | Filter_1_1/const_mul_790_65/g6780/C    |   v   | Filter_1_1/const_mul_790_65/n_124  | AO21_5VX2  | 0.002 |  21.081 |    2.412 | 
     | Filter_1_1/const_mul_790_65/g6780/Q    |   v   | Filter_1_1/const_mul_790_65/n_0    | AO21_5VX2  | 0.906 |  21.987 |    3.318 | 
     | Filter_1_1/const_mul_790_65/g6344/A    |   v   | Filter_1_1/const_mul_790_65/n_0    | FA_5VX1    | 0.000 |  21.987 |    3.318 | 
     | Filter_1_1/const_mul_790_65/g6344/S    |   ^   | Filter_1_1/const_mul_790_65/n_416  | FA_5VX1    | 2.011 |  23.999 |    5.329 | 
     | Filter_1_1/const_mul_790_65/g6285/CI   |   ^   | Filter_1_1/const_mul_790_65/n_416  | FA_5VX1    | 0.000 |  23.999 |    5.330 | 
     | Filter_1_1/const_mul_790_65/g6285/S    |   ^   | Filter_1_1/const_mul_790_65/n_478  | FA_5VX1    | 1.921 |  25.920 |    7.251 | 
     | Filter_1_1/const_mul_790_65/g6182/CI   |   ^   | Filter_1_1/const_mul_790_65/n_478  | FA_5VX1    | 0.000 |  25.921 |    7.251 | 
     | Filter_1_1/const_mul_790_65/g6182/S    |   v   | Filter_1_1/const_mul_790_65/n_582  | FA_5VX1    | 1.606 |  27.527 |    8.857 | 
     | Filter_1_1/const_mul_790_65/g6745/AN   |   v   | Filter_1_1/const_mul_790_65/n_582  | NO2I1_5VX2 | 0.000 |  27.527 |    8.858 | 
     | Filter_1_1/const_mul_790_65/g6745/Q    |   v   | Filter_1_1/const_mul_790_65/n_35   | NO2I1_5VX2 | 0.610 |  28.138 |    9.468 | 
     | Filter_1_1/const_mul_790_65/g6788/B    |   v   | Filter_1_1/const_mul_790_65/n_35   | CAG_5VX2   | 0.000 |  28.138 |    9.468 | 
     | Filter_1_1/const_mul_790_65/g6788/CO   |   v   | Filter_1_1/const_mul_790_65/n_720  | CAG_5VX2   | 1.131 |  29.269 |   10.599 | 
     | Filter_1_1/const_mul_790_65/g6820/C    |   v   | Filter_1_1/const_mul_790_65/n_720  | AO21_5VX2  | 0.000 |  29.269 |   10.600 | 
     | Filter_1_1/const_mul_790_65/g6820/Q    |   v   | Filter_1_1/const_mul_790_65/n_752  | AO21_5VX2  | 0.881 |  30.150 |   11.480 | 
     | Filter_1_1/const_mul_790_65/g6819/A    |   v   | Filter_1_1/const_mul_790_65/n_752  | NA2_5VX2   | 0.000 |  30.150 |   11.480 | 
     | Filter_1_1/const_mul_790_65/g6819/Q    |   ^   | Filter_1_1/const_mul_790_65/n_753  | NA2_5VX2   | 0.324 |  30.474 |   11.805 | 
     | Filter_1_1/const_mul_790_65/g6816/A    |   ^   | Filter_1_1/const_mul_790_65/n_753  | AND3_5VX2  | 0.000 |  30.474 |   11.805 | 
     | Filter_1_1/const_mul_790_65/g6816/Q    |   ^   | Filter_1_1/const_mul_790_65/n_748  | AND3_5VX2  | 0.840 |  31.315 |   12.645 | 
     | Filter_1_1/const_mul_790_65/g6815/A    |   ^   | Filter_1_1/const_mul_790_65/n_748  | ON21_5VX4  | 0.001 |  31.316 |   12.646 | 
     | Filter_1_1/const_mul_790_65/g6815/Q    |   v   | Filter_1_1/const_mul_790_65/n_749  | ON21_5VX4  | 0.938 |  32.254 |   13.584 | 
     | Filter_1_1/const_mul_790_65/g6091/C    |   v   | Filter_1_1/const_mul_790_65/n_749  | AO31_5VX2  | 0.001 |  32.254 |   13.585 | 
     | Filter_1_1/const_mul_790_65/g6091/Q    |   v   | Filter_1_1/const_mul_790_65/n_644  | AO31_5VX2  | 0.920 |  33.174 |   14.505 | 
     | Filter_1_1/const_mul_790_65/g6089/CI   |   v   | Filter_1_1/const_mul_790_65/n_644  | FA_5VX2    | 0.001 |  33.175 |   14.506 | 
     | Filter_1_1/const_mul_790_65/g6089/CO   |   v   | Filter_1_1/const_mul_790_65/n_646  | FA_5VX2    | 1.253 |  34.429 |   15.759 | 
     | Filter_1_1/const_mul_790_65/g6088/CI   |   v   | Filter_1_1/const_mul_790_65/n_646  | FA_5VX2    | 0.000 |  34.429 |   15.760 | 
     | Filter_1_1/const_mul_790_65/g6088/CO   |   v   | Filter_1_1/const_mul_790_65/n_59   | FA_5VX2    | 1.683 |  36.112 |   17.443 | 
     | Filter_1_1/const_mul_790_65/g6082/A    |   v   | Filter_1_1/const_mul_790_65/n_59   | NA22_5VX2  | 0.001 |  36.113 |   17.443 | 
     | Filter_1_1/const_mul_790_65/g6082/Q    |   v   | Filter_1_1/const_mul_790_65/n_652  | NA22_5VX2  | 0.886 |  36.999 |   18.329 | 
     | Filter_1_1/const_mul_790_65/g6068/B    |   v   | Filter_1_1/const_mul_790_65/n_652  | EO2_5VX1   | 0.000 |  36.999 |   18.330 | 
     | Filter_1_1/const_mul_790_65/g6068/Q    |   ^   | Filter_1_1/a_2_3_mul_temp[40]      | EO2_5VX1   | 1.929 |  38.929 |   20.259 | 
     | Filter_1_1/g18820/B                    |   ^   | Filter_1_1/a_2_3_mul_temp[40]      | AND4_5VX2  | 0.002 |  38.930 |   20.261 | 
     | Filter_1_1/g18820/Q                    |   ^   | Filter_1_1/n_1702                  | AND4_5VX2  | 1.328 |  40.259 |   21.589 | 
     | Filter_1_1/g10708/C                    |   ^   | Filter_1_1/n_1702                  | NA4_5VX2   | 0.001 |  40.260 |   21.590 | 
     | Filter_1_1/g10708/Q                    |   v   | Filter_1_1/n_916                   | NA4_5VX2   | 0.517 |  40.776 |   22.107 | 
     | Filter_1_1/g18746/C                    |   v   | Filter_1_1/n_916                   | NO3_5VX1   | 0.000 |  40.777 |   22.107 | 
     | Filter_1_1/g18746/Q                    |   ^   | Filter_1_1/n_918                   | NO3_5VX1   | 1.049 |  41.826 |   23.157 | 
     | Filter_1_1/g18745/A                    |   ^   | Filter_1_1/n_918                   | ON21_5VX4  | 0.000 |  41.826 |   23.157 | 
     | Filter_1_1/g18745/Q                    |   v   | Filter_1_1/n_920                   | ON21_5VX4  | 1.316 |  43.143 |   24.473 | 
     | Filter_1_1/g18735/C                    |   v   | Filter_1_1/n_920                   | NA22_5VX2  | 0.005 |  43.148 |   24.478 | 
     | Filter_1_1/g18735/Q                    |   ^   | Filter_1_1/a_2_3_out1[1]           | NA22_5VX2  | 0.622 |  43.770 |   25.100 | 
     | Filter_1_1/sub_842_52/g597/A           |   ^   | Filter_1_1/a_2_3_out1[1]           | NA2_5VX2   | 0.001 |  43.770 |   25.101 | 
     | Filter_1_1/sub_842_52/g597/Q           |   v   | Filter_1_1/sub_842_52/n_26         | NA2_5VX2   | 0.268 |  44.038 |   25.368 | 
     | Filter_1_1/sub_842_52/g564/B           |   v   | Filter_1_1/sub_842_52/n_26         | NA22_5VX2  | 0.000 |  44.038 |   25.369 | 
     | Filter_1_1/sub_842_52/g564/Q           |   v   | Filter_1_1/sub_842_52/n_53         | NA22_5VX2  | 0.781 |  44.819 |   26.150 | 
     | Filter_1_1/sub_842_52/g560/A           |   v   | Filter_1_1/sub_842_52/n_53         | NA22_5VX2  | 0.001 |  44.820 |   26.150 | 
     | Filter_1_1/sub_842_52/g560/Q           |   v   | Filter_1_1/sub_842_52/n_54         | NA22_5VX2  | 0.776 |  45.595 |   26.926 | 
     | Filter_1_1/sub_842_52/g556/A           |   v   | Filter_1_1/sub_842_52/n_54         | NA22_5VX2  | 0.000 |  45.596 |   26.927 | 
     | Filter_1_1/sub_842_52/g556/Q           |   v   | Filter_1_1/sub_842_52/n_55         | NA22_5VX2  | 0.700 |  46.296 |   27.627 | 
     | Filter_1_1/sub_842_52/g552/A           |   v   | Filter_1_1/sub_842_52/n_55         | NA22_5VX2  | 0.000 |  46.296 |   27.627 | 
     | Filter_1_1/sub_842_52/g552/Q           |   v   | Filter_1_1/sub_842_52/n_56         | NA22_5VX2  | 0.740 |  47.036 |   28.367 | 
     | Filter_1_1/sub_842_52/g548/A           |   v   | Filter_1_1/sub_842_52/n_56         | NA22_5VX2  | 0.000 |  47.036 |   28.367 | 
     | Filter_1_1/sub_842_52/g548/Q           |   v   | Filter_1_1/sub_842_52/n_57         | NA22_5VX2  | 0.723 |  47.760 |   29.090 | 
     | Filter_1_1/sub_842_52/g544/A           |   v   | Filter_1_1/sub_842_52/n_57         | NA22_5VX2  | 0.000 |  47.760 |   29.090 | 
     | Filter_1_1/sub_842_52/g544/Q           |   v   | Filter_1_1/sub_842_52/n_58         | NA22_5VX2  | 0.734 |  48.494 |   29.825 | 
     | Filter_1_1/sub_842_52/g540/A           |   v   | Filter_1_1/sub_842_52/n_58         | NA22_5VX2  | 0.000 |  48.495 |   29.825 | 
     | Filter_1_1/sub_842_52/g540/Q           |   v   | Filter_1_1/sub_842_52/n_59         | NA22_5VX2  | 0.721 |  49.215 |   30.546 | 
     | Filter_1_1/sub_842_52/g536/A           |   v   | Filter_1_1/sub_842_52/n_59         | NA22_5VX2  | 0.000 |  49.216 |   30.546 | 
     | Filter_1_1/sub_842_52/g536/Q           |   v   | Filter_1_1/sub_842_52/n_60         | NA22_5VX2  | 0.780 |  49.996 |   31.327 | 
     | Filter_1_1/sub_842_52/g532/A           |   v   | Filter_1_1/sub_842_52/n_60         | NA22_5VX2  | 0.000 |  49.996 |   31.327 | 
     | Filter_1_1/sub_842_52/g532/Q           |   v   | Filter_1_1/sub_842_52/n_61         | NA22_5VX2  | 0.767 |  50.764 |   32.094 | 
     | Filter_1_1/sub_842_52/g528/A           |   v   | Filter_1_1/sub_842_52/n_61         | NA22_5VX2  | 0.001 |  50.764 |   32.095 | 
     | Filter_1_1/sub_842_52/g528/Q           |   v   | Filter_1_1/sub_842_52/n_62         | NA22_5VX2  | 0.738 |  51.503 |   32.833 | 
     | Filter_1_1/sub_842_52/g524/A           |   v   | Filter_1_1/sub_842_52/n_62         | NA22_5VX2  | 0.000 |  51.503 |   32.833 | 
     | Filter_1_1/sub_842_52/g524/Q           |   v   | Filter_1_1/sub_842_52/n_63         | NA22_5VX2  | 0.731 |  52.233 |   33.564 | 
     | Filter_1_1/sub_842_52/g521/A           |   v   | Filter_1_1/sub_842_52/n_63         | NA22_5VX2  | 0.000 |  52.234 |   33.564 | 
     | Filter_1_1/sub_842_52/g521/Q           |   v   | Filter_1_1/sub_842_52/n_64         | NA22_5VX2  | 0.780 |  53.013 |   34.344 | 
     | Filter_1_1/sub_842_52/g518/CI          |   v   | Filter_1_1/sub_842_52/n_64         | FA_5VX2    | 0.001 |  53.015 |   34.345 | 
     | Filter_1_1/sub_842_52/g518/CO          |   v   | Filter_1_1/sub_842_52/n_65         | FA_5VX2    | 1.304 |  54.319 |   35.649 | 
     | Filter_1_1/sub_842_52/g517/CI          |   v   | Filter_1_1/sub_842_52/n_65         | FA_5VX2    | 0.000 |  54.319 |   35.649 | 
     | Filter_1_1/sub_842_52/g517/CO          |   v   | Filter_1_1/sub_842_52/n_68         | FA_5VX2    | 1.412 |  55.731 |   37.062 | 
     | Filter_1_1/sub_842_52/g516/A           |   v   | Filter_1_1/sub_842_52/n_68         | NA2_5VX2   | 0.001 |  55.732 |   37.062 | 
     | Filter_1_1/sub_842_52/g516/Q           |   ^   | Filter_1_1/sub_842_52/n_69         | NA2_5VX2   | 0.348 |  56.080 |   37.410 | 
     | Filter_1_1/sub_842_52/g515/A           |   ^   | Filter_1_1/sub_842_52/n_69         | AND2_5VX2  | 0.000 |  56.080 |   37.410 | 
     | Filter_1_1/sub_842_52/g515/Q           |   ^   | Filter_1_1/sub_842_52/n_70         | AND2_5VX2  | 0.680 |  56.760 |   38.091 | 
     | Filter_1_1/sub_842_52/g630/A           |   ^   | Filter_1_1/sub_842_52/n_70         | CAG_5VX2   | 0.000 |  56.760 |   38.091 | 
     | Filter_1_1/sub_842_52/g630/CO          |   ^   | Filter_1_1/sub_842_52/n_112        | CAG_5VX2   | 1.015 |  57.775 |   39.106 | 
     | Filter_1_1/sub_842_52/g629/A           |   ^   | Filter_1_1/sub_842_52/n_112        | EO3_5VX2   | 0.001 |  57.776 |   39.107 | 
     | Filter_1_1/sub_842_52/g629/Q           |   v   | Filter_1_1/BodyRSum23_sub_temp[17] | EO3_5VX2   | 0.962 |  58.739 |   40.069 | 
     | Filter_1_1/g18772/B                    |   v   | Filter_1_1/BodyRSum23_sub_temp[17] | NA3I1_5VX1 | 0.000 |  58.739 |   40.070 | 
     | Filter_1_1/g18772/Q                    |   ^   | Filter_1_1/n_1                     | NA3I1_5VX1 | 0.920 |  59.659 |   40.990 | 
     | Filter_1_1/FE_OFC92_n_1/A              |   ^   | Filter_1_1/n_1                     | IN_5VX3    | 0.000 |  59.659 |   40.990 | 
     | Filter_1_1/FE_OFC92_n_1/Q              |   v   | Filter_1_1/FE_OFN92_n_1            | IN_5VX3    | 0.630 |  60.290 |   41.620 | 
     | Filter_1_1/FE_PHC3080_FE_OFN92_n_1/A   |   v   | Filter_1_1/FE_OFN92_n_1            | IN_5VX8    | 0.005 |  60.295 |   41.625 | 
     | Filter_1_1/FE_PHC3080_FE_OFN92_n_1/Q   |   ^   | Filter_1_1/FE_PHN3080_FE_OFN92_n_1 | IN_5VX8    | 0.271 |  60.566 |   41.896 | 
     | Filter_1_1/FE_PHC5862_FE_OFN92_n_1/A   |   ^   | Filter_1_1/FE_PHN3080_FE_OFN92_n_1 | BU_5VX1    | 0.002 |  60.568 |   41.898 | 
     | Filter_1_1/FE_PHC5862_FE_OFN92_n_1/Q   |   ^   | Filter_1_1/FE_PHN5862_FE_OFN92_n_1 | BU_5VX1    | 2.735 |  63.302 |   44.633 | 
     | Filter_1_1/g17400/C                    |   ^   | Filter_1_1/FE_PHN5862_FE_OFN92_n_1 | ON211_5VX1 | 0.012 |  63.315 |   44.645 | 
     | Filter_1_1/g17400/Q                    |   v   | Filter_1_1/n_864                   | ON211_5VX1 | 1.438 |  64.753 |   46.083 | 
     | Filter_1_1/FE_PHC5860_n_864/A          |   v   | Filter_1_1/n_864                   | BU_5VX2    | 0.000 |  64.753 |   46.083 | 
     | Filter_1_1/FE_PHC5860_n_864/Q          |   v   | Filter_1_1/FE_PHN5860_n_864        | BU_5VX2    | 0.822 |  65.575 |   46.906 | 
     | Filter_1_1/BodyDelay23_out1_reg[12]/D  |   v   | Filter_1_1/FE_PHN5860_n_864        | DFRQ_5VX4  | 0.001 |  65.576 |   46.907 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |             |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk         |           |       |   0.000 |   18.669 | 
     | clk__L1_I0/A                          |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   18.669 | 
     | clk__L1_I0/Q                          |   v   | clk__L1_N0  | IN_5VX16  | 0.712 |   0.712 |   19.381 | 
     | clk__L2_I2/A                          |   v   | clk__L1_N0  | IN_5VX16  | 0.014 |   0.726 |   19.395 | 
     | clk__L2_I2/Q                          |   ^   | clk__L2_N2  | IN_5VX16  | 0.816 |   1.541 |   20.211 | 
     | clk__L3_I5/A                          |   ^   | clk__L2_N2  | BU_5VX16  | 0.010 |   1.551 |   20.221 | 
     | clk__L3_I5/Q                          |   ^   | clk__L3_N5  | BU_5VX16  | 0.447 |   1.998 |   20.668 | 
     | clk__L4_I11/A                         |   ^   | clk__L3_N5  | BU_5VX16  | 0.008 |   2.006 |   20.675 | 
     | clk__L4_I11/Q                         |   ^   | clk__L4_N11 | BU_5VX16  | 0.537 |   2.543 |   21.212 | 
     | Filter_1_1/BodyDelay23_out1_reg[12]/C |   ^   | clk__L4_N11 | DFRQ_5VX4 | 0.011 |   2.554 |   21.223 | 
     +------------------------------------------------------------------------------------------------------+ 

