# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../KittCar.srcs/sources_1/new/KittCar.vhd" \
"../../../../KittCar.srcs/sources_1/new/ShiftRegister.vhd" \
"../../../../KittCar.srcs/sim_1/new/top_sim.vhd" \

# Do not sort compile order
nosort
