#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jul 16 21:44:31 2023
# Process ID: 11912
# Current directory: C:/Users/Winter/Desktop/Research/FPGA/Example/1_led_twinkle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26028 C:\Users\Winter\Desktop\Research\FPGA\Example\1_led_twinkle\led_twinkle.xpr
# Log file: C:/Users/Winter/Desktop/Research/FPGA/Example/1_led_twinkle/vivado.log
# Journal file: C:/Users/Winter/Desktop/Research/FPGA/Example/1_led_twinkle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Winter/Desktop/Research/FPGA/Example/1_led_twinkle/led_twinkle.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Winter/Desktop/¿ÆÑÐ/Research/FPGA/Example/1_led_twinkle' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Xilinx/Vivado2019.2/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {C:/Users/Winter/Desktop/Research/FPGA/Example/1_led_twinkle/led_twinkle.runs/impl_2/led_twinkle.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/Winter/Desktop/Research/FPGA/Example/1_led_twinkle/led_twinkle.runs/impl_2/led_twinkle.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 16 21:46:03 2023...
