# MyCPU
5-level pipelines RICS CPU design using Verilog HDL
