$comment
	File created using the following command:
		vcd file tx_7segdecoder.msim.vcd -direction
$end
$date
	Thu Nov 23 14:54:52 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module tx_7segdecoder_vlg_vec_tst $end
$var reg 4 ! seven_seg_input [3:0] $end
$var wire 1 " seven_seg_output [6] $end
$var wire 1 # seven_seg_output [5] $end
$var wire 1 $ seven_seg_output [4] $end
$var wire 1 % seven_seg_output [3] $end
$var wire 1 & seven_seg_output [2] $end
$var wire 1 ' seven_seg_output [1] $end
$var wire 1 ( seven_seg_output [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 WideOr6~0_combout $end
$var wire 1 1 WideOr5~0_combout $end
$var wire 1 2 WideOr4~0_combout $end
$var wire 1 3 WideOr3~0_combout $end
$var wire 1 4 WideOr2~0_combout $end
$var wire 1 5 WideOr1~0_combout $end
$var wire 1 6 WideOr0~0_combout $end
$var wire 1 7 seven_seg_input~combout [3] $end
$var wire 1 8 seven_seg_input~combout [2] $end
$var wire 1 9 seven_seg_input~combout [1] $end
$var wire 1 : seven_seg_input~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1001 !
0(
0'
0&
0%
1$
0#
0"
x)
0*
1+
x,
1-
1.
1/
00
01
02
03
14
05
16
1:
09
08
17
$end
#110000
b1101 !
b1100 !
0:
18
0)
06
04
12
11
0$
1&
1'
1"
#240000
b100 !
b0 !
08
07
1)
02
01
0&
0'
#360000
b1 !
b1001 !
b1101 !
1:
18
17
0)
16
15
10
1#
1(
0"
#500000
b1100 !
b1000 !
0:
08
1)
05
00
0#
0(
#1000000
