\t (00:00:03) allegro 17.2 P028 Windows SPB 64-bit Edition
\t (00:00:03)     Journal start - Fri Jun 02 22:25:53 2017
\t (00:00:03)         Host=QUANGTHANH-PC User=Thanh Pid=828 CPUs=4
\t (00:00:03) CmdLine= C:\Cadence\Cadence_SPB_17.2-2016\tools\bin\allegro.exe
\t (00:00:03) 
   (00:00:03) Loading axlcore.cxt 
\t (00:00:05) Opening existing design...
\d (00:00:05) Design opened: C:/DATA/GIT/CADENCE/MODULES/WIFI_SWITCH/allegro/ESP8266_SWITCH.brd
\t (00:00:05) Grids are drawn 0.2000, 0.2000 apart for enhanced viewability.
\i (00:00:05) trapsize 1654
\i (00:00:05) trapsize 1692
\t (00:00:05) Grids are drawn 0.2000, 0.2000 apart for enhanced viewability.
\i (00:00:05) trapsize 1692
\i (00:00:05) trapsize 1660
\i (00:00:06) generaledit 
\i (00:00:11) zoom out 1 
\i (00:00:11) setwindow pcb
\i (00:00:11) zoom out 49.0193 28.7488
\t (00:00:11) Grids are drawn 0.4000, 0.4000 apart for enhanced viewability.
\i (00:00:11) trapsize 3320
\i (00:00:11) zoom out 1 
\i (00:00:11) setwindow pcb
\i (00:00:11) zoom out 53.4022 29.0808
\t (00:00:11) Grids are drawn 0.8000, 0.8000 apart for enhanced viewability.
\i (00:00:11) trapsize 6641
\i (00:00:11) zoom in 1 
\i (00:00:11) setwindow pcb
\i (00:00:11) zoom in -4.5874 25.6277
\t (00:00:11) Grids are drawn 0.4000, 0.4000 apart for enhanced viewability.
\i (00:00:11) trapsize 3320
\i (00:00:45) exit 
\t (00:00:45)     Journal end - Fri Jun 02 22:26:35 2017
