// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "12/10/2019 15:14:16"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module system_de2 (
	CLOCK_50,
	KEY,
	SW,
	PS2_CLK,
	PS2_DAT,
	LEDR,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK,
	VGA_SYNC,
	VGA_R,
	VGA_G,
	VGA_B,
	LCD_ON,
	LCD_BLON,
	LCD_RW,
	LCD_EN,
	LCD_RS,
	LCD_DATA,
	AUD_ADCDAT,
	AUD_BCLK,
	AUD_ADCLRCK,
	AUD_DACLRCK,
	I2C_SDAT,
	AUD_XCK,
	AUD_DACDAT,
	I2C_SCLK);
input 	CLOCK_50;
input 	[2:0] KEY;
input 	[4:0] SW;
inout 	PS2_CLK;
inout 	PS2_DAT;
output 	[0:0] LEDR;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK;
output 	VGA_SYNC;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;
output 	LCD_ON;
output 	LCD_BLON;
output 	LCD_RW;
output 	LCD_EN;
output 	LCD_RS;
inout 	[7:0] LCD_DATA;
input 	AUD_ADCDAT;
inout 	AUD_BCLK;
inout 	AUD_ADCLRCK;
inout 	AUD_DACLRCK;
inout 	I2C_SDAT;
output 	AUD_XCK;
output 	AUD_DACDAT;
output 	I2C_SCLK;

// Design Ports Information
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[8]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[8]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[8]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_ON	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_BLON	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_RW	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_EN	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_RS	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_ADCDAT	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_XCK	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_DACDAT	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// I2C_SCLK	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS2_CLK	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS2_DAT	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[1]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[3]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[5]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[6]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[7]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_BCLK	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_ADCLRCK	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_DACLRCK	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// I2C_SDAT	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("FineAL_v.sdo");
// synopsys translate_on

wire \Audio_Controller|Audio_Clock|altpll_component|pll~CLK1 ;
wire \Audio_Controller|Audio_Clock|altpll_component|pll~CLK2 ;
wire \Audio_Controller|Audio_Clock|altpll_component|pll~CLK3 ;
wire \Audio_Controller|Audio_Clock|altpll_component|pll~CLK4 ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \AUD_ADCDAT~input_o ;
wire \LCD_DATA[0]~input_o ;
wire \LCD_DATA[1]~input_o ;
wire \LCD_DATA[2]~input_o ;
wire \LCD_DATA[3]~input_o ;
wire \LCD_DATA[4]~input_o ;
wire \LCD_DATA[5]~input_o ;
wire \LCD_DATA[6]~input_o ;
wire \LCD_DATA[7]~input_o ;
wire \AUD_ADCLRCK~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \u1|CLK_COUNT_400HZ[0]~20_combout ;
wire \r0|Cont[0]~57_combout ;
wire \r0|Cont[1]~19_combout ;
wire \r0|Cont[1]~20 ;
wire \r0|Cont[2]~21_combout ;
wire \r0|Cont[2]~22 ;
wire \r0|Cont[3]~23_combout ;
wire \r0|Cont[3]~24 ;
wire \r0|Cont[4]~25_combout ;
wire \r0|Cont[4]~26 ;
wire \r0|Cont[5]~27_combout ;
wire \r0|Cont[5]~28 ;
wire \r0|Cont[6]~29_combout ;
wire \r0|Cont[6]~30 ;
wire \r0|Cont[7]~31_combout ;
wire \r0|Cont[7]~32 ;
wire \r0|Cont[8]~33_combout ;
wire \r0|Cont[8]~34 ;
wire \r0|Cont[9]~35_combout ;
wire \r0|Cont[9]~36 ;
wire \r0|Cont[10]~37_combout ;
wire \r0|Cont[10]~38 ;
wire \r0|Cont[11]~39_combout ;
wire \r0|Equal0~3_combout ;
wire \r0|Cont[11]~40 ;
wire \r0|Cont[12]~41_combout ;
wire \r0|Cont[12]~42 ;
wire \r0|Cont[13]~43_combout ;
wire \r0|Equal0~4_combout ;
wire \r0|Cont[13]~44 ;
wire \r0|Cont[14]~45_combout ;
wire \r0|Cont[14]~46 ;
wire \r0|Cont[15]~47_combout ;
wire \r0|Equal0~5_combout ;
wire \r0|Cont[15]~48 ;
wire \r0|Cont[16]~49_combout ;
wire \r0|Cont[16]~50 ;
wire \r0|Cont[17]~51_combout ;
wire \r0|Cont[17]~52 ;
wire \r0|Cont[18]~53_combout ;
wire \r0|Cont[18]~54 ;
wire \r0|Cont[19]~55_combout ;
wire \r0|Equal0~0_combout ;
wire \r0|Equal0~2_combout ;
wire \r0|Equal0~1_combout ;
wire \r0|Equal0~6_combout ;
wire \r0|oRESET~feeder_combout ;
wire \r0|oRESET~q ;
wire \u1|CLK_COUNT_400HZ[3]~27 ;
wire \u1|CLK_COUNT_400HZ[4]~28_combout ;
wire \u1|CLK_COUNT_400HZ[4]~29 ;
wire \u1|CLK_COUNT_400HZ[5]~30_combout ;
wire \u1|CLK_COUNT_400HZ[5]~31 ;
wire \u1|CLK_COUNT_400HZ[6]~32_combout ;
wire \u1|CLK_COUNT_400HZ[6]~33 ;
wire \u1|CLK_COUNT_400HZ[7]~34_combout ;
wire \u1|CLK_COUNT_400HZ[7]~35 ;
wire \u1|CLK_COUNT_400HZ[8]~36_combout ;
wire \u1|CLK_COUNT_400HZ[8]~37 ;
wire \u1|CLK_COUNT_400HZ[9]~38_combout ;
wire \u1|CLK_COUNT_400HZ[9]~39 ;
wire \u1|CLK_COUNT_400HZ[10]~40_combout ;
wire \u1|CLK_COUNT_400HZ[10]~41 ;
wire \u1|CLK_COUNT_400HZ[11]~42_combout ;
wire \u1|CLK_COUNT_400HZ[11]~43 ;
wire \u1|CLK_COUNT_400HZ[12]~44_combout ;
wire \u1|CLK_COUNT_400HZ[12]~45 ;
wire \u1|CLK_COUNT_400HZ[13]~46_combout ;
wire \u1|CLK_COUNT_400HZ[13]~47 ;
wire \u1|CLK_COUNT_400HZ[14]~48_combout ;
wire \u1|CLK_COUNT_400HZ[14]~49 ;
wire \u1|CLK_COUNT_400HZ[15]~50_combout ;
wire \u1|LessThan0~3_combout ;
wire \u1|CLK_COUNT_400HZ[15]~51 ;
wire \u1|CLK_COUNT_400HZ[16]~52_combout ;
wire \u1|CLK_COUNT_400HZ[16]~53 ;
wire \u1|CLK_COUNT_400HZ[17]~54_combout ;
wire \u1|CLK_COUNT_400HZ[17]~55 ;
wire \u1|CLK_COUNT_400HZ[18]~56_combout ;
wire \u1|CLK_COUNT_400HZ[18]~57 ;
wire \u1|CLK_COUNT_400HZ[19]~58_combout ;
wire \u1|LessThan0~4_combout ;
wire \u1|LessThan0~5_combout ;
wire \u1|CLK_COUNT_400HZ[0]~21 ;
wire \u1|CLK_COUNT_400HZ[1]~22_combout ;
wire \u1|CLK_COUNT_400HZ[1]~23 ;
wire \u1|CLK_COUNT_400HZ[2]~24_combout ;
wire \u1|CLK_COUNT_400HZ[2]~25 ;
wire \u1|CLK_COUNT_400HZ[3]~26_combout ;
wire \u1|LessThan0~0_combout ;
wire \u1|LessThan0~1_combout ;
wire \u1|LessThan0~2_combout ;
wire \u1|CLK_400HZ~0_combout ;
wire \u1|CLK_400HZ~feeder_combout ;
wire \u1|CLK_400HZ~q ;
wire \u1|CLK_400HZ~clkctrl_outclk ;
wire \u1|LCD_RS~0_combout ;
wire \u1|state.DROP_LCD_E~q ;
wire \u1|state.HOLD~feeder_combout ;
wire \u1|state.HOLD~q ;
wire \u1|state.RESET1~feeder_combout ;
wire \u1|state.RESET1~q ;
wire \u1|Selector16~0_combout ;
wire \u1|next_command.RESET2~q ;
wire \u1|state~40_combout ;
wire \u1|state.RESET2~q ;
wire \u1|Selector17~0_combout ;
wire \u1|next_command.RESET3~q ;
wire \u1|state~37_combout ;
wire \u1|state.RESET3~q ;
wire \u1|Selector10~0_combout ;
wire \u1|next_command.FUNC_SET~q ;
wire \u1|state~39_combout ;
wire \u1|state.FUNC_SET~q ;
wire \u1|Selector18~0_combout ;
wire \u1|next_command.DISPLAY_OFF~q ;
wire \u1|state~38_combout ;
wire \u1|state.DISPLAY_OFF~q ;
wire \u1|Selector19~0_combout ;
wire \u1|next_command.DISPLAY_CLEAR~q ;
wire \u1|state~35_combout ;
wire \u1|state.DISPLAY_CLEAR~feeder_combout ;
wire \u1|state.DISPLAY_CLEAR~q ;
wire \u1|Selector11~0_combout ;
wire \u1|next_command.DISPLAY_ON~q ;
wire \u1|state~36_combout ;
wire \u1|state.DISPLAY_ON~q ;
wire \u1|Selector12~0_combout ;
wire \u1|next_command.MODE_SET~q ;
wire \u1|state~32_combout ;
wire \u1|state.MODE_SET~q ;
wire \u1|Selector15~0_combout ;
wire \u1|Add2~12_combout ;
wire \u1|Add2~14_combout ;
wire \u1|Add2~0_combout ;
wire \u1|Add2~1_combout ;
wire \u1|Add2~4_combout ;
wire \u1|Add2~8 ;
wire \u1|Add2~9_combout ;
wire \u1|Add2~11_combout ;
wire \u1|Add2~10 ;
wire \u1|Add2~17_combout ;
wire \u1|Add2~16_combout ;
wire \u1|Add2~19_combout ;
wire \KEY[2]~input_o ;
wire \mySystem|myProcessor|myController|state~30_combout ;
wire \mySystem|myProcessor|myController|state.CHECK_FREE~q ;
wire \PS2_DAT~input_o ;
wire \myPS2_Controller|ps2_data_reg~0_combout ;
wire \myPS2_Controller|ps2_data_reg~q ;
wire \myPS2_Controller|PS2_Data_In|data_shift_reg~1_combout ;
wire \PS2_CLK~input_o ;
wire \myPS2_Controller|ps2_clk_reg~0_combout ;
wire \myPS2_Controller|ps2_clk_reg~q ;
wire \myPS2_Controller|last_ps2_clk~0_combout ;
wire \myPS2_Controller|last_ps2_clk~q ;
wire \myPS2_Controller|ps2_clk_posedge~combout ;
wire \myPS2_Controller|PS2_Data_In|data_count~0_combout ;
wire \myPS2_Controller|PS2_Data_In|data_count~3_combout ;
wire \myPS2_Controller|PS2_Data_In|data_count[1]~2_combout ;
wire \myPS2_Controller|PS2_Data_In|data_count~4_combout ;
wire \myPS2_Controller|PS2_Data_In|data_count~1_combout ;
wire \myPS2_Controller|PS2_Data_In|always1~0_combout ;
wire \myPS2_Controller|PS2_Data_In|data_count~5_combout ;
wire \myPS2_Controller|PS2_Data_In|always1~1_combout ;
wire \myPS2_Controller|PS2_Data_In|Selector3~0_combout ;
wire \myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ;
wire \myPS2_Controller|PS2_Data_In|Selector4~0_combout ;
wire \myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ;
wire \myPS2_Controller|PS2_Data_In|always5~0_combout ;
wire \myPS2_Controller|Selector1~2_combout ;
wire \myPS2_Controller|PS2_Data_In|received_data_en~q ;
wire \myPS2_Controller|s_ps2_transceiver~9_combout ;
wire \myPS2_Controller|s_ps2_transceiver.PS2_STATE_0_IDLE~q ;
wire \myPS2_Controller|Selector1~3_combout ;
wire \myPS2_Controller|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ;
wire \myPS2_Controller|PS2_Data_In|Selector2~0_combout ;
wire \myPS2_Controller|PS2_Data_In|s_ps2_receiver~9_combout ;
wire \myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ;
wire \myPS2_Controller|PS2_Data_In|Selector2~1_combout ;
wire \myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ;
wire \myPS2_Controller|PS2_Data_In|data_shift_reg[4]~0_combout ;
wire \myPS2_Controller|PS2_Data_In|received_data~3_combout ;
wire \myPS2_Controller|PS2_Data_In|received_data~2_combout ;
wire \myPS2_Controller|PS2_Data_In|received_data~0_combout ;
wire \myPS2_Controller|PS2_Data_In|received_data[5]~feeder_combout ;
wire \myPS2_Controller|PS2_Data_In|received_data[1]~1_combout ;
wire \myKeycode_recognizer|keycode[5]~feeder_combout ;
wire \myPS2_Controller|PS2_Data_In|received_data~8_combout ;
wire \myPS2_Controller|PS2_Data_In|received_data[4]~feeder_combout ;
wire \myPS2_Controller|PS2_Data_In|received_data~5_combout ;
wire \myPS2_Controller|PS2_Data_In|received_data~6_combout ;
wire \myPS2_Controller|PS2_Data_In|received_data~7_combout ;
wire \myPS2_Controller|PS2_Data_In|received_data[1]~feeder_combout ;
wire \myPS2_Controller|PS2_Data_In|received_data[2]~feeder_combout ;
wire \myPS2_Controller|PS2_Data_In|received_data~4_combout ;
wire \myKeycode_recognizer|Equal0~0_combout ;
wire \myKeycode_recognizer|Equal0~1_combout ;
wire \myKeycode_recognizer|next_state.S_XX~0_combout ;
wire \myKeycode_recognizer|state.S_XX~q ;
wire \myKeycode_recognizer|Selector1~0_combout ;
wire \myKeycode_recognizer|state.S_F0~q ;
wire \myKeycode_recognizer|next_state.S_F0XX~0_combout ;
wire \myKeycode_recognizer|state.S_F0XX~q ;
wire \myKeycode_recognizer|Selector0~0_combout ;
wire \myKeycode_recognizer|next_state.S_E0XX~0_combout ;
wire \myKeycode_recognizer|state.S_E0XX~q ;
wire \myKeycode_recognizer|next_state.S_E0F0XX~0_combout ;
wire \myKeycode_recognizer|state.S_E0F0XX~q ;
wire \myKeycode_recognizer|Selector0~1_combout ;
wire \myKeycode_recognizer|state.S_START~q ;
wire \myKeycode_recognizer|Selector2~0_combout ;
wire \myKeycode_recognizer|state.S_E0~q ;
wire \myKeycode_recognizer|Selector3~0_combout ;
wire \myKeycode_recognizer|state.S_E0F0~q ;
wire \myKeycode_recognizer|WideOr5~0_combout ;
wire \myKeycode_recognizer|keycode[0]~feeder_combout ;
wire \myKeycode_recognizer|keycode[1]~feeder_combout ;
wire \myGet_direction|direction~4_combout ;
wire \myGet_direction|direction[1]~2_combout ;
wire \myKeycode_recognizer|keycode[6]~feeder_combout ;
wire \mySpace_start|Equal0~0_combout ;
wire \myGet_direction|direction[1]~1_combout ;
wire \myGet_direction|direction[1]~3_combout ;
wire \myGet_direction|direction[1]~0_combout ;
wire \mySystem|myProcessor|myController|state~27_combout ;
wire \mySystem|myProcessor|myController|state.MOVE_RIGHT~q ;
wire \mySystem|myProcessor|myDatapath|x_position[0]~8_combout ;
wire \mySystem|myProcessor|myController|WideOr0~0_combout ;
wire \mySpace_start|Equal0~1_combout ;
wire \mySpace_start|Equal0~2_combout ;
wire \mySpace_start|startGame~q ;
wire \mySystem|myProcessor|myController|startGame1~0_combout ;
wire \mySystem|myProcessor|myController|startGame1~q ;
wire \mySystem|myProcessor|myController|state~23_combout ;
wire \mySystem|myProcessor|myController|state.OPENING_SCREEN~q ;
wire \mySystem|myProcessor|myController|WideOr0~combout ;
wire \mySystem|myProcessor|myDatapath|x_position[0]~9 ;
wire \mySystem|myProcessor|myDatapath|x_position[1]~10_combout ;
wire \~GND~combout ;
wire \mySystem|myProcessor|myDatapath|x_position[1]~11 ;
wire \mySystem|myProcessor|myDatapath|x_position[2]~12_combout ;
wire \mySystem|myProcessor|myDatapath|x_position[2]~13 ;
wire \mySystem|myProcessor|myDatapath|x_position[3]~14_combout ;
wire \mySystem|myProcessor|myDatapath|x_position[3]~15 ;
wire \mySystem|myProcessor|myDatapath|x_position[4]~16_combout ;
wire \mySystem|myProcessor|myDatapath|x_position[4]~17 ;
wire \mySystem|myProcessor|myDatapath|x_position[5]~18_combout ;
wire \mySystem|myProcessor|myDatapath|x_position[5]~19 ;
wire \mySystem|myProcessor|myDatapath|x_position[6]~20_combout ;
wire \mySystem|myProcessor|myDatapath|x_position[6]~21 ;
wire \mySystem|myProcessor|myDatapath|x_position[7]~22_combout ;
wire \my_vga_xy_controller|VGA_CLK~0_combout ;
wire \my_vga_xy_controller|VGA_CLK~feeder_combout ;
wire \my_vga_xy_controller|VGA_CLK~q ;
wire \my_vga_xy_controller|VGA_CLK~clkctrl_outclk ;
wire \my_vga_xy_controller|Add0~0_combout ;
wire \my_vga_xy_controller|Add0~1 ;
wire \my_vga_xy_controller|Add0~2_combout ;
wire \my_vga_xy_controller|Add0~3 ;
wire \my_vga_xy_controller|Add0~4_combout ;
wire \my_vga_xy_controller|Add0~5 ;
wire \my_vga_xy_controller|Add0~6_combout ;
wire \my_vga_xy_controller|Add0~7 ;
wire \my_vga_xy_controller|Add0~8_combout ;
wire \my_vga_xy_controller|Equal0~1_combout ;
wire \my_vga_xy_controller|Add0~9 ;
wire \my_vga_xy_controller|Add0~10_combout ;
wire \my_vga_xy_controller|xCounter~2_combout ;
wire \my_vga_xy_controller|Add0~11 ;
wire \my_vga_xy_controller|Add0~12_combout ;
wire \my_vga_xy_controller|Add0~13 ;
wire \my_vga_xy_controller|Add0~14_combout ;
wire \my_vga_xy_controller|Equal0~0_combout ;
wire \my_vga_xy_controller|Equal0~2_combout ;
wire \my_vga_xy_controller|Add0~15 ;
wire \my_vga_xy_controller|Add0~16_combout ;
wire \my_vga_xy_controller|xCounter~1_combout ;
wire \my_vga_xy_controller|Add0~17 ;
wire \my_vga_xy_controller|Add0~18_combout ;
wire \my_vga_xy_controller|xCounter~0_combout ;
wire \mySystem|LessThan4~1_cout ;
wire \mySystem|LessThan4~3_cout ;
wire \mySystem|LessThan4~5_cout ;
wire \mySystem|LessThan4~7_cout ;
wire \mySystem|LessThan4~9_cout ;
wire \mySystem|LessThan4~11_cout ;
wire \mySystem|LessThan4~13_cout ;
wire \mySystem|LessThan4~14_combout ;
wire \my_vga_xy_controller|Add1~0_combout ;
wire \my_vga_xy_controller|always2~0_combout ;
wire \my_vga_xy_controller|always2~1_combout ;
wire \my_vga_xy_controller|Add1~17 ;
wire \my_vga_xy_controller|Add1~18_combout ;
wire \my_vga_xy_controller|yCounter[9]~9_combout ;
wire \my_vga_xy_controller|always2~2_combout ;
wire \my_vga_xy_controller|yCounter[0]~8_combout ;
wire \my_vga_xy_controller|Add1~1 ;
wire \my_vga_xy_controller|Add1~2_combout ;
wire \my_vga_xy_controller|yCounter[1]~7_combout ;
wire \my_vga_xy_controller|Add1~3 ;
wire \my_vga_xy_controller|Add1~4_combout ;
wire \my_vga_xy_controller|yCounter[2]~6_combout ;
wire \my_vga_xy_controller|Add1~5 ;
wire \my_vga_xy_controller|Add1~6_combout ;
wire \my_vga_xy_controller|yCounter[3]~5_combout ;
wire \my_vga_xy_controller|Add1~7 ;
wire \my_vga_xy_controller|Add1~8_combout ;
wire \my_vga_xy_controller|yCounter[4]~4_combout ;
wire \my_vga_xy_controller|Add1~9 ;
wire \my_vga_xy_controller|Add1~10_combout ;
wire \my_vga_xy_controller|yCounter[5]~3_combout ;
wire \my_vga_xy_controller|Add1~11 ;
wire \my_vga_xy_controller|Add1~12_combout ;
wire \my_vga_xy_controller|yCounter[6]~2_combout ;
wire \my_vga_xy_controller|Add1~13 ;
wire \my_vga_xy_controller|Add1~14_combout ;
wire \my_vga_xy_controller|yCounter[7]~1_combout ;
wire \my_vga_xy_controller|Add1~15 ;
wire \my_vga_xy_controller|Add1~16_combout ;
wire \my_vga_xy_controller|yCounter[8]~0_combout ;
wire \mySystem|myProcessor|myController|state~25_combout ;
wire \mySystem|myProcessor|myController|state.MOVE_DOWN~q ;
wire \mySystem|myProcessor|myDatapath|y_position[0]~7_combout ;
wire \mySystem|myProcessor|myController|state~26_combout ;
wire \mySystem|myProcessor|myController|state.MOVE_UP~q ;
wire \mySystem|myProcessor|myController|WideOr1~0_combout ;
wire \mySystem|myProcessor|myController|WideOr1~combout ;
wire \mySystem|myProcessor|myDatapath|y_position[0]~8 ;
wire \mySystem|myProcessor|myDatapath|y_position[1]~9_combout ;
wire \mySystem|myProcessor|myDatapath|y_position[1]~10 ;
wire \mySystem|myProcessor|myDatapath|y_position[2]~11_combout ;
wire \mySystem|myProcessor|myDatapath|y_position[2]~12 ;
wire \mySystem|myProcessor|myDatapath|y_position[3]~13_combout ;
wire \mySystem|myProcessor|myDatapath|y_position[3]~14 ;
wire \mySystem|myProcessor|myDatapath|y_position[4]~15_combout ;
wire \mySystem|myProcessor|myDatapath|y_position[4]~16 ;
wire \mySystem|myProcessor|myDatapath|y_position[5]~17_combout ;
wire \mySystem|myProcessor|myDatapath|y_position[5]~18 ;
wire \mySystem|myProcessor|myDatapath|y_position[6]~19_combout ;
wire \mySystem|LessThan6~1_cout ;
wire \mySystem|LessThan6~3_cout ;
wire \mySystem|LessThan6~5_cout ;
wire \mySystem|LessThan6~7_cout ;
wire \mySystem|LessThan6~9_cout ;
wire \mySystem|LessThan6~11_cout ;
wire \mySystem|LessThan6~12_combout ;
wire \mySystem|in_sprite~1_combout ;
wire \mySystem|goodGhosthahaJK~0_combout ;
wire \mySystem|goodGhosthahaJK~1_combout ;
wire \mySystem|goodGhosthahaJK~2_combout ;
wire \mySystem|goodGhosthahaJK~3_combout ;
wire \mySystem|goodGhosthahaJK~4_combout ;
wire \mySystem|goodGhosthahaJK~5_combout ;
wire \mySystem|goodGhosthahaJK~6_combout ;
wire \mySystem|Add7~1 ;
wire \mySystem|Add7~3 ;
wire \mySystem|Add7~5 ;
wire \mySystem|Add7~7 ;
wire \mySystem|Add7~8_combout ;
wire \mySystem|Add6~1 ;
wire \mySystem|Add6~3 ;
wire \mySystem|Add6~5 ;
wire \mySystem|Add6~7 ;
wire \mySystem|Add6~9 ;
wire \mySystem|Add6~10_combout ;
wire \mySystem|Add6~8_combout ;
wire \mySystem|Add6~6_combout ;
wire \mySystem|Add6~4_combout ;
wire \mySystem|Add6~2_combout ;
wire \mySystem|Add6~0_combout ;
wire \mySystem|LessThan5~1_cout ;
wire \mySystem|LessThan5~3_cout ;
wire \mySystem|LessThan5~5_cout ;
wire \mySystem|LessThan5~7_cout ;
wire \mySystem|LessThan5~9_cout ;
wire \mySystem|LessThan5~11_cout ;
wire \mySystem|LessThan5~13_cout ;
wire \mySystem|LessThan5~14_combout ;
wire \mySystem|Add7~6_combout ;
wire \mySystem|Add7~4_combout ;
wire \mySystem|Add7~2_combout ;
wire \mySystem|Add7~0_combout ;
wire \mySystem|LessThan7~1_cout ;
wire \mySystem|LessThan7~3_cout ;
wire \mySystem|LessThan7~5_cout ;
wire \mySystem|LessThan7~7_cout ;
wire \mySystem|LessThan7~9_cout ;
wire \mySystem|LessThan7~11_cout ;
wire \mySystem|LessThan7~12_combout ;
wire \mySystem|in_sprite~0_combout ;
wire \mySystem|myGhost|y[0]~0_combout ;
wire \mySystem|myGhost|y[3]~4_combout ;
wire \mySystem|myGhost|y[4]~2_combout ;
wire \mySystem|myGhost|y[5]~3_combout ;
wire \mySystem|myGhost|y[6]~1_combout ;
wire \mySystem|ghostBackground|Add0~1 ;
wire \mySystem|ghostBackground|Add0~3 ;
wire \mySystem|ghostBackground|Add0~5 ;
wire \mySystem|ghostBackground|Add0~7 ;
wire \mySystem|ghostBackground|Add0~9 ;
wire \mySystem|ghostBackground|Add0~11 ;
wire \mySystem|ghostBackground|Add0~13 ;
wire \mySystem|ghostBackground|Add0~14_combout ;
wire \mySystem|ghostBackground|Add0~12_combout ;
wire \mySystem|ghostBackground|Add0~10_combout ;
wire \mySystem|ghostBackground|Add0~8_combout ;
wire \mySystem|ghostBackground|Add0~6_combout ;
wire \mySystem|ghostBackground|Add0~4_combout ;
wire \mySystem|ghostBackground|Add0~2_combout ;
wire \mySystem|ghostBackground|Add0~0_combout ;
wire \mySystem|ghostBackground|addr[5]~1 ;
wire \mySystem|ghostBackground|addr[6]~3 ;
wire \mySystem|ghostBackground|addr[7]~5 ;
wire \mySystem|ghostBackground|addr[8]~7 ;
wire \mySystem|ghostBackground|addr[9]~9 ;
wire \mySystem|ghostBackground|addr[10]~11 ;
wire \mySystem|ghostBackground|addr[11]~13 ;
wire \mySystem|ghostBackground|addr[12]~15 ;
wire \mySystem|ghostBackground|addr[13]~17 ;
wire \mySystem|ghostBackground|addr[14]~18_combout ;
wire \mySystem|ghostBackground|mem_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ;
wire \mySystem|ghostBackground|addr[13]~16_combout ;
wire \mySystem|myGhost|x[3]~_wirecell_combout ;
wire \mySystem|ghostBackground|addr[5]~0_combout ;
wire \mySystem|ghostBackground|addr[6]~2_combout ;
wire \mySystem|ghostBackground|addr[7]~4_combout ;
wire \mySystem|ghostBackground|addr[8]~6_combout ;
wire \mySystem|ghostBackground|addr[9]~8_combout ;
wire \mySystem|ghostBackground|addr[10]~10_combout ;
wire \mySystem|ghostBackground|addr[11]~12_combout ;
wire \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \mySystem|ghostBackground|addr[12]~14_combout ;
wire \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \mySystem|ghostBackground|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ;
wire \mySystem|ghostBackground|mem_rtl_0|auto_generated|mux2|result_node[0]~1_combout ;
wire \mySystem|myProcessor|myDatapath|Add6~0_combout ;
wire \mySystem|myProcessor|myController|Selector3~0_combout ;
wire \mySystem|myProcessor|myController|state.MOVE_INDEX~q ;
wire \mySystem|myProcessor|myController|state~32_combout ;
wire \mySystem|myProcessor|myController|state.DRAW_NEXT~q ;
wire \mySystem|myProcessor|myDatapath|timer[0]~26_combout ;
wire \mySystem|myProcessor|myController|WideOr2~combout ;
wire \mySystem|myProcessor|myDatapath|timer[0]~27 ;
wire \mySystem|myProcessor|myDatapath|timer[1]~28_combout ;
wire \mySystem|myProcessor|myDatapath|timer[1]~29 ;
wire \mySystem|myProcessor|myDatapath|timer[2]~30_combout ;
wire \mySystem|myProcessor|myDatapath|timer[2]~31 ;
wire \mySystem|myProcessor|myDatapath|timer[3]~32_combout ;
wire \mySystem|myProcessor|myDatapath|timer[3]~33 ;
wire \mySystem|myProcessor|myDatapath|timer[4]~34_combout ;
wire \mySystem|myProcessor|myDatapath|timer[4]~35 ;
wire \mySystem|myProcessor|myDatapath|timer[5]~36_combout ;
wire \mySystem|myProcessor|myDatapath|timer[5]~37 ;
wire \mySystem|myProcessor|myDatapath|timer[6]~38_combout ;
wire \mySystem|myProcessor|myDatapath|timer[6]~39 ;
wire \mySystem|myProcessor|myDatapath|timer[7]~40_combout ;
wire \mySystem|myProcessor|myDatapath|timer[7]~41 ;
wire \mySystem|myProcessor|myDatapath|timer[8]~42_combout ;
wire \mySystem|myProcessor|myDatapath|timer[8]~43 ;
wire \mySystem|myProcessor|myDatapath|timer[9]~44_combout ;
wire \mySystem|myProcessor|myDatapath|timer[9]~45 ;
wire \mySystem|myProcessor|myDatapath|timer[10]~46_combout ;
wire \mySystem|myProcessor|myDatapath|timer[10]~47 ;
wire \mySystem|myProcessor|myDatapath|timer[11]~48_combout ;
wire \mySystem|myProcessor|myDatapath|timer[11]~49 ;
wire \mySystem|myProcessor|myDatapath|timer[12]~50_combout ;
wire \mySystem|myProcessor|myDatapath|timer[12]~51 ;
wire \mySystem|myProcessor|myDatapath|timer[13]~52_combout ;
wire \mySystem|myProcessor|myDatapath|timer[13]~53 ;
wire \mySystem|myProcessor|myDatapath|timer[14]~54_combout ;
wire \mySystem|myProcessor|myDatapath|timer[14]~55 ;
wire \mySystem|myProcessor|myDatapath|timer[15]~56_combout ;
wire \mySystem|myProcessor|myDatapath|timer[15]~57 ;
wire \mySystem|myProcessor|myDatapath|timer[16]~58_combout ;
wire \mySystem|myProcessor|myDatapath|timer[16]~59 ;
wire \mySystem|myProcessor|myDatapath|timer[17]~60_combout ;
wire \mySystem|myProcessor|myDatapath|timer[17]~61 ;
wire \mySystem|myProcessor|myDatapath|timer[18]~62_combout ;
wire \mySystem|myProcessor|myDatapath|timer[18]~63 ;
wire \mySystem|myProcessor|myDatapath|timer[19]~64_combout ;
wire \mySystem|myProcessor|myDatapath|timer[19]~65 ;
wire \mySystem|myProcessor|myDatapath|timer[20]~66_combout ;
wire \mySystem|myProcessor|myDatapath|timer[20]~67 ;
wire \mySystem|myProcessor|myDatapath|timer[21]~68_combout ;
wire \mySystem|myProcessor|myDatapath|timer[21]~69 ;
wire \mySystem|myProcessor|myDatapath|timer[22]~70_combout ;
wire \mySystem|myProcessor|myDatapath|timer[22]~71 ;
wire \mySystem|myProcessor|myDatapath|timer[23]~72_combout ;
wire \mySystem|myProcessor|myDatapath|Equal0~6_combout ;
wire \mySystem|myProcessor|myDatapath|Equal0~5_combout ;
wire \mySystem|myProcessor|myDatapath|Equal0~1_combout ;
wire \mySystem|myProcessor|myDatapath|Equal0~2_combout ;
wire \mySystem|myProcessor|myDatapath|Equal0~0_combout ;
wire \mySystem|myProcessor|myDatapath|Equal0~3_combout ;
wire \mySystem|myProcessor|myDatapath|Equal0~4_combout ;
wire \mySystem|myProcessor|myDatapath|timer[23]~73 ;
wire \mySystem|myProcessor|myDatapath|timer[24]~74_combout ;
wire \mySystem|myProcessor|myDatapath|timer[24]~75 ;
wire \mySystem|myProcessor|myDatapath|timer[25]~76_combout ;
wire \mySystem|myProcessor|myDatapath|Equal0~7_combout ;
wire \mySystem|myProcessor|myDatapath|Equal0~8_combout ;
wire \mySystem|myProcessor|myController|state~33_combout ;
wire \mySystem|myProcessor|myController|state.WAIT_FOR_PLAY~q ;
wire \mySystem|myProcessor|myController|Selector1~0_combout ;
wire \mySystem|myProcessor|myController|state.WAIT~q ;
wire \mySystem|myProcessor|myController|state~31_combout ;
wire \mySystem|myProcessor|myController|state.CHOOSE_DIRECTION~q ;
wire \mySystem|myProcessor|myController|state~28_combout ;
wire \mySystem|myProcessor|myController|state.MOVE_LEFT~q ;
wire \mySystem|myProcessor|myController|WideOr7~combout ;
wire \mySystem|myProcessor|myController|state.PAUSE~q ;
wire \mySystem|myProcessor|myController|state~24_combout ;
wire \mySystem|myProcessor|myController|state.CHECK_WALL_COLLISION~q ;
wire \mySystem|collisionBackground|Add0~1 ;
wire \mySystem|collisionBackground|Add0~3 ;
wire \mySystem|collisionBackground|Add0~5 ;
wire \mySystem|collisionBackground|Add0~7 ;
wire \mySystem|collisionBackground|Add0~9 ;
wire \mySystem|collisionBackground|Add0~11 ;
wire \mySystem|collisionBackground|Add0~13 ;
wire \mySystem|collisionBackground|Add0~14_combout ;
wire \mySystem|collisionBackground|Add0~12_combout ;
wire \mySystem|collisionBackground|Add0~10_combout ;
wire \mySystem|collisionBackground|Add0~8_combout ;
wire \mySystem|collisionBackground|Add0~6_combout ;
wire \mySystem|collisionBackground|Add0~4_combout ;
wire \mySystem|collisionBackground|Add0~2_combout ;
wire \mySystem|collisionBackground|Add0~0_combout ;
wire \mySystem|collisionBackground|addr[5]~1 ;
wire \mySystem|collisionBackground|addr[6]~3 ;
wire \mySystem|collisionBackground|addr[7]~5 ;
wire \mySystem|collisionBackground|addr[8]~7 ;
wire \mySystem|collisionBackground|addr[9]~9 ;
wire \mySystem|collisionBackground|addr[10]~11 ;
wire \mySystem|collisionBackground|addr[11]~13 ;
wire \mySystem|collisionBackground|addr[12]~15 ;
wire \mySystem|collisionBackground|addr[13]~17 ;
wire \mySystem|collisionBackground|addr[14]~18_combout ;
wire \mySystem|collisionBackground|addr[13]~16_combout ;
wire \mySystem|collisionBackground|addr[5]~0_combout ;
wire \mySystem|collisionBackground|addr[6]~2_combout ;
wire \mySystem|collisionBackground|addr[7]~4_combout ;
wire \mySystem|collisionBackground|addr[8]~6_combout ;
wire \mySystem|collisionBackground|addr[9]~8_combout ;
wire \mySystem|collisionBackground|addr[10]~10_combout ;
wire \mySystem|collisionBackground|addr[11]~12_combout ;
wire \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \mySystem|Equal1~0_combout ;
wire \mySystem|collisionBackground|addr[12]~14_combout ;
wire \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \mySystem|Equal1~1_combout ;
wire \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \mySystem|Equal1~2_combout ;
wire \mySystem|Equal1~3_combout ;
wire \mySystem|myProcessor|myController|state~29_combout ;
wire \mySystem|myProcessor|myController|state.CHECK_GHOST_COLLISION~q ;
wire \mySystem|myProcessor|myController|Selector5~0_combout ;
wire \mySystem|myProcessor|myController|state.GEN_GHOST~q ;
wire \mySystem|myGhost|x[0]~0_combout ;
wire \mySystem|myGhost|x[3]~4_combout ;
wire \mySystem|myGhost|x[4]~2_combout ;
wire \mySystem|myGhost|x[5]~3_combout ;
wire \mySystem|myGhost|x[6]~1_combout ;
wire \mySystem|LessThan0~1_cout ;
wire \mySystem|LessThan0~3_cout ;
wire \mySystem|LessThan0~5_cout ;
wire \mySystem|LessThan0~7_cout ;
wire \mySystem|LessThan0~9_cout ;
wire \mySystem|LessThan0~11_cout ;
wire \mySystem|LessThan0~13_cout ;
wire \mySystem|LessThan0~14_combout ;
wire \mySystem|Add8~0_combout ;
wire \mySystem|ghostColorRead~2_combout ;
wire \mySystem|Add8~1_combout ;
wire \mySystem|Add8~2_combout ;
wire \mySystem|Add8~3_combout ;
wire \mySystem|Add8~4_combout ;
wire \mySystem|Add8~5_combout ;
wire \mySystem|LessThan1~1_cout ;
wire \mySystem|LessThan1~3_cout ;
wire \mySystem|LessThan1~5_cout ;
wire \mySystem|LessThan1~7_cout ;
wire \mySystem|LessThan1~9_cout ;
wire \mySystem|LessThan1~11_cout ;
wire \mySystem|LessThan1~13_cout ;
wire \mySystem|LessThan1~14_combout ;
wire \mySystem|LessThan2~1_cout ;
wire \mySystem|LessThan2~3_cout ;
wire \mySystem|LessThan2~5_cout ;
wire \mySystem|LessThan2~7_cout ;
wire \mySystem|LessThan2~9_cout ;
wire \mySystem|LessThan2~11_cout ;
wire \mySystem|LessThan2~12_combout ;
wire \mySystem|Add9~0_combout ;
wire \mySystem|Add9~1_combout ;
wire \mySystem|Add9~2_combout ;
wire \mySystem|Add9~3_combout ;
wire \mySystem|Add9~4_combout ;
wire \mySystem|LessThan3~1_cout ;
wire \mySystem|LessThan3~3_cout ;
wire \mySystem|LessThan3~5_cout ;
wire \mySystem|LessThan3~7_cout ;
wire \mySystem|LessThan3~9_cout ;
wire \mySystem|LessThan3~11_cout ;
wire \mySystem|LessThan3~12_combout ;
wire \mySystem|ghostColorRead~4_combout ;
wire \mySystem|ghostColorRead~combout ;
wire \mySystem|ghostColorRead~clkctrl_outclk ;
wire \mySystem|myScore|q~0_combout ;
wire \mySystem|myScore|Add0~0_combout ;
wire \mySystem|myScore|Add0~2_combout ;
wire \mySystem|myScore|Add0~1_combout ;
wire \mySystem|myScore|q[3]~feeder_combout ;
wire \mySystem|scoreAscii|Mux3~0_combout ;
wire \mySystem|scoreAscii|Mux3~1_combout ;
wire \mySystem|scoreAscii|out0[0]~0_combout ;
wire \mySystem|scoreAscii|Mux2~0_combout ;
wire \mySystem|scoreAscii|Mux1~0_combout ;
wire \mySystem|scoreAscii|out0[3]~feeder_combout ;
wire \lram1|m_rtl_0|auto_generated|ram_block1a2 ;
wire \lram1|m_rtl_0|auto_generated|ram_block1a3 ;
wire \lram1|m_rtl_0|auto_generated|ram_block1a1 ;
wire \lram1|m_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \u1|Equal1~0_combout ;
wire \lram1|m_rtl_0|auto_generated|ram_block1a4 ;
wire \lram1|m_rtl_0|auto_generated|ram_block1a5 ;
wire \lram1|m_rtl_0|auto_generated|ram_block1a6 ;
wire \lram1|m_rtl_0|auto_generated|ram_block1a7 ;
wire \u1|Equal1~1_combout ;
wire \u1|always1~0_combout ;
wire \u1|Add2~3_combout ;
wire \u1|Add2~2 ;
wire \u1|Add2~5_combout ;
wire \u1|Add2~15_combout ;
wire \u1|Add2~6 ;
wire \u1|Add2~7_combout ;
wire \u1|Add2~13_combout ;
wire \u1|Equal2~0_combout ;
wire \u1|Equal2~1_combout ;
wire \u1|Selector15~1_combout ;
wire \u1|next_command.RETURN_HOME~q ;
wire \u1|state~34_combout ;
wire \u1|state.RETURN_HOME~q ;
wire \u1|Selector14~0_combout ;
wire \u1|next_command.LINE2~q ;
wire \u1|state~33_combout ;
wire \u1|state.LINE2~feeder_combout ;
wire \u1|state.LINE2~q ;
wire \u1|WideOr5~0_combout ;
wire \u1|Selector13~3_combout ;
wire \u1|Selector13~2_combout ;
wire \u1|next_command.Print_String~q ;
wire \u1|state~31_combout ;
wire \u1|state.Print_String~q ;
wire \u1|LessThan1~0_combout ;
wire \u1|Equal0~0_combout ;
wire \u1|Selector9~0_combout ;
wire \u1|Selector9~1_combout ;
wire \u1|DATA_BUS_VALUE~2_combout ;
wire \u1|Selector8~0_combout ;
wire \u1|Selector8~1_combout ;
wire \u1|Selector7~0_combout ;
wire \u1|Selector7~1_combout ;
wire \u1|Selector7~2_combout ;
wire \u1|Selector6~2_combout ;
wire \u1|Selector6~1_combout ;
wire \u1|Selector6~0_combout ;
wire \u1|Selector6~3_combout ;
wire \u1|DATA_BUS_VALUE[4]~0_combout ;
wire \u1|WideOr5~combout ;
wire \u1|DATA_BUS_VALUE[5]~3_combout ;
wire \u1|DATA_BUS_VALUE[5]~1_combout ;
wire \u1|Selector3~0_combout ;
wire \u1|Selector3~1_combout ;
wire \u1|Selector2~2_combout ;
wire \u1|Selector2~3_combout ;
wire \avc|mI2C_CLK_DIV[0]~16_combout ;
wire \avc|mI2C_CLK_DIV[0]~17 ;
wire \avc|mI2C_CLK_DIV[1]~18_combout ;
wire \avc|mI2C_CLK_DIV[1]~19 ;
wire \avc|mI2C_CLK_DIV[2]~20_combout ;
wire \avc|mI2C_CLK_DIV[2]~21 ;
wire \avc|mI2C_CLK_DIV[3]~22_combout ;
wire \avc|mI2C_CLK_DIV[3]~23 ;
wire \avc|mI2C_CLK_DIV[4]~24_combout ;
wire \avc|mI2C_CLK_DIV[4]~25 ;
wire \avc|mI2C_CLK_DIV[5]~26_combout ;
wire \avc|mI2C_CLK_DIV[5]~27 ;
wire \avc|mI2C_CLK_DIV[6]~28_combout ;
wire \avc|mI2C_CLK_DIV[6]~29 ;
wire \avc|mI2C_CLK_DIV[7]~30_combout ;
wire \avc|mI2C_CLK_DIV[7]~31 ;
wire \avc|mI2C_CLK_DIV[8]~32_combout ;
wire \avc|mI2C_CLK_DIV[8]~33 ;
wire \avc|mI2C_CLK_DIV[9]~34_combout ;
wire \avc|mI2C_CLK_DIV[9]~35 ;
wire \avc|mI2C_CLK_DIV[10]~36_combout ;
wire \avc|mI2C_CLK_DIV[10]~37 ;
wire \avc|mI2C_CLK_DIV[11]~38_combout ;
wire \avc|mI2C_CLK_DIV[11]~39 ;
wire \avc|mI2C_CLK_DIV[12]~40_combout ;
wire \avc|mI2C_CLK_DIV[12]~41 ;
wire \avc|mI2C_CLK_DIV[13]~42_combout ;
wire \avc|mI2C_CLK_DIV[13]~43 ;
wire \avc|mI2C_CLK_DIV[14]~44_combout ;
wire \avc|mI2C_CLK_DIV[14]~45 ;
wire \avc|mI2C_CLK_DIV[15]~46_combout ;
wire \avc|LessThan0~0_combout ;
wire \avc|LessThan0~3_combout ;
wire \avc|LessThan0~1_combout ;
wire \avc|LessThan0~2_combout ;
wire \avc|LessThan0~4_combout ;
wire \avc|mI2C_CTRL_CLK~0_combout ;
wire \avc|mI2C_CTRL_CLK~feeder_combout ;
wire \avc|mI2C_CTRL_CLK~q ;
wire \avc|mI2C_CTRL_CLK~clkctrl_outclk ;
wire \avc|u0|SD_COUNTER[0]~6_combout ;
wire \avc|u0|Selector1~0_combout ;
wire \avc|u0|END~0_combout ;
wire \avc|u0|END~1_combout ;
wire \avc|u0|END~q ;
wire \I2C_SDAT~input_o ;
wire \avc|u0|ACK3~0_combout ;
wire \avc|u0|ACK3~1_combout ;
wire \avc|u0|ACK3~2_combout ;
wire \avc|u0|ACK3~q ;
wire \avc|u0|ACK2~0_combout ;
wire \avc|u0|ACK2~1_combout ;
wire \avc|u0|ACK2~2_combout ;
wire \avc|u0|ACK2~q ;
wire \avc|u0|ACK1~0_combout ;
wire \avc|u0|Selector4~0_combout ;
wire \avc|u0|ACK1~1_combout ;
wire \avc|u0|ACK1~q ;
wire \avc|mSetup_ST~12_combout ;
wire \avc|Selector1~0_combout ;
wire \avc|LUT_INDEX[3]~10 ;
wire \avc|LUT_INDEX[4]~12_combout ;
wire \avc|LUT_INDEX[4]~13 ;
wire \avc|LUT_INDEX[5]~14_combout ;
wire \avc|LUT_INDEX[5]~11_combout ;
wire \avc|LUT_INDEX[0]~16_combout ;
wire \avc|LUT_INDEX[1]~5_combout ;
wire \avc|LUT_INDEX[1]~feeder_combout ;
wire \avc|LUT_INDEX[1]~6 ;
wire \avc|LUT_INDEX[2]~7_combout ;
wire \avc|LUT_INDEX[2]~8 ;
wire \avc|LUT_INDEX[3]~9_combout ;
wire \avc|Mux13~0_combout ;
wire \avc|LessThan1~0_combout ;
wire \avc|mSetup_ST.0000~q ;
wire \avc|Selector2~0_combout ;
wire \avc|mSetup_ST.0001~q ;
wire \avc|mSetup_ST~13_combout ;
wire \avc|mSetup_ST.0010~q ;
wire \avc|Selector0~0_combout ;
wire \avc|mI2C_GO~q ;
wire \avc|u0|SD_COUNTER[0]~8_combout ;
wire \avc|u0|SD_COUNTER[0]~9_combout ;
wire \avc|u0|SD_COUNTER[0]~7 ;
wire \avc|u0|SD_COUNTER[1]~10_combout ;
wire \avc|u0|SD_COUNTER[1]~11 ;
wire \avc|u0|SD_COUNTER[2]~12_combout ;
wire \avc|u0|SD_COUNTER[2]~13 ;
wire \avc|u0|SD_COUNTER[3]~14_combout ;
wire \avc|u0|SD_COUNTER[3]~15 ;
wire \avc|u0|SD_COUNTER[4]~16_combout ;
wire \avc|u0|SD_COUNTER[4]~17 ;
wire \avc|u0|SD_COUNTER[5]~18_combout ;
wire \avc|u0|Mux0~0_combout ;
wire \avc|Mux0~4_combout ;
wire \avc|Mux0~2_combout ;
wire \avc|Mux0~1_combout ;
wire \avc|Mux0~3_combout ;
wire \avc|Mux0~0_combout ;
wire \avc|Mux0~5_combout ;
wire \avc|Mux2~0_combout ;
wire \avc|Mux2~1_combout ;
wire \avc|Mux2~1clkctrl_outclk ;
wire \avc|mI2C_DATA[22]~0_combout ;
wire \avc|u0|SD[5]~feeder_combout ;
wire \avc|u0|Decoder0~0_combout ;
wire \avc|u0|Decoder0~1_combout ;
wire \avc|Mux7~4_combout ;
wire \avc|Mux7~1_combout ;
wire \avc|Mux7~2_combout ;
wire \avc|Mux7~3_combout ;
wire \avc|Mux7~0_combout ;
wire \avc|Mux7~5_combout ;
wire \avc|mI2C_DATA[6]~feeder_combout ;
wire \avc|u0|Mux0~7_combout ;
wire \avc|u0|Mux0~8_combout ;
wire \avc|Mux9~0_combout ;
wire \avc|Mux9~4_combout ;
wire \avc|Mux9~2_combout ;
wire \avc|Mux9~1_combout ;
wire \avc|Mux9~3_combout ;
wire \avc|Mux9~5_combout ;
wire \avc|mI2C_DATA[8]~feeder_combout ;
wire \avc|Mux5~0_combout ;
wire \avc|Mux5~1_combout ;
wire \avc|Mux5~2_combout ;
wire \avc|Mux5~3_combout ;
wire \avc|Mux5~4_combout ;
wire \avc|Mux5~5_combout ;
wire \avc|mI2C_DATA[1]~feeder_combout ;
wire \avc|Mux11~0_combout ;
wire \avc|Mux4~1_combout ;
wire \avc|Mux4~2_combout ;
wire \avc|Mux4~3_combout ;
wire \avc|Mux4~0_combout ;
wire \avc|Mux4~4_combout ;
wire \avc|mI2C_DATA[2]~feeder_combout ;
wire \avc|u0|SD[2]~feeder_combout ;
wire \avc|Mux10~0_combout ;
wire \avc|Mux10~2_combout ;
wire \avc|Mux10~1_combout ;
wire \avc|Mux10~3_combout ;
wire \avc|Mux10~4_combout ;
wire \avc|Mux10~5_combout ;
wire \avc|mI2C_DATA[9]~feeder_combout ;
wire \avc|u0|Mux0~1_combout ;
wire \avc|u0|Mux0~2_combout ;
wire \avc|Mux6~0_combout ;
wire \avc|Mux6~1_combout ;
wire \avc|Mux6~2_combout ;
wire \avc|Mux6~3_combout ;
wire \avc|u0|SD[0]~feeder_combout ;
wire \avc|Mux8~1_combout ;
wire \avc|Mux8~2_combout ;
wire \avc|Mux8~0_combout ;
wire \avc|Mux8~3_combout ;
wire \avc|Mux8~4_combout ;
wire \avc|u0|Mux0~3_combout ;
wire \avc|Mux11~1_combout ;
wire \avc|Mux11~2_combout ;
wire \avc|Mux11~3_combout ;
wire \avc|Mux11~4_combout ;
wire \avc|Mux11~5_combout ;
wire \avc|mI2C_DATA[10]~feeder_combout ;
wire \avc|u0|SD[10]~feeder_combout ;
wire \avc|Mux3~1_combout ;
wire \avc|Mux3~0_combout ;
wire \avc|Mux3~2_combout ;
wire \avc|Mux3~3_combout ;
wire \avc|Mux3~4_combout ;
wire \avc|mI2C_DATA[3]~feeder_combout ;
wire \avc|Mux1~0_combout ;
wire \avc|Mux13~1_combout ;
wire \avc|Mux1~2_combout ;
wire \avc|Mux1~1_combout ;
wire \avc|Mux1~3_combout ;
wire \avc|Mux1~4_combout ;
wire \avc|mI2C_DATA[4]~feeder_combout ;
wire \avc|u0|SD[4]~feeder_combout ;
wire \avc|Mux12~1_combout ;
wire \avc|Mux12~0_combout ;
wire \avc|Mux12~2_combout ;
wire \avc|Mux12~3_combout ;
wire \avc|Mux12~4_combout ;
wire \avc|mI2C_DATA[11]~feeder_combout ;
wire \avc|u0|Mux0~4_combout ;
wire \avc|u0|Mux0~5_combout ;
wire \avc|u0|Mux0~6_combout ;
wire \avc|u0|Mux0~9_combout ;
wire \avc|Mux13~4_combout ;
wire \avc|Mux13~3_combout ;
wire \avc|Mux13~5_combout ;
wire \avc|Mux13~2_combout ;
wire \avc|Mux13~6_combout ;
wire \avc|mI2C_DATA[12]~feeder_combout ;
wire \avc|u0|SD[12]~feeder_combout ;
wire \avc|Mux15~0_combout ;
wire \avc|Mux15~1_combout ;
wire \avc|Mux15~2_combout ;
wire \avc|LessThan2~0_combout ;
wire \avc|LessThan2~1_combout ;
wire \avc|u0|SD[18]~feeder_combout ;
wire \avc|u0|Mux0~15_combout ;
wire \avc|u0|Mux0~16_combout ;
wire \avc|Mux14~0_combout ;
wire \avc|Mux14~3_combout ;
wire \avc|Mux14~1_combout ;
wire \avc|Mux14~2_combout ;
wire \avc|Mux14~4_combout ;
wire \avc|mI2C_DATA[13]~feeder_combout ;
wire \avc|Mux16~0_combout ;
wire \avc|Mux16~1_combout ;
wire \avc|Mux16~2_combout ;
wire \avc|u0|SD[15]~feeder_combout ;
wire \avc|mI2C_DATA[22]~1_combout ;
wire \avc|u0|Mux0~10_combout ;
wire \avc|u0|Mux0~11_combout ;
wire \avc|u0|Mux0~12_combout ;
wire \avc|u0|Mux0~13_combout ;
wire \avc|u0|Mux0~14_combout ;
wire \avc|u0|Mux0~17_combout ;
wire \avc|u0|Mux0~18_combout ;
wire \avc|u0|Mux0~19_combout ;
wire \avc|u0|SDO~q ;
wire \my_vga_xy_controller|VGA_HS1~0_combout ;
wire \my_vga_xy_controller|VGA_HS1~1_combout ;
wire \my_vga_xy_controller|VGA_HS1~q ;
wire \my_vga_xy_controller|VGA_HS~feeder_combout ;
wire \my_vga_xy_controller|VGA_HS~q ;
wire \my_vga_xy_controller|VGA_VS1~0_combout ;
wire \my_vga_xy_controller|VGA_VS1~1_combout ;
wire \my_vga_xy_controller|VGA_VS1~2_combout ;
wire \my_vga_xy_controller|VGA_VS1~q ;
wire \my_vga_xy_controller|VGA_VS~feeder_combout ;
wire \my_vga_xy_controller|VGA_VS~q ;
wire \my_vga_xy_controller|VGA_BLANK1~0_combout ;
wire \my_vga_xy_controller|VGA_BLANK1~1_combout ;
wire \my_vga_xy_controller|VGA_BLANK1~q ;
wire \my_vga_xy_controller|VGA_BLANK~feeder_combout ;
wire \my_vga_xy_controller|VGA_BLANK~q ;
wire \mySystem|myProcessor|myController|Selector4~0_combout ;
wire \mySystem|myProcessor|myController|state.GAMEOVER~q ;
wire \mySystem|color_vga[2]~7_combout ;
wire \mySystem|color_vga[2]~17_combout ;
wire \mySystem|LessThan8~1_cout ;
wire \mySystem|LessThan8~3_cout ;
wire \mySystem|LessThan8~5_cout ;
wire \mySystem|LessThan8~7_cout ;
wire \mySystem|LessThan8~9_cout ;
wire \mySystem|LessThan8~11_cout ;
wire \mySystem|LessThan8~13_cout ;
wire \mySystem|LessThan8~14_combout ;
wire \mySystem|Add9~5_combout ;
wire \mySystem|LessThan10~1_cout ;
wire \mySystem|LessThan10~3_cout ;
wire \mySystem|LessThan10~5_cout ;
wire \mySystem|LessThan10~7_cout ;
wire \mySystem|LessThan10~9_cout ;
wire \mySystem|LessThan10~11_cout ;
wire \mySystem|LessThan10~12_combout ;
wire \mySystem|LessThan11~1_cout ;
wire \mySystem|LessThan11~3_cout ;
wire \mySystem|LessThan11~5_cout ;
wire \mySystem|LessThan11~7_cout ;
wire \mySystem|LessThan11~9_cout ;
wire \mySystem|LessThan11~11_cout ;
wire \mySystem|LessThan11~12_combout ;
wire \mySystem|color_vga[2]~5_combout ;
wire \mySystem|LessThan9~1_cout ;
wire \mySystem|LessThan9~3_cout ;
wire \mySystem|LessThan9~5_cout ;
wire \mySystem|LessThan9~7_cout ;
wire \mySystem|LessThan9~9_cout ;
wire \mySystem|LessThan9~11_cout ;
wire \mySystem|LessThan9~13_cout ;
wire \mySystem|LessThan9~14_combout ;
wire \mySystem|color_vga[2]~4_combout ;
wire \mySystem|color_vga[2]~6_combout ;
wire \mySystem|myBackground_rom|Add0~1 ;
wire \mySystem|myBackground_rom|Add0~3 ;
wire \mySystem|myBackground_rom|Add0~5 ;
wire \mySystem|myBackground_rom|Add0~7 ;
wire \mySystem|myBackground_rom|Add0~9 ;
wire \mySystem|myBackground_rom|Add0~11 ;
wire \mySystem|myBackground_rom|Add0~13 ;
wire \mySystem|myBackground_rom|Add0~14_combout ;
wire \mySystem|myBackground_rom|Add0~12_combout ;
wire \mySystem|myBackground_rom|Add0~10_combout ;
wire \mySystem|myBackground_rom|Add0~8_combout ;
wire \mySystem|myBackground_rom|Add0~6_combout ;
wire \mySystem|myBackground_rom|Add0~4_combout ;
wire \mySystem|myBackground_rom|Add0~2_combout ;
wire \mySystem|myBackground_rom|Add0~0_combout ;
wire \mySystem|myBackground_rom|addr[5]~1 ;
wire \mySystem|myBackground_rom|addr[6]~3 ;
wire \mySystem|myBackground_rom|addr[7]~5 ;
wire \mySystem|myBackground_rom|addr[8]~7 ;
wire \mySystem|myBackground_rom|addr[9]~9 ;
wire \mySystem|myBackground_rom|addr[10]~11 ;
wire \mySystem|myBackground_rom|addr[11]~13 ;
wire \mySystem|myBackground_rom|addr[12]~15 ;
wire \mySystem|myBackground_rom|addr[13]~17 ;
wire \mySystem|myBackground_rom|addr[14]~18_combout ;
wire \mySystem|myBackground_rom|addr[13]~16_combout ;
wire \mySystem|myBackground_rom|addr[5]~0_combout ;
wire \mySystem|myBackground_rom|addr[6]~2_combout ;
wire \mySystem|myBackground_rom|addr[7]~4_combout ;
wire \mySystem|myBackground_rom|addr[8]~6_combout ;
wire \mySystem|myBackground_rom|addr[9]~8_combout ;
wire \mySystem|myBackground_rom|addr[10]~10_combout ;
wire \mySystem|myBackground_rom|addr[11]~12_combout ;
wire \mySystem|myBackground_rom|addr[12]~14_combout ;
wire \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~0_combout ;
wire \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~1_combout ;
wire \mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ;
wire \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ;
wire \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~0_combout ;
wire \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~1_combout ;
wire \mySystem|color_vga[2]~8_combout ;
wire \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~0_combout ;
wire \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~1_combout ;
wire \mySystem|myGhost_rom|mem~0_combout ;
wire \mySystem|Add3~0_combout ;
wire \mySystem|myGhost_rom|mem~1_combout ;
wire \mySystem|color_vga[2]~9_combout ;
wire \mySystem|color_vga[2]~10_combout ;
wire \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~2_combout ;
wire \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~3_combout ;
wire \mySystem|myGhost_rom|mem~2_combout ;
wire \mySystem|myGhost_rom|mem~3_combout ;
wire \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~2_combout ;
wire \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~3_combout ;
wire \mySystem|color_vga[1]~11_combout ;
wire \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~2_combout ;
wire \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~3_combout ;
wire \mySystem|color_vga[1]~12_combout ;
wire \mySystem|color_vga[1]~13_combout ;
wire \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~4_combout ;
wire \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~5_combout ;
wire \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~4_combout ;
wire \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~5_combout ;
wire \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~4_combout ;
wire \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~5_combout ;
wire \mySystem|color_vga[0]~14_combout ;
wire \mySystem|color_vga[0]~15_combout ;
wire \mySystem|color_vga[0]~16_combout ;
wire \u1|LCD_E~0_combout ;
wire \u1|LCD_E~q ;
wire \u1|Selector1~0_combout ;
wire \u1|LCD_RS~q ;
wire \Audio_Controller|Audio_Clock|altpll_component|pll~FBOUT ;
wire \Audio_Controller|Audio_Clock|altpll_component|_clk0 ;
wire \Audio_Controller|Audio_Clock|altpll_component|_clk0~clkctrl_outclk ;
wire \AUD_DACLRCK~input_o ;
wire \Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ;
wire \Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ;
wire \Audio_Controller|Audio_Out_Serializer|left_channel_was_read~2_combout ;
wire \Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~7_combout ;
wire \Audio_Controller|Audio_Out_Serializer|comb~1_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~7_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ;
wire \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~3_cout ;
wire \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~5_cout ;
wire \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~7_cout ;
wire \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~9_cout ;
wire \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11_cout ;
wire \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~13 ;
wire \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7]~14_combout ;
wire \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~12_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~15_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ;
wire \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~3_cout ;
wire \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~5_cout ;
wire \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~7_cout ;
wire \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~9_cout ;
wire \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11_cout ;
wire \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~13 ;
wire \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7]~14_combout ;
wire \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~12_combout ;
wire \Audio_Controller|always1~0_combout ;
wire \Audio_Controller|audio_out_allowed~q ;
wire \Audio_Controller|Audio_Out_Serializer|comb~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~10_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~12_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~13_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~14_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~10_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ;
wire \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ;
wire \myNote|Add0~0_combout ;
wire \myTimer|Add0~0_combout ;
wire \myTimer|count~0_combout ;
wire \myTimer|Add0~1 ;
wire \myTimer|Add0~2_combout ;
wire \myTimer|Add0~3 ;
wire \myTimer|Add0~4_combout ;
wire \myTimer|Add0~5 ;
wire \myTimer|Add0~6_combout ;
wire \myTimer|Add0~7 ;
wire \myTimer|Add0~8_combout ;
wire \myTimer|Add0~9 ;
wire \myTimer|Add0~10_combout ;
wire \myTimer|Add0~11 ;
wire \myTimer|Add0~12_combout ;
wire \myTimer|count~1_combout ;
wire \myTimer|Add0~13 ;
wire \myTimer|Add0~14_combout ;
wire \myTimer|count~2_combout ;
wire \myTimer|Add0~15 ;
wire \myTimer|Add0~16_combout ;
wire \myTimer|count~3_combout ;
wire \myTimer|Add0~17 ;
wire \myTimer|Add0~18_combout ;
wire \myTimer|Add0~19 ;
wire \myTimer|Add0~20_combout ;
wire \myTimer|Add0~21 ;
wire \myTimer|Add0~22_combout ;
wire \myTimer|Add0~23 ;
wire \myTimer|Add0~24_combout ;
wire \myTimer|Add0~25 ;
wire \myTimer|Add0~26_combout ;
wire \myTimer|count~4_combout ;
wire \myTimer|Add0~27 ;
wire \myTimer|Add0~28_combout ;
wire \myTimer|count~5_combout ;
wire \myTimer|Add0~29 ;
wire \myTimer|Add0~30_combout ;
wire \myTimer|count~6_combout ;
wire \myTimer|Add0~31 ;
wire \myTimer|Add0~32_combout ;
wire \myTimer|Add0~33 ;
wire \myTimer|Add0~34_combout ;
wire \myTimer|Add0~35 ;
wire \myTimer|Add0~36_combout ;
wire \myTimer|count~7_combout ;
wire \myTimer|Add0~37 ;
wire \myTimer|Add0~38_combout ;
wire \myTimer|Add0~39 ;
wire \myTimer|Add0~40_combout ;
wire \myTimer|Add0~41 ;
wire \myTimer|Add0~42_combout ;
wire \myTimer|count~8_combout ;
wire \myTimer|Add0~43 ;
wire \myTimer|Add0~44_combout ;
wire \myTimer|count~9_combout ;
wire \myTimer|Add0~45 ;
wire \myTimer|Add0~46_combout ;
wire \myTimer|count~10_combout ;
wire \myTimer|Add0~47 ;
wire \myTimer|Add0~48_combout ;
wire \myTimer|Add0~49 ;
wire \myTimer|Add0~50_combout ;
wire \myTimer|Equal0~7_combout ;
wire \myTimer|Equal0~5_combout ;
wire \myTimer|Equal0~1_combout ;
wire \myTimer|Equal0~2_combout ;
wire \myTimer|Equal0~0_combout ;
wire \myTimer|Equal0~3_combout ;
wire \myTimer|Equal0~4_combout ;
wire \myTimer|Equal0~6_combout ;
wire \myTimer|Equal0~8_combout ;
wire \myNote|q[0]~2_combout ;
wire \myNote|Add0~1 ;
wire \myNote|Add0~2_combout ;
wire \myNote|q[1]~3_combout ;
wire \myNote|Add0~3 ;
wire \myNote|Add0~4_combout ;
wire \myNote|q[2]~4_combout ;
wire \myNote|Add0~5 ;
wire \myNote|Add0~6_combout ;
wire \myNote|q[3]~5_combout ;
wire \myNote|always0~0_combout ;
wire \myNote|Add0~7 ;
wire \myNote|Add0~9 ;
wire \myNote|Add0~10_combout ;
wire \myNote|q[5]~0_combout ;
wire \myNote|always0~1_combout ;
wire \myNote|Add0~8_combout ;
wire \myNote|q[4]~1_combout ;
wire \mySquare|Ram0~14_combout ;
wire \mySquare|Ram0~15_combout ;
wire \mySquare|Ram0~16_combout ;
wire \mySquare|Ram0~0_combout ;
wire \mySquare|Ram0~17_combout ;
wire \mySquare|Ram0~12_combout ;
wire \mySquare|Ram0~9_combout ;
wire \mySquare|Ram0~10_combout ;
wire \mySquare|Ram0~11_combout ;
wire \mySquare|Ram0~13_combout ;
wire \mySquare|Ram0~22_combout ;
wire \mySquare|Ram0~18_combout ;
wire \mySquare|Ram0~19_combout ;
wire \mySquare|Ram0~20_combout ;
wire \mySquare|Ram0~21_combout ;
wire \mySquare|Ram0~23_combout ;
wire \mySquare22|Ram0~4_combout ;
wire \mySquare22|Ram0~10_combout ;
wire \mySquare|Ram0~5_combout ;
wire \mySquare|Ram0~6_combout ;
wire \mySquare|Ram0~7_combout ;
wire \mySquare|Ram0~8_combout ;
wire \mySquare|Equal0~0_combout ;
wire \mySquare22|Ram0~5_combout ;
wire \mySquare22|Ram0~6_combout ;
wire \mySquare22|Ram0~7_combout ;
wire \mySquare22|Ram0~8_combout ;
wire \mySquare22|Ram0~11_combout ;
wire \myNote|reset_out~q ;
wire \mySquare2|count[0]~20_combout ;
wire \mySquare2|count[3]~42_combout ;
wire \mySquare2|count[0]~21 ;
wire \mySquare2|count[1]~22_combout ;
wire \mySquare2|count[1]~23 ;
wire \mySquare2|count[2]~24_combout ;
wire \mySquare2|count[2]~25 ;
wire \mySquare2|count[3]~26_combout ;
wire \mySquare2|count[3]~27 ;
wire \mySquare2|count[4]~28_combout ;
wire \mySquare2|count[4]~29 ;
wire \mySquare2|count[5]~30_combout ;
wire \mySquare2|count[5]~31 ;
wire \mySquare2|count[6]~32_combout ;
wire \mySquare2|count[6]~33 ;
wire \mySquare2|count[7]~34_combout ;
wire \mySquare2|count[7]~35 ;
wire \mySquare2|count[8]~36_combout ;
wire \mySquare2|count[8]~37 ;
wire \mySquare2|count[9]~38_combout ;
wire \mySquare2|count[9]~39 ;
wire \mySquare2|count[10]~40_combout ;
wire \mySquare2|count[10]~41 ;
wire \mySquare2|count[11]~43_combout ;
wire \mySquare2|count[11]~44 ;
wire \mySquare2|count[12]~45_combout ;
wire \mySquare2|count[12]~46 ;
wire \mySquare2|count[13]~47_combout ;
wire \mySquare2|count[13]~48 ;
wire \mySquare2|count[14]~49_combout ;
wire \mySquare2|count[14]~50 ;
wire \mySquare2|count[15]~51_combout ;
wire \mySquare2|count[15]~52 ;
wire \mySquare2|count[16]~53_combout ;
wire \mySquare2|count[16]~54 ;
wire \mySquare2|count[17]~55_combout ;
wire \mySquare2|Equal1~5_combout ;
wire \mySquare2|Equal1~6_combout ;
wire \mySquare2|Equal1~7_combout ;
wire \mySquare|Ram0~3_combout ;
wire \mySquare|Ram0~1_combout ;
wire \mySquare|Ram0~2_combout ;
wire \mySquare|Ram0~4_combout ;
wire \mySquare2|Equal1~4_combout ;
wire \mySquare2|Equal1~8_combout ;
wire \mySquare2|count[17]~56 ;
wire \mySquare2|count[18]~57_combout ;
wire \mySquare2|count[18]~58 ;
wire \mySquare2|count[19]~59_combout ;
wire \mySquare2|Equal1~1_combout ;
wire \mySquare2|Equal1~2_combout ;
wire \mySquare2|Equal1~0_combout ;
wire \mySquare2|Equal1~3_combout ;
wire \mySquare2|Equal1~9_combout ;
wire \mySquare2|phase~0_combout ;
wire \mySquare2|phase~q ;
wire \myAdd|Add0~0_combout ;
wire \mySquare22|count[0]~20_combout ;
wire \mySquare22|count[9]~40 ;
wire \mySquare22|count[10]~41_combout ;
wire \mySquare22|count[10]~42 ;
wire \mySquare22|count[11]~43_combout ;
wire \mySquare22|count[11]~44 ;
wire \mySquare22|count[12]~45_combout ;
wire \mySquare22|count[12]~46 ;
wire \mySquare22|count[13]~47_combout ;
wire \mySquare22|count[13]~48 ;
wire \mySquare22|count[14]~49_combout ;
wire \mySquare22|count[14]~50 ;
wire \mySquare22|count[15]~51_combout ;
wire \mySquare22|count[15]~52 ;
wire \mySquare22|count[16]~53_combout ;
wire \mySquare22|count[16]~54 ;
wire \mySquare22|count[17]~55_combout ;
wire \mySquare22|count[17]~56 ;
wire \mySquare22|count[18]~57_combout ;
wire \mySquare22|Equal1~6_combout ;
wire \mySquare22|count[18]~58 ;
wire \mySquare22|count[19]~59_combout ;
wire \mySquare22|Equal1~7_combout ;
wire \mySquare22|Ram0~9_combout ;
wire \mySquare22|Ram0~12_combout ;
wire \mySquare22|Equal1~5_combout ;
wire \mySquare22|Equal1~8_combout ;
wire \mySquare22|Equal1~4_combout ;
wire \mySquare22|Equal1~9_combout ;
wire \mySquare22|Equal1~0_combout ;
wire \mySquare22|Equal1~1_combout ;
wire \mySquare22|count[4]~28_combout ;
wire \mySquare22|count[0]~21 ;
wire \mySquare22|count[1]~22_combout ;
wire \mySquare22|count[1]~23 ;
wire \mySquare22|count[2]~24_combout ;
wire \mySquare22|count[2]~25 ;
wire \mySquare22|count[3]~26_combout ;
wire \mySquare22|count[3]~27 ;
wire \mySquare22|count[4]~29_combout ;
wire \mySquare22|count[4]~30 ;
wire \mySquare22|count[5]~31_combout ;
wire \mySquare22|count[5]~32 ;
wire \mySquare22|count[6]~33_combout ;
wire \mySquare22|count[6]~34 ;
wire \mySquare22|count[7]~35_combout ;
wire \mySquare22|count[7]~36 ;
wire \mySquare22|count[8]~37_combout ;
wire \mySquare22|count[8]~38 ;
wire \mySquare22|count[9]~39_combout ;
wire \mySquare22|Equal1~2_combout ;
wire \mySquare22|Equal1~3_combout ;
wire \mySquare22|Equal1~10_combout ;
wire \mySquare22|phase~0_combout ;
wire \mySquare22|phase~q ;
wire \mySquare22|out[5]~0_combout ;
wire \mySquare|Equal0~1_combout ;
wire \myAdd|Add1~1 ;
wire \myAdd|Add1~2_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_17~0_combout ;
wire \myAdd|Add1~3 ;
wire \myAdd|Add1~4_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_16~0_combout ;
wire \mySquare22|out[8]~1_combout ;
wire \mySquare2|out[8]~0_combout ;
wire \myAdd|Add1~5 ;
wire \myAdd|Add1~7 ;
wire \myAdd|Add1~8_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_14~0_combout ;
wire \myAdd|Add1~9 ;
wire \myAdd|Add1~11 ;
wire \myAdd|Add1~12_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_12~0_combout ;
wire \myAdd|Add1~13 ;
wire \myAdd|Add1~15 ;
wire \myAdd|Add1~16_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_9~0_combout ;
wire \myAdd|Add1~17 ;
wire \myAdd|Add1~18_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_8~0_combout ;
wire \myAdd|Add1~19 ;
wire \myAdd|Add1~20_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_8~1 ;
wire \myAdd|Div0|auto_generated|divider|divider|op_8~3 ;
wire \myAdd|Div0|auto_generated|divider|divider|op_8~4_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[51]~83_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[51]~82_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_9~1 ;
wire \myAdd|Div0|auto_generated|divider|divider|op_9~2_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_8~2_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[52]~81_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[52]~80_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_9~3 ;
wire \myAdd|Div0|auto_generated|divider|divider|op_9~5_cout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_9~6_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[55]~84_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[55]~118_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[54]~85_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[54]~86_combout ;
wire \myAdd|Add1~14_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_10~1 ;
wire \myAdd|Div0|auto_generated|divider|divider|op_10~3 ;
wire \myAdd|Div0|auto_generated|divider|divider|op_10~5_cout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_10~6_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[58]~119_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_10~2_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[58]~87_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_10~0_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[57]~89_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[57]~88_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_12~1 ;
wire \myAdd|Div0|auto_generated|divider|divider|op_12~3 ;
wire \myAdd|Div0|auto_generated|divider|divider|op_12~5_cout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_12~6_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_12~2_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[61]~90_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[61]~120_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[60]~92_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[60]~91_combout ;
wire \myAdd|Add1~10_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_13~1 ;
wire \myAdd|Div0|auto_generated|divider|divider|op_13~3 ;
wire \myAdd|Div0|auto_generated|divider|divider|op_13~5_cout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_13~6_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[64]~121_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_13~2_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[64]~93_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_13~0_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[63]~95_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[63]~94_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_14~1 ;
wire \myAdd|Div0|auto_generated|divider|divider|op_14~3 ;
wire \myAdd|Div0|auto_generated|divider|divider|op_14~5_cout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_14~6_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[66]~98_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[66]~97_combout ;
wire \myAdd|Add1~6_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_15~1 ;
wire \myAdd|Div0|auto_generated|divider|divider|op_15~2_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_14~2_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[67]~96_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[67]~122_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_15~3 ;
wire \myAdd|Div0|auto_generated|divider|divider|op_15~5_cout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_15~6_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[70]~99_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[70]~123_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_15~0_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[69]~101_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[69]~100_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_16~1 ;
wire \myAdd|Div0|auto_generated|divider|divider|op_16~3 ;
wire \myAdd|Div0|auto_generated|divider|divider|op_16~5_cout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_16~6_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[72]~104_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[72]~103_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_17~1 ;
wire \myAdd|Div0|auto_generated|divider|divider|op_17~2_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[73]~124_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_16~2_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[73]~102_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_17~3 ;
wire \myAdd|Div0|auto_generated|divider|divider|op_17~5_cout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_17~6_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[76]~105_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[76]~125_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[75]~106_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[75]~107_combout ;
wire \myAdd|Add1~0_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_18~1 ;
wire \myAdd|Div0|auto_generated|divider|divider|op_18~3 ;
wire \myAdd|Div0|auto_generated|divider|divider|op_18~5_cout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_18~6_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[79]~126_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_18~2_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[79]~108_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[78]~109_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_18~0_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[78]~110_combout ;
wire \mySquare22|Equal0~0_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_19~1 ;
wire \myAdd|Div0|auto_generated|divider|divider|op_19~3 ;
wire \myAdd|Div0|auto_generated|divider|divider|op_19~5_cout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_19~6_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_19~0_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_19~2_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[82]~111_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[82]~127_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_20~1_cout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_20~2_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[85]~112_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[85]~113_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_21~1_cout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_21~2_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[88]~115_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[88]~114_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_23~1_cout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_23~2_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[91]~117_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|StageOut[91]~116_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_24~1_cout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_24~2_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_24~2_wirecell_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_23~2_wirecell_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_21~2_wirecell_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_20~2_wirecell_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_19~6_wirecell_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_18~6_wirecell_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_17~6_wirecell_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_16~6_wirecell_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_15~6_wirecell_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_14~6_wirecell_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_13~6_wirecell_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_12~6_wirecell_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_10~6_wirecell_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_9~6_wirecell_combout ;
wire \myAdd|Div0|auto_generated|divider|divider|op_8~4_wirecell_combout ;
wire \myAdd|Add1~21 ;
wire \myAdd|Add1~22_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ;
wire \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ;
wire \AUD_BCLK~input_o ;
wire \Audio_Controller|Bit_Clock_Edges|cur_test_clk~feeder_combout ;
wire \Audio_Controller|Bit_Clock_Edges|cur_test_clk~q ;
wire \Audio_Controller|Bit_Clock_Edges|last_test_clk~q ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~66_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[1]~0_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~64_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~65_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~62_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~63_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~60_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~61_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~58_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~59_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~56_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~57_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~54_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~55_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~52_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~53_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~50_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~51_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~48_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~49_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~46_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~47_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~44_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~45_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~42_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~43_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~40_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~41_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~38_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~39_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~36_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~37_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~32_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~30_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~31_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~28_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~29_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~26_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~27_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~24_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~25_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~22_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~23_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~20_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~21_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~18_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~19_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~16_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~17_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~14_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~15_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~12_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~13_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~10_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~11_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~8_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~9_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~6_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~7_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~3_combout ;
wire \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~4_combout ;
wire \Audio_Controller|Audio_Out_Serializer|serial_audio_out_data~q ;
wire \avc|u0|I2C_SCLK~0_combout ;
wire \avc|u0|I2C_SCLK~1_combout ;
wire \avc|u0|SCLK~0_combout ;
wire \avc|u0|SCLK~1_combout ;
wire \avc|u0|SCLK~2_combout ;
wire \avc|u0|SCLK~3_combout ;
wire \avc|u0|SCLK~q ;
wire \avc|u0|I2C_SCLK~2_combout ;
wire [9:0] \my_vga_xy_controller|yCounter ;
wire [19:0] \u1|CLK_COUNT_400HZ ;
wire [5:0] \myNote|q ;
wire [5:0] \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [19:0] \r0|Cont ;
wire [2:0] \mySystem|collisionBackground|mem_rtl_0|auto_generated|rden_decode|w_anode63w ;
wire [1:0] \mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a ;
wire [6:0] \mySystem|myProcessor|myDatapath|y_position ;
wire [2:0] \mySystem|collisionBackground|mem_rtl_0|auto_generated|rden_decode|w_anode49w ;
wire [7:0] \mySystem|myProcessor|myDatapath|x_position ;
wire [25:0] \mySystem|myProcessor|myDatapath|timer ;
wire [5:0] \avc|u0|SD_COUNTER ;
wire [15:0] \avc|mI2C_CLK_DIV ;
wire [7:0] \u1|DATA_BUS_VALUE ;
wire [2:0] \mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode63w ;
wire [1:0] \myGet_direction|direction ;
wire [5:0] \avc|LUT_INDEX ;
wire [7:0] \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space ;
wire [7:0] \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space ;
wire [3:0] \mySystem|myScore|q ;
wire [2:0] \mySystem|collisionBackground|mem_rtl_0|auto_generated|rden_decode|w_anode72w ;
wire [19:0] \mySquare22|count ;
wire [19:0] \mySquare2|count ;
wire [7:0] \mySystem|scoreAscii|out0 ;
wire [32:1] \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg ;
wire [6:0] \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [31:0] \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b ;
wire [6:0] \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [31:0] \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b ;
wire [7:0] \myPS2_Controller|PS2_Data_In|received_data ;
wire [1:0] \mySystem|collisionBackground|mem_rtl_0|auto_generated|address_reg_a ;
wire [2:0] \mySystem|ghostBackground|mem_rtl_0|auto_generated|rden_decode|w_anode72w ;
wire [2:0] \mySystem|myGhost_rom|dout ;
wire [4:0] \u1|CHAR_COUNT ;
wire [9:0] \my_vga_xy_controller|xCounter ;
wire [7:0] \myKeycode_recognizer|keycode ;
wire [7:0] \mySystem|myGhost|x ;
wire [6:0] \mySystem|myGhost|y ;
wire [23:0] \avc|mI2C_DATA ;
wire [2:0] \mySystem|ghostBackground|mem_rtl_0|auto_generated|rden_decode|w_anode49w ;
wire [1:0] \mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a ;
wire [5:0] \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [1:0] \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a ;
wire [2:0] \mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode49w ;
wire [2:0] \mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode72w ;
wire [1:0] \mySystem|ghostBackground|mem_rtl_0|auto_generated|address_reg_a ;
wire [2:0] \mySystem|ghostBackground|mem_rtl_0|auto_generated|rden_decode|w_anode63w ;
wire [6:0] \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa ;
wire [6:0] \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa ;
wire [23:0] \avc|u0|SD ;
wire [15:0] \avc|LUT_DATA ;
wire [6:0] \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [6:0] \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [7:0] \myPS2_Controller|PS2_Data_In|data_shift_reg ;
wire [25:0] \myTimer|count ;
wire [3:0] \myPS2_Controller|PS2_Data_In|data_count ;

wire [1:0] \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [4:0] \Audio_Controller|Audio_Clock|altpll_component|pll_CLK_bus ;
wire [0:0] \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [35:0] \lram1|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;

assign \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7~portadataout  = \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a8  = \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

assign \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6~portadataout  = \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4~portadataout  = \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5~portadataout  = \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3~portadataout  = \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1~portadataout  = \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2~portadataout  = \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5~portadataout  = \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2~portadataout  = \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5~portadataout  = \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2~portadataout  = \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8~portadataout  = \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a8  = \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5~portadataout  = \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2~portadataout  = \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4~portadataout  = \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1~portadataout  = \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7~portadataout  = \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a8  = \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

assign \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4~portadataout  = \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1~portadataout  = \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7~portadataout  = \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a7  = \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

assign \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4~portadataout  = \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1~portadataout  = \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3~portadataout  = \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3~portadataout  = \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6~portadataout  = \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a6  = \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3~portadataout  = \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6~portadataout  = \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \Audio_Controller|Audio_Clock|altpll_component|_clk0  = \Audio_Controller|Audio_Clock|altpll_component|pll_CLK_bus [0];
assign \Audio_Controller|Audio_Clock|altpll_component|pll~CLK1  = \Audio_Controller|Audio_Clock|altpll_component|pll_CLK_bus [1];
assign \Audio_Controller|Audio_Clock|altpll_component|pll~CLK2  = \Audio_Controller|Audio_Clock|altpll_component|pll_CLK_bus [2];
assign \Audio_Controller|Audio_Clock|altpll_component|pll~CLK3  = \Audio_Controller|Audio_Clock|altpll_component|pll_CLK_bus [3];
assign \Audio_Controller|Audio_Clock|altpll_component|pll~CLK4  = \Audio_Controller|Audio_Clock|altpll_component|pll_CLK_bus [4];

assign \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3~portadataout  = \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6~portadataout  = \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \lram1|m_rtl_0|auto_generated|ram_block1a0~portbdataout  = \lram1|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \lram1|m_rtl_0|auto_generated|ram_block1a1  = \lram1|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \lram1|m_rtl_0|auto_generated|ram_block1a2  = \lram1|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \lram1|m_rtl_0|auto_generated|ram_block1a3  = \lram1|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \lram1|m_rtl_0|auto_generated|ram_block1a4  = \lram1|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \lram1|m_rtl_0|auto_generated|ram_block1a5  = \lram1|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \lram1|m_rtl_0|auto_generated|ram_block1a6  = \lram1|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \lram1|m_rtl_0|auto_generated|ram_block1a7  = \lram1|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [15];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [16];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [17];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [18];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [19];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [20];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [21];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [22];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [23];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [24] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [24];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [25] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [25];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [26] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [26];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [27] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [27];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [28] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [28];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [29] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [29];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [30] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [30];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [31] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [31];

assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [15];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [16];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [17];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [18];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [19];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [20];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [21];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [22];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [23];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [24] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [24];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [25] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [25];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [26] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [26];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [27] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [27];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [28] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [28];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [29] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [29];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [30] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [30];
assign \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [31] = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(!\mySystem|Equal1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\my_vga_xy_controller|VGA_CLK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\my_vga_xy_controller|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\my_vga_xy_controller|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \VGA_BLANK~output (
	.i(\my_vga_xy_controller|VGA_BLANK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK~output .bus_hold = "false";
defparam \VGA_BLANK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \VGA_SYNC~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC~output .bus_hold = "false";
defparam \VGA_SYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\mySystem|color_vga[2]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\mySystem|color_vga[2]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\mySystem|color_vga[2]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\mySystem|color_vga[2]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\mySystem|color_vga[2]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\mySystem|color_vga[2]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\mySystem|color_vga[2]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\mySystem|color_vga[2]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \VGA_R[8]~output (
	.i(\mySystem|color_vga[2]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \VGA_R[9]~output (
	.i(\mySystem|color_vga[2]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\mySystem|color_vga[1]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\mySystem|color_vga[1]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\mySystem|color_vga[1]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\mySystem|color_vga[1]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\mySystem|color_vga[1]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\mySystem|color_vga[1]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\mySystem|color_vga[1]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\mySystem|color_vga[1]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \VGA_G[8]~output (
	.i(\mySystem|color_vga[1]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \VGA_G[9]~output (
	.i(\mySystem|color_vga[1]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\mySystem|color_vga[0]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\mySystem|color_vga[0]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\mySystem|color_vga[0]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\mySystem|color_vga[0]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\mySystem|color_vga[0]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\mySystem|color_vga[0]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\mySystem|color_vga[0]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\mySystem|color_vga[0]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \VGA_B[8]~output (
	.i(\mySystem|color_vga[0]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \VGA_B[9]~output (
	.i(\mySystem|color_vga[0]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \LCD_ON~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_ON),
	.obar());
// synopsys translate_off
defparam \LCD_ON~output .bus_hold = "false";
defparam \LCD_ON~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \LCD_BLON~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_BLON),
	.obar());
// synopsys translate_off
defparam \LCD_BLON~output .bus_hold = "false";
defparam \LCD_BLON~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \LCD_RW~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_RW),
	.obar());
// synopsys translate_off
defparam \LCD_RW~output .bus_hold = "false";
defparam \LCD_RW~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \LCD_EN~output (
	.i(\u1|LCD_E~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_EN),
	.obar());
// synopsys translate_off
defparam \LCD_EN~output .bus_hold = "false";
defparam \LCD_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \LCD_RS~output (
	.i(\u1|LCD_RS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_RS),
	.obar());
// synopsys translate_off
defparam \LCD_RS~output .bus_hold = "false";
defparam \LCD_RS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \AUD_XCK~output (
	.i(\Audio_Controller|Audio_Clock|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \AUD_DACDAT~output (
	.i(\Audio_Controller|Audio_Out_Serializer|serial_audio_out_data~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACDAT),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \I2C_SCLK~output (
	.i(\avc|u0|I2C_SCLK~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \I2C_SCLK~output .bus_hold = "false";
defparam \I2C_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \PS2_CLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK),
	.obar());
// synopsys translate_off
defparam \PS2_CLK~output .bus_hold = "false";
defparam \PS2_CLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \PS2_DAT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT),
	.obar());
// synopsys translate_off
defparam \PS2_DAT~output .bus_hold = "false";
defparam \PS2_DAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \LCD_DATA[0]~output (
	.i(\u1|DATA_BUS_VALUE [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[0]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[0]~output .bus_hold = "false";
defparam \LCD_DATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \LCD_DATA[1]~output (
	.i(\u1|DATA_BUS_VALUE [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[1]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[1]~output .bus_hold = "false";
defparam \LCD_DATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \LCD_DATA[2]~output (
	.i(\u1|DATA_BUS_VALUE [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[2]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[2]~output .bus_hold = "false";
defparam \LCD_DATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \LCD_DATA[3]~output (
	.i(\u1|DATA_BUS_VALUE [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[3]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[3]~output .bus_hold = "false";
defparam \LCD_DATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \LCD_DATA[4]~output (
	.i(\u1|DATA_BUS_VALUE [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[4]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[4]~output .bus_hold = "false";
defparam \LCD_DATA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \LCD_DATA[5]~output (
	.i(\u1|DATA_BUS_VALUE [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[5]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[5]~output .bus_hold = "false";
defparam \LCD_DATA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \LCD_DATA[6]~output (
	.i(\u1|DATA_BUS_VALUE [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[6]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[6]~output .bus_hold = "false";
defparam \LCD_DATA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \LCD_DATA[7]~output (
	.i(\u1|DATA_BUS_VALUE [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[7]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[7]~output .bus_hold = "false";
defparam \LCD_DATA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \AUD_BCLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_BCLK),
	.obar());
// synopsys translate_off
defparam \AUD_BCLK~output .bus_hold = "false";
defparam \AUD_BCLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y69_N9
cycloneive_io_obuf \AUD_ADCLRCK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_ADCLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_ADCLRCK~output .bus_hold = "false";
defparam \AUD_ADCLRCK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \AUD_DACLRCK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_DACLRCK~output .bus_hold = "false";
defparam \AUD_DACLRCK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \I2C_SDAT~output (
	.i(\avc|u0|SDO~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \I2C_SDAT~output .bus_hold = "false";
defparam \I2C_SDAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N12
cycloneive_lcell_comb \u1|CLK_COUNT_400HZ[0]~20 (
// Equation(s):
// \u1|CLK_COUNT_400HZ[0]~20_combout  = \u1|CLK_COUNT_400HZ [0] $ (VCC)
// \u1|CLK_COUNT_400HZ[0]~21  = CARRY(\u1|CLK_COUNT_400HZ [0])

	.dataa(\u1|CLK_COUNT_400HZ [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|CLK_COUNT_400HZ[0]~20_combout ),
	.cout(\u1|CLK_COUNT_400HZ[0]~21 ));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[0]~20 .lut_mask = 16'h55AA;
defparam \u1|CLK_COUNT_400HZ[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N6
cycloneive_lcell_comb \r0|Cont[0]~57 (
// Equation(s):
// \r0|Cont[0]~57_combout  = (\r0|Equal0~6_combout ) # (!\r0|Cont [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\r0|Cont [0]),
	.datad(\r0|Equal0~6_combout ),
	.cin(gnd),
	.combout(\r0|Cont[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Cont[0]~57 .lut_mask = 16'hFF0F;
defparam \r0|Cont[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N7
dffeas \r0|Cont[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[0]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[0] .is_wysiwyg = "true";
defparam \r0|Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N14
cycloneive_lcell_comb \r0|Cont[1]~19 (
// Equation(s):
// \r0|Cont[1]~19_combout  = (\r0|Cont [0] & (\r0|Cont [1] $ (VCC))) # (!\r0|Cont [0] & (\r0|Cont [1] & VCC))
// \r0|Cont[1]~20  = CARRY((\r0|Cont [0] & \r0|Cont [1]))

	.dataa(\r0|Cont [0]),
	.datab(\r0|Cont [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\r0|Cont[1]~19_combout ),
	.cout(\r0|Cont[1]~20 ));
// synopsys translate_off
defparam \r0|Cont[1]~19 .lut_mask = 16'h6688;
defparam \r0|Cont[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N15
dffeas \r0|Cont[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[1] .is_wysiwyg = "true";
defparam \r0|Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N16
cycloneive_lcell_comb \r0|Cont[2]~21 (
// Equation(s):
// \r0|Cont[2]~21_combout  = (\r0|Cont [2] & (!\r0|Cont[1]~20 )) # (!\r0|Cont [2] & ((\r0|Cont[1]~20 ) # (GND)))
// \r0|Cont[2]~22  = CARRY((!\r0|Cont[1]~20 ) # (!\r0|Cont [2]))

	.dataa(gnd),
	.datab(\r0|Cont [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[1]~20 ),
	.combout(\r0|Cont[2]~21_combout ),
	.cout(\r0|Cont[2]~22 ));
// synopsys translate_off
defparam \r0|Cont[2]~21 .lut_mask = 16'h3C3F;
defparam \r0|Cont[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N17
dffeas \r0|Cont[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[2] .is_wysiwyg = "true";
defparam \r0|Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N18
cycloneive_lcell_comb \r0|Cont[3]~23 (
// Equation(s):
// \r0|Cont[3]~23_combout  = (\r0|Cont [3] & (\r0|Cont[2]~22  $ (GND))) # (!\r0|Cont [3] & (!\r0|Cont[2]~22  & VCC))
// \r0|Cont[3]~24  = CARRY((\r0|Cont [3] & !\r0|Cont[2]~22 ))

	.dataa(gnd),
	.datab(\r0|Cont [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[2]~22 ),
	.combout(\r0|Cont[3]~23_combout ),
	.cout(\r0|Cont[3]~24 ));
// synopsys translate_off
defparam \r0|Cont[3]~23 .lut_mask = 16'hC30C;
defparam \r0|Cont[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N19
dffeas \r0|Cont[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[3] .is_wysiwyg = "true";
defparam \r0|Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N20
cycloneive_lcell_comb \r0|Cont[4]~25 (
// Equation(s):
// \r0|Cont[4]~25_combout  = (\r0|Cont [4] & (!\r0|Cont[3]~24 )) # (!\r0|Cont [4] & ((\r0|Cont[3]~24 ) # (GND)))
// \r0|Cont[4]~26  = CARRY((!\r0|Cont[3]~24 ) # (!\r0|Cont [4]))

	.dataa(gnd),
	.datab(\r0|Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[3]~24 ),
	.combout(\r0|Cont[4]~25_combout ),
	.cout(\r0|Cont[4]~26 ));
// synopsys translate_off
defparam \r0|Cont[4]~25 .lut_mask = 16'h3C3F;
defparam \r0|Cont[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N21
dffeas \r0|Cont[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[4] .is_wysiwyg = "true";
defparam \r0|Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N22
cycloneive_lcell_comb \r0|Cont[5]~27 (
// Equation(s):
// \r0|Cont[5]~27_combout  = (\r0|Cont [5] & (\r0|Cont[4]~26  $ (GND))) # (!\r0|Cont [5] & (!\r0|Cont[4]~26  & VCC))
// \r0|Cont[5]~28  = CARRY((\r0|Cont [5] & !\r0|Cont[4]~26 ))

	.dataa(\r0|Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[4]~26 ),
	.combout(\r0|Cont[5]~27_combout ),
	.cout(\r0|Cont[5]~28 ));
// synopsys translate_off
defparam \r0|Cont[5]~27 .lut_mask = 16'hA50A;
defparam \r0|Cont[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N23
dffeas \r0|Cont[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[5] .is_wysiwyg = "true";
defparam \r0|Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N24
cycloneive_lcell_comb \r0|Cont[6]~29 (
// Equation(s):
// \r0|Cont[6]~29_combout  = (\r0|Cont [6] & (!\r0|Cont[5]~28 )) # (!\r0|Cont [6] & ((\r0|Cont[5]~28 ) # (GND)))
// \r0|Cont[6]~30  = CARRY((!\r0|Cont[5]~28 ) # (!\r0|Cont [6]))

	.dataa(gnd),
	.datab(\r0|Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[5]~28 ),
	.combout(\r0|Cont[6]~29_combout ),
	.cout(\r0|Cont[6]~30 ));
// synopsys translate_off
defparam \r0|Cont[6]~29 .lut_mask = 16'h3C3F;
defparam \r0|Cont[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N25
dffeas \r0|Cont[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[6] .is_wysiwyg = "true";
defparam \r0|Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N26
cycloneive_lcell_comb \r0|Cont[7]~31 (
// Equation(s):
// \r0|Cont[7]~31_combout  = (\r0|Cont [7] & (\r0|Cont[6]~30  $ (GND))) # (!\r0|Cont [7] & (!\r0|Cont[6]~30  & VCC))
// \r0|Cont[7]~32  = CARRY((\r0|Cont [7] & !\r0|Cont[6]~30 ))

	.dataa(\r0|Cont [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[6]~30 ),
	.combout(\r0|Cont[7]~31_combout ),
	.cout(\r0|Cont[7]~32 ));
// synopsys translate_off
defparam \r0|Cont[7]~31 .lut_mask = 16'hA50A;
defparam \r0|Cont[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N27
dffeas \r0|Cont[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[7] .is_wysiwyg = "true";
defparam \r0|Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N28
cycloneive_lcell_comb \r0|Cont[8]~33 (
// Equation(s):
// \r0|Cont[8]~33_combout  = (\r0|Cont [8] & (!\r0|Cont[7]~32 )) # (!\r0|Cont [8] & ((\r0|Cont[7]~32 ) # (GND)))
// \r0|Cont[8]~34  = CARRY((!\r0|Cont[7]~32 ) # (!\r0|Cont [8]))

	.dataa(gnd),
	.datab(\r0|Cont [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[7]~32 ),
	.combout(\r0|Cont[8]~33_combout ),
	.cout(\r0|Cont[8]~34 ));
// synopsys translate_off
defparam \r0|Cont[8]~33 .lut_mask = 16'h3C3F;
defparam \r0|Cont[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N29
dffeas \r0|Cont[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[8] .is_wysiwyg = "true";
defparam \r0|Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N30
cycloneive_lcell_comb \r0|Cont[9]~35 (
// Equation(s):
// \r0|Cont[9]~35_combout  = (\r0|Cont [9] & (\r0|Cont[8]~34  $ (GND))) # (!\r0|Cont [9] & (!\r0|Cont[8]~34  & VCC))
// \r0|Cont[9]~36  = CARRY((\r0|Cont [9] & !\r0|Cont[8]~34 ))

	.dataa(\r0|Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[8]~34 ),
	.combout(\r0|Cont[9]~35_combout ),
	.cout(\r0|Cont[9]~36 ));
// synopsys translate_off
defparam \r0|Cont[9]~35 .lut_mask = 16'hA50A;
defparam \r0|Cont[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N31
dffeas \r0|Cont[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[9] .is_wysiwyg = "true";
defparam \r0|Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N0
cycloneive_lcell_comb \r0|Cont[10]~37 (
// Equation(s):
// \r0|Cont[10]~37_combout  = (\r0|Cont [10] & (!\r0|Cont[9]~36 )) # (!\r0|Cont [10] & ((\r0|Cont[9]~36 ) # (GND)))
// \r0|Cont[10]~38  = CARRY((!\r0|Cont[9]~36 ) # (!\r0|Cont [10]))

	.dataa(gnd),
	.datab(\r0|Cont [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[9]~36 ),
	.combout(\r0|Cont[10]~37_combout ),
	.cout(\r0|Cont[10]~38 ));
// synopsys translate_off
defparam \r0|Cont[10]~37 .lut_mask = 16'h3C3F;
defparam \r0|Cont[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y22_N1
dffeas \r0|Cont[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[10] .is_wysiwyg = "true";
defparam \r0|Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N2
cycloneive_lcell_comb \r0|Cont[11]~39 (
// Equation(s):
// \r0|Cont[11]~39_combout  = (\r0|Cont [11] & (\r0|Cont[10]~38  $ (GND))) # (!\r0|Cont [11] & (!\r0|Cont[10]~38  & VCC))
// \r0|Cont[11]~40  = CARRY((\r0|Cont [11] & !\r0|Cont[10]~38 ))

	.dataa(gnd),
	.datab(\r0|Cont [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[10]~38 ),
	.combout(\r0|Cont[11]~39_combout ),
	.cout(\r0|Cont[11]~40 ));
// synopsys translate_off
defparam \r0|Cont[11]~39 .lut_mask = 16'hC30C;
defparam \r0|Cont[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y22_N3
dffeas \r0|Cont[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[11] .is_wysiwyg = "true";
defparam \r0|Cont[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N26
cycloneive_lcell_comb \r0|Equal0~3 (
// Equation(s):
// \r0|Equal0~3_combout  = (\r0|Cont [8] & (\r0|Cont [11] & (\r0|Cont [9] & \r0|Cont [10])))

	.dataa(\r0|Cont [8]),
	.datab(\r0|Cont [11]),
	.datac(\r0|Cont [9]),
	.datad(\r0|Cont [10]),
	.cin(gnd),
	.combout(\r0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~3 .lut_mask = 16'h8000;
defparam \r0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N4
cycloneive_lcell_comb \r0|Cont[12]~41 (
// Equation(s):
// \r0|Cont[12]~41_combout  = (\r0|Cont [12] & (!\r0|Cont[11]~40 )) # (!\r0|Cont [12] & ((\r0|Cont[11]~40 ) # (GND)))
// \r0|Cont[12]~42  = CARRY((!\r0|Cont[11]~40 ) # (!\r0|Cont [12]))

	.dataa(gnd),
	.datab(\r0|Cont [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[11]~40 ),
	.combout(\r0|Cont[12]~41_combout ),
	.cout(\r0|Cont[12]~42 ));
// synopsys translate_off
defparam \r0|Cont[12]~41 .lut_mask = 16'h3C3F;
defparam \r0|Cont[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y22_N5
dffeas \r0|Cont[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [12]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[12] .is_wysiwyg = "true";
defparam \r0|Cont[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N6
cycloneive_lcell_comb \r0|Cont[13]~43 (
// Equation(s):
// \r0|Cont[13]~43_combout  = (\r0|Cont [13] & (\r0|Cont[12]~42  $ (GND))) # (!\r0|Cont [13] & (!\r0|Cont[12]~42  & VCC))
// \r0|Cont[13]~44  = CARRY((\r0|Cont [13] & !\r0|Cont[12]~42 ))

	.dataa(\r0|Cont [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[12]~42 ),
	.combout(\r0|Cont[13]~43_combout ),
	.cout(\r0|Cont[13]~44 ));
// synopsys translate_off
defparam \r0|Cont[13]~43 .lut_mask = 16'hA50A;
defparam \r0|Cont[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y22_N7
dffeas \r0|Cont[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [13]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[13] .is_wysiwyg = "true";
defparam \r0|Cont[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N20
cycloneive_lcell_comb \r0|Equal0~4 (
// Equation(s):
// \r0|Equal0~4_combout  = (\r0|Cont [12] & \r0|Cont [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\r0|Cont [12]),
	.datad(\r0|Cont [13]),
	.cin(gnd),
	.combout(\r0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~4 .lut_mask = 16'hF000;
defparam \r0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N8
cycloneive_lcell_comb \r0|Cont[14]~45 (
// Equation(s):
// \r0|Cont[14]~45_combout  = (\r0|Cont [14] & (!\r0|Cont[13]~44 )) # (!\r0|Cont [14] & ((\r0|Cont[13]~44 ) # (GND)))
// \r0|Cont[14]~46  = CARRY((!\r0|Cont[13]~44 ) # (!\r0|Cont [14]))

	.dataa(gnd),
	.datab(\r0|Cont [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[13]~44 ),
	.combout(\r0|Cont[14]~45_combout ),
	.cout(\r0|Cont[14]~46 ));
// synopsys translate_off
defparam \r0|Cont[14]~45 .lut_mask = 16'h3C3F;
defparam \r0|Cont[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y22_N9
dffeas \r0|Cont[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [14]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[14] .is_wysiwyg = "true";
defparam \r0|Cont[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N10
cycloneive_lcell_comb \r0|Cont[15]~47 (
// Equation(s):
// \r0|Cont[15]~47_combout  = (\r0|Cont [15] & (\r0|Cont[14]~46  $ (GND))) # (!\r0|Cont [15] & (!\r0|Cont[14]~46  & VCC))
// \r0|Cont[15]~48  = CARRY((\r0|Cont [15] & !\r0|Cont[14]~46 ))

	.dataa(\r0|Cont [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[14]~46 ),
	.combout(\r0|Cont[15]~47_combout ),
	.cout(\r0|Cont[15]~48 ));
// synopsys translate_off
defparam \r0|Cont[15]~47 .lut_mask = 16'hA50A;
defparam \r0|Cont[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y22_N11
dffeas \r0|Cont[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [15]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[15] .is_wysiwyg = "true";
defparam \r0|Cont[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N22
cycloneive_lcell_comb \r0|Equal0~5 (
// Equation(s):
// \r0|Equal0~5_combout  = (\r0|Equal0~3_combout  & (\r0|Equal0~4_combout  & (\r0|Cont [14] & \r0|Cont [15])))

	.dataa(\r0|Equal0~3_combout ),
	.datab(\r0|Equal0~4_combout ),
	.datac(\r0|Cont [14]),
	.datad(\r0|Cont [15]),
	.cin(gnd),
	.combout(\r0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~5 .lut_mask = 16'h8000;
defparam \r0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N12
cycloneive_lcell_comb \r0|Cont[16]~49 (
// Equation(s):
// \r0|Cont[16]~49_combout  = (\r0|Cont [16] & (!\r0|Cont[15]~48 )) # (!\r0|Cont [16] & ((\r0|Cont[15]~48 ) # (GND)))
// \r0|Cont[16]~50  = CARRY((!\r0|Cont[15]~48 ) # (!\r0|Cont [16]))

	.dataa(\r0|Cont [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[15]~48 ),
	.combout(\r0|Cont[16]~49_combout ),
	.cout(\r0|Cont[16]~50 ));
// synopsys translate_off
defparam \r0|Cont[16]~49 .lut_mask = 16'h5A5F;
defparam \r0|Cont[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y22_N13
dffeas \r0|Cont[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[16]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [16]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[16] .is_wysiwyg = "true";
defparam \r0|Cont[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N14
cycloneive_lcell_comb \r0|Cont[17]~51 (
// Equation(s):
// \r0|Cont[17]~51_combout  = (\r0|Cont [17] & (\r0|Cont[16]~50  $ (GND))) # (!\r0|Cont [17] & (!\r0|Cont[16]~50  & VCC))
// \r0|Cont[17]~52  = CARRY((\r0|Cont [17] & !\r0|Cont[16]~50 ))

	.dataa(gnd),
	.datab(\r0|Cont [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[16]~50 ),
	.combout(\r0|Cont[17]~51_combout ),
	.cout(\r0|Cont[17]~52 ));
// synopsys translate_off
defparam \r0|Cont[17]~51 .lut_mask = 16'hC30C;
defparam \r0|Cont[17]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y22_N15
dffeas \r0|Cont[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[17]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [17]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[17] .is_wysiwyg = "true";
defparam \r0|Cont[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N16
cycloneive_lcell_comb \r0|Cont[18]~53 (
// Equation(s):
// \r0|Cont[18]~53_combout  = (\r0|Cont [18] & (!\r0|Cont[17]~52 )) # (!\r0|Cont [18] & ((\r0|Cont[17]~52 ) # (GND)))
// \r0|Cont[18]~54  = CARRY((!\r0|Cont[17]~52 ) # (!\r0|Cont [18]))

	.dataa(gnd),
	.datab(\r0|Cont [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[17]~52 ),
	.combout(\r0|Cont[18]~53_combout ),
	.cout(\r0|Cont[18]~54 ));
// synopsys translate_off
defparam \r0|Cont[18]~53 .lut_mask = 16'h3C3F;
defparam \r0|Cont[18]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y22_N17
dffeas \r0|Cont[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[18]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [18]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[18] .is_wysiwyg = "true";
defparam \r0|Cont[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N18
cycloneive_lcell_comb \r0|Cont[19]~55 (
// Equation(s):
// \r0|Cont[19]~55_combout  = \r0|Cont [19] $ (!\r0|Cont[18]~54 )

	.dataa(gnd),
	.datab(\r0|Cont [19]),
	.datac(gnd),
	.datad(gnd),
	.cin(\r0|Cont[18]~54 ),
	.combout(\r0|Cont[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Cont[19]~55 .lut_mask = 16'hC3C3;
defparam \r0|Cont[19]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y22_N19
dffeas \r0|Cont[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[19]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [19]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[19] .is_wysiwyg = "true";
defparam \r0|Cont[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N28
cycloneive_lcell_comb \r0|Equal0~0 (
// Equation(s):
// \r0|Equal0~0_combout  = (\r0|Cont [16] & (\r0|Cont [18] & (\r0|Cont [17] & \r0|Cont [19])))

	.dataa(\r0|Cont [16]),
	.datab(\r0|Cont [18]),
	.datac(\r0|Cont [17]),
	.datad(\r0|Cont [19]),
	.cin(gnd),
	.combout(\r0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~0 .lut_mask = 16'h8000;
defparam \r0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N10
cycloneive_lcell_comb \r0|Equal0~2 (
// Equation(s):
// \r0|Equal0~2_combout  = (\r0|Cont [7] & (\r0|Cont [6] & (\r0|Cont [5] & \r0|Cont [4])))

	.dataa(\r0|Cont [7]),
	.datab(\r0|Cont [6]),
	.datac(\r0|Cont [5]),
	.datad(\r0|Cont [4]),
	.cin(gnd),
	.combout(\r0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~2 .lut_mask = 16'h8000;
defparam \r0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N12
cycloneive_lcell_comb \r0|Equal0~1 (
// Equation(s):
// \r0|Equal0~1_combout  = (\r0|Cont [0] & (\r0|Cont [3] & (\r0|Cont [1] & \r0|Cont [2])))

	.dataa(\r0|Cont [0]),
	.datab(\r0|Cont [3]),
	.datac(\r0|Cont [1]),
	.datad(\r0|Cont [2]),
	.cin(gnd),
	.combout(\r0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~1 .lut_mask = 16'h8000;
defparam \r0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N24
cycloneive_lcell_comb \r0|Equal0~6 (
// Equation(s):
// \r0|Equal0~6_combout  = (\r0|Equal0~5_combout  & (\r0|Equal0~0_combout  & (\r0|Equal0~2_combout  & \r0|Equal0~1_combout )))

	.dataa(\r0|Equal0~5_combout ),
	.datab(\r0|Equal0~0_combout ),
	.datac(\r0|Equal0~2_combout ),
	.datad(\r0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\r0|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~6 .lut_mask = 16'h8000;
defparam \r0|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N4
cycloneive_lcell_comb \r0|oRESET~feeder (
// Equation(s):
// \r0|oRESET~feeder_combout  = \r0|Equal0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r0|Equal0~6_combout ),
	.cin(gnd),
	.combout(\r0|oRESET~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r0|oRESET~feeder .lut_mask = 16'hFF00;
defparam \r0|oRESET~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N5
dffeas \r0|oRESET (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|oRESET~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|oRESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r0|oRESET .is_wysiwyg = "true";
defparam \r0|oRESET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N18
cycloneive_lcell_comb \u1|CLK_COUNT_400HZ[3]~26 (
// Equation(s):
// \u1|CLK_COUNT_400HZ[3]~26_combout  = (\u1|CLK_COUNT_400HZ [3] & (!\u1|CLK_COUNT_400HZ[2]~25 )) # (!\u1|CLK_COUNT_400HZ [3] & ((\u1|CLK_COUNT_400HZ[2]~25 ) # (GND)))
// \u1|CLK_COUNT_400HZ[3]~27  = CARRY((!\u1|CLK_COUNT_400HZ[2]~25 ) # (!\u1|CLK_COUNT_400HZ [3]))

	.dataa(gnd),
	.datab(\u1|CLK_COUNT_400HZ [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_COUNT_400HZ[2]~25 ),
	.combout(\u1|CLK_COUNT_400HZ[3]~26_combout ),
	.cout(\u1|CLK_COUNT_400HZ[3]~27 ));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[3]~26 .lut_mask = 16'h3C3F;
defparam \u1|CLK_COUNT_400HZ[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N20
cycloneive_lcell_comb \u1|CLK_COUNT_400HZ[4]~28 (
// Equation(s):
// \u1|CLK_COUNT_400HZ[4]~28_combout  = (\u1|CLK_COUNT_400HZ [4] & (\u1|CLK_COUNT_400HZ[3]~27  $ (GND))) # (!\u1|CLK_COUNT_400HZ [4] & (!\u1|CLK_COUNT_400HZ[3]~27  & VCC))
// \u1|CLK_COUNT_400HZ[4]~29  = CARRY((\u1|CLK_COUNT_400HZ [4] & !\u1|CLK_COUNT_400HZ[3]~27 ))

	.dataa(gnd),
	.datab(\u1|CLK_COUNT_400HZ [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_COUNT_400HZ[3]~27 ),
	.combout(\u1|CLK_COUNT_400HZ[4]~28_combout ),
	.cout(\u1|CLK_COUNT_400HZ[4]~29 ));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[4]~28 .lut_mask = 16'hC30C;
defparam \u1|CLK_COUNT_400HZ[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y5_N21
dffeas \u1|CLK_COUNT_400HZ[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|CLK_COUNT_400HZ[4]~28_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_COUNT_400HZ [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[4] .is_wysiwyg = "true";
defparam \u1|CLK_COUNT_400HZ[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N22
cycloneive_lcell_comb \u1|CLK_COUNT_400HZ[5]~30 (
// Equation(s):
// \u1|CLK_COUNT_400HZ[5]~30_combout  = (\u1|CLK_COUNT_400HZ [5] & (!\u1|CLK_COUNT_400HZ[4]~29 )) # (!\u1|CLK_COUNT_400HZ [5] & ((\u1|CLK_COUNT_400HZ[4]~29 ) # (GND)))
// \u1|CLK_COUNT_400HZ[5]~31  = CARRY((!\u1|CLK_COUNT_400HZ[4]~29 ) # (!\u1|CLK_COUNT_400HZ [5]))

	.dataa(\u1|CLK_COUNT_400HZ [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_COUNT_400HZ[4]~29 ),
	.combout(\u1|CLK_COUNT_400HZ[5]~30_combout ),
	.cout(\u1|CLK_COUNT_400HZ[5]~31 ));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[5]~30 .lut_mask = 16'h5A5F;
defparam \u1|CLK_COUNT_400HZ[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y5_N23
dffeas \u1|CLK_COUNT_400HZ[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|CLK_COUNT_400HZ[5]~30_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_COUNT_400HZ [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[5] .is_wysiwyg = "true";
defparam \u1|CLK_COUNT_400HZ[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N24
cycloneive_lcell_comb \u1|CLK_COUNT_400HZ[6]~32 (
// Equation(s):
// \u1|CLK_COUNT_400HZ[6]~32_combout  = (\u1|CLK_COUNT_400HZ [6] & (\u1|CLK_COUNT_400HZ[5]~31  $ (GND))) # (!\u1|CLK_COUNT_400HZ [6] & (!\u1|CLK_COUNT_400HZ[5]~31  & VCC))
// \u1|CLK_COUNT_400HZ[6]~33  = CARRY((\u1|CLK_COUNT_400HZ [6] & !\u1|CLK_COUNT_400HZ[5]~31 ))

	.dataa(gnd),
	.datab(\u1|CLK_COUNT_400HZ [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_COUNT_400HZ[5]~31 ),
	.combout(\u1|CLK_COUNT_400HZ[6]~32_combout ),
	.cout(\u1|CLK_COUNT_400HZ[6]~33 ));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[6]~32 .lut_mask = 16'hC30C;
defparam \u1|CLK_COUNT_400HZ[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y5_N25
dffeas \u1|CLK_COUNT_400HZ[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|CLK_COUNT_400HZ[6]~32_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_COUNT_400HZ [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[6] .is_wysiwyg = "true";
defparam \u1|CLK_COUNT_400HZ[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N26
cycloneive_lcell_comb \u1|CLK_COUNT_400HZ[7]~34 (
// Equation(s):
// \u1|CLK_COUNT_400HZ[7]~34_combout  = (\u1|CLK_COUNT_400HZ [7] & (!\u1|CLK_COUNT_400HZ[6]~33 )) # (!\u1|CLK_COUNT_400HZ [7] & ((\u1|CLK_COUNT_400HZ[6]~33 ) # (GND)))
// \u1|CLK_COUNT_400HZ[7]~35  = CARRY((!\u1|CLK_COUNT_400HZ[6]~33 ) # (!\u1|CLK_COUNT_400HZ [7]))

	.dataa(\u1|CLK_COUNT_400HZ [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_COUNT_400HZ[6]~33 ),
	.combout(\u1|CLK_COUNT_400HZ[7]~34_combout ),
	.cout(\u1|CLK_COUNT_400HZ[7]~35 ));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[7]~34 .lut_mask = 16'h5A5F;
defparam \u1|CLK_COUNT_400HZ[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y5_N27
dffeas \u1|CLK_COUNT_400HZ[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|CLK_COUNT_400HZ[7]~34_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_COUNT_400HZ [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[7] .is_wysiwyg = "true";
defparam \u1|CLK_COUNT_400HZ[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N28
cycloneive_lcell_comb \u1|CLK_COUNT_400HZ[8]~36 (
// Equation(s):
// \u1|CLK_COUNT_400HZ[8]~36_combout  = (\u1|CLK_COUNT_400HZ [8] & (\u1|CLK_COUNT_400HZ[7]~35  $ (GND))) # (!\u1|CLK_COUNT_400HZ [8] & (!\u1|CLK_COUNT_400HZ[7]~35  & VCC))
// \u1|CLK_COUNT_400HZ[8]~37  = CARRY((\u1|CLK_COUNT_400HZ [8] & !\u1|CLK_COUNT_400HZ[7]~35 ))

	.dataa(gnd),
	.datab(\u1|CLK_COUNT_400HZ [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_COUNT_400HZ[7]~35 ),
	.combout(\u1|CLK_COUNT_400HZ[8]~36_combout ),
	.cout(\u1|CLK_COUNT_400HZ[8]~37 ));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[8]~36 .lut_mask = 16'hC30C;
defparam \u1|CLK_COUNT_400HZ[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y5_N29
dffeas \u1|CLK_COUNT_400HZ[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|CLK_COUNT_400HZ[8]~36_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_COUNT_400HZ [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[8] .is_wysiwyg = "true";
defparam \u1|CLK_COUNT_400HZ[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N30
cycloneive_lcell_comb \u1|CLK_COUNT_400HZ[9]~38 (
// Equation(s):
// \u1|CLK_COUNT_400HZ[9]~38_combout  = (\u1|CLK_COUNT_400HZ [9] & (!\u1|CLK_COUNT_400HZ[8]~37 )) # (!\u1|CLK_COUNT_400HZ [9] & ((\u1|CLK_COUNT_400HZ[8]~37 ) # (GND)))
// \u1|CLK_COUNT_400HZ[9]~39  = CARRY((!\u1|CLK_COUNT_400HZ[8]~37 ) # (!\u1|CLK_COUNT_400HZ [9]))

	.dataa(\u1|CLK_COUNT_400HZ [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_COUNT_400HZ[8]~37 ),
	.combout(\u1|CLK_COUNT_400HZ[9]~38_combout ),
	.cout(\u1|CLK_COUNT_400HZ[9]~39 ));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[9]~38 .lut_mask = 16'h5A5F;
defparam \u1|CLK_COUNT_400HZ[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y5_N31
dffeas \u1|CLK_COUNT_400HZ[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|CLK_COUNT_400HZ[9]~38_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_COUNT_400HZ [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[9] .is_wysiwyg = "true";
defparam \u1|CLK_COUNT_400HZ[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N0
cycloneive_lcell_comb \u1|CLK_COUNT_400HZ[10]~40 (
// Equation(s):
// \u1|CLK_COUNT_400HZ[10]~40_combout  = (\u1|CLK_COUNT_400HZ [10] & (\u1|CLK_COUNT_400HZ[9]~39  $ (GND))) # (!\u1|CLK_COUNT_400HZ [10] & (!\u1|CLK_COUNT_400HZ[9]~39  & VCC))
// \u1|CLK_COUNT_400HZ[10]~41  = CARRY((\u1|CLK_COUNT_400HZ [10] & !\u1|CLK_COUNT_400HZ[9]~39 ))

	.dataa(gnd),
	.datab(\u1|CLK_COUNT_400HZ [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_COUNT_400HZ[9]~39 ),
	.combout(\u1|CLK_COUNT_400HZ[10]~40_combout ),
	.cout(\u1|CLK_COUNT_400HZ[10]~41 ));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[10]~40 .lut_mask = 16'hC30C;
defparam \u1|CLK_COUNT_400HZ[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y4_N1
dffeas \u1|CLK_COUNT_400HZ[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|CLK_COUNT_400HZ[10]~40_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_COUNT_400HZ [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[10] .is_wysiwyg = "true";
defparam \u1|CLK_COUNT_400HZ[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N2
cycloneive_lcell_comb \u1|CLK_COUNT_400HZ[11]~42 (
// Equation(s):
// \u1|CLK_COUNT_400HZ[11]~42_combout  = (\u1|CLK_COUNT_400HZ [11] & (!\u1|CLK_COUNT_400HZ[10]~41 )) # (!\u1|CLK_COUNT_400HZ [11] & ((\u1|CLK_COUNT_400HZ[10]~41 ) # (GND)))
// \u1|CLK_COUNT_400HZ[11]~43  = CARRY((!\u1|CLK_COUNT_400HZ[10]~41 ) # (!\u1|CLK_COUNT_400HZ [11]))

	.dataa(gnd),
	.datab(\u1|CLK_COUNT_400HZ [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_COUNT_400HZ[10]~41 ),
	.combout(\u1|CLK_COUNT_400HZ[11]~42_combout ),
	.cout(\u1|CLK_COUNT_400HZ[11]~43 ));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[11]~42 .lut_mask = 16'h3C3F;
defparam \u1|CLK_COUNT_400HZ[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y4_N3
dffeas \u1|CLK_COUNT_400HZ[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|CLK_COUNT_400HZ[11]~42_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_COUNT_400HZ [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[11] .is_wysiwyg = "true";
defparam \u1|CLK_COUNT_400HZ[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N4
cycloneive_lcell_comb \u1|CLK_COUNT_400HZ[12]~44 (
// Equation(s):
// \u1|CLK_COUNT_400HZ[12]~44_combout  = (\u1|CLK_COUNT_400HZ [12] & (\u1|CLK_COUNT_400HZ[11]~43  $ (GND))) # (!\u1|CLK_COUNT_400HZ [12] & (!\u1|CLK_COUNT_400HZ[11]~43  & VCC))
// \u1|CLK_COUNT_400HZ[12]~45  = CARRY((\u1|CLK_COUNT_400HZ [12] & !\u1|CLK_COUNT_400HZ[11]~43 ))

	.dataa(gnd),
	.datab(\u1|CLK_COUNT_400HZ [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_COUNT_400HZ[11]~43 ),
	.combout(\u1|CLK_COUNT_400HZ[12]~44_combout ),
	.cout(\u1|CLK_COUNT_400HZ[12]~45 ));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[12]~44 .lut_mask = 16'hC30C;
defparam \u1|CLK_COUNT_400HZ[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y4_N5
dffeas \u1|CLK_COUNT_400HZ[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|CLK_COUNT_400HZ[12]~44_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_COUNT_400HZ [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[12] .is_wysiwyg = "true";
defparam \u1|CLK_COUNT_400HZ[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N6
cycloneive_lcell_comb \u1|CLK_COUNT_400HZ[13]~46 (
// Equation(s):
// \u1|CLK_COUNT_400HZ[13]~46_combout  = (\u1|CLK_COUNT_400HZ [13] & (!\u1|CLK_COUNT_400HZ[12]~45 )) # (!\u1|CLK_COUNT_400HZ [13] & ((\u1|CLK_COUNT_400HZ[12]~45 ) # (GND)))
// \u1|CLK_COUNT_400HZ[13]~47  = CARRY((!\u1|CLK_COUNT_400HZ[12]~45 ) # (!\u1|CLK_COUNT_400HZ [13]))

	.dataa(\u1|CLK_COUNT_400HZ [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_COUNT_400HZ[12]~45 ),
	.combout(\u1|CLK_COUNT_400HZ[13]~46_combout ),
	.cout(\u1|CLK_COUNT_400HZ[13]~47 ));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[13]~46 .lut_mask = 16'h5A5F;
defparam \u1|CLK_COUNT_400HZ[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y4_N7
dffeas \u1|CLK_COUNT_400HZ[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|CLK_COUNT_400HZ[13]~46_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_COUNT_400HZ [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[13] .is_wysiwyg = "true";
defparam \u1|CLK_COUNT_400HZ[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N8
cycloneive_lcell_comb \u1|CLK_COUNT_400HZ[14]~48 (
// Equation(s):
// \u1|CLK_COUNT_400HZ[14]~48_combout  = (\u1|CLK_COUNT_400HZ [14] & (\u1|CLK_COUNT_400HZ[13]~47  $ (GND))) # (!\u1|CLK_COUNT_400HZ [14] & (!\u1|CLK_COUNT_400HZ[13]~47  & VCC))
// \u1|CLK_COUNT_400HZ[14]~49  = CARRY((\u1|CLK_COUNT_400HZ [14] & !\u1|CLK_COUNT_400HZ[13]~47 ))

	.dataa(gnd),
	.datab(\u1|CLK_COUNT_400HZ [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_COUNT_400HZ[13]~47 ),
	.combout(\u1|CLK_COUNT_400HZ[14]~48_combout ),
	.cout(\u1|CLK_COUNT_400HZ[14]~49 ));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[14]~48 .lut_mask = 16'hC30C;
defparam \u1|CLK_COUNT_400HZ[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y4_N9
dffeas \u1|CLK_COUNT_400HZ[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|CLK_COUNT_400HZ[14]~48_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_COUNT_400HZ [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[14] .is_wysiwyg = "true";
defparam \u1|CLK_COUNT_400HZ[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N10
cycloneive_lcell_comb \u1|CLK_COUNT_400HZ[15]~50 (
// Equation(s):
// \u1|CLK_COUNT_400HZ[15]~50_combout  = (\u1|CLK_COUNT_400HZ [15] & (!\u1|CLK_COUNT_400HZ[14]~49 )) # (!\u1|CLK_COUNT_400HZ [15] & ((\u1|CLK_COUNT_400HZ[14]~49 ) # (GND)))
// \u1|CLK_COUNT_400HZ[15]~51  = CARRY((!\u1|CLK_COUNT_400HZ[14]~49 ) # (!\u1|CLK_COUNT_400HZ [15]))

	.dataa(\u1|CLK_COUNT_400HZ [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_COUNT_400HZ[14]~49 ),
	.combout(\u1|CLK_COUNT_400HZ[15]~50_combout ),
	.cout(\u1|CLK_COUNT_400HZ[15]~51 ));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[15]~50 .lut_mask = 16'h5A5F;
defparam \u1|CLK_COUNT_400HZ[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y4_N11
dffeas \u1|CLK_COUNT_400HZ[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|CLK_COUNT_400HZ[15]~50_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_COUNT_400HZ [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[15] .is_wysiwyg = "true";
defparam \u1|CLK_COUNT_400HZ[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N22
cycloneive_lcell_comb \u1|LessThan0~3 (
// Equation(s):
// \u1|LessThan0~3_combout  = (((!\u1|CLK_COUNT_400HZ [13]) # (!\u1|CLK_COUNT_400HZ [12])) # (!\u1|CLK_COUNT_400HZ [14])) # (!\u1|CLK_COUNT_400HZ [15])

	.dataa(\u1|CLK_COUNT_400HZ [15]),
	.datab(\u1|CLK_COUNT_400HZ [14]),
	.datac(\u1|CLK_COUNT_400HZ [12]),
	.datad(\u1|CLK_COUNT_400HZ [13]),
	.cin(gnd),
	.combout(\u1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~3 .lut_mask = 16'h7FFF;
defparam \u1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N12
cycloneive_lcell_comb \u1|CLK_COUNT_400HZ[16]~52 (
// Equation(s):
// \u1|CLK_COUNT_400HZ[16]~52_combout  = (\u1|CLK_COUNT_400HZ [16] & (\u1|CLK_COUNT_400HZ[15]~51  $ (GND))) # (!\u1|CLK_COUNT_400HZ [16] & (!\u1|CLK_COUNT_400HZ[15]~51  & VCC))
// \u1|CLK_COUNT_400HZ[16]~53  = CARRY((\u1|CLK_COUNT_400HZ [16] & !\u1|CLK_COUNT_400HZ[15]~51 ))

	.dataa(\u1|CLK_COUNT_400HZ [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_COUNT_400HZ[15]~51 ),
	.combout(\u1|CLK_COUNT_400HZ[16]~52_combout ),
	.cout(\u1|CLK_COUNT_400HZ[16]~53 ));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[16]~52 .lut_mask = 16'hA50A;
defparam \u1|CLK_COUNT_400HZ[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y4_N13
dffeas \u1|CLK_COUNT_400HZ[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|CLK_COUNT_400HZ[16]~52_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_COUNT_400HZ [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[16] .is_wysiwyg = "true";
defparam \u1|CLK_COUNT_400HZ[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N14
cycloneive_lcell_comb \u1|CLK_COUNT_400HZ[17]~54 (
// Equation(s):
// \u1|CLK_COUNT_400HZ[17]~54_combout  = (\u1|CLK_COUNT_400HZ [17] & (!\u1|CLK_COUNT_400HZ[16]~53 )) # (!\u1|CLK_COUNT_400HZ [17] & ((\u1|CLK_COUNT_400HZ[16]~53 ) # (GND)))
// \u1|CLK_COUNT_400HZ[17]~55  = CARRY((!\u1|CLK_COUNT_400HZ[16]~53 ) # (!\u1|CLK_COUNT_400HZ [17]))

	.dataa(gnd),
	.datab(\u1|CLK_COUNT_400HZ [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_COUNT_400HZ[16]~53 ),
	.combout(\u1|CLK_COUNT_400HZ[17]~54_combout ),
	.cout(\u1|CLK_COUNT_400HZ[17]~55 ));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[17]~54 .lut_mask = 16'h3C3F;
defparam \u1|CLK_COUNT_400HZ[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y4_N15
dffeas \u1|CLK_COUNT_400HZ[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|CLK_COUNT_400HZ[17]~54_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_COUNT_400HZ [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[17] .is_wysiwyg = "true";
defparam \u1|CLK_COUNT_400HZ[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N16
cycloneive_lcell_comb \u1|CLK_COUNT_400HZ[18]~56 (
// Equation(s):
// \u1|CLK_COUNT_400HZ[18]~56_combout  = (\u1|CLK_COUNT_400HZ [18] & (\u1|CLK_COUNT_400HZ[17]~55  $ (GND))) # (!\u1|CLK_COUNT_400HZ [18] & (!\u1|CLK_COUNT_400HZ[17]~55  & VCC))
// \u1|CLK_COUNT_400HZ[18]~57  = CARRY((\u1|CLK_COUNT_400HZ [18] & !\u1|CLK_COUNT_400HZ[17]~55 ))

	.dataa(gnd),
	.datab(\u1|CLK_COUNT_400HZ [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_COUNT_400HZ[17]~55 ),
	.combout(\u1|CLK_COUNT_400HZ[18]~56_combout ),
	.cout(\u1|CLK_COUNT_400HZ[18]~57 ));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[18]~56 .lut_mask = 16'hC30C;
defparam \u1|CLK_COUNT_400HZ[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y4_N17
dffeas \u1|CLK_COUNT_400HZ[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|CLK_COUNT_400HZ[18]~56_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_COUNT_400HZ [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[18] .is_wysiwyg = "true";
defparam \u1|CLK_COUNT_400HZ[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N18
cycloneive_lcell_comb \u1|CLK_COUNT_400HZ[19]~58 (
// Equation(s):
// \u1|CLK_COUNT_400HZ[19]~58_combout  = \u1|CLK_COUNT_400HZ [19] $ (\u1|CLK_COUNT_400HZ[18]~57 )

	.dataa(gnd),
	.datab(\u1|CLK_COUNT_400HZ [19]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|CLK_COUNT_400HZ[18]~57 ),
	.combout(\u1|CLK_COUNT_400HZ[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[19]~58 .lut_mask = 16'h3C3C;
defparam \u1|CLK_COUNT_400HZ[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y4_N19
dffeas \u1|CLK_COUNT_400HZ[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|CLK_COUNT_400HZ[19]~58_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_COUNT_400HZ [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[19] .is_wysiwyg = "true";
defparam \u1|CLK_COUNT_400HZ[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N24
cycloneive_lcell_comb \u1|LessThan0~4 (
// Equation(s):
// \u1|LessThan0~4_combout  = (!\u1|CLK_COUNT_400HZ [16] & (!\u1|CLK_COUNT_400HZ [19] & (!\u1|CLK_COUNT_400HZ [17] & !\u1|CLK_COUNT_400HZ [18])))

	.dataa(\u1|CLK_COUNT_400HZ [16]),
	.datab(\u1|CLK_COUNT_400HZ [19]),
	.datac(\u1|CLK_COUNT_400HZ [17]),
	.datad(\u1|CLK_COUNT_400HZ [18]),
	.cin(gnd),
	.combout(\u1|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~4 .lut_mask = 16'h0001;
defparam \u1|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N26
cycloneive_lcell_comb \u1|LessThan0~5 (
// Equation(s):
// \u1|LessThan0~5_combout  = ((!\u1|LessThan0~2_combout  & !\u1|LessThan0~3_combout )) # (!\u1|LessThan0~4_combout )

	.dataa(gnd),
	.datab(\u1|LessThan0~2_combout ),
	.datac(\u1|LessThan0~3_combout ),
	.datad(\u1|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u1|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~5 .lut_mask = 16'h03FF;
defparam \u1|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y5_N13
dffeas \u1|CLK_COUNT_400HZ[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|CLK_COUNT_400HZ[0]~20_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_COUNT_400HZ [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[0] .is_wysiwyg = "true";
defparam \u1|CLK_COUNT_400HZ[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N14
cycloneive_lcell_comb \u1|CLK_COUNT_400HZ[1]~22 (
// Equation(s):
// \u1|CLK_COUNT_400HZ[1]~22_combout  = (\u1|CLK_COUNT_400HZ [1] & (!\u1|CLK_COUNT_400HZ[0]~21 )) # (!\u1|CLK_COUNT_400HZ [1] & ((\u1|CLK_COUNT_400HZ[0]~21 ) # (GND)))
// \u1|CLK_COUNT_400HZ[1]~23  = CARRY((!\u1|CLK_COUNT_400HZ[0]~21 ) # (!\u1|CLK_COUNT_400HZ [1]))

	.dataa(gnd),
	.datab(\u1|CLK_COUNT_400HZ [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_COUNT_400HZ[0]~21 ),
	.combout(\u1|CLK_COUNT_400HZ[1]~22_combout ),
	.cout(\u1|CLK_COUNT_400HZ[1]~23 ));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[1]~22 .lut_mask = 16'h3C3F;
defparam \u1|CLK_COUNT_400HZ[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y5_N15
dffeas \u1|CLK_COUNT_400HZ[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|CLK_COUNT_400HZ[1]~22_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_COUNT_400HZ [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[1] .is_wysiwyg = "true";
defparam \u1|CLK_COUNT_400HZ[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N16
cycloneive_lcell_comb \u1|CLK_COUNT_400HZ[2]~24 (
// Equation(s):
// \u1|CLK_COUNT_400HZ[2]~24_combout  = (\u1|CLK_COUNT_400HZ [2] & (\u1|CLK_COUNT_400HZ[1]~23  $ (GND))) # (!\u1|CLK_COUNT_400HZ [2] & (!\u1|CLK_COUNT_400HZ[1]~23  & VCC))
// \u1|CLK_COUNT_400HZ[2]~25  = CARRY((\u1|CLK_COUNT_400HZ [2] & !\u1|CLK_COUNT_400HZ[1]~23 ))

	.dataa(gnd),
	.datab(\u1|CLK_COUNT_400HZ [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_COUNT_400HZ[1]~23 ),
	.combout(\u1|CLK_COUNT_400HZ[2]~24_combout ),
	.cout(\u1|CLK_COUNT_400HZ[2]~25 ));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[2]~24 .lut_mask = 16'hC30C;
defparam \u1|CLK_COUNT_400HZ[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y5_N17
dffeas \u1|CLK_COUNT_400HZ[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|CLK_COUNT_400HZ[2]~24_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_COUNT_400HZ [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[2] .is_wysiwyg = "true";
defparam \u1|CLK_COUNT_400HZ[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y5_N19
dffeas \u1|CLK_COUNT_400HZ[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|CLK_COUNT_400HZ[3]~26_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_COUNT_400HZ [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_COUNT_400HZ[3] .is_wysiwyg = "true";
defparam \u1|CLK_COUNT_400HZ[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N4
cycloneive_lcell_comb \u1|LessThan0~0 (
// Equation(s):
// \u1|LessThan0~0_combout  = ((!\u1|CLK_COUNT_400HZ [3] & (!\u1|CLK_COUNT_400HZ [4] & !\u1|CLK_COUNT_400HZ [2]))) # (!\u1|CLK_COUNT_400HZ [5])

	.dataa(\u1|CLK_COUNT_400HZ [3]),
	.datab(\u1|CLK_COUNT_400HZ [4]),
	.datac(\u1|CLK_COUNT_400HZ [5]),
	.datad(\u1|CLK_COUNT_400HZ [2]),
	.cin(gnd),
	.combout(\u1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~0 .lut_mask = 16'h0F1F;
defparam \u1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N10
cycloneive_lcell_comb \u1|LessThan0~1 (
// Equation(s):
// \u1|LessThan0~1_combout  = (!\u1|CLK_COUNT_400HZ [9] & (!\u1|CLK_COUNT_400HZ [8] & (!\u1|CLK_COUNT_400HZ [7] & !\u1|CLK_COUNT_400HZ [6])))

	.dataa(\u1|CLK_COUNT_400HZ [9]),
	.datab(\u1|CLK_COUNT_400HZ [8]),
	.datac(\u1|CLK_COUNT_400HZ [7]),
	.datad(\u1|CLK_COUNT_400HZ [6]),
	.cin(gnd),
	.combout(\u1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~1 .lut_mask = 16'h0001;
defparam \u1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N28
cycloneive_lcell_comb \u1|LessThan0~2 (
// Equation(s):
// \u1|LessThan0~2_combout  = (!\u1|CLK_COUNT_400HZ [11] & (((\u1|LessThan0~0_combout  & \u1|LessThan0~1_combout )) # (!\u1|CLK_COUNT_400HZ [10])))

	.dataa(\u1|LessThan0~0_combout ),
	.datab(\u1|CLK_COUNT_400HZ [10]),
	.datac(\u1|LessThan0~1_combout ),
	.datad(\u1|CLK_COUNT_400HZ [11]),
	.cin(gnd),
	.combout(\u1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~2 .lut_mask = 16'h00B3;
defparam \u1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N4
cycloneive_lcell_comb \u1|CLK_400HZ~0 (
// Equation(s):
// \u1|CLK_400HZ~0_combout  = \u1|CLK_400HZ~q  $ ((((!\u1|LessThan0~2_combout  & !\u1|LessThan0~3_combout )) # (!\u1|LessThan0~4_combout )))

	.dataa(\u1|CLK_400HZ~q ),
	.datab(\u1|LessThan0~2_combout ),
	.datac(\u1|LessThan0~3_combout ),
	.datad(\u1|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u1|CLK_400HZ~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|CLK_400HZ~0 .lut_mask = 16'hA955;
defparam \u1|CLK_400HZ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N2
cycloneive_lcell_comb \u1|CLK_400HZ~feeder (
// Equation(s):
// \u1|CLK_400HZ~feeder_combout  = \u1|CLK_400HZ~0_combout 

	.dataa(\u1|CLK_400HZ~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|CLK_400HZ~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|CLK_400HZ~feeder .lut_mask = 16'hAAAA;
defparam \u1|CLK_400HZ~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y4_N3
dffeas \u1|CLK_400HZ (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|CLK_400HZ~feeder_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_400HZ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_400HZ .is_wysiwyg = "true";
defparam \u1|CLK_400HZ .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \u1|CLK_400HZ~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u1|CLK_400HZ~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u1|CLK_400HZ~clkctrl_outclk ));
// synopsys translate_off
defparam \u1|CLK_400HZ~clkctrl .clock_type = "global clock";
defparam \u1|CLK_400HZ~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N8
cycloneive_lcell_comb \u1|LCD_RS~0 (
// Equation(s):
// \u1|LCD_RS~0_combout  = (!\u1|state.DROP_LCD_E~q  & !\u1|state.HOLD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|state.DROP_LCD_E~q ),
	.datad(\u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\u1|LCD_RS~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LCD_RS~0 .lut_mask = 16'h000F;
defparam \u1|LCD_RS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N5
dffeas \u1|state.DROP_LCD_E (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|LCD_RS~0_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|state.DROP_LCD_E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|state.DROP_LCD_E .is_wysiwyg = "true";
defparam \u1|state.DROP_LCD_E .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N20
cycloneive_lcell_comb \u1|state.HOLD~feeder (
// Equation(s):
// \u1|state.HOLD~feeder_combout  = \u1|state.DROP_LCD_E~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|state.DROP_LCD_E~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|state.HOLD~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|state.HOLD~feeder .lut_mask = 16'hF0F0;
defparam \u1|state.HOLD~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N21
dffeas \u1|state.HOLD (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|state.HOLD~feeder_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|state.HOLD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|state.HOLD .is_wysiwyg = "true";
defparam \u1|state.HOLD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N30
cycloneive_lcell_comb \u1|state.RESET1~feeder (
// Equation(s):
// \u1|state.RESET1~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|state.RESET1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|state.RESET1~feeder .lut_mask = 16'hFFFF;
defparam \u1|state.RESET1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N31
dffeas \u1|state.RESET1 (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|state.RESET1~feeder_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|state.RESET1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|state.RESET1 .is_wysiwyg = "true";
defparam \u1|state.RESET1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N26
cycloneive_lcell_comb \u1|Selector16~0 (
// Equation(s):
// \u1|Selector16~0_combout  = ((\u1|next_command.RESET2~q  & ((\u1|state.DROP_LCD_E~q ) # (\u1|state.HOLD~q )))) # (!\u1|state.RESET1~q )

	.dataa(\u1|state.RESET1~q ),
	.datab(\u1|state.DROP_LCD_E~q ),
	.datac(\u1|next_command.RESET2~q ),
	.datad(\u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\u1|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector16~0 .lut_mask = 16'hF5D5;
defparam \u1|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N27
dffeas \u1|next_command.RESET2 (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|next_command.RESET2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|next_command.RESET2 .is_wysiwyg = "true";
defparam \u1|next_command.RESET2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N12
cycloneive_lcell_comb \u1|state~40 (
// Equation(s):
// \u1|state~40_combout  = (\u1|state.HOLD~q  & \u1|next_command.RESET2~q )

	.dataa(gnd),
	.datab(\u1|state.HOLD~q ),
	.datac(\u1|next_command.RESET2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|state~40_combout ),
	.cout());
// synopsys translate_off
defparam \u1|state~40 .lut_mask = 16'hC0C0;
defparam \u1|state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N23
dffeas \u1|state.RESET2 (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|state~40_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|state.RESET2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|state.RESET2 .is_wysiwyg = "true";
defparam \u1|state.RESET2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N30
cycloneive_lcell_comb \u1|Selector17~0 (
// Equation(s):
// \u1|Selector17~0_combout  = (\u1|state.RESET2~q ) # ((\u1|next_command.RESET3~q  & ((\u1|state.DROP_LCD_E~q ) # (\u1|state.HOLD~q ))))

	.dataa(\u1|state.RESET2~q ),
	.datab(\u1|state.DROP_LCD_E~q ),
	.datac(\u1|next_command.RESET3~q ),
	.datad(\u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\u1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector17~0 .lut_mask = 16'hFAEA;
defparam \u1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N31
dffeas \u1|next_command.RESET3 (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|next_command.RESET3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|next_command.RESET3 .is_wysiwyg = "true";
defparam \u1|next_command.RESET3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N20
cycloneive_lcell_comb \u1|state~37 (
// Equation(s):
// \u1|state~37_combout  = (\u1|state.HOLD~q  & \u1|next_command.RESET3~q )

	.dataa(gnd),
	.datab(\u1|state.HOLD~q ),
	.datac(\u1|next_command.RESET3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|state~37_combout ),
	.cout());
// synopsys translate_off
defparam \u1|state~37 .lut_mask = 16'hC0C0;
defparam \u1|state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N1
dffeas \u1|state.RESET3 (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|state~37_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|state.RESET3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|state.RESET3 .is_wysiwyg = "true";
defparam \u1|state.RESET3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N8
cycloneive_lcell_comb \u1|Selector10~0 (
// Equation(s):
// \u1|Selector10~0_combout  = (!\u1|state.RESET3~q  & ((\u1|next_command.FUNC_SET~q ) # ((!\u1|state.HOLD~q  & !\u1|state.DROP_LCD_E~q ))))

	.dataa(\u1|state.HOLD~q ),
	.datab(\u1|state.DROP_LCD_E~q ),
	.datac(\u1|next_command.FUNC_SET~q ),
	.datad(\u1|state.RESET3~q ),
	.cin(gnd),
	.combout(\u1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector10~0 .lut_mask = 16'h00F1;
defparam \u1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N9
dffeas \u1|next_command.FUNC_SET (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|next_command.FUNC_SET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|next_command.FUNC_SET .is_wysiwyg = "true";
defparam \u1|next_command.FUNC_SET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N24
cycloneive_lcell_comb \u1|state~39 (
// Equation(s):
// \u1|state~39_combout  = (!\u1|next_command.FUNC_SET~q  & \u1|state.HOLD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|next_command.FUNC_SET~q ),
	.datad(\u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\u1|state~39_combout ),
	.cout());
// synopsys translate_off
defparam \u1|state~39 .lut_mask = 16'h0F00;
defparam \u1|state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N25
dffeas \u1|state.FUNC_SET (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|state~39_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|state.FUNC_SET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|state.FUNC_SET .is_wysiwyg = "true";
defparam \u1|state.FUNC_SET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N14
cycloneive_lcell_comb \u1|Selector18~0 (
// Equation(s):
// \u1|Selector18~0_combout  = (\u1|state.FUNC_SET~q ) # ((\u1|next_command.DISPLAY_OFF~q  & ((\u1|state.HOLD~q ) # (\u1|state.DROP_LCD_E~q ))))

	.dataa(\u1|state.HOLD~q ),
	.datab(\u1|state.DROP_LCD_E~q ),
	.datac(\u1|next_command.DISPLAY_OFF~q ),
	.datad(\u1|state.FUNC_SET~q ),
	.cin(gnd),
	.combout(\u1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector18~0 .lut_mask = 16'hFFE0;
defparam \u1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N15
dffeas \u1|next_command.DISPLAY_OFF (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|next_command.DISPLAY_OFF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|next_command.DISPLAY_OFF .is_wysiwyg = "true";
defparam \u1|next_command.DISPLAY_OFF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N30
cycloneive_lcell_comb \u1|state~38 (
// Equation(s):
// \u1|state~38_combout  = (\u1|next_command.DISPLAY_OFF~q  & \u1|state.HOLD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|next_command.DISPLAY_OFF~q ),
	.datad(\u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\u1|state~38_combout ),
	.cout());
// synopsys translate_off
defparam \u1|state~38 .lut_mask = 16'hF000;
defparam \u1|state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N31
dffeas \u1|state.DISPLAY_OFF (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|state~38_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|state.DISPLAY_OFF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|state.DISPLAY_OFF .is_wysiwyg = "true";
defparam \u1|state.DISPLAY_OFF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N10
cycloneive_lcell_comb \u1|Selector19~0 (
// Equation(s):
// \u1|Selector19~0_combout  = (\u1|state.DISPLAY_OFF~q ) # ((\u1|next_command.DISPLAY_CLEAR~q  & ((\u1|state.DROP_LCD_E~q ) # (\u1|state.HOLD~q ))))

	.dataa(\u1|state.DISPLAY_OFF~q ),
	.datab(\u1|state.DROP_LCD_E~q ),
	.datac(\u1|next_command.DISPLAY_CLEAR~q ),
	.datad(\u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\u1|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector19~0 .lut_mask = 16'hFAEA;
defparam \u1|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N11
dffeas \u1|next_command.DISPLAY_CLEAR (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|next_command.DISPLAY_CLEAR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|next_command.DISPLAY_CLEAR .is_wysiwyg = "true";
defparam \u1|next_command.DISPLAY_CLEAR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N28
cycloneive_lcell_comb \u1|state~35 (
// Equation(s):
// \u1|state~35_combout  = (\u1|state.HOLD~q  & \u1|next_command.DISPLAY_CLEAR~q )

	.dataa(gnd),
	.datab(\u1|state.HOLD~q ),
	.datac(gnd),
	.datad(\u1|next_command.DISPLAY_CLEAR~q ),
	.cin(gnd),
	.combout(\u1|state~35_combout ),
	.cout());
// synopsys translate_off
defparam \u1|state~35 .lut_mask = 16'hCC00;
defparam \u1|state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N18
cycloneive_lcell_comb \u1|state.DISPLAY_CLEAR~feeder (
// Equation(s):
// \u1|state.DISPLAY_CLEAR~feeder_combout  = \u1|state~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|state~35_combout ),
	.cin(gnd),
	.combout(\u1|state.DISPLAY_CLEAR~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|state.DISPLAY_CLEAR~feeder .lut_mask = 16'hFF00;
defparam \u1|state.DISPLAY_CLEAR~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N19
dffeas \u1|state.DISPLAY_CLEAR (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|state.DISPLAY_CLEAR~feeder_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|state.DISPLAY_CLEAR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|state.DISPLAY_CLEAR .is_wysiwyg = "true";
defparam \u1|state.DISPLAY_CLEAR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N4
cycloneive_lcell_comb \u1|Selector11~0 (
// Equation(s):
// \u1|Selector11~0_combout  = (\u1|state.DISPLAY_CLEAR~q ) # ((\u1|next_command.DISPLAY_ON~q  & ((\u1|state.HOLD~q ) # (\u1|state.DROP_LCD_E~q ))))

	.dataa(\u1|state.HOLD~q ),
	.datab(\u1|state.DROP_LCD_E~q ),
	.datac(\u1|next_command.DISPLAY_ON~q ),
	.datad(\u1|state.DISPLAY_CLEAR~q ),
	.cin(gnd),
	.combout(\u1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector11~0 .lut_mask = 16'hFFE0;
defparam \u1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N5
dffeas \u1|next_command.DISPLAY_ON (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|next_command.DISPLAY_ON~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|next_command.DISPLAY_ON .is_wysiwyg = "true";
defparam \u1|next_command.DISPLAY_ON .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N16
cycloneive_lcell_comb \u1|state~36 (
// Equation(s):
// \u1|state~36_combout  = (\u1|next_command.DISPLAY_ON~q  & \u1|state.HOLD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|next_command.DISPLAY_ON~q ),
	.datad(\u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\u1|state~36_combout ),
	.cout());
// synopsys translate_off
defparam \u1|state~36 .lut_mask = 16'hF000;
defparam \u1|state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N17
dffeas \u1|state.DISPLAY_ON (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|state~36_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|state.DISPLAY_ON~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|state.DISPLAY_ON .is_wysiwyg = "true";
defparam \u1|state.DISPLAY_ON .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N26
cycloneive_lcell_comb \u1|Selector12~0 (
// Equation(s):
// \u1|Selector12~0_combout  = (\u1|state.DISPLAY_ON~q ) # ((\u1|next_command.MODE_SET~q  & ((\u1|state.HOLD~q ) # (\u1|state.DROP_LCD_E~q ))))

	.dataa(\u1|state.HOLD~q ),
	.datab(\u1|state.DROP_LCD_E~q ),
	.datac(\u1|next_command.MODE_SET~q ),
	.datad(\u1|state.DISPLAY_ON~q ),
	.cin(gnd),
	.combout(\u1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector12~0 .lut_mask = 16'hFFE0;
defparam \u1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N27
dffeas \u1|next_command.MODE_SET (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|next_command.MODE_SET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|next_command.MODE_SET .is_wysiwyg = "true";
defparam \u1|next_command.MODE_SET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N6
cycloneive_lcell_comb \u1|state~32 (
// Equation(s):
// \u1|state~32_combout  = (\u1|next_command.MODE_SET~q  & \u1|state.HOLD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|next_command.MODE_SET~q ),
	.datad(\u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\u1|state~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|state~32 .lut_mask = 16'hF000;
defparam \u1|state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N7
dffeas \u1|state.MODE_SET (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|state~32_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|state.MODE_SET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|state.MODE_SET .is_wysiwyg = "true";
defparam \u1|state.MODE_SET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N22
cycloneive_lcell_comb \u1|Selector15~0 (
// Equation(s):
// \u1|Selector15~0_combout  = (\u1|next_command.RETURN_HOME~q  & ((\u1|state.DROP_LCD_E~q ) # (\u1|state.HOLD~q )))

	.dataa(gnd),
	.datab(\u1|next_command.RETURN_HOME~q ),
	.datac(\u1|state.DROP_LCD_E~q ),
	.datad(\u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\u1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector15~0 .lut_mask = 16'hCCC0;
defparam \u1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N10
cycloneive_lcell_comb \u1|Add2~12 (
// Equation(s):
// \u1|Add2~12_combout  = (\u1|state.RESET1~q  & (\u1|CHAR_COUNT [2] & !\u1|state.Print_String~q ))

	.dataa(\u1|state.RESET1~q ),
	.datab(gnd),
	.datac(\u1|CHAR_COUNT [2]),
	.datad(\u1|state.Print_String~q ),
	.cin(gnd),
	.combout(\u1|Add2~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Add2~12 .lut_mask = 16'h00A0;
defparam \u1|Add2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
cycloneive_lcell_comb \u1|Add2~14 (
// Equation(s):
// \u1|Add2~14_combout  = (\u1|state.RESET1~q  & (\u1|CHAR_COUNT [1] & !\u1|state.Print_String~q ))

	.dataa(\u1|state.RESET1~q ),
	.datab(gnd),
	.datac(\u1|CHAR_COUNT [1]),
	.datad(\u1|state.Print_String~q ),
	.cin(gnd),
	.combout(\u1|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Add2~14 .lut_mask = 16'h00A0;
defparam \u1|Add2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N14
cycloneive_lcell_comb \u1|Add2~0 (
// Equation(s):
// \u1|Add2~0_combout  = (\u1|CHAR_COUNT [0] & (\u1|state.RESET1~q  & !\u1|state.Print_String~q ))

	.dataa(gnd),
	.datab(\u1|CHAR_COUNT [0]),
	.datac(\u1|state.RESET1~q ),
	.datad(\u1|state.Print_String~q ),
	.cin(gnd),
	.combout(\u1|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Add2~0 .lut_mask = 16'h00C0;
defparam \u1|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
cycloneive_lcell_comb \u1|Add2~1 (
// Equation(s):
// \u1|Add2~1_combout  = \u1|CHAR_COUNT [0] $ (VCC)
// \u1|Add2~2  = CARRY(\u1|CHAR_COUNT [0])

	.dataa(gnd),
	.datab(\u1|CHAR_COUNT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|Add2~1_combout ),
	.cout(\u1|Add2~2 ));
// synopsys translate_off
defparam \u1|Add2~1 .lut_mask = 16'h33CC;
defparam \u1|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
cycloneive_lcell_comb \u1|Add2~4 (
// Equation(s):
// \u1|Add2~4_combout  = (\u1|CHAR_COUNT [3] & (\u1|state.RESET1~q  & !\u1|state.Print_String~q ))

	.dataa(\u1|CHAR_COUNT [3]),
	.datab(gnd),
	.datac(\u1|state.RESET1~q ),
	.datad(\u1|state.Print_String~q ),
	.cin(gnd),
	.combout(\u1|Add2~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Add2~4 .lut_mask = 16'h00A0;
defparam \u1|Add2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N4
cycloneive_lcell_comb \u1|Add2~7 (
// Equation(s):
// \u1|Add2~7_combout  = (\u1|CHAR_COUNT [2] & (\u1|Add2~6  $ (GND))) # (!\u1|CHAR_COUNT [2] & (!\u1|Add2~6  & VCC))
// \u1|Add2~8  = CARRY((\u1|CHAR_COUNT [2] & !\u1|Add2~6 ))

	.dataa(gnd),
	.datab(\u1|CHAR_COUNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~6 ),
	.combout(\u1|Add2~7_combout ),
	.cout(\u1|Add2~8 ));
// synopsys translate_off
defparam \u1|Add2~7 .lut_mask = 16'hC30C;
defparam \u1|Add2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N6
cycloneive_lcell_comb \u1|Add2~9 (
// Equation(s):
// \u1|Add2~9_combout  = (\u1|CHAR_COUNT [3] & (!\u1|Add2~8 )) # (!\u1|CHAR_COUNT [3] & ((\u1|Add2~8 ) # (GND)))
// \u1|Add2~10  = CARRY((!\u1|Add2~8 ) # (!\u1|CHAR_COUNT [3]))

	.dataa(\u1|CHAR_COUNT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~8 ),
	.combout(\u1|Add2~9_combout ),
	.cout(\u1|Add2~10 ));
// synopsys translate_off
defparam \u1|Add2~9 .lut_mask = 16'h5A5F;
defparam \u1|Add2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N20
cycloneive_lcell_comb \u1|Add2~11 (
// Equation(s):
// \u1|Add2~11_combout  = (\u1|Add2~4_combout ) # ((\u1|state.Print_String~q  & (\u1|Add2~9_combout  & !\u1|always1~0_combout )))

	.dataa(\u1|Add2~4_combout ),
	.datab(\u1|state.Print_String~q ),
	.datac(\u1|Add2~9_combout ),
	.datad(\u1|always1~0_combout ),
	.cin(gnd),
	.combout(\u1|Add2~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Add2~11 .lut_mask = 16'hAAEA;
defparam \u1|Add2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N21
dffeas \u1|CHAR_COUNT[3] (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|Add2~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CHAR_COUNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CHAR_COUNT[3] .is_wysiwyg = "true";
defparam \u1|CHAR_COUNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
cycloneive_lcell_comb \u1|Add2~17 (
// Equation(s):
// \u1|Add2~17_combout  = \u1|Add2~10  $ (!\u1|CHAR_COUNT [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|CHAR_COUNT [4]),
	.cin(\u1|Add2~10 ),
	.combout(\u1|Add2~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Add2~17 .lut_mask = 16'hF00F;
defparam \u1|Add2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
cycloneive_lcell_comb \u1|Add2~16 (
// Equation(s):
// \u1|Add2~16_combout  = (\u1|CHAR_COUNT [4] & (\u1|state.RESET1~q  & !\u1|state.Print_String~q ))

	.dataa(gnd),
	.datab(\u1|CHAR_COUNT [4]),
	.datac(\u1|state.RESET1~q ),
	.datad(\u1|state.Print_String~q ),
	.cin(gnd),
	.combout(\u1|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Add2~16 .lut_mask = 16'h00C0;
defparam \u1|Add2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N28
cycloneive_lcell_comb \u1|Add2~19 (
// Equation(s):
// \u1|Add2~19_combout  = (\u1|Add2~16_combout ) # ((\u1|Add2~17_combout  & (\u1|state.Print_String~q  & !\u1|always1~0_combout )))

	.dataa(\u1|Add2~17_combout ),
	.datab(\u1|state.Print_String~q ),
	.datac(\u1|Add2~16_combout ),
	.datad(\u1|always1~0_combout ),
	.cin(gnd),
	.combout(\u1|Add2~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Add2~19 .lut_mask = 16'hF0F8;
defparam \u1|Add2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N29
dffeas \u1|CHAR_COUNT[4] (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|Add2~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CHAR_COUNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CHAR_COUNT[4] .is_wysiwyg = "true";
defparam \u1|CHAR_COUNT[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N8
cycloneive_lcell_comb \mySystem|myProcessor|myController|state~30 (
// Equation(s):
// \mySystem|myProcessor|myController|state~30_combout  = (\KEY[2]~input_o  & \mySystem|myProcessor|myController|state.GEN_GHOST~q )

	.dataa(\KEY[2]~input_o ),
	.datab(gnd),
	.datac(\mySystem|myProcessor|myController|state.GEN_GHOST~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myController|state~30_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myController|state~30 .lut_mask = 16'hA0A0;
defparam \mySystem|myProcessor|myController|state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y40_N9
dffeas \mySystem|myProcessor|myController|state.CHECK_FREE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myController|state~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myController|state.CHECK_FREE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myController|state.CHECK_FREE .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myController|state.CHECK_FREE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N22
cycloneive_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N0
cycloneive_lcell_comb \myPS2_Controller|ps2_data_reg~0 (
// Equation(s):
// \myPS2_Controller|ps2_data_reg~0_combout  = (\PS2_DAT~input_o ) # (!\KEY[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[2]~input_o ),
	.datad(\PS2_DAT~input_o ),
	.cin(gnd),
	.combout(\myPS2_Controller|ps2_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|ps2_data_reg~0 .lut_mask = 16'hFF0F;
defparam \myPS2_Controller|ps2_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y46_N1
dffeas \myPS2_Controller|ps2_data_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myPS2_Controller|ps2_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|ps2_data_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|ps2_data_reg .is_wysiwyg = "true";
defparam \myPS2_Controller|ps2_data_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y44_N22
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|data_shift_reg~1 (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|data_shift_reg~1_combout  = (\KEY[2]~input_o  & \myPS2_Controller|ps2_data_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[2]~input_o ),
	.datad(\myPS2_Controller|ps2_data_reg~q ),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|data_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|data_shift_reg~1 .lut_mask = 16'hF000;
defparam \myPS2_Controller|PS2_Data_In|data_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N15
cycloneive_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N6
cycloneive_lcell_comb \myPS2_Controller|ps2_clk_reg~0 (
// Equation(s):
// \myPS2_Controller|ps2_clk_reg~0_combout  = (\PS2_CLK~input_o ) # (!\KEY[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[2]~input_o ),
	.datad(\PS2_CLK~input_o ),
	.cin(gnd),
	.combout(\myPS2_Controller|ps2_clk_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|ps2_clk_reg~0 .lut_mask = 16'hFF0F;
defparam \myPS2_Controller|ps2_clk_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y46_N7
dffeas \myPS2_Controller|ps2_clk_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myPS2_Controller|ps2_clk_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|ps2_clk_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|ps2_clk_reg .is_wysiwyg = "true";
defparam \myPS2_Controller|ps2_clk_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N24
cycloneive_lcell_comb \myPS2_Controller|last_ps2_clk~0 (
// Equation(s):
// \myPS2_Controller|last_ps2_clk~0_combout  = (\myPS2_Controller|ps2_clk_reg~q ) # (!\KEY[2]~input_o )

	.dataa(gnd),
	.datab(\myPS2_Controller|ps2_clk_reg~q ),
	.datac(\KEY[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myPS2_Controller|last_ps2_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|last_ps2_clk~0 .lut_mask = 16'hCFCF;
defparam \myPS2_Controller|last_ps2_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y46_N25
dffeas \myPS2_Controller|last_ps2_clk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myPS2_Controller|last_ps2_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|last_ps2_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|last_ps2_clk .is_wysiwyg = "true";
defparam \myPS2_Controller|last_ps2_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N30
cycloneive_lcell_comb \myPS2_Controller|ps2_clk_posedge (
// Equation(s):
// \myPS2_Controller|ps2_clk_posedge~combout  = (!\myPS2_Controller|last_ps2_clk~q  & \myPS2_Controller|ps2_clk_reg~q )

	.dataa(\myPS2_Controller|last_ps2_clk~q ),
	.datab(gnd),
	.datac(\myPS2_Controller|ps2_clk_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myPS2_Controller|ps2_clk_posedge~combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|ps2_clk_posedge .lut_mask = 16'h5050;
defparam \myPS2_Controller|ps2_clk_posedge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N4
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|data_count~0 (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|data_count~0_combout  = (!\myPS2_Controller|last_ps2_clk~q  & (\myPS2_Controller|ps2_clk_reg~q  & (\KEY[2]~input_o  & \myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q )))

	.dataa(\myPS2_Controller|last_ps2_clk~q ),
	.datab(\myPS2_Controller|ps2_clk_reg~q ),
	.datac(\KEY[2]~input_o ),
	.datad(\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|data_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|data_count~0 .lut_mask = 16'h4000;
defparam \myPS2_Controller|PS2_Data_In|data_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N22
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|data_count~3 (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|data_count~3_combout  = (\myPS2_Controller|PS2_Data_In|data_count~0_combout  & !\myPS2_Controller|PS2_Data_In|data_count [0])

	.dataa(gnd),
	.datab(\myPS2_Controller|PS2_Data_In|data_count~0_combout ),
	.datac(\myPS2_Controller|PS2_Data_In|data_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|data_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|data_count~3 .lut_mask = 16'h0C0C;
defparam \myPS2_Controller|PS2_Data_In|data_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N14
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|data_count[1]~2 (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|data_count[1]~2_combout  = (((!\myPS2_Controller|last_ps2_clk~q  & \myPS2_Controller|ps2_clk_reg~q )) # (!\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q )) # (!\KEY[2]~input_o )

	.dataa(\myPS2_Controller|last_ps2_clk~q ),
	.datab(\myPS2_Controller|ps2_clk_reg~q ),
	.datac(\KEY[2]~input_o ),
	.datad(\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|data_count[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|data_count[1]~2 .lut_mask = 16'h4FFF;
defparam \myPS2_Controller|PS2_Data_In|data_count[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y46_N23
dffeas \myPS2_Controller|PS2_Data_In|data_count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myPS2_Controller|PS2_Data_In|data_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPS2_Controller|PS2_Data_In|data_count[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|PS2_Data_In|data_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|data_count[0] .is_wysiwyg = "true";
defparam \myPS2_Controller|PS2_Data_In|data_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N16
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|data_count~4 (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|data_count~4_combout  = (\myPS2_Controller|PS2_Data_In|data_count~0_combout  & (\myPS2_Controller|PS2_Data_In|data_count [1] $ (\myPS2_Controller|PS2_Data_In|data_count [0])))

	.dataa(gnd),
	.datab(\myPS2_Controller|PS2_Data_In|data_count~0_combout ),
	.datac(\myPS2_Controller|PS2_Data_In|data_count [1]),
	.datad(\myPS2_Controller|PS2_Data_In|data_count [0]),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|data_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|data_count~4 .lut_mask = 16'h0CC0;
defparam \myPS2_Controller|PS2_Data_In|data_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y46_N17
dffeas \myPS2_Controller|PS2_Data_In|data_count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myPS2_Controller|PS2_Data_In|data_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPS2_Controller|PS2_Data_In|data_count[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|PS2_Data_In|data_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|data_count[1] .is_wysiwyg = "true";
defparam \myPS2_Controller|PS2_Data_In|data_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N0
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|data_count~1 (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|data_count~1_combout  = (\myPS2_Controller|PS2_Data_In|data_count~0_combout  & (\myPS2_Controller|PS2_Data_In|data_count [2] $ (((\myPS2_Controller|PS2_Data_In|data_count [1] & \myPS2_Controller|PS2_Data_In|data_count 
// [0])))))

	.dataa(\myPS2_Controller|PS2_Data_In|data_count [1]),
	.datab(\myPS2_Controller|PS2_Data_In|data_count~0_combout ),
	.datac(\myPS2_Controller|PS2_Data_In|data_count [2]),
	.datad(\myPS2_Controller|PS2_Data_In|data_count [0]),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|data_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|data_count~1 .lut_mask = 16'h48C0;
defparam \myPS2_Controller|PS2_Data_In|data_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y46_N1
dffeas \myPS2_Controller|PS2_Data_In|data_count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myPS2_Controller|PS2_Data_In|data_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPS2_Controller|PS2_Data_In|data_count[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|PS2_Data_In|data_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|data_count[2] .is_wysiwyg = "true";
defparam \myPS2_Controller|PS2_Data_In|data_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N10
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|always1~0 (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|always1~0_combout  = (\myPS2_Controller|PS2_Data_In|data_count [0] & (\myPS2_Controller|PS2_Data_In|data_count [1] & \myPS2_Controller|PS2_Data_In|data_count [2]))

	.dataa(gnd),
	.datab(\myPS2_Controller|PS2_Data_In|data_count [0]),
	.datac(\myPS2_Controller|PS2_Data_In|data_count [1]),
	.datad(\myPS2_Controller|PS2_Data_In|data_count [2]),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|always1~0 .lut_mask = 16'hC000;
defparam \myPS2_Controller|PS2_Data_In|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N28
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|data_count~5 (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|data_count~5_combout  = (\myPS2_Controller|PS2_Data_In|data_count~0_combout  & (\myPS2_Controller|PS2_Data_In|data_count [3] $ (\myPS2_Controller|PS2_Data_In|always1~0_combout )))

	.dataa(gnd),
	.datab(\myPS2_Controller|PS2_Data_In|data_count~0_combout ),
	.datac(\myPS2_Controller|PS2_Data_In|data_count [3]),
	.datad(\myPS2_Controller|PS2_Data_In|always1~0_combout ),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|data_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|data_count~5 .lut_mask = 16'h0CC0;
defparam \myPS2_Controller|PS2_Data_In|data_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y46_N29
dffeas \myPS2_Controller|PS2_Data_In|data_count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myPS2_Controller|PS2_Data_In|data_count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPS2_Controller|PS2_Data_In|data_count[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|PS2_Data_In|data_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|data_count[3] .is_wysiwyg = "true";
defparam \myPS2_Controller|PS2_Data_In|data_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N18
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|always1~1 (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|always1~1_combout  = (!\myPS2_Controller|last_ps2_clk~q  & (\myPS2_Controller|ps2_clk_reg~q  & (!\myPS2_Controller|PS2_Data_In|data_count [3] & \myPS2_Controller|PS2_Data_In|always1~0_combout )))

	.dataa(\myPS2_Controller|last_ps2_clk~q ),
	.datab(\myPS2_Controller|ps2_clk_reg~q ),
	.datac(\myPS2_Controller|PS2_Data_In|data_count [3]),
	.datad(\myPS2_Controller|PS2_Data_In|always1~0_combout ),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|always1~1 .lut_mask = 16'h0400;
defparam \myPS2_Controller|PS2_Data_In|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N6
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|Selector3~0 (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|Selector3~0_combout  = (\myPS2_Controller|ps2_clk_posedge~combout  & (\myPS2_Controller|PS2_Data_In|always1~1_combout  & ((\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q )))) # 
// (!\myPS2_Controller|ps2_clk_posedge~combout  & ((\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ) # ((\myPS2_Controller|PS2_Data_In|always1~1_combout  & \myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ))))

	.dataa(\myPS2_Controller|ps2_clk_posedge~combout ),
	.datab(\myPS2_Controller|PS2_Data_In|always1~1_combout ),
	.datac(\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ),
	.datad(\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|Selector3~0 .lut_mask = 16'hDC50;
defparam \myPS2_Controller|PS2_Data_In|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y46_N7
dffeas \myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myPS2_Controller|PS2_Data_In|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN .is_wysiwyg = "true";
defparam \myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N20
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|Selector4~0 (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|Selector4~0_combout  = (\myPS2_Controller|last_ps2_clk~q  & (((\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q )))) # (!\myPS2_Controller|last_ps2_clk~q  & ((\myPS2_Controller|ps2_clk_reg~q  & 
// ((\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ))) # (!\myPS2_Controller|ps2_clk_reg~q  & (\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ))))

	.dataa(\myPS2_Controller|last_ps2_clk~q ),
	.datab(\myPS2_Controller|ps2_clk_reg~q ),
	.datac(\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.datad(\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|Selector4~0 .lut_mask = 16'hF4B0;
defparam \myPS2_Controller|PS2_Data_In|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y46_N21
dffeas \myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myPS2_Controller|PS2_Data_In|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN .is_wysiwyg = "true";
defparam \myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N26
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|always5~0 (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|always5~0_combout  = (!\myPS2_Controller|last_ps2_clk~q  & (\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q  & \myPS2_Controller|ps2_clk_reg~q ))

	.dataa(\myPS2_Controller|last_ps2_clk~q ),
	.datab(\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.datac(\myPS2_Controller|ps2_clk_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|always5~0 .lut_mask = 16'h4040;
defparam \myPS2_Controller|PS2_Data_In|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N24
cycloneive_lcell_comb \myPS2_Controller|Selector1~2 (
// Equation(s):
// \myPS2_Controller|Selector1~2_combout  = (\myPS2_Controller|ps2_clk_reg~q  & (!\myPS2_Controller|ps2_data_reg~q  & !\myPS2_Controller|last_ps2_clk~q ))

	.dataa(\myPS2_Controller|ps2_clk_reg~q ),
	.datab(\myPS2_Controller|ps2_data_reg~q ),
	.datac(gnd),
	.datad(\myPS2_Controller|last_ps2_clk~q ),
	.cin(gnd),
	.combout(\myPS2_Controller|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|Selector1~2 .lut_mask = 16'h0022;
defparam \myPS2_Controller|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y46_N27
dffeas \myPS2_Controller|PS2_Data_In|received_data_en (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myPS2_Controller|PS2_Data_In|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|PS2_Data_In|received_data_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|received_data_en .is_wysiwyg = "true";
defparam \myPS2_Controller|PS2_Data_In|received_data_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N2
cycloneive_lcell_comb \myPS2_Controller|s_ps2_transceiver~9 (
// Equation(s):
// \myPS2_Controller|s_ps2_transceiver~9_combout  = (\KEY[2]~input_o  & ((\myPS2_Controller|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & ((!\myPS2_Controller|PS2_Data_In|received_data_en~q ))) # (!\myPS2_Controller|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & 
// (\myPS2_Controller|Selector1~2_combout ))))

	.dataa(\myPS2_Controller|Selector1~2_combout ),
	.datab(\KEY[2]~input_o ),
	.datac(\myPS2_Controller|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.datad(\myPS2_Controller|PS2_Data_In|received_data_en~q ),
	.cin(gnd),
	.combout(\myPS2_Controller|s_ps2_transceiver~9_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|s_ps2_transceiver~9 .lut_mask = 16'h08C8;
defparam \myPS2_Controller|s_ps2_transceiver~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y46_N3
dffeas \myPS2_Controller|s_ps2_transceiver.PS2_STATE_0_IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myPS2_Controller|s_ps2_transceiver~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|s_ps2_transceiver.PS2_STATE_0_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|s_ps2_transceiver.PS2_STATE_0_IDLE .is_wysiwyg = "true";
defparam \myPS2_Controller|s_ps2_transceiver.PS2_STATE_0_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N4
cycloneive_lcell_comb \myPS2_Controller|Selector1~3 (
// Equation(s):
// \myPS2_Controller|Selector1~3_combout  = (\myPS2_Controller|Selector1~2_combout  & (((\myPS2_Controller|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & !\myPS2_Controller|PS2_Data_In|received_data_en~q )) # 
// (!\myPS2_Controller|s_ps2_transceiver.PS2_STATE_0_IDLE~q ))) # (!\myPS2_Controller|Selector1~2_combout  & (((\myPS2_Controller|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & !\myPS2_Controller|PS2_Data_In|received_data_en~q ))))

	.dataa(\myPS2_Controller|Selector1~2_combout ),
	.datab(\myPS2_Controller|s_ps2_transceiver.PS2_STATE_0_IDLE~q ),
	.datac(\myPS2_Controller|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.datad(\myPS2_Controller|PS2_Data_In|received_data_en~q ),
	.cin(gnd),
	.combout(\myPS2_Controller|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|Selector1~3 .lut_mask = 16'h22F2;
defparam \myPS2_Controller|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y46_N5
dffeas \myPS2_Controller|s_ps2_transceiver.PS2_STATE_1_DATA_IN (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myPS2_Controller|Selector1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|s_ps2_transceiver.PS2_STATE_1_DATA_IN .is_wysiwyg = "true";
defparam \myPS2_Controller|s_ps2_transceiver.PS2_STATE_1_DATA_IN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N18
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|Selector2~0 (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|Selector2~0_combout  = (\myPS2_Controller|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & !\myPS2_Controller|PS2_Data_In|received_data_en~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myPS2_Controller|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.datad(\myPS2_Controller|PS2_Data_In|received_data_en~q ),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|Selector2~0 .lut_mask = 16'h00F0;
defparam \myPS2_Controller|PS2_Data_In|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N12
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|s_ps2_receiver~9 (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|s_ps2_receiver~9_combout  = (!\myPS2_Controller|PS2_Data_In|always5~0_combout  & (\KEY[2]~input_o  & ((\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ) # (\myPS2_Controller|PS2_Data_In|Selector2~0_combout 
// ))))

	.dataa(\myPS2_Controller|PS2_Data_In|always5~0_combout ),
	.datab(\KEY[2]~input_o ),
	.datac(\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ),
	.datad(\myPS2_Controller|PS2_Data_In|Selector2~0_combout ),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|s_ps2_receiver~9_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|s_ps2_receiver~9 .lut_mask = 16'h4440;
defparam \myPS2_Controller|PS2_Data_In|s_ps2_receiver~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y46_N13
dffeas \myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myPS2_Controller|PS2_Data_In|s_ps2_receiver~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE .is_wysiwyg = "true";
defparam \myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N8
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|Selector2~1 (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|Selector2~1_combout  = (\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q  & (!\myPS2_Controller|PS2_Data_In|always1~1_combout  & (\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ))) # 
// (!\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q  & ((\myPS2_Controller|PS2_Data_In|Selector2~0_combout ) # ((!\myPS2_Controller|PS2_Data_In|always1~1_combout  & \myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ))))

	.dataa(\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ),
	.datab(\myPS2_Controller|PS2_Data_In|always1~1_combout ),
	.datac(\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datad(\myPS2_Controller|PS2_Data_In|Selector2~0_combout ),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|Selector2~1 .lut_mask = 16'h7530;
defparam \myPS2_Controller|PS2_Data_In|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y46_N9
dffeas \myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myPS2_Controller|PS2_Data_In|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN .is_wysiwyg = "true";
defparam \myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N2
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|data_shift_reg[4]~0 (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|data_shift_reg[4]~0_combout  = ((!\myPS2_Controller|last_ps2_clk~q  & (\myPS2_Controller|ps2_clk_reg~q  & \myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ))) # (!\KEY[2]~input_o )

	.dataa(\myPS2_Controller|last_ps2_clk~q ),
	.datab(\myPS2_Controller|ps2_clk_reg~q ),
	.datac(\KEY[2]~input_o ),
	.datad(\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|data_shift_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|data_shift_reg[4]~0 .lut_mask = 16'h4F0F;
defparam \myPS2_Controller|PS2_Data_In|data_shift_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y44_N23
dffeas \myPS2_Controller|PS2_Data_In|data_shift_reg[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myPS2_Controller|PS2_Data_In|data_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPS2_Controller|PS2_Data_In|data_shift_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|PS2_Data_In|data_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|data_shift_reg[7] .is_wysiwyg = "true";
defparam \myPS2_Controller|PS2_Data_In|data_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y44_N20
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|received_data~3 (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|received_data~3_combout  = (\KEY[2]~input_o  & \myPS2_Controller|PS2_Data_In|data_shift_reg [7])

	.dataa(\KEY[2]~input_o ),
	.datab(gnd),
	.datac(\myPS2_Controller|PS2_Data_In|data_shift_reg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|received_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|received_data~3 .lut_mask = 16'hA0A0;
defparam \myPS2_Controller|PS2_Data_In|received_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y44_N21
dffeas \myPS2_Controller|PS2_Data_In|data_shift_reg[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myPS2_Controller|PS2_Data_In|received_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPS2_Controller|PS2_Data_In|data_shift_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|PS2_Data_In|data_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|data_shift_reg[6] .is_wysiwyg = "true";
defparam \myPS2_Controller|PS2_Data_In|data_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y44_N28
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|received_data~2 (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|received_data~2_combout  = (\KEY[2]~input_o  & \myPS2_Controller|PS2_Data_In|data_shift_reg [6])

	.dataa(\KEY[2]~input_o ),
	.datab(\myPS2_Controller|PS2_Data_In|data_shift_reg [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|received_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|received_data~2 .lut_mask = 16'h8888;
defparam \myPS2_Controller|PS2_Data_In|received_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y44_N29
dffeas \myPS2_Controller|PS2_Data_In|data_shift_reg[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myPS2_Controller|PS2_Data_In|received_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPS2_Controller|PS2_Data_In|data_shift_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|PS2_Data_In|data_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|data_shift_reg[5] .is_wysiwyg = "true";
defparam \myPS2_Controller|PS2_Data_In|data_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y44_N14
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|received_data~0 (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|received_data~0_combout  = (\KEY[2]~input_o  & \myPS2_Controller|PS2_Data_In|data_shift_reg [5])

	.dataa(\KEY[2]~input_o ),
	.datab(\myPS2_Controller|PS2_Data_In|data_shift_reg [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|received_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|received_data~0 .lut_mask = 16'h8888;
defparam \myPS2_Controller|PS2_Data_In|received_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y44_N24
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|received_data[5]~feeder (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|received_data[5]~feeder_combout  = \myPS2_Controller|PS2_Data_In|received_data~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myPS2_Controller|PS2_Data_In|received_data~0_combout ),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|received_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|received_data[5]~feeder .lut_mask = 16'hFF00;
defparam \myPS2_Controller|PS2_Data_In|received_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y44_N6
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|received_data[1]~1 (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|received_data[1]~1_combout  = (\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ) # (!\KEY[2]~input_o )

	.dataa(\KEY[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myPS2_Controller|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|received_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|received_data[1]~1 .lut_mask = 16'hFF55;
defparam \myPS2_Controller|PS2_Data_In|received_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y44_N25
dffeas \myPS2_Controller|PS2_Data_In|received_data[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myPS2_Controller|PS2_Data_In|received_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPS2_Controller|PS2_Data_In|received_data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|PS2_Data_In|received_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|received_data[5] .is_wysiwyg = "true";
defparam \myPS2_Controller|PS2_Data_In|received_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y44_N28
cycloneive_lcell_comb \myKeycode_recognizer|keycode[5]~feeder (
// Equation(s):
// \myKeycode_recognizer|keycode[5]~feeder_combout  = \myPS2_Controller|PS2_Data_In|received_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myPS2_Controller|PS2_Data_In|received_data [5]),
	.cin(gnd),
	.combout(\myKeycode_recognizer|keycode[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myKeycode_recognizer|keycode[5]~feeder .lut_mask = 16'hFF00;
defparam \myKeycode_recognizer|keycode[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y44_N15
dffeas \myPS2_Controller|PS2_Data_In|data_shift_reg[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myPS2_Controller|PS2_Data_In|received_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPS2_Controller|PS2_Data_In|data_shift_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|PS2_Data_In|data_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|data_shift_reg[4] .is_wysiwyg = "true";
defparam \myPS2_Controller|PS2_Data_In|data_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y44_N26
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|received_data~8 (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|received_data~8_combout  = (\KEY[2]~input_o  & \myPS2_Controller|PS2_Data_In|data_shift_reg [4])

	.dataa(\KEY[2]~input_o ),
	.datab(gnd),
	.datac(\myPS2_Controller|PS2_Data_In|data_shift_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|received_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|received_data~8 .lut_mask = 16'hA0A0;
defparam \myPS2_Controller|PS2_Data_In|received_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y44_N18
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|received_data[4]~feeder (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|received_data[4]~feeder_combout  = \myPS2_Controller|PS2_Data_In|received_data~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myPS2_Controller|PS2_Data_In|received_data~8_combout ),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|received_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|received_data[4]~feeder .lut_mask = 16'hFF00;
defparam \myPS2_Controller|PS2_Data_In|received_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y44_N19
dffeas \myPS2_Controller|PS2_Data_In|received_data[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myPS2_Controller|PS2_Data_In|received_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPS2_Controller|PS2_Data_In|received_data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|PS2_Data_In|received_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|received_data[4] .is_wysiwyg = "true";
defparam \myPS2_Controller|PS2_Data_In|received_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y44_N7
dffeas \myPS2_Controller|PS2_Data_In|received_data[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myPS2_Controller|PS2_Data_In|received_data~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPS2_Controller|PS2_Data_In|received_data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|PS2_Data_In|received_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|received_data[6] .is_wysiwyg = "true";
defparam \myPS2_Controller|PS2_Data_In|received_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y44_N1
dffeas \myPS2_Controller|PS2_Data_In|received_data[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myPS2_Controller|PS2_Data_In|received_data~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPS2_Controller|PS2_Data_In|received_data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|PS2_Data_In|received_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|received_data[7] .is_wysiwyg = "true";
defparam \myPS2_Controller|PS2_Data_In|received_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y44_N27
dffeas \myPS2_Controller|PS2_Data_In|data_shift_reg[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myPS2_Controller|PS2_Data_In|received_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPS2_Controller|PS2_Data_In|data_shift_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|PS2_Data_In|data_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|data_shift_reg[3] .is_wysiwyg = "true";
defparam \myPS2_Controller|PS2_Data_In|data_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y44_N4
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|received_data~5 (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|received_data~5_combout  = (\KEY[2]~input_o  & \myPS2_Controller|PS2_Data_In|data_shift_reg [3])

	.dataa(\KEY[2]~input_o ),
	.datab(gnd),
	.datac(\myPS2_Controller|PS2_Data_In|data_shift_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|received_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|received_data~5 .lut_mask = 16'hA0A0;
defparam \myPS2_Controller|PS2_Data_In|received_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y44_N5
dffeas \myPS2_Controller|PS2_Data_In|data_shift_reg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myPS2_Controller|PS2_Data_In|received_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPS2_Controller|PS2_Data_In|data_shift_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|PS2_Data_In|data_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|data_shift_reg[2] .is_wysiwyg = "true";
defparam \myPS2_Controller|PS2_Data_In|data_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y44_N30
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|received_data~6 (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|received_data~6_combout  = (\KEY[2]~input_o  & \myPS2_Controller|PS2_Data_In|data_shift_reg [2])

	.dataa(\KEY[2]~input_o ),
	.datab(gnd),
	.datac(\myPS2_Controller|PS2_Data_In|data_shift_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|received_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|received_data~6 .lut_mask = 16'hA0A0;
defparam \myPS2_Controller|PS2_Data_In|received_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y44_N31
dffeas \myPS2_Controller|PS2_Data_In|data_shift_reg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myPS2_Controller|PS2_Data_In|received_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPS2_Controller|PS2_Data_In|data_shift_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|PS2_Data_In|data_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|data_shift_reg[1] .is_wysiwyg = "true";
defparam \myPS2_Controller|PS2_Data_In|data_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y44_N8
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|received_data~7 (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|received_data~7_combout  = (\KEY[2]~input_o  & \myPS2_Controller|PS2_Data_In|data_shift_reg [1])

	.dataa(\KEY[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myPS2_Controller|PS2_Data_In|data_shift_reg [1]),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|received_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|received_data~7 .lut_mask = 16'hAA00;
defparam \myPS2_Controller|PS2_Data_In|received_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y44_N16
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|received_data[1]~feeder (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|received_data[1]~feeder_combout  = \myPS2_Controller|PS2_Data_In|received_data~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myPS2_Controller|PS2_Data_In|received_data~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|received_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|received_data[1]~feeder .lut_mask = 16'hF0F0;
defparam \myPS2_Controller|PS2_Data_In|received_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y44_N17
dffeas \myPS2_Controller|PS2_Data_In|received_data[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myPS2_Controller|PS2_Data_In|received_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPS2_Controller|PS2_Data_In|received_data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|PS2_Data_In|received_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|received_data[1] .is_wysiwyg = "true";
defparam \myPS2_Controller|PS2_Data_In|received_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y44_N10
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|received_data[2]~feeder (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|received_data[2]~feeder_combout  = \myPS2_Controller|PS2_Data_In|received_data~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myPS2_Controller|PS2_Data_In|received_data~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|received_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|received_data[2]~feeder .lut_mask = 16'hF0F0;
defparam \myPS2_Controller|PS2_Data_In|received_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y44_N11
dffeas \myPS2_Controller|PS2_Data_In|received_data[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myPS2_Controller|PS2_Data_In|received_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPS2_Controller|PS2_Data_In|received_data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|PS2_Data_In|received_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|received_data[2] .is_wysiwyg = "true";
defparam \myPS2_Controller|PS2_Data_In|received_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y44_N13
dffeas \myPS2_Controller|PS2_Data_In|received_data[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myPS2_Controller|PS2_Data_In|received_data~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPS2_Controller|PS2_Data_In|received_data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|PS2_Data_In|received_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|received_data[3] .is_wysiwyg = "true";
defparam \myPS2_Controller|PS2_Data_In|received_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y44_N9
dffeas \myPS2_Controller|PS2_Data_In|data_shift_reg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myPS2_Controller|PS2_Data_In|received_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPS2_Controller|PS2_Data_In|data_shift_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|PS2_Data_In|data_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|data_shift_reg[0] .is_wysiwyg = "true";
defparam \myPS2_Controller|PS2_Data_In|data_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y44_N2
cycloneive_lcell_comb \myPS2_Controller|PS2_Data_In|received_data~4 (
// Equation(s):
// \myPS2_Controller|PS2_Data_In|received_data~4_combout  = (\KEY[2]~input_o  & \myPS2_Controller|PS2_Data_In|data_shift_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[2]~input_o ),
	.datad(\myPS2_Controller|PS2_Data_In|data_shift_reg [0]),
	.cin(gnd),
	.combout(\myPS2_Controller|PS2_Data_In|received_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|received_data~4 .lut_mask = 16'hF000;
defparam \myPS2_Controller|PS2_Data_In|received_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y44_N3
dffeas \myPS2_Controller|PS2_Data_In|received_data[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myPS2_Controller|PS2_Data_In|received_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPS2_Controller|PS2_Data_In|received_data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myPS2_Controller|PS2_Data_In|received_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myPS2_Controller|PS2_Data_In|received_data[0] .is_wysiwyg = "true";
defparam \myPS2_Controller|PS2_Data_In|received_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y44_N12
cycloneive_lcell_comb \myKeycode_recognizer|Equal0~0 (
// Equation(s):
// \myKeycode_recognizer|Equal0~0_combout  = (!\myPS2_Controller|PS2_Data_In|received_data [1] & (!\myPS2_Controller|PS2_Data_In|received_data [2] & (!\myPS2_Controller|PS2_Data_In|received_data [3] & !\myPS2_Controller|PS2_Data_In|received_data [0])))

	.dataa(\myPS2_Controller|PS2_Data_In|received_data [1]),
	.datab(\myPS2_Controller|PS2_Data_In|received_data [2]),
	.datac(\myPS2_Controller|PS2_Data_In|received_data [3]),
	.datad(\myPS2_Controller|PS2_Data_In|received_data [0]),
	.cin(gnd),
	.combout(\myKeycode_recognizer|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myKeycode_recognizer|Equal0~0 .lut_mask = 16'h0001;
defparam \myKeycode_recognizer|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y44_N0
cycloneive_lcell_comb \myKeycode_recognizer|Equal0~1 (
// Equation(s):
// \myKeycode_recognizer|Equal0~1_combout  = (\myPS2_Controller|PS2_Data_In|received_data [5] & (\myPS2_Controller|PS2_Data_In|received_data [6] & (\myPS2_Controller|PS2_Data_In|received_data [7] & \myKeycode_recognizer|Equal0~0_combout )))

	.dataa(\myPS2_Controller|PS2_Data_In|received_data [5]),
	.datab(\myPS2_Controller|PS2_Data_In|received_data [6]),
	.datac(\myPS2_Controller|PS2_Data_In|received_data [7]),
	.datad(\myKeycode_recognizer|Equal0~0_combout ),
	.cin(gnd),
	.combout(\myKeycode_recognizer|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \myKeycode_recognizer|Equal0~1 .lut_mask = 16'h8000;
defparam \myKeycode_recognizer|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N12
cycloneive_lcell_comb \myKeycode_recognizer|next_state.S_XX~0 (
// Equation(s):
// \myKeycode_recognizer|next_state.S_XX~0_combout  = (!\myKeycode_recognizer|state.S_START~q  & (!\myKeycode_recognizer|Equal0~1_combout  & \myPS2_Controller|PS2_Data_In|received_data_en~q ))

	.dataa(gnd),
	.datab(\myKeycode_recognizer|state.S_START~q ),
	.datac(\myKeycode_recognizer|Equal0~1_combout ),
	.datad(\myPS2_Controller|PS2_Data_In|received_data_en~q ),
	.cin(gnd),
	.combout(\myKeycode_recognizer|next_state.S_XX~0_combout ),
	.cout());
// synopsys translate_off
defparam \myKeycode_recognizer|next_state.S_XX~0 .lut_mask = 16'h0300;
defparam \myKeycode_recognizer|next_state.S_XX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y46_N13
dffeas \myKeycode_recognizer|state.S_XX (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myKeycode_recognizer|next_state.S_XX~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myKeycode_recognizer|state.S_XX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myKeycode_recognizer|state.S_XX .is_wysiwyg = "true";
defparam \myKeycode_recognizer|state.S_XX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N26
cycloneive_lcell_comb \myKeycode_recognizer|Selector1~0 (
// Equation(s):
// \myKeycode_recognizer|Selector1~0_combout  = (!\myKeycode_recognizer|state.S_START~q  & (\myPS2_Controller|PS2_Data_In|received_data [4] & \myKeycode_recognizer|Equal0~1_combout ))

	.dataa(gnd),
	.datab(\myKeycode_recognizer|state.S_START~q ),
	.datac(\myPS2_Controller|PS2_Data_In|received_data [4]),
	.datad(\myKeycode_recognizer|Equal0~1_combout ),
	.cin(gnd),
	.combout(\myKeycode_recognizer|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myKeycode_recognizer|Selector1~0 .lut_mask = 16'h3000;
defparam \myKeycode_recognizer|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y46_N27
dffeas \myKeycode_recognizer|state.S_F0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myKeycode_recognizer|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPS2_Controller|PS2_Data_In|received_data_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myKeycode_recognizer|state.S_F0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myKeycode_recognizer|state.S_F0 .is_wysiwyg = "true";
defparam \myKeycode_recognizer|state.S_F0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N30
cycloneive_lcell_comb \myKeycode_recognizer|next_state.S_F0XX~0 (
// Equation(s):
// \myKeycode_recognizer|next_state.S_F0XX~0_combout  = (\myPS2_Controller|PS2_Data_In|received_data_en~q  & \myKeycode_recognizer|state.S_F0~q )

	.dataa(gnd),
	.datab(\myPS2_Controller|PS2_Data_In|received_data_en~q ),
	.datac(gnd),
	.datad(\myKeycode_recognizer|state.S_F0~q ),
	.cin(gnd),
	.combout(\myKeycode_recognizer|next_state.S_F0XX~0_combout ),
	.cout());
// synopsys translate_off
defparam \myKeycode_recognizer|next_state.S_F0XX~0 .lut_mask = 16'hCC00;
defparam \myKeycode_recognizer|next_state.S_F0XX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y46_N31
dffeas \myKeycode_recognizer|state.S_F0XX (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myKeycode_recognizer|next_state.S_F0XX~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myKeycode_recognizer|state.S_F0XX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myKeycode_recognizer|state.S_F0XX .is_wysiwyg = "true";
defparam \myKeycode_recognizer|state.S_F0XX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N16
cycloneive_lcell_comb \myKeycode_recognizer|Selector0~0 (
// Equation(s):
// \myKeycode_recognizer|Selector0~0_combout  = (\myKeycode_recognizer|state.S_XX~q ) # ((\myKeycode_recognizer|state.S_F0XX~q ) # ((!\myKeycode_recognizer|state.S_START~q  & !\myPS2_Controller|PS2_Data_In|received_data_en~q )))

	.dataa(\myKeycode_recognizer|state.S_XX~q ),
	.datab(\myKeycode_recognizer|state.S_START~q ),
	.datac(\myKeycode_recognizer|state.S_F0XX~q ),
	.datad(\myPS2_Controller|PS2_Data_In|received_data_en~q ),
	.cin(gnd),
	.combout(\myKeycode_recognizer|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myKeycode_recognizer|Selector0~0 .lut_mask = 16'hFAFB;
defparam \myKeycode_recognizer|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N14
cycloneive_lcell_comb \myKeycode_recognizer|next_state.S_E0XX~0 (
// Equation(s):
// \myKeycode_recognizer|next_state.S_E0XX~0_combout  = (\myPS2_Controller|PS2_Data_In|received_data_en~q  & (\myKeycode_recognizer|state.S_E0~q  & ((!\myPS2_Controller|PS2_Data_In|received_data [4]) # (!\myKeycode_recognizer|Equal0~1_combout ))))

	.dataa(\myKeycode_recognizer|Equal0~1_combout ),
	.datab(\myPS2_Controller|PS2_Data_In|received_data_en~q ),
	.datac(\myPS2_Controller|PS2_Data_In|received_data [4]),
	.datad(\myKeycode_recognizer|state.S_E0~q ),
	.cin(gnd),
	.combout(\myKeycode_recognizer|next_state.S_E0XX~0_combout ),
	.cout());
// synopsys translate_off
defparam \myKeycode_recognizer|next_state.S_E0XX~0 .lut_mask = 16'h4C00;
defparam \myKeycode_recognizer|next_state.S_E0XX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y46_N15
dffeas \myKeycode_recognizer|state.S_E0XX (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myKeycode_recognizer|next_state.S_E0XX~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myKeycode_recognizer|state.S_E0XX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myKeycode_recognizer|state.S_E0XX .is_wysiwyg = "true";
defparam \myKeycode_recognizer|state.S_E0XX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N28
cycloneive_lcell_comb \myKeycode_recognizer|next_state.S_E0F0XX~0 (
// Equation(s):
// \myKeycode_recognizer|next_state.S_E0F0XX~0_combout  = (\myPS2_Controller|PS2_Data_In|received_data_en~q  & \myKeycode_recognizer|state.S_E0F0~q )

	.dataa(gnd),
	.datab(\myPS2_Controller|PS2_Data_In|received_data_en~q ),
	.datac(gnd),
	.datad(\myKeycode_recognizer|state.S_E0F0~q ),
	.cin(gnd),
	.combout(\myKeycode_recognizer|next_state.S_E0F0XX~0_combout ),
	.cout());
// synopsys translate_off
defparam \myKeycode_recognizer|next_state.S_E0F0XX~0 .lut_mask = 16'hCC00;
defparam \myKeycode_recognizer|next_state.S_E0F0XX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y46_N29
dffeas \myKeycode_recognizer|state.S_E0F0XX (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myKeycode_recognizer|next_state.S_E0F0XX~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myKeycode_recognizer|state.S_E0F0XX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myKeycode_recognizer|state.S_E0F0XX .is_wysiwyg = "true";
defparam \myKeycode_recognizer|state.S_E0F0XX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N20
cycloneive_lcell_comb \myKeycode_recognizer|Selector0~1 (
// Equation(s):
// \myKeycode_recognizer|Selector0~1_combout  = (!\myKeycode_recognizer|Selector0~0_combout  & (!\myKeycode_recognizer|state.S_E0XX~q  & !\myKeycode_recognizer|state.S_E0F0XX~q ))

	.dataa(gnd),
	.datab(\myKeycode_recognizer|Selector0~0_combout ),
	.datac(\myKeycode_recognizer|state.S_E0XX~q ),
	.datad(\myKeycode_recognizer|state.S_E0F0XX~q ),
	.cin(gnd),
	.combout(\myKeycode_recognizer|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \myKeycode_recognizer|Selector0~1 .lut_mask = 16'h0003;
defparam \myKeycode_recognizer|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y46_N21
dffeas \myKeycode_recognizer|state.S_START (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myKeycode_recognizer|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myKeycode_recognizer|state.S_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myKeycode_recognizer|state.S_START .is_wysiwyg = "true";
defparam \myKeycode_recognizer|state.S_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N8
cycloneive_lcell_comb \myKeycode_recognizer|Selector2~0 (
// Equation(s):
// \myKeycode_recognizer|Selector2~0_combout  = (!\myKeycode_recognizer|state.S_START~q  & (!\myPS2_Controller|PS2_Data_In|received_data [4] & \myKeycode_recognizer|Equal0~1_combout ))

	.dataa(gnd),
	.datab(\myKeycode_recognizer|state.S_START~q ),
	.datac(\myPS2_Controller|PS2_Data_In|received_data [4]),
	.datad(\myKeycode_recognizer|Equal0~1_combout ),
	.cin(gnd),
	.combout(\myKeycode_recognizer|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myKeycode_recognizer|Selector2~0 .lut_mask = 16'h0300;
defparam \myKeycode_recognizer|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y46_N9
dffeas \myKeycode_recognizer|state.S_E0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myKeycode_recognizer|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPS2_Controller|PS2_Data_In|received_data_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myKeycode_recognizer|state.S_E0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myKeycode_recognizer|state.S_E0 .is_wysiwyg = "true";
defparam \myKeycode_recognizer|state.S_E0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N22
cycloneive_lcell_comb \myKeycode_recognizer|Selector3~0 (
// Equation(s):
// \myKeycode_recognizer|Selector3~0_combout  = (\myPS2_Controller|PS2_Data_In|received_data [4] & (\myKeycode_recognizer|state.S_E0~q  & \myKeycode_recognizer|Equal0~1_combout ))

	.dataa(gnd),
	.datab(\myPS2_Controller|PS2_Data_In|received_data [4]),
	.datac(\myKeycode_recognizer|state.S_E0~q ),
	.datad(\myKeycode_recognizer|Equal0~1_combout ),
	.cin(gnd),
	.combout(\myKeycode_recognizer|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \myKeycode_recognizer|Selector3~0 .lut_mask = 16'hC000;
defparam \myKeycode_recognizer|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y46_N23
dffeas \myKeycode_recognizer|state.S_E0F0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myKeycode_recognizer|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPS2_Controller|PS2_Data_In|received_data_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myKeycode_recognizer|state.S_E0F0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myKeycode_recognizer|state.S_E0F0 .is_wysiwyg = "true";
defparam \myKeycode_recognizer|state.S_E0F0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N10
cycloneive_lcell_comb \myKeycode_recognizer|WideOr5~0 (
// Equation(s):
// \myKeycode_recognizer|WideOr5~0_combout  = (!\myKeycode_recognizer|state.S_E0F0~q  & (!\myKeycode_recognizer|state.S_F0~q  & (!\myKeycode_recognizer|state.S_E0~q  & \myKeycode_recognizer|state.S_START~q )))

	.dataa(\myKeycode_recognizer|state.S_E0F0~q ),
	.datab(\myKeycode_recognizer|state.S_F0~q ),
	.datac(\myKeycode_recognizer|state.S_E0~q ),
	.datad(\myKeycode_recognizer|state.S_START~q ),
	.cin(gnd),
	.combout(\myKeycode_recognizer|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \myKeycode_recognizer|WideOr5~0 .lut_mask = 16'h0100;
defparam \myKeycode_recognizer|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y44_N29
dffeas \myKeycode_recognizer|keycode[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myKeycode_recognizer|keycode[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myKeycode_recognizer|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myKeycode_recognizer|keycode [5]),
	.prn(vcc));
// synopsys translate_off
defparam \myKeycode_recognizer|keycode[5] .is_wysiwyg = "true";
defparam \myKeycode_recognizer|keycode[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y44_N26
cycloneive_lcell_comb \myKeycode_recognizer|keycode[0]~feeder (
// Equation(s):
// \myKeycode_recognizer|keycode[0]~feeder_combout  = \myPS2_Controller|PS2_Data_In|received_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myPS2_Controller|PS2_Data_In|received_data [0]),
	.cin(gnd),
	.combout(\myKeycode_recognizer|keycode[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myKeycode_recognizer|keycode[0]~feeder .lut_mask = 16'hFF00;
defparam \myKeycode_recognizer|keycode[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y44_N27
dffeas \myKeycode_recognizer|keycode[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myKeycode_recognizer|keycode[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myKeycode_recognizer|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myKeycode_recognizer|keycode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myKeycode_recognizer|keycode[0] .is_wysiwyg = "true";
defparam \myKeycode_recognizer|keycode[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y44_N16
cycloneive_lcell_comb \myKeycode_recognizer|keycode[1]~feeder (
// Equation(s):
// \myKeycode_recognizer|keycode[1]~feeder_combout  = \myPS2_Controller|PS2_Data_In|received_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myPS2_Controller|PS2_Data_In|received_data [1]),
	.cin(gnd),
	.combout(\myKeycode_recognizer|keycode[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myKeycode_recognizer|keycode[1]~feeder .lut_mask = 16'hFF00;
defparam \myKeycode_recognizer|keycode[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y44_N17
dffeas \myKeycode_recognizer|keycode[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myKeycode_recognizer|keycode[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myKeycode_recognizer|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myKeycode_recognizer|keycode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myKeycode_recognizer|keycode[1] .is_wysiwyg = "true";
defparam \myKeycode_recognizer|keycode[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N30
cycloneive_lcell_comb \myGet_direction|direction~4 (
// Equation(s):
// \myGet_direction|direction~4_combout  = (\myKeycode_recognizer|keycode [5]) # ((!\myKeycode_recognizer|keycode [0] & !\myKeycode_recognizer|keycode [1]))

	.dataa(gnd),
	.datab(\myKeycode_recognizer|keycode [5]),
	.datac(\myKeycode_recognizer|keycode [0]),
	.datad(\myKeycode_recognizer|keycode [1]),
	.cin(gnd),
	.combout(\myGet_direction|direction~4_combout ),
	.cout());
// synopsys translate_off
defparam \myGet_direction|direction~4 .lut_mask = 16'hCCCF;
defparam \myGet_direction|direction~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y44_N19
dffeas \myKeycode_recognizer|keycode[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myPS2_Controller|PS2_Data_In|received_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myKeycode_recognizer|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myKeycode_recognizer|keycode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myKeycode_recognizer|keycode[2] .is_wysiwyg = "true";
defparam \myKeycode_recognizer|keycode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y44_N18
cycloneive_lcell_comb \myGet_direction|direction[1]~2 (
// Equation(s):
// \myGet_direction|direction[1]~2_combout  = (\myKeycode_recognizer|keycode [2] & ((\myKeycode_recognizer|keycode [1]))) # (!\myKeycode_recognizer|keycode [2] & ((!\myKeycode_recognizer|keycode [1]) # (!\myKeycode_recognizer|keycode [0])))

	.dataa(\myKeycode_recognizer|keycode [0]),
	.datab(gnd),
	.datac(\myKeycode_recognizer|keycode [2]),
	.datad(\myKeycode_recognizer|keycode [1]),
	.cin(gnd),
	.combout(\myGet_direction|direction[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myGet_direction|direction[1]~2 .lut_mask = 16'hF50F;
defparam \myGet_direction|direction[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y44_N22
cycloneive_lcell_comb \myKeycode_recognizer|keycode[6]~feeder (
// Equation(s):
// \myKeycode_recognizer|keycode[6]~feeder_combout  = \myPS2_Controller|PS2_Data_In|received_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myPS2_Controller|PS2_Data_In|received_data [6]),
	.cin(gnd),
	.combout(\myKeycode_recognizer|keycode[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myKeycode_recognizer|keycode[6]~feeder .lut_mask = 16'hFF00;
defparam \myKeycode_recognizer|keycode[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y44_N23
dffeas \myKeycode_recognizer|keycode[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myKeycode_recognizer|keycode[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myKeycode_recognizer|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myKeycode_recognizer|keycode [6]),
	.prn(vcc));
// synopsys translate_off
defparam \myKeycode_recognizer|keycode[6] .is_wysiwyg = "true";
defparam \myKeycode_recognizer|keycode[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y44_N25
dffeas \myKeycode_recognizer|keycode[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myPS2_Controller|PS2_Data_In|received_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myKeycode_recognizer|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myKeycode_recognizer|keycode [7]),
	.prn(vcc));
// synopsys translate_off
defparam \myKeycode_recognizer|keycode[7] .is_wysiwyg = "true";
defparam \myKeycode_recognizer|keycode[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y44_N24
cycloneive_lcell_comb \mySpace_start|Equal0~0 (
// Equation(s):
// \mySpace_start|Equal0~0_combout  = (!\myKeycode_recognizer|keycode [6] & !\myKeycode_recognizer|keycode [7])

	.dataa(\myKeycode_recognizer|keycode [6]),
	.datab(gnd),
	.datac(\myKeycode_recognizer|keycode [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mySpace_start|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySpace_start|Equal0~0 .lut_mask = 16'h0505;
defparam \mySpace_start|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y44_N21
dffeas \myKeycode_recognizer|keycode[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myPS2_Controller|PS2_Data_In|received_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myKeycode_recognizer|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myKeycode_recognizer|keycode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myKeycode_recognizer|keycode[3] .is_wysiwyg = "true";
defparam \myKeycode_recognizer|keycode[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y44_N7
dffeas \myKeycode_recognizer|keycode[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myPS2_Controller|PS2_Data_In|received_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myKeycode_recognizer|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myKeycode_recognizer|keycode [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myKeycode_recognizer|keycode[4] .is_wysiwyg = "true";
defparam \myKeycode_recognizer|keycode[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y44_N6
cycloneive_lcell_comb \myGet_direction|direction[1]~1 (
// Equation(s):
// \myGet_direction|direction[1]~1_combout  = (\myKeycode_recognizer|keycode [3] & (((\myKeycode_recognizer|keycode [5]) # (!\myKeycode_recognizer|keycode [4])))) # (!\myKeycode_recognizer|keycode [3] & (((\myKeycode_recognizer|keycode [4]) # 
// (!\myKeycode_recognizer|keycode [5])) # (!\myKeycode_recognizer|keycode [1])))

	.dataa(\myKeycode_recognizer|keycode [3]),
	.datab(\myKeycode_recognizer|keycode [1]),
	.datac(\myKeycode_recognizer|keycode [4]),
	.datad(\myKeycode_recognizer|keycode [5]),
	.cin(gnd),
	.combout(\myGet_direction|direction[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myGet_direction|direction[1]~1 .lut_mask = 16'hFB5F;
defparam \myGet_direction|direction[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N2
cycloneive_lcell_comb \myGet_direction|direction[1]~3 (
// Equation(s):
// \myGet_direction|direction[1]~3_combout  = ((!\myGet_direction|direction[1]~2_combout  & (\mySpace_start|Equal0~0_combout  & !\myGet_direction|direction[1]~1_combout ))) # (!\KEY[2]~input_o )

	.dataa(\myGet_direction|direction[1]~2_combout ),
	.datab(\mySpace_start|Equal0~0_combout ),
	.datac(\KEY[2]~input_o ),
	.datad(\myGet_direction|direction[1]~1_combout ),
	.cin(gnd),
	.combout(\myGet_direction|direction[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myGet_direction|direction[1]~3 .lut_mask = 16'h0F4F;
defparam \myGet_direction|direction[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y40_N31
dffeas \myGet_direction|direction[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myGet_direction|direction~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(\myGet_direction|direction[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myGet_direction|direction [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myGet_direction|direction[1] .is_wysiwyg = "true";
defparam \myGet_direction|direction[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N8
cycloneive_lcell_comb \myGet_direction|direction[1]~0 (
// Equation(s):
// \myGet_direction|direction[1]~0_combout  = (\myKeycode_recognizer|keycode [5]) # (\myKeycode_recognizer|keycode [1])

	.dataa(gnd),
	.datab(\myKeycode_recognizer|keycode [5]),
	.datac(gnd),
	.datad(\myKeycode_recognizer|keycode [1]),
	.cin(gnd),
	.combout(\myGet_direction|direction[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myGet_direction|direction[1]~0 .lut_mask = 16'hFFCC;
defparam \myGet_direction|direction[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y40_N9
dffeas \myGet_direction|direction[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myGet_direction|direction[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(\myGet_direction|direction[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myGet_direction|direction [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myGet_direction|direction[0] .is_wysiwyg = "true";
defparam \myGet_direction|direction[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N28
cycloneive_lcell_comb \mySystem|myProcessor|myController|state~27 (
// Equation(s):
// \mySystem|myProcessor|myController|state~27_combout  = (\mySystem|myProcessor|myController|state.CHOOSE_DIRECTION~q  & (\KEY[2]~input_o  & (\myGet_direction|direction [1] & \myGet_direction|direction [0])))

	.dataa(\mySystem|myProcessor|myController|state.CHOOSE_DIRECTION~q ),
	.datab(\KEY[2]~input_o ),
	.datac(\myGet_direction|direction [1]),
	.datad(\myGet_direction|direction [0]),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myController|state~27_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myController|state~27 .lut_mask = 16'h8000;
defparam \mySystem|myProcessor|myController|state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y40_N29
dffeas \mySystem|myProcessor|myController|state.MOVE_RIGHT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myController|state~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myController|state.MOVE_RIGHT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myController|state.MOVE_RIGHT .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myController|state.MOVE_RIGHT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N12
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|x_position[0]~8 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|x_position[0]~8_combout  = \mySystem|myProcessor|myDatapath|x_position [0] $ (VCC)
// \mySystem|myProcessor|myDatapath|x_position[0]~9  = CARRY(\mySystem|myProcessor|myDatapath|x_position [0])

	.dataa(\mySystem|myProcessor|myDatapath|x_position [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myDatapath|x_position[0]~8_combout ),
	.cout(\mySystem|myProcessor|myDatapath|x_position[0]~9 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|x_position[0]~8 .lut_mask = 16'h55AA;
defparam \mySystem|myProcessor|myDatapath|x_position[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N30
cycloneive_lcell_comb \mySystem|myProcessor|myController|WideOr0~0 (
// Equation(s):
// \mySystem|myProcessor|myController|WideOr0~0_combout  = (!\mySystem|myProcessor|myController|state.MOVE_LEFT~q  & !\mySystem|myProcessor|myController|state.MOVE_RIGHT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mySystem|myProcessor|myController|state.MOVE_LEFT~q ),
	.datad(\mySystem|myProcessor|myController|state.MOVE_RIGHT~q ),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myController|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myController|WideOr0~0 .lut_mask = 16'h000F;
defparam \mySystem|myProcessor|myController|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y44_N20
cycloneive_lcell_comb \mySpace_start|Equal0~1 (
// Equation(s):
// \mySpace_start|Equal0~1_combout  = (\myKeycode_recognizer|keycode [0] & (!\myKeycode_recognizer|keycode [1] & (\myKeycode_recognizer|keycode [3] & !\myKeycode_recognizer|keycode [2])))

	.dataa(\myKeycode_recognizer|keycode [0]),
	.datab(\myKeycode_recognizer|keycode [1]),
	.datac(\myKeycode_recognizer|keycode [3]),
	.datad(\myKeycode_recognizer|keycode [2]),
	.cin(gnd),
	.combout(\mySpace_start|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mySpace_start|Equal0~1 .lut_mask = 16'h0020;
defparam \mySpace_start|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N4
cycloneive_lcell_comb \mySpace_start|Equal0~2 (
// Equation(s):
// \mySpace_start|Equal0~2_combout  = (\mySpace_start|Equal0~1_combout  & (\mySpace_start|Equal0~0_combout  & (!\myKeycode_recognizer|keycode [4] & \myKeycode_recognizer|keycode [5])))

	.dataa(\mySpace_start|Equal0~1_combout ),
	.datab(\mySpace_start|Equal0~0_combout ),
	.datac(\myKeycode_recognizer|keycode [4]),
	.datad(\myKeycode_recognizer|keycode [5]),
	.cin(gnd),
	.combout(\mySpace_start|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mySpace_start|Equal0~2 .lut_mask = 16'h0800;
defparam \mySpace_start|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y40_N5
dffeas \mySpace_start|startGame (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySpace_start|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySpace_start|startGame~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mySpace_start|startGame .is_wysiwyg = "true";
defparam \mySpace_start|startGame .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N16
cycloneive_lcell_comb \mySystem|myProcessor|myController|startGame1~0 (
// Equation(s):
// \mySystem|myProcessor|myController|startGame1~0_combout  = (\KEY[2]~input_o  & \mySpace_start|startGame~q )

	.dataa(gnd),
	.datab(\KEY[2]~input_o ),
	.datac(\mySpace_start|startGame~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myController|startGame1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myController|startGame1~0 .lut_mask = 16'hC0C0;
defparam \mySystem|myProcessor|myController|startGame1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y40_N17
dffeas \mySystem|myProcessor|myController|startGame1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myController|startGame1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myController|startGame1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myController|startGame1 .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myController|startGame1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N18
cycloneive_lcell_comb \mySystem|myProcessor|myController|state~23 (
// Equation(s):
// \mySystem|myProcessor|myController|state~23_combout  = (\KEY[2]~input_o  & ((\mySystem|myProcessor|myController|state.OPENING_SCREEN~q ) # (\mySystem|myProcessor|myController|startGame1~q )))

	.dataa(gnd),
	.datab(\KEY[2]~input_o ),
	.datac(\mySystem|myProcessor|myController|state.OPENING_SCREEN~q ),
	.datad(\mySystem|myProcessor|myController|startGame1~q ),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myController|state~23_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myController|state~23 .lut_mask = 16'hCCC0;
defparam \mySystem|myProcessor|myController|state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y40_N19
dffeas \mySystem|myProcessor|myController|state.OPENING_SCREEN (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myController|state~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myController|state.OPENING_SCREEN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myController|state.OPENING_SCREEN .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myController|state.OPENING_SCREEN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N28
cycloneive_lcell_comb \mySystem|myProcessor|myController|WideOr0 (
// Equation(s):
// \mySystem|myProcessor|myController|WideOr0~combout  = (\mySystem|myProcessor|myController|state.MOVE_LEFT~q ) # ((\mySystem|myProcessor|myController|state.MOVE_RIGHT~q ) # (!\mySystem|myProcessor|myController|state.OPENING_SCREEN~q ))

	.dataa(\mySystem|myProcessor|myController|state.MOVE_LEFT~q ),
	.datab(gnd),
	.datac(\mySystem|myProcessor|myController|state.OPENING_SCREEN~q ),
	.datad(\mySystem|myProcessor|myController|state.MOVE_RIGHT~q ),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myController|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myController|WideOr0 .lut_mask = 16'hFFAF;
defparam \mySystem|myProcessor|myController|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y40_N13
dffeas \mySystem|myProcessor|myDatapath|x_position[0] (
	.clk(\CLOCK_50~input_o ),
	.d(\mySystem|myProcessor|myDatapath|x_position[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mySystem|myProcessor|myController|WideOr0~0_combout ),
	.ena(\mySystem|myProcessor|myController|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|x_position [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|x_position[0] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|x_position[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N14
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|x_position[1]~10 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|x_position[1]~10_combout  = (\mySystem|myProcessor|myDatapath|x_position [1] & ((\mySystem|myProcessor|myController|state.MOVE_RIGHT~q  & (!\mySystem|myProcessor|myDatapath|x_position[0]~9 )) # 
// (!\mySystem|myProcessor|myController|state.MOVE_RIGHT~q  & (\mySystem|myProcessor|myDatapath|x_position[0]~9  & VCC)))) # (!\mySystem|myProcessor|myDatapath|x_position [1] & ((\mySystem|myProcessor|myController|state.MOVE_RIGHT~q  & 
// ((\mySystem|myProcessor|myDatapath|x_position[0]~9 ) # (GND))) # (!\mySystem|myProcessor|myController|state.MOVE_RIGHT~q  & (!\mySystem|myProcessor|myDatapath|x_position[0]~9 ))))
// \mySystem|myProcessor|myDatapath|x_position[1]~11  = CARRY((\mySystem|myProcessor|myDatapath|x_position [1] & (\mySystem|myProcessor|myController|state.MOVE_RIGHT~q  & !\mySystem|myProcessor|myDatapath|x_position[0]~9 )) # 
// (!\mySystem|myProcessor|myDatapath|x_position [1] & ((\mySystem|myProcessor|myController|state.MOVE_RIGHT~q ) # (!\mySystem|myProcessor|myDatapath|x_position[0]~9 ))))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [1]),
	.datab(\mySystem|myProcessor|myController|state.MOVE_RIGHT~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|x_position[0]~9 ),
	.combout(\mySystem|myProcessor|myDatapath|x_position[1]~10_combout ),
	.cout(\mySystem|myProcessor|myDatapath|x_position[1]~11 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|x_position[1]~10 .lut_mask = 16'h694D;
defparam \mySystem|myProcessor|myDatapath|x_position[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N4
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y40_N15
dffeas \mySystem|myProcessor|myDatapath|x_position[1] (
	.clk(\CLOCK_50~input_o ),
	.d(\mySystem|myProcessor|myDatapath|x_position[1]~10_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mySystem|myProcessor|myController|WideOr0~0_combout ),
	.ena(\mySystem|myProcessor|myController|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|x_position [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|x_position[1] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|x_position[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N16
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|x_position[2]~12 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|x_position[2]~12_combout  = ((\mySystem|myProcessor|myDatapath|x_position [2] $ (\mySystem|myProcessor|myController|state.MOVE_RIGHT~q  $ (\mySystem|myProcessor|myDatapath|x_position[1]~11 )))) # (GND)
// \mySystem|myProcessor|myDatapath|x_position[2]~13  = CARRY((\mySystem|myProcessor|myDatapath|x_position [2] & ((!\mySystem|myProcessor|myDatapath|x_position[1]~11 ) # (!\mySystem|myProcessor|myController|state.MOVE_RIGHT~q ))) # 
// (!\mySystem|myProcessor|myDatapath|x_position [2] & (!\mySystem|myProcessor|myController|state.MOVE_RIGHT~q  & !\mySystem|myProcessor|myDatapath|x_position[1]~11 )))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [2]),
	.datab(\mySystem|myProcessor|myController|state.MOVE_RIGHT~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|x_position[1]~11 ),
	.combout(\mySystem|myProcessor|myDatapath|x_position[2]~12_combout ),
	.cout(\mySystem|myProcessor|myDatapath|x_position[2]~13 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|x_position[2]~12 .lut_mask = 16'h962B;
defparam \mySystem|myProcessor|myDatapath|x_position[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y40_N17
dffeas \mySystem|myProcessor|myDatapath|x_position[2] (
	.clk(\CLOCK_50~input_o ),
	.d(\mySystem|myProcessor|myDatapath|x_position[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mySystem|myProcessor|myController|WideOr0~0_combout ),
	.ena(\mySystem|myProcessor|myController|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|x_position [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|x_position[2] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|x_position[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N18
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|x_position[3]~14 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|x_position[3]~14_combout  = (\mySystem|myProcessor|myController|state.MOVE_RIGHT~q  & ((\mySystem|myProcessor|myDatapath|x_position [3] & (!\mySystem|myProcessor|myDatapath|x_position[2]~13 )) # 
// (!\mySystem|myProcessor|myDatapath|x_position [3] & ((\mySystem|myProcessor|myDatapath|x_position[2]~13 ) # (GND))))) # (!\mySystem|myProcessor|myController|state.MOVE_RIGHT~q  & ((\mySystem|myProcessor|myDatapath|x_position [3] & 
// (\mySystem|myProcessor|myDatapath|x_position[2]~13  & VCC)) # (!\mySystem|myProcessor|myDatapath|x_position [3] & (!\mySystem|myProcessor|myDatapath|x_position[2]~13 ))))
// \mySystem|myProcessor|myDatapath|x_position[3]~15  = CARRY((\mySystem|myProcessor|myController|state.MOVE_RIGHT~q  & ((!\mySystem|myProcessor|myDatapath|x_position[2]~13 ) # (!\mySystem|myProcessor|myDatapath|x_position [3]))) # 
// (!\mySystem|myProcessor|myController|state.MOVE_RIGHT~q  & (!\mySystem|myProcessor|myDatapath|x_position [3] & !\mySystem|myProcessor|myDatapath|x_position[2]~13 )))

	.dataa(\mySystem|myProcessor|myController|state.MOVE_RIGHT~q ),
	.datab(\mySystem|myProcessor|myDatapath|x_position [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|x_position[2]~13 ),
	.combout(\mySystem|myProcessor|myDatapath|x_position[3]~14_combout ),
	.cout(\mySystem|myProcessor|myDatapath|x_position[3]~15 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|x_position[3]~14 .lut_mask = 16'h692B;
defparam \mySystem|myProcessor|myDatapath|x_position[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y40_N19
dffeas \mySystem|myProcessor|myDatapath|x_position[3] (
	.clk(\CLOCK_50~input_o ),
	.d(\mySystem|myProcessor|myDatapath|x_position[3]~14_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mySystem|myProcessor|myController|WideOr0~0_combout ),
	.ena(\mySystem|myProcessor|myController|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|x_position [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|x_position[3] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|x_position[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N20
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|x_position[4]~16 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|x_position[4]~16_combout  = ((\mySystem|myProcessor|myDatapath|x_position [4] $ (\mySystem|myProcessor|myController|state.MOVE_RIGHT~q  $ (\mySystem|myProcessor|myDatapath|x_position[3]~15 )))) # (GND)
// \mySystem|myProcessor|myDatapath|x_position[4]~17  = CARRY((\mySystem|myProcessor|myDatapath|x_position [4] & ((!\mySystem|myProcessor|myDatapath|x_position[3]~15 ) # (!\mySystem|myProcessor|myController|state.MOVE_RIGHT~q ))) # 
// (!\mySystem|myProcessor|myDatapath|x_position [4] & (!\mySystem|myProcessor|myController|state.MOVE_RIGHT~q  & !\mySystem|myProcessor|myDatapath|x_position[3]~15 )))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [4]),
	.datab(\mySystem|myProcessor|myController|state.MOVE_RIGHT~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|x_position[3]~15 ),
	.combout(\mySystem|myProcessor|myDatapath|x_position[4]~16_combout ),
	.cout(\mySystem|myProcessor|myDatapath|x_position[4]~17 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|x_position[4]~16 .lut_mask = 16'h962B;
defparam \mySystem|myProcessor|myDatapath|x_position[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y40_N21
dffeas \mySystem|myProcessor|myDatapath|x_position[4] (
	.clk(\CLOCK_50~input_o ),
	.d(\mySystem|myProcessor|myDatapath|x_position[4]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mySystem|myProcessor|myController|WideOr0~0_combout ),
	.ena(\mySystem|myProcessor|myController|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|x_position [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|x_position[4] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|x_position[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N22
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|x_position[5]~18 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|x_position[5]~18_combout  = (\mySystem|myProcessor|myDatapath|x_position [5] & ((\mySystem|myProcessor|myController|state.MOVE_RIGHT~q  & (!\mySystem|myProcessor|myDatapath|x_position[4]~17 )) # 
// (!\mySystem|myProcessor|myController|state.MOVE_RIGHT~q  & (\mySystem|myProcessor|myDatapath|x_position[4]~17  & VCC)))) # (!\mySystem|myProcessor|myDatapath|x_position [5] & ((\mySystem|myProcessor|myController|state.MOVE_RIGHT~q  & 
// ((\mySystem|myProcessor|myDatapath|x_position[4]~17 ) # (GND))) # (!\mySystem|myProcessor|myController|state.MOVE_RIGHT~q  & (!\mySystem|myProcessor|myDatapath|x_position[4]~17 ))))
// \mySystem|myProcessor|myDatapath|x_position[5]~19  = CARRY((\mySystem|myProcessor|myDatapath|x_position [5] & (\mySystem|myProcessor|myController|state.MOVE_RIGHT~q  & !\mySystem|myProcessor|myDatapath|x_position[4]~17 )) # 
// (!\mySystem|myProcessor|myDatapath|x_position [5] & ((\mySystem|myProcessor|myController|state.MOVE_RIGHT~q ) # (!\mySystem|myProcessor|myDatapath|x_position[4]~17 ))))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [5]),
	.datab(\mySystem|myProcessor|myController|state.MOVE_RIGHT~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|x_position[4]~17 ),
	.combout(\mySystem|myProcessor|myDatapath|x_position[5]~18_combout ),
	.cout(\mySystem|myProcessor|myDatapath|x_position[5]~19 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|x_position[5]~18 .lut_mask = 16'h694D;
defparam \mySystem|myProcessor|myDatapath|x_position[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y40_N23
dffeas \mySystem|myProcessor|myDatapath|x_position[5] (
	.clk(\CLOCK_50~input_o ),
	.d(\mySystem|myProcessor|myDatapath|x_position[5]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mySystem|myProcessor|myController|WideOr0~0_combout ),
	.ena(\mySystem|myProcessor|myController|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|x_position [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|x_position[5] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|x_position[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N24
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|x_position[6]~20 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|x_position[6]~20_combout  = ((\mySystem|myProcessor|myController|state.MOVE_RIGHT~q  $ (\mySystem|myProcessor|myDatapath|x_position [6] $ (\mySystem|myProcessor|myDatapath|x_position[5]~19 )))) # (GND)
// \mySystem|myProcessor|myDatapath|x_position[6]~21  = CARRY((\mySystem|myProcessor|myController|state.MOVE_RIGHT~q  & (\mySystem|myProcessor|myDatapath|x_position [6] & !\mySystem|myProcessor|myDatapath|x_position[5]~19 )) # 
// (!\mySystem|myProcessor|myController|state.MOVE_RIGHT~q  & ((\mySystem|myProcessor|myDatapath|x_position [6]) # (!\mySystem|myProcessor|myDatapath|x_position[5]~19 ))))

	.dataa(\mySystem|myProcessor|myController|state.MOVE_RIGHT~q ),
	.datab(\mySystem|myProcessor|myDatapath|x_position [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|x_position[5]~19 ),
	.combout(\mySystem|myProcessor|myDatapath|x_position[6]~20_combout ),
	.cout(\mySystem|myProcessor|myDatapath|x_position[6]~21 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|x_position[6]~20 .lut_mask = 16'h964D;
defparam \mySystem|myProcessor|myDatapath|x_position[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y40_N25
dffeas \mySystem|myProcessor|myDatapath|x_position[6] (
	.clk(\CLOCK_50~input_o ),
	.d(\mySystem|myProcessor|myDatapath|x_position[6]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mySystem|myProcessor|myController|WideOr0~0_combout ),
	.ena(\mySystem|myProcessor|myController|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|x_position [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|x_position[6] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|x_position[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N26
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|x_position[7]~22 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|x_position[7]~22_combout  = \mySystem|myProcessor|myDatapath|x_position [7] $ (\mySystem|myProcessor|myDatapath|x_position[6]~21  $ (!\mySystem|myProcessor|myController|state.MOVE_RIGHT~q ))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mySystem|myProcessor|myController|state.MOVE_RIGHT~q ),
	.cin(\mySystem|myProcessor|myDatapath|x_position[6]~21 ),
	.combout(\mySystem|myProcessor|myDatapath|x_position[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|x_position[7]~22 .lut_mask = 16'h5AA5;
defparam \mySystem|myProcessor|myDatapath|x_position[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y40_N27
dffeas \mySystem|myProcessor|myDatapath|x_position[7] (
	.clk(\CLOCK_50~input_o ),
	.d(\mySystem|myProcessor|myDatapath|x_position[7]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mySystem|myProcessor|myController|WideOr0~0_combout ),
	.ena(\mySystem|myProcessor|myController|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|x_position [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|x_position[7] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|x_position[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N10
cycloneive_lcell_comb \my_vga_xy_controller|VGA_CLK~0 (
// Equation(s):
// \my_vga_xy_controller|VGA_CLK~0_combout  = !\my_vga_xy_controller|VGA_CLK~q 

	.dataa(gnd),
	.datab(\my_vga_xy_controller|VGA_CLK~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_vga_xy_controller|VGA_CLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|VGA_CLK~0 .lut_mask = 16'h3333;
defparam \my_vga_xy_controller|VGA_CLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N24
cycloneive_lcell_comb \my_vga_xy_controller|VGA_CLK~feeder (
// Equation(s):
// \my_vga_xy_controller|VGA_CLK~feeder_combout  = \my_vga_xy_controller|VGA_CLK~0_combout 

	.dataa(gnd),
	.datab(\my_vga_xy_controller|VGA_CLK~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_vga_xy_controller|VGA_CLK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|VGA_CLK~feeder .lut_mask = 16'hCCCC;
defparam \my_vga_xy_controller|VGA_CLK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N25
dffeas \my_vga_xy_controller|VGA_CLK (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_vga_xy_controller|VGA_CLK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vga_xy_controller|VGA_CLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_vga_xy_controller|VGA_CLK .is_wysiwyg = "true";
defparam \my_vga_xy_controller|VGA_CLK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \my_vga_xy_controller|VGA_CLK~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\my_vga_xy_controller|VGA_CLK~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \my_vga_xy_controller|VGA_CLK~clkctrl .clock_type = "global clock";
defparam \my_vga_xy_controller|VGA_CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N12
cycloneive_lcell_comb \my_vga_xy_controller|Add0~0 (
// Equation(s):
// \my_vga_xy_controller|Add0~0_combout  = \my_vga_xy_controller|xCounter [0] $ (VCC)
// \my_vga_xy_controller|Add0~1  = CARRY(\my_vga_xy_controller|xCounter [0])

	.dataa(\my_vga_xy_controller|xCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_vga_xy_controller|Add0~0_combout ),
	.cout(\my_vga_xy_controller|Add0~1 ));
// synopsys translate_off
defparam \my_vga_xy_controller|Add0~0 .lut_mask = 16'h55AA;
defparam \my_vga_xy_controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N13
dffeas \my_vga_xy_controller|xCounter[0] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\my_vga_xy_controller|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vga_xy_controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vga_xy_controller|xCounter[0] .is_wysiwyg = "true";
defparam \my_vga_xy_controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N14
cycloneive_lcell_comb \my_vga_xy_controller|Add0~2 (
// Equation(s):
// \my_vga_xy_controller|Add0~2_combout  = (\my_vga_xy_controller|xCounter [1] & (!\my_vga_xy_controller|Add0~1 )) # (!\my_vga_xy_controller|xCounter [1] & ((\my_vga_xy_controller|Add0~1 ) # (GND)))
// \my_vga_xy_controller|Add0~3  = CARRY((!\my_vga_xy_controller|Add0~1 ) # (!\my_vga_xy_controller|xCounter [1]))

	.dataa(gnd),
	.datab(\my_vga_xy_controller|xCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_vga_xy_controller|Add0~1 ),
	.combout(\my_vga_xy_controller|Add0~2_combout ),
	.cout(\my_vga_xy_controller|Add0~3 ));
// synopsys translate_off
defparam \my_vga_xy_controller|Add0~2 .lut_mask = 16'h3C3F;
defparam \my_vga_xy_controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y42_N15
dffeas \my_vga_xy_controller|xCounter[1] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\my_vga_xy_controller|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vga_xy_controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vga_xy_controller|xCounter[1] .is_wysiwyg = "true";
defparam \my_vga_xy_controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N16
cycloneive_lcell_comb \my_vga_xy_controller|Add0~4 (
// Equation(s):
// \my_vga_xy_controller|Add0~4_combout  = (\my_vga_xy_controller|xCounter [2] & (\my_vga_xy_controller|Add0~3  $ (GND))) # (!\my_vga_xy_controller|xCounter [2] & (!\my_vga_xy_controller|Add0~3  & VCC))
// \my_vga_xy_controller|Add0~5  = CARRY((\my_vga_xy_controller|xCounter [2] & !\my_vga_xy_controller|Add0~3 ))

	.dataa(gnd),
	.datab(\my_vga_xy_controller|xCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_vga_xy_controller|Add0~3 ),
	.combout(\my_vga_xy_controller|Add0~4_combout ),
	.cout(\my_vga_xy_controller|Add0~5 ));
// synopsys translate_off
defparam \my_vga_xy_controller|Add0~4 .lut_mask = 16'hC30C;
defparam \my_vga_xy_controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y42_N17
dffeas \my_vga_xy_controller|xCounter[2] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\my_vga_xy_controller|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vga_xy_controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vga_xy_controller|xCounter[2] .is_wysiwyg = "true";
defparam \my_vga_xy_controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N18
cycloneive_lcell_comb \my_vga_xy_controller|Add0~6 (
// Equation(s):
// \my_vga_xy_controller|Add0~6_combout  = (\my_vga_xy_controller|xCounter [3] & (!\my_vga_xy_controller|Add0~5 )) # (!\my_vga_xy_controller|xCounter [3] & ((\my_vga_xy_controller|Add0~5 ) # (GND)))
// \my_vga_xy_controller|Add0~7  = CARRY((!\my_vga_xy_controller|Add0~5 ) # (!\my_vga_xy_controller|xCounter [3]))

	.dataa(gnd),
	.datab(\my_vga_xy_controller|xCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_vga_xy_controller|Add0~5 ),
	.combout(\my_vga_xy_controller|Add0~6_combout ),
	.cout(\my_vga_xy_controller|Add0~7 ));
// synopsys translate_off
defparam \my_vga_xy_controller|Add0~6 .lut_mask = 16'h3C3F;
defparam \my_vga_xy_controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y42_N19
dffeas \my_vga_xy_controller|xCounter[3] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\my_vga_xy_controller|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vga_xy_controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vga_xy_controller|xCounter[3] .is_wysiwyg = "true";
defparam \my_vga_xy_controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N20
cycloneive_lcell_comb \my_vga_xy_controller|Add0~8 (
// Equation(s):
// \my_vga_xy_controller|Add0~8_combout  = (\my_vga_xy_controller|xCounter [4] & (\my_vga_xy_controller|Add0~7  $ (GND))) # (!\my_vga_xy_controller|xCounter [4] & (!\my_vga_xy_controller|Add0~7  & VCC))
// \my_vga_xy_controller|Add0~9  = CARRY((\my_vga_xy_controller|xCounter [4] & !\my_vga_xy_controller|Add0~7 ))

	.dataa(gnd),
	.datab(\my_vga_xy_controller|xCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_vga_xy_controller|Add0~7 ),
	.combout(\my_vga_xy_controller|Add0~8_combout ),
	.cout(\my_vga_xy_controller|Add0~9 ));
// synopsys translate_off
defparam \my_vga_xy_controller|Add0~8 .lut_mask = 16'hC30C;
defparam \my_vga_xy_controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y42_N21
dffeas \my_vga_xy_controller|xCounter[4] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\my_vga_xy_controller|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vga_xy_controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vga_xy_controller|xCounter[4] .is_wysiwyg = "true";
defparam \my_vga_xy_controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N8
cycloneive_lcell_comb \my_vga_xy_controller|Equal0~1 (
// Equation(s):
// \my_vga_xy_controller|Equal0~1_combout  = (\my_vga_xy_controller|xCounter [8] & (\my_vga_xy_controller|xCounter [3] & (\my_vga_xy_controller|xCounter [4] & \my_vga_xy_controller|xCounter [2])))

	.dataa(\my_vga_xy_controller|xCounter [8]),
	.datab(\my_vga_xy_controller|xCounter [3]),
	.datac(\my_vga_xy_controller|xCounter [4]),
	.datad(\my_vga_xy_controller|xCounter [2]),
	.cin(gnd),
	.combout(\my_vga_xy_controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|Equal0~1 .lut_mask = 16'h8000;
defparam \my_vga_xy_controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N22
cycloneive_lcell_comb \my_vga_xy_controller|Add0~10 (
// Equation(s):
// \my_vga_xy_controller|Add0~10_combout  = (\my_vga_xy_controller|xCounter [5] & (!\my_vga_xy_controller|Add0~9 )) # (!\my_vga_xy_controller|xCounter [5] & ((\my_vga_xy_controller|Add0~9 ) # (GND)))
// \my_vga_xy_controller|Add0~11  = CARRY((!\my_vga_xy_controller|Add0~9 ) # (!\my_vga_xy_controller|xCounter [5]))

	.dataa(gnd),
	.datab(\my_vga_xy_controller|xCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_vga_xy_controller|Add0~9 ),
	.combout(\my_vga_xy_controller|Add0~10_combout ),
	.cout(\my_vga_xy_controller|Add0~11 ));
// synopsys translate_off
defparam \my_vga_xy_controller|Add0~10 .lut_mask = 16'h3C3F;
defparam \my_vga_xy_controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N0
cycloneive_lcell_comb \my_vga_xy_controller|xCounter~2 (
// Equation(s):
// \my_vga_xy_controller|xCounter~2_combout  = (\my_vga_xy_controller|Add0~10_combout  & !\my_vga_xy_controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_vga_xy_controller|Add0~10_combout ),
	.datad(\my_vga_xy_controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\my_vga_xy_controller|xCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|xCounter~2 .lut_mask = 16'h00F0;
defparam \my_vga_xy_controller|xCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N1
dffeas \my_vga_xy_controller|xCounter[5] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\my_vga_xy_controller|xCounter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vga_xy_controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vga_xy_controller|xCounter[5] .is_wysiwyg = "true";
defparam \my_vga_xy_controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N24
cycloneive_lcell_comb \my_vga_xy_controller|Add0~12 (
// Equation(s):
// \my_vga_xy_controller|Add0~12_combout  = (\my_vga_xy_controller|xCounter [6] & (\my_vga_xy_controller|Add0~11  $ (GND))) # (!\my_vga_xy_controller|xCounter [6] & (!\my_vga_xy_controller|Add0~11  & VCC))
// \my_vga_xy_controller|Add0~13  = CARRY((\my_vga_xy_controller|xCounter [6] & !\my_vga_xy_controller|Add0~11 ))

	.dataa(gnd),
	.datab(\my_vga_xy_controller|xCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_vga_xy_controller|Add0~11 ),
	.combout(\my_vga_xy_controller|Add0~12_combout ),
	.cout(\my_vga_xy_controller|Add0~13 ));
// synopsys translate_off
defparam \my_vga_xy_controller|Add0~12 .lut_mask = 16'hC30C;
defparam \my_vga_xy_controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y42_N25
dffeas \my_vga_xy_controller|xCounter[6] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\my_vga_xy_controller|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vga_xy_controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vga_xy_controller|xCounter[6] .is_wysiwyg = "true";
defparam \my_vga_xy_controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N26
cycloneive_lcell_comb \my_vga_xy_controller|Add0~14 (
// Equation(s):
// \my_vga_xy_controller|Add0~14_combout  = (\my_vga_xy_controller|xCounter [7] & (!\my_vga_xy_controller|Add0~13 )) # (!\my_vga_xy_controller|xCounter [7] & ((\my_vga_xy_controller|Add0~13 ) # (GND)))
// \my_vga_xy_controller|Add0~15  = CARRY((!\my_vga_xy_controller|Add0~13 ) # (!\my_vga_xy_controller|xCounter [7]))

	.dataa(\my_vga_xy_controller|xCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_vga_xy_controller|Add0~13 ),
	.combout(\my_vga_xy_controller|Add0~14_combout ),
	.cout(\my_vga_xy_controller|Add0~15 ));
// synopsys translate_off
defparam \my_vga_xy_controller|Add0~14 .lut_mask = 16'h5A5F;
defparam \my_vga_xy_controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y42_N27
dffeas \my_vga_xy_controller|xCounter[7] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\my_vga_xy_controller|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vga_xy_controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vga_xy_controller|xCounter[7] .is_wysiwyg = "true";
defparam \my_vga_xy_controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N10
cycloneive_lcell_comb \my_vga_xy_controller|Equal0~0 (
// Equation(s):
// \my_vga_xy_controller|Equal0~0_combout  = (!\my_vga_xy_controller|xCounter [7] & (!\my_vga_xy_controller|xCounter [6] & (\my_vga_xy_controller|xCounter [9] & !\my_vga_xy_controller|xCounter [5])))

	.dataa(\my_vga_xy_controller|xCounter [7]),
	.datab(\my_vga_xy_controller|xCounter [6]),
	.datac(\my_vga_xy_controller|xCounter [9]),
	.datad(\my_vga_xy_controller|xCounter [5]),
	.cin(gnd),
	.combout(\my_vga_xy_controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|Equal0~0 .lut_mask = 16'h0010;
defparam \my_vga_xy_controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N2
cycloneive_lcell_comb \my_vga_xy_controller|Equal0~2 (
// Equation(s):
// \my_vga_xy_controller|Equal0~2_combout  = (\my_vga_xy_controller|xCounter [0] & (\my_vga_xy_controller|Equal0~1_combout  & (\my_vga_xy_controller|xCounter [1] & \my_vga_xy_controller|Equal0~0_combout )))

	.dataa(\my_vga_xy_controller|xCounter [0]),
	.datab(\my_vga_xy_controller|Equal0~1_combout ),
	.datac(\my_vga_xy_controller|xCounter [1]),
	.datad(\my_vga_xy_controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\my_vga_xy_controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|Equal0~2 .lut_mask = 16'h8000;
defparam \my_vga_xy_controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N28
cycloneive_lcell_comb \my_vga_xy_controller|Add0~16 (
// Equation(s):
// \my_vga_xy_controller|Add0~16_combout  = (\my_vga_xy_controller|xCounter [8] & (\my_vga_xy_controller|Add0~15  $ (GND))) # (!\my_vga_xy_controller|xCounter [8] & (!\my_vga_xy_controller|Add0~15  & VCC))
// \my_vga_xy_controller|Add0~17  = CARRY((\my_vga_xy_controller|xCounter [8] & !\my_vga_xy_controller|Add0~15 ))

	.dataa(\my_vga_xy_controller|xCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_vga_xy_controller|Add0~15 ),
	.combout(\my_vga_xy_controller|Add0~16_combout ),
	.cout(\my_vga_xy_controller|Add0~17 ));
// synopsys translate_off
defparam \my_vga_xy_controller|Add0~16 .lut_mask = 16'hA50A;
defparam \my_vga_xy_controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N6
cycloneive_lcell_comb \my_vga_xy_controller|xCounter~1 (
// Equation(s):
// \my_vga_xy_controller|xCounter~1_combout  = (!\my_vga_xy_controller|Equal0~2_combout  & \my_vga_xy_controller|Add0~16_combout )

	.dataa(gnd),
	.datab(\my_vga_xy_controller|Equal0~2_combout ),
	.datac(gnd),
	.datad(\my_vga_xy_controller|Add0~16_combout ),
	.cin(gnd),
	.combout(\my_vga_xy_controller|xCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|xCounter~1 .lut_mask = 16'h3300;
defparam \my_vga_xy_controller|xCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N7
dffeas \my_vga_xy_controller|xCounter[8] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\my_vga_xy_controller|xCounter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vga_xy_controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vga_xy_controller|xCounter[8] .is_wysiwyg = "true";
defparam \my_vga_xy_controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N30
cycloneive_lcell_comb \my_vga_xy_controller|Add0~18 (
// Equation(s):
// \my_vga_xy_controller|Add0~18_combout  = \my_vga_xy_controller|xCounter [9] $ (\my_vga_xy_controller|Add0~17 )

	.dataa(gnd),
	.datab(\my_vga_xy_controller|xCounter [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_vga_xy_controller|Add0~17 ),
	.combout(\my_vga_xy_controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|Add0~18 .lut_mask = 16'h3C3C;
defparam \my_vga_xy_controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N4
cycloneive_lcell_comb \my_vga_xy_controller|xCounter~0 (
// Equation(s):
// \my_vga_xy_controller|xCounter~0_combout  = (\my_vga_xy_controller|Add0~18_combout  & !\my_vga_xy_controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_vga_xy_controller|Add0~18_combout ),
	.datad(\my_vga_xy_controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\my_vga_xy_controller|xCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|xCounter~0 .lut_mask = 16'h00F0;
defparam \my_vga_xy_controller|xCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N5
dffeas \my_vga_xy_controller|xCounter[9] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\my_vga_xy_controller|xCounter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vga_xy_controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vga_xy_controller|xCounter[9] .is_wysiwyg = "true";
defparam \my_vga_xy_controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N0
cycloneive_lcell_comb \mySystem|LessThan4~1 (
// Equation(s):
// \mySystem|LessThan4~1_cout  = CARRY((\mySystem|myProcessor|myDatapath|x_position [0] & !\my_vga_xy_controller|xCounter [2]))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [0]),
	.datab(\my_vga_xy_controller|xCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\mySystem|LessThan4~1_cout ));
// synopsys translate_off
defparam \mySystem|LessThan4~1 .lut_mask = 16'h0022;
defparam \mySystem|LessThan4~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N2
cycloneive_lcell_comb \mySystem|LessThan4~3 (
// Equation(s):
// \mySystem|LessThan4~3_cout  = CARRY((\mySystem|myProcessor|myDatapath|x_position [1] & (\my_vga_xy_controller|xCounter [3] & !\mySystem|LessThan4~1_cout )) # (!\mySystem|myProcessor|myDatapath|x_position [1] & ((\my_vga_xy_controller|xCounter [3]) # 
// (!\mySystem|LessThan4~1_cout ))))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [1]),
	.datab(\my_vga_xy_controller|xCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan4~1_cout ),
	.combout(),
	.cout(\mySystem|LessThan4~3_cout ));
// synopsys translate_off
defparam \mySystem|LessThan4~3 .lut_mask = 16'h004D;
defparam \mySystem|LessThan4~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N4
cycloneive_lcell_comb \mySystem|LessThan4~5 (
// Equation(s):
// \mySystem|LessThan4~5_cout  = CARRY((\mySystem|myProcessor|myDatapath|x_position [2] & ((!\mySystem|LessThan4~3_cout ) # (!\my_vga_xy_controller|xCounter [4]))) # (!\mySystem|myProcessor|myDatapath|x_position [2] & (!\my_vga_xy_controller|xCounter [4] & 
// !\mySystem|LessThan4~3_cout )))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [2]),
	.datab(\my_vga_xy_controller|xCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan4~3_cout ),
	.combout(),
	.cout(\mySystem|LessThan4~5_cout ));
// synopsys translate_off
defparam \mySystem|LessThan4~5 .lut_mask = 16'h002B;
defparam \mySystem|LessThan4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N6
cycloneive_lcell_comb \mySystem|LessThan4~7 (
// Equation(s):
// \mySystem|LessThan4~7_cout  = CARRY((\mySystem|myProcessor|myDatapath|x_position [3] & (\my_vga_xy_controller|xCounter [5] & !\mySystem|LessThan4~5_cout )) # (!\mySystem|myProcessor|myDatapath|x_position [3] & ((\my_vga_xy_controller|xCounter [5]) # 
// (!\mySystem|LessThan4~5_cout ))))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [3]),
	.datab(\my_vga_xy_controller|xCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan4~5_cout ),
	.combout(),
	.cout(\mySystem|LessThan4~7_cout ));
// synopsys translate_off
defparam \mySystem|LessThan4~7 .lut_mask = 16'h004D;
defparam \mySystem|LessThan4~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N8
cycloneive_lcell_comb \mySystem|LessThan4~9 (
// Equation(s):
// \mySystem|LessThan4~9_cout  = CARRY((\my_vga_xy_controller|xCounter [6] & (\mySystem|myProcessor|myDatapath|x_position [4] & !\mySystem|LessThan4~7_cout )) # (!\my_vga_xy_controller|xCounter [6] & ((\mySystem|myProcessor|myDatapath|x_position [4]) # 
// (!\mySystem|LessThan4~7_cout ))))

	.dataa(\my_vga_xy_controller|xCounter [6]),
	.datab(\mySystem|myProcessor|myDatapath|x_position [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan4~7_cout ),
	.combout(),
	.cout(\mySystem|LessThan4~9_cout ));
// synopsys translate_off
defparam \mySystem|LessThan4~9 .lut_mask = 16'h004D;
defparam \mySystem|LessThan4~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N10
cycloneive_lcell_comb \mySystem|LessThan4~11 (
// Equation(s):
// \mySystem|LessThan4~11_cout  = CARRY((\mySystem|myProcessor|myDatapath|x_position [5] & (\my_vga_xy_controller|xCounter [7] & !\mySystem|LessThan4~9_cout )) # (!\mySystem|myProcessor|myDatapath|x_position [5] & ((\my_vga_xy_controller|xCounter [7]) # 
// (!\mySystem|LessThan4~9_cout ))))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [5]),
	.datab(\my_vga_xy_controller|xCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan4~9_cout ),
	.combout(),
	.cout(\mySystem|LessThan4~11_cout ));
// synopsys translate_off
defparam \mySystem|LessThan4~11 .lut_mask = 16'h004D;
defparam \mySystem|LessThan4~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N12
cycloneive_lcell_comb \mySystem|LessThan4~13 (
// Equation(s):
// \mySystem|LessThan4~13_cout  = CARRY((\mySystem|myProcessor|myDatapath|x_position [6] & ((!\mySystem|LessThan4~11_cout ) # (!\my_vga_xy_controller|xCounter [8]))) # (!\mySystem|myProcessor|myDatapath|x_position [6] & (!\my_vga_xy_controller|xCounter [8] & 
// !\mySystem|LessThan4~11_cout )))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [6]),
	.datab(\my_vga_xy_controller|xCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan4~11_cout ),
	.combout(),
	.cout(\mySystem|LessThan4~13_cout ));
// synopsys translate_off
defparam \mySystem|LessThan4~13 .lut_mask = 16'h002B;
defparam \mySystem|LessThan4~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N14
cycloneive_lcell_comb \mySystem|LessThan4~14 (
// Equation(s):
// \mySystem|LessThan4~14_combout  = (\mySystem|myProcessor|myDatapath|x_position [7] & ((\mySystem|LessThan4~13_cout ) # (!\my_vga_xy_controller|xCounter [9]))) # (!\mySystem|myProcessor|myDatapath|x_position [7] & (\mySystem|LessThan4~13_cout  & 
// !\my_vga_xy_controller|xCounter [9]))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_vga_xy_controller|xCounter [9]),
	.cin(\mySystem|LessThan4~13_cout ),
	.combout(\mySystem|LessThan4~14_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|LessThan4~14 .lut_mask = 16'hA0FA;
defparam \mySystem|LessThan4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N2
cycloneive_lcell_comb \my_vga_xy_controller|Add1~0 (
// Equation(s):
// \my_vga_xy_controller|Add1~0_combout  = \my_vga_xy_controller|yCounter [0] $ (VCC)
// \my_vga_xy_controller|Add1~1  = CARRY(\my_vga_xy_controller|yCounter [0])

	.dataa(\my_vga_xy_controller|yCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_vga_xy_controller|Add1~0_combout ),
	.cout(\my_vga_xy_controller|Add1~1 ));
// synopsys translate_off
defparam \my_vga_xy_controller|Add1~0 .lut_mask = 16'h55AA;
defparam \my_vga_xy_controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N30
cycloneive_lcell_comb \my_vga_xy_controller|always2~0 (
// Equation(s):
// \my_vga_xy_controller|always2~0_combout  = (!\my_vga_xy_controller|yCounter [8] & (!\my_vga_xy_controller|yCounter [5] & (!\my_vga_xy_controller|yCounter [7] & !\my_vga_xy_controller|yCounter [6])))

	.dataa(\my_vga_xy_controller|yCounter [8]),
	.datab(\my_vga_xy_controller|yCounter [5]),
	.datac(\my_vga_xy_controller|yCounter [7]),
	.datad(\my_vga_xy_controller|yCounter [6]),
	.cin(gnd),
	.combout(\my_vga_xy_controller|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|always2~0 .lut_mask = 16'h0001;
defparam \my_vga_xy_controller|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N0
cycloneive_lcell_comb \my_vga_xy_controller|always2~1 (
// Equation(s):
// \my_vga_xy_controller|always2~1_combout  = (!\my_vga_xy_controller|yCounter [4] & (!\my_vga_xy_controller|yCounter [1] & (!\my_vga_xy_controller|yCounter [0] & \my_vga_xy_controller|yCounter [3])))

	.dataa(\my_vga_xy_controller|yCounter [4]),
	.datab(\my_vga_xy_controller|yCounter [1]),
	.datac(\my_vga_xy_controller|yCounter [0]),
	.datad(\my_vga_xy_controller|yCounter [3]),
	.cin(gnd),
	.combout(\my_vga_xy_controller|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|always2~1 .lut_mask = 16'h0100;
defparam \my_vga_xy_controller|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N18
cycloneive_lcell_comb \my_vga_xy_controller|Add1~16 (
// Equation(s):
// \my_vga_xy_controller|Add1~16_combout  = (\my_vga_xy_controller|yCounter [8] & (\my_vga_xy_controller|Add1~15  $ (GND))) # (!\my_vga_xy_controller|yCounter [8] & (!\my_vga_xy_controller|Add1~15  & VCC))
// \my_vga_xy_controller|Add1~17  = CARRY((\my_vga_xy_controller|yCounter [8] & !\my_vga_xy_controller|Add1~15 ))

	.dataa(\my_vga_xy_controller|yCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_vga_xy_controller|Add1~15 ),
	.combout(\my_vga_xy_controller|Add1~16_combout ),
	.cout(\my_vga_xy_controller|Add1~17 ));
// synopsys translate_off
defparam \my_vga_xy_controller|Add1~16 .lut_mask = 16'hA50A;
defparam \my_vga_xy_controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N20
cycloneive_lcell_comb \my_vga_xy_controller|Add1~18 (
// Equation(s):
// \my_vga_xy_controller|Add1~18_combout  = \my_vga_xy_controller|Add1~17  $ (\my_vga_xy_controller|yCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_vga_xy_controller|yCounter [9]),
	.cin(\my_vga_xy_controller|Add1~17 ),
	.combout(\my_vga_xy_controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|Add1~18 .lut_mask = 16'h0FF0;
defparam \my_vga_xy_controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N30
cycloneive_lcell_comb \my_vga_xy_controller|yCounter[9]~9 (
// Equation(s):
// \my_vga_xy_controller|yCounter[9]~9_combout  = (\my_vga_xy_controller|Equal0~2_combout  & (\my_vga_xy_controller|Add1~18_combout  & ((!\my_vga_xy_controller|always2~2_combout )))) # (!\my_vga_xy_controller|Equal0~2_combout  & 
// (((\my_vga_xy_controller|yCounter [9]))))

	.dataa(\my_vga_xy_controller|Equal0~2_combout ),
	.datab(\my_vga_xy_controller|Add1~18_combout ),
	.datac(\my_vga_xy_controller|yCounter [9]),
	.datad(\my_vga_xy_controller|always2~2_combout ),
	.cin(gnd),
	.combout(\my_vga_xy_controller|yCounter[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|yCounter[9]~9 .lut_mask = 16'h50D8;
defparam \my_vga_xy_controller|yCounter[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y46_N31
dffeas \my_vga_xy_controller|yCounter[9] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\my_vga_xy_controller|yCounter[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vga_xy_controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vga_xy_controller|yCounter[9] .is_wysiwyg = "true";
defparam \my_vga_xy_controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N24
cycloneive_lcell_comb \my_vga_xy_controller|always2~2 (
// Equation(s):
// \my_vga_xy_controller|always2~2_combout  = (\my_vga_xy_controller|always2~0_combout  & (\my_vga_xy_controller|always2~1_combout  & (\my_vga_xy_controller|yCounter [9] & \my_vga_xy_controller|yCounter [2])))

	.dataa(\my_vga_xy_controller|always2~0_combout ),
	.datab(\my_vga_xy_controller|always2~1_combout ),
	.datac(\my_vga_xy_controller|yCounter [9]),
	.datad(\my_vga_xy_controller|yCounter [2]),
	.cin(gnd),
	.combout(\my_vga_xy_controller|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|always2~2 .lut_mask = 16'h8000;
defparam \my_vga_xy_controller|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N22
cycloneive_lcell_comb \my_vga_xy_controller|yCounter[0]~8 (
// Equation(s):
// \my_vga_xy_controller|yCounter[0]~8_combout  = (\my_vga_xy_controller|Equal0~2_combout  & (\my_vga_xy_controller|Add1~0_combout  & ((!\my_vga_xy_controller|always2~2_combout )))) # (!\my_vga_xy_controller|Equal0~2_combout  & 
// (((\my_vga_xy_controller|yCounter [0]))))

	.dataa(\my_vga_xy_controller|Equal0~2_combout ),
	.datab(\my_vga_xy_controller|Add1~0_combout ),
	.datac(\my_vga_xy_controller|yCounter [0]),
	.datad(\my_vga_xy_controller|always2~2_combout ),
	.cin(gnd),
	.combout(\my_vga_xy_controller|yCounter[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|yCounter[0]~8 .lut_mask = 16'h50D8;
defparam \my_vga_xy_controller|yCounter[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y46_N23
dffeas \my_vga_xy_controller|yCounter[0] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\my_vga_xy_controller|yCounter[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vga_xy_controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vga_xy_controller|yCounter[0] .is_wysiwyg = "true";
defparam \my_vga_xy_controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N4
cycloneive_lcell_comb \my_vga_xy_controller|Add1~2 (
// Equation(s):
// \my_vga_xy_controller|Add1~2_combout  = (\my_vga_xy_controller|yCounter [1] & (!\my_vga_xy_controller|Add1~1 )) # (!\my_vga_xy_controller|yCounter [1] & ((\my_vga_xy_controller|Add1~1 ) # (GND)))
// \my_vga_xy_controller|Add1~3  = CARRY((!\my_vga_xy_controller|Add1~1 ) # (!\my_vga_xy_controller|yCounter [1]))

	.dataa(gnd),
	.datab(\my_vga_xy_controller|yCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_vga_xy_controller|Add1~1 ),
	.combout(\my_vga_xy_controller|Add1~2_combout ),
	.cout(\my_vga_xy_controller|Add1~3 ));
// synopsys translate_off
defparam \my_vga_xy_controller|Add1~2 .lut_mask = 16'h3C3F;
defparam \my_vga_xy_controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N28
cycloneive_lcell_comb \my_vga_xy_controller|yCounter[1]~7 (
// Equation(s):
// \my_vga_xy_controller|yCounter[1]~7_combout  = (\my_vga_xy_controller|Equal0~2_combout  & (\my_vga_xy_controller|Add1~2_combout  & ((!\my_vga_xy_controller|always2~2_combout )))) # (!\my_vga_xy_controller|Equal0~2_combout  & 
// (((\my_vga_xy_controller|yCounter [1]))))

	.dataa(\my_vga_xy_controller|Equal0~2_combout ),
	.datab(\my_vga_xy_controller|Add1~2_combout ),
	.datac(\my_vga_xy_controller|yCounter [1]),
	.datad(\my_vga_xy_controller|always2~2_combout ),
	.cin(gnd),
	.combout(\my_vga_xy_controller|yCounter[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|yCounter[1]~7 .lut_mask = 16'h50D8;
defparam \my_vga_xy_controller|yCounter[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y46_N29
dffeas \my_vga_xy_controller|yCounter[1] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\my_vga_xy_controller|yCounter[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vga_xy_controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vga_xy_controller|yCounter[1] .is_wysiwyg = "true";
defparam \my_vga_xy_controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N6
cycloneive_lcell_comb \my_vga_xy_controller|Add1~4 (
// Equation(s):
// \my_vga_xy_controller|Add1~4_combout  = (\my_vga_xy_controller|yCounter [2] & (\my_vga_xy_controller|Add1~3  $ (GND))) # (!\my_vga_xy_controller|yCounter [2] & (!\my_vga_xy_controller|Add1~3  & VCC))
// \my_vga_xy_controller|Add1~5  = CARRY((\my_vga_xy_controller|yCounter [2] & !\my_vga_xy_controller|Add1~3 ))

	.dataa(gnd),
	.datab(\my_vga_xy_controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_vga_xy_controller|Add1~3 ),
	.combout(\my_vga_xy_controller|Add1~4_combout ),
	.cout(\my_vga_xy_controller|Add1~5 ));
// synopsys translate_off
defparam \my_vga_xy_controller|Add1~4 .lut_mask = 16'hC30C;
defparam \my_vga_xy_controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N28
cycloneive_lcell_comb \my_vga_xy_controller|yCounter[2]~6 (
// Equation(s):
// \my_vga_xy_controller|yCounter[2]~6_combout  = (\my_vga_xy_controller|Equal0~2_combout  & (\my_vga_xy_controller|Add1~4_combout  & ((!\my_vga_xy_controller|always2~2_combout )))) # (!\my_vga_xy_controller|Equal0~2_combout  & 
// (((\my_vga_xy_controller|yCounter [2]))))

	.dataa(\my_vga_xy_controller|Equal0~2_combout ),
	.datab(\my_vga_xy_controller|Add1~4_combout ),
	.datac(\my_vga_xy_controller|yCounter [2]),
	.datad(\my_vga_xy_controller|always2~2_combout ),
	.cin(gnd),
	.combout(\my_vga_xy_controller|yCounter[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|yCounter[2]~6 .lut_mask = 16'h50D8;
defparam \my_vga_xy_controller|yCounter[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y46_N29
dffeas \my_vga_xy_controller|yCounter[2] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\my_vga_xy_controller|yCounter[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vga_xy_controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vga_xy_controller|yCounter[2] .is_wysiwyg = "true";
defparam \my_vga_xy_controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N8
cycloneive_lcell_comb \my_vga_xy_controller|Add1~6 (
// Equation(s):
// \my_vga_xy_controller|Add1~6_combout  = (\my_vga_xy_controller|yCounter [3] & (!\my_vga_xy_controller|Add1~5 )) # (!\my_vga_xy_controller|yCounter [3] & ((\my_vga_xy_controller|Add1~5 ) # (GND)))
// \my_vga_xy_controller|Add1~7  = CARRY((!\my_vga_xy_controller|Add1~5 ) # (!\my_vga_xy_controller|yCounter [3]))

	.dataa(gnd),
	.datab(\my_vga_xy_controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_vga_xy_controller|Add1~5 ),
	.combout(\my_vga_xy_controller|Add1~6_combout ),
	.cout(\my_vga_xy_controller|Add1~7 ));
// synopsys translate_off
defparam \my_vga_xy_controller|Add1~6 .lut_mask = 16'h3C3F;
defparam \my_vga_xy_controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N26
cycloneive_lcell_comb \my_vga_xy_controller|yCounter[3]~5 (
// Equation(s):
// \my_vga_xy_controller|yCounter[3]~5_combout  = (\my_vga_xy_controller|Equal0~2_combout  & (\my_vga_xy_controller|Add1~6_combout  & (!\my_vga_xy_controller|always2~2_combout ))) # (!\my_vga_xy_controller|Equal0~2_combout  & 
// (((\my_vga_xy_controller|yCounter [3]))))

	.dataa(\my_vga_xy_controller|Add1~6_combout ),
	.datab(\my_vga_xy_controller|always2~2_combout ),
	.datac(\my_vga_xy_controller|yCounter [3]),
	.datad(\my_vga_xy_controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\my_vga_xy_controller|yCounter[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|yCounter[3]~5 .lut_mask = 16'h22F0;
defparam \my_vga_xy_controller|yCounter[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y46_N27
dffeas \my_vga_xy_controller|yCounter[3] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\my_vga_xy_controller|yCounter[3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vga_xy_controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vga_xy_controller|yCounter[3] .is_wysiwyg = "true";
defparam \my_vga_xy_controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N10
cycloneive_lcell_comb \my_vga_xy_controller|Add1~8 (
// Equation(s):
// \my_vga_xy_controller|Add1~8_combout  = (\my_vga_xy_controller|yCounter [4] & (\my_vga_xy_controller|Add1~7  $ (GND))) # (!\my_vga_xy_controller|yCounter [4] & (!\my_vga_xy_controller|Add1~7  & VCC))
// \my_vga_xy_controller|Add1~9  = CARRY((\my_vga_xy_controller|yCounter [4] & !\my_vga_xy_controller|Add1~7 ))

	.dataa(\my_vga_xy_controller|yCounter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_vga_xy_controller|Add1~7 ),
	.combout(\my_vga_xy_controller|Add1~8_combout ),
	.cout(\my_vga_xy_controller|Add1~9 ));
// synopsys translate_off
defparam \my_vga_xy_controller|Add1~8 .lut_mask = 16'hA50A;
defparam \my_vga_xy_controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N4
cycloneive_lcell_comb \my_vga_xy_controller|yCounter[4]~4 (
// Equation(s):
// \my_vga_xy_controller|yCounter[4]~4_combout  = (\my_vga_xy_controller|Equal0~2_combout  & (\my_vga_xy_controller|Add1~8_combout  & (!\my_vga_xy_controller|always2~2_combout ))) # (!\my_vga_xy_controller|Equal0~2_combout  & 
// (((\my_vga_xy_controller|yCounter [4]))))

	.dataa(\my_vga_xy_controller|Add1~8_combout ),
	.datab(\my_vga_xy_controller|always2~2_combout ),
	.datac(\my_vga_xy_controller|yCounter [4]),
	.datad(\my_vga_xy_controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\my_vga_xy_controller|yCounter[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|yCounter[4]~4 .lut_mask = 16'h22F0;
defparam \my_vga_xy_controller|yCounter[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y46_N5
dffeas \my_vga_xy_controller|yCounter[4] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\my_vga_xy_controller|yCounter[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vga_xy_controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vga_xy_controller|yCounter[4] .is_wysiwyg = "true";
defparam \my_vga_xy_controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N12
cycloneive_lcell_comb \my_vga_xy_controller|Add1~10 (
// Equation(s):
// \my_vga_xy_controller|Add1~10_combout  = (\my_vga_xy_controller|yCounter [5] & (!\my_vga_xy_controller|Add1~9 )) # (!\my_vga_xy_controller|yCounter [5] & ((\my_vga_xy_controller|Add1~9 ) # (GND)))
// \my_vga_xy_controller|Add1~11  = CARRY((!\my_vga_xy_controller|Add1~9 ) # (!\my_vga_xy_controller|yCounter [5]))

	.dataa(gnd),
	.datab(\my_vga_xy_controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_vga_xy_controller|Add1~9 ),
	.combout(\my_vga_xy_controller|Add1~10_combout ),
	.cout(\my_vga_xy_controller|Add1~11 ));
// synopsys translate_off
defparam \my_vga_xy_controller|Add1~10 .lut_mask = 16'h3C3F;
defparam \my_vga_xy_controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N2
cycloneive_lcell_comb \my_vga_xy_controller|yCounter[5]~3 (
// Equation(s):
// \my_vga_xy_controller|yCounter[5]~3_combout  = (\my_vga_xy_controller|Equal0~2_combout  & (\my_vga_xy_controller|Add1~10_combout  & (!\my_vga_xy_controller|always2~2_combout ))) # (!\my_vga_xy_controller|Equal0~2_combout  & 
// (((\my_vga_xy_controller|yCounter [5]))))

	.dataa(\my_vga_xy_controller|Add1~10_combout ),
	.datab(\my_vga_xy_controller|always2~2_combout ),
	.datac(\my_vga_xy_controller|yCounter [5]),
	.datad(\my_vga_xy_controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\my_vga_xy_controller|yCounter[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|yCounter[5]~3 .lut_mask = 16'h22F0;
defparam \my_vga_xy_controller|yCounter[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y46_N3
dffeas \my_vga_xy_controller|yCounter[5] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\my_vga_xy_controller|yCounter[5]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vga_xy_controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vga_xy_controller|yCounter[5] .is_wysiwyg = "true";
defparam \my_vga_xy_controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N14
cycloneive_lcell_comb \my_vga_xy_controller|Add1~12 (
// Equation(s):
// \my_vga_xy_controller|Add1~12_combout  = (\my_vga_xy_controller|yCounter [6] & (\my_vga_xy_controller|Add1~11  $ (GND))) # (!\my_vga_xy_controller|yCounter [6] & (!\my_vga_xy_controller|Add1~11  & VCC))
// \my_vga_xy_controller|Add1~13  = CARRY((\my_vga_xy_controller|yCounter [6] & !\my_vga_xy_controller|Add1~11 ))

	.dataa(gnd),
	.datab(\my_vga_xy_controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_vga_xy_controller|Add1~11 ),
	.combout(\my_vga_xy_controller|Add1~12_combout ),
	.cout(\my_vga_xy_controller|Add1~13 ));
// synopsys translate_off
defparam \my_vga_xy_controller|Add1~12 .lut_mask = 16'hC30C;
defparam \my_vga_xy_controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N0
cycloneive_lcell_comb \my_vga_xy_controller|yCounter[6]~2 (
// Equation(s):
// \my_vga_xy_controller|yCounter[6]~2_combout  = (\my_vga_xy_controller|Equal0~2_combout  & (\my_vga_xy_controller|Add1~12_combout  & (!\my_vga_xy_controller|always2~2_combout ))) # (!\my_vga_xy_controller|Equal0~2_combout  & 
// (((\my_vga_xy_controller|yCounter [6]))))

	.dataa(\my_vga_xy_controller|Add1~12_combout ),
	.datab(\my_vga_xy_controller|always2~2_combout ),
	.datac(\my_vga_xy_controller|yCounter [6]),
	.datad(\my_vga_xy_controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\my_vga_xy_controller|yCounter[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|yCounter[6]~2 .lut_mask = 16'h22F0;
defparam \my_vga_xy_controller|yCounter[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y46_N1
dffeas \my_vga_xy_controller|yCounter[6] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\my_vga_xy_controller|yCounter[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vga_xy_controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vga_xy_controller|yCounter[6] .is_wysiwyg = "true";
defparam \my_vga_xy_controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N16
cycloneive_lcell_comb \my_vga_xy_controller|Add1~14 (
// Equation(s):
// \my_vga_xy_controller|Add1~14_combout  = (\my_vga_xy_controller|yCounter [7] & (!\my_vga_xy_controller|Add1~13 )) # (!\my_vga_xy_controller|yCounter [7] & ((\my_vga_xy_controller|Add1~13 ) # (GND)))
// \my_vga_xy_controller|Add1~15  = CARRY((!\my_vga_xy_controller|Add1~13 ) # (!\my_vga_xy_controller|yCounter [7]))

	.dataa(\my_vga_xy_controller|yCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_vga_xy_controller|Add1~13 ),
	.combout(\my_vga_xy_controller|Add1~14_combout ),
	.cout(\my_vga_xy_controller|Add1~15 ));
// synopsys translate_off
defparam \my_vga_xy_controller|Add1~14 .lut_mask = 16'h5A5F;
defparam \my_vga_xy_controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N6
cycloneive_lcell_comb \my_vga_xy_controller|yCounter[7]~1 (
// Equation(s):
// \my_vga_xy_controller|yCounter[7]~1_combout  = (\my_vga_xy_controller|Equal0~2_combout  & (\my_vga_xy_controller|Add1~14_combout  & (!\my_vga_xy_controller|always2~2_combout ))) # (!\my_vga_xy_controller|Equal0~2_combout  & 
// (((\my_vga_xy_controller|yCounter [7]))))

	.dataa(\my_vga_xy_controller|Add1~14_combout ),
	.datab(\my_vga_xy_controller|always2~2_combout ),
	.datac(\my_vga_xy_controller|yCounter [7]),
	.datad(\my_vga_xy_controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\my_vga_xy_controller|yCounter[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|yCounter[7]~1 .lut_mask = 16'h22F0;
defparam \my_vga_xy_controller|yCounter[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y46_N7
dffeas \my_vga_xy_controller|yCounter[7] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\my_vga_xy_controller|yCounter[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vga_xy_controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vga_xy_controller|yCounter[7] .is_wysiwyg = "true";
defparam \my_vga_xy_controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N8
cycloneive_lcell_comb \my_vga_xy_controller|yCounter[8]~0 (
// Equation(s):
// \my_vga_xy_controller|yCounter[8]~0_combout  = (\my_vga_xy_controller|Equal0~2_combout  & (\my_vga_xy_controller|Add1~16_combout  & ((!\my_vga_xy_controller|always2~2_combout )))) # (!\my_vga_xy_controller|Equal0~2_combout  & 
// (((\my_vga_xy_controller|yCounter [8]))))

	.dataa(\my_vga_xy_controller|Equal0~2_combout ),
	.datab(\my_vga_xy_controller|Add1~16_combout ),
	.datac(\my_vga_xy_controller|yCounter [8]),
	.datad(\my_vga_xy_controller|always2~2_combout ),
	.cin(gnd),
	.combout(\my_vga_xy_controller|yCounter[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|yCounter[8]~0 .lut_mask = 16'h50D8;
defparam \my_vga_xy_controller|yCounter[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y46_N9
dffeas \my_vga_xy_controller|yCounter[8] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\my_vga_xy_controller|yCounter[8]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vga_xy_controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vga_xy_controller|yCounter[8] .is_wysiwyg = "true";
defparam \my_vga_xy_controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N22
cycloneive_lcell_comb \mySystem|myProcessor|myController|state~25 (
// Equation(s):
// \mySystem|myProcessor|myController|state~25_combout  = (\mySystem|myProcessor|myController|state.CHOOSE_DIRECTION~q  & (\KEY[2]~input_o  & (!\myGet_direction|direction [1] & \myGet_direction|direction [0])))

	.dataa(\mySystem|myProcessor|myController|state.CHOOSE_DIRECTION~q ),
	.datab(\KEY[2]~input_o ),
	.datac(\myGet_direction|direction [1]),
	.datad(\myGet_direction|direction [0]),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myController|state~25_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myController|state~25 .lut_mask = 16'h0800;
defparam \mySystem|myProcessor|myController|state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y40_N23
dffeas \mySystem|myProcessor|myController|state.MOVE_DOWN (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myController|state~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myController|state.MOVE_DOWN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myController|state.MOVE_DOWN .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myController|state.MOVE_DOWN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N0
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|y_position[0]~7 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|y_position[0]~7_combout  = \mySystem|myProcessor|myDatapath|y_position [0] $ (VCC)
// \mySystem|myProcessor|myDatapath|y_position[0]~8  = CARRY(\mySystem|myProcessor|myDatapath|y_position [0])

	.dataa(gnd),
	.datab(\mySystem|myProcessor|myDatapath|y_position [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myDatapath|y_position[0]~7_combout ),
	.cout(\mySystem|myProcessor|myDatapath|y_position[0]~8 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|y_position[0]~7 .lut_mask = 16'h33CC;
defparam \mySystem|myProcessor|myDatapath|y_position[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N24
cycloneive_lcell_comb \mySystem|myProcessor|myController|state~26 (
// Equation(s):
// \mySystem|myProcessor|myController|state~26_combout  = (\mySystem|myProcessor|myController|state.CHOOSE_DIRECTION~q  & (\KEY[2]~input_o  & (!\myGet_direction|direction [1] & !\myGet_direction|direction [0])))

	.dataa(\mySystem|myProcessor|myController|state.CHOOSE_DIRECTION~q ),
	.datab(\KEY[2]~input_o ),
	.datac(\myGet_direction|direction [1]),
	.datad(\myGet_direction|direction [0]),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myController|state~26_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myController|state~26 .lut_mask = 16'h0008;
defparam \mySystem|myProcessor|myController|state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y40_N25
dffeas \mySystem|myProcessor|myController|state.MOVE_UP (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myController|state~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myController|state.MOVE_UP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myController|state.MOVE_UP .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myController|state.MOVE_UP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N14
cycloneive_lcell_comb \mySystem|myProcessor|myController|WideOr1~0 (
// Equation(s):
// \mySystem|myProcessor|myController|WideOr1~0_combout  = (!\mySystem|myProcessor|myController|state.MOVE_UP~q  & !\mySystem|myProcessor|myController|state.MOVE_DOWN~q )

	.dataa(gnd),
	.datab(\mySystem|myProcessor|myController|state.MOVE_UP~q ),
	.datac(gnd),
	.datad(\mySystem|myProcessor|myController|state.MOVE_DOWN~q ),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myController|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myController|WideOr1~0 .lut_mask = 16'h0033;
defparam \mySystem|myProcessor|myController|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N14
cycloneive_lcell_comb \mySystem|myProcessor|myController|WideOr1 (
// Equation(s):
// \mySystem|myProcessor|myController|WideOr1~combout  = (\mySystem|myProcessor|myController|state.MOVE_UP~q ) # ((\mySystem|myProcessor|myController|state.MOVE_DOWN~q ) # (!\mySystem|myProcessor|myController|state.OPENING_SCREEN~q ))

	.dataa(gnd),
	.datab(\mySystem|myProcessor|myController|state.MOVE_UP~q ),
	.datac(\mySystem|myProcessor|myController|state.MOVE_DOWN~q ),
	.datad(\mySystem|myProcessor|myController|state.OPENING_SCREEN~q ),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myController|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myController|WideOr1 .lut_mask = 16'hFCFF;
defparam \mySystem|myProcessor|myController|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y40_N1
dffeas \mySystem|myProcessor|myDatapath|y_position[0] (
	.clk(\CLOCK_50~input_o ),
	.d(\mySystem|myProcessor|myDatapath|y_position[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mySystem|myProcessor|myController|WideOr1~0_combout ),
	.ena(\mySystem|myProcessor|myController|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|y_position [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|y_position[0] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|y_position[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N2
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|y_position[1]~9 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|y_position[1]~9_combout  = (\mySystem|myProcessor|myDatapath|y_position [1] & ((\mySystem|myProcessor|myController|state.MOVE_DOWN~q  & (!\mySystem|myProcessor|myDatapath|y_position[0]~8 )) # 
// (!\mySystem|myProcessor|myController|state.MOVE_DOWN~q  & (\mySystem|myProcessor|myDatapath|y_position[0]~8  & VCC)))) # (!\mySystem|myProcessor|myDatapath|y_position [1] & ((\mySystem|myProcessor|myController|state.MOVE_DOWN~q  & 
// ((\mySystem|myProcessor|myDatapath|y_position[0]~8 ) # (GND))) # (!\mySystem|myProcessor|myController|state.MOVE_DOWN~q  & (!\mySystem|myProcessor|myDatapath|y_position[0]~8 ))))
// \mySystem|myProcessor|myDatapath|y_position[1]~10  = CARRY((\mySystem|myProcessor|myDatapath|y_position [1] & (\mySystem|myProcessor|myController|state.MOVE_DOWN~q  & !\mySystem|myProcessor|myDatapath|y_position[0]~8 )) # 
// (!\mySystem|myProcessor|myDatapath|y_position [1] & ((\mySystem|myProcessor|myController|state.MOVE_DOWN~q ) # (!\mySystem|myProcessor|myDatapath|y_position[0]~8 ))))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [1]),
	.datab(\mySystem|myProcessor|myController|state.MOVE_DOWN~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|y_position[0]~8 ),
	.combout(\mySystem|myProcessor|myDatapath|y_position[1]~9_combout ),
	.cout(\mySystem|myProcessor|myDatapath|y_position[1]~10 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|y_position[1]~9 .lut_mask = 16'h694D;
defparam \mySystem|myProcessor|myDatapath|y_position[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y40_N3
dffeas \mySystem|myProcessor|myDatapath|y_position[1] (
	.clk(\CLOCK_50~input_o ),
	.d(\mySystem|myProcessor|myDatapath|y_position[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mySystem|myProcessor|myController|WideOr1~0_combout ),
	.ena(\mySystem|myProcessor|myController|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|y_position [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|y_position[1] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|y_position[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N4
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|y_position[2]~11 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|y_position[2]~11_combout  = ((\mySystem|myProcessor|myDatapath|y_position [2] $ (\mySystem|myProcessor|myController|state.MOVE_DOWN~q  $ (\mySystem|myProcessor|myDatapath|y_position[1]~10 )))) # (GND)
// \mySystem|myProcessor|myDatapath|y_position[2]~12  = CARRY((\mySystem|myProcessor|myDatapath|y_position [2] & ((!\mySystem|myProcessor|myDatapath|y_position[1]~10 ) # (!\mySystem|myProcessor|myController|state.MOVE_DOWN~q ))) # 
// (!\mySystem|myProcessor|myDatapath|y_position [2] & (!\mySystem|myProcessor|myController|state.MOVE_DOWN~q  & !\mySystem|myProcessor|myDatapath|y_position[1]~10 )))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [2]),
	.datab(\mySystem|myProcessor|myController|state.MOVE_DOWN~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|y_position[1]~10 ),
	.combout(\mySystem|myProcessor|myDatapath|y_position[2]~11_combout ),
	.cout(\mySystem|myProcessor|myDatapath|y_position[2]~12 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|y_position[2]~11 .lut_mask = 16'h962B;
defparam \mySystem|myProcessor|myDatapath|y_position[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y40_N5
dffeas \mySystem|myProcessor|myDatapath|y_position[2] (
	.clk(\CLOCK_50~input_o ),
	.d(\mySystem|myProcessor|myDatapath|y_position[2]~11_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mySystem|myProcessor|myController|WideOr1~0_combout ),
	.ena(\mySystem|myProcessor|myController|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|y_position [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|y_position[2] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|y_position[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N6
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|y_position[3]~13 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|y_position[3]~13_combout  = (\mySystem|myProcessor|myDatapath|y_position [3] & ((\mySystem|myProcessor|myController|state.MOVE_DOWN~q  & (!\mySystem|myProcessor|myDatapath|y_position[2]~12 )) # 
// (!\mySystem|myProcessor|myController|state.MOVE_DOWN~q  & (\mySystem|myProcessor|myDatapath|y_position[2]~12  & VCC)))) # (!\mySystem|myProcessor|myDatapath|y_position [3] & ((\mySystem|myProcessor|myController|state.MOVE_DOWN~q  & 
// ((\mySystem|myProcessor|myDatapath|y_position[2]~12 ) # (GND))) # (!\mySystem|myProcessor|myController|state.MOVE_DOWN~q  & (!\mySystem|myProcessor|myDatapath|y_position[2]~12 ))))
// \mySystem|myProcessor|myDatapath|y_position[3]~14  = CARRY((\mySystem|myProcessor|myDatapath|y_position [3] & (\mySystem|myProcessor|myController|state.MOVE_DOWN~q  & !\mySystem|myProcessor|myDatapath|y_position[2]~12 )) # 
// (!\mySystem|myProcessor|myDatapath|y_position [3] & ((\mySystem|myProcessor|myController|state.MOVE_DOWN~q ) # (!\mySystem|myProcessor|myDatapath|y_position[2]~12 ))))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [3]),
	.datab(\mySystem|myProcessor|myController|state.MOVE_DOWN~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|y_position[2]~12 ),
	.combout(\mySystem|myProcessor|myDatapath|y_position[3]~13_combout ),
	.cout(\mySystem|myProcessor|myDatapath|y_position[3]~14 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|y_position[3]~13 .lut_mask = 16'h694D;
defparam \mySystem|myProcessor|myDatapath|y_position[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y40_N7
dffeas \mySystem|myProcessor|myDatapath|y_position[3] (
	.clk(\CLOCK_50~input_o ),
	.d(\mySystem|myProcessor|myDatapath|y_position[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mySystem|myProcessor|myController|WideOr1~0_combout ),
	.ena(\mySystem|myProcessor|myController|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|y_position [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|y_position[3] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|y_position[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N8
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|y_position[4]~15 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|y_position[4]~15_combout  = ((\mySystem|myProcessor|myDatapath|y_position [4] $ (\mySystem|myProcessor|myController|state.MOVE_DOWN~q  $ (\mySystem|myProcessor|myDatapath|y_position[3]~14 )))) # (GND)
// \mySystem|myProcessor|myDatapath|y_position[4]~16  = CARRY((\mySystem|myProcessor|myDatapath|y_position [4] & ((!\mySystem|myProcessor|myDatapath|y_position[3]~14 ) # (!\mySystem|myProcessor|myController|state.MOVE_DOWN~q ))) # 
// (!\mySystem|myProcessor|myDatapath|y_position [4] & (!\mySystem|myProcessor|myController|state.MOVE_DOWN~q  & !\mySystem|myProcessor|myDatapath|y_position[3]~14 )))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [4]),
	.datab(\mySystem|myProcessor|myController|state.MOVE_DOWN~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|y_position[3]~14 ),
	.combout(\mySystem|myProcessor|myDatapath|y_position[4]~15_combout ),
	.cout(\mySystem|myProcessor|myDatapath|y_position[4]~16 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|y_position[4]~15 .lut_mask = 16'h962B;
defparam \mySystem|myProcessor|myDatapath|y_position[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y40_N9
dffeas \mySystem|myProcessor|myDatapath|y_position[4] (
	.clk(\CLOCK_50~input_o ),
	.d(\mySystem|myProcessor|myDatapath|y_position[4]~15_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mySystem|myProcessor|myController|WideOr1~0_combout ),
	.ena(\mySystem|myProcessor|myController|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|y_position [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|y_position[4] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|y_position[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N10
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|y_position[5]~17 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|y_position[5]~17_combout  = (\mySystem|myProcessor|myDatapath|y_position [5] & ((\mySystem|myProcessor|myController|state.MOVE_DOWN~q  & (!\mySystem|myProcessor|myDatapath|y_position[4]~16 )) # 
// (!\mySystem|myProcessor|myController|state.MOVE_DOWN~q  & (\mySystem|myProcessor|myDatapath|y_position[4]~16  & VCC)))) # (!\mySystem|myProcessor|myDatapath|y_position [5] & ((\mySystem|myProcessor|myController|state.MOVE_DOWN~q  & 
// ((\mySystem|myProcessor|myDatapath|y_position[4]~16 ) # (GND))) # (!\mySystem|myProcessor|myController|state.MOVE_DOWN~q  & (!\mySystem|myProcessor|myDatapath|y_position[4]~16 ))))
// \mySystem|myProcessor|myDatapath|y_position[5]~18  = CARRY((\mySystem|myProcessor|myDatapath|y_position [5] & (\mySystem|myProcessor|myController|state.MOVE_DOWN~q  & !\mySystem|myProcessor|myDatapath|y_position[4]~16 )) # 
// (!\mySystem|myProcessor|myDatapath|y_position [5] & ((\mySystem|myProcessor|myController|state.MOVE_DOWN~q ) # (!\mySystem|myProcessor|myDatapath|y_position[4]~16 ))))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [5]),
	.datab(\mySystem|myProcessor|myController|state.MOVE_DOWN~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|y_position[4]~16 ),
	.combout(\mySystem|myProcessor|myDatapath|y_position[5]~17_combout ),
	.cout(\mySystem|myProcessor|myDatapath|y_position[5]~18 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|y_position[5]~17 .lut_mask = 16'h694D;
defparam \mySystem|myProcessor|myDatapath|y_position[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y40_N11
dffeas \mySystem|myProcessor|myDatapath|y_position[5] (
	.clk(\CLOCK_50~input_o ),
	.d(\mySystem|myProcessor|myDatapath|y_position[5]~17_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mySystem|myProcessor|myController|WideOr1~0_combout ),
	.ena(\mySystem|myProcessor|myController|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|y_position [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|y_position[5] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|y_position[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N12
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|y_position[6]~19 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|y_position[6]~19_combout  = \mySystem|myProcessor|myDatapath|y_position [6] $ (\mySystem|myProcessor|myDatapath|y_position[5]~18  $ (\mySystem|myProcessor|myController|state.MOVE_DOWN~q ))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mySystem|myProcessor|myController|state.MOVE_DOWN~q ),
	.cin(\mySystem|myProcessor|myDatapath|y_position[5]~18 ),
	.combout(\mySystem|myProcessor|myDatapath|y_position[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|y_position[6]~19 .lut_mask = 16'hA55A;
defparam \mySystem|myProcessor|myDatapath|y_position[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y40_N13
dffeas \mySystem|myProcessor|myDatapath|y_position[6] (
	.clk(\CLOCK_50~input_o ),
	.d(\mySystem|myProcessor|myDatapath|y_position[6]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mySystem|myProcessor|myController|WideOr1~0_combout ),
	.ena(\mySystem|myProcessor|myController|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|y_position [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|y_position[6] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|y_position[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N0
cycloneive_lcell_comb \mySystem|LessThan6~1 (
// Equation(s):
// \mySystem|LessThan6~1_cout  = CARRY((\mySystem|myProcessor|myDatapath|y_position [0] & !\my_vga_xy_controller|yCounter [2]))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [0]),
	.datab(\my_vga_xy_controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\mySystem|LessThan6~1_cout ));
// synopsys translate_off
defparam \mySystem|LessThan6~1 .lut_mask = 16'h0022;
defparam \mySystem|LessThan6~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N2
cycloneive_lcell_comb \mySystem|LessThan6~3 (
// Equation(s):
// \mySystem|LessThan6~3_cout  = CARRY((\mySystem|myProcessor|myDatapath|y_position [1] & (\my_vga_xy_controller|yCounter [3] & !\mySystem|LessThan6~1_cout )) # (!\mySystem|myProcessor|myDatapath|y_position [1] & ((\my_vga_xy_controller|yCounter [3]) # 
// (!\mySystem|LessThan6~1_cout ))))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [1]),
	.datab(\my_vga_xy_controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan6~1_cout ),
	.combout(),
	.cout(\mySystem|LessThan6~3_cout ));
// synopsys translate_off
defparam \mySystem|LessThan6~3 .lut_mask = 16'h004D;
defparam \mySystem|LessThan6~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N4
cycloneive_lcell_comb \mySystem|LessThan6~5 (
// Equation(s):
// \mySystem|LessThan6~5_cout  = CARRY((\mySystem|myProcessor|myDatapath|y_position [2] & ((!\mySystem|LessThan6~3_cout ) # (!\my_vga_xy_controller|yCounter [4]))) # (!\mySystem|myProcessor|myDatapath|y_position [2] & (!\my_vga_xy_controller|yCounter [4] & 
// !\mySystem|LessThan6~3_cout )))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [2]),
	.datab(\my_vga_xy_controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan6~3_cout ),
	.combout(),
	.cout(\mySystem|LessThan6~5_cout ));
// synopsys translate_off
defparam \mySystem|LessThan6~5 .lut_mask = 16'h002B;
defparam \mySystem|LessThan6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N6
cycloneive_lcell_comb \mySystem|LessThan6~7 (
// Equation(s):
// \mySystem|LessThan6~7_cout  = CARRY((\my_vga_xy_controller|yCounter [5] & ((!\mySystem|LessThan6~5_cout ) # (!\mySystem|myProcessor|myDatapath|y_position [3]))) # (!\my_vga_xy_controller|yCounter [5] & (!\mySystem|myProcessor|myDatapath|y_position [3] & 
// !\mySystem|LessThan6~5_cout )))

	.dataa(\my_vga_xy_controller|yCounter [5]),
	.datab(\mySystem|myProcessor|myDatapath|y_position [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan6~5_cout ),
	.combout(),
	.cout(\mySystem|LessThan6~7_cout ));
// synopsys translate_off
defparam \mySystem|LessThan6~7 .lut_mask = 16'h002B;
defparam \mySystem|LessThan6~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N8
cycloneive_lcell_comb \mySystem|LessThan6~9 (
// Equation(s):
// \mySystem|LessThan6~9_cout  = CARRY((\mySystem|myProcessor|myDatapath|y_position [4] & ((!\mySystem|LessThan6~7_cout ) # (!\my_vga_xy_controller|yCounter [6]))) # (!\mySystem|myProcessor|myDatapath|y_position [4] & (!\my_vga_xy_controller|yCounter [6] & 
// !\mySystem|LessThan6~7_cout )))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [4]),
	.datab(\my_vga_xy_controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan6~7_cout ),
	.combout(),
	.cout(\mySystem|LessThan6~9_cout ));
// synopsys translate_off
defparam \mySystem|LessThan6~9 .lut_mask = 16'h002B;
defparam \mySystem|LessThan6~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N10
cycloneive_lcell_comb \mySystem|LessThan6~11 (
// Equation(s):
// \mySystem|LessThan6~11_cout  = CARRY((\mySystem|myProcessor|myDatapath|y_position [5] & (\my_vga_xy_controller|yCounter [7] & !\mySystem|LessThan6~9_cout )) # (!\mySystem|myProcessor|myDatapath|y_position [5] & ((\my_vga_xy_controller|yCounter [7]) # 
// (!\mySystem|LessThan6~9_cout ))))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [5]),
	.datab(\my_vga_xy_controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan6~9_cout ),
	.combout(),
	.cout(\mySystem|LessThan6~11_cout ));
// synopsys translate_off
defparam \mySystem|LessThan6~11 .lut_mask = 16'h004D;
defparam \mySystem|LessThan6~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N12
cycloneive_lcell_comb \mySystem|LessThan6~12 (
// Equation(s):
// \mySystem|LessThan6~12_combout  = (\my_vga_xy_controller|yCounter [8] & (\mySystem|myProcessor|myDatapath|y_position [6] & !\mySystem|LessThan6~11_cout )) # (!\my_vga_xy_controller|yCounter [8] & ((\mySystem|myProcessor|myDatapath|y_position [6]) # 
// (!\mySystem|LessThan6~11_cout )))

	.dataa(\my_vga_xy_controller|yCounter [8]),
	.datab(\mySystem|myProcessor|myDatapath|y_position [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(\mySystem|LessThan6~11_cout ),
	.combout(\mySystem|LessThan6~12_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|LessThan6~12 .lut_mask = 16'h4D4D;
defparam \mySystem|LessThan6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N12
cycloneive_lcell_comb \mySystem|in_sprite~1 (
// Equation(s):
// \mySystem|in_sprite~1_combout  = (!\mySystem|LessThan4~14_combout  & !\mySystem|LessThan6~12_combout )

	.dataa(\mySystem|LessThan4~14_combout ),
	.datab(gnd),
	.datac(\mySystem|LessThan6~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mySystem|in_sprite~1_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|in_sprite~1 .lut_mask = 16'h0505;
defparam \mySystem|in_sprite~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N26
cycloneive_lcell_comb \mySystem|goodGhosthahaJK~0 (
// Equation(s):
// \mySystem|goodGhosthahaJK~0_combout  = (\my_vga_xy_controller|always2~0_combout  & (((!\my_vga_xy_controller|yCounter [3] & !\my_vga_xy_controller|yCounter [2])) # (!\my_vga_xy_controller|yCounter [4])))

	.dataa(\my_vga_xy_controller|yCounter [3]),
	.datab(\my_vga_xy_controller|yCounter [2]),
	.datac(\my_vga_xy_controller|always2~0_combout ),
	.datad(\my_vga_xy_controller|yCounter [4]),
	.cin(gnd),
	.combout(\mySystem|goodGhosthahaJK~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|goodGhosthahaJK~0 .lut_mask = 16'h10F0;
defparam \mySystem|goodGhosthahaJK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N28
cycloneive_lcell_comb \mySystem|goodGhosthahaJK~1 (
// Equation(s):
// \mySystem|goodGhosthahaJK~1_combout  = (\my_vga_xy_controller|yCounter [8] & (\my_vga_xy_controller|yCounter [6] & \my_vga_xy_controller|yCounter [7]))

	.dataa(\my_vga_xy_controller|yCounter [8]),
	.datab(\my_vga_xy_controller|yCounter [6]),
	.datac(\my_vga_xy_controller|yCounter [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mySystem|goodGhosthahaJK~1_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|goodGhosthahaJK~1 .lut_mask = 16'h8080;
defparam \mySystem|goodGhosthahaJK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N22
cycloneive_lcell_comb \mySystem|goodGhosthahaJK~2 (
// Equation(s):
// \mySystem|goodGhosthahaJK~2_combout  = (\mySystem|goodGhosthahaJK~0_combout ) # ((\mySystem|goodGhosthahaJK~1_combout  & ((\my_vga_xy_controller|yCounter [4]) # (\my_vga_xy_controller|yCounter [5]))))

	.dataa(\mySystem|goodGhosthahaJK~0_combout ),
	.datab(\my_vga_xy_controller|yCounter [4]),
	.datac(\my_vga_xy_controller|yCounter [5]),
	.datad(\mySystem|goodGhosthahaJK~1_combout ),
	.cin(gnd),
	.combout(\mySystem|goodGhosthahaJK~2_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|goodGhosthahaJK~2 .lut_mask = 16'hFEAA;
defparam \mySystem|goodGhosthahaJK~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N18
cycloneive_lcell_comb \mySystem|goodGhosthahaJK~3 (
// Equation(s):
// \mySystem|goodGhosthahaJK~3_combout  = (\my_vga_xy_controller|xCounter [7]) # (\my_vga_xy_controller|xCounter [8])

	.dataa(gnd),
	.datab(\my_vga_xy_controller|xCounter [7]),
	.datac(gnd),
	.datad(\my_vga_xy_controller|xCounter [8]),
	.cin(gnd),
	.combout(\mySystem|goodGhosthahaJK~3_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|goodGhosthahaJK~3 .lut_mask = 16'hFFCC;
defparam \mySystem|goodGhosthahaJK~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N12
cycloneive_lcell_comb \mySystem|goodGhosthahaJK~4 (
// Equation(s):
// \mySystem|goodGhosthahaJK~4_combout  = (\my_vga_xy_controller|xCounter [9] & ((\my_vga_xy_controller|xCounter [4]) # ((\my_vga_xy_controller|xCounter [2] & \my_vga_xy_controller|xCounter [3])))) # (!\my_vga_xy_controller|xCounter [9] & 
// (\my_vga_xy_controller|xCounter [4] & ((\my_vga_xy_controller|xCounter [2]) # (\my_vga_xy_controller|xCounter [3]))))

	.dataa(\my_vga_xy_controller|xCounter [9]),
	.datab(\my_vga_xy_controller|xCounter [2]),
	.datac(\my_vga_xy_controller|xCounter [3]),
	.datad(\my_vga_xy_controller|xCounter [4]),
	.cin(gnd),
	.combout(\mySystem|goodGhosthahaJK~4_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|goodGhosthahaJK~4 .lut_mask = 16'hFE80;
defparam \mySystem|goodGhosthahaJK~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N26
cycloneive_lcell_comb \mySystem|goodGhosthahaJK~5 (
// Equation(s):
// \mySystem|goodGhosthahaJK~5_combout  = (\my_vga_xy_controller|xCounter [9] & (\my_vga_xy_controller|xCounter [5] & (\my_vga_xy_controller|xCounter [6] & \mySystem|goodGhosthahaJK~4_combout ))) # (!\my_vga_xy_controller|xCounter [9] & 
// ((\my_vga_xy_controller|xCounter [5]) # ((\my_vga_xy_controller|xCounter [6]) # (\mySystem|goodGhosthahaJK~4_combout ))))

	.dataa(\my_vga_xy_controller|xCounter [9]),
	.datab(\my_vga_xy_controller|xCounter [5]),
	.datac(\my_vga_xy_controller|xCounter [6]),
	.datad(\mySystem|goodGhosthahaJK~4_combout ),
	.cin(gnd),
	.combout(\mySystem|goodGhosthahaJK~5_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|goodGhosthahaJK~5 .lut_mask = 16'hD554;
defparam \mySystem|goodGhosthahaJK~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N20
cycloneive_lcell_comb \mySystem|goodGhosthahaJK~6 (
// Equation(s):
// \mySystem|goodGhosthahaJK~6_combout  = (\mySystem|goodGhosthahaJK~2_combout ) # (\my_vga_xy_controller|xCounter [9] $ (((!\mySystem|goodGhosthahaJK~3_combout  & !\mySystem|goodGhosthahaJK~5_combout ))))

	.dataa(\mySystem|goodGhosthahaJK~2_combout ),
	.datab(\mySystem|goodGhosthahaJK~3_combout ),
	.datac(\my_vga_xy_controller|xCounter [9]),
	.datad(\mySystem|goodGhosthahaJK~5_combout ),
	.cin(gnd),
	.combout(\mySystem|goodGhosthahaJK~6_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|goodGhosthahaJK~6 .lut_mask = 16'hFAEB;
defparam \mySystem|goodGhosthahaJK~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y40_N22
cycloneive_lcell_comb \mySystem|Add7~0 (
// Equation(s):
// \mySystem|Add7~0_combout  = (\mySystem|myProcessor|myDatapath|y_position [3] & (\mySystem|myProcessor|myDatapath|y_position [2] $ (VCC))) # (!\mySystem|myProcessor|myDatapath|y_position [3] & (\mySystem|myProcessor|myDatapath|y_position [2] & VCC))
// \mySystem|Add7~1  = CARRY((\mySystem|myProcessor|myDatapath|y_position [3] & \mySystem|myProcessor|myDatapath|y_position [2]))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [3]),
	.datab(\mySystem|myProcessor|myDatapath|y_position [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mySystem|Add7~0_combout ),
	.cout(\mySystem|Add7~1 ));
// synopsys translate_off
defparam \mySystem|Add7~0 .lut_mask = 16'h6688;
defparam \mySystem|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y40_N24
cycloneive_lcell_comb \mySystem|Add7~2 (
// Equation(s):
// \mySystem|Add7~2_combout  = (\mySystem|myProcessor|myDatapath|y_position [4] & (!\mySystem|Add7~1 )) # (!\mySystem|myProcessor|myDatapath|y_position [4] & ((\mySystem|Add7~1 ) # (GND)))
// \mySystem|Add7~3  = CARRY((!\mySystem|Add7~1 ) # (!\mySystem|myProcessor|myDatapath|y_position [4]))

	.dataa(gnd),
	.datab(\mySystem|myProcessor|myDatapath|y_position [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|Add7~1 ),
	.combout(\mySystem|Add7~2_combout ),
	.cout(\mySystem|Add7~3 ));
// synopsys translate_off
defparam \mySystem|Add7~2 .lut_mask = 16'h3C3F;
defparam \mySystem|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y40_N26
cycloneive_lcell_comb \mySystem|Add7~4 (
// Equation(s):
// \mySystem|Add7~4_combout  = (\mySystem|myProcessor|myDatapath|y_position [5] & (\mySystem|Add7~3  $ (GND))) # (!\mySystem|myProcessor|myDatapath|y_position [5] & (!\mySystem|Add7~3  & VCC))
// \mySystem|Add7~5  = CARRY((\mySystem|myProcessor|myDatapath|y_position [5] & !\mySystem|Add7~3 ))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|Add7~3 ),
	.combout(\mySystem|Add7~4_combout ),
	.cout(\mySystem|Add7~5 ));
// synopsys translate_off
defparam \mySystem|Add7~4 .lut_mask = 16'hA50A;
defparam \mySystem|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y40_N28
cycloneive_lcell_comb \mySystem|Add7~6 (
// Equation(s):
// \mySystem|Add7~6_combout  = (\mySystem|myProcessor|myDatapath|y_position [6] & (!\mySystem|Add7~5 )) # (!\mySystem|myProcessor|myDatapath|y_position [6] & ((\mySystem|Add7~5 ) # (GND)))
// \mySystem|Add7~7  = CARRY((!\mySystem|Add7~5 ) # (!\mySystem|myProcessor|myDatapath|y_position [6]))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|Add7~5 ),
	.combout(\mySystem|Add7~6_combout ),
	.cout(\mySystem|Add7~7 ));
// synopsys translate_off
defparam \mySystem|Add7~6 .lut_mask = 16'h5A5F;
defparam \mySystem|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y40_N30
cycloneive_lcell_comb \mySystem|Add7~8 (
// Equation(s):
// \mySystem|Add7~8_combout  = !\mySystem|Add7~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\mySystem|Add7~7 ),
	.combout(\mySystem|Add7~8_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|Add7~8 .lut_mask = 16'h0F0F;
defparam \mySystem|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N0
cycloneive_lcell_comb \mySystem|Add6~0 (
// Equation(s):
// \mySystem|Add6~0_combout  = (\mySystem|myProcessor|myDatapath|x_position [2] & (\mySystem|myProcessor|myDatapath|x_position [3] $ (VCC))) # (!\mySystem|myProcessor|myDatapath|x_position [2] & (\mySystem|myProcessor|myDatapath|x_position [3] & VCC))
// \mySystem|Add6~1  = CARRY((\mySystem|myProcessor|myDatapath|x_position [2] & \mySystem|myProcessor|myDatapath|x_position [3]))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [2]),
	.datab(\mySystem|myProcessor|myDatapath|x_position [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mySystem|Add6~0_combout ),
	.cout(\mySystem|Add6~1 ));
// synopsys translate_off
defparam \mySystem|Add6~0 .lut_mask = 16'h6688;
defparam \mySystem|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N2
cycloneive_lcell_comb \mySystem|Add6~2 (
// Equation(s):
// \mySystem|Add6~2_combout  = (\mySystem|myProcessor|myDatapath|x_position [4] & (!\mySystem|Add6~1 )) # (!\mySystem|myProcessor|myDatapath|x_position [4] & ((\mySystem|Add6~1 ) # (GND)))
// \mySystem|Add6~3  = CARRY((!\mySystem|Add6~1 ) # (!\mySystem|myProcessor|myDatapath|x_position [4]))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|Add6~1 ),
	.combout(\mySystem|Add6~2_combout ),
	.cout(\mySystem|Add6~3 ));
// synopsys translate_off
defparam \mySystem|Add6~2 .lut_mask = 16'h5A5F;
defparam \mySystem|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N4
cycloneive_lcell_comb \mySystem|Add6~4 (
// Equation(s):
// \mySystem|Add6~4_combout  = (\mySystem|myProcessor|myDatapath|x_position [5] & (\mySystem|Add6~3  $ (GND))) # (!\mySystem|myProcessor|myDatapath|x_position [5] & (!\mySystem|Add6~3  & VCC))
// \mySystem|Add6~5  = CARRY((\mySystem|myProcessor|myDatapath|x_position [5] & !\mySystem|Add6~3 ))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|Add6~3 ),
	.combout(\mySystem|Add6~4_combout ),
	.cout(\mySystem|Add6~5 ));
// synopsys translate_off
defparam \mySystem|Add6~4 .lut_mask = 16'hA50A;
defparam \mySystem|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N6
cycloneive_lcell_comb \mySystem|Add6~6 (
// Equation(s):
// \mySystem|Add6~6_combout  = (\mySystem|myProcessor|myDatapath|x_position [6] & (!\mySystem|Add6~5 )) # (!\mySystem|myProcessor|myDatapath|x_position [6] & ((\mySystem|Add6~5 ) # (GND)))
// \mySystem|Add6~7  = CARRY((!\mySystem|Add6~5 ) # (!\mySystem|myProcessor|myDatapath|x_position [6]))

	.dataa(gnd),
	.datab(\mySystem|myProcessor|myDatapath|x_position [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|Add6~5 ),
	.combout(\mySystem|Add6~6_combout ),
	.cout(\mySystem|Add6~7 ));
// synopsys translate_off
defparam \mySystem|Add6~6 .lut_mask = 16'h3C3F;
defparam \mySystem|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N8
cycloneive_lcell_comb \mySystem|Add6~8 (
// Equation(s):
// \mySystem|Add6~8_combout  = (\mySystem|myProcessor|myDatapath|x_position [7] & (\mySystem|Add6~7  $ (GND))) # (!\mySystem|myProcessor|myDatapath|x_position [7] & (!\mySystem|Add6~7  & VCC))
// \mySystem|Add6~9  = CARRY((\mySystem|myProcessor|myDatapath|x_position [7] & !\mySystem|Add6~7 ))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|Add6~7 ),
	.combout(\mySystem|Add6~8_combout ),
	.cout(\mySystem|Add6~9 ));
// synopsys translate_off
defparam \mySystem|Add6~8 .lut_mask = 16'hA50A;
defparam \mySystem|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N10
cycloneive_lcell_comb \mySystem|Add6~10 (
// Equation(s):
// \mySystem|Add6~10_combout  = \mySystem|Add6~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\mySystem|Add6~9 ),
	.combout(\mySystem|Add6~10_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|Add6~10 .lut_mask = 16'hF0F0;
defparam \mySystem|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N16
cycloneive_lcell_comb \mySystem|LessThan5~1 (
// Equation(s):
// \mySystem|LessThan5~1_cout  = CARRY((\mySystem|myProcessor|myDatapath|x_position [0] & !\my_vga_xy_controller|xCounter [2]))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [0]),
	.datab(\my_vga_xy_controller|xCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\mySystem|LessThan5~1_cout ));
// synopsys translate_off
defparam \mySystem|LessThan5~1 .lut_mask = 16'h0022;
defparam \mySystem|LessThan5~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N18
cycloneive_lcell_comb \mySystem|LessThan5~3 (
// Equation(s):
// \mySystem|LessThan5~3_cout  = CARRY((\mySystem|myProcessor|myDatapath|x_position [1] & (\my_vga_xy_controller|xCounter [3] & !\mySystem|LessThan5~1_cout )) # (!\mySystem|myProcessor|myDatapath|x_position [1] & ((\my_vga_xy_controller|xCounter [3]) # 
// (!\mySystem|LessThan5~1_cout ))))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [1]),
	.datab(\my_vga_xy_controller|xCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan5~1_cout ),
	.combout(),
	.cout(\mySystem|LessThan5~3_cout ));
// synopsys translate_off
defparam \mySystem|LessThan5~3 .lut_mask = 16'h004D;
defparam \mySystem|LessThan5~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N20
cycloneive_lcell_comb \mySystem|LessThan5~5 (
// Equation(s):
// \mySystem|LessThan5~5_cout  = CARRY((\mySystem|myProcessor|myDatapath|x_position [2] & (!\my_vga_xy_controller|xCounter [4] & !\mySystem|LessThan5~3_cout )) # (!\mySystem|myProcessor|myDatapath|x_position [2] & ((!\mySystem|LessThan5~3_cout ) # 
// (!\my_vga_xy_controller|xCounter [4]))))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [2]),
	.datab(\my_vga_xy_controller|xCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan5~3_cout ),
	.combout(),
	.cout(\mySystem|LessThan5~5_cout ));
// synopsys translate_off
defparam \mySystem|LessThan5~5 .lut_mask = 16'h0017;
defparam \mySystem|LessThan5~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N22
cycloneive_lcell_comb \mySystem|LessThan5~7 (
// Equation(s):
// \mySystem|LessThan5~7_cout  = CARRY((\mySystem|Add6~0_combout  & (\my_vga_xy_controller|xCounter [5] & !\mySystem|LessThan5~5_cout )) # (!\mySystem|Add6~0_combout  & ((\my_vga_xy_controller|xCounter [5]) # (!\mySystem|LessThan5~5_cout ))))

	.dataa(\mySystem|Add6~0_combout ),
	.datab(\my_vga_xy_controller|xCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan5~5_cout ),
	.combout(),
	.cout(\mySystem|LessThan5~7_cout ));
// synopsys translate_off
defparam \mySystem|LessThan5~7 .lut_mask = 16'h004D;
defparam \mySystem|LessThan5~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N24
cycloneive_lcell_comb \mySystem|LessThan5~9 (
// Equation(s):
// \mySystem|LessThan5~9_cout  = CARRY((\my_vga_xy_controller|xCounter [6] & (\mySystem|Add6~2_combout  & !\mySystem|LessThan5~7_cout )) # (!\my_vga_xy_controller|xCounter [6] & ((\mySystem|Add6~2_combout ) # (!\mySystem|LessThan5~7_cout ))))

	.dataa(\my_vga_xy_controller|xCounter [6]),
	.datab(\mySystem|Add6~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan5~7_cout ),
	.combout(),
	.cout(\mySystem|LessThan5~9_cout ));
// synopsys translate_off
defparam \mySystem|LessThan5~9 .lut_mask = 16'h004D;
defparam \mySystem|LessThan5~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N26
cycloneive_lcell_comb \mySystem|LessThan5~11 (
// Equation(s):
// \mySystem|LessThan5~11_cout  = CARRY((\mySystem|Add6~4_combout  & (\my_vga_xy_controller|xCounter [7] & !\mySystem|LessThan5~9_cout )) # (!\mySystem|Add6~4_combout  & ((\my_vga_xy_controller|xCounter [7]) # (!\mySystem|LessThan5~9_cout ))))

	.dataa(\mySystem|Add6~4_combout ),
	.datab(\my_vga_xy_controller|xCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan5~9_cout ),
	.combout(),
	.cout(\mySystem|LessThan5~11_cout ));
// synopsys translate_off
defparam \mySystem|LessThan5~11 .lut_mask = 16'h004D;
defparam \mySystem|LessThan5~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N28
cycloneive_lcell_comb \mySystem|LessThan5~13 (
// Equation(s):
// \mySystem|LessThan5~13_cout  = CARRY((\mySystem|Add6~6_combout  & ((!\mySystem|LessThan5~11_cout ) # (!\my_vga_xy_controller|xCounter [8]))) # (!\mySystem|Add6~6_combout  & (!\my_vga_xy_controller|xCounter [8] & !\mySystem|LessThan5~11_cout )))

	.dataa(\mySystem|Add6~6_combout ),
	.datab(\my_vga_xy_controller|xCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan5~11_cout ),
	.combout(),
	.cout(\mySystem|LessThan5~13_cout ));
// synopsys translate_off
defparam \mySystem|LessThan5~13 .lut_mask = 16'h002B;
defparam \mySystem|LessThan5~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N30
cycloneive_lcell_comb \mySystem|LessThan5~14 (
// Equation(s):
// \mySystem|LessThan5~14_combout  = (\mySystem|Add6~8_combout  & ((\mySystem|LessThan5~13_cout ) # (!\my_vga_xy_controller|xCounter [9]))) # (!\mySystem|Add6~8_combout  & (\mySystem|LessThan5~13_cout  & !\my_vga_xy_controller|xCounter [9]))

	.dataa(\mySystem|Add6~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_vga_xy_controller|xCounter [9]),
	.cin(\mySystem|LessThan5~13_cout ),
	.combout(\mySystem|LessThan5~14_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|LessThan5~14 .lut_mask = 16'hA0FA;
defparam \mySystem|LessThan5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y40_N8
cycloneive_lcell_comb \mySystem|LessThan7~1 (
// Equation(s):
// \mySystem|LessThan7~1_cout  = CARRY((\mySystem|myProcessor|myDatapath|y_position [0] & !\my_vga_xy_controller|yCounter [2]))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [0]),
	.datab(\my_vga_xy_controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\mySystem|LessThan7~1_cout ));
// synopsys translate_off
defparam \mySystem|LessThan7~1 .lut_mask = 16'h0022;
defparam \mySystem|LessThan7~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y40_N10
cycloneive_lcell_comb \mySystem|LessThan7~3 (
// Equation(s):
// \mySystem|LessThan7~3_cout  = CARRY((\mySystem|myProcessor|myDatapath|y_position [1] & (\my_vga_xy_controller|yCounter [3] & !\mySystem|LessThan7~1_cout )) # (!\mySystem|myProcessor|myDatapath|y_position [1] & ((\my_vga_xy_controller|yCounter [3]) # 
// (!\mySystem|LessThan7~1_cout ))))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [1]),
	.datab(\my_vga_xy_controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan7~1_cout ),
	.combout(),
	.cout(\mySystem|LessThan7~3_cout ));
// synopsys translate_off
defparam \mySystem|LessThan7~3 .lut_mask = 16'h004D;
defparam \mySystem|LessThan7~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y40_N12
cycloneive_lcell_comb \mySystem|LessThan7~5 (
// Equation(s):
// \mySystem|LessThan7~5_cout  = CARRY((\my_vga_xy_controller|yCounter [4] & (!\mySystem|myProcessor|myDatapath|y_position [2] & !\mySystem|LessThan7~3_cout )) # (!\my_vga_xy_controller|yCounter [4] & ((!\mySystem|LessThan7~3_cout ) # 
// (!\mySystem|myProcessor|myDatapath|y_position [2]))))

	.dataa(\my_vga_xy_controller|yCounter [4]),
	.datab(\mySystem|myProcessor|myDatapath|y_position [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan7~3_cout ),
	.combout(),
	.cout(\mySystem|LessThan7~5_cout ));
// synopsys translate_off
defparam \mySystem|LessThan7~5 .lut_mask = 16'h0017;
defparam \mySystem|LessThan7~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y40_N14
cycloneive_lcell_comb \mySystem|LessThan7~7 (
// Equation(s):
// \mySystem|LessThan7~7_cout  = CARRY((\mySystem|Add7~0_combout  & (\my_vga_xy_controller|yCounter [5] & !\mySystem|LessThan7~5_cout )) # (!\mySystem|Add7~0_combout  & ((\my_vga_xy_controller|yCounter [5]) # (!\mySystem|LessThan7~5_cout ))))

	.dataa(\mySystem|Add7~0_combout ),
	.datab(\my_vga_xy_controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan7~5_cout ),
	.combout(),
	.cout(\mySystem|LessThan7~7_cout ));
// synopsys translate_off
defparam \mySystem|LessThan7~7 .lut_mask = 16'h004D;
defparam \mySystem|LessThan7~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y40_N16
cycloneive_lcell_comb \mySystem|LessThan7~9 (
// Equation(s):
// \mySystem|LessThan7~9_cout  = CARRY((\my_vga_xy_controller|yCounter [6] & (\mySystem|Add7~2_combout  & !\mySystem|LessThan7~7_cout )) # (!\my_vga_xy_controller|yCounter [6] & ((\mySystem|Add7~2_combout ) # (!\mySystem|LessThan7~7_cout ))))

	.dataa(\my_vga_xy_controller|yCounter [6]),
	.datab(\mySystem|Add7~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan7~7_cout ),
	.combout(),
	.cout(\mySystem|LessThan7~9_cout ));
// synopsys translate_off
defparam \mySystem|LessThan7~9 .lut_mask = 16'h004D;
defparam \mySystem|LessThan7~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y40_N18
cycloneive_lcell_comb \mySystem|LessThan7~11 (
// Equation(s):
// \mySystem|LessThan7~11_cout  = CARRY((\mySystem|Add7~4_combout  & (\my_vga_xy_controller|yCounter [7] & !\mySystem|LessThan7~9_cout )) # (!\mySystem|Add7~4_combout  & ((\my_vga_xy_controller|yCounter [7]) # (!\mySystem|LessThan7~9_cout ))))

	.dataa(\mySystem|Add7~4_combout ),
	.datab(\my_vga_xy_controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan7~9_cout ),
	.combout(),
	.cout(\mySystem|LessThan7~11_cout ));
// synopsys translate_off
defparam \mySystem|LessThan7~11 .lut_mask = 16'h004D;
defparam \mySystem|LessThan7~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y40_N20
cycloneive_lcell_comb \mySystem|LessThan7~12 (
// Equation(s):
// \mySystem|LessThan7~12_combout  = (\mySystem|Add7~6_combout  & ((!\my_vga_xy_controller|yCounter [8]) # (!\mySystem|LessThan7~11_cout ))) # (!\mySystem|Add7~6_combout  & (!\mySystem|LessThan7~11_cout  & !\my_vga_xy_controller|yCounter [8]))

	.dataa(gnd),
	.datab(\mySystem|Add7~6_combout ),
	.datac(gnd),
	.datad(\my_vga_xy_controller|yCounter [8]),
	.cin(\mySystem|LessThan7~11_cout ),
	.combout(\mySystem|LessThan7~12_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|LessThan7~12 .lut_mask = 16'h0CCF;
defparam \mySystem|LessThan7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N14
cycloneive_lcell_comb \mySystem|in_sprite~0 (
// Equation(s):
// \mySystem|in_sprite~0_combout  = (\mySystem|Add7~8_combout  & ((\mySystem|Add6~10_combout ) # ((\mySystem|LessThan5~14_combout )))) # (!\mySystem|Add7~8_combout  & (\mySystem|LessThan7~12_combout  & ((\mySystem|Add6~10_combout ) # 
// (\mySystem|LessThan5~14_combout ))))

	.dataa(\mySystem|Add7~8_combout ),
	.datab(\mySystem|Add6~10_combout ),
	.datac(\mySystem|LessThan5~14_combout ),
	.datad(\mySystem|LessThan7~12_combout ),
	.cin(gnd),
	.combout(\mySystem|in_sprite~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|in_sprite~0 .lut_mask = 16'hFCA8;
defparam \mySystem|in_sprite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N16
cycloneive_lcell_comb \mySystem|myGhost|y[0]~0 (
// Equation(s):
// \mySystem|myGhost|y[0]~0_combout  = \mySystem|myGhost|y [0] $ (((\mySystem|myProcessor|myController|state.GEN_GHOST~q  & \mySystem|myGhost|y [6])))

	.dataa(\mySystem|myGhost|y [0]),
	.datab(\mySystem|myProcessor|myController|state.GEN_GHOST~q ),
	.datac(gnd),
	.datad(\mySystem|myGhost|y [6]),
	.cin(gnd),
	.combout(\mySystem|myGhost|y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myGhost|y[0]~0 .lut_mask = 16'h66AA;
defparam \mySystem|myGhost|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y39_N9
dffeas \mySystem|myGhost|y[0] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\mySystem|myGhost|y[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myGhost|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myGhost|y[0] .is_wysiwyg = "true";
defparam \mySystem|myGhost|y[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y39_N31
dffeas \mySystem|myGhost|y[1] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\mySystem|myGhost|y [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mySystem|myProcessor|myController|state.GEN_GHOST~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myGhost|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myGhost|y[1] .is_wysiwyg = "true";
defparam \mySystem|myGhost|y[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y39_N11
dffeas \mySystem|myGhost|y[2] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\mySystem|myGhost|y [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mySystem|myProcessor|myController|state.GEN_GHOST~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myGhost|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myGhost|y[2] .is_wysiwyg = "true";
defparam \mySystem|myGhost|y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N4
cycloneive_lcell_comb \mySystem|myGhost|y[3]~4 (
// Equation(s):
// \mySystem|myGhost|y[3]~4_combout  = !\mySystem|myGhost|y [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mySystem|myGhost|y [2]),
	.cin(gnd),
	.combout(\mySystem|myGhost|y[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myGhost|y[3]~4 .lut_mask = 16'h00FF;
defparam \mySystem|myGhost|y[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y39_N5
dffeas \mySystem|myGhost|y[3] (
	.clk(\CLOCK_50~input_o ),
	.d(\mySystem|myGhost|y[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|state.GEN_GHOST~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myGhost|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myGhost|y[3] .is_wysiwyg = "true";
defparam \mySystem|myGhost|y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N28
cycloneive_lcell_comb \mySystem|myGhost|y[4]~2 (
// Equation(s):
// \mySystem|myGhost|y[4]~2_combout  = !\mySystem|myGhost|y [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mySystem|myGhost|y [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mySystem|myGhost|y[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myGhost|y[4]~2 .lut_mask = 16'h0F0F;
defparam \mySystem|myGhost|y[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y39_N1
dffeas \mySystem|myGhost|y[4] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\mySystem|myGhost|y[4]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mySystem|myProcessor|myController|state.GEN_GHOST~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myGhost|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myGhost|y[4] .is_wysiwyg = "true";
defparam \mySystem|myGhost|y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N0
cycloneive_lcell_comb \mySystem|myGhost|y[5]~3 (
// Equation(s):
// \mySystem|myGhost|y[5]~3_combout  = !\mySystem|myGhost|y [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mySystem|myGhost|y [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mySystem|myGhost|y[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myGhost|y[5]~3 .lut_mask = 16'h0F0F;
defparam \mySystem|myGhost|y[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y39_N7
dffeas \mySystem|myGhost|y[5] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\mySystem|myGhost|y[5]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mySystem|myProcessor|myController|state.GEN_GHOST~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myGhost|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myGhost|y[5] .is_wysiwyg = "true";
defparam \mySystem|myGhost|y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N30
cycloneive_lcell_comb \mySystem|myGhost|y[6]~1 (
// Equation(s):
// \mySystem|myGhost|y[6]~1_combout  = !\mySystem|myGhost|y [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mySystem|myGhost|y [5]),
	.cin(gnd),
	.combout(\mySystem|myGhost|y[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myGhost|y[6]~1 .lut_mask = 16'h00FF;
defparam \mySystem|myGhost|y[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y39_N15
dffeas \mySystem|myGhost|y[6] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\mySystem|myGhost|y[6]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mySystem|myProcessor|myController|state.GEN_GHOST~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myGhost|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myGhost|y[6] .is_wysiwyg = "true";
defparam \mySystem|myGhost|y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N14
cycloneive_lcell_comb \mySystem|ghostBackground|Add0~0 (
// Equation(s):
// \mySystem|ghostBackground|Add0~0_combout  = (\mySystem|myGhost|y [2] & (\mySystem|myGhost|y [0] $ (VCC))) # (!\mySystem|myGhost|y [2] & (\mySystem|myGhost|y [0] & VCC))
// \mySystem|ghostBackground|Add0~1  = CARRY((\mySystem|myGhost|y [2] & \mySystem|myGhost|y [0]))

	.dataa(\mySystem|myGhost|y [2]),
	.datab(\mySystem|myGhost|y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mySystem|ghostBackground|Add0~0_combout ),
	.cout(\mySystem|ghostBackground|Add0~1 ));
// synopsys translate_off
defparam \mySystem|ghostBackground|Add0~0 .lut_mask = 16'h6688;
defparam \mySystem|ghostBackground|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N16
cycloneive_lcell_comb \mySystem|ghostBackground|Add0~2 (
// Equation(s):
// \mySystem|ghostBackground|Add0~2_combout  = (\mySystem|myGhost|y [1] & ((\mySystem|myGhost|y [3] & (!\mySystem|ghostBackground|Add0~1 )) # (!\mySystem|myGhost|y [3] & (\mySystem|ghostBackground|Add0~1  & VCC)))) # (!\mySystem|myGhost|y [1] & 
// ((\mySystem|myGhost|y [3] & ((\mySystem|ghostBackground|Add0~1 ) # (GND))) # (!\mySystem|myGhost|y [3] & (!\mySystem|ghostBackground|Add0~1 ))))
// \mySystem|ghostBackground|Add0~3  = CARRY((\mySystem|myGhost|y [1] & (\mySystem|myGhost|y [3] & !\mySystem|ghostBackground|Add0~1 )) # (!\mySystem|myGhost|y [1] & ((\mySystem|myGhost|y [3]) # (!\mySystem|ghostBackground|Add0~1 ))))

	.dataa(\mySystem|myGhost|y [1]),
	.datab(\mySystem|myGhost|y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|ghostBackground|Add0~1 ),
	.combout(\mySystem|ghostBackground|Add0~2_combout ),
	.cout(\mySystem|ghostBackground|Add0~3 ));
// synopsys translate_off
defparam \mySystem|ghostBackground|Add0~2 .lut_mask = 16'h694D;
defparam \mySystem|ghostBackground|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N18
cycloneive_lcell_comb \mySystem|ghostBackground|Add0~4 (
// Equation(s):
// \mySystem|ghostBackground|Add0~4_combout  = ((\mySystem|myGhost|y [2] $ (\mySystem|myGhost|y [4] $ (!\mySystem|ghostBackground|Add0~3 )))) # (GND)
// \mySystem|ghostBackground|Add0~5  = CARRY((\mySystem|myGhost|y [2] & ((\mySystem|myGhost|y [4]) # (!\mySystem|ghostBackground|Add0~3 ))) # (!\mySystem|myGhost|y [2] & (\mySystem|myGhost|y [4] & !\mySystem|ghostBackground|Add0~3 )))

	.dataa(\mySystem|myGhost|y [2]),
	.datab(\mySystem|myGhost|y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|ghostBackground|Add0~3 ),
	.combout(\mySystem|ghostBackground|Add0~4_combout ),
	.cout(\mySystem|ghostBackground|Add0~5 ));
// synopsys translate_off
defparam \mySystem|ghostBackground|Add0~4 .lut_mask = 16'h698E;
defparam \mySystem|ghostBackground|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N20
cycloneive_lcell_comb \mySystem|ghostBackground|Add0~6 (
// Equation(s):
// \mySystem|ghostBackground|Add0~6_combout  = (\mySystem|myGhost|y [5] & ((\mySystem|myGhost|y [3] & ((\mySystem|ghostBackground|Add0~5 ) # (GND))) # (!\mySystem|myGhost|y [3] & (!\mySystem|ghostBackground|Add0~5 )))) # (!\mySystem|myGhost|y [5] & 
// ((\mySystem|myGhost|y [3] & (!\mySystem|ghostBackground|Add0~5 )) # (!\mySystem|myGhost|y [3] & (\mySystem|ghostBackground|Add0~5  & VCC))))
// \mySystem|ghostBackground|Add0~7  = CARRY((\mySystem|myGhost|y [5] & ((\mySystem|myGhost|y [3]) # (!\mySystem|ghostBackground|Add0~5 ))) # (!\mySystem|myGhost|y [5] & (\mySystem|myGhost|y [3] & !\mySystem|ghostBackground|Add0~5 )))

	.dataa(\mySystem|myGhost|y [5]),
	.datab(\mySystem|myGhost|y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|ghostBackground|Add0~5 ),
	.combout(\mySystem|ghostBackground|Add0~6_combout ),
	.cout(\mySystem|ghostBackground|Add0~7 ));
// synopsys translate_off
defparam \mySystem|ghostBackground|Add0~6 .lut_mask = 16'h968E;
defparam \mySystem|ghostBackground|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N22
cycloneive_lcell_comb \mySystem|ghostBackground|Add0~8 (
// Equation(s):
// \mySystem|ghostBackground|Add0~8_combout  = ((\mySystem|myGhost|y [4] $ (\mySystem|myGhost|y [6] $ (!\mySystem|ghostBackground|Add0~7 )))) # (GND)
// \mySystem|ghostBackground|Add0~9  = CARRY((\mySystem|myGhost|y [4] & ((\mySystem|myGhost|y [6]) # (!\mySystem|ghostBackground|Add0~7 ))) # (!\mySystem|myGhost|y [4] & (\mySystem|myGhost|y [6] & !\mySystem|ghostBackground|Add0~7 )))

	.dataa(\mySystem|myGhost|y [4]),
	.datab(\mySystem|myGhost|y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|ghostBackground|Add0~7 ),
	.combout(\mySystem|ghostBackground|Add0~8_combout ),
	.cout(\mySystem|ghostBackground|Add0~9 ));
// synopsys translate_off
defparam \mySystem|ghostBackground|Add0~8 .lut_mask = 16'h698E;
defparam \mySystem|ghostBackground|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N24
cycloneive_lcell_comb \mySystem|ghostBackground|Add0~10 (
// Equation(s):
// \mySystem|ghostBackground|Add0~10_combout  = (\mySystem|myGhost|y [5] & ((\mySystem|ghostBackground|Add0~9 ) # (GND))) # (!\mySystem|myGhost|y [5] & (!\mySystem|ghostBackground|Add0~9 ))
// \mySystem|ghostBackground|Add0~11  = CARRY((\mySystem|myGhost|y [5]) # (!\mySystem|ghostBackground|Add0~9 ))

	.dataa(\mySystem|myGhost|y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|ghostBackground|Add0~9 ),
	.combout(\mySystem|ghostBackground|Add0~10_combout ),
	.cout(\mySystem|ghostBackground|Add0~11 ));
// synopsys translate_off
defparam \mySystem|ghostBackground|Add0~10 .lut_mask = 16'hA5AF;
defparam \mySystem|ghostBackground|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N26
cycloneive_lcell_comb \mySystem|ghostBackground|Add0~12 (
// Equation(s):
// \mySystem|ghostBackground|Add0~12_combout  = (\mySystem|myGhost|y [6] & (\mySystem|ghostBackground|Add0~11  $ (GND))) # (!\mySystem|myGhost|y [6] & (!\mySystem|ghostBackground|Add0~11  & VCC))
// \mySystem|ghostBackground|Add0~13  = CARRY((\mySystem|myGhost|y [6] & !\mySystem|ghostBackground|Add0~11 ))

	.dataa(gnd),
	.datab(\mySystem|myGhost|y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|ghostBackground|Add0~11 ),
	.combout(\mySystem|ghostBackground|Add0~12_combout ),
	.cout(\mySystem|ghostBackground|Add0~13 ));
// synopsys translate_off
defparam \mySystem|ghostBackground|Add0~12 .lut_mask = 16'hC30C;
defparam \mySystem|ghostBackground|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N28
cycloneive_lcell_comb \mySystem|ghostBackground|Add0~14 (
// Equation(s):
// \mySystem|ghostBackground|Add0~14_combout  = \mySystem|ghostBackground|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\mySystem|ghostBackground|Add0~13 ),
	.combout(\mySystem|ghostBackground|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|ghostBackground|Add0~14 .lut_mask = 16'hF0F0;
defparam \mySystem|ghostBackground|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N2
cycloneive_lcell_comb \mySystem|ghostBackground|addr[5]~0 (
// Equation(s):
// \mySystem|ghostBackground|addr[5]~0_combout  = (\mySystem|myGhost|x [5] & (\mySystem|myGhost|y [0] & VCC)) # (!\mySystem|myGhost|x [5] & (\mySystem|myGhost|y [0] $ (VCC)))
// \mySystem|ghostBackground|addr[5]~1  = CARRY((!\mySystem|myGhost|x [5] & \mySystem|myGhost|y [0]))

	.dataa(\mySystem|myGhost|x [5]),
	.datab(\mySystem|myGhost|y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mySystem|ghostBackground|addr[5]~0_combout ),
	.cout(\mySystem|ghostBackground|addr[5]~1 ));
// synopsys translate_off
defparam \mySystem|ghostBackground|addr[5]~0 .lut_mask = 16'h9944;
defparam \mySystem|ghostBackground|addr[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N4
cycloneive_lcell_comb \mySystem|ghostBackground|addr[6]~2 (
// Equation(s):
// \mySystem|ghostBackground|addr[6]~2_combout  = (\mySystem|myGhost|x [6] & ((\mySystem|myGhost|y [1] & (\mySystem|ghostBackground|addr[5]~1  & VCC)) # (!\mySystem|myGhost|y [1] & (!\mySystem|ghostBackground|addr[5]~1 )))) # (!\mySystem|myGhost|x [6] & 
// ((\mySystem|myGhost|y [1] & (!\mySystem|ghostBackground|addr[5]~1 )) # (!\mySystem|myGhost|y [1] & ((\mySystem|ghostBackground|addr[5]~1 ) # (GND)))))
// \mySystem|ghostBackground|addr[6]~3  = CARRY((\mySystem|myGhost|x [6] & (!\mySystem|myGhost|y [1] & !\mySystem|ghostBackground|addr[5]~1 )) # (!\mySystem|myGhost|x [6] & ((!\mySystem|ghostBackground|addr[5]~1 ) # (!\mySystem|myGhost|y [1]))))

	.dataa(\mySystem|myGhost|x [6]),
	.datab(\mySystem|myGhost|y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|ghostBackground|addr[5]~1 ),
	.combout(\mySystem|ghostBackground|addr[6]~2_combout ),
	.cout(\mySystem|ghostBackground|addr[6]~3 ));
// synopsys translate_off
defparam \mySystem|ghostBackground|addr[6]~2 .lut_mask = 16'h9617;
defparam \mySystem|ghostBackground|addr[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N6
cycloneive_lcell_comb \mySystem|ghostBackground|addr[7]~4 (
// Equation(s):
// \mySystem|ghostBackground|addr[7]~4_combout  = ((\mySystem|myGhost|x [7] $ (\mySystem|ghostBackground|Add0~0_combout  $ (!\mySystem|ghostBackground|addr[6]~3 )))) # (GND)
// \mySystem|ghostBackground|addr[7]~5  = CARRY((\mySystem|myGhost|x [7] & ((\mySystem|ghostBackground|Add0~0_combout ) # (!\mySystem|ghostBackground|addr[6]~3 ))) # (!\mySystem|myGhost|x [7] & (\mySystem|ghostBackground|Add0~0_combout  & 
// !\mySystem|ghostBackground|addr[6]~3 )))

	.dataa(\mySystem|myGhost|x [7]),
	.datab(\mySystem|ghostBackground|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|ghostBackground|addr[6]~3 ),
	.combout(\mySystem|ghostBackground|addr[7]~4_combout ),
	.cout(\mySystem|ghostBackground|addr[7]~5 ));
// synopsys translate_off
defparam \mySystem|ghostBackground|addr[7]~4 .lut_mask = 16'h698E;
defparam \mySystem|ghostBackground|addr[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N8
cycloneive_lcell_comb \mySystem|ghostBackground|addr[8]~6 (
// Equation(s):
// \mySystem|ghostBackground|addr[8]~6_combout  = (\mySystem|ghostBackground|Add0~2_combout  & (!\mySystem|ghostBackground|addr[7]~5 )) # (!\mySystem|ghostBackground|Add0~2_combout  & ((\mySystem|ghostBackground|addr[7]~5 ) # (GND)))
// \mySystem|ghostBackground|addr[8]~7  = CARRY((!\mySystem|ghostBackground|addr[7]~5 ) # (!\mySystem|ghostBackground|Add0~2_combout ))

	.dataa(gnd),
	.datab(\mySystem|ghostBackground|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|ghostBackground|addr[7]~5 ),
	.combout(\mySystem|ghostBackground|addr[8]~6_combout ),
	.cout(\mySystem|ghostBackground|addr[8]~7 ));
// synopsys translate_off
defparam \mySystem|ghostBackground|addr[8]~6 .lut_mask = 16'h3C3F;
defparam \mySystem|ghostBackground|addr[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N10
cycloneive_lcell_comb \mySystem|ghostBackground|addr[9]~8 (
// Equation(s):
// \mySystem|ghostBackground|addr[9]~8_combout  = (\mySystem|ghostBackground|Add0~4_combout  & (\mySystem|ghostBackground|addr[8]~7  $ (GND))) # (!\mySystem|ghostBackground|Add0~4_combout  & (!\mySystem|ghostBackground|addr[8]~7  & VCC))
// \mySystem|ghostBackground|addr[9]~9  = CARRY((\mySystem|ghostBackground|Add0~4_combout  & !\mySystem|ghostBackground|addr[8]~7 ))

	.dataa(gnd),
	.datab(\mySystem|ghostBackground|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|ghostBackground|addr[8]~7 ),
	.combout(\mySystem|ghostBackground|addr[9]~8_combout ),
	.cout(\mySystem|ghostBackground|addr[9]~9 ));
// synopsys translate_off
defparam \mySystem|ghostBackground|addr[9]~8 .lut_mask = 16'hC30C;
defparam \mySystem|ghostBackground|addr[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N12
cycloneive_lcell_comb \mySystem|ghostBackground|addr[10]~10 (
// Equation(s):
// \mySystem|ghostBackground|addr[10]~10_combout  = (\mySystem|ghostBackground|Add0~6_combout  & (!\mySystem|ghostBackground|addr[9]~9 )) # (!\mySystem|ghostBackground|Add0~6_combout  & ((\mySystem|ghostBackground|addr[9]~9 ) # (GND)))
// \mySystem|ghostBackground|addr[10]~11  = CARRY((!\mySystem|ghostBackground|addr[9]~9 ) # (!\mySystem|ghostBackground|Add0~6_combout ))

	.dataa(\mySystem|ghostBackground|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|ghostBackground|addr[9]~9 ),
	.combout(\mySystem|ghostBackground|addr[10]~10_combout ),
	.cout(\mySystem|ghostBackground|addr[10]~11 ));
// synopsys translate_off
defparam \mySystem|ghostBackground|addr[10]~10 .lut_mask = 16'h5A5F;
defparam \mySystem|ghostBackground|addr[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N14
cycloneive_lcell_comb \mySystem|ghostBackground|addr[11]~12 (
// Equation(s):
// \mySystem|ghostBackground|addr[11]~12_combout  = (\mySystem|ghostBackground|Add0~8_combout  & (\mySystem|ghostBackground|addr[10]~11  $ (GND))) # (!\mySystem|ghostBackground|Add0~8_combout  & (!\mySystem|ghostBackground|addr[10]~11  & VCC))
// \mySystem|ghostBackground|addr[11]~13  = CARRY((\mySystem|ghostBackground|Add0~8_combout  & !\mySystem|ghostBackground|addr[10]~11 ))

	.dataa(gnd),
	.datab(\mySystem|ghostBackground|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|ghostBackground|addr[10]~11 ),
	.combout(\mySystem|ghostBackground|addr[11]~12_combout ),
	.cout(\mySystem|ghostBackground|addr[11]~13 ));
// synopsys translate_off
defparam \mySystem|ghostBackground|addr[11]~12 .lut_mask = 16'hC30C;
defparam \mySystem|ghostBackground|addr[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N16
cycloneive_lcell_comb \mySystem|ghostBackground|addr[12]~14 (
// Equation(s):
// \mySystem|ghostBackground|addr[12]~14_combout  = (\mySystem|ghostBackground|Add0~10_combout  & (!\mySystem|ghostBackground|addr[11]~13 )) # (!\mySystem|ghostBackground|Add0~10_combout  & ((\mySystem|ghostBackground|addr[11]~13 ) # (GND)))
// \mySystem|ghostBackground|addr[12]~15  = CARRY((!\mySystem|ghostBackground|addr[11]~13 ) # (!\mySystem|ghostBackground|Add0~10_combout ))

	.dataa(\mySystem|ghostBackground|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|ghostBackground|addr[11]~13 ),
	.combout(\mySystem|ghostBackground|addr[12]~14_combout ),
	.cout(\mySystem|ghostBackground|addr[12]~15 ));
// synopsys translate_off
defparam \mySystem|ghostBackground|addr[12]~14 .lut_mask = 16'h5A5F;
defparam \mySystem|ghostBackground|addr[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N18
cycloneive_lcell_comb \mySystem|ghostBackground|addr[13]~16 (
// Equation(s):
// \mySystem|ghostBackground|addr[13]~16_combout  = (\mySystem|ghostBackground|Add0~12_combout  & (\mySystem|ghostBackground|addr[12]~15  $ (GND))) # (!\mySystem|ghostBackground|Add0~12_combout  & (!\mySystem|ghostBackground|addr[12]~15  & VCC))
// \mySystem|ghostBackground|addr[13]~17  = CARRY((\mySystem|ghostBackground|Add0~12_combout  & !\mySystem|ghostBackground|addr[12]~15 ))

	.dataa(gnd),
	.datab(\mySystem|ghostBackground|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|ghostBackground|addr[12]~15 ),
	.combout(\mySystem|ghostBackground|addr[13]~16_combout ),
	.cout(\mySystem|ghostBackground|addr[13]~17 ));
// synopsys translate_off
defparam \mySystem|ghostBackground|addr[13]~16 .lut_mask = 16'hC30C;
defparam \mySystem|ghostBackground|addr[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N20
cycloneive_lcell_comb \mySystem|ghostBackground|addr[14]~18 (
// Equation(s):
// \mySystem|ghostBackground|addr[14]~18_combout  = \mySystem|ghostBackground|addr[13]~17  $ (\mySystem|ghostBackground|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mySystem|ghostBackground|Add0~14_combout ),
	.cin(\mySystem|ghostBackground|addr[13]~17 ),
	.combout(\mySystem|ghostBackground|addr[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|ghostBackground|addr[14]~18 .lut_mask = 16'h0FF0;
defparam \mySystem|ghostBackground|addr[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N26
cycloneive_lcell_comb \mySystem|ghostBackground|mem_rtl_0|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \mySystem|ghostBackground|mem_rtl_0|auto_generated|address_reg_a[1]~feeder_combout  = \mySystem|ghostBackground|addr[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mySystem|ghostBackground|addr[14]~18_combout ),
	.cin(gnd),
	.combout(\mySystem|ghostBackground|mem_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y39_N27
dffeas \mySystem|ghostBackground|mem_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\mySystem|ghostBackground|mem_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|ghostBackground|mem_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N22
cycloneive_lcell_comb \mySystem|ghostBackground|mem_rtl_0|auto_generated|rden_decode|w_anode72w[2] (
// Equation(s):
// \mySystem|ghostBackground|mem_rtl_0|auto_generated|rden_decode|w_anode72w [2] = (!\mySystem|ghostBackground|addr[13]~16_combout  & \mySystem|ghostBackground|addr[14]~18_combout )

	.dataa(gnd),
	.datab(\mySystem|ghostBackground|addr[13]~16_combout ),
	.datac(gnd),
	.datad(\mySystem|ghostBackground|addr[14]~18_combout ),
	.cin(gnd),
	.combout(\mySystem|ghostBackground|mem_rtl_0|auto_generated|rden_decode|w_anode72w [2]),
	.cout());
// synopsys translate_off
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|rden_decode|w_anode72w[2] .lut_mask = 16'h3300;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|rden_decode|w_anode72w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N18
cycloneive_lcell_comb \mySystem|myGhost|x[3]~_wirecell (
// Equation(s):
// \mySystem|myGhost|x[3]~_wirecell_combout  = !\mySystem|myGhost|x [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mySystem|myGhost|x [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mySystem|myGhost|x[3]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myGhost|x[3]~_wirecell .lut_mask = 16'h0F0F;
defparam \mySystem|myGhost|x[3]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y40_N0
cycloneive_ram_block \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|ghostBackground|mem_rtl_0|auto_generated|rden_decode|w_anode72w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\mySystem|ghostBackground|addr[11]~12_combout ,\mySystem|ghostBackground|addr[10]~10_combout ,\mySystem|ghostBackground|addr[9]~8_combout ,\mySystem|ghostBackground|addr[8]~6_combout ,\mySystem|ghostBackground|addr[7]~4_combout ,
\mySystem|ghostBackground|addr[6]~2_combout ,\mySystem|ghostBackground|addr[5]~0_combout ,\mySystem|myGhost|x [4],\mySystem|myGhost|x[3]~_wirecell_combout ,\mySystem|myGhost|x [2],\mySystem|myGhost|x [1],\mySystem|myGhost|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 .init_file = "db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "system:mySystem|background_rom:ghostBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ALTSYNCRAM";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000555555555555555555555555555555555555540000000055555555555555555555555555555555555555555555555555555555555555555555555400000000555555555555555555555555555555555555555555555555555555555555555555555550000000001555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000155400000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000155400000000000000000000000000000000000000000000000000000000000000000000000000001554000000000000000000000000000000000000000000000000000000000000000000000000000015540000000000000000000000000000000000000000000000000000000000000000000000000000155400000000000000000000000000000000000000000000000000000000000000000000000000001554000000000000000000000000000000000000000000000000000000000000000000000000000015540000000000000000000000000000000000000000000000000000000000000000000000000000155400000015555555;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'h55555555555555555555540000000000000000000000000055555555550000155400000015555555555555555555555555555400000015555550000050000000555555555540001554000000155555555555555555555555555554000000155555400000500000005555555555400015540000001555555555555555555555555555540000001555554000005000000055555555554000155400000015555555555555555555555555555400000015555540000050000000555555555540001554000000155555555555555555555555555554000000155555400000500000005555555555400015540000001555555555555555555555555555540000001555;
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N24
cycloneive_lcell_comb \mySystem|ghostBackground|mem_rtl_0|auto_generated|rden_decode|w_anode49w[2] (
// Equation(s):
// \mySystem|ghostBackground|mem_rtl_0|auto_generated|rden_decode|w_anode49w [2] = (!\mySystem|ghostBackground|addr[13]~16_combout  & !\mySystem|ghostBackground|addr[14]~18_combout )

	.dataa(gnd),
	.datab(\mySystem|ghostBackground|addr[13]~16_combout ),
	.datac(gnd),
	.datad(\mySystem|ghostBackground|addr[14]~18_combout ),
	.cin(gnd),
	.combout(\mySystem|ghostBackground|mem_rtl_0|auto_generated|rden_decode|w_anode49w [2]),
	.cout());
// synopsys translate_off
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|rden_decode|w_anode49w[2] .lut_mask = 16'h0033;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|rden_decode|w_anode49w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y39_N0
cycloneive_ram_block \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|ghostBackground|mem_rtl_0|auto_generated|rden_decode|w_anode49w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mySystem|ghostBackground|addr[12]~14_combout ,\mySystem|ghostBackground|addr[11]~12_combout ,\mySystem|ghostBackground|addr[10]~10_combout ,\mySystem|ghostBackground|addr[9]~8_combout ,\mySystem|ghostBackground|addr[8]~6_combout ,
\mySystem|ghostBackground|addr[7]~4_combout ,\mySystem|ghostBackground|addr[6]~2_combout ,\mySystem|ghostBackground|addr[5]~0_combout ,\mySystem|myGhost|x [4],\mySystem|myGhost|x[3]~_wirecell_combout ,\mySystem|myGhost|x [2],\mySystem|myGhost|x [1],\mySystem|myGhost|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "system:mySystem|background_rom:ghostBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ALTSYNCRAM";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFF807E007FFF003FFF000007FFF801FFF8000FFFFF807E007FFF003FFF000007FFF801FFF8000FFFFF807E000000003FFF000007FFF801FFF8000FFFFF807E000000003FFF000007FFF801FFF8000FFFFF807E000000003FFF000007FFF801FFF8000FFFFF807E000000003FFF000007FFF801FFF8000FFFFF807E000000003FFF000007FFF801FFF8000FFFFF807E000000002000000000000001FFF8000FFFFF807E000000002000000000000001FFF8000FFFFF807E000000002000000000000001FFF8000FFFFF807E007FFFFFE000000000000001FFF8000FFFFF807E007FFFFFE000000000000001FFF8000FFFFF807E007FFFFFE00000000000000;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h1FFF8000FFFFF807E007FFFFFE000000000000001FFF8000FFFFF807E007FFFFFE000000000000001FFF8000FFFFF807E007FFFFFE000000000000001FFF8000FFFFF807E007FFFFFE000000003FFF801FFF8000FFFFF807E007FFFFFE000FFC003FFF801FFF8000FFFFF807E007FFFFFE000FFC003FFF801FFF800000001007E007FFFFFE000FFC003FFF801FFF800000000007E007FFFFFE000FFC003FFF801FFF800000000007E007FFFFFE000FFC003FFF801FFFC00000000007E007FFFFFE000FFC003FFF801FFF800000000007E007FFFFFE0007FE003FFF800000000000000007E000000000000000003FFF800000000000000007E000000000000000;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h003FFF800000000000000007E000000000000000003FFF800000000000000007E000000000000000003FFF800000000000000007E000000000000000003FFF800000000000000007E000000000000000003FFF80000000007FFFF007E000000000000000003FFF8000000000FFFFF807E000000000000000007FFFFFFFFF8000FFFFF807FFFFFFFFFF8007FFFFFFFFFFFFFF8000FFFFF807FFFFFFFFFF8007FFFFFFFFFFFFFF8000FFFFF807FFFFFFFFFF8007FFFFFFFFFFFFFF8000FFFFF807FFFFFFFFFF8007FFFFFFFFFFFFFF8000FFFFF807FFFFFFFFFF8007FFFFFFFFFFFFFF8000FFFFF807FFFFFFFFFF8007FFFFFFFFFFFFFF8000FFFFF807FFFFFFFF;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'hFF8007FFFFFFFFFFFFFF8000FFFFF807FFFFFFFFFF8007FFFFFFFFFFFFFF8000FFFFF807FFFFFFFFFF8007FFFFFFFFFFFFFF80007FFFF007E000000000000000000000040000000000000007E000000000000000000000040000000000000007E000000000000000000000040000000000000007E000000000000000000000040000000000000007E000000000000000000000040000000000000007E000000000000000000000040000000000000007E000000000000000000000040000000000000007E000000000000000000000060000000000000007FFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: FF_X16_Y39_N29
dffeas \mySystem|ghostBackground|mem_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mySystem|ghostBackground|addr[13]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|ghostBackground|mem_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N30
cycloneive_lcell_comb \mySystem|ghostBackground|mem_rtl_0|auto_generated|rden_decode|w_anode63w[2] (
// Equation(s):
// \mySystem|ghostBackground|mem_rtl_0|auto_generated|rden_decode|w_anode63w [2] = (\mySystem|ghostBackground|addr[13]~16_combout  & !\mySystem|ghostBackground|addr[14]~18_combout )

	.dataa(gnd),
	.datab(\mySystem|ghostBackground|addr[13]~16_combout ),
	.datac(gnd),
	.datad(\mySystem|ghostBackground|addr[14]~18_combout ),
	.cin(gnd),
	.combout(\mySystem|ghostBackground|mem_rtl_0|auto_generated|rden_decode|w_anode63w [2]),
	.cout());
// synopsys translate_off
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|rden_decode|w_anode63w[2] .lut_mask = 16'h00CC;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|rden_decode|w_anode63w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y38_N0
cycloneive_ram_block \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|ghostBackground|mem_rtl_0|auto_generated|rden_decode|w_anode63w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mySystem|ghostBackground|addr[12]~14_combout ,\mySystem|ghostBackground|addr[11]~12_combout ,\mySystem|ghostBackground|addr[10]~10_combout ,\mySystem|ghostBackground|addr[9]~8_combout ,\mySystem|ghostBackground|addr[8]~6_combout ,
\mySystem|ghostBackground|addr[7]~4_combout ,\mySystem|ghostBackground|addr[6]~2_combout ,\mySystem|ghostBackground|addr[5]~0_combout ,\mySystem|myGhost|x [4],\mySystem|myGhost|x[3]~_wirecell_combout ,\mySystem|myGhost|x [2],\mySystem|myGhost|x [1],\mySystem|myGhost|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "system:mySystem|background_rom:ghostBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ALTSYNCRAM";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'hF800C000FFFFF807E0007FFFFFFFFFFFFFE0007FF800C000FFFFF807E0007FFFFFFFFFFFFFE0007FF800C000FFFFF807E0007FFFFFFFFFFFFFE0007FF800C000FFFFF807E0007FFFFFFFFFFFFFE0007FF800C000FFFFF807E0007FFFFFFFFFFFFFE0007FF800C000FFFFF807E0007FFFFFFFFFFFFFE0007FF800C000FFFFF807E000000000000000000000000000C000FFFFF807E000000000000000000000000000C000FFFFF807E000000000000000000000000000C000FFFFF807E000000000000000000000000000C000FFFFF807E000000000000000000000000000C000FFFFF807E000000000000000000000000000C000FFFFF807E000000000000000;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h000000000000C000FFFFF807E000000000000000000000000000C000FFFFF807E000000000000000000000000000C000FFFFF807E000000000000000000000000000C000FFFFF807E000000000080000000000FFFFFFC000FFFFF807FFFFFFFFFFF8001FFFF000FFFFFF8000FFFFF807FFFFFFFFFFF8001FFFF000FFFFFF8000FFFFF807FFFFFFFFFFF8001FFFF000FFFFFF8000FFFFF807FFFFFFFFFFF8001FFFF000FFFFFF8000FFFFF807FFFFFFFFFFF8001FFFF000FFFFFF8000FFFFF807FFFFFFFFFFF8001FFFF000FFFFFF8000FFFFF807FFFFFFFFFFF8001FFFF000FFFFFF8000FFFFF807FFFFFFFFFFF8001FFFF000FFFFFF8000FFFFF807FFFFFFFF;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFF8001FFFF000FFFFFF8000FFFFF807FFFFFFFFFFF8001FFFF000FFFFFFC000FFFFF807FFFFFFFFFFF8001FFFF0000000000000FFFFF807FFFFFFFFFFF8001FFFE0000000000000FFFFF807FFFFC000000000000000000000000000FFFFF807E0000000000000000000000000000000FFFFF807E0000000000000000000000000000000FFFFF807E0000000000000000000000000000000FFFFF807E0000000000000000000000000000000FFFFF807E0000000000000000000000000000000FFFFF807E0000000000000000000000000000000FFFFF807E0000000000000000000000000000000FFFFF807E000000000000000007FFF0000000000FFFFF807;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'hE0003FFFFFFFFFFC007FFF8000000000FFFFF807E0003FFFFFFFFFFC007FFF801FFF8000FFFFF807E0003FFFFFFFFFFC007FFF801FFFC000FFFFF807E0003FFFFFFFFFFC007FFF801FFF8000FFFFF807E0003FFFFFFFFFFC007FFF801FFF8000FFFFF807E0003FFFFFFFFFF8007FFF801FFF8000FFFFF807E000000000000000007FFF801FFF8000FFFFF807E000000000000000007FFF801FFF8000FFFFF807E000000000000000007FFF801FFF8000FFFFF807E000000000000000007FFF801FFF8000FFFFF807E000000000000000007FFF801FFF8000FFFFF807E000000000000000007FFF801FFF8000FFFFF807E000000000000000007FFF801FFF8000;
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N28
cycloneive_lcell_comb \mySystem|ghostBackground|mem_rtl_0|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \mySystem|ghostBackground|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout  = (!\mySystem|ghostBackground|mem_rtl_0|auto_generated|address_reg_a [1] & ((\mySystem|ghostBackground|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (!\mySystem|ghostBackground|mem_rtl_0|auto_generated|address_reg_a [0] & (\mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\mySystem|ghostBackground|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\mySystem|ghostBackground|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\mySystem|ghostBackground|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'h5404;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N0
cycloneive_lcell_comb \mySystem|ghostBackground|mem_rtl_0|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \mySystem|ghostBackground|mem_rtl_0|auto_generated|mux2|result_node[0]~1_combout  = (\mySystem|ghostBackground|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ) # ((\mySystem|ghostBackground|mem_rtl_0|auto_generated|address_reg_a [1] & 
// \mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6~portadataout ))

	.dataa(\mySystem|ghostBackground|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\mySystem|ghostBackground|mem_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datad(\mySystem|ghostBackground|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\mySystem|ghostBackground|mem_rtl_0|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'hFFA0;
defparam \mySystem|ghostBackground|mem_rtl_0|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N28
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|Add6~0 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|Add6~0_combout  = \mySystem|ghostBackground|mem_rtl_0|auto_generated|mux2|result_node[0]~1_combout  $ (((\mySystem|in_sprite~1_combout  & (\mySystem|goodGhosthahaJK~6_combout  & \mySystem|in_sprite~0_combout ))))

	.dataa(\mySystem|in_sprite~1_combout ),
	.datab(\mySystem|goodGhosthahaJK~6_combout ),
	.datac(\mySystem|in_sprite~0_combout ),
	.datad(\mySystem|ghostBackground|mem_rtl_0|auto_generated|mux2|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myDatapath|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|Add6~0 .lut_mask = 16'h7F80;
defparam \mySystem|myProcessor|myDatapath|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N26
cycloneive_lcell_comb \mySystem|myProcessor|myController|Selector3~0 (
// Equation(s):
// \mySystem|myProcessor|myController|Selector3~0_combout  = (\mySystem|ghostColorRead~combout  & (((\mySystem|myProcessor|myController|state.CHECK_FREE~q  & !\mySystem|myProcessor|myDatapath|Add6~0_combout )))) # (!\mySystem|ghostColorRead~combout  & 
// ((\mySystem|myProcessor|myController|state.CHECK_GHOST_COLLISION~q ) # ((\mySystem|myProcessor|myController|state.CHECK_FREE~q  & !\mySystem|myProcessor|myDatapath|Add6~0_combout ))))

	.dataa(\mySystem|ghostColorRead~combout ),
	.datab(\mySystem|myProcessor|myController|state.CHECK_GHOST_COLLISION~q ),
	.datac(\mySystem|myProcessor|myController|state.CHECK_FREE~q ),
	.datad(\mySystem|myProcessor|myDatapath|Add6~0_combout ),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myController|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myController|Selector3~0 .lut_mask = 16'h44F4;
defparam \mySystem|myProcessor|myController|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y40_N27
dffeas \mySystem|myProcessor|myController|state.MOVE_INDEX (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myController|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myController|state.MOVE_INDEX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myController|state.MOVE_INDEX .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myController|state.MOVE_INDEX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N20
cycloneive_lcell_comb \mySystem|myProcessor|myController|state~32 (
// Equation(s):
// \mySystem|myProcessor|myController|state~32_combout  = (\KEY[2]~input_o  & \mySystem|myProcessor|myController|state.MOVE_INDEX~q )

	.dataa(\KEY[2]~input_o ),
	.datab(gnd),
	.datac(\mySystem|myProcessor|myController|state.MOVE_INDEX~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myController|state~32_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myController|state~32 .lut_mask = 16'hA0A0;
defparam \mySystem|myProcessor|myController|state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y40_N21
dffeas \mySystem|myProcessor|myController|state.DRAW_NEXT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myController|state~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myController|state.DRAW_NEXT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myController|state.DRAW_NEXT .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myController|state.DRAW_NEXT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N6
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|timer[0]~26 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|timer[0]~26_combout  = \mySystem|myProcessor|myDatapath|timer [0] $ (VCC)
// \mySystem|myProcessor|myDatapath|timer[0]~27  = CARRY(\mySystem|myProcessor|myDatapath|timer [0])

	.dataa(\mySystem|myProcessor|myDatapath|timer [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myDatapath|timer[0]~26_combout ),
	.cout(\mySystem|myProcessor|myDatapath|timer[0]~27 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[0]~26 .lut_mask = 16'h55AA;
defparam \mySystem|myProcessor|myDatapath|timer[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N20
cycloneive_lcell_comb \mySystem|myProcessor|myController|WideOr2 (
// Equation(s):
// \mySystem|myProcessor|myController|WideOr2~combout  = (\mySystem|myProcessor|myController|state.WAIT~q ) # (\mySystem|myProcessor|myController|state.PAUSE~q )

	.dataa(gnd),
	.datab(\mySystem|myProcessor|myController|state.WAIT~q ),
	.datac(gnd),
	.datad(\mySystem|myProcessor|myController|state.PAUSE~q ),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myController|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myController|WideOr2 .lut_mask = 16'hFFCC;
defparam \mySystem|myProcessor|myController|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y42_N7
dffeas \mySystem|myProcessor|myDatapath|timer[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myDatapath|timer[0]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mySystem|myProcessor|myController|state.WAIT~q ),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[0] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N8
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|timer[1]~28 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|timer[1]~28_combout  = (\mySystem|myProcessor|myDatapath|timer [1] & (!\mySystem|myProcessor|myDatapath|timer[0]~27 )) # (!\mySystem|myProcessor|myDatapath|timer [1] & ((\mySystem|myProcessor|myDatapath|timer[0]~27 ) # 
// (GND)))
// \mySystem|myProcessor|myDatapath|timer[1]~29  = CARRY((!\mySystem|myProcessor|myDatapath|timer[0]~27 ) # (!\mySystem|myProcessor|myDatapath|timer [1]))

	.dataa(gnd),
	.datab(\mySystem|myProcessor|myDatapath|timer [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|timer[0]~27 ),
	.combout(\mySystem|myProcessor|myDatapath|timer[1]~28_combout ),
	.cout(\mySystem|myProcessor|myDatapath|timer[1]~29 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[1]~28 .lut_mask = 16'h3C3F;
defparam \mySystem|myProcessor|myDatapath|timer[1]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N9
dffeas \mySystem|myProcessor|myDatapath|timer[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myDatapath|timer[1]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mySystem|myProcessor|myController|state.WAIT~q ),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[1] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N10
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|timer[2]~30 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|timer[2]~30_combout  = (\mySystem|myProcessor|myDatapath|timer [2] & (\mySystem|myProcessor|myDatapath|timer[1]~29  $ (GND))) # (!\mySystem|myProcessor|myDatapath|timer [2] & (!\mySystem|myProcessor|myDatapath|timer[1]~29  
// & VCC))
// \mySystem|myProcessor|myDatapath|timer[2]~31  = CARRY((\mySystem|myProcessor|myDatapath|timer [2] & !\mySystem|myProcessor|myDatapath|timer[1]~29 ))

	.dataa(\mySystem|myProcessor|myDatapath|timer [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|timer[1]~29 ),
	.combout(\mySystem|myProcessor|myDatapath|timer[2]~30_combout ),
	.cout(\mySystem|myProcessor|myDatapath|timer[2]~31 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[2]~30 .lut_mask = 16'hA50A;
defparam \mySystem|myProcessor|myDatapath|timer[2]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N11
dffeas \mySystem|myProcessor|myDatapath|timer[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myDatapath|timer[2]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mySystem|myProcessor|myController|state.WAIT~q ),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[2] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N12
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|timer[3]~32 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|timer[3]~32_combout  = (\mySystem|myProcessor|myDatapath|timer [3] & (!\mySystem|myProcessor|myDatapath|timer[2]~31 )) # (!\mySystem|myProcessor|myDatapath|timer [3] & ((\mySystem|myProcessor|myDatapath|timer[2]~31 ) # 
// (GND)))
// \mySystem|myProcessor|myDatapath|timer[3]~33  = CARRY((!\mySystem|myProcessor|myDatapath|timer[2]~31 ) # (!\mySystem|myProcessor|myDatapath|timer [3]))

	.dataa(\mySystem|myProcessor|myDatapath|timer [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|timer[2]~31 ),
	.combout(\mySystem|myProcessor|myDatapath|timer[3]~32_combout ),
	.cout(\mySystem|myProcessor|myDatapath|timer[3]~33 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[3]~32 .lut_mask = 16'h5A5F;
defparam \mySystem|myProcessor|myDatapath|timer[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N13
dffeas \mySystem|myProcessor|myDatapath|timer[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myDatapath|timer[3]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mySystem|myProcessor|myController|state.WAIT~q ),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[3] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N14
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|timer[4]~34 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|timer[4]~34_combout  = (\mySystem|myProcessor|myDatapath|timer [4] & (\mySystem|myProcessor|myDatapath|timer[3]~33  $ (GND))) # (!\mySystem|myProcessor|myDatapath|timer [4] & (!\mySystem|myProcessor|myDatapath|timer[3]~33  
// & VCC))
// \mySystem|myProcessor|myDatapath|timer[4]~35  = CARRY((\mySystem|myProcessor|myDatapath|timer [4] & !\mySystem|myProcessor|myDatapath|timer[3]~33 ))

	.dataa(gnd),
	.datab(\mySystem|myProcessor|myDatapath|timer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|timer[3]~33 ),
	.combout(\mySystem|myProcessor|myDatapath|timer[4]~34_combout ),
	.cout(\mySystem|myProcessor|myDatapath|timer[4]~35 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[4]~34 .lut_mask = 16'hC30C;
defparam \mySystem|myProcessor|myDatapath|timer[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N15
dffeas \mySystem|myProcessor|myDatapath|timer[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myDatapath|timer[4]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mySystem|myProcessor|myController|state.WAIT~q ),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[4] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N16
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|timer[5]~36 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|timer[5]~36_combout  = (\mySystem|myProcessor|myDatapath|timer [5] & (!\mySystem|myProcessor|myDatapath|timer[4]~35 )) # (!\mySystem|myProcessor|myDatapath|timer [5] & ((\mySystem|myProcessor|myDatapath|timer[4]~35 ) # 
// (GND)))
// \mySystem|myProcessor|myDatapath|timer[5]~37  = CARRY((!\mySystem|myProcessor|myDatapath|timer[4]~35 ) # (!\mySystem|myProcessor|myDatapath|timer [5]))

	.dataa(gnd),
	.datab(\mySystem|myProcessor|myDatapath|timer [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|timer[4]~35 ),
	.combout(\mySystem|myProcessor|myDatapath|timer[5]~36_combout ),
	.cout(\mySystem|myProcessor|myDatapath|timer[5]~37 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[5]~36 .lut_mask = 16'h3C3F;
defparam \mySystem|myProcessor|myDatapath|timer[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N17
dffeas \mySystem|myProcessor|myDatapath|timer[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myDatapath|timer[5]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mySystem|myProcessor|myController|state.WAIT~q ),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[5] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N18
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|timer[6]~38 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|timer[6]~38_combout  = (\mySystem|myProcessor|myDatapath|timer [6] & (\mySystem|myProcessor|myDatapath|timer[5]~37  $ (GND))) # (!\mySystem|myProcessor|myDatapath|timer [6] & (!\mySystem|myProcessor|myDatapath|timer[5]~37  
// & VCC))
// \mySystem|myProcessor|myDatapath|timer[6]~39  = CARRY((\mySystem|myProcessor|myDatapath|timer [6] & !\mySystem|myProcessor|myDatapath|timer[5]~37 ))

	.dataa(gnd),
	.datab(\mySystem|myProcessor|myDatapath|timer [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|timer[5]~37 ),
	.combout(\mySystem|myProcessor|myDatapath|timer[6]~38_combout ),
	.cout(\mySystem|myProcessor|myDatapath|timer[6]~39 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[6]~38 .lut_mask = 16'hC30C;
defparam \mySystem|myProcessor|myDatapath|timer[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N19
dffeas \mySystem|myProcessor|myDatapath|timer[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myDatapath|timer[6]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mySystem|myProcessor|myController|state.WAIT~q ),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[6] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N20
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|timer[7]~40 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|timer[7]~40_combout  = (\mySystem|myProcessor|myDatapath|timer [7] & (!\mySystem|myProcessor|myDatapath|timer[6]~39 )) # (!\mySystem|myProcessor|myDatapath|timer [7] & ((\mySystem|myProcessor|myDatapath|timer[6]~39 ) # 
// (GND)))
// \mySystem|myProcessor|myDatapath|timer[7]~41  = CARRY((!\mySystem|myProcessor|myDatapath|timer[6]~39 ) # (!\mySystem|myProcessor|myDatapath|timer [7]))

	.dataa(gnd),
	.datab(\mySystem|myProcessor|myDatapath|timer [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|timer[6]~39 ),
	.combout(\mySystem|myProcessor|myDatapath|timer[7]~40_combout ),
	.cout(\mySystem|myProcessor|myDatapath|timer[7]~41 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[7]~40 .lut_mask = 16'h3C3F;
defparam \mySystem|myProcessor|myDatapath|timer[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N21
dffeas \mySystem|myProcessor|myDatapath|timer[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myDatapath|timer[7]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mySystem|myProcessor|myController|state.WAIT~q ),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[7] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N22
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|timer[8]~42 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|timer[8]~42_combout  = (\mySystem|myProcessor|myDatapath|timer [8] & (\mySystem|myProcessor|myDatapath|timer[7]~41  $ (GND))) # (!\mySystem|myProcessor|myDatapath|timer [8] & (!\mySystem|myProcessor|myDatapath|timer[7]~41  
// & VCC))
// \mySystem|myProcessor|myDatapath|timer[8]~43  = CARRY((\mySystem|myProcessor|myDatapath|timer [8] & !\mySystem|myProcessor|myDatapath|timer[7]~41 ))

	.dataa(\mySystem|myProcessor|myDatapath|timer [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|timer[7]~41 ),
	.combout(\mySystem|myProcessor|myDatapath|timer[8]~42_combout ),
	.cout(\mySystem|myProcessor|myDatapath|timer[8]~43 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[8]~42 .lut_mask = 16'hA50A;
defparam \mySystem|myProcessor|myDatapath|timer[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N23
dffeas \mySystem|myProcessor|myDatapath|timer[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myDatapath|timer[8]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mySystem|myProcessor|myController|state.WAIT~q ),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[8] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N24
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|timer[9]~44 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|timer[9]~44_combout  = (\mySystem|myProcessor|myDatapath|timer [9] & (!\mySystem|myProcessor|myDatapath|timer[8]~43 )) # (!\mySystem|myProcessor|myDatapath|timer [9] & ((\mySystem|myProcessor|myDatapath|timer[8]~43 ) # 
// (GND)))
// \mySystem|myProcessor|myDatapath|timer[9]~45  = CARRY((!\mySystem|myProcessor|myDatapath|timer[8]~43 ) # (!\mySystem|myProcessor|myDatapath|timer [9]))

	.dataa(gnd),
	.datab(\mySystem|myProcessor|myDatapath|timer [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|timer[8]~43 ),
	.combout(\mySystem|myProcessor|myDatapath|timer[9]~44_combout ),
	.cout(\mySystem|myProcessor|myDatapath|timer[9]~45 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[9]~44 .lut_mask = 16'h3C3F;
defparam \mySystem|myProcessor|myDatapath|timer[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N25
dffeas \mySystem|myProcessor|myDatapath|timer[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myDatapath|timer[9]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mySystem|myProcessor|myController|state.WAIT~q ),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[9] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|timer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N26
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|timer[10]~46 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|timer[10]~46_combout  = (\mySystem|myProcessor|myDatapath|timer [10] & (\mySystem|myProcessor|myDatapath|timer[9]~45  $ (GND))) # (!\mySystem|myProcessor|myDatapath|timer [10] & 
// (!\mySystem|myProcessor|myDatapath|timer[9]~45  & VCC))
// \mySystem|myProcessor|myDatapath|timer[10]~47  = CARRY((\mySystem|myProcessor|myDatapath|timer [10] & !\mySystem|myProcessor|myDatapath|timer[9]~45 ))

	.dataa(\mySystem|myProcessor|myDatapath|timer [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|timer[9]~45 ),
	.combout(\mySystem|myProcessor|myDatapath|timer[10]~46_combout ),
	.cout(\mySystem|myProcessor|myDatapath|timer[10]~47 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[10]~46 .lut_mask = 16'hA50A;
defparam \mySystem|myProcessor|myDatapath|timer[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N27
dffeas \mySystem|myProcessor|myDatapath|timer[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myDatapath|timer[10]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mySystem|myProcessor|myController|state.WAIT~q ),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|timer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[10] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|timer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N28
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|timer[11]~48 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|timer[11]~48_combout  = (\mySystem|myProcessor|myDatapath|timer [11] & (!\mySystem|myProcessor|myDatapath|timer[10]~47 )) # (!\mySystem|myProcessor|myDatapath|timer [11] & ((\mySystem|myProcessor|myDatapath|timer[10]~47 ) 
// # (GND)))
// \mySystem|myProcessor|myDatapath|timer[11]~49  = CARRY((!\mySystem|myProcessor|myDatapath|timer[10]~47 ) # (!\mySystem|myProcessor|myDatapath|timer [11]))

	.dataa(gnd),
	.datab(\mySystem|myProcessor|myDatapath|timer [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|timer[10]~47 ),
	.combout(\mySystem|myProcessor|myDatapath|timer[11]~48_combout ),
	.cout(\mySystem|myProcessor|myDatapath|timer[11]~49 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[11]~48 .lut_mask = 16'h3C3F;
defparam \mySystem|myProcessor|myDatapath|timer[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N29
dffeas \mySystem|myProcessor|myDatapath|timer[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myDatapath|timer[11]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mySystem|myProcessor|myController|state.WAIT~q ),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|timer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[11] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|timer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N30
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|timer[12]~50 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|timer[12]~50_combout  = (\mySystem|myProcessor|myDatapath|timer [12] & (\mySystem|myProcessor|myDatapath|timer[11]~49  $ (GND))) # (!\mySystem|myProcessor|myDatapath|timer [12] & 
// (!\mySystem|myProcessor|myDatapath|timer[11]~49  & VCC))
// \mySystem|myProcessor|myDatapath|timer[12]~51  = CARRY((\mySystem|myProcessor|myDatapath|timer [12] & !\mySystem|myProcessor|myDatapath|timer[11]~49 ))

	.dataa(\mySystem|myProcessor|myDatapath|timer [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|timer[11]~49 ),
	.combout(\mySystem|myProcessor|myDatapath|timer[12]~50_combout ),
	.cout(\mySystem|myProcessor|myDatapath|timer[12]~51 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[12]~50 .lut_mask = 16'hA50A;
defparam \mySystem|myProcessor|myDatapath|timer[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N31
dffeas \mySystem|myProcessor|myDatapath|timer[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myDatapath|timer[12]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mySystem|myProcessor|myController|state.WAIT~q ),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|timer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[12] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|timer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N0
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|timer[13]~52 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|timer[13]~52_combout  = (\mySystem|myProcessor|myDatapath|timer [13] & (!\mySystem|myProcessor|myDatapath|timer[12]~51 )) # (!\mySystem|myProcessor|myDatapath|timer [13] & ((\mySystem|myProcessor|myDatapath|timer[12]~51 ) 
// # (GND)))
// \mySystem|myProcessor|myDatapath|timer[13]~53  = CARRY((!\mySystem|myProcessor|myDatapath|timer[12]~51 ) # (!\mySystem|myProcessor|myDatapath|timer [13]))

	.dataa(gnd),
	.datab(\mySystem|myProcessor|myDatapath|timer [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|timer[12]~51 ),
	.combout(\mySystem|myProcessor|myDatapath|timer[13]~52_combout ),
	.cout(\mySystem|myProcessor|myDatapath|timer[13]~53 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[13]~52 .lut_mask = 16'h3C3F;
defparam \mySystem|myProcessor|myDatapath|timer[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y41_N1
dffeas \mySystem|myProcessor|myDatapath|timer[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myDatapath|timer[13]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mySystem|myProcessor|myController|state.WAIT~q ),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|timer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[13] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|timer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N2
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|timer[14]~54 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|timer[14]~54_combout  = (\mySystem|myProcessor|myDatapath|timer [14] & (\mySystem|myProcessor|myDatapath|timer[13]~53  $ (GND))) # (!\mySystem|myProcessor|myDatapath|timer [14] & 
// (!\mySystem|myProcessor|myDatapath|timer[13]~53  & VCC))
// \mySystem|myProcessor|myDatapath|timer[14]~55  = CARRY((\mySystem|myProcessor|myDatapath|timer [14] & !\mySystem|myProcessor|myDatapath|timer[13]~53 ))

	.dataa(gnd),
	.datab(\mySystem|myProcessor|myDatapath|timer [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|timer[13]~53 ),
	.combout(\mySystem|myProcessor|myDatapath|timer[14]~54_combout ),
	.cout(\mySystem|myProcessor|myDatapath|timer[14]~55 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[14]~54 .lut_mask = 16'hC30C;
defparam \mySystem|myProcessor|myDatapath|timer[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y41_N3
dffeas \mySystem|myProcessor|myDatapath|timer[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myDatapath|timer[14]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mySystem|myProcessor|myController|state.WAIT~q ),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|timer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[14] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|timer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N4
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|timer[15]~56 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|timer[15]~56_combout  = (\mySystem|myProcessor|myDatapath|timer [15] & (!\mySystem|myProcessor|myDatapath|timer[14]~55 )) # (!\mySystem|myProcessor|myDatapath|timer [15] & ((\mySystem|myProcessor|myDatapath|timer[14]~55 ) 
// # (GND)))
// \mySystem|myProcessor|myDatapath|timer[15]~57  = CARRY((!\mySystem|myProcessor|myDatapath|timer[14]~55 ) # (!\mySystem|myProcessor|myDatapath|timer [15]))

	.dataa(gnd),
	.datab(\mySystem|myProcessor|myDatapath|timer [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|timer[14]~55 ),
	.combout(\mySystem|myProcessor|myDatapath|timer[15]~56_combout ),
	.cout(\mySystem|myProcessor|myDatapath|timer[15]~57 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[15]~56 .lut_mask = 16'h3C3F;
defparam \mySystem|myProcessor|myDatapath|timer[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y41_N5
dffeas \mySystem|myProcessor|myDatapath|timer[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myDatapath|timer[15]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mySystem|myProcessor|myController|state.WAIT~q ),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|timer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[15] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|timer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N6
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|timer[16]~58 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|timer[16]~58_combout  = (\mySystem|myProcessor|myDatapath|timer [16] & (\mySystem|myProcessor|myDatapath|timer[15]~57  $ (GND))) # (!\mySystem|myProcessor|myDatapath|timer [16] & 
// (!\mySystem|myProcessor|myDatapath|timer[15]~57  & VCC))
// \mySystem|myProcessor|myDatapath|timer[16]~59  = CARRY((\mySystem|myProcessor|myDatapath|timer [16] & !\mySystem|myProcessor|myDatapath|timer[15]~57 ))

	.dataa(\mySystem|myProcessor|myDatapath|timer [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|timer[15]~57 ),
	.combout(\mySystem|myProcessor|myDatapath|timer[16]~58_combout ),
	.cout(\mySystem|myProcessor|myDatapath|timer[16]~59 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[16]~58 .lut_mask = 16'hA50A;
defparam \mySystem|myProcessor|myDatapath|timer[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y41_N7
dffeas \mySystem|myProcessor|myDatapath|timer[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myDatapath|timer[16]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mySystem|myProcessor|myController|state.WAIT~q ),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|timer [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[16] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|timer[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N8
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|timer[17]~60 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|timer[17]~60_combout  = (\mySystem|myProcessor|myDatapath|timer [17] & (!\mySystem|myProcessor|myDatapath|timer[16]~59 )) # (!\mySystem|myProcessor|myDatapath|timer [17] & ((\mySystem|myProcessor|myDatapath|timer[16]~59 ) 
// # (GND)))
// \mySystem|myProcessor|myDatapath|timer[17]~61  = CARRY((!\mySystem|myProcessor|myDatapath|timer[16]~59 ) # (!\mySystem|myProcessor|myDatapath|timer [17]))

	.dataa(gnd),
	.datab(\mySystem|myProcessor|myDatapath|timer [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|timer[16]~59 ),
	.combout(\mySystem|myProcessor|myDatapath|timer[17]~60_combout ),
	.cout(\mySystem|myProcessor|myDatapath|timer[17]~61 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[17]~60 .lut_mask = 16'h3C3F;
defparam \mySystem|myProcessor|myDatapath|timer[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y41_N9
dffeas \mySystem|myProcessor|myDatapath|timer[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myDatapath|timer[17]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mySystem|myProcessor|myController|state.WAIT~q ),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|timer [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[17] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|timer[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N10
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|timer[18]~62 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|timer[18]~62_combout  = (\mySystem|myProcessor|myDatapath|timer [18] & (\mySystem|myProcessor|myDatapath|timer[17]~61  $ (GND))) # (!\mySystem|myProcessor|myDatapath|timer [18] & 
// (!\mySystem|myProcessor|myDatapath|timer[17]~61  & VCC))
// \mySystem|myProcessor|myDatapath|timer[18]~63  = CARRY((\mySystem|myProcessor|myDatapath|timer [18] & !\mySystem|myProcessor|myDatapath|timer[17]~61 ))

	.dataa(\mySystem|myProcessor|myDatapath|timer [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|timer[17]~61 ),
	.combout(\mySystem|myProcessor|myDatapath|timer[18]~62_combout ),
	.cout(\mySystem|myProcessor|myDatapath|timer[18]~63 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[18]~62 .lut_mask = 16'hA50A;
defparam \mySystem|myProcessor|myDatapath|timer[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y41_N11
dffeas \mySystem|myProcessor|myDatapath|timer[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myDatapath|timer[18]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mySystem|myProcessor|myController|state.WAIT~q ),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|timer [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[18] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|timer[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N12
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|timer[19]~64 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|timer[19]~64_combout  = (\mySystem|myProcessor|myDatapath|timer [19] & (!\mySystem|myProcessor|myDatapath|timer[18]~63 )) # (!\mySystem|myProcessor|myDatapath|timer [19] & ((\mySystem|myProcessor|myDatapath|timer[18]~63 ) 
// # (GND)))
// \mySystem|myProcessor|myDatapath|timer[19]~65  = CARRY((!\mySystem|myProcessor|myDatapath|timer[18]~63 ) # (!\mySystem|myProcessor|myDatapath|timer [19]))

	.dataa(\mySystem|myProcessor|myDatapath|timer [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|timer[18]~63 ),
	.combout(\mySystem|myProcessor|myDatapath|timer[19]~64_combout ),
	.cout(\mySystem|myProcessor|myDatapath|timer[19]~65 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[19]~64 .lut_mask = 16'h5A5F;
defparam \mySystem|myProcessor|myDatapath|timer[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y41_N13
dffeas \mySystem|myProcessor|myDatapath|timer[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myDatapath|timer[19]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mySystem|myProcessor|myController|state.WAIT~q ),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|timer [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[19] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|timer[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N14
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|timer[20]~66 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|timer[20]~66_combout  = (\mySystem|myProcessor|myDatapath|timer [20] & (\mySystem|myProcessor|myDatapath|timer[19]~65  $ (GND))) # (!\mySystem|myProcessor|myDatapath|timer [20] & 
// (!\mySystem|myProcessor|myDatapath|timer[19]~65  & VCC))
// \mySystem|myProcessor|myDatapath|timer[20]~67  = CARRY((\mySystem|myProcessor|myDatapath|timer [20] & !\mySystem|myProcessor|myDatapath|timer[19]~65 ))

	.dataa(gnd),
	.datab(\mySystem|myProcessor|myDatapath|timer [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|timer[19]~65 ),
	.combout(\mySystem|myProcessor|myDatapath|timer[20]~66_combout ),
	.cout(\mySystem|myProcessor|myDatapath|timer[20]~67 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[20]~66 .lut_mask = 16'hC30C;
defparam \mySystem|myProcessor|myDatapath|timer[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y41_N15
dffeas \mySystem|myProcessor|myDatapath|timer[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myDatapath|timer[20]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mySystem|myProcessor|myController|state.WAIT~q ),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|timer [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[20] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|timer[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N16
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|timer[21]~68 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|timer[21]~68_combout  = (\mySystem|myProcessor|myDatapath|timer [21] & (!\mySystem|myProcessor|myDatapath|timer[20]~67 )) # (!\mySystem|myProcessor|myDatapath|timer [21] & ((\mySystem|myProcessor|myDatapath|timer[20]~67 ) 
// # (GND)))
// \mySystem|myProcessor|myDatapath|timer[21]~69  = CARRY((!\mySystem|myProcessor|myDatapath|timer[20]~67 ) # (!\mySystem|myProcessor|myDatapath|timer [21]))

	.dataa(gnd),
	.datab(\mySystem|myProcessor|myDatapath|timer [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|timer[20]~67 ),
	.combout(\mySystem|myProcessor|myDatapath|timer[21]~68_combout ),
	.cout(\mySystem|myProcessor|myDatapath|timer[21]~69 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[21]~68 .lut_mask = 16'h3C3F;
defparam \mySystem|myProcessor|myDatapath|timer[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y41_N17
dffeas \mySystem|myProcessor|myDatapath|timer[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myDatapath|timer[21]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mySystem|myProcessor|myController|state.WAIT~q ),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|timer [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[21] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|timer[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N18
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|timer[22]~70 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|timer[22]~70_combout  = (\mySystem|myProcessor|myDatapath|timer [22] & (\mySystem|myProcessor|myDatapath|timer[21]~69  $ (GND))) # (!\mySystem|myProcessor|myDatapath|timer [22] & 
// (!\mySystem|myProcessor|myDatapath|timer[21]~69  & VCC))
// \mySystem|myProcessor|myDatapath|timer[22]~71  = CARRY((\mySystem|myProcessor|myDatapath|timer [22] & !\mySystem|myProcessor|myDatapath|timer[21]~69 ))

	.dataa(gnd),
	.datab(\mySystem|myProcessor|myDatapath|timer [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|timer[21]~69 ),
	.combout(\mySystem|myProcessor|myDatapath|timer[22]~70_combout ),
	.cout(\mySystem|myProcessor|myDatapath|timer[22]~71 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[22]~70 .lut_mask = 16'hC30C;
defparam \mySystem|myProcessor|myDatapath|timer[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y41_N19
dffeas \mySystem|myProcessor|myDatapath|timer[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myDatapath|timer[22]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mySystem|myProcessor|myController|state.WAIT~q ),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|timer [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[22] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|timer[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N20
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|timer[23]~72 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|timer[23]~72_combout  = (\mySystem|myProcessor|myDatapath|timer [23] & (!\mySystem|myProcessor|myDatapath|timer[22]~71 )) # (!\mySystem|myProcessor|myDatapath|timer [23] & ((\mySystem|myProcessor|myDatapath|timer[22]~71 ) 
// # (GND)))
// \mySystem|myProcessor|myDatapath|timer[23]~73  = CARRY((!\mySystem|myProcessor|myDatapath|timer[22]~71 ) # (!\mySystem|myProcessor|myDatapath|timer [23]))

	.dataa(gnd),
	.datab(\mySystem|myProcessor|myDatapath|timer [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|timer[22]~71 ),
	.combout(\mySystem|myProcessor|myDatapath|timer[23]~72_combout ),
	.cout(\mySystem|myProcessor|myDatapath|timer[23]~73 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[23]~72 .lut_mask = 16'h3C3F;
defparam \mySystem|myProcessor|myDatapath|timer[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y41_N21
dffeas \mySystem|myProcessor|myDatapath|timer[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myDatapath|timer[23]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mySystem|myProcessor|myController|state.WAIT~q ),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|timer [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[23] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|timer[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N26
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|Equal0~6 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|Equal0~6_combout  = (!\mySystem|myProcessor|myDatapath|timer [23] & (!\mySystem|myProcessor|myDatapath|timer [22] & (!\mySystem|myProcessor|myDatapath|timer [20] & \mySystem|myProcessor|myDatapath|timer [21])))

	.dataa(\mySystem|myProcessor|myDatapath|timer [23]),
	.datab(\mySystem|myProcessor|myDatapath|timer [22]),
	.datac(\mySystem|myProcessor|myDatapath|timer [20]),
	.datad(\mySystem|myProcessor|myDatapath|timer [21]),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myDatapath|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|Equal0~6 .lut_mask = 16'h0100;
defparam \mySystem|myProcessor|myDatapath|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N28
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|Equal0~5 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|Equal0~5_combout  = (\mySystem|myProcessor|myDatapath|timer [18] & (\mySystem|myProcessor|myDatapath|timer [19] & (!\mySystem|myProcessor|myDatapath|timer [17] & \mySystem|myProcessor|myDatapath|timer [16])))

	.dataa(\mySystem|myProcessor|myDatapath|timer [18]),
	.datab(\mySystem|myProcessor|myDatapath|timer [19]),
	.datac(\mySystem|myProcessor|myDatapath|timer [17]),
	.datad(\mySystem|myProcessor|myDatapath|timer [16]),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myDatapath|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|Equal0~5 .lut_mask = 16'h0800;
defparam \mySystem|myProcessor|myDatapath|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N2
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|Equal0~1 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|Equal0~1_combout  = (\mySystem|myProcessor|myDatapath|timer [7] & (!\mySystem|myProcessor|myDatapath|timer [5] & (!\mySystem|myProcessor|myDatapath|timer [4] & \mySystem|myProcessor|myDatapath|timer [6])))

	.dataa(\mySystem|myProcessor|myDatapath|timer [7]),
	.datab(\mySystem|myProcessor|myDatapath|timer [5]),
	.datac(\mySystem|myProcessor|myDatapath|timer [4]),
	.datad(\mySystem|myProcessor|myDatapath|timer [6]),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myDatapath|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|Equal0~1 .lut_mask = 16'h0200;
defparam \mySystem|myProcessor|myDatapath|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N4
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|Equal0~2 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|Equal0~2_combout  = (\mySystem|myProcessor|myDatapath|timer [10] & (!\mySystem|myProcessor|myDatapath|timer [11] & (!\mySystem|myProcessor|myDatapath|timer [8] & \mySystem|myProcessor|myDatapath|timer [9])))

	.dataa(\mySystem|myProcessor|myDatapath|timer [10]),
	.datab(\mySystem|myProcessor|myDatapath|timer [11]),
	.datac(\mySystem|myProcessor|myDatapath|timer [8]),
	.datad(\mySystem|myProcessor|myDatapath|timer [9]),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myDatapath|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|Equal0~2 .lut_mask = 16'h0200;
defparam \mySystem|myProcessor|myDatapath|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N0
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|Equal0~0 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|Equal0~0_combout  = (!\mySystem|myProcessor|myDatapath|timer [3] & (!\mySystem|myProcessor|myDatapath|timer [2] & (!\mySystem|myProcessor|myDatapath|timer [1] & !\mySystem|myProcessor|myDatapath|timer [0])))

	.dataa(\mySystem|myProcessor|myDatapath|timer [3]),
	.datab(\mySystem|myProcessor|myDatapath|timer [2]),
	.datac(\mySystem|myProcessor|myDatapath|timer [1]),
	.datad(\mySystem|myProcessor|myDatapath|timer [0]),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myDatapath|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|Equal0~0 .lut_mask = 16'h0001;
defparam \mySystem|myProcessor|myDatapath|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N30
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|Equal0~3 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|Equal0~3_combout  = (!\mySystem|myProcessor|myDatapath|timer [12] & (\mySystem|myProcessor|myDatapath|timer [14] & (\mySystem|myProcessor|myDatapath|timer [15] & !\mySystem|myProcessor|myDatapath|timer [13])))

	.dataa(\mySystem|myProcessor|myDatapath|timer [12]),
	.datab(\mySystem|myProcessor|myDatapath|timer [14]),
	.datac(\mySystem|myProcessor|myDatapath|timer [15]),
	.datad(\mySystem|myProcessor|myDatapath|timer [13]),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myDatapath|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|Equal0~3 .lut_mask = 16'h0040;
defparam \mySystem|myProcessor|myDatapath|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N30
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|Equal0~4 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|Equal0~4_combout  = (\mySystem|myProcessor|myDatapath|Equal0~1_combout  & (\mySystem|myProcessor|myDatapath|Equal0~2_combout  & (\mySystem|myProcessor|myDatapath|Equal0~0_combout  & 
// \mySystem|myProcessor|myDatapath|Equal0~3_combout )))

	.dataa(\mySystem|myProcessor|myDatapath|Equal0~1_combout ),
	.datab(\mySystem|myProcessor|myDatapath|Equal0~2_combout ),
	.datac(\mySystem|myProcessor|myDatapath|Equal0~0_combout ),
	.datad(\mySystem|myProcessor|myDatapath|Equal0~3_combout ),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myDatapath|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|Equal0~4 .lut_mask = 16'h8000;
defparam \mySystem|myProcessor|myDatapath|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N22
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|timer[24]~74 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|timer[24]~74_combout  = (\mySystem|myProcessor|myDatapath|timer [24] & (\mySystem|myProcessor|myDatapath|timer[23]~73  $ (GND))) # (!\mySystem|myProcessor|myDatapath|timer [24] & 
// (!\mySystem|myProcessor|myDatapath|timer[23]~73  & VCC))
// \mySystem|myProcessor|myDatapath|timer[24]~75  = CARRY((\mySystem|myProcessor|myDatapath|timer [24] & !\mySystem|myProcessor|myDatapath|timer[23]~73 ))

	.dataa(\mySystem|myProcessor|myDatapath|timer [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myProcessor|myDatapath|timer[23]~73 ),
	.combout(\mySystem|myProcessor|myDatapath|timer[24]~74_combout ),
	.cout(\mySystem|myProcessor|myDatapath|timer[24]~75 ));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[24]~74 .lut_mask = 16'hA50A;
defparam \mySystem|myProcessor|myDatapath|timer[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y41_N23
dffeas \mySystem|myProcessor|myDatapath|timer[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myDatapath|timer[24]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mySystem|myProcessor|myController|state.WAIT~q ),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|timer [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[24] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|timer[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N24
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|timer[25]~76 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|timer[25]~76_combout  = \mySystem|myProcessor|myDatapath|timer [25] $ (\mySystem|myProcessor|myDatapath|timer[24]~75 )

	.dataa(gnd),
	.datab(\mySystem|myProcessor|myDatapath|timer [25]),
	.datac(gnd),
	.datad(gnd),
	.cin(\mySystem|myProcessor|myDatapath|timer[24]~75 ),
	.combout(\mySystem|myProcessor|myDatapath|timer[25]~76_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[25]~76 .lut_mask = 16'h3C3C;
defparam \mySystem|myProcessor|myDatapath|timer[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y41_N25
dffeas \mySystem|myProcessor|myDatapath|timer[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myDatapath|timer[25]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mySystem|myProcessor|myController|state.WAIT~q ),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myDatapath|timer [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|timer[25] .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myDatapath|timer[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N28
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|Equal0~7 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|Equal0~7_combout  = (!\mySystem|myProcessor|myDatapath|timer [25] & !\mySystem|myProcessor|myDatapath|timer [24])

	.dataa(gnd),
	.datab(\mySystem|myProcessor|myDatapath|timer [25]),
	.datac(gnd),
	.datad(\mySystem|myProcessor|myDatapath|timer [24]),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myDatapath|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|Equal0~7 .lut_mask = 16'h0033;
defparam \mySystem|myProcessor|myDatapath|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N26
cycloneive_lcell_comb \mySystem|myProcessor|myDatapath|Equal0~8 (
// Equation(s):
// \mySystem|myProcessor|myDatapath|Equal0~8_combout  = (\mySystem|myProcessor|myDatapath|Equal0~6_combout  & (\mySystem|myProcessor|myDatapath|Equal0~5_combout  & (\mySystem|myProcessor|myDatapath|Equal0~4_combout  & 
// \mySystem|myProcessor|myDatapath|Equal0~7_combout )))

	.dataa(\mySystem|myProcessor|myDatapath|Equal0~6_combout ),
	.datab(\mySystem|myProcessor|myDatapath|Equal0~5_combout ),
	.datac(\mySystem|myProcessor|myDatapath|Equal0~4_combout ),
	.datad(\mySystem|myProcessor|myDatapath|Equal0~7_combout ),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myDatapath|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myDatapath|Equal0~8 .lut_mask = 16'h8000;
defparam \mySystem|myProcessor|myDatapath|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N26
cycloneive_lcell_comb \mySystem|myProcessor|myController|state~33 (
// Equation(s):
// \mySystem|myProcessor|myController|state~33_combout  = (\mySystem|myProcessor|myController|startGame1~q  & (\KEY[2]~input_o  & !\mySystem|myProcessor|myController|state.OPENING_SCREEN~q ))

	.dataa(gnd),
	.datab(\mySystem|myProcessor|myController|startGame1~q ),
	.datac(\KEY[2]~input_o ),
	.datad(\mySystem|myProcessor|myController|state.OPENING_SCREEN~q ),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myController|state~33_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myController|state~33 .lut_mask = 16'h00C0;
defparam \mySystem|myProcessor|myController|state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y40_N27
dffeas \mySystem|myProcessor|myController|state.WAIT_FOR_PLAY (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myController|state~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myController|state.WAIT_FOR_PLAY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myController|state.WAIT_FOR_PLAY .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myController|state.WAIT_FOR_PLAY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N0
cycloneive_lcell_comb \mySystem|myProcessor|myController|Selector1~0 (
// Equation(s):
// \mySystem|myProcessor|myController|Selector1~0_combout  = (\mySystem|myProcessor|myController|state.DRAW_NEXT~q ) # ((\mySystem|myProcessor|myController|state.WAIT_FOR_PLAY~q ) # ((!\mySystem|myProcessor|myDatapath|Equal0~8_combout  & 
// \mySystem|myProcessor|myController|state.WAIT~q )))

	.dataa(\mySystem|myProcessor|myController|state.DRAW_NEXT~q ),
	.datab(\mySystem|myProcessor|myDatapath|Equal0~8_combout ),
	.datac(\mySystem|myProcessor|myController|state.WAIT~q ),
	.datad(\mySystem|myProcessor|myController|state.WAIT_FOR_PLAY~q ),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myController|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myController|Selector1~0 .lut_mask = 16'hFFBA;
defparam \mySystem|myProcessor|myController|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y40_N1
dffeas \mySystem|myProcessor|myController|state.WAIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myController|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myController|state.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myController|state.WAIT .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myController|state.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N12
cycloneive_lcell_comb \mySystem|myProcessor|myController|state~31 (
// Equation(s):
// \mySystem|myProcessor|myController|state~31_combout  = (\mySystem|myProcessor|myController|state.WAIT~q  & (\mySystem|myProcessor|myDatapath|Equal0~8_combout  & \KEY[2]~input_o ))

	.dataa(gnd),
	.datab(\mySystem|myProcessor|myController|state.WAIT~q ),
	.datac(\mySystem|myProcessor|myDatapath|Equal0~8_combout ),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myController|state~31_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myController|state~31 .lut_mask = 16'hC000;
defparam \mySystem|myProcessor|myController|state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y40_N13
dffeas \mySystem|myProcessor|myController|state.CHOOSE_DIRECTION (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myController|state~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myController|state.CHOOSE_DIRECTION~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myController|state.CHOOSE_DIRECTION .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myController|state.CHOOSE_DIRECTION .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N10
cycloneive_lcell_comb \mySystem|myProcessor|myController|state~28 (
// Equation(s):
// \mySystem|myProcessor|myController|state~28_combout  = (\mySystem|myProcessor|myController|state.CHOOSE_DIRECTION~q  & (\KEY[2]~input_o  & (\myGet_direction|direction [1] & !\myGet_direction|direction [0])))

	.dataa(\mySystem|myProcessor|myController|state.CHOOSE_DIRECTION~q ),
	.datab(\KEY[2]~input_o ),
	.datac(\myGet_direction|direction [1]),
	.datad(\myGet_direction|direction [0]),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myController|state~28_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myController|state~28 .lut_mask = 16'h0080;
defparam \mySystem|myProcessor|myController|state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y40_N11
dffeas \mySystem|myProcessor|myController|state.MOVE_LEFT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myController|state~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myController|state.MOVE_LEFT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myController|state.MOVE_LEFT .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myController|state.MOVE_LEFT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N6
cycloneive_lcell_comb \mySystem|myProcessor|myController|WideOr7 (
// Equation(s):
// \mySystem|myProcessor|myController|WideOr7~combout  = (\mySystem|myProcessor|myController|state.MOVE_LEFT~q ) # ((\mySystem|myProcessor|myController|state.MOVE_UP~q ) # ((\mySystem|myProcessor|myController|state.MOVE_DOWN~q ) # 
// (\mySystem|myProcessor|myController|state.MOVE_RIGHT~q )))

	.dataa(\mySystem|myProcessor|myController|state.MOVE_LEFT~q ),
	.datab(\mySystem|myProcessor|myController|state.MOVE_UP~q ),
	.datac(\mySystem|myProcessor|myController|state.MOVE_DOWN~q ),
	.datad(\mySystem|myProcessor|myController|state.MOVE_RIGHT~q ),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myController|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myController|WideOr7 .lut_mask = 16'hFFFE;
defparam \mySystem|myProcessor|myController|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y40_N7
dffeas \mySystem|myProcessor|myController|state.PAUSE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myController|WideOr7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myController|state.PAUSE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myController|state.PAUSE .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myController|state.PAUSE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N10
cycloneive_lcell_comb \mySystem|myProcessor|myController|state~24 (
// Equation(s):
// \mySystem|myProcessor|myController|state~24_combout  = (\KEY[2]~input_o  & \mySystem|myProcessor|myController|state.PAUSE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[2]~input_o ),
	.datad(\mySystem|myProcessor|myController|state.PAUSE~q ),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myController|state~24_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myController|state~24 .lut_mask = 16'hF000;
defparam \mySystem|myProcessor|myController|state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y40_N11
dffeas \mySystem|myProcessor|myController|state.CHECK_WALL_COLLISION (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myController|state~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myController|state.CHECK_WALL_COLLISION~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myController|state.CHECK_WALL_COLLISION .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myController|state.CHECK_WALL_COLLISION .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N16
cycloneive_lcell_comb \mySystem|collisionBackground|Add0~0 (
// Equation(s):
// \mySystem|collisionBackground|Add0~0_combout  = (\mySystem|myProcessor|myDatapath|y_position [2] & (\mySystem|myProcessor|myDatapath|y_position [0] $ (VCC))) # (!\mySystem|myProcessor|myDatapath|y_position [2] & 
// (\mySystem|myProcessor|myDatapath|y_position [0] & VCC))
// \mySystem|collisionBackground|Add0~1  = CARRY((\mySystem|myProcessor|myDatapath|y_position [2] & \mySystem|myProcessor|myDatapath|y_position [0]))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [2]),
	.datab(\mySystem|myProcessor|myDatapath|y_position [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mySystem|collisionBackground|Add0~0_combout ),
	.cout(\mySystem|collisionBackground|Add0~1 ));
// synopsys translate_off
defparam \mySystem|collisionBackground|Add0~0 .lut_mask = 16'h6688;
defparam \mySystem|collisionBackground|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N18
cycloneive_lcell_comb \mySystem|collisionBackground|Add0~2 (
// Equation(s):
// \mySystem|collisionBackground|Add0~2_combout  = (\mySystem|myProcessor|myDatapath|y_position [3] & ((\mySystem|myProcessor|myDatapath|y_position [1] & (\mySystem|collisionBackground|Add0~1  & VCC)) # (!\mySystem|myProcessor|myDatapath|y_position [1] & 
// (!\mySystem|collisionBackground|Add0~1 )))) # (!\mySystem|myProcessor|myDatapath|y_position [3] & ((\mySystem|myProcessor|myDatapath|y_position [1] & (!\mySystem|collisionBackground|Add0~1 )) # (!\mySystem|myProcessor|myDatapath|y_position [1] & 
// ((\mySystem|collisionBackground|Add0~1 ) # (GND)))))
// \mySystem|collisionBackground|Add0~3  = CARRY((\mySystem|myProcessor|myDatapath|y_position [3] & (!\mySystem|myProcessor|myDatapath|y_position [1] & !\mySystem|collisionBackground|Add0~1 )) # (!\mySystem|myProcessor|myDatapath|y_position [3] & 
// ((!\mySystem|collisionBackground|Add0~1 ) # (!\mySystem|myProcessor|myDatapath|y_position [1]))))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [3]),
	.datab(\mySystem|myProcessor|myDatapath|y_position [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|collisionBackground|Add0~1 ),
	.combout(\mySystem|collisionBackground|Add0~2_combout ),
	.cout(\mySystem|collisionBackground|Add0~3 ));
// synopsys translate_off
defparam \mySystem|collisionBackground|Add0~2 .lut_mask = 16'h9617;
defparam \mySystem|collisionBackground|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N20
cycloneive_lcell_comb \mySystem|collisionBackground|Add0~4 (
// Equation(s):
// \mySystem|collisionBackground|Add0~4_combout  = ((\mySystem|myProcessor|myDatapath|y_position [2] $ (\mySystem|myProcessor|myDatapath|y_position [4] $ (!\mySystem|collisionBackground|Add0~3 )))) # (GND)
// \mySystem|collisionBackground|Add0~5  = CARRY((\mySystem|myProcessor|myDatapath|y_position [2] & ((\mySystem|myProcessor|myDatapath|y_position [4]) # (!\mySystem|collisionBackground|Add0~3 ))) # (!\mySystem|myProcessor|myDatapath|y_position [2] & 
// (\mySystem|myProcessor|myDatapath|y_position [4] & !\mySystem|collisionBackground|Add0~3 )))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [2]),
	.datab(\mySystem|myProcessor|myDatapath|y_position [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|collisionBackground|Add0~3 ),
	.combout(\mySystem|collisionBackground|Add0~4_combout ),
	.cout(\mySystem|collisionBackground|Add0~5 ));
// synopsys translate_off
defparam \mySystem|collisionBackground|Add0~4 .lut_mask = 16'h698E;
defparam \mySystem|collisionBackground|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N22
cycloneive_lcell_comb \mySystem|collisionBackground|Add0~6 (
// Equation(s):
// \mySystem|collisionBackground|Add0~6_combout  = (\mySystem|myProcessor|myDatapath|y_position [5] & ((\mySystem|myProcessor|myDatapath|y_position [3] & (\mySystem|collisionBackground|Add0~5  & VCC)) # (!\mySystem|myProcessor|myDatapath|y_position [3] & 
// (!\mySystem|collisionBackground|Add0~5 )))) # (!\mySystem|myProcessor|myDatapath|y_position [5] & ((\mySystem|myProcessor|myDatapath|y_position [3] & (!\mySystem|collisionBackground|Add0~5 )) # (!\mySystem|myProcessor|myDatapath|y_position [3] & 
// ((\mySystem|collisionBackground|Add0~5 ) # (GND)))))
// \mySystem|collisionBackground|Add0~7  = CARRY((\mySystem|myProcessor|myDatapath|y_position [5] & (!\mySystem|myProcessor|myDatapath|y_position [3] & !\mySystem|collisionBackground|Add0~5 )) # (!\mySystem|myProcessor|myDatapath|y_position [5] & 
// ((!\mySystem|collisionBackground|Add0~5 ) # (!\mySystem|myProcessor|myDatapath|y_position [3]))))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [5]),
	.datab(\mySystem|myProcessor|myDatapath|y_position [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|collisionBackground|Add0~5 ),
	.combout(\mySystem|collisionBackground|Add0~6_combout ),
	.cout(\mySystem|collisionBackground|Add0~7 ));
// synopsys translate_off
defparam \mySystem|collisionBackground|Add0~6 .lut_mask = 16'h9617;
defparam \mySystem|collisionBackground|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N24
cycloneive_lcell_comb \mySystem|collisionBackground|Add0~8 (
// Equation(s):
// \mySystem|collisionBackground|Add0~8_combout  = ((\mySystem|myProcessor|myDatapath|y_position [6] $ (\mySystem|myProcessor|myDatapath|y_position [4] $ (!\mySystem|collisionBackground|Add0~7 )))) # (GND)
// \mySystem|collisionBackground|Add0~9  = CARRY((\mySystem|myProcessor|myDatapath|y_position [6] & ((\mySystem|myProcessor|myDatapath|y_position [4]) # (!\mySystem|collisionBackground|Add0~7 ))) # (!\mySystem|myProcessor|myDatapath|y_position [6] & 
// (\mySystem|myProcessor|myDatapath|y_position [4] & !\mySystem|collisionBackground|Add0~7 )))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [6]),
	.datab(\mySystem|myProcessor|myDatapath|y_position [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|collisionBackground|Add0~7 ),
	.combout(\mySystem|collisionBackground|Add0~8_combout ),
	.cout(\mySystem|collisionBackground|Add0~9 ));
// synopsys translate_off
defparam \mySystem|collisionBackground|Add0~8 .lut_mask = 16'h698E;
defparam \mySystem|collisionBackground|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N26
cycloneive_lcell_comb \mySystem|collisionBackground|Add0~10 (
// Equation(s):
// \mySystem|collisionBackground|Add0~10_combout  = (\mySystem|myProcessor|myDatapath|y_position [5] & (!\mySystem|collisionBackground|Add0~9 )) # (!\mySystem|myProcessor|myDatapath|y_position [5] & ((\mySystem|collisionBackground|Add0~9 ) # (GND)))
// \mySystem|collisionBackground|Add0~11  = CARRY((!\mySystem|collisionBackground|Add0~9 ) # (!\mySystem|myProcessor|myDatapath|y_position [5]))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|collisionBackground|Add0~9 ),
	.combout(\mySystem|collisionBackground|Add0~10_combout ),
	.cout(\mySystem|collisionBackground|Add0~11 ));
// synopsys translate_off
defparam \mySystem|collisionBackground|Add0~10 .lut_mask = 16'h5A5F;
defparam \mySystem|collisionBackground|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N28
cycloneive_lcell_comb \mySystem|collisionBackground|Add0~12 (
// Equation(s):
// \mySystem|collisionBackground|Add0~12_combout  = (\mySystem|myProcessor|myDatapath|y_position [6] & (\mySystem|collisionBackground|Add0~11  $ (GND))) # (!\mySystem|myProcessor|myDatapath|y_position [6] & (!\mySystem|collisionBackground|Add0~11  & VCC))
// \mySystem|collisionBackground|Add0~13  = CARRY((\mySystem|myProcessor|myDatapath|y_position [6] & !\mySystem|collisionBackground|Add0~11 ))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|collisionBackground|Add0~11 ),
	.combout(\mySystem|collisionBackground|Add0~12_combout ),
	.cout(\mySystem|collisionBackground|Add0~13 ));
// synopsys translate_off
defparam \mySystem|collisionBackground|Add0~12 .lut_mask = 16'hA50A;
defparam \mySystem|collisionBackground|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N30
cycloneive_lcell_comb \mySystem|collisionBackground|Add0~14 (
// Equation(s):
// \mySystem|collisionBackground|Add0~14_combout  = \mySystem|collisionBackground|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\mySystem|collisionBackground|Add0~13 ),
	.combout(\mySystem|collisionBackground|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|collisionBackground|Add0~14 .lut_mask = 16'hF0F0;
defparam \mySystem|collisionBackground|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N6
cycloneive_lcell_comb \mySystem|collisionBackground|addr[5]~0 (
// Equation(s):
// \mySystem|collisionBackground|addr[5]~0_combout  = (\mySystem|myProcessor|myDatapath|y_position [0] & (\mySystem|myProcessor|myDatapath|x_position [5] $ (VCC))) # (!\mySystem|myProcessor|myDatapath|y_position [0] & 
// (\mySystem|myProcessor|myDatapath|x_position [5] & VCC))
// \mySystem|collisionBackground|addr[5]~1  = CARRY((\mySystem|myProcessor|myDatapath|y_position [0] & \mySystem|myProcessor|myDatapath|x_position [5]))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [0]),
	.datab(\mySystem|myProcessor|myDatapath|x_position [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mySystem|collisionBackground|addr[5]~0_combout ),
	.cout(\mySystem|collisionBackground|addr[5]~1 ));
// synopsys translate_off
defparam \mySystem|collisionBackground|addr[5]~0 .lut_mask = 16'h6688;
defparam \mySystem|collisionBackground|addr[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N8
cycloneive_lcell_comb \mySystem|collisionBackground|addr[6]~2 (
// Equation(s):
// \mySystem|collisionBackground|addr[6]~2_combout  = (\mySystem|myProcessor|myDatapath|x_position [6] & ((\mySystem|myProcessor|myDatapath|y_position [1] & (\mySystem|collisionBackground|addr[5]~1  & VCC)) # (!\mySystem|myProcessor|myDatapath|y_position [1] 
// & (!\mySystem|collisionBackground|addr[5]~1 )))) # (!\mySystem|myProcessor|myDatapath|x_position [6] & ((\mySystem|myProcessor|myDatapath|y_position [1] & (!\mySystem|collisionBackground|addr[5]~1 )) # (!\mySystem|myProcessor|myDatapath|y_position [1] & 
// ((\mySystem|collisionBackground|addr[5]~1 ) # (GND)))))
// \mySystem|collisionBackground|addr[6]~3  = CARRY((\mySystem|myProcessor|myDatapath|x_position [6] & (!\mySystem|myProcessor|myDatapath|y_position [1] & !\mySystem|collisionBackground|addr[5]~1 )) # (!\mySystem|myProcessor|myDatapath|x_position [6] & 
// ((!\mySystem|collisionBackground|addr[5]~1 ) # (!\mySystem|myProcessor|myDatapath|y_position [1]))))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [6]),
	.datab(\mySystem|myProcessor|myDatapath|y_position [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|collisionBackground|addr[5]~1 ),
	.combout(\mySystem|collisionBackground|addr[6]~2_combout ),
	.cout(\mySystem|collisionBackground|addr[6]~3 ));
// synopsys translate_off
defparam \mySystem|collisionBackground|addr[6]~2 .lut_mask = 16'h9617;
defparam \mySystem|collisionBackground|addr[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N10
cycloneive_lcell_comb \mySystem|collisionBackground|addr[7]~4 (
// Equation(s):
// \mySystem|collisionBackground|addr[7]~4_combout  = ((\mySystem|collisionBackground|Add0~0_combout  $ (\mySystem|myProcessor|myDatapath|x_position [7] $ (!\mySystem|collisionBackground|addr[6]~3 )))) # (GND)
// \mySystem|collisionBackground|addr[7]~5  = CARRY((\mySystem|collisionBackground|Add0~0_combout  & ((\mySystem|myProcessor|myDatapath|x_position [7]) # (!\mySystem|collisionBackground|addr[6]~3 ))) # (!\mySystem|collisionBackground|Add0~0_combout  & 
// (\mySystem|myProcessor|myDatapath|x_position [7] & !\mySystem|collisionBackground|addr[6]~3 )))

	.dataa(\mySystem|collisionBackground|Add0~0_combout ),
	.datab(\mySystem|myProcessor|myDatapath|x_position [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|collisionBackground|addr[6]~3 ),
	.combout(\mySystem|collisionBackground|addr[7]~4_combout ),
	.cout(\mySystem|collisionBackground|addr[7]~5 ));
// synopsys translate_off
defparam \mySystem|collisionBackground|addr[7]~4 .lut_mask = 16'h698E;
defparam \mySystem|collisionBackground|addr[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N12
cycloneive_lcell_comb \mySystem|collisionBackground|addr[8]~6 (
// Equation(s):
// \mySystem|collisionBackground|addr[8]~6_combout  = (\mySystem|collisionBackground|Add0~2_combout  & (!\mySystem|collisionBackground|addr[7]~5 )) # (!\mySystem|collisionBackground|Add0~2_combout  & ((\mySystem|collisionBackground|addr[7]~5 ) # (GND)))
// \mySystem|collisionBackground|addr[8]~7  = CARRY((!\mySystem|collisionBackground|addr[7]~5 ) # (!\mySystem|collisionBackground|Add0~2_combout ))

	.dataa(gnd),
	.datab(\mySystem|collisionBackground|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|collisionBackground|addr[7]~5 ),
	.combout(\mySystem|collisionBackground|addr[8]~6_combout ),
	.cout(\mySystem|collisionBackground|addr[8]~7 ));
// synopsys translate_off
defparam \mySystem|collisionBackground|addr[8]~6 .lut_mask = 16'h3C3F;
defparam \mySystem|collisionBackground|addr[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N14
cycloneive_lcell_comb \mySystem|collisionBackground|addr[9]~8 (
// Equation(s):
// \mySystem|collisionBackground|addr[9]~8_combout  = (\mySystem|collisionBackground|Add0~4_combout  & (\mySystem|collisionBackground|addr[8]~7  $ (GND))) # (!\mySystem|collisionBackground|Add0~4_combout  & (!\mySystem|collisionBackground|addr[8]~7  & VCC))
// \mySystem|collisionBackground|addr[9]~9  = CARRY((\mySystem|collisionBackground|Add0~4_combout  & !\mySystem|collisionBackground|addr[8]~7 ))

	.dataa(gnd),
	.datab(\mySystem|collisionBackground|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|collisionBackground|addr[8]~7 ),
	.combout(\mySystem|collisionBackground|addr[9]~8_combout ),
	.cout(\mySystem|collisionBackground|addr[9]~9 ));
// synopsys translate_off
defparam \mySystem|collisionBackground|addr[9]~8 .lut_mask = 16'hC30C;
defparam \mySystem|collisionBackground|addr[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N16
cycloneive_lcell_comb \mySystem|collisionBackground|addr[10]~10 (
// Equation(s):
// \mySystem|collisionBackground|addr[10]~10_combout  = (\mySystem|collisionBackground|Add0~6_combout  & (!\mySystem|collisionBackground|addr[9]~9 )) # (!\mySystem|collisionBackground|Add0~6_combout  & ((\mySystem|collisionBackground|addr[9]~9 ) # (GND)))
// \mySystem|collisionBackground|addr[10]~11  = CARRY((!\mySystem|collisionBackground|addr[9]~9 ) # (!\mySystem|collisionBackground|Add0~6_combout ))

	.dataa(gnd),
	.datab(\mySystem|collisionBackground|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|collisionBackground|addr[9]~9 ),
	.combout(\mySystem|collisionBackground|addr[10]~10_combout ),
	.cout(\mySystem|collisionBackground|addr[10]~11 ));
// synopsys translate_off
defparam \mySystem|collisionBackground|addr[10]~10 .lut_mask = 16'h3C3F;
defparam \mySystem|collisionBackground|addr[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N18
cycloneive_lcell_comb \mySystem|collisionBackground|addr[11]~12 (
// Equation(s):
// \mySystem|collisionBackground|addr[11]~12_combout  = (\mySystem|collisionBackground|Add0~8_combout  & (\mySystem|collisionBackground|addr[10]~11  $ (GND))) # (!\mySystem|collisionBackground|Add0~8_combout  & (!\mySystem|collisionBackground|addr[10]~11  & 
// VCC))
// \mySystem|collisionBackground|addr[11]~13  = CARRY((\mySystem|collisionBackground|Add0~8_combout  & !\mySystem|collisionBackground|addr[10]~11 ))

	.dataa(gnd),
	.datab(\mySystem|collisionBackground|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|collisionBackground|addr[10]~11 ),
	.combout(\mySystem|collisionBackground|addr[11]~12_combout ),
	.cout(\mySystem|collisionBackground|addr[11]~13 ));
// synopsys translate_off
defparam \mySystem|collisionBackground|addr[11]~12 .lut_mask = 16'hC30C;
defparam \mySystem|collisionBackground|addr[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N20
cycloneive_lcell_comb \mySystem|collisionBackground|addr[12]~14 (
// Equation(s):
// \mySystem|collisionBackground|addr[12]~14_combout  = (\mySystem|collisionBackground|Add0~10_combout  & (!\mySystem|collisionBackground|addr[11]~13 )) # (!\mySystem|collisionBackground|Add0~10_combout  & ((\mySystem|collisionBackground|addr[11]~13 ) # 
// (GND)))
// \mySystem|collisionBackground|addr[12]~15  = CARRY((!\mySystem|collisionBackground|addr[11]~13 ) # (!\mySystem|collisionBackground|Add0~10_combout ))

	.dataa(\mySystem|collisionBackground|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|collisionBackground|addr[11]~13 ),
	.combout(\mySystem|collisionBackground|addr[12]~14_combout ),
	.cout(\mySystem|collisionBackground|addr[12]~15 ));
// synopsys translate_off
defparam \mySystem|collisionBackground|addr[12]~14 .lut_mask = 16'h5A5F;
defparam \mySystem|collisionBackground|addr[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N22
cycloneive_lcell_comb \mySystem|collisionBackground|addr[13]~16 (
// Equation(s):
// \mySystem|collisionBackground|addr[13]~16_combout  = (\mySystem|collisionBackground|Add0~12_combout  & (\mySystem|collisionBackground|addr[12]~15  $ (GND))) # (!\mySystem|collisionBackground|Add0~12_combout  & (!\mySystem|collisionBackground|addr[12]~15  
// & VCC))
// \mySystem|collisionBackground|addr[13]~17  = CARRY((\mySystem|collisionBackground|Add0~12_combout  & !\mySystem|collisionBackground|addr[12]~15 ))

	.dataa(gnd),
	.datab(\mySystem|collisionBackground|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|collisionBackground|addr[12]~15 ),
	.combout(\mySystem|collisionBackground|addr[13]~16_combout ),
	.cout(\mySystem|collisionBackground|addr[13]~17 ));
// synopsys translate_off
defparam \mySystem|collisionBackground|addr[13]~16 .lut_mask = 16'hC30C;
defparam \mySystem|collisionBackground|addr[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N24
cycloneive_lcell_comb \mySystem|collisionBackground|addr[14]~18 (
// Equation(s):
// \mySystem|collisionBackground|addr[14]~18_combout  = \mySystem|collisionBackground|addr[13]~17  $ (\mySystem|collisionBackground|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mySystem|collisionBackground|Add0~14_combout ),
	.cin(\mySystem|collisionBackground|addr[13]~17 ),
	.combout(\mySystem|collisionBackground|addr[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|collisionBackground|addr[14]~18 .lut_mask = 16'h0FF0;
defparam \mySystem|collisionBackground|addr[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y40_N25
dffeas \mySystem|collisionBackground|mem_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\mySystem|collisionBackground|addr[14]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|collisionBackground|mem_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N30
cycloneive_lcell_comb \mySystem|collisionBackground|mem_rtl_0|auto_generated|rden_decode|w_anode72w[2] (
// Equation(s):
// \mySystem|collisionBackground|mem_rtl_0|auto_generated|rden_decode|w_anode72w [2] = (!\mySystem|collisionBackground|addr[13]~16_combout  & \mySystem|collisionBackground|addr[14]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mySystem|collisionBackground|addr[13]~16_combout ),
	.datad(\mySystem|collisionBackground|addr[14]~18_combout ),
	.cin(gnd),
	.combout(\mySystem|collisionBackground|mem_rtl_0|auto_generated|rden_decode|w_anode72w [2]),
	.cout());
// synopsys translate_off
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|rden_decode|w_anode72w[2] .lut_mask = 16'h0F00;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|rden_decode|w_anode72w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|collisionBackground|mem_rtl_0|auto_generated|rden_decode|w_anode72w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\mySystem|collisionBackground|addr[11]~12_combout ,\mySystem|collisionBackground|addr[10]~10_combout ,\mySystem|collisionBackground|addr[9]~8_combout ,\mySystem|collisionBackground|addr[8]~6_combout ,\mySystem|collisionBackground|addr[7]~4_combout ,
\mySystem|collisionBackground|addr[6]~2_combout ,\mySystem|collisionBackground|addr[5]~0_combout ,\mySystem|myProcessor|myDatapath|x_position [4],\mySystem|myProcessor|myDatapath|x_position [3],\mySystem|myProcessor|myDatapath|x_position [2],
\mySystem|myProcessor|myDatapath|x_position [1],\mySystem|myProcessor|myDatapath|x_position [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 .init_file = "db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "system:mySystem|background_rom:collisionBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ALTSYNCRAM";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000555555555555555555555555555555555555540000000055555555555555555555555555555555555555555555555555555555555555555555555400000000555555555555555555555555555555555555555555555555555555555555555555555550000000001555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000155400000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000155400000000000000000000000000000000000000000000000000000000000000000000000000001554000000000000000000000000000000000000000000000000000000000000000000000000000015540000000000000000000000000000000000000000000000000000000000000000000000000000155400000000000000000000000000000000000000000000000000000000000000000000000000001554000000000000000000000000000000000000000000000000000000000000000000000000000015540000000000000000000000000000000000000000000000000000000000000000000000000000155400000015555555;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'h55555555555555555555540000000000000000000000000055555555550000155400000015555555555555555555555555555400000015555550000050000000555555555540001554000000155555555555555555555555555554000000155555400000500000005555555555400015540000001555555555555555555555555555540000001555554000005000000055555555554000155400000015555555555555555555555555555400000015555540000050000000555555555540001554000000155555555555555555555555555554000000155555400000500000005555555555400015540000001555555555555555555555555555540000001555;
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|collisionBackground|mem_rtl_0|auto_generated|rden_decode|w_anode72w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\mySystem|collisionBackground|addr[11]~12_combout ,\mySystem|collisionBackground|addr[10]~10_combout ,\mySystem|collisionBackground|addr[9]~8_combout ,\mySystem|collisionBackground|addr[8]~6_combout ,\mySystem|collisionBackground|addr[7]~4_combout ,
\mySystem|collisionBackground|addr[6]~2_combout ,\mySystem|collisionBackground|addr[5]~0_combout ,\mySystem|myProcessor|myDatapath|x_position [4],\mySystem|myProcessor|myDatapath|x_position [3],\mySystem|myProcessor|myDatapath|x_position [2],
\mySystem|myProcessor|myDatapath|x_position [1],\mySystem|myProcessor|myDatapath|x_position [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 .init_file = "db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "system:mySystem|background_rom:collisionBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ALTSYNCRAM";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N16
cycloneive_lcell_comb \mySystem|Equal1~0 (
// Equation(s):
// \mySystem|Equal1~0_combout  = (\mySystem|collisionBackground|mem_rtl_0|auto_generated|address_reg_a [1] & (((\mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a8 ) # 
// (\mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7~portadataout )) # (!\mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6~portadataout )))

	.dataa(\mySystem|collisionBackground|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(\mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\mySystem|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|Equal1~0 .lut_mask = 16'hAAA2;
defparam \mySystem|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y40_N5
dffeas \mySystem|collisionBackground|mem_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mySystem|collisionBackground|addr[13]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|collisionBackground|mem_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N0
cycloneive_lcell_comb \mySystem|collisionBackground|mem_rtl_0|auto_generated|rden_decode|w_anode63w[2] (
// Equation(s):
// \mySystem|collisionBackground|mem_rtl_0|auto_generated|rden_decode|w_anode63w [2] = (\mySystem|collisionBackground|addr[13]~16_combout  & !\mySystem|collisionBackground|addr[14]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mySystem|collisionBackground|addr[13]~16_combout ),
	.datad(\mySystem|collisionBackground|addr[14]~18_combout ),
	.cin(gnd),
	.combout(\mySystem|collisionBackground|mem_rtl_0|auto_generated|rden_decode|w_anode63w [2]),
	.cout());
// synopsys translate_off
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|rden_decode|w_anode63w[2] .lut_mask = 16'h00F0;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|rden_decode|w_anode63w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|collisionBackground|mem_rtl_0|auto_generated|rden_decode|w_anode63w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mySystem|collisionBackground|addr[12]~14_combout ,\mySystem|collisionBackground|addr[11]~12_combout ,\mySystem|collisionBackground|addr[10]~10_combout ,\mySystem|collisionBackground|addr[9]~8_combout ,\mySystem|collisionBackground|addr[8]~6_combout ,
\mySystem|collisionBackground|addr[7]~4_combout ,\mySystem|collisionBackground|addr[6]~2_combout ,\mySystem|collisionBackground|addr[5]~0_combout ,\mySystem|myProcessor|myDatapath|x_position [4],\mySystem|myProcessor|myDatapath|x_position [3],
\mySystem|myProcessor|myDatapath|x_position [2],\mySystem|myProcessor|myDatapath|x_position [1],\mySystem|myProcessor|myDatapath|x_position [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 .init_file = "db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "system:mySystem|background_rom:collisionBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ALTSYNCRAM";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|collisionBackground|mem_rtl_0|auto_generated|rden_decode|w_anode63w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mySystem|collisionBackground|addr[12]~14_combout ,\mySystem|collisionBackground|addr[11]~12_combout ,\mySystem|collisionBackground|addr[10]~10_combout ,\mySystem|collisionBackground|addr[9]~8_combout ,\mySystem|collisionBackground|addr[8]~6_combout ,
\mySystem|collisionBackground|addr[7]~4_combout ,\mySystem|collisionBackground|addr[6]~2_combout ,\mySystem|collisionBackground|addr[5]~0_combout ,\mySystem|myProcessor|myDatapath|x_position [4],\mySystem|myProcessor|myDatapath|x_position [3],
\mySystem|myProcessor|myDatapath|x_position [2],\mySystem|myProcessor|myDatapath|x_position [1],\mySystem|myProcessor|myDatapath|x_position [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 .init_file = "db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "system:mySystem|background_rom:collisionBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ALTSYNCRAM";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|collisionBackground|mem_rtl_0|auto_generated|rden_decode|w_anode63w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mySystem|collisionBackground|addr[12]~14_combout ,\mySystem|collisionBackground|addr[11]~12_combout ,\mySystem|collisionBackground|addr[10]~10_combout ,\mySystem|collisionBackground|addr[9]~8_combout ,\mySystem|collisionBackground|addr[8]~6_combout ,
\mySystem|collisionBackground|addr[7]~4_combout ,\mySystem|collisionBackground|addr[6]~2_combout ,\mySystem|collisionBackground|addr[5]~0_combout ,\mySystem|myProcessor|myDatapath|x_position [4],\mySystem|myProcessor|myDatapath|x_position [3],
\mySystem|myProcessor|myDatapath|x_position [2],\mySystem|myProcessor|myDatapath|x_position [1],\mySystem|myProcessor|myDatapath|x_position [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "system:mySystem|background_rom:collisionBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ALTSYNCRAM";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'hF800C000FFFFF807E0007FFFFFFFFFFFFFE0007FF800C000FFFFF807E0007FFFFFFFFFFFFFE0007FF800C000FFFFF807E0007FFFFFFFFFFFFFE0007FF800C000FFFFF807E0007FFFFFFFFFFFFFE0007FF800C000FFFFF807E0007FFFFFFFFFFFFFE0007FF800C000FFFFF807E0007FFFFFFFFFFFFFE0007FF800C000FFFFF807E000000000000000000000000000C000FFFFF807E000000000000000000000000000C000FFFFF807E000000000000000000000000000C000FFFFF807E000000000000000000000000000C000FFFFF807E000000000000000000000000000C000FFFFF807E000000000000000000000000000C000FFFFF807E000000000000000;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h000000000000C000FFFFF807E000000000000000000000000000C000FFFFF807E000000000000000000000000000C000FFFFF807E000000000000000000000000000C000FFFFF807E000000000080000000000FFFFFFC000FFFFF807FFFFFFFFFFF8001FFFF000FFFFFF8000FFFFF807FFFFFFFFFFF8001FFFF000FFFFFF8000FFFFF807FFFFFFFFFFF8001FFFF000FFFFFF8000FFFFF807FFFFFFFFFFF8001FFFF000FFFFFF8000FFFFF807FFFFFFFFFFF8001FFFF000FFFFFF8000FFFFF807FFFFFFFFFFF8001FFFF000FFFFFF8000FFFFF807FFFFFFFFFFF8001FFFF000FFFFFF8000FFFFF807FFFFFFFFFFF8001FFFF000FFFFFF8000FFFFF807FFFFFFFF;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFF8001FFFF000FFFFFF8000FFFFF807FFFFFFFFFFF8001FFFF000FFFFFFC000FFFFF807FFFFFFFFFFF8001FFFF0000000000000FFFFF807FFFFFFFFFFF8001FFFE0000000000000FFFFF807FFFFC000000000000000000000000000FFFFF807E0000000000000000000000000000000FFFFF807E0000000000000000000000000000000FFFFF807E0000000000000000000000000000000FFFFF807E0000000000000000000000000000000FFFFF807E0000000000000000000000000000000FFFFF807E0000000000000000000000000000000FFFFF807E0000000000000000000000000000000FFFFF807E000000000000000007FFF0000000000FFFFF807;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'hE0003FFFFFFFFFFC007FFF8000000000FFFFF807E0003FFFFFFFFFFC007FFF801FFF8000FFFFF807E0003FFFFFFFFFFC007FFF801FFFC000FFFFF807E0003FFFFFFFFFFC007FFF801FFF8000FFFFF807E0003FFFFFFFFFFC007FFF801FFF8000FFFFF807E0003FFFFFFFFFF8007FFF801FFF8000FFFFF807E000000000000000007FFF801FFF8000FFFFF807E000000000000000007FFF801FFF8000FFFFF807E000000000000000007FFF801FFF8000FFFFF807E000000000000000007FFF801FFF8000FFFFF807E000000000000000007FFF801FFF8000FFFFF807E000000000000000007FFF801FFF8000FFFFF807E000000000000000007FFF801FFF8000;
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N4
cycloneive_lcell_comb \mySystem|Equal1~1 (
// Equation(s):
// \mySystem|Equal1~1_combout  = (\mySystem|collisionBackground|mem_rtl_0|auto_generated|address_reg_a [0] & ((\mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5~portadataout ) # 
// ((\mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4~portadataout ) # (!\mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\mySystem|collisionBackground|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(\mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\mySystem|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|Equal1~1 .lut_mask = 16'hA8AA;
defparam \mySystem|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N2
cycloneive_lcell_comb \mySystem|collisionBackground|mem_rtl_0|auto_generated|rden_decode|w_anode49w[2] (
// Equation(s):
// \mySystem|collisionBackground|mem_rtl_0|auto_generated|rden_decode|w_anode49w [2] = (!\mySystem|collisionBackground|addr[13]~16_combout  & !\mySystem|collisionBackground|addr[14]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mySystem|collisionBackground|addr[13]~16_combout ),
	.datad(\mySystem|collisionBackground|addr[14]~18_combout ),
	.cin(gnd),
	.combout(\mySystem|collisionBackground|mem_rtl_0|auto_generated|rden_decode|w_anode49w [2]),
	.cout());
// synopsys translate_off
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|rden_decode|w_anode49w[2] .lut_mask = 16'h000F;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|rden_decode|w_anode49w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|collisionBackground|mem_rtl_0|auto_generated|rden_decode|w_anode49w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mySystem|collisionBackground|addr[12]~14_combout ,\mySystem|collisionBackground|addr[11]~12_combout ,\mySystem|collisionBackground|addr[10]~10_combout ,\mySystem|collisionBackground|addr[9]~8_combout ,\mySystem|collisionBackground|addr[8]~6_combout ,
\mySystem|collisionBackground|addr[7]~4_combout ,\mySystem|collisionBackground|addr[6]~2_combout ,\mySystem|collisionBackground|addr[5]~0_combout ,\mySystem|myProcessor|myDatapath|x_position [4],\mySystem|myProcessor|myDatapath|x_position [3],
\mySystem|myProcessor|myDatapath|x_position [2],\mySystem|myProcessor|myDatapath|x_position [1],\mySystem|myProcessor|myDatapath|x_position [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "system:mySystem|background_rom:collisionBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ALTSYNCRAM";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFF807E007FFF003FFF000007FFF801FFF8000FFFFF807E007FFF003FFF000007FFF801FFF8000FFFFF807E000000003FFF000007FFF801FFF8000FFFFF807E000000003FFF000007FFF801FFF8000FFFFF807E000000003FFF000007FFF801FFF8000FFFFF807E000000003FFF000007FFF801FFF8000FFFFF807E000000003FFF000007FFF801FFF8000FFFFF807E000000002000000000000001FFF8000FFFFF807E000000002000000000000001FFF8000FFFFF807E000000002000000000000001FFF8000FFFFF807E007FFFFFE000000000000001FFF8000FFFFF807E007FFFFFE000000000000001FFF8000FFFFF807E007FFFFFE00000000000000;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h1FFF8000FFFFF807E007FFFFFE000000000000001FFF8000FFFFF807E007FFFFFE000000000000001FFF8000FFFFF807E007FFFFFE000000000000001FFF8000FFFFF807E007FFFFFE000000003FFF801FFF8000FFFFF807E007FFFFFE000FFC003FFF801FFF8000FFFFF807E007FFFFFE000FFC003FFF801FFF800000001007E007FFFFFE000FFC003FFF801FFF800000000007E007FFFFFE000FFC003FFF801FFF800000000007E007FFFFFE000FFC003FFF801FFFC00000000007E007FFFFFE000FFC003FFF801FFF800000000007E007FFFFFE0007FE003FFF800000000000000007E000000000000000003FFF800000000000000007E000000000000000;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h003FFF800000000000000007E000000000000000003FFF800000000000000007E000000000000000003FFF800000000000000007E000000000000000003FFF800000000000000007E000000000000000003FFF80000000007FFFF007E000000000000000003FFF8000000000FFFFF807E000000000000000007FFFFFFFFF8000FFFFF807FFFFFFFFFF8007FFFFFFFFFFFFFF8000FFFFF807FFFFFFFFFF8007FFFFFFFFFFFFFF8000FFFFF807FFFFFFFFFF8007FFFFFFFFFFFFFF8000FFFFF807FFFFFFFFFF8007FFFFFFFFFFFFFF8000FFFFF807FFFFFFFFFF8007FFFFFFFFFFFFFF8000FFFFF807FFFFFFFFFF8007FFFFFFFFFFFFFF8000FFFFF807FFFFFFFF;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'hFF8007FFFFFFFFFFFFFF8000FFFFF807FFFFFFFFFF8007FFFFFFFFFFFFFF8000FFFFF807FFFFFFFFFF8007FFFFFFFFFFFFFF80007FFFF007E000000000000000000000040000000000000007E000000000000000000000040000000000000007E000000000000000000000040000000000000007E000000000000000000000040000000000000007E000000000000000000000040000000000000007E000000000000000000000040000000000000007E000000000000000000000040000000000000007E000000000000000000000060000000000000007FFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|collisionBackground|mem_rtl_0|auto_generated|rden_decode|w_anode49w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mySystem|collisionBackground|addr[12]~14_combout ,\mySystem|collisionBackground|addr[11]~12_combout ,\mySystem|collisionBackground|addr[10]~10_combout ,\mySystem|collisionBackground|addr[9]~8_combout ,\mySystem|collisionBackground|addr[8]~6_combout ,
\mySystem|collisionBackground|addr[7]~4_combout ,\mySystem|collisionBackground|addr[6]~2_combout ,\mySystem|collisionBackground|addr[5]~0_combout ,\mySystem|myProcessor|myDatapath|x_position [4],\mySystem|myProcessor|myDatapath|x_position [3],
\mySystem|myProcessor|myDatapath|x_position [2],\mySystem|myProcessor|myDatapath|x_position [1],\mySystem|myProcessor|myDatapath|x_position [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "system:mySystem|background_rom:collisionBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ALTSYNCRAM";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|collisionBackground|mem_rtl_0|auto_generated|rden_decode|w_anode49w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mySystem|collisionBackground|addr[12]~14_combout ,\mySystem|collisionBackground|addr[11]~12_combout ,\mySystem|collisionBackground|addr[10]~10_combout ,\mySystem|collisionBackground|addr[9]~8_combout ,\mySystem|collisionBackground|addr[8]~6_combout ,
\mySystem|collisionBackground|addr[7]~4_combout ,\mySystem|collisionBackground|addr[6]~2_combout ,\mySystem|collisionBackground|addr[5]~0_combout ,\mySystem|myProcessor|myDatapath|x_position [4],\mySystem|myProcessor|myDatapath|x_position [3],
\mySystem|myProcessor|myDatapath|x_position [2],\mySystem|myProcessor|myDatapath|x_position [1],\mySystem|myProcessor|myDatapath|x_position [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "system:mySystem|background_rom:collisionBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ALTSYNCRAM";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N4
cycloneive_lcell_comb \mySystem|Equal1~2 (
// Equation(s):
// \mySystem|Equal1~2_combout  = (!\mySystem|collisionBackground|mem_rtl_0|auto_generated|address_reg_a [0] & (((\mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1~portadataout ) # 
// (\mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2~portadataout )) # (!\mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0~portadataout )))

	.dataa(\mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(\mySystem|collisionBackground|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mySystem|collisionBackground|mem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\mySystem|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|Equal1~2 .lut_mask = 16'h0F0D;
defparam \mySystem|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N0
cycloneive_lcell_comb \mySystem|Equal1~3 (
// Equation(s):
// \mySystem|Equal1~3_combout  = (\mySystem|Equal1~0_combout ) # ((!\mySystem|collisionBackground|mem_rtl_0|auto_generated|address_reg_a [1] & ((\mySystem|Equal1~1_combout ) # (\mySystem|Equal1~2_combout ))))

	.dataa(\mySystem|collisionBackground|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\mySystem|Equal1~0_combout ),
	.datac(\mySystem|Equal1~1_combout ),
	.datad(\mySystem|Equal1~2_combout ),
	.cin(gnd),
	.combout(\mySystem|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|Equal1~3 .lut_mask = 16'hDDDC;
defparam \mySystem|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N2
cycloneive_lcell_comb \mySystem|myProcessor|myController|state~29 (
// Equation(s):
// \mySystem|myProcessor|myController|state~29_combout  = (\mySystem|myProcessor|myController|state.CHECK_WALL_COLLISION~q  & (\KEY[2]~input_o  & \mySystem|Equal1~3_combout ))

	.dataa(\mySystem|myProcessor|myController|state.CHECK_WALL_COLLISION~q ),
	.datab(gnd),
	.datac(\KEY[2]~input_o ),
	.datad(\mySystem|Equal1~3_combout ),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myController|state~29_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myController|state~29 .lut_mask = 16'hA000;
defparam \mySystem|myProcessor|myController|state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y40_N3
dffeas \mySystem|myProcessor|myController|state.CHECK_GHOST_COLLISION (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myController|state~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myController|state.CHECK_GHOST_COLLISION~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myController|state.CHECK_GHOST_COLLISION .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myController|state.CHECK_GHOST_COLLISION .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N30
cycloneive_lcell_comb \mySystem|myProcessor|myController|Selector5~0 (
// Equation(s):
// \mySystem|myProcessor|myController|Selector5~0_combout  = (\mySystem|ghostColorRead~combout  & ((\mySystem|myProcessor|myController|state.CHECK_GHOST_COLLISION~q ) # ((\mySystem|myProcessor|myController|state.CHECK_FREE~q  & 
// \mySystem|myProcessor|myDatapath|Add6~0_combout )))) # (!\mySystem|ghostColorRead~combout  & (((\mySystem|myProcessor|myController|state.CHECK_FREE~q  & \mySystem|myProcessor|myDatapath|Add6~0_combout ))))

	.dataa(\mySystem|ghostColorRead~combout ),
	.datab(\mySystem|myProcessor|myController|state.CHECK_GHOST_COLLISION~q ),
	.datac(\mySystem|myProcessor|myController|state.CHECK_FREE~q ),
	.datad(\mySystem|myProcessor|myDatapath|Add6~0_combout ),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myController|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myController|Selector5~0 .lut_mask = 16'hF888;
defparam \mySystem|myProcessor|myController|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y40_N31
dffeas \mySystem|myProcessor|myController|state.GEN_GHOST (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myController|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myController|state.GEN_GHOST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myController|state.GEN_GHOST .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myController|state.GEN_GHOST .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N6
cycloneive_lcell_comb \mySystem|myGhost|x[0]~0 (
// Equation(s):
// \mySystem|myGhost|x[0]~0_combout  = \mySystem|myGhost|x [0] $ (((\mySystem|myProcessor|myController|state.GEN_GHOST~q  & \mySystem|myGhost|x [7])))

	.dataa(\mySystem|myGhost|x [0]),
	.datab(\mySystem|myProcessor|myController|state.GEN_GHOST~q ),
	.datac(gnd),
	.datad(\mySystem|myGhost|x [7]),
	.cin(gnd),
	.combout(\mySystem|myGhost|x[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myGhost|x[0]~0 .lut_mask = 16'h66AA;
defparam \mySystem|myGhost|x[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y40_N1
dffeas \mySystem|myGhost|x[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mySystem|myGhost|x[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myGhost|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myGhost|x[0] .is_wysiwyg = "true";
defparam \mySystem|myGhost|x[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y40_N3
dffeas \mySystem|myGhost|x[1] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\mySystem|myGhost|x [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mySystem|myProcessor|myController|state.GEN_GHOST~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myGhost|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myGhost|x[1] .is_wysiwyg = "true";
defparam \mySystem|myGhost|x[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y40_N7
dffeas \mySystem|myGhost|x[2] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\mySystem|myGhost|x [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mySystem|myProcessor|myController|state.GEN_GHOST~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myGhost|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myGhost|x[2] .is_wysiwyg = "true";
defparam \mySystem|myGhost|x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N10
cycloneive_lcell_comb \mySystem|myGhost|x[3]~4 (
// Equation(s):
// \mySystem|myGhost|x[3]~4_combout  = !\mySystem|myGhost|x [2]

	.dataa(\mySystem|myGhost|x [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mySystem|myGhost|x[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myGhost|x[3]~4 .lut_mask = 16'h5555;
defparam \mySystem|myGhost|x[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y40_N11
dffeas \mySystem|myGhost|x[3] (
	.clk(\CLOCK_50~input_o ),
	.d(\mySystem|myGhost|x[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|state.GEN_GHOST~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myGhost|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myGhost|x[3] .is_wysiwyg = "true";
defparam \mySystem|myGhost|x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N28
cycloneive_lcell_comb \mySystem|myGhost|x[4]~2 (
// Equation(s):
// \mySystem|myGhost|x[4]~2_combout  = !\mySystem|myGhost|x [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mySystem|myGhost|x [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mySystem|myGhost|x[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myGhost|x[4]~2 .lut_mask = 16'h0F0F;
defparam \mySystem|myGhost|x[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y40_N29
dffeas \mySystem|myGhost|x[4] (
	.clk(\CLOCK_50~input_o ),
	.d(\mySystem|myGhost|x[4]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|state.GEN_GHOST~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myGhost|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myGhost|x[4] .is_wysiwyg = "true";
defparam \mySystem|myGhost|x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N14
cycloneive_lcell_comb \mySystem|myGhost|x[5]~3 (
// Equation(s):
// \mySystem|myGhost|x[5]~3_combout  = !\mySystem|myGhost|x [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mySystem|myGhost|x [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mySystem|myGhost|x[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myGhost|x[5]~3 .lut_mask = 16'h0F0F;
defparam \mySystem|myGhost|x[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y40_N15
dffeas \mySystem|myGhost|x[5] (
	.clk(\CLOCK_50~input_o ),
	.d(\mySystem|myGhost|x[5]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|state.GEN_GHOST~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myGhost|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myGhost|x[5] .is_wysiwyg = "true";
defparam \mySystem|myGhost|x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N30
cycloneive_lcell_comb \mySystem|myGhost|x[6]~1 (
// Equation(s):
// \mySystem|myGhost|x[6]~1_combout  = !\mySystem|myGhost|x [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mySystem|myGhost|x [5]),
	.cin(gnd),
	.combout(\mySystem|myGhost|x[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myGhost|x[6]~1 .lut_mask = 16'h00FF;
defparam \mySystem|myGhost|x[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y40_N31
dffeas \mySystem|myGhost|x[6] (
	.clk(\CLOCK_50~input_o ),
	.d(\mySystem|myGhost|x[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mySystem|myProcessor|myController|state.GEN_GHOST~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myGhost|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myGhost|x[6] .is_wysiwyg = "true";
defparam \mySystem|myGhost|x[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y40_N9
dffeas \mySystem|myGhost|x[7] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\mySystem|myGhost|x [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mySystem|myProcessor|myController|state.GEN_GHOST~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myGhost|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myGhost|x[7] .is_wysiwyg = "true";
defparam \mySystem|myGhost|x[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y40_N0
cycloneive_lcell_comb \mySystem|LessThan0~1 (
// Equation(s):
// \mySystem|LessThan0~1_cout  = CARRY((\mySystem|myGhost|x [0] & !\mySystem|myProcessor|myDatapath|x_position [0]))

	.dataa(\mySystem|myGhost|x [0]),
	.datab(\mySystem|myProcessor|myDatapath|x_position [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\mySystem|LessThan0~1_cout ));
// synopsys translate_off
defparam \mySystem|LessThan0~1 .lut_mask = 16'h0022;
defparam \mySystem|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y40_N2
cycloneive_lcell_comb \mySystem|LessThan0~3 (
// Equation(s):
// \mySystem|LessThan0~3_cout  = CARRY((\mySystem|myProcessor|myDatapath|x_position [1] & ((!\mySystem|LessThan0~1_cout ) # (!\mySystem|myGhost|x [1]))) # (!\mySystem|myProcessor|myDatapath|x_position [1] & (!\mySystem|myGhost|x [1] & 
// !\mySystem|LessThan0~1_cout )))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [1]),
	.datab(\mySystem|myGhost|x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan0~1_cout ),
	.combout(),
	.cout(\mySystem|LessThan0~3_cout ));
// synopsys translate_off
defparam \mySystem|LessThan0~3 .lut_mask = 16'h002B;
defparam \mySystem|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y40_N4
cycloneive_lcell_comb \mySystem|LessThan0~5 (
// Equation(s):
// \mySystem|LessThan0~5_cout  = CARRY((\mySystem|myProcessor|myDatapath|x_position [2] & (\mySystem|myGhost|x [2] & !\mySystem|LessThan0~3_cout )) # (!\mySystem|myProcessor|myDatapath|x_position [2] & ((\mySystem|myGhost|x [2]) # 
// (!\mySystem|LessThan0~3_cout ))))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [2]),
	.datab(\mySystem|myGhost|x [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan0~3_cout ),
	.combout(),
	.cout(\mySystem|LessThan0~5_cout ));
// synopsys translate_off
defparam \mySystem|LessThan0~5 .lut_mask = 16'h004D;
defparam \mySystem|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y40_N6
cycloneive_lcell_comb \mySystem|LessThan0~7 (
// Equation(s):
// \mySystem|LessThan0~7_cout  = CARRY((\mySystem|myGhost|x [3] & ((\mySystem|myProcessor|myDatapath|x_position [3]) # (!\mySystem|LessThan0~5_cout ))) # (!\mySystem|myGhost|x [3] & (\mySystem|myProcessor|myDatapath|x_position [3] & 
// !\mySystem|LessThan0~5_cout )))

	.dataa(\mySystem|myGhost|x [3]),
	.datab(\mySystem|myProcessor|myDatapath|x_position [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan0~5_cout ),
	.combout(),
	.cout(\mySystem|LessThan0~7_cout ));
// synopsys translate_off
defparam \mySystem|LessThan0~7 .lut_mask = 16'h008E;
defparam \mySystem|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y40_N8
cycloneive_lcell_comb \mySystem|LessThan0~9 (
// Equation(s):
// \mySystem|LessThan0~9_cout  = CARRY((\mySystem|myProcessor|myDatapath|x_position [4] & (\mySystem|myGhost|x [4] & !\mySystem|LessThan0~7_cout )) # (!\mySystem|myProcessor|myDatapath|x_position [4] & ((\mySystem|myGhost|x [4]) # 
// (!\mySystem|LessThan0~7_cout ))))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [4]),
	.datab(\mySystem|myGhost|x [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan0~7_cout ),
	.combout(),
	.cout(\mySystem|LessThan0~9_cout ));
// synopsys translate_off
defparam \mySystem|LessThan0~9 .lut_mask = 16'h004D;
defparam \mySystem|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y40_N10
cycloneive_lcell_comb \mySystem|LessThan0~11 (
// Equation(s):
// \mySystem|LessThan0~11_cout  = CARRY((\mySystem|myGhost|x [5] & ((\mySystem|myProcessor|myDatapath|x_position [5]) # (!\mySystem|LessThan0~9_cout ))) # (!\mySystem|myGhost|x [5] & (\mySystem|myProcessor|myDatapath|x_position [5] & 
// !\mySystem|LessThan0~9_cout )))

	.dataa(\mySystem|myGhost|x [5]),
	.datab(\mySystem|myProcessor|myDatapath|x_position [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan0~9_cout ),
	.combout(),
	.cout(\mySystem|LessThan0~11_cout ));
// synopsys translate_off
defparam \mySystem|LessThan0~11 .lut_mask = 16'h008E;
defparam \mySystem|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y40_N12
cycloneive_lcell_comb \mySystem|LessThan0~13 (
// Equation(s):
// \mySystem|LessThan0~13_cout  = CARRY((\mySystem|myProcessor|myDatapath|x_position [6] & (\mySystem|myGhost|x [6] & !\mySystem|LessThan0~11_cout )) # (!\mySystem|myProcessor|myDatapath|x_position [6] & ((\mySystem|myGhost|x [6]) # 
// (!\mySystem|LessThan0~11_cout ))))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [6]),
	.datab(\mySystem|myGhost|x [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan0~11_cout ),
	.combout(),
	.cout(\mySystem|LessThan0~13_cout ));
// synopsys translate_off
defparam \mySystem|LessThan0~13 .lut_mask = 16'h004D;
defparam \mySystem|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y40_N14
cycloneive_lcell_comb \mySystem|LessThan0~14 (
// Equation(s):
// \mySystem|LessThan0~14_combout  = (\mySystem|myGhost|x [7] & ((\mySystem|LessThan0~13_cout ) # (!\mySystem|myProcessor|myDatapath|x_position [7]))) # (!\mySystem|myGhost|x [7] & (\mySystem|LessThan0~13_cout  & !\mySystem|myProcessor|myDatapath|x_position 
// [7]))

	.dataa(\mySystem|myGhost|x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mySystem|myProcessor|myDatapath|x_position [7]),
	.cin(\mySystem|LessThan0~13_cout ),
	.combout(\mySystem|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|LessThan0~14 .lut_mask = 16'hA0FA;
defparam \mySystem|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N26
cycloneive_lcell_comb \mySystem|Add8~0 (
// Equation(s):
// \mySystem|Add8~0_combout  = (!\mySystem|myGhost|x [3] & (\mySystem|myGhost|x [2] & (!\mySystem|myGhost|x [5] & \mySystem|myGhost|x [4])))

	.dataa(\mySystem|myGhost|x [3]),
	.datab(\mySystem|myGhost|x [2]),
	.datac(\mySystem|myGhost|x [5]),
	.datad(\mySystem|myGhost|x [4]),
	.cin(gnd),
	.combout(\mySystem|Add8~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|Add8~0 .lut_mask = 16'h0400;
defparam \mySystem|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N24
cycloneive_lcell_comb \mySystem|ghostColorRead~2 (
// Equation(s):
// \mySystem|ghostColorRead~2_combout  = (\mySystem|myGhost|x [7] & (\mySystem|Add8~0_combout  & \mySystem|myGhost|x [6]))

	.dataa(gnd),
	.datab(\mySystem|myGhost|x [7]),
	.datac(\mySystem|Add8~0_combout ),
	.datad(\mySystem|myGhost|x [6]),
	.cin(gnd),
	.combout(\mySystem|ghostColorRead~2_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|ghostColorRead~2 .lut_mask = 16'hC000;
defparam \mySystem|ghostColorRead~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N2
cycloneive_lcell_comb \mySystem|Add8~1 (
// Equation(s):
// \mySystem|Add8~1_combout  = \mySystem|myGhost|x [7] $ (((\mySystem|Add8~0_combout  & \mySystem|myGhost|x [6])))

	.dataa(gnd),
	.datab(\mySystem|myGhost|x [7]),
	.datac(\mySystem|Add8~0_combout ),
	.datad(\mySystem|myGhost|x [6]),
	.cin(gnd),
	.combout(\mySystem|Add8~1_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|Add8~1 .lut_mask = 16'h3CCC;
defparam \mySystem|Add8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N20
cycloneive_lcell_comb \mySystem|Add8~2 (
// Equation(s):
// \mySystem|Add8~2_combout  = \mySystem|Add8~0_combout  $ (\mySystem|myGhost|x [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mySystem|Add8~0_combout ),
	.datad(\mySystem|myGhost|x [6]),
	.cin(gnd),
	.combout(\mySystem|Add8~2_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|Add8~2 .lut_mask = 16'h0FF0;
defparam \mySystem|Add8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N16
cycloneive_lcell_comb \mySystem|Add8~3 (
// Equation(s):
// \mySystem|Add8~3_combout  = \mySystem|myGhost|x [5] $ (((\mySystem|myGhost|x [3]) # ((!\mySystem|myGhost|x [2]) # (!\mySystem|myGhost|x [4]))))

	.dataa(\mySystem|myGhost|x [3]),
	.datab(\mySystem|myGhost|x [4]),
	.datac(\mySystem|myGhost|x [5]),
	.datad(\mySystem|myGhost|x [2]),
	.cin(gnd),
	.combout(\mySystem|Add8~3_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|Add8~3 .lut_mask = 16'h4B0F;
defparam \mySystem|Add8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N22
cycloneive_lcell_comb \mySystem|Add8~4 (
// Equation(s):
// \mySystem|Add8~4_combout  = \mySystem|myGhost|x [4] $ (((!\mySystem|myGhost|x [3] & \mySystem|myGhost|x [2])))

	.dataa(\mySystem|myGhost|x [3]),
	.datab(gnd),
	.datac(\mySystem|myGhost|x [4]),
	.datad(\mySystem|myGhost|x [2]),
	.cin(gnd),
	.combout(\mySystem|Add8~4_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|Add8~4 .lut_mask = 16'hA5F0;
defparam \mySystem|Add8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N12
cycloneive_lcell_comb \mySystem|Add8~5 (
// Equation(s):
// \mySystem|Add8~5_combout  = \mySystem|myGhost|x [3] $ (!\mySystem|myGhost|x [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mySystem|myGhost|x [3]),
	.datad(\mySystem|myGhost|x [2]),
	.cin(gnd),
	.combout(\mySystem|Add8~5_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|Add8~5 .lut_mask = 16'hF00F;
defparam \mySystem|Add8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y40_N16
cycloneive_lcell_comb \mySystem|LessThan1~1 (
// Equation(s):
// \mySystem|LessThan1~1_cout  = CARRY((\mySystem|myGhost|x [0] & !\mySystem|myProcessor|myDatapath|x_position [0]))

	.dataa(\mySystem|myGhost|x [0]),
	.datab(\mySystem|myProcessor|myDatapath|x_position [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\mySystem|LessThan1~1_cout ));
// synopsys translate_off
defparam \mySystem|LessThan1~1 .lut_mask = 16'h0022;
defparam \mySystem|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y40_N18
cycloneive_lcell_comb \mySystem|LessThan1~3 (
// Equation(s):
// \mySystem|LessThan1~3_cout  = CARRY((\mySystem|myProcessor|myDatapath|x_position [1] & ((!\mySystem|LessThan1~1_cout ) # (!\mySystem|myGhost|x [1]))) # (!\mySystem|myProcessor|myDatapath|x_position [1] & (!\mySystem|myGhost|x [1] & 
// !\mySystem|LessThan1~1_cout )))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [1]),
	.datab(\mySystem|myGhost|x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan1~1_cout ),
	.combout(),
	.cout(\mySystem|LessThan1~3_cout ));
// synopsys translate_off
defparam \mySystem|LessThan1~3 .lut_mask = 16'h002B;
defparam \mySystem|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y40_N20
cycloneive_lcell_comb \mySystem|LessThan1~5 (
// Equation(s):
// \mySystem|LessThan1~5_cout  = CARRY((\mySystem|myProcessor|myDatapath|x_position [2] & (!\mySystem|myGhost|x [2] & !\mySystem|LessThan1~3_cout )) # (!\mySystem|myProcessor|myDatapath|x_position [2] & ((!\mySystem|LessThan1~3_cout ) # (!\mySystem|myGhost|x 
// [2]))))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [2]),
	.datab(\mySystem|myGhost|x [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan1~3_cout ),
	.combout(),
	.cout(\mySystem|LessThan1~5_cout ));
// synopsys translate_off
defparam \mySystem|LessThan1~5 .lut_mask = 16'h0017;
defparam \mySystem|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y40_N22
cycloneive_lcell_comb \mySystem|LessThan1~7 (
// Equation(s):
// \mySystem|LessThan1~7_cout  = CARRY((\mySystem|Add8~5_combout  & (\mySystem|myProcessor|myDatapath|x_position [3] & !\mySystem|LessThan1~5_cout )) # (!\mySystem|Add8~5_combout  & ((\mySystem|myProcessor|myDatapath|x_position [3]) # 
// (!\mySystem|LessThan1~5_cout ))))

	.dataa(\mySystem|Add8~5_combout ),
	.datab(\mySystem|myProcessor|myDatapath|x_position [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan1~5_cout ),
	.combout(),
	.cout(\mySystem|LessThan1~7_cout ));
// synopsys translate_off
defparam \mySystem|LessThan1~7 .lut_mask = 16'h004D;
defparam \mySystem|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y40_N24
cycloneive_lcell_comb \mySystem|LessThan1~9 (
// Equation(s):
// \mySystem|LessThan1~9_cout  = CARRY((\mySystem|myProcessor|myDatapath|x_position [4] & (\mySystem|Add8~4_combout  & !\mySystem|LessThan1~7_cout )) # (!\mySystem|myProcessor|myDatapath|x_position [4] & ((\mySystem|Add8~4_combout ) # 
// (!\mySystem|LessThan1~7_cout ))))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [4]),
	.datab(\mySystem|Add8~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan1~7_cout ),
	.combout(),
	.cout(\mySystem|LessThan1~9_cout ));
// synopsys translate_off
defparam \mySystem|LessThan1~9 .lut_mask = 16'h004D;
defparam \mySystem|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y40_N26
cycloneive_lcell_comb \mySystem|LessThan1~11 (
// Equation(s):
// \mySystem|LessThan1~11_cout  = CARRY((\mySystem|Add8~3_combout  & (\mySystem|myProcessor|myDatapath|x_position [5] & !\mySystem|LessThan1~9_cout )) # (!\mySystem|Add8~3_combout  & ((\mySystem|myProcessor|myDatapath|x_position [5]) # 
// (!\mySystem|LessThan1~9_cout ))))

	.dataa(\mySystem|Add8~3_combout ),
	.datab(\mySystem|myProcessor|myDatapath|x_position [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan1~9_cout ),
	.combout(),
	.cout(\mySystem|LessThan1~11_cout ));
// synopsys translate_off
defparam \mySystem|LessThan1~11 .lut_mask = 16'h004D;
defparam \mySystem|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y40_N28
cycloneive_lcell_comb \mySystem|LessThan1~13 (
// Equation(s):
// \mySystem|LessThan1~13_cout  = CARRY((\mySystem|myProcessor|myDatapath|x_position [6] & (\mySystem|Add8~2_combout  & !\mySystem|LessThan1~11_cout )) # (!\mySystem|myProcessor|myDatapath|x_position [6] & ((\mySystem|Add8~2_combout ) # 
// (!\mySystem|LessThan1~11_cout ))))

	.dataa(\mySystem|myProcessor|myDatapath|x_position [6]),
	.datab(\mySystem|Add8~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan1~11_cout ),
	.combout(),
	.cout(\mySystem|LessThan1~13_cout ));
// synopsys translate_off
defparam \mySystem|LessThan1~13 .lut_mask = 16'h004D;
defparam \mySystem|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y40_N30
cycloneive_lcell_comb \mySystem|LessThan1~14 (
// Equation(s):
// \mySystem|LessThan1~14_combout  = (\mySystem|Add8~1_combout  & ((\mySystem|LessThan1~13_cout ) # (!\mySystem|myProcessor|myDatapath|x_position [7]))) # (!\mySystem|Add8~1_combout  & (\mySystem|LessThan1~13_cout  & 
// !\mySystem|myProcessor|myDatapath|x_position [7]))

	.dataa(\mySystem|Add8~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mySystem|myProcessor|myDatapath|x_position [7]),
	.cin(\mySystem|LessThan1~13_cout ),
	.combout(\mySystem|LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|LessThan1~14 .lut_mask = 16'hA0FA;
defparam \mySystem|LessThan1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N2
cycloneive_lcell_comb \mySystem|LessThan2~1 (
// Equation(s):
// \mySystem|LessThan2~1_cout  = CARRY((\mySystem|myGhost|y [0] & !\mySystem|myProcessor|myDatapath|y_position [0]))

	.dataa(\mySystem|myGhost|y [0]),
	.datab(\mySystem|myProcessor|myDatapath|y_position [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\mySystem|LessThan2~1_cout ));
// synopsys translate_off
defparam \mySystem|LessThan2~1 .lut_mask = 16'h0022;
defparam \mySystem|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N4
cycloneive_lcell_comb \mySystem|LessThan2~3 (
// Equation(s):
// \mySystem|LessThan2~3_cout  = CARRY((\mySystem|myProcessor|myDatapath|y_position [1] & ((!\mySystem|LessThan2~1_cout ) # (!\mySystem|myGhost|y [1]))) # (!\mySystem|myProcessor|myDatapath|y_position [1] & (!\mySystem|myGhost|y [1] & 
// !\mySystem|LessThan2~1_cout )))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [1]),
	.datab(\mySystem|myGhost|y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan2~1_cout ),
	.combout(),
	.cout(\mySystem|LessThan2~3_cout ));
// synopsys translate_off
defparam \mySystem|LessThan2~3 .lut_mask = 16'h002B;
defparam \mySystem|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N6
cycloneive_lcell_comb \mySystem|LessThan2~5 (
// Equation(s):
// \mySystem|LessThan2~5_cout  = CARRY((\mySystem|myGhost|y [2] & ((!\mySystem|LessThan2~3_cout ) # (!\mySystem|myProcessor|myDatapath|y_position [2]))) # (!\mySystem|myGhost|y [2] & (!\mySystem|myProcessor|myDatapath|y_position [2] & 
// !\mySystem|LessThan2~3_cout )))

	.dataa(\mySystem|myGhost|y [2]),
	.datab(\mySystem|myProcessor|myDatapath|y_position [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan2~3_cout ),
	.combout(),
	.cout(\mySystem|LessThan2~5_cout ));
// synopsys translate_off
defparam \mySystem|LessThan2~5 .lut_mask = 16'h002B;
defparam \mySystem|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N8
cycloneive_lcell_comb \mySystem|LessThan2~7 (
// Equation(s):
// \mySystem|LessThan2~7_cout  = CARRY((\mySystem|myProcessor|myDatapath|y_position [3] & ((\mySystem|myGhost|y [3]) # (!\mySystem|LessThan2~5_cout ))) # (!\mySystem|myProcessor|myDatapath|y_position [3] & (\mySystem|myGhost|y [3] & 
// !\mySystem|LessThan2~5_cout )))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [3]),
	.datab(\mySystem|myGhost|y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan2~5_cout ),
	.combout(),
	.cout(\mySystem|LessThan2~7_cout ));
// synopsys translate_off
defparam \mySystem|LessThan2~7 .lut_mask = 16'h008E;
defparam \mySystem|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N10
cycloneive_lcell_comb \mySystem|LessThan2~9 (
// Equation(s):
// \mySystem|LessThan2~9_cout  = CARRY((\mySystem|myGhost|y [4] & ((!\mySystem|LessThan2~7_cout ) # (!\mySystem|myProcessor|myDatapath|y_position [4]))) # (!\mySystem|myGhost|y [4] & (!\mySystem|myProcessor|myDatapath|y_position [4] & 
// !\mySystem|LessThan2~7_cout )))

	.dataa(\mySystem|myGhost|y [4]),
	.datab(\mySystem|myProcessor|myDatapath|y_position [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan2~7_cout ),
	.combout(),
	.cout(\mySystem|LessThan2~9_cout ));
// synopsys translate_off
defparam \mySystem|LessThan2~9 .lut_mask = 16'h002B;
defparam \mySystem|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N12
cycloneive_lcell_comb \mySystem|LessThan2~11 (
// Equation(s):
// \mySystem|LessThan2~11_cout  = CARRY((\mySystem|myProcessor|myDatapath|y_position [5] & ((\mySystem|myGhost|y [5]) # (!\mySystem|LessThan2~9_cout ))) # (!\mySystem|myProcessor|myDatapath|y_position [5] & (\mySystem|myGhost|y [5] & 
// !\mySystem|LessThan2~9_cout )))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [5]),
	.datab(\mySystem|myGhost|y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan2~9_cout ),
	.combout(),
	.cout(\mySystem|LessThan2~11_cout ));
// synopsys translate_off
defparam \mySystem|LessThan2~11 .lut_mask = 16'h008E;
defparam \mySystem|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N14
cycloneive_lcell_comb \mySystem|LessThan2~12 (
// Equation(s):
// \mySystem|LessThan2~12_combout  = (\mySystem|myProcessor|myDatapath|y_position [6] & (!\mySystem|LessThan2~11_cout  & \mySystem|myGhost|y [6])) # (!\mySystem|myProcessor|myDatapath|y_position [6] & ((\mySystem|myGhost|y [6]) # 
// (!\mySystem|LessThan2~11_cout )))

	.dataa(gnd),
	.datab(\mySystem|myProcessor|myDatapath|y_position [6]),
	.datac(gnd),
	.datad(\mySystem|myGhost|y [6]),
	.cin(\mySystem|LessThan2~11_cout ),
	.combout(\mySystem|LessThan2~12_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|LessThan2~12 .lut_mask = 16'h3F03;
defparam \mySystem|LessThan2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N12
cycloneive_lcell_comb \mySystem|Add9~0 (
// Equation(s):
// \mySystem|Add9~0_combout  = (\mySystem|myGhost|y [2] & (\mySystem|myGhost|y [4] & (!\mySystem|myGhost|y [3] & !\mySystem|myGhost|y [5])))

	.dataa(\mySystem|myGhost|y [2]),
	.datab(\mySystem|myGhost|y [4]),
	.datac(\mySystem|myGhost|y [3]),
	.datad(\mySystem|myGhost|y [5]),
	.cin(gnd),
	.combout(\mySystem|Add9~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|Add9~0 .lut_mask = 16'h0008;
defparam \mySystem|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N8
cycloneive_lcell_comb \mySystem|Add9~1 (
// Equation(s):
// \mySystem|Add9~1_combout  = \mySystem|myGhost|y [6] $ (\mySystem|Add9~0_combout )

	.dataa(gnd),
	.datab(\mySystem|myGhost|y [6]),
	.datac(gnd),
	.datad(\mySystem|Add9~0_combout ),
	.cin(gnd),
	.combout(\mySystem|Add9~1_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|Add9~1 .lut_mask = 16'h33CC;
defparam \mySystem|Add9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N2
cycloneive_lcell_comb \mySystem|Add9~2 (
// Equation(s):
// \mySystem|Add9~2_combout  = \mySystem|myGhost|y [5] $ ((((\mySystem|myGhost|y [3]) # (!\mySystem|myGhost|y [4])) # (!\mySystem|myGhost|y [2])))

	.dataa(\mySystem|myGhost|y [2]),
	.datab(\mySystem|myGhost|y [5]),
	.datac(\mySystem|myGhost|y [3]),
	.datad(\mySystem|myGhost|y [4]),
	.cin(gnd),
	.combout(\mySystem|Add9~2_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|Add9~2 .lut_mask = 16'h3933;
defparam \mySystem|Add9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N6
cycloneive_lcell_comb \mySystem|Add9~3 (
// Equation(s):
// \mySystem|Add9~3_combout  = \mySystem|myGhost|y [4] $ (((!\mySystem|myGhost|y [3] & \mySystem|myGhost|y [2])))

	.dataa(\mySystem|myGhost|y [4]),
	.datab(\mySystem|myGhost|y [3]),
	.datac(gnd),
	.datad(\mySystem|myGhost|y [2]),
	.cin(gnd),
	.combout(\mySystem|Add9~3_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|Add9~3 .lut_mask = 16'h99AA;
defparam \mySystem|Add9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N10
cycloneive_lcell_comb \mySystem|Add9~4 (
// Equation(s):
// \mySystem|Add9~4_combout  = \mySystem|myGhost|y [2] $ (!\mySystem|myGhost|y [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mySystem|myGhost|y [2]),
	.datad(\mySystem|myGhost|y [3]),
	.cin(gnd),
	.combout(\mySystem|Add9~4_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|Add9~4 .lut_mask = 16'hF00F;
defparam \mySystem|Add9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N18
cycloneive_lcell_comb \mySystem|LessThan3~1 (
// Equation(s):
// \mySystem|LessThan3~1_cout  = CARRY((\mySystem|myGhost|y [0] & !\mySystem|myProcessor|myDatapath|y_position [0]))

	.dataa(\mySystem|myGhost|y [0]),
	.datab(\mySystem|myProcessor|myDatapath|y_position [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\mySystem|LessThan3~1_cout ));
// synopsys translate_off
defparam \mySystem|LessThan3~1 .lut_mask = 16'h0022;
defparam \mySystem|LessThan3~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N20
cycloneive_lcell_comb \mySystem|LessThan3~3 (
// Equation(s):
// \mySystem|LessThan3~3_cout  = CARRY((\mySystem|myProcessor|myDatapath|y_position [1] & ((!\mySystem|LessThan3~1_cout ) # (!\mySystem|myGhost|y [1]))) # (!\mySystem|myProcessor|myDatapath|y_position [1] & (!\mySystem|myGhost|y [1] & 
// !\mySystem|LessThan3~1_cout )))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [1]),
	.datab(\mySystem|myGhost|y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan3~1_cout ),
	.combout(),
	.cout(\mySystem|LessThan3~3_cout ));
// synopsys translate_off
defparam \mySystem|LessThan3~3 .lut_mask = 16'h002B;
defparam \mySystem|LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N22
cycloneive_lcell_comb \mySystem|LessThan3~5 (
// Equation(s):
// \mySystem|LessThan3~5_cout  = CARRY((\mySystem|myGhost|y [2] & (!\mySystem|myProcessor|myDatapath|y_position [2] & !\mySystem|LessThan3~3_cout )) # (!\mySystem|myGhost|y [2] & ((!\mySystem|LessThan3~3_cout ) # (!\mySystem|myProcessor|myDatapath|y_position 
// [2]))))

	.dataa(\mySystem|myGhost|y [2]),
	.datab(\mySystem|myProcessor|myDatapath|y_position [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan3~3_cout ),
	.combout(),
	.cout(\mySystem|LessThan3~5_cout ));
// synopsys translate_off
defparam \mySystem|LessThan3~5 .lut_mask = 16'h0017;
defparam \mySystem|LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N24
cycloneive_lcell_comb \mySystem|LessThan3~7 (
// Equation(s):
// \mySystem|LessThan3~7_cout  = CARRY((\mySystem|Add9~4_combout  & (\mySystem|myProcessor|myDatapath|y_position [3] & !\mySystem|LessThan3~5_cout )) # (!\mySystem|Add9~4_combout  & ((\mySystem|myProcessor|myDatapath|y_position [3]) # 
// (!\mySystem|LessThan3~5_cout ))))

	.dataa(\mySystem|Add9~4_combout ),
	.datab(\mySystem|myProcessor|myDatapath|y_position [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan3~5_cout ),
	.combout(),
	.cout(\mySystem|LessThan3~7_cout ));
// synopsys translate_off
defparam \mySystem|LessThan3~7 .lut_mask = 16'h004D;
defparam \mySystem|LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N26
cycloneive_lcell_comb \mySystem|LessThan3~9 (
// Equation(s):
// \mySystem|LessThan3~9_cout  = CARRY((\mySystem|myProcessor|myDatapath|y_position [4] & (\mySystem|Add9~3_combout  & !\mySystem|LessThan3~7_cout )) # (!\mySystem|myProcessor|myDatapath|y_position [4] & ((\mySystem|Add9~3_combout ) # 
// (!\mySystem|LessThan3~7_cout ))))

	.dataa(\mySystem|myProcessor|myDatapath|y_position [4]),
	.datab(\mySystem|Add9~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan3~7_cout ),
	.combout(),
	.cout(\mySystem|LessThan3~9_cout ));
// synopsys translate_off
defparam \mySystem|LessThan3~9 .lut_mask = 16'h004D;
defparam \mySystem|LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N28
cycloneive_lcell_comb \mySystem|LessThan3~11 (
// Equation(s):
// \mySystem|LessThan3~11_cout  = CARRY((\mySystem|Add9~2_combout  & (\mySystem|myProcessor|myDatapath|y_position [5] & !\mySystem|LessThan3~9_cout )) # (!\mySystem|Add9~2_combout  & ((\mySystem|myProcessor|myDatapath|y_position [5]) # 
// (!\mySystem|LessThan3~9_cout ))))

	.dataa(\mySystem|Add9~2_combout ),
	.datab(\mySystem|myProcessor|myDatapath|y_position [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan3~9_cout ),
	.combout(),
	.cout(\mySystem|LessThan3~11_cout ));
// synopsys translate_off
defparam \mySystem|LessThan3~11 .lut_mask = 16'h004D;
defparam \mySystem|LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N30
cycloneive_lcell_comb \mySystem|LessThan3~12 (
// Equation(s):
// \mySystem|LessThan3~12_combout  = (\mySystem|myProcessor|myDatapath|y_position [6] & (!\mySystem|LessThan3~11_cout  & \mySystem|Add9~1_combout )) # (!\mySystem|myProcessor|myDatapath|y_position [6] & ((\mySystem|Add9~1_combout ) # 
// (!\mySystem|LessThan3~11_cout )))

	.dataa(gnd),
	.datab(\mySystem|myProcessor|myDatapath|y_position [6]),
	.datac(gnd),
	.datad(\mySystem|Add9~1_combout ),
	.cin(\mySystem|LessThan3~11_cout ),
	.combout(\mySystem|LessThan3~12_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|LessThan3~12 .lut_mask = 16'h3F03;
defparam \mySystem|LessThan3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N0
cycloneive_lcell_comb \mySystem|ghostColorRead~4 (
// Equation(s):
// \mySystem|ghostColorRead~4_combout  = (!\mySystem|LessThan2~12_combout  & ((\mySystem|LessThan3~12_combout ) # ((\mySystem|myGhost|y [6] & \mySystem|Add9~0_combout ))))

	.dataa(\mySystem|myGhost|y [6]),
	.datab(\mySystem|LessThan2~12_combout ),
	.datac(\mySystem|LessThan3~12_combout ),
	.datad(\mySystem|Add9~0_combout ),
	.cin(gnd),
	.combout(\mySystem|ghostColorRead~4_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|ghostColorRead~4 .lut_mask = 16'h3230;
defparam \mySystem|ghostColorRead~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N24
cycloneive_lcell_comb \mySystem|ghostColorRead (
// Equation(s):
// \mySystem|ghostColorRead~combout  = LCELL((!\mySystem|LessThan0~14_combout  & (\mySystem|ghostColorRead~4_combout  & ((\mySystem|ghostColorRead~2_combout ) # (\mySystem|LessThan1~14_combout )))))

	.dataa(\mySystem|LessThan0~14_combout ),
	.datab(\mySystem|ghostColorRead~2_combout ),
	.datac(\mySystem|LessThan1~14_combout ),
	.datad(\mySystem|ghostColorRead~4_combout ),
	.cin(gnd),
	.combout(\mySystem|ghostColorRead~combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|ghostColorRead .lut_mask = 16'h5400;
defparam \mySystem|ghostColorRead .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \mySystem|ghostColorRead~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\mySystem|ghostColorRead~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mySystem|ghostColorRead~clkctrl_outclk ));
// synopsys translate_off
defparam \mySystem|ghostColorRead~clkctrl .clock_type = "global clock";
defparam \mySystem|ghostColorRead~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N22
cycloneive_lcell_comb \mySystem|myScore|q~0 (
// Equation(s):
// \mySystem|myScore|q~0_combout  = (!\mySystem|myScore|q [0] & \KEY[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mySystem|myScore|q [0]),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\mySystem|myScore|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myScore|q~0 .lut_mask = 16'h0F00;
defparam \mySystem|myScore|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N23
dffeas \mySystem|myScore|q[0] (
	.clk(\mySystem|ghostColorRead~clkctrl_outclk ),
	.d(\mySystem|myScore|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myScore|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myScore|q[0] .is_wysiwyg = "true";
defparam \mySystem|myScore|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N28
cycloneive_lcell_comb \mySystem|myScore|Add0~0 (
// Equation(s):
// \mySystem|myScore|Add0~0_combout  = \mySystem|myScore|q [1] $ (\mySystem|myScore|q [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mySystem|myScore|q [1]),
	.datad(\mySystem|myScore|q [0]),
	.cin(gnd),
	.combout(\mySystem|myScore|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myScore|Add0~0 .lut_mask = 16'h0FF0;
defparam \mySystem|myScore|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N29
dffeas \mySystem|myScore|q[1] (
	.clk(\mySystem|ghostColorRead~clkctrl_outclk ),
	.d(\mySystem|myScore|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myScore|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myScore|q[1] .is_wysiwyg = "true";
defparam \mySystem|myScore|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N12
cycloneive_lcell_comb \mySystem|myScore|Add0~2 (
// Equation(s):
// \mySystem|myScore|Add0~2_combout  = \mySystem|myScore|q [2] $ (((\mySystem|myScore|q [1] & \mySystem|myScore|q [0])))

	.dataa(gnd),
	.datab(\mySystem|myScore|q [1]),
	.datac(\mySystem|myScore|q [2]),
	.datad(\mySystem|myScore|q [0]),
	.cin(gnd),
	.combout(\mySystem|myScore|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myScore|Add0~2 .lut_mask = 16'h3CF0;
defparam \mySystem|myScore|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N13
dffeas \mySystem|myScore|q[2] (
	.clk(\mySystem|ghostColorRead~clkctrl_outclk ),
	.d(\mySystem|myScore|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myScore|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myScore|q[2] .is_wysiwyg = "true";
defparam \mySystem|myScore|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N18
cycloneive_lcell_comb \mySystem|myScore|Add0~1 (
// Equation(s):
// \mySystem|myScore|Add0~1_combout  = \mySystem|myScore|q [3] $ (((\mySystem|myScore|q [2] & (\mySystem|myScore|q [0] & \mySystem|myScore|q [1]))))

	.dataa(\mySystem|myScore|q [2]),
	.datab(\mySystem|myScore|q [3]),
	.datac(\mySystem|myScore|q [0]),
	.datad(\mySystem|myScore|q [1]),
	.cin(gnd),
	.combout(\mySystem|myScore|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myScore|Add0~1 .lut_mask = 16'h6CCC;
defparam \mySystem|myScore|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N14
cycloneive_lcell_comb \mySystem|myScore|q[3]~feeder (
// Equation(s):
// \mySystem|myScore|q[3]~feeder_combout  = \mySystem|myScore|Add0~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mySystem|myScore|Add0~1_combout ),
	.cin(gnd),
	.combout(\mySystem|myScore|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myScore|q[3]~feeder .lut_mask = 16'hFF00;
defparam \mySystem|myScore|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N15
dffeas \mySystem|myScore|q[3] (
	.clk(\mySystem|ghostColorRead~clkctrl_outclk ),
	.d(\mySystem|myScore|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myScore|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myScore|q[3] .is_wysiwyg = "true";
defparam \mySystem|myScore|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N16
cycloneive_lcell_comb \mySystem|scoreAscii|Mux3~0 (
// Equation(s):
// \mySystem|scoreAscii|Mux3~0_combout  = ((!\mySystem|myScore|q [1] & !\mySystem|myScore|q [2])) # (!\mySystem|myScore|q [3])

	.dataa(gnd),
	.datab(\mySystem|myScore|q [1]),
	.datac(\mySystem|myScore|q [3]),
	.datad(\mySystem|myScore|q [2]),
	.cin(gnd),
	.combout(\mySystem|scoreAscii|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|scoreAscii|Mux3~0 .lut_mask = 16'h0F3F;
defparam \mySystem|scoreAscii|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N24
cycloneive_lcell_comb \mySystem|scoreAscii|Mux3~1 (
// Equation(s):
// \mySystem|scoreAscii|Mux3~1_combout  = (\mySystem|myScore|q [0] & (((!\mySystem|myScore|q [1] & !\mySystem|myScore|q [2])) # (!\mySystem|myScore|q [3])))

	.dataa(\mySystem|myScore|q [0]),
	.datab(\mySystem|myScore|q [1]),
	.datac(\mySystem|myScore|q [2]),
	.datad(\mySystem|myScore|q [3]),
	.cin(gnd),
	.combout(\mySystem|scoreAscii|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|scoreAscii|Mux3~1 .lut_mask = 16'h02AA;
defparam \mySystem|scoreAscii|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N0
cycloneive_lcell_comb \mySystem|scoreAscii|out0[0]~0 (
// Equation(s):
// \mySystem|scoreAscii|out0[0]~0_combout  = (\mySystem|scoreAscii|Mux3~0_combout  & ((\mySystem|scoreAscii|Mux3~1_combout ))) # (!\mySystem|scoreAscii|Mux3~0_combout  & (\mySystem|scoreAscii|out0 [0]))

	.dataa(\mySystem|scoreAscii|Mux3~0_combout ),
	.datab(gnd),
	.datac(\mySystem|scoreAscii|out0 [0]),
	.datad(\mySystem|scoreAscii|Mux3~1_combout ),
	.cin(gnd),
	.combout(\mySystem|scoreAscii|out0[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|scoreAscii|out0[0]~0 .lut_mask = 16'hFA50;
defparam \mySystem|scoreAscii|out0[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N1
dffeas \mySystem|scoreAscii|out0[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|scoreAscii|out0[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|scoreAscii|out0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|scoreAscii|out0[0] .is_wysiwyg = "true";
defparam \mySystem|scoreAscii|out0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N30
cycloneive_lcell_comb \mySystem|scoreAscii|Mux2~0 (
// Equation(s):
// \mySystem|scoreAscii|Mux2~0_combout  = (!\mySystem|myScore|q [3] & \mySystem|myScore|q [1])

	.dataa(\mySystem|myScore|q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mySystem|myScore|q [1]),
	.cin(gnd),
	.combout(\mySystem|scoreAscii|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|scoreAscii|Mux2~0 .lut_mask = 16'h5500;
defparam \mySystem|scoreAscii|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N31
dffeas \mySystem|scoreAscii|out0[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|scoreAscii|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mySystem|scoreAscii|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|scoreAscii|out0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|scoreAscii|out0[1] .is_wysiwyg = "true";
defparam \mySystem|scoreAscii|out0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N8
cycloneive_lcell_comb \mySystem|scoreAscii|Mux1~0 (
// Equation(s):
// \mySystem|scoreAscii|Mux1~0_combout  = (!\mySystem|myScore|q [3] & \mySystem|myScore|q [2])

	.dataa(\mySystem|myScore|q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mySystem|myScore|q [2]),
	.cin(gnd),
	.combout(\mySystem|scoreAscii|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|scoreAscii|Mux1~0 .lut_mask = 16'h5500;
defparam \mySystem|scoreAscii|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N9
dffeas \mySystem|scoreAscii|out0[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|scoreAscii|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mySystem|scoreAscii|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|scoreAscii|out0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|scoreAscii|out0[2] .is_wysiwyg = "true";
defparam \mySystem|scoreAscii|out0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N26
cycloneive_lcell_comb \mySystem|scoreAscii|out0[3]~feeder (
// Equation(s):
// \mySystem|scoreAscii|out0[3]~feeder_combout  = \mySystem|myScore|q [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mySystem|myScore|q [3]),
	.cin(gnd),
	.combout(\mySystem|scoreAscii|out0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|scoreAscii|out0[3]~feeder .lut_mask = 16'hFF00;
defparam \mySystem|scoreAscii|out0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N27
dffeas \mySystem|scoreAscii|out0[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|scoreAscii|out0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mySystem|scoreAscii|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|scoreAscii|out0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|scoreAscii|out0[3] .is_wysiwyg = "true";
defparam \mySystem|scoreAscii|out0[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \lram1|m_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\r0|oRESET~q ),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\u1|CLK_400HZ~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,vcc,vcc,\mySystem|scoreAscii|out0 [3],\mySystem|scoreAscii|out0 [2],\mySystem|scoreAscii|out0 [1],\mySystem|scoreAscii|out0 [0]}),
	.portaaddr({\~GND~combout ,\~GND~combout ,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\u1|Add2~19_combout ,\u1|Add2~11_combout ,\u1|Add2~13_combout ,\u1|Add2~15_combout ,\u1|Add2~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lram1|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .init_file = "db/FineAL.ram0_LCD_ram_4feccd45.hdl.mif";
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "LCD_ram:lram1|altsyncram:m_rtl_0|altsyncram_9ui1:auto_generated|ALTSYNCRAM";
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \lram1|m_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 1152'h00000002000000002000000002000000002000000002000000002000000002000000002000000002000000002000000002000000002000000002000000002000000002000000002000000002000000002000000002000000002000000002000000002000000002000000002000000002000000002000000003A00000006500000007200000006F000000063000000053;
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N4
cycloneive_lcell_comb \u1|Equal1~0 (
// Equation(s):
// \u1|Equal1~0_combout  = (\lram1|m_rtl_0|auto_generated|ram_block1a2  & (\lram1|m_rtl_0|auto_generated|ram_block1a3  & (\lram1|m_rtl_0|auto_generated|ram_block1a1  & !\lram1|m_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\lram1|m_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\lram1|m_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\lram1|m_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\lram1|m_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\u1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal1~0 .lut_mask = 16'h0080;
defparam \u1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N18
cycloneive_lcell_comb \u1|Equal1~1 (
// Equation(s):
// \u1|Equal1~1_combout  = (\lram1|m_rtl_0|auto_generated|ram_block1a4  & (\lram1|m_rtl_0|auto_generated|ram_block1a5  & (\lram1|m_rtl_0|auto_generated|ram_block1a6  & \lram1|m_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(\lram1|m_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\lram1|m_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\lram1|m_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\lram1|m_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\u1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal1~1 .lut_mask = 16'h8000;
defparam \u1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N12
cycloneive_lcell_comb \u1|always1~0 (
// Equation(s):
// \u1|always1~0_combout  = (\u1|Equal2~0_combout  & ((\u1|CHAR_COUNT [4]) # ((\u1|Equal1~0_combout  & \u1|Equal1~1_combout )))) # (!\u1|Equal2~0_combout  & (((\u1|Equal1~0_combout  & \u1|Equal1~1_combout ))))

	.dataa(\u1|Equal2~0_combout ),
	.datab(\u1|CHAR_COUNT [4]),
	.datac(\u1|Equal1~0_combout ),
	.datad(\u1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\u1|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|always1~0 .lut_mask = 16'hF888;
defparam \u1|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N6
cycloneive_lcell_comb \u1|Add2~3 (
// Equation(s):
// \u1|Add2~3_combout  = (\u1|Add2~0_combout ) # ((\u1|state.Print_String~q  & (\u1|Add2~1_combout  & !\u1|always1~0_combout )))

	.dataa(\u1|Add2~0_combout ),
	.datab(\u1|state.Print_String~q ),
	.datac(\u1|Add2~1_combout ),
	.datad(\u1|always1~0_combout ),
	.cin(gnd),
	.combout(\u1|Add2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Add2~3 .lut_mask = 16'hAAEA;
defparam \u1|Add2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N7
dffeas \u1|CHAR_COUNT[0] (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|Add2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CHAR_COUNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CHAR_COUNT[0] .is_wysiwyg = "true";
defparam \u1|CHAR_COUNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N2
cycloneive_lcell_comb \u1|Add2~5 (
// Equation(s):
// \u1|Add2~5_combout  = (\u1|CHAR_COUNT [1] & (!\u1|Add2~2 )) # (!\u1|CHAR_COUNT [1] & ((\u1|Add2~2 ) # (GND)))
// \u1|Add2~6  = CARRY((!\u1|Add2~2 ) # (!\u1|CHAR_COUNT [1]))

	.dataa(\u1|CHAR_COUNT [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~2 ),
	.combout(\u1|Add2~5_combout ),
	.cout(\u1|Add2~6 ));
// synopsys translate_off
defparam \u1|Add2~5 .lut_mask = 16'h5A5F;
defparam \u1|Add2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N24
cycloneive_lcell_comb \u1|Add2~15 (
// Equation(s):
// \u1|Add2~15_combout  = (\u1|Add2~14_combout ) # ((\u1|state.Print_String~q  & (\u1|Add2~5_combout  & !\u1|always1~0_combout )))

	.dataa(\u1|state.Print_String~q ),
	.datab(\u1|Add2~14_combout ),
	.datac(\u1|Add2~5_combout ),
	.datad(\u1|always1~0_combout ),
	.cin(gnd),
	.combout(\u1|Add2~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Add2~15 .lut_mask = 16'hCCEC;
defparam \u1|Add2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N25
dffeas \u1|CHAR_COUNT[1] (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|Add2~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CHAR_COUNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CHAR_COUNT[1] .is_wysiwyg = "true";
defparam \u1|CHAR_COUNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N10
cycloneive_lcell_comb \u1|Add2~13 (
// Equation(s):
// \u1|Add2~13_combout  = (\u1|Add2~12_combout ) # ((\u1|state.Print_String~q  & (\u1|Add2~7_combout  & !\u1|always1~0_combout )))

	.dataa(\u1|Add2~12_combout ),
	.datab(\u1|state.Print_String~q ),
	.datac(\u1|Add2~7_combout ),
	.datad(\u1|always1~0_combout ),
	.cin(gnd),
	.combout(\u1|Add2~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Add2~13 .lut_mask = 16'hAAEA;
defparam \u1|Add2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N11
dffeas \u1|CHAR_COUNT[2] (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|Add2~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CHAR_COUNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CHAR_COUNT[2] .is_wysiwyg = "true";
defparam \u1|CHAR_COUNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N26
cycloneive_lcell_comb \u1|Equal2~0 (
// Equation(s):
// \u1|Equal2~0_combout  = (\u1|CHAR_COUNT [2] & (\u1|CHAR_COUNT [3] & (\u1|CHAR_COUNT [1] & \u1|CHAR_COUNT [0])))

	.dataa(\u1|CHAR_COUNT [2]),
	.datab(\u1|CHAR_COUNT [3]),
	.datac(\u1|CHAR_COUNT [1]),
	.datad(\u1|CHAR_COUNT [0]),
	.cin(gnd),
	.combout(\u1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal2~0 .lut_mask = 16'h8000;
defparam \u1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N14
cycloneive_lcell_comb \u1|Equal2~1 (
// Equation(s):
// \u1|Equal2~1_combout  = (\u1|Equal2~0_combout  & !\u1|CHAR_COUNT [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|Equal2~0_combout ),
	.datad(\u1|CHAR_COUNT [4]),
	.cin(gnd),
	.combout(\u1|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal2~1 .lut_mask = 16'h00F0;
defparam \u1|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N0
cycloneive_lcell_comb \u1|Selector15~1 (
// Equation(s):
// \u1|Selector15~1_combout  = (\u1|Selector15~0_combout ) # ((\u1|state.Print_String~q  & (!\u1|Equal2~1_combout  & \u1|always1~0_combout )))

	.dataa(\u1|Selector15~0_combout ),
	.datab(\u1|state.Print_String~q ),
	.datac(\u1|Equal2~1_combout ),
	.datad(\u1|always1~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector15~1 .lut_mask = 16'hAEAA;
defparam \u1|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N1
dffeas \u1|next_command.RETURN_HOME (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|next_command.RETURN_HOME~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|next_command.RETURN_HOME .is_wysiwyg = "true";
defparam \u1|next_command.RETURN_HOME .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N2
cycloneive_lcell_comb \u1|state~34 (
// Equation(s):
// \u1|state~34_combout  = (\u1|next_command.RETURN_HOME~q  & \u1|state.HOLD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|next_command.RETURN_HOME~q ),
	.datad(\u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\u1|state~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|state~34 .lut_mask = 16'hF000;
defparam \u1|state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N3
dffeas \u1|state.RETURN_HOME (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|state~34_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|state.RETURN_HOME~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|state.RETURN_HOME .is_wysiwyg = "true";
defparam \u1|state.RETURN_HOME .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N18
cycloneive_lcell_comb \u1|Selector14~0 (
// Equation(s):
// \u1|Selector14~0_combout  = (\u1|state.Print_String~q  & ((\u1|Equal2~1_combout ) # ((!\u1|LCD_RS~0_combout  & \u1|next_command.LINE2~q )))) # (!\u1|state.Print_String~q  & (!\u1|LCD_RS~0_combout  & (\u1|next_command.LINE2~q )))

	.dataa(\u1|state.Print_String~q ),
	.datab(\u1|LCD_RS~0_combout ),
	.datac(\u1|next_command.LINE2~q ),
	.datad(\u1|Equal2~1_combout ),
	.cin(gnd),
	.combout(\u1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector14~0 .lut_mask = 16'hBA30;
defparam \u1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N19
dffeas \u1|next_command.LINE2 (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|next_command.LINE2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|next_command.LINE2 .is_wysiwyg = "true";
defparam \u1|next_command.LINE2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N24
cycloneive_lcell_comb \u1|state~33 (
// Equation(s):
// \u1|state~33_combout  = (\u1|state.HOLD~q  & \u1|next_command.LINE2~q )

	.dataa(gnd),
	.datab(\u1|state.HOLD~q ),
	.datac(gnd),
	.datad(\u1|next_command.LINE2~q ),
	.cin(gnd),
	.combout(\u1|state~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|state~33 .lut_mask = 16'hCC00;
defparam \u1|state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N28
cycloneive_lcell_comb \u1|state.LINE2~feeder (
// Equation(s):
// \u1|state.LINE2~feeder_combout  = \u1|state~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|state~33_combout ),
	.cin(gnd),
	.combout(\u1|state.LINE2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|state.LINE2~feeder .lut_mask = 16'hFF00;
defparam \u1|state.LINE2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N29
dffeas \u1|state.LINE2 (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|state.LINE2~feeder_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|state.LINE2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|state.LINE2 .is_wysiwyg = "true";
defparam \u1|state.LINE2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N0
cycloneive_lcell_comb \u1|WideOr5~0 (
// Equation(s):
// \u1|WideOr5~0_combout  = (!\u1|state.MODE_SET~q  & (!\u1|state.RETURN_HOME~q  & !\u1|state.LINE2~q ))

	.dataa(\u1|state.MODE_SET~q ),
	.datab(\u1|state.RETURN_HOME~q ),
	.datac(gnd),
	.datad(\u1|state.LINE2~q ),
	.cin(gnd),
	.combout(\u1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|WideOr5~0 .lut_mask = 16'h0011;
defparam \u1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N10
cycloneive_lcell_comb \u1|Selector13~3 (
// Equation(s):
// \u1|Selector13~3_combout  = ((\u1|next_command.Print_String~q  & ((\u1|state.HOLD~q ) # (\u1|state.DROP_LCD_E~q )))) # (!\u1|WideOr5~0_combout )

	.dataa(\u1|WideOr5~0_combout ),
	.datab(\u1|state.HOLD~q ),
	.datac(\u1|state.DROP_LCD_E~q ),
	.datad(\u1|next_command.Print_String~q ),
	.cin(gnd),
	.combout(\u1|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector13~3 .lut_mask = 16'hFD55;
defparam \u1|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N16
cycloneive_lcell_comb \u1|Selector13~2 (
// Equation(s):
// \u1|Selector13~2_combout  = (\u1|Selector13~3_combout ) # ((\u1|state.Print_String~q  & (!\u1|Equal2~1_combout  & !\u1|always1~0_combout )))

	.dataa(\u1|Selector13~3_combout ),
	.datab(\u1|state.Print_String~q ),
	.datac(\u1|Equal2~1_combout ),
	.datad(\u1|always1~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector13~2 .lut_mask = 16'hAAAE;
defparam \u1|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N17
dffeas \u1|next_command.Print_String (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|Selector13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|next_command.Print_String~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|next_command.Print_String .is_wysiwyg = "true";
defparam \u1|next_command.Print_String .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N22
cycloneive_lcell_comb \u1|state~31 (
// Equation(s):
// \u1|state~31_combout  = (\u1|next_command.Print_String~q  & \u1|state.HOLD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|next_command.Print_String~q ),
	.datad(\u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\u1|state~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|state~31 .lut_mask = 16'hF000;
defparam \u1|state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N23
dffeas \u1|state.Print_String (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|state~31_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|state.Print_String~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|state.Print_String .is_wysiwyg = "true";
defparam \u1|state.Print_String .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N4
cycloneive_lcell_comb \u1|LessThan1~0 (
// Equation(s):
// \u1|LessThan1~0_combout  = (\lram1|m_rtl_0|auto_generated|ram_block1a3  & ((\lram1|m_rtl_0|auto_generated|ram_block1a2 ) # (\lram1|m_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(\lram1|m_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\lram1|m_rtl_0|auto_generated|ram_block1a1 ),
	.datac(gnd),
	.datad(\lram1|m_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\u1|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan1~0 .lut_mask = 16'hEE00;
defparam \u1|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N6
cycloneive_lcell_comb \u1|Equal0~0 (
// Equation(s):
// \u1|Equal0~0_combout  = (!\lram1|m_rtl_0|auto_generated|ram_block1a5  & (!\lram1|m_rtl_0|auto_generated|ram_block1a6  & (!\lram1|m_rtl_0|auto_generated|ram_block1a7  & !\lram1|m_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(\lram1|m_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\lram1|m_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\lram1|m_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\lram1|m_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\u1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~0 .lut_mask = 16'h0001;
defparam \u1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N24
cycloneive_lcell_comb \u1|Selector9~0 (
// Equation(s):
// \u1|Selector9~0_combout  = (\u1|state.Print_String~q  & (\lram1|m_rtl_0|auto_generated|ram_block1a0~portbdataout  $ (((\u1|LessThan1~0_combout  & \u1|Equal0~0_combout )))))

	.dataa(\u1|state.Print_String~q ),
	.datab(\lram1|m_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\u1|LessThan1~0_combout ),
	.datad(\u1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector9~0 .lut_mask = 16'h2888;
defparam \u1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N0
cycloneive_lcell_comb \u1|Selector9~1 (
// Equation(s):
// \u1|Selector9~1_combout  = (\u1|state.DISPLAY_CLEAR~q ) # ((\u1|Selector9~0_combout ) # ((!\u1|LCD_RS~0_combout  & \u1|DATA_BUS_VALUE [0])))

	.dataa(\u1|state.DISPLAY_CLEAR~q ),
	.datab(\u1|LCD_RS~0_combout ),
	.datac(\u1|DATA_BUS_VALUE [0]),
	.datad(\u1|Selector9~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector9~1 .lut_mask = 16'hFFBA;
defparam \u1|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N1
dffeas \u1|DATA_BUS_VALUE[0] (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|DATA_BUS_VALUE [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|DATA_BUS_VALUE[0] .is_wysiwyg = "true";
defparam \u1|DATA_BUS_VALUE[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N26
cycloneive_lcell_comb \u1|DATA_BUS_VALUE~2 (
// Equation(s):
// \u1|DATA_BUS_VALUE~2_combout  = (\lram1|m_rtl_0|auto_generated|ram_block1a3  & (\u1|Equal0~0_combout  & ((\lram1|m_rtl_0|auto_generated|ram_block1a1 ) # (\lram1|m_rtl_0|auto_generated|ram_block1a2 ))))

	.dataa(\lram1|m_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\lram1|m_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\lram1|m_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\u1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u1|DATA_BUS_VALUE~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|DATA_BUS_VALUE~2 .lut_mask = 16'hA800;
defparam \u1|DATA_BUS_VALUE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N12
cycloneive_lcell_comb \u1|Selector8~0 (
// Equation(s):
// \u1|Selector8~0_combout  = (\u1|state.Print_String~q  & (\lram1|m_rtl_0|auto_generated|ram_block1a1  $ (((\u1|DATA_BUS_VALUE~2_combout  & !\lram1|m_rtl_0|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\u1|state.Print_String~q ),
	.datab(\lram1|m_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\u1|DATA_BUS_VALUE~2_combout ),
	.datad(\lram1|m_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\u1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector8~0 .lut_mask = 16'h8828;
defparam \u1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N14
cycloneive_lcell_comb \u1|Selector8~1 (
// Equation(s):
// \u1|Selector8~1_combout  = (\u1|state.MODE_SET~q ) # ((\u1|Selector8~0_combout ) # ((!\u1|LCD_RS~0_combout  & \u1|DATA_BUS_VALUE [1])))

	.dataa(\u1|state.MODE_SET~q ),
	.datab(\u1|LCD_RS~0_combout ),
	.datac(\u1|DATA_BUS_VALUE [1]),
	.datad(\u1|Selector8~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector8~1 .lut_mask = 16'hFFBA;
defparam \u1|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N15
dffeas \u1|DATA_BUS_VALUE[1] (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|DATA_BUS_VALUE [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|DATA_BUS_VALUE[1] .is_wysiwyg = "true";
defparam \u1|DATA_BUS_VALUE[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N8
cycloneive_lcell_comb \u1|Selector7~0 (
// Equation(s):
// \u1|Selector7~0_combout  = (\u1|state.MODE_SET~q ) # ((\u1|state.DISPLAY_ON~q ) # ((!\u1|LCD_RS~0_combout  & \u1|DATA_BUS_VALUE [2])))

	.dataa(\u1|state.MODE_SET~q ),
	.datab(\u1|state.DISPLAY_ON~q ),
	.datac(\u1|LCD_RS~0_combout ),
	.datad(\u1|DATA_BUS_VALUE [2]),
	.cin(gnd),
	.combout(\u1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector7~0 .lut_mask = 16'hEFEE;
defparam \u1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N2
cycloneive_lcell_comb \u1|Selector7~1 (
// Equation(s):
// \u1|Selector7~1_combout  = \lram1|m_rtl_0|auto_generated|ram_block1a2  $ (((!\lram1|m_rtl_0|auto_generated|ram_block1a1  & (\u1|DATA_BUS_VALUE~2_combout  & !\lram1|m_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\lram1|m_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\lram1|m_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\u1|DATA_BUS_VALUE~2_combout ),
	.datad(\lram1|m_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\u1|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector7~1 .lut_mask = 16'hAA9A;
defparam \u1|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N20
cycloneive_lcell_comb \u1|Selector7~2 (
// Equation(s):
// \u1|Selector7~2_combout  = (\u1|Selector7~0_combout ) # ((\u1|state.Print_String~q  & \u1|Selector7~1_combout ))

	.dataa(gnd),
	.datab(\u1|Selector7~0_combout ),
	.datac(\u1|state.Print_String~q ),
	.datad(\u1|Selector7~1_combout ),
	.cin(gnd),
	.combout(\u1|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector7~2 .lut_mask = 16'hFCCC;
defparam \u1|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N21
dffeas \u1|DATA_BUS_VALUE[2] (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|DATA_BUS_VALUE [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|DATA_BUS_VALUE[2] .is_wysiwyg = "true";
defparam \u1|DATA_BUS_VALUE[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N22
cycloneive_lcell_comb \u1|Selector6~2 (
// Equation(s):
// \u1|Selector6~2_combout  = (\u1|state.DISPLAY_OFF~q ) # ((\u1|state.FUNC_SET~q ) # ((\u1|state.RESET2~q ) # (\u1|state.DISPLAY_ON~q )))

	.dataa(\u1|state.DISPLAY_OFF~q ),
	.datab(\u1|state.FUNC_SET~q ),
	.datac(\u1|state.RESET2~q ),
	.datad(\u1|state.DISPLAY_ON~q ),
	.cin(gnd),
	.combout(\u1|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector6~2 .lut_mask = 16'hFFFE;
defparam \u1|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N8
cycloneive_lcell_comb \u1|Selector6~1 (
// Equation(s):
// \u1|Selector6~1_combout  = ((\u1|DATA_BUS_VALUE [3] & ((\u1|state.DROP_LCD_E~q ) # (\u1|state.HOLD~q )))) # (!\u1|state.RESET1~q )

	.dataa(\u1|DATA_BUS_VALUE [3]),
	.datab(\u1|state.DROP_LCD_E~q ),
	.datac(\u1|state.RESET1~q ),
	.datad(\u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\u1|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector6~1 .lut_mask = 16'hAF8F;
defparam \u1|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N16
cycloneive_lcell_comb \u1|Selector6~0 (
// Equation(s):
// \u1|Selector6~0_combout  = (\lram1|m_rtl_0|auto_generated|ram_block1a3  & (\u1|state.Print_String~q  & ((!\u1|Equal0~0_combout ) # (!\u1|LessThan1~0_combout ))))

	.dataa(\lram1|m_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\u1|state.Print_String~q ),
	.datac(\u1|LessThan1~0_combout ),
	.datad(\u1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector6~0 .lut_mask = 16'h0888;
defparam \u1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N10
cycloneive_lcell_comb \u1|Selector6~3 (
// Equation(s):
// \u1|Selector6~3_combout  = (\u1|Selector6~2_combout ) # ((\u1|state.RESET3~q ) # ((\u1|Selector6~1_combout ) # (\u1|Selector6~0_combout )))

	.dataa(\u1|Selector6~2_combout ),
	.datab(\u1|state.RESET3~q ),
	.datac(\u1|Selector6~1_combout ),
	.datad(\u1|Selector6~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector6~3 .lut_mask = 16'hFFFE;
defparam \u1|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N11
dffeas \u1|DATA_BUS_VALUE[3] (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|Selector6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|DATA_BUS_VALUE [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|DATA_BUS_VALUE[3] .is_wysiwyg = "true";
defparam \u1|DATA_BUS_VALUE[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N8
cycloneive_lcell_comb \u1|DATA_BUS_VALUE[4]~0 (
// Equation(s):
// \u1|DATA_BUS_VALUE[4]~0_combout  = (\u1|Equal0~0_combout  & ((!\u1|LessThan1~0_combout ))) # (!\u1|Equal0~0_combout  & (\lram1|m_rtl_0|auto_generated|ram_block1a4 ))

	.dataa(\u1|Equal0~0_combout ),
	.datab(\lram1|m_rtl_0|auto_generated|ram_block1a4 ),
	.datac(gnd),
	.datad(\u1|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u1|DATA_BUS_VALUE[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|DATA_BUS_VALUE[4]~0 .lut_mask = 16'h44EE;
defparam \u1|DATA_BUS_VALUE[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N12
cycloneive_lcell_comb \u1|WideOr5 (
// Equation(s):
// \u1|WideOr5~combout  = (\u1|WideOr5~0_combout  & (!\u1|state.DISPLAY_ON~q  & (!\u1|state.DISPLAY_OFF~q  & !\u1|state.DISPLAY_CLEAR~q )))

	.dataa(\u1|WideOr5~0_combout ),
	.datab(\u1|state.DISPLAY_ON~q ),
	.datac(\u1|state.DISPLAY_OFF~q ),
	.datad(\u1|state.DISPLAY_CLEAR~q ),
	.cin(gnd),
	.combout(\u1|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \u1|WideOr5 .lut_mask = 16'h0002;
defparam \u1|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N2
cycloneive_lcell_comb \u1|DATA_BUS_VALUE[5]~3 (
// Equation(s):
// \u1|DATA_BUS_VALUE[5]~3_combout  = (!\u1|state.DROP_LCD_E~q  & (!\u1|state.HOLD~q  & \r0|oRESET~q ))

	.dataa(\u1|state.DROP_LCD_E~q ),
	.datab(\u1|state.HOLD~q ),
	.datac(\r0|oRESET~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|DATA_BUS_VALUE[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|DATA_BUS_VALUE[5]~3 .lut_mask = 16'h1010;
defparam \u1|DATA_BUS_VALUE[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N9
dffeas \u1|DATA_BUS_VALUE[4] (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|DATA_BUS_VALUE[4]~0_combout ),
	.asdata(\u1|WideOr5~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|state.Print_String~q ),
	.ena(\u1|DATA_BUS_VALUE[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|DATA_BUS_VALUE [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|DATA_BUS_VALUE[4] .is_wysiwyg = "true";
defparam \u1|DATA_BUS_VALUE[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N30
cycloneive_lcell_comb \u1|DATA_BUS_VALUE[5]~1 (
// Equation(s):
// \u1|DATA_BUS_VALUE[5]~1_combout  = (\u1|Equal0~0_combout  & ((!\u1|LessThan1~0_combout ))) # (!\u1|Equal0~0_combout  & (\lram1|m_rtl_0|auto_generated|ram_block1a5 ))

	.dataa(\u1|Equal0~0_combout ),
	.datab(\lram1|m_rtl_0|auto_generated|ram_block1a5 ),
	.datac(gnd),
	.datad(\u1|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u1|DATA_BUS_VALUE[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|DATA_BUS_VALUE[5]~1 .lut_mask = 16'h44EE;
defparam \u1|DATA_BUS_VALUE[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N31
dffeas \u1|DATA_BUS_VALUE[5] (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|DATA_BUS_VALUE[5]~1_combout ),
	.asdata(\u1|WideOr5~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|state.Print_String~q ),
	.ena(\u1|DATA_BUS_VALUE[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|DATA_BUS_VALUE [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|DATA_BUS_VALUE[5] .is_wysiwyg = "true";
defparam \u1|DATA_BUS_VALUE[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N18
cycloneive_lcell_comb \u1|Selector3~0 (
// Equation(s):
// \u1|Selector3~0_combout  = (\u1|state.Print_String~q  & ((\lram1|m_rtl_0|auto_generated|ram_block1a6 ) # ((\u1|LessThan1~0_combout  & \u1|Equal0~0_combout ))))

	.dataa(\u1|state.Print_String~q ),
	.datab(\lram1|m_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\u1|LessThan1~0_combout ),
	.datad(\u1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector3~0 .lut_mask = 16'hA888;
defparam \u1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N28
cycloneive_lcell_comb \u1|Selector3~1 (
// Equation(s):
// \u1|Selector3~1_combout  = (\u1|state.LINE2~q ) # ((\u1|Selector3~0_combout ) # ((!\u1|LCD_RS~0_combout  & \u1|DATA_BUS_VALUE [6])))

	.dataa(\u1|state.LINE2~q ),
	.datab(\u1|LCD_RS~0_combout ),
	.datac(\u1|DATA_BUS_VALUE [6]),
	.datad(\u1|Selector3~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector3~1 .lut_mask = 16'hFFBA;
defparam \u1|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N29
dffeas \u1|DATA_BUS_VALUE[6] (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|DATA_BUS_VALUE [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|DATA_BUS_VALUE[6] .is_wysiwyg = "true";
defparam \u1|DATA_BUS_VALUE[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N16
cycloneive_lcell_comb \u1|Selector2~2 (
// Equation(s):
// \u1|Selector2~2_combout  = (\u1|state.RETURN_HOME~q ) # ((\u1|state.LINE2~q ) # ((\u1|state.Print_String~q  & \lram1|m_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(\u1|state.RETURN_HOME~q ),
	.datab(\u1|state.LINE2~q ),
	.datac(\u1|state.Print_String~q ),
	.datad(\lram1|m_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\u1|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector2~2 .lut_mask = 16'hFEEE;
defparam \u1|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N14
cycloneive_lcell_comb \u1|Selector2~3 (
// Equation(s):
// \u1|Selector2~3_combout  = (\u1|Selector2~2_combout ) # ((\u1|DATA_BUS_VALUE [7] & ((\u1|state.DROP_LCD_E~q ) # (\u1|state.HOLD~q ))))

	.dataa(\u1|state.DROP_LCD_E~q ),
	.datab(\u1|state.HOLD~q ),
	.datac(\u1|DATA_BUS_VALUE [7]),
	.datad(\u1|Selector2~2_combout ),
	.cin(gnd),
	.combout(\u1|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector2~3 .lut_mask = 16'hFFE0;
defparam \u1|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N15
dffeas \u1|DATA_BUS_VALUE[7] (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|DATA_BUS_VALUE [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|DATA_BUS_VALUE[7] .is_wysiwyg = "true";
defparam \u1|DATA_BUS_VALUE[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y48_N0
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[0]~16 (
// Equation(s):
// \avc|mI2C_CLK_DIV[0]~16_combout  = \avc|mI2C_CLK_DIV [0] $ (VCC)
// \avc|mI2C_CLK_DIV[0]~17  = CARRY(\avc|mI2C_CLK_DIV [0])

	.dataa(gnd),
	.datab(\avc|mI2C_CLK_DIV [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\avc|mI2C_CLK_DIV[0]~16_combout ),
	.cout(\avc|mI2C_CLK_DIV[0]~17 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[0]~16 .lut_mask = 16'h33CC;
defparam \avc|mI2C_CLK_DIV[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y48_N1
dffeas \avc|mI2C_CLK_DIV[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [0]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[0] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y48_N2
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[1]~18 (
// Equation(s):
// \avc|mI2C_CLK_DIV[1]~18_combout  = (\avc|mI2C_CLK_DIV [1] & (!\avc|mI2C_CLK_DIV[0]~17 )) # (!\avc|mI2C_CLK_DIV [1] & ((\avc|mI2C_CLK_DIV[0]~17 ) # (GND)))
// \avc|mI2C_CLK_DIV[1]~19  = CARRY((!\avc|mI2C_CLK_DIV[0]~17 ) # (!\avc|mI2C_CLK_DIV [1]))

	.dataa(gnd),
	.datab(\avc|mI2C_CLK_DIV [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[0]~17 ),
	.combout(\avc|mI2C_CLK_DIV[1]~18_combout ),
	.cout(\avc|mI2C_CLK_DIV[1]~19 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[1]~18 .lut_mask = 16'h3C3F;
defparam \avc|mI2C_CLK_DIV[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y48_N3
dffeas \avc|mI2C_CLK_DIV[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [1]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[1] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y48_N4
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[2]~20 (
// Equation(s):
// \avc|mI2C_CLK_DIV[2]~20_combout  = (\avc|mI2C_CLK_DIV [2] & (\avc|mI2C_CLK_DIV[1]~19  $ (GND))) # (!\avc|mI2C_CLK_DIV [2] & (!\avc|mI2C_CLK_DIV[1]~19  & VCC))
// \avc|mI2C_CLK_DIV[2]~21  = CARRY((\avc|mI2C_CLK_DIV [2] & !\avc|mI2C_CLK_DIV[1]~19 ))

	.dataa(gnd),
	.datab(\avc|mI2C_CLK_DIV [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[1]~19 ),
	.combout(\avc|mI2C_CLK_DIV[2]~20_combout ),
	.cout(\avc|mI2C_CLK_DIV[2]~21 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[2]~20 .lut_mask = 16'hC30C;
defparam \avc|mI2C_CLK_DIV[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y48_N5
dffeas \avc|mI2C_CLK_DIV[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [2]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[2] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y48_N6
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[3]~22 (
// Equation(s):
// \avc|mI2C_CLK_DIV[3]~22_combout  = (\avc|mI2C_CLK_DIV [3] & (!\avc|mI2C_CLK_DIV[2]~21 )) # (!\avc|mI2C_CLK_DIV [3] & ((\avc|mI2C_CLK_DIV[2]~21 ) # (GND)))
// \avc|mI2C_CLK_DIV[3]~23  = CARRY((!\avc|mI2C_CLK_DIV[2]~21 ) # (!\avc|mI2C_CLK_DIV [3]))

	.dataa(\avc|mI2C_CLK_DIV [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[2]~21 ),
	.combout(\avc|mI2C_CLK_DIV[3]~22_combout ),
	.cout(\avc|mI2C_CLK_DIV[3]~23 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[3]~22 .lut_mask = 16'h5A5F;
defparam \avc|mI2C_CLK_DIV[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y48_N7
dffeas \avc|mI2C_CLK_DIV[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [3]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[3] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y48_N8
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[4]~24 (
// Equation(s):
// \avc|mI2C_CLK_DIV[4]~24_combout  = (\avc|mI2C_CLK_DIV [4] & (\avc|mI2C_CLK_DIV[3]~23  $ (GND))) # (!\avc|mI2C_CLK_DIV [4] & (!\avc|mI2C_CLK_DIV[3]~23  & VCC))
// \avc|mI2C_CLK_DIV[4]~25  = CARRY((\avc|mI2C_CLK_DIV [4] & !\avc|mI2C_CLK_DIV[3]~23 ))

	.dataa(gnd),
	.datab(\avc|mI2C_CLK_DIV [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[3]~23 ),
	.combout(\avc|mI2C_CLK_DIV[4]~24_combout ),
	.cout(\avc|mI2C_CLK_DIV[4]~25 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[4]~24 .lut_mask = 16'hC30C;
defparam \avc|mI2C_CLK_DIV[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y48_N9
dffeas \avc|mI2C_CLK_DIV[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [4]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[4] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y48_N10
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[5]~26 (
// Equation(s):
// \avc|mI2C_CLK_DIV[5]~26_combout  = (\avc|mI2C_CLK_DIV [5] & (!\avc|mI2C_CLK_DIV[4]~25 )) # (!\avc|mI2C_CLK_DIV [5] & ((\avc|mI2C_CLK_DIV[4]~25 ) # (GND)))
// \avc|mI2C_CLK_DIV[5]~27  = CARRY((!\avc|mI2C_CLK_DIV[4]~25 ) # (!\avc|mI2C_CLK_DIV [5]))

	.dataa(\avc|mI2C_CLK_DIV [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[4]~25 ),
	.combout(\avc|mI2C_CLK_DIV[5]~26_combout ),
	.cout(\avc|mI2C_CLK_DIV[5]~27 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[5]~26 .lut_mask = 16'h5A5F;
defparam \avc|mI2C_CLK_DIV[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y48_N11
dffeas \avc|mI2C_CLK_DIV[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [5]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[5] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y48_N12
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[6]~28 (
// Equation(s):
// \avc|mI2C_CLK_DIV[6]~28_combout  = (\avc|mI2C_CLK_DIV [6] & (\avc|mI2C_CLK_DIV[5]~27  $ (GND))) # (!\avc|mI2C_CLK_DIV [6] & (!\avc|mI2C_CLK_DIV[5]~27  & VCC))
// \avc|mI2C_CLK_DIV[6]~29  = CARRY((\avc|mI2C_CLK_DIV [6] & !\avc|mI2C_CLK_DIV[5]~27 ))

	.dataa(\avc|mI2C_CLK_DIV [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[5]~27 ),
	.combout(\avc|mI2C_CLK_DIV[6]~28_combout ),
	.cout(\avc|mI2C_CLK_DIV[6]~29 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[6]~28 .lut_mask = 16'hA50A;
defparam \avc|mI2C_CLK_DIV[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y48_N13
dffeas \avc|mI2C_CLK_DIV[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [6]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[6] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y48_N14
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[7]~30 (
// Equation(s):
// \avc|mI2C_CLK_DIV[7]~30_combout  = (\avc|mI2C_CLK_DIV [7] & (!\avc|mI2C_CLK_DIV[6]~29 )) # (!\avc|mI2C_CLK_DIV [7] & ((\avc|mI2C_CLK_DIV[6]~29 ) # (GND)))
// \avc|mI2C_CLK_DIV[7]~31  = CARRY((!\avc|mI2C_CLK_DIV[6]~29 ) # (!\avc|mI2C_CLK_DIV [7]))

	.dataa(gnd),
	.datab(\avc|mI2C_CLK_DIV [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[6]~29 ),
	.combout(\avc|mI2C_CLK_DIV[7]~30_combout ),
	.cout(\avc|mI2C_CLK_DIV[7]~31 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[7]~30 .lut_mask = 16'h3C3F;
defparam \avc|mI2C_CLK_DIV[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y48_N15
dffeas \avc|mI2C_CLK_DIV[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [7]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[7] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y48_N16
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[8]~32 (
// Equation(s):
// \avc|mI2C_CLK_DIV[8]~32_combout  = (\avc|mI2C_CLK_DIV [8] & (\avc|mI2C_CLK_DIV[7]~31  $ (GND))) # (!\avc|mI2C_CLK_DIV [8] & (!\avc|mI2C_CLK_DIV[7]~31  & VCC))
// \avc|mI2C_CLK_DIV[8]~33  = CARRY((\avc|mI2C_CLK_DIV [8] & !\avc|mI2C_CLK_DIV[7]~31 ))

	.dataa(gnd),
	.datab(\avc|mI2C_CLK_DIV [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[7]~31 ),
	.combout(\avc|mI2C_CLK_DIV[8]~32_combout ),
	.cout(\avc|mI2C_CLK_DIV[8]~33 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[8]~32 .lut_mask = 16'hC30C;
defparam \avc|mI2C_CLK_DIV[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y48_N17
dffeas \avc|mI2C_CLK_DIV[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [8]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[8] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y48_N18
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[9]~34 (
// Equation(s):
// \avc|mI2C_CLK_DIV[9]~34_combout  = (\avc|mI2C_CLK_DIV [9] & (!\avc|mI2C_CLK_DIV[8]~33 )) # (!\avc|mI2C_CLK_DIV [9] & ((\avc|mI2C_CLK_DIV[8]~33 ) # (GND)))
// \avc|mI2C_CLK_DIV[9]~35  = CARRY((!\avc|mI2C_CLK_DIV[8]~33 ) # (!\avc|mI2C_CLK_DIV [9]))

	.dataa(gnd),
	.datab(\avc|mI2C_CLK_DIV [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[8]~33 ),
	.combout(\avc|mI2C_CLK_DIV[9]~34_combout ),
	.cout(\avc|mI2C_CLK_DIV[9]~35 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[9]~34 .lut_mask = 16'h3C3F;
defparam \avc|mI2C_CLK_DIV[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y48_N19
dffeas \avc|mI2C_CLK_DIV[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [9]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[9] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y48_N20
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[10]~36 (
// Equation(s):
// \avc|mI2C_CLK_DIV[10]~36_combout  = (\avc|mI2C_CLK_DIV [10] & (\avc|mI2C_CLK_DIV[9]~35  $ (GND))) # (!\avc|mI2C_CLK_DIV [10] & (!\avc|mI2C_CLK_DIV[9]~35  & VCC))
// \avc|mI2C_CLK_DIV[10]~37  = CARRY((\avc|mI2C_CLK_DIV [10] & !\avc|mI2C_CLK_DIV[9]~35 ))

	.dataa(gnd),
	.datab(\avc|mI2C_CLK_DIV [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[9]~35 ),
	.combout(\avc|mI2C_CLK_DIV[10]~36_combout ),
	.cout(\avc|mI2C_CLK_DIV[10]~37 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[10]~36 .lut_mask = 16'hC30C;
defparam \avc|mI2C_CLK_DIV[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y48_N21
dffeas \avc|mI2C_CLK_DIV[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [10]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[10] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y48_N22
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[11]~38 (
// Equation(s):
// \avc|mI2C_CLK_DIV[11]~38_combout  = (\avc|mI2C_CLK_DIV [11] & (!\avc|mI2C_CLK_DIV[10]~37 )) # (!\avc|mI2C_CLK_DIV [11] & ((\avc|mI2C_CLK_DIV[10]~37 ) # (GND)))
// \avc|mI2C_CLK_DIV[11]~39  = CARRY((!\avc|mI2C_CLK_DIV[10]~37 ) # (!\avc|mI2C_CLK_DIV [11]))

	.dataa(\avc|mI2C_CLK_DIV [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[10]~37 ),
	.combout(\avc|mI2C_CLK_DIV[11]~38_combout ),
	.cout(\avc|mI2C_CLK_DIV[11]~39 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[11]~38 .lut_mask = 16'h5A5F;
defparam \avc|mI2C_CLK_DIV[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y48_N23
dffeas \avc|mI2C_CLK_DIV[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [11]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[11] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y48_N24
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[12]~40 (
// Equation(s):
// \avc|mI2C_CLK_DIV[12]~40_combout  = (\avc|mI2C_CLK_DIV [12] & (\avc|mI2C_CLK_DIV[11]~39  $ (GND))) # (!\avc|mI2C_CLK_DIV [12] & (!\avc|mI2C_CLK_DIV[11]~39  & VCC))
// \avc|mI2C_CLK_DIV[12]~41  = CARRY((\avc|mI2C_CLK_DIV [12] & !\avc|mI2C_CLK_DIV[11]~39 ))

	.dataa(gnd),
	.datab(\avc|mI2C_CLK_DIV [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[11]~39 ),
	.combout(\avc|mI2C_CLK_DIV[12]~40_combout ),
	.cout(\avc|mI2C_CLK_DIV[12]~41 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[12]~40 .lut_mask = 16'hC30C;
defparam \avc|mI2C_CLK_DIV[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y48_N25
dffeas \avc|mI2C_CLK_DIV[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [12]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[12] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y48_N26
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[13]~42 (
// Equation(s):
// \avc|mI2C_CLK_DIV[13]~42_combout  = (\avc|mI2C_CLK_DIV [13] & (!\avc|mI2C_CLK_DIV[12]~41 )) # (!\avc|mI2C_CLK_DIV [13] & ((\avc|mI2C_CLK_DIV[12]~41 ) # (GND)))
// \avc|mI2C_CLK_DIV[13]~43  = CARRY((!\avc|mI2C_CLK_DIV[12]~41 ) # (!\avc|mI2C_CLK_DIV [13]))

	.dataa(\avc|mI2C_CLK_DIV [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[12]~41 ),
	.combout(\avc|mI2C_CLK_DIV[13]~42_combout ),
	.cout(\avc|mI2C_CLK_DIV[13]~43 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[13]~42 .lut_mask = 16'h5A5F;
defparam \avc|mI2C_CLK_DIV[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y48_N27
dffeas \avc|mI2C_CLK_DIV[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [13]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[13] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y48_N28
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[14]~44 (
// Equation(s):
// \avc|mI2C_CLK_DIV[14]~44_combout  = (\avc|mI2C_CLK_DIV [14] & (\avc|mI2C_CLK_DIV[13]~43  $ (GND))) # (!\avc|mI2C_CLK_DIV [14] & (!\avc|mI2C_CLK_DIV[13]~43  & VCC))
// \avc|mI2C_CLK_DIV[14]~45  = CARRY((\avc|mI2C_CLK_DIV [14] & !\avc|mI2C_CLK_DIV[13]~43 ))

	.dataa(gnd),
	.datab(\avc|mI2C_CLK_DIV [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|mI2C_CLK_DIV[13]~43 ),
	.combout(\avc|mI2C_CLK_DIV[14]~44_combout ),
	.cout(\avc|mI2C_CLK_DIV[14]~45 ));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[14]~44 .lut_mask = 16'hC30C;
defparam \avc|mI2C_CLK_DIV[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y48_N29
dffeas \avc|mI2C_CLK_DIV[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [14]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[14] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y48_N30
cycloneive_lcell_comb \avc|mI2C_CLK_DIV[15]~46 (
// Equation(s):
// \avc|mI2C_CLK_DIV[15]~46_combout  = \avc|mI2C_CLK_DIV [15] $ (\avc|mI2C_CLK_DIV[14]~45 )

	.dataa(\avc|mI2C_CLK_DIV [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\avc|mI2C_CLK_DIV[14]~45 ),
	.combout(\avc|mI2C_CLK_DIV[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[15]~46 .lut_mask = 16'h5A5A;
defparam \avc|mI2C_CLK_DIV[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y48_N31
dffeas \avc|mI2C_CLK_DIV[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CLK_DIV[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\avc|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CLK_DIV [15]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CLK_DIV[15] .is_wysiwyg = "true";
defparam \avc|mI2C_CLK_DIV[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y48_N12
cycloneive_lcell_comb \avc|LessThan0~0 (
// Equation(s):
// \avc|LessThan0~0_combout  = (!\avc|mI2C_CLK_DIV [14] & (!\avc|mI2C_CLK_DIV [12] & (!\avc|mI2C_CLK_DIV [13] & !\avc|mI2C_CLK_DIV [15])))

	.dataa(\avc|mI2C_CLK_DIV [14]),
	.datab(\avc|mI2C_CLK_DIV [12]),
	.datac(\avc|mI2C_CLK_DIV [13]),
	.datad(\avc|mI2C_CLK_DIV [15]),
	.cin(gnd),
	.combout(\avc|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|LessThan0~0 .lut_mask = 16'h0001;
defparam \avc|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y48_N30
cycloneive_lcell_comb \avc|LessThan0~3 (
// Equation(s):
// \avc|LessThan0~3_combout  = (!\avc|mI2C_CLK_DIV [9] & !\avc|mI2C_CLK_DIV [10])

	.dataa(gnd),
	.datab(\avc|mI2C_CLK_DIV [9]),
	.datac(gnd),
	.datad(\avc|mI2C_CLK_DIV [10]),
	.cin(gnd),
	.combout(\avc|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|LessThan0~3 .lut_mask = 16'h0033;
defparam \avc|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y48_N18
cycloneive_lcell_comb \avc|LessThan0~1 (
// Equation(s):
// \avc|LessThan0~1_combout  = (!\avc|mI2C_CLK_DIV [5] & (!\avc|mI2C_CLK_DIV [3] & (!\avc|mI2C_CLK_DIV [2] & !\avc|mI2C_CLK_DIV [4])))

	.dataa(\avc|mI2C_CLK_DIV [5]),
	.datab(\avc|mI2C_CLK_DIV [3]),
	.datac(\avc|mI2C_CLK_DIV [2]),
	.datad(\avc|mI2C_CLK_DIV [4]),
	.cin(gnd),
	.combout(\avc|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|LessThan0~1 .lut_mask = 16'h0001;
defparam \avc|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y48_N28
cycloneive_lcell_comb \avc|LessThan0~2 (
// Equation(s):
// \avc|LessThan0~2_combout  = ((\avc|LessThan0~1_combout ) # ((!\avc|mI2C_CLK_DIV [6]) # (!\avc|mI2C_CLK_DIV [8]))) # (!\avc|mI2C_CLK_DIV [7])

	.dataa(\avc|mI2C_CLK_DIV [7]),
	.datab(\avc|LessThan0~1_combout ),
	.datac(\avc|mI2C_CLK_DIV [8]),
	.datad(\avc|mI2C_CLK_DIV [6]),
	.cin(gnd),
	.combout(\avc|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|LessThan0~2 .lut_mask = 16'hDFFF;
defparam \avc|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y48_N0
cycloneive_lcell_comb \avc|LessThan0~4 (
// Equation(s):
// \avc|LessThan0~4_combout  = ((\avc|mI2C_CLK_DIV [11] & ((!\avc|LessThan0~2_combout ) # (!\avc|LessThan0~3_combout )))) # (!\avc|LessThan0~0_combout )

	.dataa(\avc|LessThan0~0_combout ),
	.datab(\avc|mI2C_CLK_DIV [11]),
	.datac(\avc|LessThan0~3_combout ),
	.datad(\avc|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\avc|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|LessThan0~4 .lut_mask = 16'h5DDD;
defparam \avc|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N24
cycloneive_lcell_comb \avc|mI2C_CTRL_CLK~0 (
// Equation(s):
// \avc|mI2C_CTRL_CLK~0_combout  = \avc|mI2C_CTRL_CLK~q  $ (\avc|LessThan0~4_combout )

	.dataa(\avc|mI2C_CTRL_CLK~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\avc|mI2C_CTRL_CLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_CTRL_CLK~0 .lut_mask = 16'h55AA;
defparam \avc|mI2C_CTRL_CLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N14
cycloneive_lcell_comb \avc|mI2C_CTRL_CLK~feeder (
// Equation(s):
// \avc|mI2C_CTRL_CLK~feeder_combout  = \avc|mI2C_CTRL_CLK~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|mI2C_CTRL_CLK~0_combout ),
	.cin(gnd),
	.combout(\avc|mI2C_CTRL_CLK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_CTRL_CLK~feeder .lut_mask = 16'hFF00;
defparam \avc|mI2C_CTRL_CLK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y69_N15
dffeas \avc|mI2C_CTRL_CLK (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\avc|mI2C_CTRL_CLK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_CTRL_CLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_CTRL_CLK .is_wysiwyg = "true";
defparam \avc|mI2C_CTRL_CLK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \avc|mI2C_CTRL_CLK~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\avc|mI2C_CTRL_CLK~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \avc|mI2C_CTRL_CLK~clkctrl .clock_type = "global clock";
defparam \avc|mI2C_CTRL_CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N16
cycloneive_lcell_comb \avc|u0|SD_COUNTER[0]~6 (
// Equation(s):
// \avc|u0|SD_COUNTER[0]~6_combout  = \avc|u0|SD_COUNTER [0] $ (VCC)
// \avc|u0|SD_COUNTER[0]~7  = CARRY(\avc|u0|SD_COUNTER [0])

	.dataa(gnd),
	.datab(\avc|u0|SD_COUNTER [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\avc|u0|SD_COUNTER[0]~6_combout ),
	.cout(\avc|u0|SD_COUNTER[0]~7 ));
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[0]~6 .lut_mask = 16'h33CC;
defparam \avc|u0|SD_COUNTER[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N30
cycloneive_lcell_comb \avc|u0|Selector1~0 (
// Equation(s):
// \avc|u0|Selector1~0_combout  = (\avc|u0|SD_COUNTER [3]) # (\avc|u0|SD_COUNTER [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\avc|u0|SD_COUNTER [3]),
	.datad(\avc|u0|SD_COUNTER [4]),
	.cin(gnd),
	.combout(\avc|u0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Selector1~0 .lut_mask = 16'hFFF0;
defparam \avc|u0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N6
cycloneive_lcell_comb \avc|u0|END~0 (
// Equation(s):
// \avc|u0|END~0_combout  = (!\avc|u0|SD_COUNTER [2] & (!\avc|u0|SD_COUNTER [1] & (!\avc|u0|Selector1~0_combout  & !\avc|u0|SD_COUNTER [0])))

	.dataa(\avc|u0|SD_COUNTER [2]),
	.datab(\avc|u0|SD_COUNTER [1]),
	.datac(\avc|u0|Selector1~0_combout ),
	.datad(\avc|u0|SD_COUNTER [0]),
	.cin(gnd),
	.combout(\avc|u0|END~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|END~0 .lut_mask = 16'h0001;
defparam \avc|u0|END~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N0
cycloneive_lcell_comb \avc|u0|END~1 (
// Equation(s):
// \avc|u0|END~1_combout  = (\avc|u0|END~0_combout  & (\avc|u0|SD_COUNTER [5])) # (!\avc|u0|END~0_combout  & ((\avc|u0|END~q )))

	.dataa(\avc|u0|SD_COUNTER [5]),
	.datab(gnd),
	.datac(\avc|u0|END~q ),
	.datad(\avc|u0|END~0_combout ),
	.cin(gnd),
	.combout(\avc|u0|END~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|END~1 .lut_mask = 16'hAAF0;
defparam \avc|u0|END~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y65_N1
dffeas \avc|u0|END (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|END~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|END~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|END .is_wysiwyg = "true";
defparam \avc|u0|END .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y73_N22
cycloneive_io_ibuf \I2C_SDAT~input (
	.i(I2C_SDAT),
	.ibar(gnd),
	.o(\I2C_SDAT~input_o ));
// synopsys translate_off
defparam \I2C_SDAT~input .bus_hold = "false";
defparam \I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y65_N0
cycloneive_lcell_comb \avc|u0|ACK3~0 (
// Equation(s):
// \avc|u0|ACK3~0_combout  = (\avc|u0|SD_COUNTER [0] & (((!\avc|u0|SD_COUNTER [2])))) # (!\avc|u0|SD_COUNTER [0] & ((\avc|u0|SD_COUNTER [5] & ((!\avc|u0|SD_COUNTER [2]))) # (!\avc|u0|SD_COUNTER [5] & (\avc|u0|SD_COUNTER [1]))))

	.dataa(\avc|u0|SD_COUNTER [1]),
	.datab(\avc|u0|SD_COUNTER [0]),
	.datac(\avc|u0|SD_COUNTER [2]),
	.datad(\avc|u0|SD_COUNTER [5]),
	.cin(gnd),
	.combout(\avc|u0|ACK3~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|ACK3~0 .lut_mask = 16'h0F2E;
defparam \avc|u0|ACK3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y65_N2
cycloneive_lcell_comb \avc|u0|ACK3~1 (
// Equation(s):
// \avc|u0|ACK3~1_combout  = (\avc|u0|SD_COUNTER [2] & (((\avc|u0|SD_COUNTER [3] & \avc|u0|ACK3~0_combout )) # (!\avc|u0|SD_COUNTER [4]))) # (!\avc|u0|SD_COUNTER [2] & (!\avc|u0|SD_COUNTER [4] & ((\avc|u0|SD_COUNTER [3]) # (\avc|u0|ACK3~0_combout ))))

	.dataa(\avc|u0|SD_COUNTER [2]),
	.datab(\avc|u0|SD_COUNTER [4]),
	.datac(\avc|u0|SD_COUNTER [3]),
	.datad(\avc|u0|ACK3~0_combout ),
	.cin(gnd),
	.combout(\avc|u0|ACK3~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|ACK3~1 .lut_mask = 16'hB332;
defparam \avc|u0|ACK3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y65_N8
cycloneive_lcell_comb \avc|u0|ACK3~2 (
// Equation(s):
// \avc|u0|ACK3~2_combout  = (\avc|u0|SD_COUNTER [4] & ((\avc|u0|ACK3~1_combout  & (\I2C_SDAT~input_o )) # (!\avc|u0|ACK3~1_combout  & ((\avc|u0|ACK3~q ))))) # (!\avc|u0|SD_COUNTER [4] & (((\avc|u0|ACK3~q  & \avc|u0|ACK3~1_combout ))))

	.dataa(\I2C_SDAT~input_o ),
	.datab(\avc|u0|SD_COUNTER [4]),
	.datac(\avc|u0|ACK3~q ),
	.datad(\avc|u0|ACK3~1_combout ),
	.cin(gnd),
	.combout(\avc|u0|ACK3~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|ACK3~2 .lut_mask = 16'hB8C0;
defparam \avc|u0|ACK3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y65_N9
dffeas \avc|u0|ACK3 (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|ACK3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|ACK3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|ACK3 .is_wysiwyg = "true";
defparam \avc|u0|ACK3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y65_N20
cycloneive_lcell_comb \avc|u0|ACK2~0 (
// Equation(s):
// \avc|u0|ACK2~0_combout  = (\avc|u0|SD_COUNTER [1]) # ((\avc|u0|SD_COUNTER [3]) # (\avc|u0|SD_COUNTER [5]))

	.dataa(\avc|u0|SD_COUNTER [1]),
	.datab(gnd),
	.datac(\avc|u0|SD_COUNTER [3]),
	.datad(\avc|u0|SD_COUNTER [5]),
	.cin(gnd),
	.combout(\avc|u0|ACK2~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|ACK2~0 .lut_mask = 16'hFFFA;
defparam \avc|u0|ACK2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y65_N18
cycloneive_lcell_comb \avc|u0|ACK2~1 (
// Equation(s):
// \avc|u0|ACK2~1_combout  = (\avc|u0|SD_COUNTER [0] & (((\avc|u0|SD_COUNTER [2] & !\avc|u0|ACK2~0_combout )) # (!\avc|u0|SD_COUNTER [4]))) # (!\avc|u0|SD_COUNTER [0] & (!\avc|u0|SD_COUNTER [4] & ((\avc|u0|SD_COUNTER [2]) # (\avc|u0|ACK2~0_combout ))))

	.dataa(\avc|u0|SD_COUNTER [0]),
	.datab(\avc|u0|SD_COUNTER [4]),
	.datac(\avc|u0|SD_COUNTER [2]),
	.datad(\avc|u0|ACK2~0_combout ),
	.cin(gnd),
	.combout(\avc|u0|ACK2~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|ACK2~1 .lut_mask = 16'h33B2;
defparam \avc|u0|ACK2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y65_N26
cycloneive_lcell_comb \avc|u0|ACK2~2 (
// Equation(s):
// \avc|u0|ACK2~2_combout  = (\avc|u0|SD_COUNTER [4] & ((\avc|u0|ACK2~1_combout  & (\I2C_SDAT~input_o )) # (!\avc|u0|ACK2~1_combout  & ((\avc|u0|ACK2~q ))))) # (!\avc|u0|SD_COUNTER [4] & (((\avc|u0|ACK2~q  & \avc|u0|ACK2~1_combout ))))

	.dataa(\I2C_SDAT~input_o ),
	.datab(\avc|u0|SD_COUNTER [4]),
	.datac(\avc|u0|ACK2~q ),
	.datad(\avc|u0|ACK2~1_combout ),
	.cin(gnd),
	.combout(\avc|u0|ACK2~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|ACK2~2 .lut_mask = 16'hB8C0;
defparam \avc|u0|ACK2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y65_N27
dffeas \avc|u0|ACK2 (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|ACK2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|ACK2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|ACK2 .is_wysiwyg = "true";
defparam \avc|u0|ACK2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y65_N30
cycloneive_lcell_comb \avc|u0|ACK1~0 (
// Equation(s):
// \avc|u0|ACK1~0_combout  = (!\avc|u0|SD_COUNTER [1] & (!\avc|u0|SD_COUNTER [5] & (\avc|u0|SD_COUNTER [3] $ (!\avc|u0|SD_COUNTER [2]))))

	.dataa(\avc|u0|SD_COUNTER [1]),
	.datab(\avc|u0|SD_COUNTER [3]),
	.datac(\avc|u0|SD_COUNTER [2]),
	.datad(\avc|u0|SD_COUNTER [5]),
	.cin(gnd),
	.combout(\avc|u0|ACK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|ACK1~0 .lut_mask = 16'h0041;
defparam \avc|u0|ACK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y65_N24
cycloneive_lcell_comb \avc|u0|Selector4~0 (
// Equation(s):
// \avc|u0|Selector4~0_combout  = (\avc|u0|SD_COUNTER [0] & (((\avc|u0|ACK1~q )))) # (!\avc|u0|SD_COUNTER [0] & (\avc|u0|SD_COUNTER [2] & ((\I2C_SDAT~input_o ))))

	.dataa(\avc|u0|SD_COUNTER [2]),
	.datab(\avc|u0|ACK1~q ),
	.datac(\I2C_SDAT~input_o ),
	.datad(\avc|u0|SD_COUNTER [0]),
	.cin(gnd),
	.combout(\avc|u0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Selector4~0 .lut_mask = 16'hCCA0;
defparam \avc|u0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y65_N28
cycloneive_lcell_comb \avc|u0|ACK1~1 (
// Equation(s):
// \avc|u0|ACK1~1_combout  = (\avc|u0|ACK1~0_combout  & ((\avc|u0|SD_COUNTER [4] & (\avc|u0|ACK1~q )) # (!\avc|u0|SD_COUNTER [4] & ((\avc|u0|Selector4~0_combout ))))) # (!\avc|u0|ACK1~0_combout  & (((\avc|u0|ACK1~q ))))

	.dataa(\avc|u0|ACK1~0_combout ),
	.datab(\avc|u0|SD_COUNTER [4]),
	.datac(\avc|u0|ACK1~q ),
	.datad(\avc|u0|Selector4~0_combout ),
	.cin(gnd),
	.combout(\avc|u0|ACK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|ACK1~1 .lut_mask = 16'hF2D0;
defparam \avc|u0|ACK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y65_N29
dffeas \avc|u0|ACK1 (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|ACK1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|ACK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|ACK1 .is_wysiwyg = "true";
defparam \avc|u0|ACK1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y65_N22
cycloneive_lcell_comb \avc|mSetup_ST~12 (
// Equation(s):
// \avc|mSetup_ST~12_combout  = (!\avc|u0|ACK3~q  & (!\avc|u0|ACK2~q  & !\avc|u0|ACK1~q ))

	.dataa(gnd),
	.datab(\avc|u0|ACK3~q ),
	.datac(\avc|u0|ACK2~q ),
	.datad(\avc|u0|ACK1~q ),
	.cin(gnd),
	.combout(\avc|mSetup_ST~12_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mSetup_ST~12 .lut_mask = 16'h0003;
defparam \avc|mSetup_ST~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N20
cycloneive_lcell_comb \avc|Selector1~0 (
// Equation(s):
// \avc|Selector1~0_combout  = (!\avc|mSetup_ST.0010~q  & ((\avc|mSetup_ST~12_combout ) # ((!\avc|u0|END~q ) # (!\avc|mSetup_ST.0001~q ))))

	.dataa(\avc|mSetup_ST~12_combout ),
	.datab(\avc|mSetup_ST.0001~q ),
	.datac(\avc|mSetup_ST.0010~q ),
	.datad(\avc|u0|END~q ),
	.cin(gnd),
	.combout(\avc|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Selector1~0 .lut_mask = 16'h0B0F;
defparam \avc|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y66_N12
cycloneive_lcell_comb \avc|LUT_INDEX[3]~9 (
// Equation(s):
// \avc|LUT_INDEX[3]~9_combout  = (\avc|LUT_INDEX [3] & (\avc|LUT_INDEX[2]~8  $ (GND))) # (!\avc|LUT_INDEX [3] & (!\avc|LUT_INDEX[2]~8  & VCC))
// \avc|LUT_INDEX[3]~10  = CARRY((\avc|LUT_INDEX [3] & !\avc|LUT_INDEX[2]~8 ))

	.dataa(\avc|LUT_INDEX [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|LUT_INDEX[2]~8 ),
	.combout(\avc|LUT_INDEX[3]~9_combout ),
	.cout(\avc|LUT_INDEX[3]~10 ));
// synopsys translate_off
defparam \avc|LUT_INDEX[3]~9 .lut_mask = 16'hA50A;
defparam \avc|LUT_INDEX[3]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y66_N14
cycloneive_lcell_comb \avc|LUT_INDEX[4]~12 (
// Equation(s):
// \avc|LUT_INDEX[4]~12_combout  = (\avc|LUT_INDEX [4] & (!\avc|LUT_INDEX[3]~10 )) # (!\avc|LUT_INDEX [4] & ((\avc|LUT_INDEX[3]~10 ) # (GND)))
// \avc|LUT_INDEX[4]~13  = CARRY((!\avc|LUT_INDEX[3]~10 ) # (!\avc|LUT_INDEX [4]))

	.dataa(gnd),
	.datab(\avc|LUT_INDEX [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|LUT_INDEX[3]~10 ),
	.combout(\avc|LUT_INDEX[4]~12_combout ),
	.cout(\avc|LUT_INDEX[4]~13 ));
// synopsys translate_off
defparam \avc|LUT_INDEX[4]~12 .lut_mask = 16'h3C3F;
defparam \avc|LUT_INDEX[4]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y66_N15
dffeas \avc|LUT_INDEX[4] (
	.clk(\avc|mI2C_CTRL_CLK~q ),
	.d(\avc|LUT_INDEX[4]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|LUT_INDEX[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|LUT_INDEX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|LUT_INDEX[4] .is_wysiwyg = "true";
defparam \avc|LUT_INDEX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y66_N16
cycloneive_lcell_comb \avc|LUT_INDEX[5]~14 (
// Equation(s):
// \avc|LUT_INDEX[5]~14_combout  = \avc|LUT_INDEX [5] $ (!\avc|LUT_INDEX[4]~13 )

	.dataa(gnd),
	.datab(\avc|LUT_INDEX [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(\avc|LUT_INDEX[4]~13 ),
	.combout(\avc|LUT_INDEX[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \avc|LUT_INDEX[5]~14 .lut_mask = 16'hC3C3;
defparam \avc|LUT_INDEX[5]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y66_N17
dffeas \avc|LUT_INDEX[5] (
	.clk(\avc|mI2C_CTRL_CLK~q ),
	.d(\avc|LUT_INDEX[5]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|LUT_INDEX[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|LUT_INDEX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|LUT_INDEX[5] .is_wysiwyg = "true";
defparam \avc|LUT_INDEX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y66_N24
cycloneive_lcell_comb \avc|LUT_INDEX[5]~11 (
// Equation(s):
// \avc|LUT_INDEX[5]~11_combout  = (\avc|mSetup_ST.0010~q  & ((\avc|Mux13~0_combout ) # ((!\avc|LUT_INDEX [4]) # (!\avc|LUT_INDEX [5]))))

	.dataa(\avc|Mux13~0_combout ),
	.datab(\avc|LUT_INDEX [5]),
	.datac(\avc|LUT_INDEX [4]),
	.datad(\avc|mSetup_ST.0010~q ),
	.cin(gnd),
	.combout(\avc|LUT_INDEX[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \avc|LUT_INDEX[5]~11 .lut_mask = 16'hBF00;
defparam \avc|LUT_INDEX[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y66_N28
cycloneive_lcell_comb \avc|LUT_INDEX[0]~16 (
// Equation(s):
// \avc|LUT_INDEX[0]~16_combout  = \avc|LUT_INDEX [0] $ (\avc|LUT_INDEX[5]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\avc|LUT_INDEX [0]),
	.datad(\avc|LUT_INDEX[5]~11_combout ),
	.cin(gnd),
	.combout(\avc|LUT_INDEX[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \avc|LUT_INDEX[0]~16 .lut_mask = 16'h0FF0;
defparam \avc|LUT_INDEX[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y66_N29
dffeas \avc|LUT_INDEX[0] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|LUT_INDEX[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|LUT_INDEX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|LUT_INDEX[0] .is_wysiwyg = "true";
defparam \avc|LUT_INDEX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y66_N8
cycloneive_lcell_comb \avc|LUT_INDEX[1]~5 (
// Equation(s):
// \avc|LUT_INDEX[1]~5_combout  = (\avc|LUT_INDEX [1] & (\avc|LUT_INDEX [0] $ (VCC))) # (!\avc|LUT_INDEX [1] & (\avc|LUT_INDEX [0] & VCC))
// \avc|LUT_INDEX[1]~6  = CARRY((\avc|LUT_INDEX [1] & \avc|LUT_INDEX [0]))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\avc|LUT_INDEX[1]~5_combout ),
	.cout(\avc|LUT_INDEX[1]~6 ));
// synopsys translate_off
defparam \avc|LUT_INDEX[1]~5 .lut_mask = 16'h6688;
defparam \avc|LUT_INDEX[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y66_N6
cycloneive_lcell_comb \avc|LUT_INDEX[1]~feeder (
// Equation(s):
// \avc|LUT_INDEX[1]~feeder_combout  = \avc|LUT_INDEX[1]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\avc|LUT_INDEX[1]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\avc|LUT_INDEX[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|LUT_INDEX[1]~feeder .lut_mask = 16'hF0F0;
defparam \avc|LUT_INDEX[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y66_N7
dffeas \avc|LUT_INDEX[1] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|LUT_INDEX[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|LUT_INDEX[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|LUT_INDEX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|LUT_INDEX[1] .is_wysiwyg = "true";
defparam \avc|LUT_INDEX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y66_N10
cycloneive_lcell_comb \avc|LUT_INDEX[2]~7 (
// Equation(s):
// \avc|LUT_INDEX[2]~7_combout  = (\avc|LUT_INDEX [2] & (!\avc|LUT_INDEX[1]~6 )) # (!\avc|LUT_INDEX [2] & ((\avc|LUT_INDEX[1]~6 ) # (GND)))
// \avc|LUT_INDEX[2]~8  = CARRY((!\avc|LUT_INDEX[1]~6 ) # (!\avc|LUT_INDEX [2]))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|LUT_INDEX[1]~6 ),
	.combout(\avc|LUT_INDEX[2]~7_combout ),
	.cout(\avc|LUT_INDEX[2]~8 ));
// synopsys translate_off
defparam \avc|LUT_INDEX[2]~7 .lut_mask = 16'h5A5F;
defparam \avc|LUT_INDEX[2]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y66_N11
dffeas \avc|LUT_INDEX[2] (
	.clk(\avc|mI2C_CTRL_CLK~q ),
	.d(\avc|LUT_INDEX[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|LUT_INDEX[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|LUT_INDEX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|LUT_INDEX[2] .is_wysiwyg = "true";
defparam \avc|LUT_INDEX[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y66_N13
dffeas \avc|LUT_INDEX[3] (
	.clk(\avc|mI2C_CTRL_CLK~q ),
	.d(\avc|LUT_INDEX[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|LUT_INDEX[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|LUT_INDEX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|LUT_INDEX[3] .is_wysiwyg = "true";
defparam \avc|LUT_INDEX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y66_N20
cycloneive_lcell_comb \avc|Mux13~0 (
// Equation(s):
// \avc|Mux13~0_combout  = (!\avc|LUT_INDEX [3] & (!\avc|LUT_INDEX [1] & !\avc|LUT_INDEX [2]))

	.dataa(\avc|LUT_INDEX [3]),
	.datab(gnd),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\avc|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux13~0 .lut_mask = 16'h0005;
defparam \avc|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N30
cycloneive_lcell_comb \avc|LessThan1~0 (
// Equation(s):
// \avc|LessThan1~0_combout  = (\avc|Mux13~0_combout ) # ((!\avc|LUT_INDEX [5]) # (!\avc|LUT_INDEX [4]))

	.dataa(gnd),
	.datab(\avc|Mux13~0_combout ),
	.datac(\avc|LUT_INDEX [4]),
	.datad(\avc|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\avc|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|LessThan1~0 .lut_mask = 16'hCFFF;
defparam \avc|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y66_N21
dffeas \avc|mSetup_ST.0000 (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mSetup_ST.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mSetup_ST.0000 .is_wysiwyg = "true";
defparam \avc|mSetup_ST.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N4
cycloneive_lcell_comb \avc|Selector2~0 (
// Equation(s):
// \avc|Selector2~0_combout  = ((\avc|mSetup_ST.0001~q  & !\avc|u0|END~q )) # (!\avc|mSetup_ST.0000~q )

	.dataa(gnd),
	.datab(\avc|mSetup_ST.0000~q ),
	.datac(\avc|mSetup_ST.0001~q ),
	.datad(\avc|u0|END~q ),
	.cin(gnd),
	.combout(\avc|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Selector2~0 .lut_mask = 16'h33F3;
defparam \avc|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y66_N5
dffeas \avc|mSetup_ST.0001 (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mSetup_ST.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mSetup_ST.0001 .is_wysiwyg = "true";
defparam \avc|mSetup_ST.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N22
cycloneive_lcell_comb \avc|mSetup_ST~13 (
// Equation(s):
// \avc|mSetup_ST~13_combout  = (\avc|u0|END~q  & (\avc|mSetup_ST.0001~q  & \avc|mSetup_ST~12_combout ))

	.dataa(gnd),
	.datab(\avc|u0|END~q ),
	.datac(\avc|mSetup_ST.0001~q ),
	.datad(\avc|mSetup_ST~12_combout ),
	.cin(gnd),
	.combout(\avc|mSetup_ST~13_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mSetup_ST~13 .lut_mask = 16'hC000;
defparam \avc|mSetup_ST~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y66_N23
dffeas \avc|mSetup_ST.0010 (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|mSetup_ST~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mSetup_ST.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mSetup_ST.0010 .is_wysiwyg = "true";
defparam \avc|mSetup_ST.0010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N16
cycloneive_lcell_comb \avc|Selector0~0 (
// Equation(s):
// \avc|Selector0~0_combout  = (\avc|mSetup_ST.0001~q  & (((\avc|mI2C_GO~q  & !\avc|u0|END~q )))) # (!\avc|mSetup_ST.0001~q  & (((\avc|mI2C_GO~q )) # (!\avc|mSetup_ST.0010~q )))

	.dataa(\avc|mSetup_ST.0010~q ),
	.datab(\avc|mSetup_ST.0001~q ),
	.datac(\avc|mI2C_GO~q ),
	.datad(\avc|u0|END~q ),
	.cin(gnd),
	.combout(\avc|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Selector0~0 .lut_mask = 16'h31F1;
defparam \avc|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y66_N17
dffeas \avc|mI2C_GO (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_GO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_GO .is_wysiwyg = "true";
defparam \avc|mI2C_GO .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N12
cycloneive_lcell_comb \avc|u0|SD_COUNTER[0]~8 (
// Equation(s):
// \avc|u0|SD_COUNTER[0]~8_combout  = (\avc|u0|SD_COUNTER [3] & (\avc|u0|SD_COUNTER [1] & (\avc|mI2C_GO~q  & \avc|u0|SD_COUNTER [2])))

	.dataa(\avc|u0|SD_COUNTER [3]),
	.datab(\avc|u0|SD_COUNTER [1]),
	.datac(\avc|mI2C_GO~q ),
	.datad(\avc|u0|SD_COUNTER [2]),
	.cin(gnd),
	.combout(\avc|u0|SD_COUNTER[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[0]~8 .lut_mask = 16'h8000;
defparam \avc|u0|SD_COUNTER[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N2
cycloneive_lcell_comb \avc|u0|SD_COUNTER[0]~9 (
// Equation(s):
// \avc|u0|SD_COUNTER[0]~9_combout  = (((!\avc|u0|SD_COUNTER [0]) # (!\avc|u0|SD_COUNTER [5])) # (!\avc|u0|SD_COUNTER [4])) # (!\avc|u0|SD_COUNTER[0]~8_combout )

	.dataa(\avc|u0|SD_COUNTER[0]~8_combout ),
	.datab(\avc|u0|SD_COUNTER [4]),
	.datac(\avc|u0|SD_COUNTER [5]),
	.datad(\avc|u0|SD_COUNTER [0]),
	.cin(gnd),
	.combout(\avc|u0|SD_COUNTER[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[0]~9 .lut_mask = 16'h7FFF;
defparam \avc|u0|SD_COUNTER[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y65_N17
dffeas \avc|u0|SD_COUNTER[0] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SD_COUNTER[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\avc|mI2C_GO~q ),
	.sload(gnd),
	.ena(\avc|u0|SD_COUNTER[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD_COUNTER [0]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[0] .is_wysiwyg = "true";
defparam \avc|u0|SD_COUNTER[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N18
cycloneive_lcell_comb \avc|u0|SD_COUNTER[1]~10 (
// Equation(s):
// \avc|u0|SD_COUNTER[1]~10_combout  = (\avc|u0|SD_COUNTER [1] & (!\avc|u0|SD_COUNTER[0]~7 )) # (!\avc|u0|SD_COUNTER [1] & ((\avc|u0|SD_COUNTER[0]~7 ) # (GND)))
// \avc|u0|SD_COUNTER[1]~11  = CARRY((!\avc|u0|SD_COUNTER[0]~7 ) # (!\avc|u0|SD_COUNTER [1]))

	.dataa(gnd),
	.datab(\avc|u0|SD_COUNTER [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|u0|SD_COUNTER[0]~7 ),
	.combout(\avc|u0|SD_COUNTER[1]~10_combout ),
	.cout(\avc|u0|SD_COUNTER[1]~11 ));
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[1]~10 .lut_mask = 16'h3C3F;
defparam \avc|u0|SD_COUNTER[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y65_N19
dffeas \avc|u0|SD_COUNTER[1] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SD_COUNTER[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\avc|mI2C_GO~q ),
	.sload(gnd),
	.ena(\avc|u0|SD_COUNTER[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD_COUNTER [1]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[1] .is_wysiwyg = "true";
defparam \avc|u0|SD_COUNTER[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N20
cycloneive_lcell_comb \avc|u0|SD_COUNTER[2]~12 (
// Equation(s):
// \avc|u0|SD_COUNTER[2]~12_combout  = (\avc|u0|SD_COUNTER [2] & (\avc|u0|SD_COUNTER[1]~11  $ (GND))) # (!\avc|u0|SD_COUNTER [2] & (!\avc|u0|SD_COUNTER[1]~11  & VCC))
// \avc|u0|SD_COUNTER[2]~13  = CARRY((\avc|u0|SD_COUNTER [2] & !\avc|u0|SD_COUNTER[1]~11 ))

	.dataa(gnd),
	.datab(\avc|u0|SD_COUNTER [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|u0|SD_COUNTER[1]~11 ),
	.combout(\avc|u0|SD_COUNTER[2]~12_combout ),
	.cout(\avc|u0|SD_COUNTER[2]~13 ));
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[2]~12 .lut_mask = 16'hC30C;
defparam \avc|u0|SD_COUNTER[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y65_N21
dffeas \avc|u0|SD_COUNTER[2] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SD_COUNTER[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\avc|mI2C_GO~q ),
	.sload(gnd),
	.ena(\avc|u0|SD_COUNTER[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD_COUNTER [2]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[2] .is_wysiwyg = "true";
defparam \avc|u0|SD_COUNTER[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N22
cycloneive_lcell_comb \avc|u0|SD_COUNTER[3]~14 (
// Equation(s):
// \avc|u0|SD_COUNTER[3]~14_combout  = (\avc|u0|SD_COUNTER [3] & (!\avc|u0|SD_COUNTER[2]~13 )) # (!\avc|u0|SD_COUNTER [3] & ((\avc|u0|SD_COUNTER[2]~13 ) # (GND)))
// \avc|u0|SD_COUNTER[3]~15  = CARRY((!\avc|u0|SD_COUNTER[2]~13 ) # (!\avc|u0|SD_COUNTER [3]))

	.dataa(\avc|u0|SD_COUNTER [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|u0|SD_COUNTER[2]~13 ),
	.combout(\avc|u0|SD_COUNTER[3]~14_combout ),
	.cout(\avc|u0|SD_COUNTER[3]~15 ));
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[3]~14 .lut_mask = 16'h5A5F;
defparam \avc|u0|SD_COUNTER[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y65_N23
dffeas \avc|u0|SD_COUNTER[3] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SD_COUNTER[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\avc|mI2C_GO~q ),
	.sload(gnd),
	.ena(\avc|u0|SD_COUNTER[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD_COUNTER [3]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[3] .is_wysiwyg = "true";
defparam \avc|u0|SD_COUNTER[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N24
cycloneive_lcell_comb \avc|u0|SD_COUNTER[4]~16 (
// Equation(s):
// \avc|u0|SD_COUNTER[4]~16_combout  = (\avc|u0|SD_COUNTER [4] & (\avc|u0|SD_COUNTER[3]~15  $ (GND))) # (!\avc|u0|SD_COUNTER [4] & (!\avc|u0|SD_COUNTER[3]~15  & VCC))
// \avc|u0|SD_COUNTER[4]~17  = CARRY((\avc|u0|SD_COUNTER [4] & !\avc|u0|SD_COUNTER[3]~15 ))

	.dataa(gnd),
	.datab(\avc|u0|SD_COUNTER [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avc|u0|SD_COUNTER[3]~15 ),
	.combout(\avc|u0|SD_COUNTER[4]~16_combout ),
	.cout(\avc|u0|SD_COUNTER[4]~17 ));
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[4]~16 .lut_mask = 16'hC30C;
defparam \avc|u0|SD_COUNTER[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y65_N25
dffeas \avc|u0|SD_COUNTER[4] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SD_COUNTER[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\avc|mI2C_GO~q ),
	.sload(gnd),
	.ena(\avc|u0|SD_COUNTER[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD_COUNTER [4]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[4] .is_wysiwyg = "true";
defparam \avc|u0|SD_COUNTER[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N26
cycloneive_lcell_comb \avc|u0|SD_COUNTER[5]~18 (
// Equation(s):
// \avc|u0|SD_COUNTER[5]~18_combout  = \avc|u0|SD_COUNTER [5] $ (\avc|u0|SD_COUNTER[4]~17 )

	.dataa(\avc|u0|SD_COUNTER [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\avc|u0|SD_COUNTER[4]~17 ),
	.combout(\avc|u0|SD_COUNTER[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[5]~18 .lut_mask = 16'h5A5A;
defparam \avc|u0|SD_COUNTER[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y65_N27
dffeas \avc|u0|SD_COUNTER[5] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SD_COUNTER[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\avc|mI2C_GO~q ),
	.sload(gnd),
	.ena(\avc|u0|SD_COUNTER[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD_COUNTER [5]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD_COUNTER[5] .is_wysiwyg = "true";
defparam \avc|u0|SD_COUNTER[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y65_N4
cycloneive_lcell_comb \avc|u0|Mux0~0 (
// Equation(s):
// \avc|u0|Mux0~0_combout  = (!\avc|u0|SD_COUNTER [1] & (!\avc|u0|SD_COUNTER [3] & (!\avc|u0|SD_COUNTER [2] & !\avc|u0|SD_COUNTER [0])))

	.dataa(\avc|u0|SD_COUNTER [1]),
	.datab(\avc|u0|SD_COUNTER [3]),
	.datac(\avc|u0|SD_COUNTER [2]),
	.datad(\avc|u0|SD_COUNTER [0]),
	.cin(gnd),
	.combout(\avc|u0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~0 .lut_mask = 16'h0001;
defparam \avc|u0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y65_N10
cycloneive_lcell_comb \avc|Mux0~4 (
// Equation(s):
// \avc|Mux0~4_combout  = (\avc|LUT_INDEX [4]) # (\avc|LUT_INDEX [2] $ (((\avc|LUT_INDEX [1]) # (\avc|LUT_INDEX [0]))))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(\avc|LUT_INDEX [4]),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux0~4 .lut_mask = 16'hDDDE;
defparam \avc|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y65_N22
cycloneive_lcell_comb \avc|Mux0~2 (
// Equation(s):
// \avc|Mux0~2_combout  = (!\avc|LUT_INDEX [2] & ((\avc|LUT_INDEX [4] & ((\avc|LUT_INDEX [0]))) # (!\avc|LUT_INDEX [4] & (\avc|LUT_INDEX [1]))))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [2]),
	.datac(\avc|LUT_INDEX [4]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux0~2 .lut_mask = 16'h3202;
defparam \avc|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y65_N12
cycloneive_lcell_comb \avc|Mux0~1 (
// Equation(s):
// \avc|Mux0~1_combout  = (\avc|LUT_INDEX [2] & (\avc|LUT_INDEX [0] & (\avc|LUT_INDEX [1] $ (!\avc|LUT_INDEX [4])))) # (!\avc|LUT_INDEX [2] & (\avc|LUT_INDEX [4] & ((!\avc|LUT_INDEX [0]) # (!\avc|LUT_INDEX [1]))))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [2]),
	.datac(\avc|LUT_INDEX [4]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux0~1 .lut_mask = 16'h9430;
defparam \avc|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y65_N0
cycloneive_lcell_comb \avc|Mux0~3 (
// Equation(s):
// \avc|Mux0~3_combout  = (\avc|LUT_INDEX [3] & (((\avc|Mux0~1_combout ) # (\avc|LUT_INDEX [5])))) # (!\avc|LUT_INDEX [3] & (\avc|Mux0~2_combout  & ((!\avc|LUT_INDEX [5]))))

	.dataa(\avc|Mux0~2_combout ),
	.datab(\avc|LUT_INDEX [3]),
	.datac(\avc|Mux0~1_combout ),
	.datad(\avc|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\avc|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux0~3 .lut_mask = 16'hCCE2;
defparam \avc|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y65_N14
cycloneive_lcell_comb \avc|Mux0~0 (
// Equation(s):
// \avc|Mux0~0_combout  = (\avc|LUT_INDEX [1] & (!\avc|LUT_INDEX [4] & (!\avc|LUT_INDEX [2] & \avc|LUT_INDEX [0])))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [4]),
	.datac(\avc|LUT_INDEX [2]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux0~0 .lut_mask = 16'h0200;
defparam \avc|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y65_N8
cycloneive_lcell_comb \avc|Mux0~5 (
// Equation(s):
// \avc|Mux0~5_combout  = (\avc|LUT_INDEX [5] & ((\avc|Mux0~3_combout  & (!\avc|Mux0~4_combout )) # (!\avc|Mux0~3_combout  & ((\avc|Mux0~0_combout ))))) # (!\avc|LUT_INDEX [5] & (((\avc|Mux0~3_combout ))))

	.dataa(\avc|LUT_INDEX [5]),
	.datab(\avc|Mux0~4_combout ),
	.datac(\avc|Mux0~3_combout ),
	.datad(\avc|Mux0~0_combout ),
	.cin(gnd),
	.combout(\avc|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux0~5 .lut_mask = 16'h7A70;
defparam \avc|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y66_N30
cycloneive_lcell_comb \avc|Mux2~0 (
// Equation(s):
// \avc|Mux2~0_combout  = (\avc|LUT_INDEX [4] & ((\avc|LUT_INDEX [1]) # ((\avc|LUT_INDEX [2]) # (\avc|LUT_INDEX [3]))))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [2]),
	.datac(\avc|LUT_INDEX [4]),
	.datad(\avc|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\avc|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux2~0 .lut_mask = 16'hF0E0;
defparam \avc|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y66_N0
cycloneive_lcell_comb \avc|Mux2~1 (
// Equation(s):
// \avc|Mux2~1_combout  = (!\avc|LUT_INDEX [5]) # (!\avc|Mux2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\avc|Mux2~0_combout ),
	.datad(\avc|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\avc|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux2~1 .lut_mask = 16'h0FFF;
defparam \avc|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \avc|Mux2~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\avc|Mux2~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\avc|Mux2~1clkctrl_outclk ));
// synopsys translate_off
defparam \avc|Mux2~1clkctrl .clock_type = "global clock";
defparam \avc|Mux2~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y65_N4
cycloneive_lcell_comb \avc|LUT_DATA[5] (
// Equation(s):
// \avc|LUT_DATA [5] = (GLOBAL(\avc|Mux2~1clkctrl_outclk ) & (\avc|Mux0~5_combout )) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk ) & ((\avc|LUT_DATA [5])))

	.dataa(\avc|Mux0~5_combout ),
	.datab(\avc|LUT_DATA [5]),
	.datac(gnd),
	.datad(\avc|Mux2~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [5]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[5] .lut_mask = 16'hAACC;
defparam \avc|LUT_DATA[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N14
cycloneive_lcell_comb \avc|mI2C_DATA[22]~0 (
// Equation(s):
// \avc|mI2C_DATA[22]~0_combout  = (!\avc|mSetup_ST.0000~q  & (((\avc|Mux13~0_combout ) # (!\avc|LUT_INDEX [4])) # (!\avc|LUT_INDEX [5])))

	.dataa(\avc|LUT_INDEX [5]),
	.datab(\avc|mSetup_ST.0000~q ),
	.datac(\avc|LUT_INDEX [4]),
	.datad(\avc|Mux13~0_combout ),
	.cin(gnd),
	.combout(\avc|mI2C_DATA[22]~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_DATA[22]~0 .lut_mask = 16'h3313;
defparam \avc|mI2C_DATA[22]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y65_N29
dffeas \avc|mI2C_DATA[5] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|LUT_DATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[5] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y65_N6
cycloneive_lcell_comb \avc|u0|SD[5]~feeder (
// Equation(s):
// \avc|u0|SD[5]~feeder_combout  = \avc|mI2C_DATA [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|mI2C_DATA [5]),
	.cin(gnd),
	.combout(\avc|u0|SD[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SD[5]~feeder .lut_mask = 16'hFF00;
defparam \avc|u0|SD[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N4
cycloneive_lcell_comb \avc|u0|Decoder0~0 (
// Equation(s):
// \avc|u0|Decoder0~0_combout  = (!\avc|u0|SD_COUNTER [3] & (!\avc|u0|SD_COUNTER [1] & (!\avc|u0|SD_COUNTER [2] & !\avc|u0|SD_COUNTER [4])))

	.dataa(\avc|u0|SD_COUNTER [3]),
	.datab(\avc|u0|SD_COUNTER [1]),
	.datac(\avc|u0|SD_COUNTER [2]),
	.datad(\avc|u0|SD_COUNTER [4]),
	.cin(gnd),
	.combout(\avc|u0|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Decoder0~0 .lut_mask = 16'h0001;
defparam \avc|u0|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y65_N12
cycloneive_lcell_comb \avc|u0|Decoder0~1 (
// Equation(s):
// \avc|u0|Decoder0~1_combout  = (\avc|u0|Decoder0~0_combout  & (\avc|u0|SD_COUNTER [0] & !\avc|u0|SD_COUNTER [5]))

	.dataa(\avc|u0|Decoder0~0_combout ),
	.datab(\avc|u0|SD_COUNTER [0]),
	.datac(gnd),
	.datad(\avc|u0|SD_COUNTER [5]),
	.cin(gnd),
	.combout(\avc|u0|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Decoder0~1 .lut_mask = 16'h0088;
defparam \avc|u0|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y65_N7
dffeas \avc|u0|SD[5] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SD[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|u0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[5] .is_wysiwyg = "true";
defparam \avc|u0|SD[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y65_N28
cycloneive_lcell_comb \avc|Mux7~4 (
// Equation(s):
// \avc|Mux7~4_combout  = (!\avc|LUT_INDEX [5] & ((\avc|LUT_INDEX [1] & (!\avc|LUT_INDEX [3])) # (!\avc|LUT_INDEX [1] & (\avc|LUT_INDEX [3] & !\avc|LUT_INDEX [2]))))

	.dataa(\avc|LUT_INDEX [5]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|LUT_INDEX [3]),
	.datad(\avc|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\avc|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux7~4 .lut_mask = 16'h0414;
defparam \avc|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y65_N26
cycloneive_lcell_comb \avc|Mux7~1 (
// Equation(s):
// \avc|Mux7~1_combout  = (\avc|LUT_INDEX [5] & (\avc|LUT_INDEX [2] $ (((\avc|LUT_INDEX [1] & !\avc|LUT_INDEX [3]))))) # (!\avc|LUT_INDEX [5] & (\avc|LUT_INDEX [1] & ((!\avc|LUT_INDEX [3]) # (!\avc|LUT_INDEX [2]))))

	.dataa(\avc|LUT_INDEX [5]),
	.datab(\avc|LUT_INDEX [2]),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\avc|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux7~1 .lut_mask = 16'h9878;
defparam \avc|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y65_N16
cycloneive_lcell_comb \avc|Mux7~2 (
// Equation(s):
// \avc|Mux7~2_combout  = (\avc|LUT_INDEX [5] & (\avc|LUT_INDEX [3] & (\avc|LUT_INDEX [2] $ (!\avc|LUT_INDEX [1])))) # (!\avc|LUT_INDEX [5] & (!\avc|LUT_INDEX [2] & (\avc|LUT_INDEX [1] & !\avc|LUT_INDEX [3])))

	.dataa(\avc|LUT_INDEX [5]),
	.datab(\avc|LUT_INDEX [2]),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\avc|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux7~2 .lut_mask = 16'h8210;
defparam \avc|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y65_N6
cycloneive_lcell_comb \avc|Mux7~3 (
// Equation(s):
// \avc|Mux7~3_combout  = (\avc|LUT_INDEX [4] & (((\avc|LUT_INDEX [0])))) # (!\avc|LUT_INDEX [4] & ((\avc|LUT_INDEX [0] & (\avc|Mux7~1_combout )) # (!\avc|LUT_INDEX [0] & ((\avc|Mux7~2_combout )))))

	.dataa(\avc|Mux7~1_combout ),
	.datab(\avc|LUT_INDEX [4]),
	.datac(\avc|Mux7~2_combout ),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux7~3 .lut_mask = 16'hEE30;
defparam \avc|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y65_N20
cycloneive_lcell_comb \avc|Mux7~0 (
// Equation(s):
// \avc|Mux7~0_combout  = (!\avc|LUT_INDEX [3] & (!\avc|LUT_INDEX [1] & (\avc|LUT_INDEX [5] $ (\avc|LUT_INDEX [2]))))

	.dataa(\avc|LUT_INDEX [5]),
	.datab(\avc|LUT_INDEX [3]),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\avc|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux7~0 .lut_mask = 16'h0102;
defparam \avc|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y65_N30
cycloneive_lcell_comb \avc|Mux7~5 (
// Equation(s):
// \avc|Mux7~5_combout  = (\avc|Mux7~3_combout  & ((\avc|Mux7~4_combout ) # ((!\avc|LUT_INDEX [4])))) # (!\avc|Mux7~3_combout  & (((\avc|LUT_INDEX [4] & \avc|Mux7~0_combout ))))

	.dataa(\avc|Mux7~4_combout ),
	.datab(\avc|Mux7~3_combout ),
	.datac(\avc|LUT_INDEX [4]),
	.datad(\avc|Mux7~0_combout ),
	.cin(gnd),
	.combout(\avc|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux7~5 .lut_mask = 16'hBC8C;
defparam \avc|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y65_N2
cycloneive_lcell_comb \avc|LUT_DATA[6] (
// Equation(s):
// \avc|LUT_DATA [6] = (GLOBAL(\avc|Mux2~1clkctrl_outclk ) & (\avc|Mux7~5_combout )) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk ) & ((\avc|LUT_DATA [6])))

	.dataa(gnd),
	.datab(\avc|Mux7~5_combout ),
	.datac(\avc|Mux2~1clkctrl_outclk ),
	.datad(\avc|LUT_DATA [6]),
	.cin(gnd),
	.combout(\avc|LUT_DATA [6]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[6] .lut_mask = 16'hCFC0;
defparam \avc|LUT_DATA[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y65_N18
cycloneive_lcell_comb \avc|mI2C_DATA[6]~feeder (
// Equation(s):
// \avc|mI2C_DATA[6]~feeder_combout  = \avc|LUT_DATA [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|LUT_DATA [6]),
	.cin(gnd),
	.combout(\avc|mI2C_DATA[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_DATA[6]~feeder .lut_mask = 16'hFF00;
defparam \avc|mI2C_DATA[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y65_N19
dffeas \avc|mI2C_DATA[6] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|mI2C_DATA[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[6] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y65_N9
dffeas \avc|u0|SD[6] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|mI2C_DATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|u0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [6]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[6] .is_wysiwyg = "true";
defparam \avc|u0|SD[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y65_N8
cycloneive_lcell_comb \avc|u0|Mux0~7 (
// Equation(s):
// \avc|u0|Mux0~7_combout  = (!\avc|u0|SD_COUNTER [3] & ((\avc|u0|SD_COUNTER [0] & (\avc|u0|SD [5])) # (!\avc|u0|SD_COUNTER [0] & ((\avc|u0|SD [6])))))

	.dataa(\avc|u0|SD [5]),
	.datab(\avc|u0|SD_COUNTER [3]),
	.datac(\avc|u0|SD [6]),
	.datad(\avc|u0|SD_COUNTER [0]),
	.cin(gnd),
	.combout(\avc|u0|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~7 .lut_mask = 16'h2230;
defparam \avc|u0|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y65_N30
cycloneive_lcell_comb \avc|u0|Mux0~8 (
// Equation(s):
// \avc|u0|Mux0~8_combout  = (\avc|u0|Mux0~7_combout ) # ((\avc|u0|SDO~q  & (\avc|u0|SD_COUNTER [0] & \avc|u0|SD_COUNTER [3])))

	.dataa(\avc|u0|SDO~q ),
	.datab(\avc|u0|SD_COUNTER [0]),
	.datac(\avc|u0|Mux0~7_combout ),
	.datad(\avc|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\avc|u0|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~8 .lut_mask = 16'hF8F0;
defparam \avc|u0|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y66_N24
cycloneive_lcell_comb \avc|Mux9~0 (
// Equation(s):
// \avc|Mux9~0_combout  = (!\avc|LUT_INDEX [5] & (\avc|LUT_INDEX [2] & !\avc|LUT_INDEX [0]))

	.dataa(\avc|LUT_INDEX [5]),
	.datab(gnd),
	.datac(\avc|LUT_INDEX [2]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux9~0 .lut_mask = 16'h0050;
defparam \avc|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y66_N20
cycloneive_lcell_comb \avc|Mux9~4 (
// Equation(s):
// \avc|Mux9~4_combout  = (\avc|LUT_INDEX [5]) # ((\avc|LUT_INDEX [1] & (!\avc|LUT_INDEX [2])) # (!\avc|LUT_INDEX [1] & (\avc|LUT_INDEX [2] & \avc|LUT_INDEX [0])))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [5]),
	.datac(\avc|LUT_INDEX [2]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux9~4 .lut_mask = 16'hDECE;
defparam \avc|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y66_N12
cycloneive_lcell_comb \avc|Mux9~2 (
// Equation(s):
// \avc|Mux9~2_combout  = (\avc|LUT_INDEX [5] & ((\avc|LUT_INDEX [1] & (!\avc|LUT_INDEX [2])) # (!\avc|LUT_INDEX [1] & ((!\avc|LUT_INDEX [0])))))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [2]),
	.datac(\avc|LUT_INDEX [5]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux9~2 .lut_mask = 16'h2070;
defparam \avc|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y66_N6
cycloneive_lcell_comb \avc|Mux9~1 (
// Equation(s):
// \avc|Mux9~1_combout  = (\avc|LUT_INDEX [2] & ((\avc|LUT_INDEX [5] & ((\avc|LUT_INDEX [0]))) # (!\avc|LUT_INDEX [5] & (\avc|LUT_INDEX [1] & !\avc|LUT_INDEX [0])))) # (!\avc|LUT_INDEX [2] & (\avc|LUT_INDEX [1]))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [5]),
	.datac(\avc|LUT_INDEX [2]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux9~1 .lut_mask = 16'hCA2A;
defparam \avc|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y66_N30
cycloneive_lcell_comb \avc|Mux9~3 (
// Equation(s):
// \avc|Mux9~3_combout  = (\avc|LUT_INDEX [4] & (((\avc|LUT_INDEX [3])))) # (!\avc|LUT_INDEX [4] & ((\avc|LUT_INDEX [3] & ((\avc|Mux9~1_combout ))) # (!\avc|LUT_INDEX [3] & (\avc|Mux9~2_combout ))))

	.dataa(\avc|Mux9~2_combout ),
	.datab(\avc|LUT_INDEX [4]),
	.datac(\avc|LUT_INDEX [3]),
	.datad(\avc|Mux9~1_combout ),
	.cin(gnd),
	.combout(\avc|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux9~3 .lut_mask = 16'hF2C2;
defparam \avc|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y66_N22
cycloneive_lcell_comb \avc|Mux9~5 (
// Equation(s):
// \avc|Mux9~5_combout  = (\avc|Mux9~3_combout  & (((!\avc|LUT_INDEX [4]) # (!\avc|Mux9~4_combout )))) # (!\avc|Mux9~3_combout  & (\avc|Mux9~0_combout  & ((\avc|LUT_INDEX [4]))))

	.dataa(\avc|Mux9~0_combout ),
	.datab(\avc|Mux9~4_combout ),
	.datac(\avc|Mux9~3_combout ),
	.datad(\avc|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\avc|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux9~5 .lut_mask = 16'h3AF0;
defparam \avc|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y66_N10
cycloneive_lcell_comb \avc|LUT_DATA[8] (
// Equation(s):
// \avc|LUT_DATA [8] = (GLOBAL(\avc|Mux2~1clkctrl_outclk ) & ((\avc|Mux9~5_combout ))) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk ) & (\avc|LUT_DATA [8]))

	.dataa(\avc|LUT_DATA [8]),
	.datab(gnd),
	.datac(\avc|Mux9~5_combout ),
	.datad(\avc|Mux2~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [8]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[8] .lut_mask = 16'hF0AA;
defparam \avc|LUT_DATA[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y66_N28
cycloneive_lcell_comb \avc|mI2C_DATA[8]~feeder (
// Equation(s):
// \avc|mI2C_DATA[8]~feeder_combout  = \avc|LUT_DATA [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|LUT_DATA [8]),
	.cin(gnd),
	.combout(\avc|mI2C_DATA[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_DATA[8]~feeder .lut_mask = 16'hFF00;
defparam \avc|mI2C_DATA[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y66_N29
dffeas \avc|mI2C_DATA[8] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|mI2C_DATA[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[8] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y65_N13
dffeas \avc|u0|SD[8] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|mI2C_DATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|u0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [8]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[8] .is_wysiwyg = "true";
defparam \avc|u0|SD[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y65_N12
cycloneive_lcell_comb \avc|Mux5~0 (
// Equation(s):
// \avc|Mux5~0_combout  = (!\avc|LUT_INDEX [2] & (!\avc|LUT_INDEX [3] & (\avc|LUT_INDEX [4] $ (\avc|LUT_INDEX [0]))))

	.dataa(\avc|LUT_INDEX [4]),
	.datab(\avc|LUT_INDEX [2]),
	.datac(\avc|LUT_INDEX [3]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux5~0 .lut_mask = 16'h0102;
defparam \avc|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y65_N22
cycloneive_lcell_comb \avc|Mux5~1 (
// Equation(s):
// \avc|Mux5~1_combout  = (\avc|LUT_INDEX [2]) # (\avc|LUT_INDEX [4] $ (\avc|LUT_INDEX [3]))

	.dataa(gnd),
	.datab(\avc|LUT_INDEX [4]),
	.datac(\avc|LUT_INDEX [3]),
	.datad(\avc|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\avc|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux5~1 .lut_mask = 16'hFF3C;
defparam \avc|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y65_N24
cycloneive_lcell_comb \avc|Mux5~2 (
// Equation(s):
// \avc|Mux5~2_combout  = (\avc|LUT_INDEX [3] & (\avc|LUT_INDEX [2] $ (((\avc|LUT_INDEX [4] & \avc|LUT_INDEX [0]))))) # (!\avc|LUT_INDEX [3] & (\avc|LUT_INDEX [0] & ((\avc|LUT_INDEX [2]) # (\avc|LUT_INDEX [4]))))

	.dataa(\avc|LUT_INDEX [3]),
	.datab(\avc|LUT_INDEX [2]),
	.datac(\avc|LUT_INDEX [4]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux5~2 .lut_mask = 16'h7C88;
defparam \avc|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y65_N10
cycloneive_lcell_comb \avc|Mux5~3 (
// Equation(s):
// \avc|Mux5~3_combout  = (\avc|LUT_INDEX [5] & (\avc|LUT_INDEX [1])) # (!\avc|LUT_INDEX [5] & ((\avc|LUT_INDEX [1] & (!\avc|Mux5~1_combout )) # (!\avc|LUT_INDEX [1] & ((\avc|Mux5~2_combout )))))

	.dataa(\avc|LUT_INDEX [5]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|Mux5~1_combout ),
	.datad(\avc|Mux5~2_combout ),
	.cin(gnd),
	.combout(\avc|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux5~3 .lut_mask = 16'h9D8C;
defparam \avc|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y65_N8
cycloneive_lcell_comb \avc|Mux5~4 (
// Equation(s):
// \avc|Mux5~4_combout  = (!\avc|LUT_INDEX [4] & (\avc|LUT_INDEX [2] & (\avc|LUT_INDEX [3] $ (\avc|LUT_INDEX [0]))))

	.dataa(\avc|LUT_INDEX [4]),
	.datab(\avc|LUT_INDEX [2]),
	.datac(\avc|LUT_INDEX [3]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux5~4 .lut_mask = 16'h0440;
defparam \avc|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y65_N14
cycloneive_lcell_comb \avc|Mux5~5 (
// Equation(s):
// \avc|Mux5~5_combout  = (\avc|Mux5~3_combout  & (((\avc|Mux5~4_combout ) # (!\avc|LUT_INDEX [5])))) # (!\avc|Mux5~3_combout  & (\avc|Mux5~0_combout  & (\avc|LUT_INDEX [5])))

	.dataa(\avc|Mux5~0_combout ),
	.datab(\avc|Mux5~3_combout ),
	.datac(\avc|LUT_INDEX [5]),
	.datad(\avc|Mux5~4_combout ),
	.cin(gnd),
	.combout(\avc|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux5~5 .lut_mask = 16'hEC2C;
defparam \avc|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y65_N0
cycloneive_lcell_comb \avc|LUT_DATA[1] (
// Equation(s):
// \avc|LUT_DATA [1] = (GLOBAL(\avc|Mux2~1clkctrl_outclk ) & (\avc|Mux5~5_combout )) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk ) & ((\avc|LUT_DATA [1])))

	.dataa(\avc|Mux5~5_combout ),
	.datab(\avc|LUT_DATA [1]),
	.datac(gnd),
	.datad(\avc|Mux2~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [1]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[1] .lut_mask = 16'hAACC;
defparam \avc|LUT_DATA[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y65_N4
cycloneive_lcell_comb \avc|mI2C_DATA[1]~feeder (
// Equation(s):
// \avc|mI2C_DATA[1]~feeder_combout  = \avc|LUT_DATA [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|LUT_DATA [1]),
	.cin(gnd),
	.combout(\avc|mI2C_DATA[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_DATA[1]~feeder .lut_mask = 16'hFF00;
defparam \avc|mI2C_DATA[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y65_N5
dffeas \avc|mI2C_DATA[1] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|mI2C_DATA[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[1] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y65_N23
dffeas \avc|u0|SD[1] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|mI2C_DATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|u0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[1] .is_wysiwyg = "true";
defparam \avc|u0|SD[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y64_N4
cycloneive_lcell_comb \avc|Mux11~0 (
// Equation(s):
// \avc|Mux11~0_combout  = (!\avc|LUT_INDEX [3] & (!\avc|LUT_INDEX [2] & (!\avc|LUT_INDEX [1] & \avc|LUT_INDEX [0])))

	.dataa(\avc|LUT_INDEX [3]),
	.datab(\avc|LUT_INDEX [2]),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux11~0 .lut_mask = 16'h0100;
defparam \avc|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y64_N26
cycloneive_lcell_comb \avc|Mux4~1 (
// Equation(s):
// \avc|Mux4~1_combout  = (\avc|LUT_INDEX [1] & ((\avc|LUT_INDEX [0] & ((!\avc|LUT_INDEX [2]))) # (!\avc|LUT_INDEX [0] & (\avc|LUT_INDEX [3])))) # (!\avc|LUT_INDEX [1] & (!\avc|LUT_INDEX [3] & (\avc|LUT_INDEX [2] $ (\avc|LUT_INDEX [0]))))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [3]),
	.datac(\avc|LUT_INDEX [2]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux4~1 .lut_mask = 16'h0B98;
defparam \avc|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y64_N0
cycloneive_lcell_comb \avc|Mux4~2 (
// Equation(s):
// \avc|Mux4~2_combout  = (\avc|LUT_INDEX [1] & (\avc|LUT_INDEX [3] $ (((\avc|LUT_INDEX [0]) # (!\avc|LUT_INDEX [2]))))) # (!\avc|LUT_INDEX [1] & (\avc|LUT_INDEX [2] & ((\avc|LUT_INDEX [3]) # (\avc|LUT_INDEX [0]))))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [2]),
	.datac(\avc|LUT_INDEX [3]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux4~2 .lut_mask = 16'h4EC2;
defparam \avc|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y64_N10
cycloneive_lcell_comb \avc|Mux4~3 (
// Equation(s):
// \avc|Mux4~3_combout  = (\avc|LUT_INDEX [4] & ((\avc|Mux4~1_combout ) # ((\avc|LUT_INDEX [5])))) # (!\avc|LUT_INDEX [4] & (((\avc|Mux4~2_combout  & !\avc|LUT_INDEX [5]))))

	.dataa(\avc|Mux4~1_combout ),
	.datab(\avc|Mux4~2_combout ),
	.datac(\avc|LUT_INDEX [4]),
	.datad(\avc|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\avc|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux4~3 .lut_mask = 16'hF0AC;
defparam \avc|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y64_N24
cycloneive_lcell_comb \avc|Mux4~0 (
// Equation(s):
// \avc|Mux4~0_combout  = (\avc|LUT_INDEX [3] & (\avc|LUT_INDEX [2] & ((\avc|LUT_INDEX [1]) # (!\avc|LUT_INDEX [0])))) # (!\avc|LUT_INDEX [3] & (\avc|LUT_INDEX [1] & (!\avc|LUT_INDEX [2] & !\avc|LUT_INDEX [0])))

	.dataa(\avc|LUT_INDEX [3]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|LUT_INDEX [2]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux4~0 .lut_mask = 16'h80A4;
defparam \avc|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y64_N18
cycloneive_lcell_comb \avc|Mux4~4 (
// Equation(s):
// \avc|Mux4~4_combout  = (\avc|Mux4~3_combout  & ((\avc|Mux11~0_combout ) # ((!\avc|LUT_INDEX [5])))) # (!\avc|Mux4~3_combout  & (((\avc|Mux4~0_combout  & \avc|LUT_INDEX [5]))))

	.dataa(\avc|Mux11~0_combout ),
	.datab(\avc|Mux4~3_combout ),
	.datac(\avc|Mux4~0_combout ),
	.datad(\avc|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\avc|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux4~4 .lut_mask = 16'hB8CC;
defparam \avc|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y64_N30
cycloneive_lcell_comb \avc|LUT_DATA[2] (
// Equation(s):
// \avc|LUT_DATA [2] = (GLOBAL(\avc|Mux2~1clkctrl_outclk ) & (\avc|Mux4~4_combout )) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk ) & ((\avc|LUT_DATA [2])))

	.dataa(\avc|Mux4~4_combout ),
	.datab(gnd),
	.datac(\avc|LUT_DATA [2]),
	.datad(\avc|Mux2~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [2]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[2] .lut_mask = 16'hAAF0;
defparam \avc|LUT_DATA[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y64_N8
cycloneive_lcell_comb \avc|mI2C_DATA[2]~feeder (
// Equation(s):
// \avc|mI2C_DATA[2]~feeder_combout  = \avc|LUT_DATA [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\avc|LUT_DATA [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\avc|mI2C_DATA[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_DATA[2]~feeder .lut_mask = 16'hF0F0;
defparam \avc|mI2C_DATA[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y64_N9
dffeas \avc|mI2C_DATA[2] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|mI2C_DATA[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[2] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y65_N2
cycloneive_lcell_comb \avc|u0|SD[2]~feeder (
// Equation(s):
// \avc|u0|SD[2]~feeder_combout  = \avc|mI2C_DATA [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|mI2C_DATA [2]),
	.cin(gnd),
	.combout(\avc|u0|SD[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SD[2]~feeder .lut_mask = 16'hFF00;
defparam \avc|u0|SD[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y65_N3
dffeas \avc|u0|SD[2] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SD[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|u0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[2] .is_wysiwyg = "true";
defparam \avc|u0|SD[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y66_N14
cycloneive_lcell_comb \avc|Mux10~0 (
// Equation(s):
// \avc|Mux10~0_combout  = (!\avc|LUT_INDEX [4] & (\avc|LUT_INDEX [1] & (\avc|LUT_INDEX [3] $ (!\avc|LUT_INDEX [2]))))

	.dataa(\avc|LUT_INDEX [3]),
	.datab(\avc|LUT_INDEX [4]),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\avc|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux10~0 .lut_mask = 16'h2010;
defparam \avc|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y66_N22
cycloneive_lcell_comb \avc|Mux10~2 (
// Equation(s):
// \avc|Mux10~2_combout  = (\avc|LUT_INDEX [4] & (\avc|LUT_INDEX [3] $ (((!\avc|LUT_INDEX [2]) # (!\avc|LUT_INDEX [1]))))) # (!\avc|LUT_INDEX [4] & (((\avc|LUT_INDEX [3] & \avc|LUT_INDEX [2]))))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [4]),
	.datac(\avc|LUT_INDEX [3]),
	.datad(\avc|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\avc|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux10~2 .lut_mask = 16'hB40C;
defparam \avc|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y66_N4
cycloneive_lcell_comb \avc|Mux10~1 (
// Equation(s):
// \avc|Mux10~1_combout  = (\avc|LUT_INDEX [4] & (!\avc|LUT_INDEX [3])) # (!\avc|LUT_INDEX [4] & (\avc|LUT_INDEX [3] & \avc|LUT_INDEX [2]))

	.dataa(\avc|LUT_INDEX [4]),
	.datab(\avc|LUT_INDEX [3]),
	.datac(gnd),
	.datad(\avc|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\avc|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux10~1 .lut_mask = 16'h6622;
defparam \avc|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y66_N28
cycloneive_lcell_comb \avc|Mux10~3 (
// Equation(s):
// \avc|Mux10~3_combout  = (\avc|LUT_INDEX [5] & (((\avc|LUT_INDEX [0])))) # (!\avc|LUT_INDEX [5] & ((\avc|LUT_INDEX [0] & ((!\avc|Mux10~1_combout ))) # (!\avc|LUT_INDEX [0] & (\avc|Mux10~2_combout ))))

	.dataa(\avc|LUT_INDEX [5]),
	.datab(\avc|Mux10~2_combout ),
	.datac(\avc|Mux10~1_combout ),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux10~3 .lut_mask = 16'hAF44;
defparam \avc|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y66_N30
cycloneive_lcell_comb \avc|Mux10~4 (
// Equation(s):
// \avc|Mux10~4_combout  = (\avc|LUT_INDEX [1] & ((\avc|LUT_INDEX [4]) # ((!\avc|LUT_INDEX [3] & \avc|LUT_INDEX [2])))) # (!\avc|LUT_INDEX [1] & ((\avc|LUT_INDEX [2]) # ((\avc|LUT_INDEX [4] & \avc|LUT_INDEX [3]))))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [4]),
	.datac(\avc|LUT_INDEX [3]),
	.datad(\avc|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\avc|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux10~4 .lut_mask = 16'hDFC8;
defparam \avc|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y66_N8
cycloneive_lcell_comb \avc|Mux10~5 (
// Equation(s):
// \avc|Mux10~5_combout  = (\avc|Mux10~3_combout  & (((!\avc|LUT_INDEX [5]) # (!\avc|Mux10~4_combout )))) # (!\avc|Mux10~3_combout  & (\avc|Mux10~0_combout  & ((\avc|LUT_INDEX [5]))))

	.dataa(\avc|Mux10~0_combout ),
	.datab(\avc|Mux10~3_combout ),
	.datac(\avc|Mux10~4_combout ),
	.datad(\avc|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\avc|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux10~5 .lut_mask = 16'h2ECC;
defparam \avc|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y66_N18
cycloneive_lcell_comb \avc|LUT_DATA[9] (
// Equation(s):
// \avc|LUT_DATA [9] = (GLOBAL(\avc|Mux2~1clkctrl_outclk ) & ((\avc|Mux10~5_combout ))) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk ) & (\avc|LUT_DATA [9]))

	.dataa(gnd),
	.datab(\avc|LUT_DATA [9]),
	.datac(\avc|Mux10~5_combout ),
	.datad(\avc|Mux2~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [9]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[9] .lut_mask = 16'hF0CC;
defparam \avc|LUT_DATA[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y66_N24
cycloneive_lcell_comb \avc|mI2C_DATA[9]~feeder (
// Equation(s):
// \avc|mI2C_DATA[9]~feeder_combout  = \avc|LUT_DATA [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|LUT_DATA [9]),
	.cin(gnd),
	.combout(\avc|mI2C_DATA[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_DATA[9]~feeder .lut_mask = 16'hFF00;
defparam \avc|mI2C_DATA[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y66_N25
dffeas \avc|mI2C_DATA[9] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|mI2C_DATA[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[9] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y65_N1
dffeas \avc|u0|SD[9] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|mI2C_DATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|u0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [9]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[9] .is_wysiwyg = "true";
defparam \avc|u0|SD[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y65_N0
cycloneive_lcell_comb \avc|u0|Mux0~1 (
// Equation(s):
// \avc|u0|Mux0~1_combout  = (\avc|u0|SD_COUNTER [0] & (((\avc|u0|SD_COUNTER [3])))) # (!\avc|u0|SD_COUNTER [0] & ((\avc|u0|SD_COUNTER [3] & (\avc|u0|SD [2])) # (!\avc|u0|SD_COUNTER [3] & ((\avc|u0|SD [9])))))

	.dataa(\avc|u0|SD [2]),
	.datab(\avc|u0|SD_COUNTER [0]),
	.datac(\avc|u0|SD [9]),
	.datad(\avc|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\avc|u0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~1 .lut_mask = 16'hEE30;
defparam \avc|u0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y65_N22
cycloneive_lcell_comb \avc|u0|Mux0~2 (
// Equation(s):
// \avc|u0|Mux0~2_combout  = (\avc|u0|SD_COUNTER [0] & ((\avc|u0|Mux0~1_combout  & ((\avc|u0|SD [1]))) # (!\avc|u0|Mux0~1_combout  & (\avc|u0|SD [8])))) # (!\avc|u0|SD_COUNTER [0] & (((\avc|u0|Mux0~1_combout ))))

	.dataa(\avc|u0|SD [8]),
	.datab(\avc|u0|SD_COUNTER [0]),
	.datac(\avc|u0|SD [1]),
	.datad(\avc|u0|Mux0~1_combout ),
	.cin(gnd),
	.combout(\avc|u0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~2 .lut_mask = 16'hF388;
defparam \avc|u0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y66_N28
cycloneive_lcell_comb \avc|Mux6~0 (
// Equation(s):
// \avc|Mux6~0_combout  = (\avc|LUT_INDEX [2] & (\avc|LUT_INDEX [1] $ (((\avc|LUT_INDEX [4]) # (\avc|LUT_INDEX [3]))))) # (!\avc|LUT_INDEX [2] & ((\avc|LUT_INDEX [1]) # (\avc|LUT_INDEX [4] $ (\avc|LUT_INDEX [3]))))

	.dataa(\avc|LUT_INDEX [4]),
	.datab(\avc|LUT_INDEX [3]),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\avc|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux6~0 .lut_mask = 16'h1EF6;
defparam \avc|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y66_N18
cycloneive_lcell_comb \avc|Mux6~1 (
// Equation(s):
// \avc|Mux6~1_combout  = (\avc|LUT_INDEX [1] & (!\avc|LUT_INDEX [4] & (\avc|LUT_INDEX [2] $ (!\avc|LUT_INDEX [3])))) # (!\avc|LUT_INDEX [1] & (\avc|LUT_INDEX [2] & (!\avc|LUT_INDEX [3])))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(\avc|LUT_INDEX [3]),
	.datac(\avc|LUT_INDEX [4]),
	.datad(\avc|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\avc|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux6~1 .lut_mask = 16'h0922;
defparam \avc|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y66_N26
cycloneive_lcell_comb \avc|Mux6~2 (
// Equation(s):
// \avc|Mux6~2_combout  = (\avc|LUT_INDEX [0] & (\avc|LUT_INDEX [5])) # (!\avc|LUT_INDEX [0] & (\avc|Mux6~1_combout  & ((!\avc|LUT_INDEX [2]) # (!\avc|LUT_INDEX [5]))))

	.dataa(\avc|LUT_INDEX [5]),
	.datab(\avc|Mux6~1_combout ),
	.datac(\avc|LUT_INDEX [2]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux6~2 .lut_mask = 16'hAA4C;
defparam \avc|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y66_N4
cycloneive_lcell_comb \avc|Mux6~3 (
// Equation(s):
// \avc|Mux6~3_combout  = (\avc|LUT_INDEX [0] & ((\avc|Mux6~2_combout  & ((\avc|Mux13~0_combout ))) # (!\avc|Mux6~2_combout  & (\avc|Mux6~0_combout )))) # (!\avc|LUT_INDEX [0] & (((\avc|Mux6~2_combout ))))

	.dataa(\avc|Mux6~0_combout ),
	.datab(\avc|LUT_INDEX [0]),
	.datac(\avc|Mux13~0_combout ),
	.datad(\avc|Mux6~2_combout ),
	.cin(gnd),
	.combout(\avc|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux6~3 .lut_mask = 16'hF388;
defparam \avc|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N26
cycloneive_lcell_comb \avc|LUT_DATA[0] (
// Equation(s):
// \avc|LUT_DATA [0] = (GLOBAL(\avc|Mux2~1clkctrl_outclk ) & (\avc|Mux6~3_combout )) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk ) & ((\avc|LUT_DATA [0])))

	.dataa(\avc|Mux6~3_combout ),
	.datab(gnd),
	.datac(\avc|LUT_DATA [0]),
	.datad(\avc|Mux2~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [0]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[0] .lut_mask = 16'hAAF0;
defparam \avc|LUT_DATA[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y66_N27
dffeas \avc|mI2C_DATA[0] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|LUT_DATA [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[0] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y65_N4
cycloneive_lcell_comb \avc|u0|SD[0]~feeder (
// Equation(s):
// \avc|u0|SD[0]~feeder_combout  = \avc|mI2C_DATA [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|mI2C_DATA [0]),
	.cin(gnd),
	.combout(\avc|u0|SD[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SD[0]~feeder .lut_mask = 16'hFF00;
defparam \avc|u0|SD[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y65_N5
dffeas \avc|u0|SD[0] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SD[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|u0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[0] .is_wysiwyg = "true";
defparam \avc|u0|SD[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y66_N18
cycloneive_lcell_comb \avc|Mux8~1 (
// Equation(s):
// \avc|Mux8~1_combout  = (\avc|LUT_INDEX [2] & ((\avc|LUT_INDEX [5] & (\avc|LUT_INDEX [3])) # (!\avc|LUT_INDEX [5] & ((\avc|LUT_INDEX [0]))))) # (!\avc|LUT_INDEX [2] & (!\avc|LUT_INDEX [3] & (\avc|LUT_INDEX [5] & !\avc|LUT_INDEX [0])))

	.dataa(\avc|LUT_INDEX [3]),
	.datab(\avc|LUT_INDEX [2]),
	.datac(\avc|LUT_INDEX [5]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux8~1 .lut_mask = 16'h8C90;
defparam \avc|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y66_N4
cycloneive_lcell_comb \avc|Mux8~2 (
// Equation(s):
// \avc|Mux8~2_combout  = (\avc|LUT_INDEX [5] & (\avc|Mux8~1_combout  & ((!\avc|LUT_INDEX [1]) # (!\avc|LUT_INDEX [4])))) # (!\avc|LUT_INDEX [5] & ((\avc|LUT_INDEX [4]) # ((\avc|LUT_INDEX [1] & \avc|Mux8~1_combout ))))

	.dataa(\avc|LUT_INDEX [5]),
	.datab(\avc|LUT_INDEX [4]),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|Mux8~1_combout ),
	.cin(gnd),
	.combout(\avc|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux8~2 .lut_mask = 16'h7E44;
defparam \avc|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y66_N16
cycloneive_lcell_comb \avc|Mux8~0 (
// Equation(s):
// \avc|Mux8~0_combout  = (\avc|LUT_INDEX [3] & ((\avc|LUT_INDEX [1] & (\avc|LUT_INDEX [2])) # (!\avc|LUT_INDEX [1] & ((\avc|LUT_INDEX [0]) # (!\avc|LUT_INDEX [2]))))) # (!\avc|LUT_INDEX [3] & (\avc|LUT_INDEX [1] $ (((\avc|LUT_INDEX [2]) # (!\avc|LUT_INDEX 
// [0])))))

	.dataa(\avc|LUT_INDEX [3]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|LUT_INDEX [2]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux8~0 .lut_mask = 16'hB693;
defparam \avc|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y66_N26
cycloneive_lcell_comb \avc|Mux8~3 (
// Equation(s):
// \avc|Mux8~3_combout  = (\avc|LUT_INDEX [5] & (!\avc|LUT_INDEX [4])) # (!\avc|LUT_INDEX [5] & ((\avc|Mux8~0_combout )))

	.dataa(gnd),
	.datab(\avc|LUT_INDEX [4]),
	.datac(\avc|Mux8~0_combout ),
	.datad(\avc|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\avc|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux8~3 .lut_mask = 16'h33F0;
defparam \avc|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y66_N0
cycloneive_lcell_comb \avc|Mux8~4 (
// Equation(s):
// \avc|Mux8~4_combout  = (\avc|Mux8~2_combout  & ((\avc|Mux8~3_combout ) # ((\avc|Mux8~0_combout  & !\avc|LUT_INDEX [0]))))

	.dataa(\avc|Mux8~2_combout ),
	.datab(\avc|Mux8~3_combout ),
	.datac(\avc|Mux8~0_combout ),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux8~4 .lut_mask = 16'h88A8;
defparam \avc|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y66_N14
cycloneive_lcell_comb \avc|LUT_DATA[7] (
// Equation(s):
// \avc|LUT_DATA [7] = (GLOBAL(\avc|Mux2~1clkctrl_outclk ) & (\avc|Mux8~4_combout )) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk ) & ((\avc|LUT_DATA [7])))

	.dataa(gnd),
	.datab(\avc|Mux8~4_combout ),
	.datac(\avc|LUT_DATA [7]),
	.datad(\avc|Mux2~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [7]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[7] .lut_mask = 16'hCCF0;
defparam \avc|LUT_DATA[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y66_N15
dffeas \avc|mI2C_DATA[7] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|LUT_DATA [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[7] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y65_N15
dffeas \avc|u0|SD[7] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|mI2C_DATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|u0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[7] .is_wysiwyg = "true";
defparam \avc|u0|SD[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y65_N14
cycloneive_lcell_comb \avc|u0|Mux0~3 (
// Equation(s):
// \avc|u0|Mux0~3_combout  = (\avc|u0|SD_COUNTER [3] & ((\avc|u0|SD [0]) # ((\avc|u0|SD_COUNTER [0])))) # (!\avc|u0|SD_COUNTER [3] & (((\avc|u0|SD [7]) # (!\avc|u0|SD_COUNTER [0]))))

	.dataa(\avc|u0|SD [0]),
	.datab(\avc|u0|SD_COUNTER [3]),
	.datac(\avc|u0|SD [7]),
	.datad(\avc|u0|SD_COUNTER [0]),
	.cin(gnd),
	.combout(\avc|u0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~3 .lut_mask = 16'hFCBB;
defparam \avc|u0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y64_N28
cycloneive_lcell_comb \avc|Mux11~1 (
// Equation(s):
// \avc|Mux11~1_combout  = (\avc|LUT_INDEX [2] & (!\avc|LUT_INDEX [3] & ((!\avc|LUT_INDEX [0]) # (!\avc|LUT_INDEX [1])))) # (!\avc|LUT_INDEX [2] & (((\avc|LUT_INDEX [3]))))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|LUT_INDEX [3]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux11~1 .lut_mask = 16'h525A;
defparam \avc|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y64_N14
cycloneive_lcell_comb \avc|Mux11~2 (
// Equation(s):
// \avc|Mux11~2_combout  = (\avc|LUT_INDEX [2] & (\avc|LUT_INDEX [3] $ (((\avc|LUT_INDEX [1] & \avc|LUT_INDEX [0]))))) # (!\avc|LUT_INDEX [2] & ((\avc|LUT_INDEX [1] & ((\avc|LUT_INDEX [0]) # (!\avc|LUT_INDEX [3]))) # (!\avc|LUT_INDEX [1] & (!\avc|LUT_INDEX 
// [3] & \avc|LUT_INDEX [0]))))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [2]),
	.datac(\avc|LUT_INDEX [3]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux11~2 .lut_mask = 16'h6BC2;
defparam \avc|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y64_N16
cycloneive_lcell_comb \avc|Mux11~3 (
// Equation(s):
// \avc|Mux11~3_combout  = (\avc|LUT_INDEX [1] & (((\avc|LUT_INDEX [0]) # (!\avc|LUT_INDEX [3])) # (!\avc|LUT_INDEX [2])))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [2]),
	.datac(\avc|LUT_INDEX [3]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux11~3 .lut_mask = 16'hAA2A;
defparam \avc|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y64_N22
cycloneive_lcell_comb \avc|Mux11~4 (
// Equation(s):
// \avc|Mux11~4_combout  = (\avc|LUT_INDEX [4] & (((\avc|LUT_INDEX [5])) # (!\avc|Mux11~2_combout ))) # (!\avc|LUT_INDEX [4] & (((\avc|Mux11~3_combout  & !\avc|LUT_INDEX [5]))))

	.dataa(\avc|Mux11~2_combout ),
	.datab(\avc|LUT_INDEX [4]),
	.datac(\avc|Mux11~3_combout ),
	.datad(\avc|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\avc|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux11~4 .lut_mask = 16'hCC74;
defparam \avc|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y64_N12
cycloneive_lcell_comb \avc|Mux11~5 (
// Equation(s):
// \avc|Mux11~5_combout  = (\avc|Mux11~4_combout  & (((\avc|Mux11~0_combout ) # (!\avc|LUT_INDEX [5])))) # (!\avc|Mux11~4_combout  & (!\avc|Mux11~1_combout  & ((\avc|LUT_INDEX [5]))))

	.dataa(\avc|Mux11~1_combout ),
	.datab(\avc|Mux11~4_combout ),
	.datac(\avc|Mux11~0_combout ),
	.datad(\avc|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\avc|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux11~5 .lut_mask = 16'hD1CC;
defparam \avc|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y64_N20
cycloneive_lcell_comb \avc|LUT_DATA[10] (
// Equation(s):
// \avc|LUT_DATA [10] = (GLOBAL(\avc|Mux2~1clkctrl_outclk ) & ((\avc|Mux11~5_combout ))) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk ) & (\avc|LUT_DATA [10]))

	.dataa(gnd),
	.datab(\avc|LUT_DATA [10]),
	.datac(\avc|Mux11~5_combout ),
	.datad(\avc|Mux2~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [10]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[10] .lut_mask = 16'hF0CC;
defparam \avc|LUT_DATA[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y64_N2
cycloneive_lcell_comb \avc|mI2C_DATA[10]~feeder (
// Equation(s):
// \avc|mI2C_DATA[10]~feeder_combout  = \avc|LUT_DATA [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|LUT_DATA [10]),
	.cin(gnd),
	.combout(\avc|mI2C_DATA[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_DATA[10]~feeder .lut_mask = 16'hFF00;
defparam \avc|mI2C_DATA[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y64_N3
dffeas \avc|mI2C_DATA[10] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|mI2C_DATA[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[10] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y65_N28
cycloneive_lcell_comb \avc|u0|SD[10]~feeder (
// Equation(s):
// \avc|u0|SD[10]~feeder_combout  = \avc|mI2C_DATA [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|mI2C_DATA [10]),
	.cin(gnd),
	.combout(\avc|u0|SD[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SD[10]~feeder .lut_mask = 16'hFF00;
defparam \avc|u0|SD[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y65_N29
dffeas \avc|u0|SD[10] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SD[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|u0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [10]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[10] .is_wysiwyg = "true";
defparam \avc|u0|SD[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y66_N8
cycloneive_lcell_comb \avc|Mux3~1 (
// Equation(s):
// \avc|Mux3~1_combout  = (\avc|LUT_INDEX [1] & ((\avc|LUT_INDEX [3] & (\avc|LUT_INDEX [4])) # (!\avc|LUT_INDEX [3] & ((\avc|LUT_INDEX [0]))))) # (!\avc|LUT_INDEX [1] & (\avc|LUT_INDEX [3] & ((\avc|LUT_INDEX [0]))))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [3]),
	.datac(\avc|LUT_INDEX [4]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux3~1 .lut_mask = 16'hE680;
defparam \avc|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y66_N6
cycloneive_lcell_comb \avc|Mux3~0 (
// Equation(s):
// \avc|Mux3~0_combout  = (\avc|LUT_INDEX [4] & ((\avc|LUT_INDEX [1] & (!\avc|LUT_INDEX [3] & \avc|LUT_INDEX [0])) # (!\avc|LUT_INDEX [1] & ((!\avc|LUT_INDEX [0]))))) # (!\avc|LUT_INDEX [4] & ((\avc|LUT_INDEX [3] & ((\avc|LUT_INDEX [0]))) # (!\avc|LUT_INDEX 
// [3] & (\avc|LUT_INDEX [1] & !\avc|LUT_INDEX [0]))))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [3]),
	.datac(\avc|LUT_INDEX [4]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux3~0 .lut_mask = 16'h2C52;
defparam \avc|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y66_N10
cycloneive_lcell_comb \avc|Mux3~2 (
// Equation(s):
// \avc|Mux3~2_combout  = (\avc|Mux3~1_combout  & (((\avc|LUT_INDEX [3] & \avc|LUT_INDEX [2])))) # (!\avc|Mux3~1_combout  & ((\avc|Mux3~0_combout ) # (\avc|LUT_INDEX [3] $ (\avc|LUT_INDEX [2]))))

	.dataa(\avc|Mux3~1_combout ),
	.datab(\avc|Mux3~0_combout ),
	.datac(\avc|LUT_INDEX [3]),
	.datad(\avc|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\avc|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux3~2 .lut_mask = 16'hE554;
defparam \avc|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y66_N0
cycloneive_lcell_comb \avc|Mux3~3 (
// Equation(s):
// \avc|Mux3~3_combout  = (\avc|LUT_INDEX [2] & (\avc|LUT_INDEX [3] & (\avc|Mux3~1_combout  $ (!\avc|Mux3~0_combout )))) # (!\avc|LUT_INDEX [2] & (\avc|Mux3~1_combout  & (\avc|Mux3~0_combout  $ (!\avc|LUT_INDEX [3]))))

	.dataa(\avc|Mux3~1_combout ),
	.datab(\avc|Mux3~0_combout ),
	.datac(\avc|LUT_INDEX [3]),
	.datad(\avc|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\avc|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux3~3 .lut_mask = 16'h9082;
defparam \avc|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y66_N22
cycloneive_lcell_comb \avc|Mux3~4 (
// Equation(s):
// \avc|Mux3~4_combout  = \avc|Mux3~3_combout  $ (((!\avc|Mux3~2_combout  & !\avc|LUT_INDEX [5])))

	.dataa(\avc|Mux3~2_combout ),
	.datab(gnd),
	.datac(\avc|Mux3~3_combout ),
	.datad(\avc|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\avc|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux3~4 .lut_mask = 16'hF0A5;
defparam \avc|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y66_N2
cycloneive_lcell_comb \avc|LUT_DATA[3] (
// Equation(s):
// \avc|LUT_DATA [3] = (GLOBAL(\avc|Mux2~1clkctrl_outclk ) & (\avc|Mux3~4_combout )) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk ) & ((\avc|LUT_DATA [3])))

	.dataa(\avc|Mux3~4_combout ),
	.datab(\avc|LUT_DATA [3]),
	.datac(gnd),
	.datad(\avc|Mux2~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [3]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[3] .lut_mask = 16'hAACC;
defparam \avc|LUT_DATA[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y66_N4
cycloneive_lcell_comb \avc|mI2C_DATA[3]~feeder (
// Equation(s):
// \avc|mI2C_DATA[3]~feeder_combout  = \avc|LUT_DATA [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|LUT_DATA [3]),
	.cin(gnd),
	.combout(\avc|mI2C_DATA[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_DATA[3]~feeder .lut_mask = 16'hFF00;
defparam \avc|mI2C_DATA[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y66_N5
dffeas \avc|mI2C_DATA[3] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|mI2C_DATA[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[3] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y65_N19
dffeas \avc|u0|SD[3] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|mI2C_DATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|u0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[3] .is_wysiwyg = "true";
defparam \avc|u0|SD[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y64_N8
cycloneive_lcell_comb \avc|Mux1~0 (
// Equation(s):
// \avc|Mux1~0_combout  = (\avc|LUT_INDEX [0] & ((\avc|LUT_INDEX [3] & ((\avc|LUT_INDEX [2]) # (!\avc|LUT_INDEX [1]))) # (!\avc|LUT_INDEX [3] & (\avc|LUT_INDEX [2] $ (\avc|LUT_INDEX [1])))))

	.dataa(\avc|LUT_INDEX [3]),
	.datab(\avc|LUT_INDEX [2]),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux1~0 .lut_mask = 16'h9E00;
defparam \avc|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y64_N16
cycloneive_lcell_comb \avc|Mux13~1 (
// Equation(s):
// \avc|Mux13~1_combout  = (!\avc|LUT_INDEX [3] & (!\avc|LUT_INDEX [2] & (!\avc|LUT_INDEX [1] & !\avc|LUT_INDEX [0])))

	.dataa(\avc|LUT_INDEX [3]),
	.datab(\avc|LUT_INDEX [2]),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux13~1 .lut_mask = 16'h0001;
defparam \avc|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y64_N28
cycloneive_lcell_comb \avc|Mux1~2 (
// Equation(s):
// \avc|Mux1~2_combout  = (\avc|LUT_INDEX [2] & ((\avc|LUT_INDEX [1]) # ((!\avc|LUT_INDEX [3] & \avc|LUT_INDEX [0])))) # (!\avc|LUT_INDEX [2] & (((\avc|LUT_INDEX [3]))))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [3]),
	.datac(\avc|LUT_INDEX [2]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux1~2 .lut_mask = 16'hBCAC;
defparam \avc|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y64_N14
cycloneive_lcell_comb \avc|Mux1~1 (
// Equation(s):
// \avc|Mux1~1_combout  = (\avc|LUT_INDEX [1] & (((!\avc|LUT_INDEX [2] & !\avc|LUT_INDEX [0])))) # (!\avc|LUT_INDEX [1] & ((\avc|LUT_INDEX [3] & (\avc|LUT_INDEX [2] & !\avc|LUT_INDEX [0])) # (!\avc|LUT_INDEX [3] & ((\avc|LUT_INDEX [0])))))

	.dataa(\avc|LUT_INDEX [3]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|LUT_INDEX [2]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux1~1 .lut_mask = 16'h112C;
defparam \avc|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y64_N18
cycloneive_lcell_comb \avc|Mux1~3 (
// Equation(s):
// \avc|Mux1~3_combout  = (\avc|LUT_INDEX [5] & (((\avc|LUT_INDEX [4])))) # (!\avc|LUT_INDEX [5] & ((\avc|LUT_INDEX [4] & ((\avc|Mux1~1_combout ))) # (!\avc|LUT_INDEX [4] & (!\avc|Mux1~2_combout ))))

	.dataa(\avc|Mux1~2_combout ),
	.datab(\avc|LUT_INDEX [5]),
	.datac(\avc|Mux1~1_combout ),
	.datad(\avc|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\avc|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux1~3 .lut_mask = 16'hFC11;
defparam \avc|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y64_N30
cycloneive_lcell_comb \avc|Mux1~4 (
// Equation(s):
// \avc|Mux1~4_combout  = (\avc|LUT_INDEX [5] & ((\avc|Mux1~3_combout  & ((\avc|Mux13~1_combout ))) # (!\avc|Mux1~3_combout  & (\avc|Mux1~0_combout )))) # (!\avc|LUT_INDEX [5] & (((\avc|Mux1~3_combout ))))

	.dataa(\avc|Mux1~0_combout ),
	.datab(\avc|Mux13~1_combout ),
	.datac(\avc|LUT_INDEX [5]),
	.datad(\avc|Mux1~3_combout ),
	.cin(gnd),
	.combout(\avc|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux1~4 .lut_mask = 16'hCFA0;
defparam \avc|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y64_N10
cycloneive_lcell_comb \avc|LUT_DATA[4] (
// Equation(s):
// \avc|LUT_DATA [4] = (GLOBAL(\avc|Mux2~1clkctrl_outclk ) & ((\avc|Mux1~4_combout ))) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk ) & (\avc|LUT_DATA [4]))

	.dataa(\avc|LUT_DATA [4]),
	.datab(gnd),
	.datac(\avc|Mux1~4_combout ),
	.datad(\avc|Mux2~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [4]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[4] .lut_mask = 16'hF0AA;
defparam \avc|LUT_DATA[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y64_N24
cycloneive_lcell_comb \avc|mI2C_DATA[4]~feeder (
// Equation(s):
// \avc|mI2C_DATA[4]~feeder_combout  = \avc|LUT_DATA [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|LUT_DATA [4]),
	.cin(gnd),
	.combout(\avc|mI2C_DATA[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_DATA[4]~feeder .lut_mask = 16'hFF00;
defparam \avc|mI2C_DATA[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y64_N25
dffeas \avc|mI2C_DATA[4] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|mI2C_DATA[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[4] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y65_N26
cycloneive_lcell_comb \avc|u0|SD[4]~feeder (
// Equation(s):
// \avc|u0|SD[4]~feeder_combout  = \avc|mI2C_DATA [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|mI2C_DATA [4]),
	.cin(gnd),
	.combout(\avc|u0|SD[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SD[4]~feeder .lut_mask = 16'hFF00;
defparam \avc|u0|SD[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y65_N27
dffeas \avc|u0|SD[4] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SD[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|u0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[4] .is_wysiwyg = "true";
defparam \avc|u0|SD[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y66_N18
cycloneive_lcell_comb \avc|Mux12~1 (
// Equation(s):
// \avc|Mux12~1_combout  = (\avc|LUT_INDEX [1] & ((\avc|LUT_INDEX [4] & ((!\avc|LUT_INDEX [0]))) # (!\avc|LUT_INDEX [4] & (\avc|LUT_INDEX [3])))) # (!\avc|LUT_INDEX [1] & (\avc|LUT_INDEX [3] & ((\avc|LUT_INDEX [4]) # (\avc|LUT_INDEX [0]))))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [3]),
	.datac(\avc|LUT_INDEX [4]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux12~1 .lut_mask = 16'h4CE8;
defparam \avc|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y66_N12
cycloneive_lcell_comb \avc|Mux12~0 (
// Equation(s):
// \avc|Mux12~0_combout  = (\avc|LUT_INDEX [0] & (!\avc|LUT_INDEX [1] & ((\avc|LUT_INDEX [4])))) # (!\avc|LUT_INDEX [0] & (((\avc|LUT_INDEX [3]))))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [3]),
	.datac(\avc|LUT_INDEX [4]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux12~0 .lut_mask = 16'h50CC;
defparam \avc|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y66_N20
cycloneive_lcell_comb \avc|Mux12~2 (
// Equation(s):
// \avc|Mux12~2_combout  = (\avc|LUT_INDEX [5] & ((\avc|LUT_INDEX [4] $ (!\avc|Mux12~1_combout )) # (!\avc|Mux12~0_combout ))) # (!\avc|LUT_INDEX [5] & (\avc|Mux12~1_combout  & ((\avc|Mux12~0_combout ) # (!\avc|LUT_INDEX [4]))))

	.dataa(\avc|LUT_INDEX [4]),
	.datab(\avc|Mux12~1_combout ),
	.datac(\avc|LUT_INDEX [5]),
	.datad(\avc|Mux12~0_combout ),
	.cin(gnd),
	.combout(\avc|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux12~2 .lut_mask = 16'h9CF4;
defparam \avc|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y66_N30
cycloneive_lcell_comb \avc|Mux12~3 (
// Equation(s):
// \avc|Mux12~3_combout  = (\avc|LUT_INDEX [4] & (!\avc|Mux12~1_combout  & (\avc|LUT_INDEX [5] $ (!\avc|Mux12~0_combout )))) # (!\avc|LUT_INDEX [4] & (\avc|LUT_INDEX [5] & (\avc|Mux12~1_combout  $ (\avc|Mux12~0_combout ))))

	.dataa(\avc|LUT_INDEX [4]),
	.datab(\avc|Mux12~1_combout ),
	.datac(\avc|LUT_INDEX [5]),
	.datad(\avc|Mux12~0_combout ),
	.cin(gnd),
	.combout(\avc|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux12~3 .lut_mask = 16'h3042;
defparam \avc|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y66_N24
cycloneive_lcell_comb \avc|Mux12~4 (
// Equation(s):
// \avc|Mux12~4_combout  = \avc|Mux12~3_combout  $ (((!\avc|Mux12~2_combout  & \avc|LUT_INDEX [2])))

	.dataa(\avc|Mux12~2_combout ),
	.datab(gnd),
	.datac(\avc|LUT_INDEX [2]),
	.datad(\avc|Mux12~3_combout ),
	.cin(gnd),
	.combout(\avc|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux12~4 .lut_mask = 16'hAF50;
defparam \avc|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y66_N16
cycloneive_lcell_comb \avc|LUT_DATA[11] (
// Equation(s):
// \avc|LUT_DATA [11] = (GLOBAL(\avc|Mux2~1clkctrl_outclk ) & (\avc|Mux12~4_combout )) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk ) & ((\avc|LUT_DATA [11])))

	.dataa(\avc|Mux12~4_combout ),
	.datab(\avc|LUT_DATA [11]),
	.datac(gnd),
	.datad(\avc|Mux2~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [11]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[11] .lut_mask = 16'hAACC;
defparam \avc|LUT_DATA[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y66_N26
cycloneive_lcell_comb \avc|mI2C_DATA[11]~feeder (
// Equation(s):
// \avc|mI2C_DATA[11]~feeder_combout  = \avc|LUT_DATA [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|LUT_DATA [11]),
	.cin(gnd),
	.combout(\avc|mI2C_DATA[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_DATA[11]~feeder .lut_mask = 16'hFF00;
defparam \avc|mI2C_DATA[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y66_N27
dffeas \avc|mI2C_DATA[11] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|mI2C_DATA[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[11] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y65_N17
dffeas \avc|u0|SD[11] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|mI2C_DATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|u0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [11]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[11] .is_wysiwyg = "true";
defparam \avc|u0|SD[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y65_N16
cycloneive_lcell_comb \avc|u0|Mux0~4 (
// Equation(s):
// \avc|u0|Mux0~4_combout  = (\avc|u0|SD_COUNTER [0] & (((\avc|u0|SD_COUNTER [3])))) # (!\avc|u0|SD_COUNTER [0] & ((\avc|u0|SD_COUNTER [3] & (\avc|u0|SD [4])) # (!\avc|u0|SD_COUNTER [3] & ((\avc|u0|SD [11])))))

	.dataa(\avc|u0|SD [4]),
	.datab(\avc|u0|SD_COUNTER [0]),
	.datac(\avc|u0|SD [11]),
	.datad(\avc|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\avc|u0|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~4 .lut_mask = 16'hEE30;
defparam \avc|u0|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y65_N18
cycloneive_lcell_comb \avc|u0|Mux0~5 (
// Equation(s):
// \avc|u0|Mux0~5_combout  = (\avc|u0|SD_COUNTER [0] & ((\avc|u0|Mux0~4_combout  & ((\avc|u0|SD [3]))) # (!\avc|u0|Mux0~4_combout  & (\avc|u0|SD [10])))) # (!\avc|u0|SD_COUNTER [0] & (((\avc|u0|Mux0~4_combout ))))

	.dataa(\avc|u0|SD [10]),
	.datab(\avc|u0|SD_COUNTER [0]),
	.datac(\avc|u0|SD [3]),
	.datad(\avc|u0|Mux0~4_combout ),
	.cin(gnd),
	.combout(\avc|u0|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~5 .lut_mask = 16'hF388;
defparam \avc|u0|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y65_N20
cycloneive_lcell_comb \avc|u0|Mux0~6 (
// Equation(s):
// \avc|u0|Mux0~6_combout  = (\avc|u0|SD_COUNTER [2] & ((\avc|u0|SD_COUNTER [1]) # ((\avc|u0|Mux0~3_combout )))) # (!\avc|u0|SD_COUNTER [2] & (!\avc|u0|SD_COUNTER [1] & ((\avc|u0|Mux0~5_combout ))))

	.dataa(\avc|u0|SD_COUNTER [2]),
	.datab(\avc|u0|SD_COUNTER [1]),
	.datac(\avc|u0|Mux0~3_combout ),
	.datad(\avc|u0|Mux0~5_combout ),
	.cin(gnd),
	.combout(\avc|u0|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~6 .lut_mask = 16'hB9A8;
defparam \avc|u0|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y65_N24
cycloneive_lcell_comb \avc|u0|Mux0~9 (
// Equation(s):
// \avc|u0|Mux0~9_combout  = (\avc|u0|SD_COUNTER [1] & ((\avc|u0|Mux0~6_combout  & (\avc|u0|Mux0~8_combout )) # (!\avc|u0|Mux0~6_combout  & ((\avc|u0|Mux0~2_combout ))))) # (!\avc|u0|SD_COUNTER [1] & (((\avc|u0|Mux0~6_combout ))))

	.dataa(\avc|u0|Mux0~8_combout ),
	.datab(\avc|u0|SD_COUNTER [1]),
	.datac(\avc|u0|Mux0~2_combout ),
	.datad(\avc|u0|Mux0~6_combout ),
	.cin(gnd),
	.combout(\avc|u0|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~9 .lut_mask = 16'hBBC0;
defparam \avc|u0|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y64_N4
cycloneive_lcell_comb \avc|Mux13~4 (
// Equation(s):
// \avc|Mux13~4_combout  = ((\avc|LUT_INDEX [2] & \avc|LUT_INDEX [1])) # (!\avc|LUT_INDEX [3])

	.dataa(gnd),
	.datab(\avc|LUT_INDEX [2]),
	.datac(\avc|LUT_INDEX [3]),
	.datad(\avc|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\avc|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux13~4 .lut_mask = 16'hCF0F;
defparam \avc|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y64_N22
cycloneive_lcell_comb \avc|Mux13~3 (
// Equation(s):
// \avc|Mux13~3_combout  = (\avc|LUT_INDEX [2]) # ((\avc|LUT_INDEX [3] & (!\avc|LUT_INDEX [1])) # (!\avc|LUT_INDEX [3] & ((\avc|LUT_INDEX [1]) # (\avc|LUT_INDEX [0]))))

	.dataa(\avc|LUT_INDEX [3]),
	.datab(\avc|LUT_INDEX [1]),
	.datac(\avc|LUT_INDEX [2]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux13~3 .lut_mask = 16'hF7F6;
defparam \avc|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y64_N6
cycloneive_lcell_comb \avc|Mux13~5 (
// Equation(s):
// \avc|Mux13~5_combout  = (\avc|LUT_INDEX [5] & (((\avc|LUT_INDEX [4])))) # (!\avc|LUT_INDEX [5] & ((\avc|LUT_INDEX [4] & ((\avc|Mux13~3_combout ))) # (!\avc|LUT_INDEX [4] & (!\avc|Mux13~4_combout ))))

	.dataa(\avc|Mux13~4_combout ),
	.datab(\avc|Mux13~3_combout ),
	.datac(\avc|LUT_INDEX [5]),
	.datad(\avc|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\avc|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux13~5 .lut_mask = 16'hFC05;
defparam \avc|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y64_N12
cycloneive_lcell_comb \avc|Mux13~2 (
// Equation(s):
// \avc|Mux13~2_combout  = (!\avc|LUT_INDEX [0] & ((\avc|LUT_INDEX [3] & (!\avc|LUT_INDEX [2] & \avc|LUT_INDEX [1])) # (!\avc|LUT_INDEX [3] & (\avc|LUT_INDEX [2]))))

	.dataa(\avc|LUT_INDEX [3]),
	.datab(\avc|LUT_INDEX [2]),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux13~2 .lut_mask = 16'h0064;
defparam \avc|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y64_N0
cycloneive_lcell_comb \avc|Mux13~6 (
// Equation(s):
// \avc|Mux13~6_combout  = (\avc|Mux13~5_combout  & ((\avc|Mux13~1_combout ) # ((!\avc|LUT_INDEX [5])))) # (!\avc|Mux13~5_combout  & (((\avc|LUT_INDEX [5] & \avc|Mux13~2_combout ))))

	.dataa(\avc|Mux13~5_combout ),
	.datab(\avc|Mux13~1_combout ),
	.datac(\avc|LUT_INDEX [5]),
	.datad(\avc|Mux13~2_combout ),
	.cin(gnd),
	.combout(\avc|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux13~6 .lut_mask = 16'hDA8A;
defparam \avc|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y64_N20
cycloneive_lcell_comb \avc|LUT_DATA[12] (
// Equation(s):
// \avc|LUT_DATA [12] = (GLOBAL(\avc|Mux2~1clkctrl_outclk ) & ((\avc|Mux13~6_combout ))) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk ) & (\avc|LUT_DATA [12]))

	.dataa(gnd),
	.datab(\avc|LUT_DATA [12]),
	.datac(\avc|Mux13~6_combout ),
	.datad(\avc|Mux2~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [12]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[12] .lut_mask = 16'hF0CC;
defparam \avc|LUT_DATA[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y64_N26
cycloneive_lcell_comb \avc|mI2C_DATA[12]~feeder (
// Equation(s):
// \avc|mI2C_DATA[12]~feeder_combout  = \avc|LUT_DATA [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|LUT_DATA [12]),
	.cin(gnd),
	.combout(\avc|mI2C_DATA[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_DATA[12]~feeder .lut_mask = 16'hFF00;
defparam \avc|mI2C_DATA[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y64_N27
dffeas \avc|mI2C_DATA[12] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|mI2C_DATA[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [12]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[12] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y65_N30
cycloneive_lcell_comb \avc|u0|SD[12]~feeder (
// Equation(s):
// \avc|u0|SD[12]~feeder_combout  = \avc|mI2C_DATA [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|mI2C_DATA [12]),
	.cin(gnd),
	.combout(\avc|u0|SD[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SD[12]~feeder .lut_mask = 16'hFF00;
defparam \avc|u0|SD[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y65_N31
dffeas \avc|u0|SD[12] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SD[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|u0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [12]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[12] .is_wysiwyg = "true";
defparam \avc|u0|SD[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y65_N24
cycloneive_lcell_comb \avc|Mux15~0 (
// Equation(s):
// \avc|Mux15~0_combout  = (\avc|LUT_INDEX [2] & ((\avc|LUT_INDEX [4]) # ((!\avc|LUT_INDEX [1] & !\avc|LUT_INDEX [0])))) # (!\avc|LUT_INDEX [2] & ((\avc|LUT_INDEX [4] & ((\avc|LUT_INDEX [1]) # (\avc|LUT_INDEX [0]))) # (!\avc|LUT_INDEX [4] & ((!\avc|LUT_INDEX 
// [0]) # (!\avc|LUT_INDEX [1])))))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(\avc|LUT_INDEX [4]),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux15~0 .lut_mask = 16'hCDDB;
defparam \avc|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y65_N18
cycloneive_lcell_comb \avc|Mux15~1 (
// Equation(s):
// \avc|Mux15~1_combout  = (\avc|LUT_INDEX [2] & ((\avc|LUT_INDEX [3] & (!\avc|Mux15~0_combout  & !\avc|LUT_INDEX [4])) # (!\avc|LUT_INDEX [3] & ((\avc|LUT_INDEX [4]))))) # (!\avc|LUT_INDEX [2] & (\avc|LUT_INDEX [4] & ((\avc|LUT_INDEX [3]) # 
// (\avc|Mux15~0_combout ))))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(\avc|LUT_INDEX [3]),
	.datac(\avc|Mux15~0_combout ),
	.datad(\avc|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\avc|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux15~1 .lut_mask = 16'h7608;
defparam \avc|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y65_N20
cycloneive_lcell_comb \avc|Mux15~2 (
// Equation(s):
// \avc|Mux15~2_combout  = (\avc|LUT_INDEX [5] & (!\avc|LUT_INDEX [3] & (\avc|Mux15~0_combout  & !\avc|Mux15~1_combout ))) # (!\avc|LUT_INDEX [5] & (((\avc|Mux15~1_combout ))))

	.dataa(\avc|LUT_INDEX [5]),
	.datab(\avc|LUT_INDEX [3]),
	.datac(\avc|Mux15~0_combout ),
	.datad(\avc|Mux15~1_combout ),
	.cin(gnd),
	.combout(\avc|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux15~2 .lut_mask = 16'h5520;
defparam \avc|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y65_N26
cycloneive_lcell_comb \avc|LUT_DATA[14] (
// Equation(s):
// \avc|LUT_DATA [14] = (GLOBAL(\avc|Mux2~1clkctrl_outclk ) & ((\avc|Mux15~2_combout ))) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk ) & (\avc|LUT_DATA [14]))

	.dataa(\avc|LUT_DATA [14]),
	.datab(\avc|Mux15~2_combout ),
	.datac(gnd),
	.datad(\avc|Mux2~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [14]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[14] .lut_mask = 16'hCCAA;
defparam \avc|LUT_DATA[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y65_N5
dffeas \avc|mI2C_DATA[14] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|LUT_DATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [14]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[14] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y65_N29
dffeas \avc|u0|SD[14] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|mI2C_DATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|u0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [14]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[14] .is_wysiwyg = "true";
defparam \avc|u0|SD[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y66_N14
cycloneive_lcell_comb \avc|LessThan2~0 (
// Equation(s):
// \avc|LessThan2~0_combout  = (!\avc|LUT_INDEX [4] & (((!\avc|LUT_INDEX [1] & !\avc|LUT_INDEX [2])) # (!\avc|LUT_INDEX [3])))

	.dataa(\avc|LUT_INDEX [1]),
	.datab(\avc|LUT_INDEX [2]),
	.datac(\avc|LUT_INDEX [3]),
	.datad(\avc|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\avc|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|LessThan2~0 .lut_mask = 16'h001F;
defparam \avc|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y65_N28
cycloneive_lcell_comb \avc|LessThan2~1 (
// Equation(s):
// \avc|LessThan2~1_combout  = (\avc|LessThan2~0_combout  & !\avc|LUT_INDEX [5])

	.dataa(gnd),
	.datab(\avc|LessThan2~0_combout ),
	.datac(gnd),
	.datad(\avc|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\avc|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|LessThan2~1 .lut_mask = 16'h00CC;
defparam \avc|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y65_N17
dffeas \avc|mI2C_DATA[18] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|LessThan2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [18]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[18] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y65_N24
cycloneive_lcell_comb \avc|u0|SD[18]~feeder (
// Equation(s):
// \avc|u0|SD[18]~feeder_combout  = \avc|mI2C_DATA [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(\avc|mI2C_DATA [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\avc|u0|SD[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SD[18]~feeder .lut_mask = 16'hF0F0;
defparam \avc|u0|SD[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y65_N25
dffeas \avc|u0|SD[18] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SD[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|u0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [18]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[18] .is_wysiwyg = "true";
defparam \avc|u0|SD[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y65_N16
cycloneive_lcell_comb \avc|u0|Mux0~15 (
// Equation(s):
// \avc|u0|Mux0~15_combout  = (\avc|u0|SD_COUNTER [3] & ((\avc|u0|SD_COUNTER [1]))) # (!\avc|u0|SD_COUNTER [3] & (\avc|u0|SD [18] & !\avc|u0|SD_COUNTER [1]))

	.dataa(\avc|u0|SD_COUNTER [3]),
	.datab(\avc|u0|SD [18]),
	.datac(gnd),
	.datad(\avc|u0|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\avc|u0|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~15 .lut_mask = 16'hAA44;
defparam \avc|u0|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y65_N28
cycloneive_lcell_comb \avc|u0|Mux0~16 (
// Equation(s):
// \avc|u0|Mux0~16_combout  = (\avc|u0|SD_COUNTER [3] & ((\avc|u0|Mux0~15_combout  & (\avc|u0|SD [12])) # (!\avc|u0|Mux0~15_combout  & ((\avc|u0|SD [14]))))) # (!\avc|u0|SD_COUNTER [3] & (((\avc|u0|Mux0~15_combout ))))

	.dataa(\avc|u0|SD [12]),
	.datab(\avc|u0|SD_COUNTER [3]),
	.datac(\avc|u0|SD [14]),
	.datad(\avc|u0|Mux0~15_combout ),
	.cin(gnd),
	.combout(\avc|u0|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~16 .lut_mask = 16'hBBC0;
defparam \avc|u0|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N24
cycloneive_lcell_comb \avc|Mux14~0 (
// Equation(s):
// \avc|Mux14~0_combout  = (\avc|LUT_INDEX [1] & ((\avc|LUT_INDEX [5] & (!\avc|LUT_INDEX [4] & \avc|LUT_INDEX [0])) # (!\avc|LUT_INDEX [5] & (\avc|LUT_INDEX [4]))))

	.dataa(\avc|LUT_INDEX [5]),
	.datab(\avc|LUT_INDEX [4]),
	.datac(\avc|LUT_INDEX [0]),
	.datad(\avc|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\avc|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux14~0 .lut_mask = 16'h6400;
defparam \avc|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N10
cycloneive_lcell_comb \avc|Mux14~3 (
// Equation(s):
// \avc|Mux14~3_combout  = (\avc|LUT_INDEX [5] & (\avc|LUT_INDEX [4])) # (!\avc|LUT_INDEX [5] & (!\avc|LUT_INDEX [4] & ((\avc|LUT_INDEX [0]) # (\avc|LUT_INDEX [1]))))

	.dataa(\avc|LUT_INDEX [5]),
	.datab(\avc|LUT_INDEX [4]),
	.datac(\avc|LUT_INDEX [0]),
	.datad(\avc|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\avc|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux14~3 .lut_mask = 16'h9998;
defparam \avc|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y66_N2
cycloneive_lcell_comb \avc|Mux14~1 (
// Equation(s):
// \avc|Mux14~1_combout  = (\avc|LUT_INDEX [5] & (((!\avc|LUT_INDEX [1] & !\avc|LUT_INDEX [0])) # (!\avc|LUT_INDEX [4]))) # (!\avc|LUT_INDEX [5] & (\avc|LUT_INDEX [4] & ((!\avc|LUT_INDEX [0]) # (!\avc|LUT_INDEX [1]))))

	.dataa(\avc|LUT_INDEX [5]),
	.datab(\avc|LUT_INDEX [4]),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux14~1 .lut_mask = 16'h266E;
defparam \avc|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y66_N22
cycloneive_lcell_comb \avc|Mux14~2 (
// Equation(s):
// \avc|Mux14~2_combout  = (\avc|LUT_INDEX [3] & (((\avc|LUT_INDEX [2])))) # (!\avc|LUT_INDEX [3] & (\avc|Mux14~1_combout  & (\avc|LUT_INDEX [5] $ (\avc|LUT_INDEX [2]))))

	.dataa(\avc|LUT_INDEX [3]),
	.datab(\avc|LUT_INDEX [5]),
	.datac(\avc|Mux14~1_combout ),
	.datad(\avc|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\avc|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux14~2 .lut_mask = 16'hBA40;
defparam \avc|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N12
cycloneive_lcell_comb \avc|Mux14~4 (
// Equation(s):
// \avc|Mux14~4_combout  = (\avc|Mux14~2_combout  & (((!\avc|LUT_INDEX [3]) # (!\avc|Mux14~3_combout )))) # (!\avc|Mux14~2_combout  & (\avc|Mux14~0_combout  & ((\avc|LUT_INDEX [3]))))

	.dataa(\avc|Mux14~0_combout ),
	.datab(\avc|Mux14~3_combout ),
	.datac(\avc|Mux14~2_combout ),
	.datad(\avc|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\avc|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux14~4 .lut_mask = 16'h3AF0;
defparam \avc|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N18
cycloneive_lcell_comb \avc|LUT_DATA[13] (
// Equation(s):
// \avc|LUT_DATA [13] = (GLOBAL(\avc|Mux2~1clkctrl_outclk ) & (\avc|Mux14~4_combout )) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk ) & ((\avc|LUT_DATA [13])))

	.dataa(gnd),
	.datab(\avc|Mux14~4_combout ),
	.datac(\avc|Mux2~1clkctrl_outclk ),
	.datad(\avc|LUT_DATA [13]),
	.cin(gnd),
	.combout(\avc|LUT_DATA [13]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[13] .lut_mask = 16'hCFC0;
defparam \avc|LUT_DATA[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N28
cycloneive_lcell_comb \avc|mI2C_DATA[13]~feeder (
// Equation(s):
// \avc|mI2C_DATA[13]~feeder_combout  = \avc|LUT_DATA [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|LUT_DATA [13]),
	.cin(gnd),
	.combout(\avc|mI2C_DATA[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_DATA[13]~feeder .lut_mask = 16'hFF00;
defparam \avc|mI2C_DATA[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y66_N29
dffeas \avc|mI2C_DATA[13] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|mI2C_DATA[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [13]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[13] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y65_N23
dffeas \avc|u0|SD[13] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|mI2C_DATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|u0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [13]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[13] .is_wysiwyg = "true";
defparam \avc|u0|SD[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y65_N6
cycloneive_lcell_comb \avc|Mux16~0 (
// Equation(s):
// \avc|Mux16~0_combout  = (\avc|LUT_INDEX [2] & ((\avc|LUT_INDEX [4]) # ((!\avc|LUT_INDEX [1])))) # (!\avc|LUT_INDEX [2] & (!\avc|LUT_INDEX [4] & (\avc|LUT_INDEX [1] & \avc|LUT_INDEX [0])))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(\avc|LUT_INDEX [4]),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux16~0 .lut_mask = 16'h9A8A;
defparam \avc|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y65_N16
cycloneive_lcell_comb \avc|Mux16~1 (
// Equation(s):
// \avc|Mux16~1_combout  = (\avc|LUT_INDEX [2] & (\avc|LUT_INDEX [1] & ((\avc|LUT_INDEX [0]) # (!\avc|LUT_INDEX [4])))) # (!\avc|LUT_INDEX [2] & (\avc|LUT_INDEX [4]))

	.dataa(\avc|LUT_INDEX [2]),
	.datab(\avc|LUT_INDEX [4]),
	.datac(\avc|LUT_INDEX [1]),
	.datad(\avc|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\avc|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux16~1 .lut_mask = 16'hE464;
defparam \avc|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y65_N2
cycloneive_lcell_comb \avc|Mux16~2 (
// Equation(s):
// \avc|Mux16~2_combout  = (\avc|LUT_INDEX [5] & (!\avc|Mux16~0_combout  & (!\avc|Mux16~1_combout  & !\avc|LUT_INDEX [3]))) # (!\avc|LUT_INDEX [5] & (\avc|Mux16~1_combout  & (\avc|Mux16~0_combout  $ (\avc|LUT_INDEX [3]))))

	.dataa(\avc|Mux16~0_combout ),
	.datab(\avc|LUT_INDEX [5]),
	.datac(\avc|Mux16~1_combout ),
	.datad(\avc|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\avc|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|Mux16~2 .lut_mask = 16'h1024;
defparam \avc|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y65_N30
cycloneive_lcell_comb \avc|LUT_DATA[15] (
// Equation(s):
// \avc|LUT_DATA [15] = (GLOBAL(\avc|Mux2~1clkctrl_outclk ) & ((\avc|Mux16~2_combout ))) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk ) & (\avc|LUT_DATA [15]))

	.dataa(\avc|LUT_DATA [15]),
	.datab(gnd),
	.datac(\avc|Mux16~2_combout ),
	.datad(\avc|Mux2~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\avc|LUT_DATA [15]),
	.cout());
// synopsys translate_off
defparam \avc|LUT_DATA[15] .lut_mask = 16'hF0AA;
defparam \avc|LUT_DATA[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y65_N27
dffeas \avc|mI2C_DATA[15] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|LUT_DATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [15]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[15] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y65_N2
cycloneive_lcell_comb \avc|u0|SD[15]~feeder (
// Equation(s):
// \avc|u0|SD[15]~feeder_combout  = \avc|mI2C_DATA [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avc|mI2C_DATA [15]),
	.cin(gnd),
	.combout(\avc|u0|SD[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SD[15]~feeder .lut_mask = 16'hFF00;
defparam \avc|u0|SD[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y65_N3
dffeas \avc|u0|SD[15] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SD[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avc|u0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [15]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[15] .is_wysiwyg = "true";
defparam \avc|u0|SD[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y65_N14
cycloneive_lcell_comb \avc|mI2C_DATA[22]~1 (
// Equation(s):
// \avc|mI2C_DATA[22]~1_combout  = !\avc|LessThan2~1_combout 

	.dataa(\avc|LessThan2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\avc|mI2C_DATA[22]~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|mI2C_DATA[22]~1 .lut_mask = 16'h5555;
defparam \avc|mI2C_DATA[22]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y65_N9
dffeas \avc|mI2C_DATA[22] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|mI2C_DATA[22]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|mI2C_DATA [22]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|mI2C_DATA[22] .is_wysiwyg = "true";
defparam \avc|mI2C_DATA[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y65_N13
dffeas \avc|u0|SD[22] (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avc|mI2C_DATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avc|u0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SD [22]),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SD[22] .is_wysiwyg = "true";
defparam \avc|u0|SD[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y65_N12
cycloneive_lcell_comb \avc|u0|Mux0~10 (
// Equation(s):
// \avc|u0|Mux0~10_combout  = (\avc|u0|SD_COUNTER [3] & ((\avc|u0|SD [15]) # ((\avc|u0|SD_COUNTER [1])))) # (!\avc|u0|SD_COUNTER [3] & (((\avc|u0|SD [22] & !\avc|u0|SD_COUNTER [1]))))

	.dataa(\avc|u0|SD_COUNTER [3]),
	.datab(\avc|u0|SD [15]),
	.datac(\avc|u0|SD [22]),
	.datad(\avc|u0|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\avc|u0|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~10 .lut_mask = 16'hAAD8;
defparam \avc|u0|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y65_N22
cycloneive_lcell_comb \avc|u0|Mux0~11 (
// Equation(s):
// \avc|u0|Mux0~11_combout  = (\avc|u0|SD_COUNTER [1] & ((\avc|u0|Mux0~10_combout  & ((\avc|u0|SD [13]))) # (!\avc|u0|Mux0~10_combout  & (\avc|u0|SD [18])))) # (!\avc|u0|SD_COUNTER [1] & (((\avc|u0|Mux0~10_combout ))))

	.dataa(\avc|u0|SD_COUNTER [1]),
	.datab(\avc|u0|SD [18]),
	.datac(\avc|u0|SD [13]),
	.datad(\avc|u0|Mux0~10_combout ),
	.cin(gnd),
	.combout(\avc|u0|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~11 .lut_mask = 16'hF588;
defparam \avc|u0|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y65_N10
cycloneive_lcell_comb \avc|u0|Mux0~12 (
// Equation(s):
// \avc|u0|Mux0~12_combout  = (\avc|u0|SD_COUNTER [1] & \avc|u0|SD_COUNTER [3])

	.dataa(gnd),
	.datab(\avc|u0|SD_COUNTER [1]),
	.datac(gnd),
	.datad(\avc|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\avc|u0|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~12 .lut_mask = 16'hCC00;
defparam \avc|u0|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y65_N20
cycloneive_lcell_comb \avc|u0|Mux0~13 (
// Equation(s):
// \avc|u0|Mux0~13_combout  = (\avc|u0|SD_COUNTER [3] & (\avc|u0|SD [18] & ((!\avc|u0|SD_COUNTER [1])))) # (!\avc|u0|SD_COUNTER [3] & (((\avc|u0|SDO~q ) # (!\avc|u0|SD_COUNTER [1]))))

	.dataa(\avc|u0|SD_COUNTER [3]),
	.datab(\avc|u0|SD [18]),
	.datac(\avc|u0|SDO~q ),
	.datad(\avc|u0|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\avc|u0|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~13 .lut_mask = 16'h50DD;
defparam \avc|u0|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y65_N18
cycloneive_lcell_comb \avc|u0|Mux0~14 (
// Equation(s):
// \avc|u0|Mux0~14_combout  = (\avc|u0|SD_COUNTER [2] & (\avc|u0|SD_COUNTER [0])) # (!\avc|u0|SD_COUNTER [2] & ((\avc|u0|SD_COUNTER [0] & (\avc|u0|Mux0~12_combout )) # (!\avc|u0|SD_COUNTER [0] & ((\avc|u0|Mux0~13_combout )))))

	.dataa(\avc|u0|SD_COUNTER [2]),
	.datab(\avc|u0|SD_COUNTER [0]),
	.datac(\avc|u0|Mux0~12_combout ),
	.datad(\avc|u0|Mux0~13_combout ),
	.cin(gnd),
	.combout(\avc|u0|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~14 .lut_mask = 16'hD9C8;
defparam \avc|u0|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y65_N26
cycloneive_lcell_comb \avc|u0|Mux0~17 (
// Equation(s):
// \avc|u0|Mux0~17_combout  = (\avc|u0|SD_COUNTER [2] & ((\avc|u0|Mux0~14_combout  & (\avc|u0|Mux0~16_combout )) # (!\avc|u0|Mux0~14_combout  & ((\avc|u0|Mux0~11_combout ))))) # (!\avc|u0|SD_COUNTER [2] & (((\avc|u0|Mux0~14_combout ))))

	.dataa(\avc|u0|SD_COUNTER [2]),
	.datab(\avc|u0|Mux0~16_combout ),
	.datac(\avc|u0|Mux0~11_combout ),
	.datad(\avc|u0|Mux0~14_combout ),
	.cin(gnd),
	.combout(\avc|u0|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~17 .lut_mask = 16'hDDA0;
defparam \avc|u0|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y65_N10
cycloneive_lcell_comb \avc|u0|Mux0~18 (
// Equation(s):
// \avc|u0|Mux0~18_combout  = (\avc|u0|SD_COUNTER [5] & (\avc|u0|SD_COUNTER [4])) # (!\avc|u0|SD_COUNTER [5] & ((\avc|u0|SD_COUNTER [4] & (\avc|u0|Mux0~9_combout )) # (!\avc|u0|SD_COUNTER [4] & ((\avc|u0|Mux0~17_combout )))))

	.dataa(\avc|u0|SD_COUNTER [5]),
	.datab(\avc|u0|SD_COUNTER [4]),
	.datac(\avc|u0|Mux0~9_combout ),
	.datad(\avc|u0|Mux0~17_combout ),
	.cin(gnd),
	.combout(\avc|u0|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~18 .lut_mask = 16'hD9C8;
defparam \avc|u0|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y65_N14
cycloneive_lcell_comb \avc|u0|Mux0~19 (
// Equation(s):
// \avc|u0|Mux0~19_combout  = (\avc|u0|SD_COUNTER [5] & ((\avc|u0|SDO~q ) # ((\avc|u0|Mux0~0_combout  & !\avc|u0|Mux0~18_combout )))) # (!\avc|u0|SD_COUNTER [5] & (((\avc|u0|Mux0~18_combout ))))

	.dataa(\avc|u0|SD_COUNTER [5]),
	.datab(\avc|u0|Mux0~0_combout ),
	.datac(\avc|u0|SDO~q ),
	.datad(\avc|u0|Mux0~18_combout ),
	.cin(gnd),
	.combout(\avc|u0|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|Mux0~19 .lut_mask = 16'hF5A8;
defparam \avc|u0|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y65_N15
dffeas \avc|u0|SDO (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|Mux0~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SDO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SDO .is_wysiwyg = "true";
defparam \avc|u0|SDO .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N28
cycloneive_lcell_comb \my_vga_xy_controller|VGA_HS1~0 (
// Equation(s):
// \my_vga_xy_controller|VGA_HS1~0_combout  = ((\my_vga_xy_controller|xCounter [5] & (\my_vga_xy_controller|xCounter [6] & \my_vga_xy_controller|xCounter [4])) # (!\my_vga_xy_controller|xCounter [5] & (!\my_vga_xy_controller|xCounter [6] & 
// !\my_vga_xy_controller|xCounter [4]))) # (!\my_vga_xy_controller|xCounter [9])

	.dataa(\my_vga_xy_controller|xCounter [9]),
	.datab(\my_vga_xy_controller|xCounter [5]),
	.datac(\my_vga_xy_controller|xCounter [6]),
	.datad(\my_vga_xy_controller|xCounter [4]),
	.cin(gnd),
	.combout(\my_vga_xy_controller|VGA_HS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|VGA_HS1~0 .lut_mask = 16'hD557;
defparam \my_vga_xy_controller|VGA_HS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N10
cycloneive_lcell_comb \my_vga_xy_controller|VGA_HS1~1 (
// Equation(s):
// \my_vga_xy_controller|VGA_HS1~1_combout  = (\my_vga_xy_controller|xCounter [8]) # ((\my_vga_xy_controller|VGA_HS1~0_combout ) # (!\my_vga_xy_controller|xCounter [7]))

	.dataa(gnd),
	.datab(\my_vga_xy_controller|xCounter [8]),
	.datac(\my_vga_xy_controller|xCounter [7]),
	.datad(\my_vga_xy_controller|VGA_HS1~0_combout ),
	.cin(gnd),
	.combout(\my_vga_xy_controller|VGA_HS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|VGA_HS1~1 .lut_mask = 16'hFFCF;
defparam \my_vga_xy_controller|VGA_HS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y42_N11
dffeas \my_vga_xy_controller|VGA_HS1 (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\my_vga_xy_controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vga_xy_controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_vga_xy_controller|VGA_HS1 .is_wysiwyg = "true";
defparam \my_vga_xy_controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N16
cycloneive_lcell_comb \my_vga_xy_controller|VGA_HS~feeder (
// Equation(s):
// \my_vga_xy_controller|VGA_HS~feeder_combout  = \my_vga_xy_controller|VGA_HS1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_vga_xy_controller|VGA_HS1~q ),
	.cin(gnd),
	.combout(\my_vga_xy_controller|VGA_HS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|VGA_HS~feeder .lut_mask = 16'hFF00;
defparam \my_vga_xy_controller|VGA_HS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y42_N17
dffeas \my_vga_xy_controller|VGA_HS (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\my_vga_xy_controller|VGA_HS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vga_xy_controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_vga_xy_controller|VGA_HS .is_wysiwyg = "true";
defparam \my_vga_xy_controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N26
cycloneive_lcell_comb \my_vga_xy_controller|VGA_VS1~0 (
// Equation(s):
// \my_vga_xy_controller|VGA_VS1~0_combout  = (\my_vga_xy_controller|yCounter [4]) # ((\my_vga_xy_controller|yCounter [1] $ (!\my_vga_xy_controller|yCounter [0])) # (!\my_vga_xy_controller|yCounter [3]))

	.dataa(\my_vga_xy_controller|yCounter [4]),
	.datab(\my_vga_xy_controller|yCounter [1]),
	.datac(\my_vga_xy_controller|yCounter [0]),
	.datad(\my_vga_xy_controller|yCounter [3]),
	.cin(gnd),
	.combout(\my_vga_xy_controller|VGA_VS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|VGA_VS1~0 .lut_mask = 16'hEBFF;
defparam \my_vga_xy_controller|VGA_VS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N28
cycloneive_lcell_comb \my_vga_xy_controller|VGA_VS1~1 (
// Equation(s):
// \my_vga_xy_controller|VGA_VS1~1_combout  = (\my_vga_xy_controller|yCounter [7] & (\my_vga_xy_controller|yCounter [5] & (\my_vga_xy_controller|yCounter [6] & \my_vga_xy_controller|yCounter [8])))

	.dataa(\my_vga_xy_controller|yCounter [7]),
	.datab(\my_vga_xy_controller|yCounter [5]),
	.datac(\my_vga_xy_controller|yCounter [6]),
	.datad(\my_vga_xy_controller|yCounter [8]),
	.cin(gnd),
	.combout(\my_vga_xy_controller|VGA_VS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|VGA_VS1~1 .lut_mask = 16'h8000;
defparam \my_vga_xy_controller|VGA_VS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N24
cycloneive_lcell_comb \my_vga_xy_controller|VGA_VS1~2 (
// Equation(s):
// \my_vga_xy_controller|VGA_VS1~2_combout  = (\my_vga_xy_controller|VGA_VS1~0_combout ) # (((\my_vga_xy_controller|yCounter [2]) # (\my_vga_xy_controller|yCounter [9])) # (!\my_vga_xy_controller|VGA_VS1~1_combout ))

	.dataa(\my_vga_xy_controller|VGA_VS1~0_combout ),
	.datab(\my_vga_xy_controller|VGA_VS1~1_combout ),
	.datac(\my_vga_xy_controller|yCounter [2]),
	.datad(\my_vga_xy_controller|yCounter [9]),
	.cin(gnd),
	.combout(\my_vga_xy_controller|VGA_VS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|VGA_VS1~2 .lut_mask = 16'hFFFB;
defparam \my_vga_xy_controller|VGA_VS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N25
dffeas \my_vga_xy_controller|VGA_VS1 (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\my_vga_xy_controller|VGA_VS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vga_xy_controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_vga_xy_controller|VGA_VS1 .is_wysiwyg = "true";
defparam \my_vga_xy_controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N12
cycloneive_lcell_comb \my_vga_xy_controller|VGA_VS~feeder (
// Equation(s):
// \my_vga_xy_controller|VGA_VS~feeder_combout  = \my_vga_xy_controller|VGA_VS1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_vga_xy_controller|VGA_VS1~q ),
	.cin(gnd),
	.combout(\my_vga_xy_controller|VGA_VS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|VGA_VS~feeder .lut_mask = 16'hFF00;
defparam \my_vga_xy_controller|VGA_VS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N13
dffeas \my_vga_xy_controller|VGA_VS (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\my_vga_xy_controller|VGA_VS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vga_xy_controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_vga_xy_controller|VGA_VS .is_wysiwyg = "true";
defparam \my_vga_xy_controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N18
cycloneive_lcell_comb \my_vga_xy_controller|VGA_BLANK1~0 (
// Equation(s):
// \my_vga_xy_controller|VGA_BLANK1~0_combout  = (!\my_vga_xy_controller|yCounter [9] & (((!\my_vga_xy_controller|xCounter [7] & !\my_vga_xy_controller|xCounter [8])) # (!\my_vga_xy_controller|xCounter [9])))

	.dataa(\my_vga_xy_controller|xCounter [9]),
	.datab(\my_vga_xy_controller|xCounter [7]),
	.datac(\my_vga_xy_controller|xCounter [8]),
	.datad(\my_vga_xy_controller|yCounter [9]),
	.cin(gnd),
	.combout(\my_vga_xy_controller|VGA_BLANK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|VGA_BLANK1~0 .lut_mask = 16'h0057;
defparam \my_vga_xy_controller|VGA_BLANK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N10
cycloneive_lcell_comb \my_vga_xy_controller|VGA_BLANK1~1 (
// Equation(s):
// \my_vga_xy_controller|VGA_BLANK1~1_combout  = (!\my_vga_xy_controller|VGA_VS1~1_combout  & \my_vga_xy_controller|VGA_BLANK1~0_combout )

	.dataa(gnd),
	.datab(\my_vga_xy_controller|VGA_VS1~1_combout ),
	.datac(gnd),
	.datad(\my_vga_xy_controller|VGA_BLANK1~0_combout ),
	.cin(gnd),
	.combout(\my_vga_xy_controller|VGA_BLANK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|VGA_BLANK1~1 .lut_mask = 16'h3300;
defparam \my_vga_xy_controller|VGA_BLANK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N11
dffeas \my_vga_xy_controller|VGA_BLANK1 (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\my_vga_xy_controller|VGA_BLANK1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vga_xy_controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_vga_xy_controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \my_vga_xy_controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N22
cycloneive_lcell_comb \my_vga_xy_controller|VGA_BLANK~feeder (
// Equation(s):
// \my_vga_xy_controller|VGA_BLANK~feeder_combout  = \my_vga_xy_controller|VGA_BLANK1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_vga_xy_controller|VGA_BLANK1~q ),
	.cin(gnd),
	.combout(\my_vga_xy_controller|VGA_BLANK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_vga_xy_controller|VGA_BLANK~feeder .lut_mask = 16'hFF00;
defparam \my_vga_xy_controller|VGA_BLANK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N23
dffeas \my_vga_xy_controller|VGA_BLANK (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\my_vga_xy_controller|VGA_BLANK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vga_xy_controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_vga_xy_controller|VGA_BLANK .is_wysiwyg = "true";
defparam \my_vga_xy_controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N22
cycloneive_lcell_comb \mySystem|myProcessor|myController|Selector4~0 (
// Equation(s):
// \mySystem|myProcessor|myController|Selector4~0_combout  = (\mySystem|myProcessor|myController|state.GAMEOVER~q ) # ((\mySystem|myProcessor|myController|state.CHECK_WALL_COLLISION~q  & !\mySystem|Equal1~3_combout ))

	.dataa(\mySystem|myProcessor|myController|state.CHECK_WALL_COLLISION~q ),
	.datab(gnd),
	.datac(\mySystem|myProcessor|myController|state.GAMEOVER~q ),
	.datad(\mySystem|Equal1~3_combout ),
	.cin(gnd),
	.combout(\mySystem|myProcessor|myController|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myProcessor|myController|Selector4~0 .lut_mask = 16'hF0FA;
defparam \mySystem|myProcessor|myController|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y40_N23
dffeas \mySystem|myProcessor|myController|state.GAMEOVER (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySystem|myProcessor|myController|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myProcessor|myController|state.GAMEOVER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myProcessor|myController|state.GAMEOVER .is_wysiwyg = "true";
defparam \mySystem|myProcessor|myController|state.GAMEOVER .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N18
cycloneive_lcell_comb \mySystem|color_vga[2]~7 (
// Equation(s):
// \mySystem|color_vga[2]~7_combout  = (\mySystem|myProcessor|myController|state.GAMEOVER~q ) # (!\mySystem|myProcessor|myController|state.OPENING_SCREEN~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mySystem|myProcessor|myController|state.OPENING_SCREEN~q ),
	.datad(\mySystem|myProcessor|myController|state.GAMEOVER~q ),
	.cin(gnd),
	.combout(\mySystem|color_vga[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|color_vga[2]~7 .lut_mask = 16'hFF0F;
defparam \mySystem|color_vga[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N6
cycloneive_lcell_comb \mySystem|color_vga[2]~17 (
// Equation(s):
// \mySystem|color_vga[2]~17_combout  = (!\mySystem|LessThan4~14_combout  & (\mySystem|in_sprite~0_combout  & (!\mySystem|LessThan6~12_combout  & !\mySystem|color_vga[2]~7_combout )))

	.dataa(\mySystem|LessThan4~14_combout ),
	.datab(\mySystem|in_sprite~0_combout ),
	.datac(\mySystem|LessThan6~12_combout ),
	.datad(\mySystem|color_vga[2]~7_combout ),
	.cin(gnd),
	.combout(\mySystem|color_vga[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|color_vga[2]~17 .lut_mask = 16'h0004;
defparam \mySystem|color_vga[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N0
cycloneive_lcell_comb \mySystem|LessThan8~1 (
// Equation(s):
// \mySystem|LessThan8~1_cout  = CARRY((\mySystem|myGhost|x [0] & !\my_vga_xy_controller|xCounter [2]))

	.dataa(\mySystem|myGhost|x [0]),
	.datab(\my_vga_xy_controller|xCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\mySystem|LessThan8~1_cout ));
// synopsys translate_off
defparam \mySystem|LessThan8~1 .lut_mask = 16'h0022;
defparam \mySystem|LessThan8~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N2
cycloneive_lcell_comb \mySystem|LessThan8~3 (
// Equation(s):
// \mySystem|LessThan8~3_cout  = CARRY((\my_vga_xy_controller|xCounter [3] & ((!\mySystem|LessThan8~1_cout ) # (!\mySystem|myGhost|x [1]))) # (!\my_vga_xy_controller|xCounter [3] & (!\mySystem|myGhost|x [1] & !\mySystem|LessThan8~1_cout )))

	.dataa(\my_vga_xy_controller|xCounter [3]),
	.datab(\mySystem|myGhost|x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan8~1_cout ),
	.combout(),
	.cout(\mySystem|LessThan8~3_cout ));
// synopsys translate_off
defparam \mySystem|LessThan8~3 .lut_mask = 16'h002B;
defparam \mySystem|LessThan8~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N4
cycloneive_lcell_comb \mySystem|LessThan8~5 (
// Equation(s):
// \mySystem|LessThan8~5_cout  = CARRY((\mySystem|myGhost|x [2] & ((!\mySystem|LessThan8~3_cout ) # (!\my_vga_xy_controller|xCounter [4]))) # (!\mySystem|myGhost|x [2] & (!\my_vga_xy_controller|xCounter [4] & !\mySystem|LessThan8~3_cout )))

	.dataa(\mySystem|myGhost|x [2]),
	.datab(\my_vga_xy_controller|xCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan8~3_cout ),
	.combout(),
	.cout(\mySystem|LessThan8~5_cout ));
// synopsys translate_off
defparam \mySystem|LessThan8~5 .lut_mask = 16'h002B;
defparam \mySystem|LessThan8~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N6
cycloneive_lcell_comb \mySystem|LessThan8~7 (
// Equation(s):
// \mySystem|LessThan8~7_cout  = CARRY((\mySystem|myGhost|x [3] & ((\my_vga_xy_controller|xCounter [5]) # (!\mySystem|LessThan8~5_cout ))) # (!\mySystem|myGhost|x [3] & (\my_vga_xy_controller|xCounter [5] & !\mySystem|LessThan8~5_cout )))

	.dataa(\mySystem|myGhost|x [3]),
	.datab(\my_vga_xy_controller|xCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan8~5_cout ),
	.combout(),
	.cout(\mySystem|LessThan8~7_cout ));
// synopsys translate_off
defparam \mySystem|LessThan8~7 .lut_mask = 16'h008E;
defparam \mySystem|LessThan8~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N8
cycloneive_lcell_comb \mySystem|LessThan8~9 (
// Equation(s):
// \mySystem|LessThan8~9_cout  = CARRY((\my_vga_xy_controller|xCounter [6] & (\mySystem|myGhost|x [4] & !\mySystem|LessThan8~7_cout )) # (!\my_vga_xy_controller|xCounter [6] & ((\mySystem|myGhost|x [4]) # (!\mySystem|LessThan8~7_cout ))))

	.dataa(\my_vga_xy_controller|xCounter [6]),
	.datab(\mySystem|myGhost|x [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan8~7_cout ),
	.combout(),
	.cout(\mySystem|LessThan8~9_cout ));
// synopsys translate_off
defparam \mySystem|LessThan8~9 .lut_mask = 16'h004D;
defparam \mySystem|LessThan8~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N10
cycloneive_lcell_comb \mySystem|LessThan8~11 (
// Equation(s):
// \mySystem|LessThan8~11_cout  = CARRY((\my_vga_xy_controller|xCounter [7] & ((\mySystem|myGhost|x [5]) # (!\mySystem|LessThan8~9_cout ))) # (!\my_vga_xy_controller|xCounter [7] & (\mySystem|myGhost|x [5] & !\mySystem|LessThan8~9_cout )))

	.dataa(\my_vga_xy_controller|xCounter [7]),
	.datab(\mySystem|myGhost|x [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan8~9_cout ),
	.combout(),
	.cout(\mySystem|LessThan8~11_cout ));
// synopsys translate_off
defparam \mySystem|LessThan8~11 .lut_mask = 16'h008E;
defparam \mySystem|LessThan8~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N12
cycloneive_lcell_comb \mySystem|LessThan8~13 (
// Equation(s):
// \mySystem|LessThan8~13_cout  = CARRY((\my_vga_xy_controller|xCounter [8] & (\mySystem|myGhost|x [6] & !\mySystem|LessThan8~11_cout )) # (!\my_vga_xy_controller|xCounter [8] & ((\mySystem|myGhost|x [6]) # (!\mySystem|LessThan8~11_cout ))))

	.dataa(\my_vga_xy_controller|xCounter [8]),
	.datab(\mySystem|myGhost|x [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan8~11_cout ),
	.combout(),
	.cout(\mySystem|LessThan8~13_cout ));
// synopsys translate_off
defparam \mySystem|LessThan8~13 .lut_mask = 16'h004D;
defparam \mySystem|LessThan8~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N14
cycloneive_lcell_comb \mySystem|LessThan8~14 (
// Equation(s):
// \mySystem|LessThan8~14_combout  = (\mySystem|myGhost|x [7] & ((\mySystem|LessThan8~13_cout ) # (!\my_vga_xy_controller|xCounter [9]))) # (!\mySystem|myGhost|x [7] & (!\my_vga_xy_controller|xCounter [9] & \mySystem|LessThan8~13_cout ))

	.dataa(\mySystem|myGhost|x [7]),
	.datab(\my_vga_xy_controller|xCounter [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\mySystem|LessThan8~13_cout ),
	.combout(\mySystem|LessThan8~14_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|LessThan8~14 .lut_mask = 16'hB2B2;
defparam \mySystem|LessThan8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N0
cycloneive_lcell_comb \mySystem|Add9~5 (
// Equation(s):
// \mySystem|Add9~5_combout  = (\mySystem|Add9~0_combout  & \mySystem|myGhost|y [6])

	.dataa(\mySystem|Add9~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mySystem|myGhost|y [6]),
	.cin(gnd),
	.combout(\mySystem|Add9~5_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|Add9~5 .lut_mask = 16'hAA00;
defparam \mySystem|Add9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N18
cycloneive_lcell_comb \mySystem|LessThan10~1 (
// Equation(s):
// \mySystem|LessThan10~1_cout  = CARRY((!\my_vga_xy_controller|yCounter [2] & \mySystem|myGhost|y [0]))

	.dataa(\my_vga_xy_controller|yCounter [2]),
	.datab(\mySystem|myGhost|y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\mySystem|LessThan10~1_cout ));
// synopsys translate_off
defparam \mySystem|LessThan10~1 .lut_mask = 16'h0044;
defparam \mySystem|LessThan10~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N20
cycloneive_lcell_comb \mySystem|LessThan10~3 (
// Equation(s):
// \mySystem|LessThan10~3_cout  = CARRY((\my_vga_xy_controller|yCounter [3] & ((!\mySystem|LessThan10~1_cout ) # (!\mySystem|myGhost|y [1]))) # (!\my_vga_xy_controller|yCounter [3] & (!\mySystem|myGhost|y [1] & !\mySystem|LessThan10~1_cout )))

	.dataa(\my_vga_xy_controller|yCounter [3]),
	.datab(\mySystem|myGhost|y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan10~1_cout ),
	.combout(),
	.cout(\mySystem|LessThan10~3_cout ));
// synopsys translate_off
defparam \mySystem|LessThan10~3 .lut_mask = 16'h002B;
defparam \mySystem|LessThan10~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N22
cycloneive_lcell_comb \mySystem|LessThan10~5 (
// Equation(s):
// \mySystem|LessThan10~5_cout  = CARRY((\mySystem|myGhost|y [2] & ((!\mySystem|LessThan10~3_cout ) # (!\my_vga_xy_controller|yCounter [4]))) # (!\mySystem|myGhost|y [2] & (!\my_vga_xy_controller|yCounter [4] & !\mySystem|LessThan10~3_cout )))

	.dataa(\mySystem|myGhost|y [2]),
	.datab(\my_vga_xy_controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan10~3_cout ),
	.combout(),
	.cout(\mySystem|LessThan10~5_cout ));
// synopsys translate_off
defparam \mySystem|LessThan10~5 .lut_mask = 16'h002B;
defparam \mySystem|LessThan10~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N24
cycloneive_lcell_comb \mySystem|LessThan10~7 (
// Equation(s):
// \mySystem|LessThan10~7_cout  = CARRY((\mySystem|myGhost|y [3] & ((\my_vga_xy_controller|yCounter [5]) # (!\mySystem|LessThan10~5_cout ))) # (!\mySystem|myGhost|y [3] & (\my_vga_xy_controller|yCounter [5] & !\mySystem|LessThan10~5_cout )))

	.dataa(\mySystem|myGhost|y [3]),
	.datab(\my_vga_xy_controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan10~5_cout ),
	.combout(),
	.cout(\mySystem|LessThan10~7_cout ));
// synopsys translate_off
defparam \mySystem|LessThan10~7 .lut_mask = 16'h008E;
defparam \mySystem|LessThan10~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N26
cycloneive_lcell_comb \mySystem|LessThan10~9 (
// Equation(s):
// \mySystem|LessThan10~9_cout  = CARRY((\my_vga_xy_controller|yCounter [6] & (\mySystem|myGhost|y [4] & !\mySystem|LessThan10~7_cout )) # (!\my_vga_xy_controller|yCounter [6] & ((\mySystem|myGhost|y [4]) # (!\mySystem|LessThan10~7_cout ))))

	.dataa(\my_vga_xy_controller|yCounter [6]),
	.datab(\mySystem|myGhost|y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan10~7_cout ),
	.combout(),
	.cout(\mySystem|LessThan10~9_cout ));
// synopsys translate_off
defparam \mySystem|LessThan10~9 .lut_mask = 16'h004D;
defparam \mySystem|LessThan10~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N28
cycloneive_lcell_comb \mySystem|LessThan10~11 (
// Equation(s):
// \mySystem|LessThan10~11_cout  = CARRY((\my_vga_xy_controller|yCounter [7] & ((\mySystem|myGhost|y [5]) # (!\mySystem|LessThan10~9_cout ))) # (!\my_vga_xy_controller|yCounter [7] & (\mySystem|myGhost|y [5] & !\mySystem|LessThan10~9_cout )))

	.dataa(\my_vga_xy_controller|yCounter [7]),
	.datab(\mySystem|myGhost|y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan10~9_cout ),
	.combout(),
	.cout(\mySystem|LessThan10~11_cout ));
// synopsys translate_off
defparam \mySystem|LessThan10~11 .lut_mask = 16'h008E;
defparam \mySystem|LessThan10~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N30
cycloneive_lcell_comb \mySystem|LessThan10~12 (
// Equation(s):
// \mySystem|LessThan10~12_combout  = (\my_vga_xy_controller|yCounter [8] & (!\mySystem|LessThan10~11_cout  & \mySystem|myGhost|y [6])) # (!\my_vga_xy_controller|yCounter [8] & ((\mySystem|myGhost|y [6]) # (!\mySystem|LessThan10~11_cout )))

	.dataa(\my_vga_xy_controller|yCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mySystem|myGhost|y [6]),
	.cin(\mySystem|LessThan10~11_cout ),
	.combout(\mySystem|LessThan10~12_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|LessThan10~12 .lut_mask = 16'h5F05;
defparam \mySystem|LessThan10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N4
cycloneive_lcell_comb \mySystem|LessThan11~1 (
// Equation(s):
// \mySystem|LessThan11~1_cout  = CARRY((!\my_vga_xy_controller|yCounter [2] & \mySystem|myGhost|y [0]))

	.dataa(\my_vga_xy_controller|yCounter [2]),
	.datab(\mySystem|myGhost|y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\mySystem|LessThan11~1_cout ));
// synopsys translate_off
defparam \mySystem|LessThan11~1 .lut_mask = 16'h0044;
defparam \mySystem|LessThan11~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N6
cycloneive_lcell_comb \mySystem|LessThan11~3 (
// Equation(s):
// \mySystem|LessThan11~3_cout  = CARRY((\my_vga_xy_controller|yCounter [3] & ((!\mySystem|LessThan11~1_cout ) # (!\mySystem|myGhost|y [1]))) # (!\my_vga_xy_controller|yCounter [3] & (!\mySystem|myGhost|y [1] & !\mySystem|LessThan11~1_cout )))

	.dataa(\my_vga_xy_controller|yCounter [3]),
	.datab(\mySystem|myGhost|y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan11~1_cout ),
	.combout(),
	.cout(\mySystem|LessThan11~3_cout ));
// synopsys translate_off
defparam \mySystem|LessThan11~3 .lut_mask = 16'h002B;
defparam \mySystem|LessThan11~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N8
cycloneive_lcell_comb \mySystem|LessThan11~5 (
// Equation(s):
// \mySystem|LessThan11~5_cout  = CARRY((\mySystem|myGhost|y [2] & (!\my_vga_xy_controller|yCounter [4] & !\mySystem|LessThan11~3_cout )) # (!\mySystem|myGhost|y [2] & ((!\mySystem|LessThan11~3_cout ) # (!\my_vga_xy_controller|yCounter [4]))))

	.dataa(\mySystem|myGhost|y [2]),
	.datab(\my_vga_xy_controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan11~3_cout ),
	.combout(),
	.cout(\mySystem|LessThan11~5_cout ));
// synopsys translate_off
defparam \mySystem|LessThan11~5 .lut_mask = 16'h0017;
defparam \mySystem|LessThan11~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N10
cycloneive_lcell_comb \mySystem|LessThan11~7 (
// Equation(s):
// \mySystem|LessThan11~7_cout  = CARRY((\mySystem|Add9~4_combout  & (\my_vga_xy_controller|yCounter [5] & !\mySystem|LessThan11~5_cout )) # (!\mySystem|Add9~4_combout  & ((\my_vga_xy_controller|yCounter [5]) # (!\mySystem|LessThan11~5_cout ))))

	.dataa(\mySystem|Add9~4_combout ),
	.datab(\my_vga_xy_controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan11~5_cout ),
	.combout(),
	.cout(\mySystem|LessThan11~7_cout ));
// synopsys translate_off
defparam \mySystem|LessThan11~7 .lut_mask = 16'h004D;
defparam \mySystem|LessThan11~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N12
cycloneive_lcell_comb \mySystem|LessThan11~9 (
// Equation(s):
// \mySystem|LessThan11~9_cout  = CARRY((\my_vga_xy_controller|yCounter [6] & (\mySystem|Add9~3_combout  & !\mySystem|LessThan11~7_cout )) # (!\my_vga_xy_controller|yCounter [6] & ((\mySystem|Add9~3_combout ) # (!\mySystem|LessThan11~7_cout ))))

	.dataa(\my_vga_xy_controller|yCounter [6]),
	.datab(\mySystem|Add9~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan11~7_cout ),
	.combout(),
	.cout(\mySystem|LessThan11~9_cout ));
// synopsys translate_off
defparam \mySystem|LessThan11~9 .lut_mask = 16'h004D;
defparam \mySystem|LessThan11~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N14
cycloneive_lcell_comb \mySystem|LessThan11~11 (
// Equation(s):
// \mySystem|LessThan11~11_cout  = CARRY((\my_vga_xy_controller|yCounter [7] & ((!\mySystem|LessThan11~9_cout ) # (!\mySystem|Add9~2_combout ))) # (!\my_vga_xy_controller|yCounter [7] & (!\mySystem|Add9~2_combout  & !\mySystem|LessThan11~9_cout )))

	.dataa(\my_vga_xy_controller|yCounter [7]),
	.datab(\mySystem|Add9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan11~9_cout ),
	.combout(),
	.cout(\mySystem|LessThan11~11_cout ));
// synopsys translate_off
defparam \mySystem|LessThan11~11 .lut_mask = 16'h002B;
defparam \mySystem|LessThan11~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N16
cycloneive_lcell_comb \mySystem|LessThan11~12 (
// Equation(s):
// \mySystem|LessThan11~12_combout  = (\my_vga_xy_controller|yCounter [8] & (!\mySystem|LessThan11~11_cout  & \mySystem|Add9~1_combout )) # (!\my_vga_xy_controller|yCounter [8] & ((\mySystem|Add9~1_combout ) # (!\mySystem|LessThan11~11_cout )))

	.dataa(\my_vga_xy_controller|yCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mySystem|Add9~1_combout ),
	.cin(\mySystem|LessThan11~11_cout ),
	.combout(\mySystem|LessThan11~12_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|LessThan11~12 .lut_mask = 16'h5F05;
defparam \mySystem|LessThan11~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N0
cycloneive_lcell_comb \mySystem|color_vga[2]~5 (
// Equation(s):
// \mySystem|color_vga[2]~5_combout  = (!\mySystem|LessThan8~14_combout  & (!\mySystem|LessThan10~12_combout  & ((\mySystem|Add9~5_combout ) # (\mySystem|LessThan11~12_combout ))))

	.dataa(\mySystem|LessThan8~14_combout ),
	.datab(\mySystem|Add9~5_combout ),
	.datac(\mySystem|LessThan10~12_combout ),
	.datad(\mySystem|LessThan11~12_combout ),
	.cin(gnd),
	.combout(\mySystem|color_vga[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|color_vga[2]~5 .lut_mask = 16'h0504;
defparam \mySystem|color_vga[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N16
cycloneive_lcell_comb \mySystem|LessThan9~1 (
// Equation(s):
// \mySystem|LessThan9~1_cout  = CARRY((\mySystem|myGhost|x [0] & !\my_vga_xy_controller|xCounter [2]))

	.dataa(\mySystem|myGhost|x [0]),
	.datab(\my_vga_xy_controller|xCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\mySystem|LessThan9~1_cout ));
// synopsys translate_off
defparam \mySystem|LessThan9~1 .lut_mask = 16'h0022;
defparam \mySystem|LessThan9~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N18
cycloneive_lcell_comb \mySystem|LessThan9~3 (
// Equation(s):
// \mySystem|LessThan9~3_cout  = CARRY((\my_vga_xy_controller|xCounter [3] & ((!\mySystem|LessThan9~1_cout ) # (!\mySystem|myGhost|x [1]))) # (!\my_vga_xy_controller|xCounter [3] & (!\mySystem|myGhost|x [1] & !\mySystem|LessThan9~1_cout )))

	.dataa(\my_vga_xy_controller|xCounter [3]),
	.datab(\mySystem|myGhost|x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan9~1_cout ),
	.combout(),
	.cout(\mySystem|LessThan9~3_cout ));
// synopsys translate_off
defparam \mySystem|LessThan9~3 .lut_mask = 16'h002B;
defparam \mySystem|LessThan9~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N20
cycloneive_lcell_comb \mySystem|LessThan9~5 (
// Equation(s):
// \mySystem|LessThan9~5_cout  = CARRY((\mySystem|myGhost|x [2] & (!\my_vga_xy_controller|xCounter [4] & !\mySystem|LessThan9~3_cout )) # (!\mySystem|myGhost|x [2] & ((!\mySystem|LessThan9~3_cout ) # (!\my_vga_xy_controller|xCounter [4]))))

	.dataa(\mySystem|myGhost|x [2]),
	.datab(\my_vga_xy_controller|xCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan9~3_cout ),
	.combout(),
	.cout(\mySystem|LessThan9~5_cout ));
// synopsys translate_off
defparam \mySystem|LessThan9~5 .lut_mask = 16'h0017;
defparam \mySystem|LessThan9~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N22
cycloneive_lcell_comb \mySystem|LessThan9~7 (
// Equation(s):
// \mySystem|LessThan9~7_cout  = CARRY((\mySystem|Add8~5_combout  & (\my_vga_xy_controller|xCounter [5] & !\mySystem|LessThan9~5_cout )) # (!\mySystem|Add8~5_combout  & ((\my_vga_xy_controller|xCounter [5]) # (!\mySystem|LessThan9~5_cout ))))

	.dataa(\mySystem|Add8~5_combout ),
	.datab(\my_vga_xy_controller|xCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan9~5_cout ),
	.combout(),
	.cout(\mySystem|LessThan9~7_cout ));
// synopsys translate_off
defparam \mySystem|LessThan9~7 .lut_mask = 16'h004D;
defparam \mySystem|LessThan9~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N24
cycloneive_lcell_comb \mySystem|LessThan9~9 (
// Equation(s):
// \mySystem|LessThan9~9_cout  = CARRY((\my_vga_xy_controller|xCounter [6] & (\mySystem|Add8~4_combout  & !\mySystem|LessThan9~7_cout )) # (!\my_vga_xy_controller|xCounter [6] & ((\mySystem|Add8~4_combout ) # (!\mySystem|LessThan9~7_cout ))))

	.dataa(\my_vga_xy_controller|xCounter [6]),
	.datab(\mySystem|Add8~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan9~7_cout ),
	.combout(),
	.cout(\mySystem|LessThan9~9_cout ));
// synopsys translate_off
defparam \mySystem|LessThan9~9 .lut_mask = 16'h004D;
defparam \mySystem|LessThan9~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N26
cycloneive_lcell_comb \mySystem|LessThan9~11 (
// Equation(s):
// \mySystem|LessThan9~11_cout  = CARRY((\mySystem|Add8~3_combout  & (\my_vga_xy_controller|xCounter [7] & !\mySystem|LessThan9~9_cout )) # (!\mySystem|Add8~3_combout  & ((\my_vga_xy_controller|xCounter [7]) # (!\mySystem|LessThan9~9_cout ))))

	.dataa(\mySystem|Add8~3_combout ),
	.datab(\my_vga_xy_controller|xCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan9~9_cout ),
	.combout(),
	.cout(\mySystem|LessThan9~11_cout ));
// synopsys translate_off
defparam \mySystem|LessThan9~11 .lut_mask = 16'h004D;
defparam \mySystem|LessThan9~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N28
cycloneive_lcell_comb \mySystem|LessThan9~13 (
// Equation(s):
// \mySystem|LessThan9~13_cout  = CARRY((\my_vga_xy_controller|xCounter [8] & (\mySystem|Add8~2_combout  & !\mySystem|LessThan9~11_cout )) # (!\my_vga_xy_controller|xCounter [8] & ((\mySystem|Add8~2_combout ) # (!\mySystem|LessThan9~11_cout ))))

	.dataa(\my_vga_xy_controller|xCounter [8]),
	.datab(\mySystem|Add8~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|LessThan9~11_cout ),
	.combout(),
	.cout(\mySystem|LessThan9~13_cout ));
// synopsys translate_off
defparam \mySystem|LessThan9~13 .lut_mask = 16'h004D;
defparam \mySystem|LessThan9~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N30
cycloneive_lcell_comb \mySystem|LessThan9~14 (
// Equation(s):
// \mySystem|LessThan9~14_combout  = (\mySystem|Add8~1_combout  & ((\mySystem|LessThan9~13_cout ) # (!\my_vga_xy_controller|xCounter [9]))) # (!\mySystem|Add8~1_combout  & (\mySystem|LessThan9~13_cout  & !\my_vga_xy_controller|xCounter [9]))

	.dataa(gnd),
	.datab(\mySystem|Add8~1_combout ),
	.datac(gnd),
	.datad(\my_vga_xy_controller|xCounter [9]),
	.cin(\mySystem|LessThan9~13_cout ),
	.combout(\mySystem|LessThan9~14_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|LessThan9~14 .lut_mask = 16'hC0FC;
defparam \mySystem|LessThan9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y40_N28
cycloneive_lcell_comb \mySystem|color_vga[2]~4 (
// Equation(s):
// \mySystem|color_vga[2]~4_combout  = (\mySystem|LessThan9~14_combout ) # ((\mySystem|Add8~0_combout  & (\mySystem|myGhost|x [7] & \mySystem|myGhost|x [6])))

	.dataa(\mySystem|Add8~0_combout ),
	.datab(\mySystem|LessThan9~14_combout ),
	.datac(\mySystem|myGhost|x [7]),
	.datad(\mySystem|myGhost|x [6]),
	.cin(gnd),
	.combout(\mySystem|color_vga[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|color_vga[2]~4 .lut_mask = 16'hECCC;
defparam \mySystem|color_vga[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y40_N14
cycloneive_lcell_comb \mySystem|color_vga[2]~6 (
// Equation(s):
// \mySystem|color_vga[2]~6_combout  = (!\mySystem|myProcessor|myController|state.GAMEOVER~q  & (((\mySystem|color_vga[2]~5_combout  & \mySystem|color_vga[2]~4_combout )) # (!\mySystem|myProcessor|myController|state.OPENING_SCREEN~q )))

	.dataa(\mySystem|color_vga[2]~5_combout ),
	.datab(\mySystem|color_vga[2]~4_combout ),
	.datac(\mySystem|myProcessor|myController|state.GAMEOVER~q ),
	.datad(\mySystem|myProcessor|myController|state.OPENING_SCREEN~q ),
	.cin(gnd),
	.combout(\mySystem|color_vga[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|color_vga[2]~6 .lut_mask = 16'h080F;
defparam \mySystem|color_vga[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N10
cycloneive_lcell_comb \mySystem|myBackground_rom|Add0~0 (
// Equation(s):
// \mySystem|myBackground_rom|Add0~0_combout  = (\my_vga_xy_controller|yCounter [2] & (\my_vga_xy_controller|yCounter [4] $ (VCC))) # (!\my_vga_xy_controller|yCounter [2] & (\my_vga_xy_controller|yCounter [4] & VCC))
// \mySystem|myBackground_rom|Add0~1  = CARRY((\my_vga_xy_controller|yCounter [2] & \my_vga_xy_controller|yCounter [4]))

	.dataa(\my_vga_xy_controller|yCounter [2]),
	.datab(\my_vga_xy_controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mySystem|myBackground_rom|Add0~0_combout ),
	.cout(\mySystem|myBackground_rom|Add0~1 ));
// synopsys translate_off
defparam \mySystem|myBackground_rom|Add0~0 .lut_mask = 16'h6688;
defparam \mySystem|myBackground_rom|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N12
cycloneive_lcell_comb \mySystem|myBackground_rom|Add0~2 (
// Equation(s):
// \mySystem|myBackground_rom|Add0~2_combout  = (\my_vga_xy_controller|yCounter [3] & ((\my_vga_xy_controller|yCounter [5] & (\mySystem|myBackground_rom|Add0~1  & VCC)) # (!\my_vga_xy_controller|yCounter [5] & (!\mySystem|myBackground_rom|Add0~1 )))) # 
// (!\my_vga_xy_controller|yCounter [3] & ((\my_vga_xy_controller|yCounter [5] & (!\mySystem|myBackground_rom|Add0~1 )) # (!\my_vga_xy_controller|yCounter [5] & ((\mySystem|myBackground_rom|Add0~1 ) # (GND)))))
// \mySystem|myBackground_rom|Add0~3  = CARRY((\my_vga_xy_controller|yCounter [3] & (!\my_vga_xy_controller|yCounter [5] & !\mySystem|myBackground_rom|Add0~1 )) # (!\my_vga_xy_controller|yCounter [3] & ((!\mySystem|myBackground_rom|Add0~1 ) # 
// (!\my_vga_xy_controller|yCounter [5]))))

	.dataa(\my_vga_xy_controller|yCounter [3]),
	.datab(\my_vga_xy_controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myBackground_rom|Add0~1 ),
	.combout(\mySystem|myBackground_rom|Add0~2_combout ),
	.cout(\mySystem|myBackground_rom|Add0~3 ));
// synopsys translate_off
defparam \mySystem|myBackground_rom|Add0~2 .lut_mask = 16'h9617;
defparam \mySystem|myBackground_rom|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N14
cycloneive_lcell_comb \mySystem|myBackground_rom|Add0~4 (
// Equation(s):
// \mySystem|myBackground_rom|Add0~4_combout  = ((\my_vga_xy_controller|yCounter [4] $ (\my_vga_xy_controller|yCounter [6] $ (!\mySystem|myBackground_rom|Add0~3 )))) # (GND)
// \mySystem|myBackground_rom|Add0~5  = CARRY((\my_vga_xy_controller|yCounter [4] & ((\my_vga_xy_controller|yCounter [6]) # (!\mySystem|myBackground_rom|Add0~3 ))) # (!\my_vga_xy_controller|yCounter [4] & (\my_vga_xy_controller|yCounter [6] & 
// !\mySystem|myBackground_rom|Add0~3 )))

	.dataa(\my_vga_xy_controller|yCounter [4]),
	.datab(\my_vga_xy_controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myBackground_rom|Add0~3 ),
	.combout(\mySystem|myBackground_rom|Add0~4_combout ),
	.cout(\mySystem|myBackground_rom|Add0~5 ));
// synopsys translate_off
defparam \mySystem|myBackground_rom|Add0~4 .lut_mask = 16'h698E;
defparam \mySystem|myBackground_rom|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N16
cycloneive_lcell_comb \mySystem|myBackground_rom|Add0~6 (
// Equation(s):
// \mySystem|myBackground_rom|Add0~6_combout  = (\my_vga_xy_controller|yCounter [7] & ((\my_vga_xy_controller|yCounter [5] & (\mySystem|myBackground_rom|Add0~5  & VCC)) # (!\my_vga_xy_controller|yCounter [5] & (!\mySystem|myBackground_rom|Add0~5 )))) # 
// (!\my_vga_xy_controller|yCounter [7] & ((\my_vga_xy_controller|yCounter [5] & (!\mySystem|myBackground_rom|Add0~5 )) # (!\my_vga_xy_controller|yCounter [5] & ((\mySystem|myBackground_rom|Add0~5 ) # (GND)))))
// \mySystem|myBackground_rom|Add0~7  = CARRY((\my_vga_xy_controller|yCounter [7] & (!\my_vga_xy_controller|yCounter [5] & !\mySystem|myBackground_rom|Add0~5 )) # (!\my_vga_xy_controller|yCounter [7] & ((!\mySystem|myBackground_rom|Add0~5 ) # 
// (!\my_vga_xy_controller|yCounter [5]))))

	.dataa(\my_vga_xy_controller|yCounter [7]),
	.datab(\my_vga_xy_controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myBackground_rom|Add0~5 ),
	.combout(\mySystem|myBackground_rom|Add0~6_combout ),
	.cout(\mySystem|myBackground_rom|Add0~7 ));
// synopsys translate_off
defparam \mySystem|myBackground_rom|Add0~6 .lut_mask = 16'h9617;
defparam \mySystem|myBackground_rom|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N18
cycloneive_lcell_comb \mySystem|myBackground_rom|Add0~8 (
// Equation(s):
// \mySystem|myBackground_rom|Add0~8_combout  = ((\my_vga_xy_controller|yCounter [6] $ (\my_vga_xy_controller|yCounter [8] $ (!\mySystem|myBackground_rom|Add0~7 )))) # (GND)
// \mySystem|myBackground_rom|Add0~9  = CARRY((\my_vga_xy_controller|yCounter [6] & ((\my_vga_xy_controller|yCounter [8]) # (!\mySystem|myBackground_rom|Add0~7 ))) # (!\my_vga_xy_controller|yCounter [6] & (\my_vga_xy_controller|yCounter [8] & 
// !\mySystem|myBackground_rom|Add0~7 )))

	.dataa(\my_vga_xy_controller|yCounter [6]),
	.datab(\my_vga_xy_controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myBackground_rom|Add0~7 ),
	.combout(\mySystem|myBackground_rom|Add0~8_combout ),
	.cout(\mySystem|myBackground_rom|Add0~9 ));
// synopsys translate_off
defparam \mySystem|myBackground_rom|Add0~8 .lut_mask = 16'h698E;
defparam \mySystem|myBackground_rom|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N20
cycloneive_lcell_comb \mySystem|myBackground_rom|Add0~10 (
// Equation(s):
// \mySystem|myBackground_rom|Add0~10_combout  = (\my_vga_xy_controller|yCounter [7] & (!\mySystem|myBackground_rom|Add0~9 )) # (!\my_vga_xy_controller|yCounter [7] & ((\mySystem|myBackground_rom|Add0~9 ) # (GND)))
// \mySystem|myBackground_rom|Add0~11  = CARRY((!\mySystem|myBackground_rom|Add0~9 ) # (!\my_vga_xy_controller|yCounter [7]))

	.dataa(\my_vga_xy_controller|yCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myBackground_rom|Add0~9 ),
	.combout(\mySystem|myBackground_rom|Add0~10_combout ),
	.cout(\mySystem|myBackground_rom|Add0~11 ));
// synopsys translate_off
defparam \mySystem|myBackground_rom|Add0~10 .lut_mask = 16'h5A5F;
defparam \mySystem|myBackground_rom|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N22
cycloneive_lcell_comb \mySystem|myBackground_rom|Add0~12 (
// Equation(s):
// \mySystem|myBackground_rom|Add0~12_combout  = (\my_vga_xy_controller|yCounter [8] & (\mySystem|myBackground_rom|Add0~11  $ (GND))) # (!\my_vga_xy_controller|yCounter [8] & (!\mySystem|myBackground_rom|Add0~11  & VCC))
// \mySystem|myBackground_rom|Add0~13  = CARRY((\my_vga_xy_controller|yCounter [8] & !\mySystem|myBackground_rom|Add0~11 ))

	.dataa(gnd),
	.datab(\my_vga_xy_controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myBackground_rom|Add0~11 ),
	.combout(\mySystem|myBackground_rom|Add0~12_combout ),
	.cout(\mySystem|myBackground_rom|Add0~13 ));
// synopsys translate_off
defparam \mySystem|myBackground_rom|Add0~12 .lut_mask = 16'hC30C;
defparam \mySystem|myBackground_rom|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N24
cycloneive_lcell_comb \mySystem|myBackground_rom|Add0~14 (
// Equation(s):
// \mySystem|myBackground_rom|Add0~14_combout  = \mySystem|myBackground_rom|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\mySystem|myBackground_rom|Add0~13 ),
	.combout(\mySystem|myBackground_rom|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myBackground_rom|Add0~14 .lut_mask = 16'hF0F0;
defparam \mySystem|myBackground_rom|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N8
cycloneive_lcell_comb \mySystem|myBackground_rom|addr[5]~0 (
// Equation(s):
// \mySystem|myBackground_rom|addr[5]~0_combout  = (\my_vga_xy_controller|xCounter [7] & (\my_vga_xy_controller|yCounter [2] $ (VCC))) # (!\my_vga_xy_controller|xCounter [7] & (\my_vga_xy_controller|yCounter [2] & VCC))
// \mySystem|myBackground_rom|addr[5]~1  = CARRY((\my_vga_xy_controller|xCounter [7] & \my_vga_xy_controller|yCounter [2]))

	.dataa(\my_vga_xy_controller|xCounter [7]),
	.datab(\my_vga_xy_controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mySystem|myBackground_rom|addr[5]~0_combout ),
	.cout(\mySystem|myBackground_rom|addr[5]~1 ));
// synopsys translate_off
defparam \mySystem|myBackground_rom|addr[5]~0 .lut_mask = 16'h6688;
defparam \mySystem|myBackground_rom|addr[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N10
cycloneive_lcell_comb \mySystem|myBackground_rom|addr[6]~2 (
// Equation(s):
// \mySystem|myBackground_rom|addr[6]~2_combout  = (\my_vga_xy_controller|yCounter [3] & ((\my_vga_xy_controller|xCounter [8] & (\mySystem|myBackground_rom|addr[5]~1  & VCC)) # (!\my_vga_xy_controller|xCounter [8] & (!\mySystem|myBackground_rom|addr[5]~1 
// )))) # (!\my_vga_xy_controller|yCounter [3] & ((\my_vga_xy_controller|xCounter [8] & (!\mySystem|myBackground_rom|addr[5]~1 )) # (!\my_vga_xy_controller|xCounter [8] & ((\mySystem|myBackground_rom|addr[5]~1 ) # (GND)))))
// \mySystem|myBackground_rom|addr[6]~3  = CARRY((\my_vga_xy_controller|yCounter [3] & (!\my_vga_xy_controller|xCounter [8] & !\mySystem|myBackground_rom|addr[5]~1 )) # (!\my_vga_xy_controller|yCounter [3] & ((!\mySystem|myBackground_rom|addr[5]~1 ) # 
// (!\my_vga_xy_controller|xCounter [8]))))

	.dataa(\my_vga_xy_controller|yCounter [3]),
	.datab(\my_vga_xy_controller|xCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myBackground_rom|addr[5]~1 ),
	.combout(\mySystem|myBackground_rom|addr[6]~2_combout ),
	.cout(\mySystem|myBackground_rom|addr[6]~3 ));
// synopsys translate_off
defparam \mySystem|myBackground_rom|addr[6]~2 .lut_mask = 16'h9617;
defparam \mySystem|myBackground_rom|addr[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N12
cycloneive_lcell_comb \mySystem|myBackground_rom|addr[7]~4 (
// Equation(s):
// \mySystem|myBackground_rom|addr[7]~4_combout  = ((\mySystem|myBackground_rom|Add0~0_combout  $ (\my_vga_xy_controller|xCounter [9] $ (!\mySystem|myBackground_rom|addr[6]~3 )))) # (GND)
// \mySystem|myBackground_rom|addr[7]~5  = CARRY((\mySystem|myBackground_rom|Add0~0_combout  & ((\my_vga_xy_controller|xCounter [9]) # (!\mySystem|myBackground_rom|addr[6]~3 ))) # (!\mySystem|myBackground_rom|Add0~0_combout  & (\my_vga_xy_controller|xCounter 
// [9] & !\mySystem|myBackground_rom|addr[6]~3 )))

	.dataa(\mySystem|myBackground_rom|Add0~0_combout ),
	.datab(\my_vga_xy_controller|xCounter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myBackground_rom|addr[6]~3 ),
	.combout(\mySystem|myBackground_rom|addr[7]~4_combout ),
	.cout(\mySystem|myBackground_rom|addr[7]~5 ));
// synopsys translate_off
defparam \mySystem|myBackground_rom|addr[7]~4 .lut_mask = 16'h698E;
defparam \mySystem|myBackground_rom|addr[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N14
cycloneive_lcell_comb \mySystem|myBackground_rom|addr[8]~6 (
// Equation(s):
// \mySystem|myBackground_rom|addr[8]~6_combout  = (\mySystem|myBackground_rom|Add0~2_combout  & (!\mySystem|myBackground_rom|addr[7]~5 )) # (!\mySystem|myBackground_rom|Add0~2_combout  & ((\mySystem|myBackground_rom|addr[7]~5 ) # (GND)))
// \mySystem|myBackground_rom|addr[8]~7  = CARRY((!\mySystem|myBackground_rom|addr[7]~5 ) # (!\mySystem|myBackground_rom|Add0~2_combout ))

	.dataa(\mySystem|myBackground_rom|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myBackground_rom|addr[7]~5 ),
	.combout(\mySystem|myBackground_rom|addr[8]~6_combout ),
	.cout(\mySystem|myBackground_rom|addr[8]~7 ));
// synopsys translate_off
defparam \mySystem|myBackground_rom|addr[8]~6 .lut_mask = 16'h5A5F;
defparam \mySystem|myBackground_rom|addr[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N16
cycloneive_lcell_comb \mySystem|myBackground_rom|addr[9]~8 (
// Equation(s):
// \mySystem|myBackground_rom|addr[9]~8_combout  = (\mySystem|myBackground_rom|Add0~4_combout  & (\mySystem|myBackground_rom|addr[8]~7  $ (GND))) # (!\mySystem|myBackground_rom|Add0~4_combout  & (!\mySystem|myBackground_rom|addr[8]~7  & VCC))
// \mySystem|myBackground_rom|addr[9]~9  = CARRY((\mySystem|myBackground_rom|Add0~4_combout  & !\mySystem|myBackground_rom|addr[8]~7 ))

	.dataa(\mySystem|myBackground_rom|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myBackground_rom|addr[8]~7 ),
	.combout(\mySystem|myBackground_rom|addr[9]~8_combout ),
	.cout(\mySystem|myBackground_rom|addr[9]~9 ));
// synopsys translate_off
defparam \mySystem|myBackground_rom|addr[9]~8 .lut_mask = 16'hA50A;
defparam \mySystem|myBackground_rom|addr[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N18
cycloneive_lcell_comb \mySystem|myBackground_rom|addr[10]~10 (
// Equation(s):
// \mySystem|myBackground_rom|addr[10]~10_combout  = (\mySystem|myBackground_rom|Add0~6_combout  & (!\mySystem|myBackground_rom|addr[9]~9 )) # (!\mySystem|myBackground_rom|Add0~6_combout  & ((\mySystem|myBackground_rom|addr[9]~9 ) # (GND)))
// \mySystem|myBackground_rom|addr[10]~11  = CARRY((!\mySystem|myBackground_rom|addr[9]~9 ) # (!\mySystem|myBackground_rom|Add0~6_combout ))

	.dataa(\mySystem|myBackground_rom|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myBackground_rom|addr[9]~9 ),
	.combout(\mySystem|myBackground_rom|addr[10]~10_combout ),
	.cout(\mySystem|myBackground_rom|addr[10]~11 ));
// synopsys translate_off
defparam \mySystem|myBackground_rom|addr[10]~10 .lut_mask = 16'h5A5F;
defparam \mySystem|myBackground_rom|addr[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N20
cycloneive_lcell_comb \mySystem|myBackground_rom|addr[11]~12 (
// Equation(s):
// \mySystem|myBackground_rom|addr[11]~12_combout  = (\mySystem|myBackground_rom|Add0~8_combout  & (\mySystem|myBackground_rom|addr[10]~11  $ (GND))) # (!\mySystem|myBackground_rom|Add0~8_combout  & (!\mySystem|myBackground_rom|addr[10]~11  & VCC))
// \mySystem|myBackground_rom|addr[11]~13  = CARRY((\mySystem|myBackground_rom|Add0~8_combout  & !\mySystem|myBackground_rom|addr[10]~11 ))

	.dataa(gnd),
	.datab(\mySystem|myBackground_rom|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myBackground_rom|addr[10]~11 ),
	.combout(\mySystem|myBackground_rom|addr[11]~12_combout ),
	.cout(\mySystem|myBackground_rom|addr[11]~13 ));
// synopsys translate_off
defparam \mySystem|myBackground_rom|addr[11]~12 .lut_mask = 16'hC30C;
defparam \mySystem|myBackground_rom|addr[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N22
cycloneive_lcell_comb \mySystem|myBackground_rom|addr[12]~14 (
// Equation(s):
// \mySystem|myBackground_rom|addr[12]~14_combout  = (\mySystem|myBackground_rom|Add0~10_combout  & (!\mySystem|myBackground_rom|addr[11]~13 )) # (!\mySystem|myBackground_rom|Add0~10_combout  & ((\mySystem|myBackground_rom|addr[11]~13 ) # (GND)))
// \mySystem|myBackground_rom|addr[12]~15  = CARRY((!\mySystem|myBackground_rom|addr[11]~13 ) # (!\mySystem|myBackground_rom|Add0~10_combout ))

	.dataa(gnd),
	.datab(\mySystem|myBackground_rom|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myBackground_rom|addr[11]~13 ),
	.combout(\mySystem|myBackground_rom|addr[12]~14_combout ),
	.cout(\mySystem|myBackground_rom|addr[12]~15 ));
// synopsys translate_off
defparam \mySystem|myBackground_rom|addr[12]~14 .lut_mask = 16'h3C3F;
defparam \mySystem|myBackground_rom|addr[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N24
cycloneive_lcell_comb \mySystem|myBackground_rom|addr[13]~16 (
// Equation(s):
// \mySystem|myBackground_rom|addr[13]~16_combout  = (\mySystem|myBackground_rom|Add0~12_combout  & (\mySystem|myBackground_rom|addr[12]~15  $ (GND))) # (!\mySystem|myBackground_rom|Add0~12_combout  & (!\mySystem|myBackground_rom|addr[12]~15  & VCC))
// \mySystem|myBackground_rom|addr[13]~17  = CARRY((\mySystem|myBackground_rom|Add0~12_combout  & !\mySystem|myBackground_rom|addr[12]~15 ))

	.dataa(gnd),
	.datab(\mySystem|myBackground_rom|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySystem|myBackground_rom|addr[12]~15 ),
	.combout(\mySystem|myBackground_rom|addr[13]~16_combout ),
	.cout(\mySystem|myBackground_rom|addr[13]~17 ));
// synopsys translate_off
defparam \mySystem|myBackground_rom|addr[13]~16 .lut_mask = 16'hC30C;
defparam \mySystem|myBackground_rom|addr[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N26
cycloneive_lcell_comb \mySystem|myBackground_rom|addr[14]~18 (
// Equation(s):
// \mySystem|myBackground_rom|addr[14]~18_combout  = \mySystem|myBackground_rom|addr[13]~17  $ (\mySystem|myBackground_rom|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mySystem|myBackground_rom|Add0~14_combout ),
	.cin(\mySystem|myBackground_rom|addr[13]~17 ),
	.combout(\mySystem|myBackground_rom|addr[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myBackground_rom|addr[14]~18 .lut_mask = 16'h0FF0;
defparam \mySystem|myBackground_rom|addr[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y46_N11
dffeas \mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mySystem|myBackground_rom|addr[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y46_N13
dffeas \mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mySystem|myBackground_rom|addr[13]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N30
cycloneive_lcell_comb \mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode63w[2] (
// Equation(s):
// \mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode63w [2] = (!\mySystem|myBackground_rom|addr[14]~18_combout  & \mySystem|myBackground_rom|addr[13]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mySystem|myBackground_rom|addr[14]~18_combout ),
	.datad(\mySystem|myBackground_rom|addr[13]~16_combout ),
	.cin(gnd),
	.combout(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode63w [2]),
	.cout());
// synopsys translate_off
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode63w[2] .lut_mask = 16'h0F00;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode63w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode63w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mySystem|myBackground_rom|addr[12]~14_combout ,\mySystem|myBackground_rom|addr[11]~12_combout ,\mySystem|myBackground_rom|addr[10]~10_combout ,\mySystem|myBackground_rom|addr[9]~8_combout ,\mySystem|myBackground_rom|addr[8]~6_combout ,
\mySystem|myBackground_rom|addr[7]~4_combout ,\mySystem|myBackground_rom|addr[6]~2_combout ,\mySystem|myBackground_rom|addr[5]~0_combout ,\my_vga_xy_controller|xCounter [6],\my_vga_xy_controller|xCounter [5],\my_vga_xy_controller|xCounter [4],
\my_vga_xy_controller|xCounter [3],\my_vga_xy_controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 .init_file = "db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "system:mySystem|background_rom:myBackground_rom|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ALTSYNCRAM";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N28
cycloneive_lcell_comb \mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode49w[2] (
// Equation(s):
// \mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode49w [2] = (!\mySystem|myBackground_rom|addr[14]~18_combout  & !\mySystem|myBackground_rom|addr[13]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mySystem|myBackground_rom|addr[14]~18_combout ),
	.datad(\mySystem|myBackground_rom|addr[13]~16_combout ),
	.cin(gnd),
	.combout(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode49w [2]),
	.cout());
// synopsys translate_off
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode49w[2] .lut_mask = 16'h000F;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode49w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode49w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mySystem|myBackground_rom|addr[12]~14_combout ,\mySystem|myBackground_rom|addr[11]~12_combout ,\mySystem|myBackground_rom|addr[10]~10_combout ,\mySystem|myBackground_rom|addr[9]~8_combout ,\mySystem|myBackground_rom|addr[8]~6_combout ,
\mySystem|myBackground_rom|addr[7]~4_combout ,\mySystem|myBackground_rom|addr[6]~2_combout ,\mySystem|myBackground_rom|addr[5]~0_combout ,\my_vga_xy_controller|xCounter [6],\my_vga_xy_controller|xCounter [5],\my_vga_xy_controller|xCounter [4],
\my_vga_xy_controller|xCounter [3],\my_vga_xy_controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "system:mySystem|background_rom:myBackground_rom|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ALTSYNCRAM";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N20
cycloneive_lcell_comb \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~0 (
// Equation(s):
// \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~0_combout  = (!\mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a [1] & ((\mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5~portadataout )) # (!\mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a [0] & ((\mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~0 .lut_mask = 16'h5140;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N2
cycloneive_lcell_comb \mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode72w[2] (
// Equation(s):
// \mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode72w [2] = (\mySystem|myBackground_rom|addr[14]~18_combout  & !\mySystem|myBackground_rom|addr[13]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mySystem|myBackground_rom|addr[14]~18_combout ),
	.datad(\mySystem|myBackground_rom|addr[13]~16_combout ),
	.cin(gnd),
	.combout(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode72w [2]),
	.cout());
// synopsys translate_off
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode72w[2] .lut_mask = 16'h00F0;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode72w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode72w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\mySystem|myBackground_rom|addr[11]~12_combout ,\mySystem|myBackground_rom|addr[10]~10_combout ,\mySystem|myBackground_rom|addr[9]~8_combout ,\mySystem|myBackground_rom|addr[8]~6_combout ,\mySystem|myBackground_rom|addr[7]~4_combout ,
\mySystem|myBackground_rom|addr[6]~2_combout ,\mySystem|myBackground_rom|addr[5]~0_combout ,\my_vga_xy_controller|xCounter [6],\my_vga_xy_controller|xCounter [5],\my_vga_xy_controller|xCounter [4],\my_vga_xy_controller|xCounter [3],\my_vga_xy_controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 .init_file = "db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "system:mySystem|background_rom:myBackground_rom|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ALTSYNCRAM";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 19200;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'h0000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000200002A8000A28000280002A0002228808A2200000002288800AA80000008000000000000000;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'h0000A0000AAA000AA8000AA0002AA002AAA80AAAA00000002AAA800AAA000000800000002A8000AA0000A0000AAA002AA8000AA0002AA802AAA80AAAA00000002AAA802AAA00000080000000000000000000A0000AAA002AAA002AA8002AA802AAA80AAAA00000002AAA802A8000000080000000220000220000A0000AAA002AAA00AAA80002A002AAA80AAAA00082802AAA802A000000008000000000000000000020000AAA002AAA00AAA80008A002A280028A800282000A28002A800000008000000000000000000000000AA8002AAA002AA800000000AAA002AAA002A2800AAA802AA80000008000000000000000000000000200000A0800000000200000;
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N16
cycloneive_lcell_comb \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~1 (
// Equation(s):
// \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~1_combout  = (\mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~0_combout ) # ((\mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a [1] & 
// \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8~portadataout ))

	.dataa(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~0_combout ),
	.datad(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~1 .lut_mask = 16'hFAF0;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N6
cycloneive_lcell_comb \mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a[1]~feeder_combout  = \mySystem|myBackground_rom|addr[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mySystem|myBackground_rom|addr[14]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hF0F0;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y46_N7
dffeas \mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode63w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mySystem|myBackground_rom|addr[12]~14_combout ,\mySystem|myBackground_rom|addr[11]~12_combout ,\mySystem|myBackground_rom|addr[10]~10_combout ,\mySystem|myBackground_rom|addr[9]~8_combout ,\mySystem|myBackground_rom|addr[8]~6_combout ,
\mySystem|myBackground_rom|addr[7]~4_combout ,\mySystem|myBackground_rom|addr[6]~2_combout ,\mySystem|myBackground_rom|addr[5]~0_combout ,\my_vga_xy_controller|xCounter [6],\my_vga_xy_controller|xCounter [5],\my_vga_xy_controller|xCounter [4],
\my_vga_xy_controller|xCounter [3],\my_vga_xy_controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 .init_file = "db/FineAL.ram0_gameover_rom_93b2afb6.hdl.mif";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "system:mySystem|gameover_rom:myGameover_rom|altsyncram:mem_rtl_0|altsyncram_vg71:auto_generated|ALTSYNCRAM";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'hFC1F80803F03F000800000000000000000000800F80F80001F01E000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000001FC00000000000000000008000000000000000001FC00000000000000000008000000000000000003FE00000000000000000008001C3DFF00E01FF003FFC03FE3807381C7F80008001C1DFF80F01FF803FFE03FE3807381C7F80008001C1DFFC1F8381C03FFE03FFB807381CFFE0008001C1DFFC1F8381C03FFF03FFB807381CFFE0008001C1C0;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h1C1F8381C03FFF0003B8073FFCE070008001C1C01C3F8381C01FFF0003B8073FFCE070008001C1C01C71C381C01FFF0003B8073C3CE070008001C3C01C71C381C00DFF0007B8073C3CE070008000FFC7FC71C381C003FF01FFB8071C38FF70008000FFC7FC71C381C002FE00FFB8071C38FE70008001C1C01C71C381C00CFC0003B8C71C380070008001C1C01C70E381C00C100003B9E71C380070008001C1C01CE07381C010000003B9371C380070008001C1C01CE07381C010400003BD370E700070008001C1C01CE07381C013800003BE0F07E0E060008000DBCFF8E071BF80138003F73C0703C06FC0008000FFDFF0E071FF00FC0003FE380703C07F8000;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h800000000000000000FC00000000000000000000800000000000000000E000000000000000000000800000000000000000E00000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N0
cycloneive_lcell_comb \mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a[0]~feeder_combout  = \mySystem|myBackground_rom|addr[13]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mySystem|myBackground_rom|addr[13]~16_combout ),
	.cin(gnd),
	.combout(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y46_N1
dffeas \mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode49w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mySystem|myBackground_rom|addr[12]~14_combout ,\mySystem|myBackground_rom|addr[11]~12_combout ,\mySystem|myBackground_rom|addr[10]~10_combout ,\mySystem|myBackground_rom|addr[9]~8_combout ,\mySystem|myBackground_rom|addr[8]~6_combout ,
\mySystem|myBackground_rom|addr[7]~4_combout ,\mySystem|myBackground_rom|addr[6]~2_combout ,\mySystem|myBackground_rom|addr[5]~0_combout ,\my_vga_xy_controller|xCounter [6],\my_vga_xy_controller|xCounter [5],\my_vga_xy_controller|xCounter [4],
\my_vga_xy_controller|xCounter [3],\my_vga_xy_controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/FineAL.ram0_gameover_rom_93b2afb6.hdl.mif";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "system:mySystem|gameover_rom:myGameover_rom|altsyncram:mem_rtl_0|altsyncram_vg71:auto_generated|ALTSYNCRAM";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000FFC0000800000000000000000000000000000000FFC00008001871C1041E3820000000187870400FFFFC0008001871F3041E3860000000187870400FFFFC0008001DF1F3077E3EE00000001CF879C00FFFFC0008001DF1F7077E3EE00000001CF879C00FFFFC0008001FFFFF07FFFFE00000001FFFFFC03FFFFF0008001FFFFF07FFFFE00000001FFFFFC01FFFFF0008001FFFFF07FFFFE00000001FFFFFC01FFFFF0008001FFFFF07FFFFE00000001;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFC03FFFFF0008001FFFFF07FFFFE00000001FFFFFC0FFFFF00008001FFFFF07FFFFE00000001FFFFFC0FFFFF00008001FFFFF07FFFFE00000001FFFFFC0FFFC000008001FFFFF07FFFFE00000001FFFFFC0FFFC000008001FFFFF07FFFFE00180701FFFFFC0FFFC000008001FFFFF07FFFFE003C0F01FFFFFC0FFC0000008001FE3F107FFFFE003C0F01FFFFFC0FFC00000080007E3F007F8FE200F03C01FF1FC40FFC00000080007E3F003F8FE000F03C007F1FC40FFFC0000080007FFFE03F8FE000F03C007F1FC00FFFC0000080007FFFE03FFFFC00F03C007F1FC00FFFC0000080007FFFE03FFFFC00FE3F807FFFF80FFFFF000080007FFFE03FFFFC;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h00FE3F807FFFF80FFFFF000080007FFFE03FFFFC003C0F007FFFF803FFFFF00080003FFF803FFFFC003C0F007FFFF801FFFFF00080003FFF800FFFF0000000003FFFF801FFFFF00080000FFF000FFFF0000000003FFFE001FFFFF00080000FFF0003FFE0000000001FFFE001FFFFF000800001F80003FFE0000000000FFF8000FFFFC0008000000000007F00000000000FFF8000FFFFC00080000000000000000000000001FC00007FFFC000800000000000000000000000000000000FFC00008000000000000000000000000000000007FC00008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N16
cycloneive_lcell_comb \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~0 (
// Equation(s):
// \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~0_combout  = (!\mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a [1] & ((\mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5~portadataout )) # (!\mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a [0] & ((\mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datab(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~0 .lut_mask = 16'h00B8;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N26
cycloneive_lcell_comb \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~1 (
// Equation(s):
// \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~1_combout  = (\mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~0_combout ) # ((\mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a [1] & 
// \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a8 ))

	.dataa(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~0_combout ),
	.cin(gnd),
	.combout(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~1 .lut_mask = 16'hFFA0;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N14
cycloneive_lcell_comb \mySystem|color_vga[2]~8 (
// Equation(s):
// \mySystem|color_vga[2]~8_combout  = (\mySystem|color_vga[2]~6_combout  & (((\mySystem|color_vga[2]~7_combout )))) # (!\mySystem|color_vga[2]~6_combout  & ((\mySystem|color_vga[2]~7_combout  & 
// ((\mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~1_combout ))) # (!\mySystem|color_vga[2]~7_combout  & (\mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~1_combout ))))

	.dataa(\mySystem|color_vga[2]~6_combout ),
	.datab(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~1_combout ),
	.datac(\mySystem|color_vga[2]~7_combout ),
	.datad(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~1_combout ),
	.cin(gnd),
	.combout(\mySystem|color_vga[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|color_vga[2]~8 .lut_mask = 16'hF4A4;
defparam \mySystem|color_vga[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y46_N27
dffeas \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\mySystem|myBackground_rom|addr[14]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode63w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mySystem|myBackground_rom|addr[12]~14_combout ,\mySystem|myBackground_rom|addr[11]~12_combout ,\mySystem|myBackground_rom|addr[10]~10_combout ,\mySystem|myBackground_rom|addr[9]~8_combout ,\mySystem|myBackground_rom|addr[8]~6_combout ,
\mySystem|myBackground_rom|addr[7]~4_combout ,\mySystem|myBackground_rom|addr[6]~2_combout ,\mySystem|myBackground_rom|addr[5]~0_combout ,\my_vga_xy_controller|xCounter [6],\my_vga_xy_controller|xCounter [5],\my_vga_xy_controller|xCounter [4],
\my_vga_xy_controller|xCounter [3],\my_vga_xy_controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 .init_file = "db/FineAL.ram0_startscreen_rom_2209057c.hdl.mif";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "system:mySystem|startscreen_rom:myStartscreen_rom|altsyncram:mem_rtl_0|altsyncram_4n71:auto_generated|ALTSYNCRAM";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFFFFFC03FFFFE00007FFFFFF00000001FFFFFFDFFFFFFC03FFFFE00007FFFFFF00000001FFFFFFDFFFFFFC03FFFFE00007FFFFFF00000001FFFFFFDFFFFFFC0FFFFE000007FFFFFF00000001FFFFFFDFFFFFFC0FFFFE000007FFFFFF00000001FFFFFFDFFFFFFC0FFFC0000007FFFFFF00780781FFFFFFDFFFFFFC0FFFC0000007FFFFFF00780781FFFFFFDFFFFFFC0FF000000007FE3FC301E01E01FF0FF1DFF87F8C0FF000000007FC3FC301E01E01FF0FF0DFF87F8C0FF780000003FC3FC001E01E00FF0FF007F87F800FFFC0000001FC3FC001E01E00FF0FF007F87F800FFFFE000001FFFFFC01FE1FC0FFFFFE07FFFFF00FFFFE000001FFFFFC01FE1FE;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h0FFFFFF07FFFFF803FFFFE00001FFFFFC01FE1FC0FFFFFF07FFFFF003FFFFE00001FFFFFC00780780FFFFFF07FFFFF003FFFFE00001FFFFF8007807807FFFFE03FFFFF003FFFFE000007FFFF0000000003FFFFC01FFFFE000FFFFC000007FFFF0000000001FFFF800FFFFC000FFFF8000001FFFC0000000000FFFF0007FFF8000FFFD8000001FFFC0000000000FFFF0007FFF00000FFC00000003FC000000000000FF000007F800000FF800000003FC000000000000FF000007F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000700C00000E00000E038700000000000018CCCE31F83F0C0FDF1983BF07CFBE660600000018CCCE3180330C00C19983B00E1807660600000018ECCE31C0738C00C19983B80E1C07360E000000187CFE30E0618C07C19F9F9C078F1F3E7E000;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h00018CCCE3070738C07C1999B8E03C79F666600000018CCCC3038738C00C199B38700C387666600000018CCCC3038330C00C3999B8300C1877666000000FE7C7DFDF01E7F07DF1F1FBE07DF3F3E7E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFDFFFFFFFFFF80000039C303FFF7F78DBFFFFFFFF7FFFFFF;
// synopsys translate_on

// Location: FF_X50_Y46_N25
dffeas \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\mySystem|myBackground_rom|addr[13]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode49w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mySystem|myBackground_rom|addr[12]~14_combout ,\mySystem|myBackground_rom|addr[11]~12_combout ,\mySystem|myBackground_rom|addr[10]~10_combout ,\mySystem|myBackground_rom|addr[9]~8_combout ,\mySystem|myBackground_rom|addr[8]~6_combout ,
\mySystem|myBackground_rom|addr[7]~4_combout ,\mySystem|myBackground_rom|addr[6]~2_combout ,\mySystem|myBackground_rom|addr[5]~0_combout ,\my_vga_xy_controller|xCounter [6],\my_vga_xy_controller|xCounter [5],\my_vga_xy_controller|xCounter [4],
\my_vga_xy_controller|xCounter [3],\my_vga_xy_controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/FineAL.ram0_startscreen_rom_2209057c.hdl.mif";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "system:mySystem|startscreen_rom:myStartscreen_rom|altsyncram:mem_rtl_0|altsyncram_4n71:auto_generated|ALTSYNCRAM";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFE000019DFFB3FFFFAF64E0003FFFDF7FAFFFF7FFF00000DFFFF3FFFFBFFFFFFFFFFFBFFDFFFFFFEFF80000CE1FDBFFFFFFFF7FFFFFFFFFFEFFFF7FEFFC0000E88FFDFFFFDFFF5FFFFFFF6FFFFFFFFFEDFE0001E1EFFCFFFFFFFEFFFFFBFEEFFF9FFEFFFDFF0001E3EFFCFFFFEFFFFFFFFFFEF7FFFFFFFFFDFF0003CFEFFCFFFFFFFDFFFFFFFF7FFFFFFFFFFFFF00067BEFDEFFFFF7FC5FFFFD84DF7FF7FFFFFD7F8005F3DF06FFFFFFF93FDFFDF82FBFFFFF7FFFFF80058E3FFA7F7FFBF81FBFFD7CDF7FFFFEFFFFBF8006F67C067FBFFFF10F77FDFDFFFFFFFFFFFFBF800772F8027FDFDDFC07FFFC02FFFFFDFFFFFFBF8007DAE002FFEFEFF985FFFC03;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'hEFFFBFFFFFFFBF8007EFE4C6FFF7D6F98F8FFDE1EFFFFFFDFFFFBF8007F7FF86FFFBDFD98F07FF30F7FFF7FFFFFFBF8007E7FFF6FFFDFB79CC03B810BFFFFF3FFFFFBF8007E7FFFEFFEEF7B9C8C9F9D05FF7F7F7FFFFBF8007EF97EDFFF7F7F983E5F7903FFFE5FFFFFDBF8007EFDC73FFFBF3FB87F4CF901FFD87FFFFFDBF8007EFF8B00015F2FB8FF61FB007C3FEFFFFEFBF8007EFF143FFF2F1D39FF3332000BFFFDFFFF8BF8007EFF1C2000171779FFBCD6001FFFF5FFFF8BF8007E7F3860000F0A7BDFC3E4002F7FFBFFFB8BF8007F3BF06000050EFB7FFFE4002BFFFFFFFB8BF8007E3820C0000304FFFFFFF4002FFFFFFFFB8BF8007F8EE1C0000105F;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'hEFFFFF6001EFFFFFFFB8BF8007FE78380000005FDFFFFF60017FFFFFFFB8BF8007FF83F00000005FBFFFFF6000D7BFFFFFB8BF8003FFFE000000004C3EDF3F4000075F9FFFB8BF8003FE0000000000603FBE0E400007FFFFFFB8BF8003FE0000000000333FBA1A400007FFEFDFB8BF8003FE00000000001D3E7B10C00007FFEFBFB8BF8003FE0000000000033FFB08C00007FFFF7FB9BF8003FA0000000000023F9CCC600007FFDEDFB9FF8003FF0000000000029F8C4F300007FFFDBFBB7F8003FFFFFFFFFFFFFEC0C70FBFFFFFFFFB7FBEFF0001FF7FFFFFFFFFFEC217083FFFF8001E05F3FF0001FFFFFFFFFFFFFEC690287FFFFFFFFDFFFFFE0000FFFFFF;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFED87199FFFFFFFFFBFFFFFE0000FFFFFFFFFFFFFEF30681FFFFFFFFFFFFFFFC00007FFFFFFFFFFFFEE7F3B3FFFFFFFFEFFFEFF800001FFFFFFFFFFFFECFFDBFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFF3FFC7FFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N18
cycloneive_lcell_comb \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~0 (
// Equation(s):
// \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~0_combout  = (!\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a [1] & ((\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5~portadataout )) # (!\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a [0] & ((\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datab(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~0 .lut_mask = 16'h00B8;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode72w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\mySystem|myBackground_rom|addr[11]~12_combout ,\mySystem|myBackground_rom|addr[10]~10_combout ,\mySystem|myBackground_rom|addr[9]~8_combout ,\mySystem|myBackground_rom|addr[8]~6_combout ,\mySystem|myBackground_rom|addr[7]~4_combout ,
\mySystem|myBackground_rom|addr[6]~2_combout ,\mySystem|myBackground_rom|addr[5]~0_combout ,\my_vga_xy_controller|xCounter [6],\my_vga_xy_controller|xCounter [5],\my_vga_xy_controller|xCounter [4],\my_vga_xy_controller|xCounter [3],\my_vga_xy_controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 .init_file = "db/FineAL.ram0_gameover_rom_93b2afb6.hdl.mif";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "system:mySystem|gameover_rom:myGameover_rom|altsyncram:mem_rtl_0|altsyncram_vg71:auto_generated|ALTSYNCRAM";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'h0000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000100001540000000000000001000000000051100445000004000554000000400002A800AA000A;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'hA000500005D5020000AA010AA000AA002A8003FD502F55400000000555000000400002A015EA005FE00050000555000000AA000AA000BA002A8003FD502F55400000AABFF500000040002AAA0AAAA0AAAA0050000555000002AAA4AAAA0AAAA2AAA82BFFD2AFF5400000AABFE000000040002AAA1BAAA0BBAA0050000555000006AAA0EAAA0AAAA2BAF82BFFD2AFF54001EFAABFAA80000040002AAAAAAAAAAAAA0054000555000006AAAAAAAAAAAAA2FAEAABEBEAAFE50001AFAABFEA80000040002AAAAAAAAAAAAA0054000154000002AAAAAAAAAAAAA2FEFAABFFFAABF5400FEFAABFFEA8000040002AAAAAAAAAAAAA0055000010000042AAAFFAAAAAAAA2;
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N8
cycloneive_lcell_comb \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~1 (
// Equation(s):
// \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~1_combout  = (\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~0_combout ) # ((\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a [1] & 
// \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a8 ))

	.dataa(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~0_combout ),
	.datac(gnd),
	.datad(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~1 .lut_mask = 16'hEECC;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N20
cycloneive_lcell_comb \mySystem|myGhost_rom|mem~0 (
// Equation(s):
// \mySystem|myGhost_rom|mem~0_combout  = (\my_vga_xy_controller|xCounter [2] & (!\mySystem|myGhost|x [0] & (\my_vga_xy_controller|yCounter [2] $ (\mySystem|myGhost|y [0])))) # (!\my_vga_xy_controller|xCounter [2] & (\mySystem|myGhost|x [0] & 
// (\my_vga_xy_controller|yCounter [2] $ (\mySystem|myGhost|y [0]))))

	.dataa(\my_vga_xy_controller|xCounter [2]),
	.datab(\my_vga_xy_controller|yCounter [2]),
	.datac(\mySystem|myGhost|x [0]),
	.datad(\mySystem|myGhost|y [0]),
	.cin(gnd),
	.combout(\mySystem|myGhost_rom|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myGhost_rom|mem~0 .lut_mask = 16'h1248;
defparam \mySystem|myGhost_rom|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N2
cycloneive_lcell_comb \mySystem|Add3~0 (
// Equation(s):
// \mySystem|Add3~0_combout  = \mySystem|myGhost|y [1] $ (\my_vga_xy_controller|yCounter [3] $ (((\my_vga_xy_controller|yCounter [2]) # (!\mySystem|myGhost|y [0]))))

	.dataa(\mySystem|myGhost|y [1]),
	.datab(\my_vga_xy_controller|yCounter [3]),
	.datac(\mySystem|myGhost|y [0]),
	.datad(\my_vga_xy_controller|yCounter [2]),
	.cin(gnd),
	.combout(\mySystem|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|Add3~0 .lut_mask = 16'h9969;
defparam \mySystem|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N0
cycloneive_lcell_comb \mySystem|myGhost_rom|mem~1 (
// Equation(s):
// \mySystem|myGhost_rom|mem~1_combout  = (\mySystem|Add3~0_combout ) # (!\mySystem|myGhost_rom|mem~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mySystem|myGhost_rom|mem~0_combout ),
	.datad(\mySystem|Add3~0_combout ),
	.cin(gnd),
	.combout(\mySystem|myGhost_rom|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myGhost_rom|mem~1 .lut_mask = 16'hFF0F;
defparam \mySystem|myGhost_rom|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N1
dffeas \mySystem|myGhost_rom|dout[2] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\mySystem|myGhost_rom|mem~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myGhost_rom|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myGhost_rom|dout[2] .is_wysiwyg = "true";
defparam \mySystem|myGhost_rom|dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N28
cycloneive_lcell_comb \mySystem|color_vga[2]~9 (
// Equation(s):
// \mySystem|color_vga[2]~9_combout  = (\mySystem|color_vga[2]~6_combout  & ((\mySystem|color_vga[2]~8_combout  & (\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~1_combout )) # (!\mySystem|color_vga[2]~8_combout  & 
// ((\mySystem|myGhost_rom|dout [2]))))) # (!\mySystem|color_vga[2]~6_combout  & (\mySystem|color_vga[2]~8_combout ))

	.dataa(\mySystem|color_vga[2]~6_combout ),
	.datab(\mySystem|color_vga[2]~8_combout ),
	.datac(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[2]~1_combout ),
	.datad(\mySystem|myGhost_rom|dout [2]),
	.cin(gnd),
	.combout(\mySystem|color_vga[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|color_vga[2]~9 .lut_mask = 16'hE6C4;
defparam \mySystem|color_vga[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N6
cycloneive_lcell_comb \mySystem|color_vga[2]~10 (
// Equation(s):
// \mySystem|color_vga[2]~10_combout  = (\mySystem|color_vga[2]~17_combout ) # (\mySystem|color_vga[2]~9_combout )

	.dataa(\mySystem|color_vga[2]~17_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mySystem|color_vga[2]~9_combout ),
	.cin(gnd),
	.combout(\mySystem|color_vga[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|color_vga[2]~10 .lut_mask = 16'hFFAA;
defparam \mySystem|color_vga[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode72w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\mySystem|myBackground_rom|addr[11]~12_combout ,\mySystem|myBackground_rom|addr[10]~10_combout ,\mySystem|myBackground_rom|addr[9]~8_combout ,\mySystem|myBackground_rom|addr[8]~6_combout ,\mySystem|myBackground_rom|addr[7]~4_combout ,
\mySystem|myBackground_rom|addr[6]~2_combout ,\mySystem|myBackground_rom|addr[5]~0_combout ,\my_vga_xy_controller|xCounter [6],\my_vga_xy_controller|xCounter [5],\my_vga_xy_controller|xCounter [4],\my_vga_xy_controller|xCounter [3],\my_vga_xy_controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 .init_file = "db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "system:mySystem|background_rom:myBackground_rom|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ALTSYNCRAM";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A000AA000A;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'hA000A8002A8002A8002A000AA000A80000000000000000000000000000000000000002A000AA000AA000A8002A8002A8002A000AA000A80000000000000000000000AAAAA000000000002AAA0AAAA0AAAA0AAA82AAA82AAA82AAA0AAAA0AAA8000000000000000000000AAAAA000000000002AAA02AAA0AAAA0AAA82AAA82AAA82AAA0AAAA0AAA80000000000000000000AAAAAAAA80000000002AAAAAAAAAAAAA0AAAAAAAAAAAAA82AAAAAAAAAAAA80000000000000000000AAAAAAAA80000000002AAAAAAAAAAAAA0AAAAAAAAAAAAA82AAAAAAAAAAAA8000000000000000000AAAAAAAAAA8000000002AAAAAAAAAAAAA0AAAAAAAAAAAAA82AAAAAAAAAAAA80;
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode49w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mySystem|myBackground_rom|addr[12]~14_combout ,\mySystem|myBackground_rom|addr[11]~12_combout ,\mySystem|myBackground_rom|addr[10]~10_combout ,\mySystem|myBackground_rom|addr[9]~8_combout ,\mySystem|myBackground_rom|addr[8]~6_combout ,
\mySystem|myBackground_rom|addr[7]~4_combout ,\mySystem|myBackground_rom|addr[6]~2_combout ,\mySystem|myBackground_rom|addr[5]~0_combout ,\my_vga_xy_controller|xCounter [6],\my_vga_xy_controller|xCounter [5],\my_vga_xy_controller|xCounter [4],
\my_vga_xy_controller|xCounter [3],\my_vga_xy_controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/FineAL.ram0_startscreen_rom_2209057c.hdl.mif";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "system:mySystem|startscreen_rom:myStartscreen_rom|altsyncram:mem_rtl_0|altsyncram_4n71:auto_generated|ALTSYNCRAM";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h0001C0000100003000000000000004004000000000003000000000307FFE3FFF9FFFC40081FC3FFF07E01800004000187FFE2FFF1FFFC40085FE3FFF07E00C000080001C7FFE1FFF1FFFC7FF0BFF1FFE07E0040001A0000C7FFE1FBE1FFFC0000BFF9F3E07E102000140000C7FFE0F3E1FFFC03C07FFCF3C07E08300030000047FFE0BFC1FFFC60101FFCFFC07E04100020000067FFE07FC1FFFC400C07FC7F807E14100043380067FFE07F91FDFC478203FC7F83FE12100040000027F7E03F81F8FC470407FC3F0FFE1A100000000067F3E01F10F07C40100FFC3F1FFE1A100020000027F1E01F00603C40203FFC1E1DFE1A100039000027F0E00E18401C402;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h0FFF81E18FE1A100024000C67F0610E18C00C5E10FFF80C1DFE1A100022000027F0310418000C63007FE00C1FFE1A100022000127F001841C000001081FC1800FFE1A0000200680640001401C0C801D0400020000001A0000220020C0000140183E40790200044000001A00002281C600008120A07F40F90080080000001A00002281830001412038FF61F900303FE000003A000020C1043FFF211139FF33320008000000008A080020E30C2000110059FFB8D20010000000008A08002271182000090A5B9FC3C40021001200F88A080022383040000504DB7FFFE4002387FE3FF88A0800223820C0000304FFFFC7E4002386FE3FF88A0800230EE080000105F;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'hEFFC7F4001006FE3FF88A080021238180000005BDFF87F4000007FE3FF88A080021201E00000005BBF787F4000443FE3FF88A0800212FE000000004C3E193F4000041F87FF88A08002120000000000403C3E064000047FC7FF88A08002120000000000233C3A184000047FE7C788A080021200000000001D1C7B104000047F678788A080020A00000000000023FB004000047FE70189A080020A000000000002201C842000047FC6018921000209000000000002008C402000040004288A41000104FFFFFFFFFFFEC0C7001FFFFC0000780CC1000102000000000000C2070000000000000001820001818000000003FCC680287FFFFFFFC1FF0E020000807FFF;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'hFFA00006D860198000000022008804000040000000000002F300010000000024004808000030000000000002E4C1010000000028002810000018000000000002C80932000000003000186000000700000000000218042C0000000030001F80000000FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFA000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode63w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mySystem|myBackground_rom|addr[12]~14_combout ,\mySystem|myBackground_rom|addr[11]~12_combout ,\mySystem|myBackground_rom|addr[10]~10_combout ,\mySystem|myBackground_rom|addr[9]~8_combout ,\mySystem|myBackground_rom|addr[8]~6_combout ,
\mySystem|myBackground_rom|addr[7]~4_combout ,\mySystem|myBackground_rom|addr[6]~2_combout ,\mySystem|myBackground_rom|addr[5]~0_combout ,\my_vga_xy_controller|xCounter [6],\my_vga_xy_controller|xCounter [5],\my_vga_xy_controller|xCounter [4],
\my_vga_xy_controller|xCounter [3],\my_vga_xy_controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 .init_file = "db/FineAL.ram0_startscreen_rom_2209057c.hdl.mif";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "system:mySystem|startscreen_rom:myStartscreen_rom|altsyncram:mem_rtl_0|altsyncram_4n71:auto_generated|ALTSYNCRAM";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h000000003FFFFE00007FFFFFF3FFFFFF9FFFFFF8000000003FFFFE00007FFFFFF3FFFFFF9FFFFFF8000000003FFFFE00007FFFFFF3FFFFFF9FFFFFF800000000FFFFE000007FFFFFF3FFFFFF9FFFFFF800000000FFFFF000007FFFFFF3FFFFFF9FFFFFF800000000FFFC0000007FFFFFF3FFFFFF9FFFFFF801E01C00FFFC0000007FFFFFF3FFFFFF9FFFFFF801E01E00FF000000007FE3FC33FE1FE39FF0FF0807807800FF000000007FC3FC33FE1FE19FF0FF0807807800FF780000001FC3FC01FE1FE007F0FF0007807800FFFC0000001FC3FC00FE1FE007F0FF0007807800FFFFE000001FFFFFC0FFFFFC07FFFFE007F87F00FFFFE000001FFFFFC0FFFFFE;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h07FFFFF007F87F803FFFFE00001FFFFFC0FFFFFE07FFFFF001E07E003FFFFE00001FFFFFC0FFFFFE07FFFFE001E01E003FFFFE00000FFFFF00FFFFFC03FFFFC001E01C003FFFFE000007FFFF007FFFF801FFFF80000000000FFFFC000003FFFC003FFFF800FFFF00000000000FFFF8000001FFFC001FFFE000FFFF00000000000FFFF80000013FC0000FFFE0000FF0000000000000FFC00000001FC00001FE00000FF0000000000000FF800000001FC00001FE000007F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000700C00000E00000E038700000000000018CCCE31F83F0C0FDF1983BF07CFBE660600000018CCCE3180330C00C19983B00E1807660600000018ECCE31C0738C00C19983B80E1C07360E000000187CFE30E0618C07C19F9F9C078F1F3E7E000;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00018CCCE3070738C07C1999B8E03C79F666600000018CCCC3038738C00C199B38700C387666600000018CCCC3038330C00C3999B8300C1877666000000FE7C7DFDF01E7F07DF1F1FBE07DF3F3E7E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF80000000001000000000000000000000000040030000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N0
cycloneive_lcell_comb \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~2 (
// Equation(s):
// \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~2_combout  = (!\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a [1] & ((\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (!\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a [0] & (\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~2 .lut_mask = 16'h0E04;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N10
cycloneive_lcell_comb \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~3 (
// Equation(s):
// \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~3_combout  = (\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~2_combout ) # ((\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a7  & 
// \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a [1]))

	.dataa(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datab(gnd),
	.datac(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~2_combout ),
	.cin(gnd),
	.combout(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~3 .lut_mask = 16'hFFA0;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N2
cycloneive_lcell_comb \mySystem|myGhost_rom|mem~2 (
// Equation(s):
// \mySystem|myGhost_rom|mem~2_combout  = \my_vga_xy_controller|yCounter [2] $ (\mySystem|myGhost|y [0])

	.dataa(gnd),
	.datab(\my_vga_xy_controller|yCounter [2]),
	.datac(gnd),
	.datad(\mySystem|myGhost|y [0]),
	.cin(gnd),
	.combout(\mySystem|myGhost_rom|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myGhost_rom|mem~2 .lut_mask = 16'h33CC;
defparam \mySystem|myGhost_rom|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N26
cycloneive_lcell_comb \mySystem|myGhost_rom|mem~3 (
// Equation(s):
// \mySystem|myGhost_rom|mem~3_combout  = (\mySystem|myGhost_rom|mem~2_combout  & (\mySystem|Add3~0_combout  & (\my_vga_xy_controller|xCounter [2] $ (\mySystem|myGhost|x [0]))))

	.dataa(\my_vga_xy_controller|xCounter [2]),
	.datab(\mySystem|myGhost_rom|mem~2_combout ),
	.datac(\mySystem|myGhost|x [0]),
	.datad(\mySystem|Add3~0_combout ),
	.cin(gnd),
	.combout(\mySystem|myGhost_rom|mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myGhost_rom|mem~3 .lut_mask = 16'h4800;
defparam \mySystem|myGhost_rom|mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N27
dffeas \mySystem|myGhost_rom|dout[0] (
	.clk(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.d(\mySystem|myGhost_rom|mem~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySystem|myGhost_rom|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mySystem|myGhost_rom|dout[0] .is_wysiwyg = "true";
defparam \mySystem|myGhost_rom|dout[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode49w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mySystem|myBackground_rom|addr[12]~14_combout ,\mySystem|myBackground_rom|addr[11]~12_combout ,\mySystem|myBackground_rom|addr[10]~10_combout ,\mySystem|myBackground_rom|addr[9]~8_combout ,\mySystem|myBackground_rom|addr[8]~6_combout ,
\mySystem|myBackground_rom|addr[7]~4_combout ,\mySystem|myBackground_rom|addr[6]~2_combout ,\mySystem|myBackground_rom|addr[5]~0_combout ,\my_vga_xy_controller|xCounter [6],\my_vga_xy_controller|xCounter [5],\my_vga_xy_controller|xCounter [4],
\my_vga_xy_controller|xCounter [3],\my_vga_xy_controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "system:mySystem|background_rom:myBackground_rom|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ALTSYNCRAM";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode63w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mySystem|myBackground_rom|addr[12]~14_combout ,\mySystem|myBackground_rom|addr[11]~12_combout ,\mySystem|myBackground_rom|addr[10]~10_combout ,\mySystem|myBackground_rom|addr[9]~8_combout ,\mySystem|myBackground_rom|addr[8]~6_combout ,
\mySystem|myBackground_rom|addr[7]~4_combout ,\mySystem|myBackground_rom|addr[6]~2_combout ,\mySystem|myBackground_rom|addr[5]~0_combout ,\my_vga_xy_controller|xCounter [6],\my_vga_xy_controller|xCounter [5],\my_vga_xy_controller|xCounter [4],
\my_vga_xy_controller|xCounter [3],\my_vga_xy_controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 .init_file = "db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "system:mySystem|background_rom:myBackground_rom|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ALTSYNCRAM";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N12
cycloneive_lcell_comb \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~2 (
// Equation(s):
// \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~2_combout  = (!\mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a [1] & ((\mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (!\mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a [0] & (\mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~2 .lut_mask = 16'h5410;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N24
cycloneive_lcell_comb \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~3 (
// Equation(s):
// \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~3_combout  = (\mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~2_combout ) # ((\mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a [1] & 
// \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7~portadataout ))

	.dataa(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~2_combout ),
	.datac(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~3 .lut_mask = 16'hECEC;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N2
cycloneive_lcell_comb \mySystem|color_vga[1]~11 (
// Equation(s):
// \mySystem|color_vga[1]~11_combout  = (\mySystem|color_vga[2]~6_combout  & ((\mySystem|myGhost_rom|dout [0]) # ((\mySystem|color_vga[2]~7_combout )))) # (!\mySystem|color_vga[2]~6_combout  & (((!\mySystem|color_vga[2]~7_combout  & 
// \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~3_combout ))))

	.dataa(\mySystem|color_vga[2]~6_combout ),
	.datab(\mySystem|myGhost_rom|dout [0]),
	.datac(\mySystem|color_vga[2]~7_combout ),
	.datad(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~3_combout ),
	.cin(gnd),
	.combout(\mySystem|color_vga[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|color_vga[1]~11 .lut_mask = 16'hADA8;
defparam \mySystem|color_vga[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode63w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mySystem|myBackground_rom|addr[12]~14_combout ,\mySystem|myBackground_rom|addr[11]~12_combout ,\mySystem|myBackground_rom|addr[10]~10_combout ,\mySystem|myBackground_rom|addr[9]~8_combout ,\mySystem|myBackground_rom|addr[8]~6_combout ,
\mySystem|myBackground_rom|addr[7]~4_combout ,\mySystem|myBackground_rom|addr[6]~2_combout ,\mySystem|myBackground_rom|addr[5]~0_combout ,\my_vga_xy_controller|xCounter [6],\my_vga_xy_controller|xCounter [5],\my_vga_xy_controller|xCounter [4],
\my_vga_xy_controller|xCounter [3],\my_vga_xy_controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 .init_file = "db/FineAL.ram0_gameover_rom_93b2afb6.hdl.mif";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "system:mySystem|gameover_rom:myGameover_rom|altsyncram:mem_rtl_0|altsyncram_vg71:auto_generated|ALTSYNCRAM";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h401F81F81903F0008000000000E0080060000000000F01F00001E000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000018000000000000000000080000000000000000001800000000000000000008001C3DFF00E01FF0000C003FE3807381C7F80008001C1DFF80F01FF8000C803FE3807381C7F80008001C1DFFC1F8381C0000803FFB807381CFFE0008001C1DFFC1F8381C0000803FFB807381CFFE0008001C1C0;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h1C1F8381C000060003B8073FFCE070008001C1C01C3F8381C000060003B8073FFCE070008001C1C01C71C381C000000003B8073C3CE070008001C3C01C71C381C000000007B8073C3CE070008000FFC7FC71C381C0000001FFB8071C38FF70008000FFC7FC71C381C0000000FFB8071C38FE70008001C1C01C71C381C000000003B8C71C380070008001C1C01C70E381C000000003B9E71C380070008001C1C01CE07381C000000003B9371C380070008001C1C01CE07381C000000003BD370E700070008001C1C01CE07381C000000003BE0F07E0E060008000DBCFF8E071BF80000003F73C0703C06FC0008000FFDFF0E071FF00000003FE380703C07F8000;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h80000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode49w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mySystem|myBackground_rom|addr[12]~14_combout ,\mySystem|myBackground_rom|addr[11]~12_combout ,\mySystem|myBackground_rom|addr[10]~10_combout ,\mySystem|myBackground_rom|addr[9]~8_combout ,\mySystem|myBackground_rom|addr[8]~6_combout ,
\mySystem|myBackground_rom|addr[7]~4_combout ,\mySystem|myBackground_rom|addr[6]~2_combout ,\mySystem|myBackground_rom|addr[5]~0_combout ,\my_vga_xy_controller|xCounter [6],\my_vga_xy_controller|xCounter [5],\my_vga_xy_controller|xCounter [4],
\my_vga_xy_controller|xCounter [3],\my_vga_xy_controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/FineAL.ram0_gameover_rom_93b2afb6.hdl.mif";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "system:mySystem|gameover_rom:myGameover_rom|altsyncram:mem_rtl_0|altsyncram_vg71:auto_generated|ALTSYNCRAM";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000FFC0000800000000000000000000000000000000FFC0000800000000041C382083C702000840400FFFFC000800000000041C382083C706000000000FFFFC000800000000073C3C60E7C7CE000000000FFFFC000800000000073C3C60E7C7CE000000000FFFFC00080000000007FFFFE0FFFFFE000000003FFFFF00080000000007FFFFE0FFFFFE000000001FFFFF00080000000007FFFFE0FFFFFE000000001FFFFF00080000000007FFFFE0FFFFFE0;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000003FFFFF00080000000007FFFFE0FFFFFE00000000FFFFF000080000000007FFFFE0FFFFFE00000000FFFFF000080000000007FFFFE0FFFFFE00000000FFFC0000080000301807FFFFE0FFFFFE00000000FFFC0000080000703C07FFFFE0FFFFFE00380E00FFFC0000080000703C07FFFFE0FFFFFE007C0F00FFC00000080001E07007FFFFA0FFFFFE007C0F00FFC00000080001E07007F8FE20FF1FC600F03C00FFC00000080001E07001F8FE007F1FC600F03C00FFFC0000080001F87E01F8FE007F1FC000F03C00FFFC0000080001FC7E01FFFFC07F1FC000F03C00FFFC0000080000F83C01FFFFC07FFFFC00FE3F80FFFFF000080000703C01FFFFC;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h07FFFF800FE3F80FFFFF000080000701801FFFFC07FFFF800FE3F803FFFFF00080000000001FFFFC07FFFF8007C0F001FFFFF00080000000000FFFF001FFFF000380E001FFFFF00080000000000FFFF001FFFF0000000001FFFFF000800000000003FFC000FFFC0000000001FFFFF000800000000003FFC0007FFC0000000000FFFFC0008000000000007E00007FFC0000000000FFFFC0008000000000000000000FE000000000007FFFC000800000000000000000000000000000000FFC00008000000000000000000000000000000007FC00008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N4
cycloneive_lcell_comb \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~2 (
// Equation(s):
// \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~2_combout  = (!\mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a [1] & ((\mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4~portadataout )) # (!\mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a [0] & ((\mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~2 .lut_mask = 16'h0B08;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N6
cycloneive_lcell_comb \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~3 (
// Equation(s):
// \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~3_combout  = (\mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~2_combout ) # ((\mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a [1] & 
// \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7~portadataout ))

	.dataa(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~2_combout ),
	.cin(gnd),
	.combout(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~3 .lut_mask = 16'hFFA0;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N4
cycloneive_lcell_comb \mySystem|color_vga[1]~12 (
// Equation(s):
// \mySystem|color_vga[1]~12_combout  = (\mySystem|color_vga[1]~11_combout  & ((\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~3_combout ) # ((!\mySystem|color_vga[2]~7_combout )))) # (!\mySystem|color_vga[1]~11_combout  & 
// (((\mySystem|color_vga[2]~7_combout  & \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~3_combout ))))

	.dataa(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~3_combout ),
	.datab(\mySystem|color_vga[1]~11_combout ),
	.datac(\mySystem|color_vga[2]~7_combout ),
	.datad(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[1]~3_combout ),
	.cin(gnd),
	.combout(\mySystem|color_vga[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|color_vga[1]~12 .lut_mask = 16'hBC8C;
defparam \mySystem|color_vga[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N22
cycloneive_lcell_comb \mySystem|color_vga[1]~13 (
// Equation(s):
// \mySystem|color_vga[1]~13_combout  = (\mySystem|color_vga[1]~12_combout ) # (\mySystem|color_vga[2]~17_combout )

	.dataa(gnd),
	.datab(\mySystem|color_vga[1]~12_combout ),
	.datac(gnd),
	.datad(\mySystem|color_vga[2]~17_combout ),
	.cin(gnd),
	.combout(\mySystem|color_vga[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|color_vga[1]~13 .lut_mask = 16'hFFCC;
defparam \mySystem|color_vga[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode72w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\mySystem|myBackground_rom|addr[11]~12_combout ,\mySystem|myBackground_rom|addr[10]~10_combout ,\mySystem|myBackground_rom|addr[9]~8_combout ,\mySystem|myBackground_rom|addr[8]~6_combout ,\mySystem|myBackground_rom|addr[7]~4_combout ,
\mySystem|myBackground_rom|addr[6]~2_combout ,\mySystem|myBackground_rom|addr[5]~0_combout ,\my_vga_xy_controller|xCounter [6],\my_vga_xy_controller|xCounter [5],\my_vga_xy_controller|xCounter [4],\my_vga_xy_controller|xCounter [3],\my_vga_xy_controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 .init_file = "db/FineAL.ram0_startscreen_rom_2209057c.hdl.mif";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "system:mySystem|startscreen_rom:myStartscreen_rom|altsyncram:mem_rtl_0|altsyncram_4n71:auto_generated|ALTSYNCRAM";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'h00005400154001540055000550005500000000000000000000000000000000000000000000000000000054001540015400550005500055000000000000000000000000000000000000000000000000000005554155541555415550555505555000000000000000000000000000000000000000000000000000055541555415554155505555055540000000000000000000000000000000000000000000000000000555555555555541555555555555400000000000000000000000000000000000000000000000000005555555555555415555555555554000000000000000000000000000000000000000000000000000055555555555554155555555555540;
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode63w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mySystem|myBackground_rom|addr[12]~14_combout ,\mySystem|myBackground_rom|addr[11]~12_combout ,\mySystem|myBackground_rom|addr[10]~10_combout ,\mySystem|myBackground_rom|addr[9]~8_combout ,\mySystem|myBackground_rom|addr[8]~6_combout ,
\mySystem|myBackground_rom|addr[7]~4_combout ,\mySystem|myBackground_rom|addr[6]~2_combout ,\mySystem|myBackground_rom|addr[5]~0_combout ,\my_vga_xy_controller|xCounter [6],\my_vga_xy_controller|xCounter [5],\my_vga_xy_controller|xCounter [4],
\my_vga_xy_controller|xCounter [3],\my_vga_xy_controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/FineAL.ram0_startscreen_rom_2209057c.hdl.mif";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "system:mySystem|startscreen_rom:myStartscreen_rom|altsyncram:mem_rtl_0|altsyncram_4n71:auto_generated|ALTSYNCRAM";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000003FFFFFF9FFFFFF800000000000000000000000003FFFFFF9FFFFFF800000000000000000000000003FFFFFF9FFFFFF800000000000000000000000003FFFFFF9FFFFFF800000000000000000000000003FFFFFF9FFFFFF800000000000000000000700F03FFFFFF9FFFFFF801E01C00000000000000F00F03FFFFFF9FFFFFF801E01E00000000000001FC3FC3FFFFFF9FFFFFF807F87F00000000000003FC3FC3FFFFFF9FFFFFFC07F87F80000000000003FC3FC1FFFFFE0FFFFFF007F87F00000000000003FC3FC0FFFFFE0FFFFFF007F87F00000000000003FC3FC0FFFFFE0FFFFFF007F87F00000000000003FC3FC0FFFFFE;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h0FFFFFF007F87F80000000000001FC0F80FFFFFE0FFFFFF003E87F00000000000000F00F00FFFFFE0FFFFFF001E01E00000000000000700F00FFFFFC07FFFFE001E01C000000000000000000007FFFF803FFFFC0000000000000000000000000003FFFF801FFFF80000000000000000000000000001FFFE000FFFF00000000000000000000000000000FFFE000FFFF000000000000000000000000000001FE00000FF0000000000000000000000000000001FE00000FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000700C00000E00000E038700000000000018CCCE31F83F0C0FDF1983BF07CFBE660600000018CCCE3180330C00C19983B00E1807660600000018ECCE31C0738C00C19983B80E1C07360E000000187CFE30E0618C07C19F9F9C078F1F3E7E000;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'h00018CCCE3070738C07C1999B8E03C79F666600000018CCCC3038738C00C199B38700C387666600000018CCCC3038330C00C3999B8300C1877666000000FE7C7DFDF01E7F07DF1F1FBE07DF3F3E7E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E3F93FFFF00000FFFFFFFFFC00000021C303020401009FFFF1FF87FFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode49w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mySystem|myBackground_rom|addr[12]~14_combout ,\mySystem|myBackground_rom|addr[11]~12_combout ,\mySystem|myBackground_rom|addr[10]~10_combout ,\mySystem|myBackground_rom|addr[9]~8_combout ,\mySystem|myBackground_rom|addr[8]~6_combout ,
\mySystem|myBackground_rom|addr[7]~4_combout ,\mySystem|myBackground_rom|addr[6]~2_combout ,\mySystem|myBackground_rom|addr[5]~0_combout ,\my_vga_xy_controller|xCounter [6],\my_vga_xy_controller|xCounter [5],\my_vga_xy_controller|xCounter [4],
\my_vga_xy_controller|xCounter [3],\my_vga_xy_controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/FineAL.ram0_startscreen_rom_2209057c.hdl.mif";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "system:mySystem|startscreen_rom:myStartscreen_rom|altsyncram:mem_rtl_0|altsyncram_4n71:auto_generated|ALTSYNCRAM";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFC0000001C8F8300008000000033FF9E070000300C8000001FFF0300008000000033FF38018000700DE000000C1BC200008000400013FE70008000700CF00000000FC10000C0004000100060004000F00CF8000041CDE00000C000C0001000E0000000F00C7C000003EFF00000E040C0001000F00000C1F00C3C000003EFF00000E001C000100078000001F00C3C0000318F800000F000400011011E001003F00C1E0000C01F000000F0010000180187801003000C1E0000861E700000F803802018010F001806000C1E0000E27C000000FC01C07010003C001804000C1E000022F8000040CC0040F813F8F0001C0C000C1E000002E0000060CE0850F81BFC;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'hE0003C0C200C1E00018FE0C00070C608638C181E6000361C000C1E000187FE000078C7182306100E7000661C000C1E0001867F80007CC3182401180F3801C33E000C1E0001C607E0006EC9B0080190079E0383B7800C1E0001C79000FFE7C9F00000E007C7FF19E9FFFC1E0001C79C01FFE3CCE00000C00FE1FC19EC7FFC1E0001E398800001CCE00000000FF80000DF00001E0001C1F140000CCE400000000FFE3FFEDFFFE21E000181F1C0FFFE4E400000001FFE6FE01A00670E0001C07081FFFF0F000000001FFC87800800271E0001D03801FFFF8F001000003FFC83000000271E0001800003FFFF8F801000001FFC83000000271E0001C00003FFFFCF80;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h2003801FFEC6000800271E0001E00007FFFFFF000003001FFE39000000271E0001E0000FFFFFFF000007001FFF01800800270E0001E000FFFFFFFF800080001FFFF1001000270E0001E1FFFFFFFFFF800100003FFFF9001000270E0001E1FFFFFFFFFFC00002003FFFF9000000270E0001E1FFFFFFFFFFE00003003FFFF9008830271E0001E1FFFFFFFFFFFC0C03081FFFF9000878261E0001E0FFFFFFFFFFFC1E20C01FFFF90018C4261E0000F07FFFFFFFFFFC0E81C30FFFF9003982201E0000F000000000000000C007800001FFFB01203C000078000000000000003000000000001E00E07C00007C000000000000001000000000001C0060F800003F0000;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000008000000000180027F000001FFFFFFFFFFFF8000200FFFFFFFFD1FF07E000000FFFFFFFFFFFF8000000FFFFFFFFC3FF87C0000003FFFFFFFFFFF8038000FFFFFFFFCFFFC70000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N30
cycloneive_lcell_comb \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~4 (
// Equation(s):
// \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~4_combout  = (!\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a [1] & ((\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3~portadataout )) # (!\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a [0] & ((\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~4 .lut_mask = 16'h0D08;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N20
cycloneive_lcell_comb \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~5 (
// Equation(s):
// \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~5_combout  = (\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~4_combout ) # ((\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6~portadataout  
// & \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a [1]))

	.dataa(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datab(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~5 .lut_mask = 16'hF8F8;
defparam \mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode72w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\mySystem|myBackground_rom|addr[11]~12_combout ,\mySystem|myBackground_rom|addr[10]~10_combout ,\mySystem|myBackground_rom|addr[9]~8_combout ,\mySystem|myBackground_rom|addr[8]~6_combout ,\mySystem|myBackground_rom|addr[7]~4_combout ,
\mySystem|myBackground_rom|addr[6]~2_combout ,\mySystem|myBackground_rom|addr[5]~0_combout ,\my_vga_xy_controller|xCounter [6],\my_vga_xy_controller|xCounter [5],\my_vga_xy_controller|xCounter [4],\my_vga_xy_controller|xCounter [3],\my_vga_xy_controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 .init_file = "db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "system:mySystem|background_rom:myBackground_rom|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ALTSYNCRAM";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D5555555555555555555555555555555555554000000005555555555555555555555555555555555D5555555555555555555555555555555555554000000005555555555555555555555555555555555D5555555555555555555555555555555555550000000001555555555555555555555555555555555D4000000000000000000000000000000000000000000000000000000000000000000000000000015D400000000000000000000000000000000000000000000000000000000000000;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h0000000000000015D4000000000000000000000000000000000000000000000000000000000000000000000000000015D4000000000000000000000000000000000000000000000000000000000000000000000000000015D4000000000000000000000000000000000000000000000000000000000000000000000000000015D4000000000000000000000000000000000000000000000000000000000000000000000000000015D4000000000000000000000000000000000000000000000000000000000000000000000000000015D40000022000088220000000000000000000000000020000000008A220088A000000000000000015D4000002BFF557FF;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'hF555555555555555555556000000000000000AAAA00AAA805555555555000015D4000002BFF557FFF555555555555555555554000000355555500AAAF00AAA805555555555400015D4000002BFF557FFF55555555555555555555C000000155555400AAAF00AAA805555555555400015D4000002BFF557FFF5555555555555555D5554800000155575E00AAAF00AAA8057D7555555400015D4000000BFF557FFD5555555555555555D55540000001555FDE0028AD00AAA8057DF555555400015D4000000BFF557FFD555FD55555555555555540000001555FDE002AAF002AA8057DF555555400015D4000000BFD557FFD555FF55555555555555540000001555;
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode49w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mySystem|myBackground_rom|addr[12]~14_combout ,\mySystem|myBackground_rom|addr[11]~12_combout ,\mySystem|myBackground_rom|addr[10]~10_combout ,\mySystem|myBackground_rom|addr[9]~8_combout ,\mySystem|myBackground_rom|addr[8]~6_combout ,
\mySystem|myBackground_rom|addr[7]~4_combout ,\mySystem|myBackground_rom|addr[6]~2_combout ,\mySystem|myBackground_rom|addr[5]~0_combout ,\my_vga_xy_controller|xCounter [6],\my_vga_xy_controller|xCounter [5],\my_vga_xy_controller|xCounter [4],
\my_vga_xy_controller|xCounter [3],\my_vga_xy_controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/FineAL.ram0_gameover_rom_93b2afb6.hdl.mif";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "system:mySystem|gameover_rom:myGameover_rom|altsyncram:mem_rtl_0|altsyncram_vg71:auto_generated|ALTSYNCRAM";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h0000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000041E382083C70200000000000000000800000000041E386083C70600000000000000000800000000073E3EE0E7C7CE00000000000000000800000000073E3EE0E7C7CE0000000000000000080000000007FFFFE0FFFFFE0000000000000000080000000007FFFFE0FFFFFE0000000000000000080000000007FFFFE0FFFFFE0000000000000000080000000007FFFFE0FFFFFE0;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h000000000000000080000000007FFFFE0FFFFFE0000000000000000080000000007FFFFE0FFFFFE0000000000000000080000000007FFFFE0FFFFFE0000000000000000080000101807FFFFE0FFFFFE0000000000000000080000703C07FFFFE0FFFFFE0000000000000000080000703C07FFFFE0FFFFFE00380E0000000000080001E87607FFFFE0FFFFFE00380E0000000000080001E87E07FBFEE0FFFFFE00FC3F8000000000080001E87603FBFFC07FFFFC00FC3F8000000000080001FC7E03FAFE407FFFF800FC3F8000000000080001FC7E03FFFFC07FFFF800F43F8000000000080000F83C03FFFFC07FFFF800FE3F8000000000080000703C03FFFFC;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h07FFFF800FE3F8000000000080000701803FFFFC07FFFF800FC0F0000000000080000000001FFFFC07FFFF800380E0000000000080000000000FFFF001FFFF00028000000000000080000000000FFFF001FFFF000000000000000000800000000003FFE0007FFC000000000000000000800000000003FFE0007FFC0000000000000000008000000000007E00007FFC0000000000000000008000000000000000000FE0000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode63w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mySystem|myBackground_rom|addr[12]~14_combout ,\mySystem|myBackground_rom|addr[11]~12_combout ,\mySystem|myBackground_rom|addr[10]~10_combout ,\mySystem|myBackground_rom|addr[9]~8_combout ,\mySystem|myBackground_rom|addr[8]~6_combout ,
\mySystem|myBackground_rom|addr[7]~4_combout ,\mySystem|myBackground_rom|addr[6]~2_combout ,\mySystem|myBackground_rom|addr[5]~0_combout ,\my_vga_xy_controller|xCounter [6],\my_vga_xy_controller|xCounter [5],\my_vga_xy_controller|xCounter [4],
\my_vga_xy_controller|xCounter [3],\my_vga_xy_controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/FineAL.ram0_gameover_rom_93b2afb6.hdl.mif";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "system:mySystem|gameover_rom:myGameover_rom|altsyncram:mem_rtl_0|altsyncram_vg71:auto_generated|ALTSYNCRAM";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'h401F81F8010000008000780F00E0000000000000000F81F000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000018000000000000000000080000000000000000001800000000000000000008001C3DFF00E01FF00004003FE3807381C7F80008001C1DFF80F01FF8000C803FE3807381C7F80008001C1DFFC1F8381C0000803FFB807381CFFE0008001C1DFFC1F8381C0000803FFB807381CFFE0008001C1C0;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h1C1F8381C000060003B8073FFCE070008001C1C01C3F8381C000020003B8073FFCE070008001C1C01C71C381C000000003B8073C3CE070008001C3C01C71C381C000000007B8073C3CE070008000FFC7FC71C381C0000001FFB8071C38FF70008000FFC7FC71C381C0000000FFB8071C38FE70008001C1C01C71C381C000000003B8C71C380070008001C1C01C70E381C000000003B9E71C380070008001C1C01CE07381C000000003B9371C380070008001C1C01CE07381C000000003BD370E700070008001C1C01CE07381C000000003BE0F07E0E060008000DBCFF8E071BF80000003F73C0703C06FC0008000FFDFF0E071FF00000003FE380703C07F8000;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'h80000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N22
cycloneive_lcell_comb \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~4 (
// Equation(s):
// \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~4_combout  = (!\mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a [1] & ((\mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (!\mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a [0] & (\mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~4 .lut_mask = 16'h00E2;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N28
cycloneive_lcell_comb \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~5 (
// Equation(s):
// \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~5_combout  = (\mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~4_combout ) # ((\mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a6  & 
// \mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a [1]))

	.dataa(gnd),
	.datab(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~4_combout ),
	.datad(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~5 .lut_mask = 16'hFCF0;
defparam \mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode63w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mySystem|myBackground_rom|addr[12]~14_combout ,\mySystem|myBackground_rom|addr[11]~12_combout ,\mySystem|myBackground_rom|addr[10]~10_combout ,\mySystem|myBackground_rom|addr[9]~8_combout ,\mySystem|myBackground_rom|addr[8]~6_combout ,
\mySystem|myBackground_rom|addr[7]~4_combout ,\mySystem|myBackground_rom|addr[6]~2_combout ,\mySystem|myBackground_rom|addr[5]~0_combout ,\my_vga_xy_controller|xCounter [6],\my_vga_xy_controller|xCounter [5],\my_vga_xy_controller|xCounter [4],
\my_vga_xy_controller|xCounter [3],\my_vga_xy_controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "system:mySystem|background_rom:myBackground_rom|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ALTSYNCRAM";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'hF800C000FFFFF807E0007FFFFFFFFFFFFFE0007FF800C000FFFFF807E0007FFFFFFFFFFFFFE0007FF800C000FFFFF807E0007FFFFFFFFFFFFFE0007FF800C000FFFFF807E0007FFFFFFFFFFFFFE0007FF800C000FFFFF807E0007FFFFFFFFFFFFFE0007FF800C000FFFFF807E0007FFFFFFFFFFFFFE0007FF800C000FFFFF807E000000000000000000000000000C000FFFFF807E000000000000000000000000000C000FFFFF807E000000000000000000000000000C000FFFFF807E000000000000000000000000000C000FFFFF807E000000000000000000000000000C000FFFFF807E000000000000000000000000000C000FFFFF807E000000000000000;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h000000000000C000FFFFF807E000000000000000000000000000C000FFFFF807E000000000000000000000000000C000FFFFF807E000000000000000000000000000C000FFFFF807E000000000080000000000FFFFFFC000FFFFF807FFFFFFFFFFF8001FFFF000FFFFFF8000FFFFF807FFFFFFFFFFF8001FFFF000FFFFFF8000FFFFF807FFFFFFFFFFF8001FFFF000FFFFFF8000FFFFF807FFFFFFFFFFF8001FFFF000FFFFFF8000FFFFF807FFFFFFFFFFF8001FFFF000FFFFFF8000FFFFF807FFFFFFFFFFF8001FFFF000FFFFFF8000FFFFF807FFFFFFFFFFF8001FFFF000FFFFFF8000FFFFF807FFFFFFFFFFF8001FFFF000FFFFFF8000FFFFF807FFFFFFFF;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFF8001FFFF000FFFFFF8000FFFFF807FFFFFFFFFFF8001FFFF000FFFFFFC000FFFFF807FFFFFFFFFFF8001FFFF0000000000000FFFFF807FFFFFFFFFFF8001FFFE0000000000000FFFFF807FFFFC000000000000000000000000000FFFFF807E0000000000000000000000000000000FFFFF807E0000000000000000000000000000000FFFFF807E0000000000000000000000000000000FFFFF807E0000000000000000000000000000000FFFFF807E0000000000000000000000000000000FFFFF807E0000000000000000000000000000000FFFFF807E0000000000000000000000000000000FFFFF807E000000000000000007FFF0000000000FFFFF807;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'hE0003FFFFFFFFFFC007FFF8000000000FFFFF807E0003FFFFFFFFFFC007FFF801FFF8000FFFFF807E0003FFFFFFFFFFC007FFF801FFFC000FFFFF807E0003FFFFFFFFFFC007FFF801FFF8000FFFFF807E0003FFFFFFFFFFC007FFF801FFF8000FFFFF807E0003FFFFFFFFFF8007FFF801FFF8000FFFFF807E000000000000000007FFF801FFF8000FFFFF807E000000000000000007FFF801FFF8000FFFFF807E000000000000000007FFF801FFF8000FFFFF807E000000000000000007FFF801FFF8000FFFFF807E000000000000000007FFF801FFF8000FFFFF807E000000000000000007FFF801FFF8000FFFFF807E000000000000000007FFF801FFF8000;
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vga_xy_controller|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|rden_decode|w_anode49w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mySystem|myBackground_rom|addr[12]~14_combout ,\mySystem|myBackground_rom|addr[11]~12_combout ,\mySystem|myBackground_rom|addr[10]~10_combout ,\mySystem|myBackground_rom|addr[9]~8_combout ,\mySystem|myBackground_rom|addr[8]~6_combout ,
\mySystem|myBackground_rom|addr[7]~4_combout ,\mySystem|myBackground_rom|addr[6]~2_combout ,\mySystem|myBackground_rom|addr[5]~0_combout ,\my_vga_xy_controller|xCounter [6],\my_vga_xy_controller|xCounter [5],\my_vga_xy_controller|xCounter [4],
\my_vga_xy_controller|xCounter [3],\my_vga_xy_controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "system:mySystem|background_rom:myBackground_rom|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ALTSYNCRAM";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFF807E007FFF003FFF000007FFF801FFF8000FFFFF807E007FFF003FFF000007FFF801FFF8000FFFFF807E000000003FFF000007FFF801FFF8000FFFFF807E000000003FFF000007FFF801FFF8000FFFFF807E000000003FFF000007FFF801FFF8000FFFFF807E000000003FFF000007FFF801FFF8000FFFFF807E000000003FFF000007FFF801FFF8000FFFFF807E000000002000000000000001FFF8000FFFFF807E000000002000000000000001FFF8000FFFFF807E000000002000000000000001FFF8000FFFFF807E007FFFFFE000000000000001FFF8000FFFFF807E007FFFFFE000000000000001FFF8000FFFFF807E007FFFFFE00000000000000;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h1FFF8000FFFFF807E007FFFFFE000000000000001FFF8000FFFFF807E007FFFFFE000000000000001FFF8000FFFFF807E007FFFFFE000000000000001FFF8000FFFFF807E007FFFFFE000000003FFF801FFF8000FFFFF807E007FFFFFE000FFC003FFF801FFF8000FFFFF807E007FFFFFE000FFC003FFF801FFF800000001007E007FFFFFE000FFC003FFF801FFF800000000007E007FFFFFE000FFC003FFF801FFF800000000007E007FFFFFE000FFC003FFF801FFFC00000000007E007FFFFFE000FFC003FFF801FFF800000000007E007FFFFFE0007FE003FFF800000000000000007E000000000000000003FFF800000000000000007E000000000000000;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h003FFF800000000000000007E000000000000000003FFF800000000000000007E000000000000000003FFF800000000000000007E000000000000000003FFF800000000000000007E000000000000000003FFF80000000007FFFF007E000000000000000003FFF8000000000FFFFF807E000000000000000007FFFFFFFFF8000FFFFF807FFFFFFFFFF8007FFFFFFFFFFFFFF8000FFFFF807FFFFFFFFFF8007FFFFFFFFFFFFFF8000FFFFF807FFFFFFFFFF8007FFFFFFFFFFFFFF8000FFFFF807FFFFFFFFFF8007FFFFFFFFFFFFFF8000FFFFF807FFFFFFFFFF8007FFFFFFFFFFFFFF8000FFFFF807FFFFFFFFFF8007FFFFFFFFFFFFFF8000FFFFF807FFFFFFFF;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'hFF8007FFFFFFFFFFFFFF8000FFFFF807FFFFFFFFFF8007FFFFFFFFFFFFFF8000FFFFF807FFFFFFFFFF8007FFFFFFFFFFFFFF80007FFFF007E000000000000000000000040000000000000007E000000000000000000000040000000000000007E000000000000000000000040000000000000007E000000000000000000000040000000000000007E000000000000000000000040000000000000007E000000000000000000000040000000000000007E000000000000000000000040000000000000007E000000000000000000000060000000000000007FFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N10
cycloneive_lcell_comb \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~4 (
// Equation(s):
// \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~4_combout  = (!\mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a [1] & ((\mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3~portadataout )) # (!\mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a [0] & ((\mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~4 .lut_mask = 16'h5140;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N4
cycloneive_lcell_comb \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~5 (
// Equation(s):
// \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~5_combout  = (\mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~4_combout ) # ((\mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a [1] & 
// \mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6~portadataout ))

	.dataa(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datad(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~4_combout ),
	.cin(gnd),
	.combout(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~5 .lut_mask = 16'hFFA0;
defparam \mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N12
cycloneive_lcell_comb \mySystem|color_vga[0]~14 (
// Equation(s):
// \mySystem|color_vga[0]~14_combout  = (\mySystem|color_vga[2]~6_combout  & (((\mySystem|color_vga[2]~7_combout )))) # (!\mySystem|color_vga[2]~6_combout  & ((\mySystem|color_vga[2]~7_combout  & 
// (\mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~5_combout )) # (!\mySystem|color_vga[2]~7_combout  & ((\mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~5_combout )))))

	.dataa(\mySystem|color_vga[2]~6_combout ),
	.datab(\mySystem|myGameover_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~5_combout ),
	.datac(\mySystem|color_vga[2]~7_combout ),
	.datad(\mySystem|myBackground_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~5_combout ),
	.cin(gnd),
	.combout(\mySystem|color_vga[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|color_vga[0]~14 .lut_mask = 16'hE5E0;
defparam \mySystem|color_vga[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N18
cycloneive_lcell_comb \mySystem|color_vga[0]~15 (
// Equation(s):
// \mySystem|color_vga[0]~15_combout  = (\mySystem|color_vga[2]~6_combout  & ((\mySystem|color_vga[0]~14_combout  & (\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~5_combout )) # (!\mySystem|color_vga[0]~14_combout  & 
// ((\mySystem|myGhost_rom|dout [0]))))) # (!\mySystem|color_vga[2]~6_combout  & (((\mySystem|color_vga[0]~14_combout ))))

	.dataa(\mySystem|color_vga[2]~6_combout ),
	.datab(\mySystem|myStartscreen_rom|mem_rtl_0|auto_generated|mux2|result_node[0]~5_combout ),
	.datac(\mySystem|myGhost_rom|dout [0]),
	.datad(\mySystem|color_vga[0]~14_combout ),
	.cin(gnd),
	.combout(\mySystem|color_vga[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|color_vga[0]~15 .lut_mask = 16'hDDA0;
defparam \mySystem|color_vga[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N8
cycloneive_lcell_comb \mySystem|color_vga[0]~16 (
// Equation(s):
// \mySystem|color_vga[0]~16_combout  = (!\mySystem|color_vga[2]~17_combout  & \mySystem|color_vga[0]~15_combout )

	.dataa(\mySystem|color_vga[2]~17_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mySystem|color_vga[0]~15_combout ),
	.cin(gnd),
	.combout(\mySystem|color_vga[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mySystem|color_vga[0]~16 .lut_mask = 16'h5500;
defparam \mySystem|color_vga[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N4
cycloneive_lcell_comb \u1|LCD_E~0 (
// Equation(s):
// \u1|LCD_E~0_combout  = (\r0|oRESET~q  & ((\u1|state.HOLD~q  & ((\u1|LCD_E~q ))) # (!\u1|state.HOLD~q  & (!\u1|state.DROP_LCD_E~q )))) # (!\r0|oRESET~q  & (((\u1|LCD_E~q ))))

	.dataa(\r0|oRESET~q ),
	.datab(\u1|state.DROP_LCD_E~q ),
	.datac(\u1|LCD_E~q ),
	.datad(\u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\u1|LCD_E~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LCD_E~0 .lut_mask = 16'hF072;
defparam \u1|LCD_E~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N5
dffeas \u1|LCD_E (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|LCD_E~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|LCD_E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|LCD_E .is_wysiwyg = "true";
defparam \u1|LCD_E .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N22
cycloneive_lcell_comb \u1|Selector1~0 (
// Equation(s):
// \u1|Selector1~0_combout  = (\u1|state.Print_String~q ) # ((\u1|LCD_RS~q  & ((\u1|state.DROP_LCD_E~q ) # (\u1|state.HOLD~q ))))

	.dataa(\u1|state.Print_String~q ),
	.datab(\u1|state.DROP_LCD_E~q ),
	.datac(\u1|LCD_RS~q ),
	.datad(\u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\u1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector1~0 .lut_mask = 16'hFAEA;
defparam \u1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N23
dffeas \u1|LCD_RS (
	.clk(\u1|CLK_400HZ~clkctrl_outclk ),
	.d(\u1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|LCD_RS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|LCD_RS .is_wysiwyg = "true";
defparam \u1|LCD_RS .power_up = "low";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \Audio_Controller|Audio_Clock|altpll_component|pll (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\Audio_Controller|Audio_Clock|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\Audio_Controller|Audio_Clock|altpll_component|pll~FBOUT ),
	.clk(\Audio_Controller|Audio_Clock|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .auto_settings = "false";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .bandwidth_type = "medium";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c0_high = 24;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c0_initial = 1;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c0_low = 24;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c0_mode = "even";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c0_ph = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c1_high = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c1_initial = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c1_low = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c1_mode = "bypass";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c1_ph = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c1_use_casc_in = "off";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c2_high = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c2_initial = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c2_low = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c2_mode = "bypass";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c2_ph = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c2_use_casc_in = "off";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c3_high = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c3_initial = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c3_low = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c3_mode = "bypass";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c3_ph = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c3_use_casc_in = "off";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c4_high = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c4_initial = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c4_low = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c4_mode = "bypass";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c4_ph = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .c4_use_casc_in = "off";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .charge_pump_current_bits = 1;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk0_counter = "c0";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk0_divide_by = 4;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk0_duty_cycle = 50;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk0_multiply_by = 1;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk0_phase_shift = "0";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk1_counter = "unused";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk1_divide_by = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk1_duty_cycle = 50;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk1_multiply_by = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk1_phase_shift = "0";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk2_counter = "unused";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk2_divide_by = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk2_duty_cycle = 50;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk2_multiply_by = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk2_phase_shift = "0";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk3_counter = "unused";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk3_divide_by = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk3_duty_cycle = 50;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk3_multiply_by = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk3_phase_shift = "0";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk4_counter = "unused";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk4_divide_by = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk4_duty_cycle = 50;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk4_multiply_by = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .clk4_phase_shift = "0";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .compensate_clock = "clock0";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .inclk1_input_frequency = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .loop_filter_c_bits = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .loop_filter_r_bits = 27;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .m = 12;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .m_initial = 1;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .m_ph = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .n = 1;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .operation_mode = "normal";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .pfd_max = 200000;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .pfd_min = 3076;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .simulation_type = "timing";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .switch_over_type = "manual";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .vco_center = 1538;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .vco_divide_by = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .vco_frequency_control = "auto";
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .vco_max = 3333;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .vco_min = 1538;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .vco_multiply_by = 0;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .vco_phase_shift_step = 208;
defparam \Audio_Controller|Audio_Clock|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \Audio_Controller|Audio_Clock|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Audio_Controller|Audio_Clock|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Audio_Controller|Audio_Clock|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Clock|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \Audio_Controller|Audio_Clock|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y66_N15
cycloneive_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y40_N1
dffeas \Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AUD_DACLRCK~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk .is_wysiwyg = "true";
defparam \Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N13
dffeas \Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk .is_wysiwyg = "true";
defparam \Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N10
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|left_channel_was_read~2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|left_channel_was_read~2_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ) # ((\Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & 
// ((\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) # (!\Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ))))

	.dataa(\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ),
	.datad(\Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|left_channel_was_read~2_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_was_read~2 .lut_mask = 16'hECFC;
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_was_read~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N11
dffeas \Audio_Controller|Audio_Out_Serializer|left_channel_was_read (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|left_channel_was_read~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_was_read .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_was_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N6
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~7 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~7_combout  = ((\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) # (!\Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q )) # 
// (!\Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q )

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ),
	.datac(\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(\Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~7 .lut_mask = 16'hF3FF;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N18
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|comb~1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|comb~1_combout  = (\Audio_Controller|audio_out_allowed~q  & !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q )

	.dataa(\Audio_Controller|audio_out_allowed~q ),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|comb~1 .lut_mask = 16'h0A0A;
defparam \Audio_Controller|Audio_Out_Serializer|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N14
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (((VCC) # (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout )))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = 
// CARRY(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N24
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout  = \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  $ (((\Audio_Controller|audio_out_allowed~q  & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q )))

	.dataa(\Audio_Controller|audio_out_allowed~q ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11 .lut_mask = 16'hD2D2;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N15
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N16
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (((\Audio_Controller|Audio_Out_Serializer|comb~1_combout ) # (VCC))))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # ((GND))))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = 
// CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (\Audio_Controller|Audio_Out_Serializer|comb~1_combout )) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y38_N17
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N18
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ((VCC)))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (((VCC) # (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout )))))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y38_N19
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N20
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (((\Audio_Controller|Audio_Out_Serializer|comb~1_combout ) # (VCC))))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # ((GND))))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = 
// CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (\Audio_Controller|Audio_Out_Serializer|comb~1_combout )) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y38_N21
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N22
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ((VCC)))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (((VCC) # (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout )))))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y38_N23
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N24
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (((\Audio_Controller|Audio_Out_Serializer|comb~1_combout ) # (VCC))))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # ((GND))))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = 
// CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (\Audio_Controller|Audio_Out_Serializer|comb~1_combout )) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 16'h5A6F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y38_N25
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N26
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout  = 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT )

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 16'hA5A5;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y38_N27
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N22
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6_combout  = (\Audio_Controller|audio_out_allowed~q  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])))

	.dataa(\Audio_Controller|audio_out_allowed~q ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6 .lut_mask = 16'h8000;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N28
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5_combout  = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5 .lut_mask = 16'h8000;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N8
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~7 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~7_combout  = (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) # ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6_combout  & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5_combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~7 .lut_mask = 16'h5450;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N9
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N0
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~3 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~3_cout  = CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~3_cout ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~3 .lut_mask = 16'h0011;
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N2
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~5 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~5_cout  = CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]) # 
// (!\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~3_cout ))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~3_cout ),
	.combout(),
	.cout(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~5_cout ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~5 .lut_mask = 16'h00CF;
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N4
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~7 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~7_cout  = CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// !\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~5_cout ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~5_cout ),
	.combout(),
	.cout(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~7_cout ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~7 .lut_mask = 16'h0005;
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N6
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~9 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~9_cout  = CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]) # 
// (!\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~7_cout ))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~7_cout ),
	.combout(),
	.cout(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~9_cout ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~9 .lut_mask = 16'h00CF;
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N8
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11_cout  = CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// !\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~9_cout ))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~9_cout ),
	.combout(),
	.cout(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11_cout ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11 .lut_mask = 16'h0003;
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N10
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~12 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~12_combout  = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// ((\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11_cout ) # (GND))) # (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (!\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11_cout ))
// \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~13  = CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]) # 
// (!\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11_cout ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11_cout ),
	.combout(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~12_combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~13 ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~12 .lut_mask = 16'hA5AF;
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N12
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7]~14 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7]~14_combout  = \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~13  $ 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.cin(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~13 ),
	.combout(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7]~14 .lut_mask = 16'hF00F;
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y38_N13
dffeas \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y38_N11
dffeas \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N18
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (((VCC) # (!\Audio_Controller|Audio_Out_Serializer|comb~0_combout )))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(\Audio_Controller|Audio_Out_Serializer|comb~0_combout  $ 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N4
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~15 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~15_combout  = \Audio_Controller|Audio_Out_Serializer|comb~0_combout  $ (((\Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  & 
// (\Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & !\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))))

	.dataa(\Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datab(\Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ),
	.datac(\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~15 .lut_mask = 16'hF708;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N19
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N20
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (((\Audio_Controller|Audio_Out_Serializer|comb~0_combout ) # (VCC))))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # (GND))))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY((\Audio_Controller|Audio_Out_Serializer|comb~0_combout  $ 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y40_N21
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N22
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & VCC)))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (((VCC) # (!\Audio_Controller|Audio_Out_Serializer|comb~0_combout )))))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & (\Audio_Controller|Audio_Out_Serializer|comb~0_combout  $ 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y40_N23
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N24
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (((\Audio_Controller|Audio_Out_Serializer|comb~0_combout ) # (VCC))))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # (GND))))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY((\Audio_Controller|Audio_Out_Serializer|comb~0_combout  $ 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h3C6F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y40_N25
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N26
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & VCC)))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (((VCC) # (!\Audio_Controller|Audio_Out_Serializer|comb~0_combout )))))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & (\Audio_Controller|Audio_Out_Serializer|comb~0_combout  $ 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N28
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (((\Audio_Controller|Audio_Out_Serializer|comb~0_combout ) # (VCC))))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # (GND))))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY((\Audio_Controller|Audio_Out_Serializer|comb~0_combout  $ 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 16'h3C6F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y40_N29
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N30
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout  = 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT )

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 16'hA5A5;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y40_N31
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N18
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~3 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~3_cout  = CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~3_cout ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~3 .lut_mask = 16'h0011;
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N20
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~5 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~5_cout  = CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]) # 
// (!\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~3_cout ))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~3_cout ),
	.combout(),
	.cout(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~5_cout ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~5 .lut_mask = 16'h00CF;
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N22
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~7 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~7_cout  = CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// !\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~5_cout ))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~5_cout ),
	.combout(),
	.cout(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~7_cout ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~7 .lut_mask = 16'h0003;
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N24
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~9 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~9_cout  = CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]) # 
// (!\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~7_cout ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~7_cout ),
	.combout(),
	.cout(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~9_cout ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~9 .lut_mask = 16'h00AF;
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N26
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11_cout  = CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// !\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~9_cout ))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~9_cout ),
	.combout(),
	.cout(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11_cout ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11 .lut_mask = 16'h0003;
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N28
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~12 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~12_combout  = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// ((\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11_cout ) # (GND))) # (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (!\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11_cout ))
// \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~13  = CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]) # 
// (!\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11_cout ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11_cout ),
	.combout(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~12_combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~13 ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~12 .lut_mask = 16'hA5AF;
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N30
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7]~14 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7]~14_combout  = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  $ 
// (!\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~13 )

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~13 ),
	.combout(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7]~14 .lut_mask = 16'hA5A5;
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y40_N31
dffeas \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N29
dffeas \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N14
cycloneive_lcell_comb \Audio_Controller|always1~0 (
// Equation(s):
// \Audio_Controller|always1~0_combout  = (\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space [7] & (((\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space [7]) # 
// (\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space [6])))) # (!\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space [7] & (\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space [6] & 
// ((\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space [7]) # (\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space [6]))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space [7]),
	.datab(\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space [6]),
	.datac(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space [7]),
	.datad(\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space [6]),
	.cin(gnd),
	.combout(\Audio_Controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|always1~0 .lut_mask = 16'hEEE0;
defparam \Audio_Controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N15
dffeas \Audio_Controller|audio_out_allowed (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|always1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|audio_out_allowed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|audio_out_allowed .is_wysiwyg = "true";
defparam \Audio_Controller|audio_out_allowed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N8
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|comb~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|comb~0_combout  = (\Audio_Controller|audio_out_allowed~q  & !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q )

	.dataa(gnd),
	.datab(\Audio_Controller|audio_out_allowed~q ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|comb~0 .lut_mask = 16'h0C0C;
defparam \Audio_Controller|Audio_Out_Serializer|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N27
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N8
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9_combout  = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9 .lut_mask = 16'h8000;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N6
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8_combout  = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & (\Audio_Controller|audio_out_allowed~q  & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(\Audio_Controller|audio_out_allowed~q ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8 .lut_mask = 16'h8000;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N0
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~10 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~10_combout  = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~7_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) # ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9_combout  & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8_combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~7_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~10 .lut_mask = 16'hA8A0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N1
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N14
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~12 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~12_combout  = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~12 .lut_mask = 16'h0008;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N16
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~13 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~13_combout  = (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~12_combout  & (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~12_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~13 .lut_mask = 16'h0004;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N11
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N6
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|read_right_channel (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  = (\Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & (\Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  & 
// !\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ),
	.datac(\Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datad(\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|read_right_channel .lut_mask = 16'h00C0;
defparam \Audio_Controller|Audio_Out_Serializer|read_right_channel .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N4
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & \Audio_Controller|Audio_Out_Serializer|comb~0_combout )))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|comb~0_combout  & (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q )) # (!\Audio_Controller|Audio_Out_Serializer|comb~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q )))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 16'hCA0C;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N0
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout  = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout 
// ) # ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~13_combout  & (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & !\Audio_Controller|Audio_Out_Serializer|comb~0_combout )))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~13_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1 .lut_mask = 16'hCCEC;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N1
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N12
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|comb~0_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ))) # (!\Audio_Controller|Audio_Out_Serializer|comb~0_combout  & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q )))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\Audio_Controller|Audio_Out_Serializer|comb~0_combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datab(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6 .lut_mask = 16'hF374;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N13
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N2
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ((\Audio_Controller|Audio_Out_Serializer|comb~0_combout )))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|comb~0_combout  & ((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ))) # (!\Audio_Controller|Audio_Out_Serializer|comb~0_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 16'hA30A;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N10
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout  = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout 
// ) # ((!\Audio_Controller|Audio_Out_Serializer|comb~0_combout  & (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & \Audio_Controller|Audio_Out_Serializer|read_right_channel~combout )))

	.dataa(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 16'hFF40;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N16
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~14 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~14_combout  = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) # ((!\Audio_Controller|audio_out_allowed~q ) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.datac(\Audio_Controller|audio_out_allowed~q ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~14 .lut_mask = 16'hBF00;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N17
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N15
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N30
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8_combout  = (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8 .lut_mask = 16'h0040;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N16
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]) # 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 16'hFFFC;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N30
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8_combout  & !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout )))) # 
// (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1 .lut_mask = 16'h0ACA;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N10
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|comb~1_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q )) # (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ))))) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|comb~1_combout  & ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ))) # (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2 .lut_mask = 16'hF690;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N11
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N20
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|comb~1_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q )) # (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout  & 
// ((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ))))) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|comb~1_combout ) 
// # ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .lut_mask = 16'hD4F6;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N21
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N28
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  = (\Audio_Controller|Audio_Out_Serializer|comb~1_combout  & (((!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  
// & !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q )))) # (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout )))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datab(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 16'h202C;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N14
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout  = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ) 
// # ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  $ (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 16'hFF90;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N12
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~10 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~10_combout  = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  & 
// (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) # (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout )) # 
// (!\Audio_Controller|audio_out_allowed~q )))

	.dataa(\Audio_Controller|audio_out_allowed~q ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~10 .lut_mask = 16'hF700;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N13
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N12
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|read_left_channel (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  = (\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & 
// (!\Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  & \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q )))

	.dataa(\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datac(\Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|read_left_channel .lut_mask = 16'h0800;
defparam \Audio_Controller|Audio_Out_Serializer|read_left_channel .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N2
cycloneive_lcell_comb \myNote|Add0~0 (
// Equation(s):
// \myNote|Add0~0_combout  = \myNote|q [0] $ (VCC)
// \myNote|Add0~1  = CARRY(\myNote|q [0])

	.dataa(gnd),
	.datab(\myNote|q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myNote|Add0~0_combout ),
	.cout(\myNote|Add0~1 ));
// synopsys translate_off
defparam \myNote|Add0~0 .lut_mask = 16'h33CC;
defparam \myNote|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \myTimer|Add0~0 (
// Equation(s):
// \myTimer|Add0~0_combout  = \myTimer|count [0] $ (VCC)
// \myTimer|Add0~1  = CARRY(\myTimer|count [0])

	.dataa(\myTimer|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myTimer|Add0~0_combout ),
	.cout(\myTimer|Add0~1 ));
// synopsys translate_off
defparam \myTimer|Add0~0 .lut_mask = 16'h55AA;
defparam \myTimer|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
cycloneive_lcell_comb \myTimer|count~0 (
// Equation(s):
// \myTimer|count~0_combout  = (\myTimer|Add0~0_combout  & \myTimer|Equal0~8_combout )

	.dataa(\myTimer|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myTimer|Equal0~8_combout ),
	.cin(gnd),
	.combout(\myTimer|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|count~0 .lut_mask = 16'hAA00;
defparam \myTimer|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N17
dffeas \myTimer|count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myTimer|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|count[0] .is_wysiwyg = "true";
defparam \myTimer|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \myTimer|Add0~2 (
// Equation(s):
// \myTimer|Add0~2_combout  = (\myTimer|count [1] & (!\myTimer|Add0~1 )) # (!\myTimer|count [1] & ((\myTimer|Add0~1 ) # (GND)))
// \myTimer|Add0~3  = CARRY((!\myTimer|Add0~1 ) # (!\myTimer|count [1]))

	.dataa(gnd),
	.datab(\myTimer|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|Add0~1 ),
	.combout(\myTimer|Add0~2_combout ),
	.cout(\myTimer|Add0~3 ));
// synopsys translate_off
defparam \myTimer|Add0~2 .lut_mask = 16'h3C3F;
defparam \myTimer|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N9
dffeas \myTimer|count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myTimer|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|count[1] .is_wysiwyg = "true";
defparam \myTimer|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \myTimer|Add0~4 (
// Equation(s):
// \myTimer|Add0~4_combout  = (\myTimer|count [2] & (\myTimer|Add0~3  $ (GND))) # (!\myTimer|count [2] & (!\myTimer|Add0~3  & VCC))
// \myTimer|Add0~5  = CARRY((\myTimer|count [2] & !\myTimer|Add0~3 ))

	.dataa(\myTimer|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|Add0~3 ),
	.combout(\myTimer|Add0~4_combout ),
	.cout(\myTimer|Add0~5 ));
// synopsys translate_off
defparam \myTimer|Add0~4 .lut_mask = 16'hA50A;
defparam \myTimer|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N11
dffeas \myTimer|count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myTimer|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|count[2] .is_wysiwyg = "true";
defparam \myTimer|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \myTimer|Add0~6 (
// Equation(s):
// \myTimer|Add0~6_combout  = (\myTimer|count [3] & (!\myTimer|Add0~5 )) # (!\myTimer|count [3] & ((\myTimer|Add0~5 ) # (GND)))
// \myTimer|Add0~7  = CARRY((!\myTimer|Add0~5 ) # (!\myTimer|count [3]))

	.dataa(\myTimer|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|Add0~5 ),
	.combout(\myTimer|Add0~6_combout ),
	.cout(\myTimer|Add0~7 ));
// synopsys translate_off
defparam \myTimer|Add0~6 .lut_mask = 16'h5A5F;
defparam \myTimer|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N13
dffeas \myTimer|count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myTimer|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|count[3] .is_wysiwyg = "true";
defparam \myTimer|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
cycloneive_lcell_comb \myTimer|Add0~8 (
// Equation(s):
// \myTimer|Add0~8_combout  = (\myTimer|count [4] & (\myTimer|Add0~7  $ (GND))) # (!\myTimer|count [4] & (!\myTimer|Add0~7  & VCC))
// \myTimer|Add0~9  = CARRY((\myTimer|count [4] & !\myTimer|Add0~7 ))

	.dataa(gnd),
	.datab(\myTimer|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|Add0~7 ),
	.combout(\myTimer|Add0~8_combout ),
	.cout(\myTimer|Add0~9 ));
// synopsys translate_off
defparam \myTimer|Add0~8 .lut_mask = 16'hC30C;
defparam \myTimer|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N15
dffeas \myTimer|count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myTimer|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|count[4] .is_wysiwyg = "true";
defparam \myTimer|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \myTimer|Add0~10 (
// Equation(s):
// \myTimer|Add0~10_combout  = (\myTimer|count [5] & (!\myTimer|Add0~9 )) # (!\myTimer|count [5] & ((\myTimer|Add0~9 ) # (GND)))
// \myTimer|Add0~11  = CARRY((!\myTimer|Add0~9 ) # (!\myTimer|count [5]))

	.dataa(gnd),
	.datab(\myTimer|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|Add0~9 ),
	.combout(\myTimer|Add0~10_combout ),
	.cout(\myTimer|Add0~11 ));
// synopsys translate_off
defparam \myTimer|Add0~10 .lut_mask = 16'h3C3F;
defparam \myTimer|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N17
dffeas \myTimer|count[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myTimer|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|count[5] .is_wysiwyg = "true";
defparam \myTimer|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \myTimer|Add0~12 (
// Equation(s):
// \myTimer|Add0~12_combout  = (\myTimer|count [6] & (\myTimer|Add0~11  $ (GND))) # (!\myTimer|count [6] & (!\myTimer|Add0~11  & VCC))
// \myTimer|Add0~13  = CARRY((\myTimer|count [6] & !\myTimer|Add0~11 ))

	.dataa(\myTimer|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|Add0~11 ),
	.combout(\myTimer|Add0~12_combout ),
	.cout(\myTimer|Add0~13 ));
// synopsys translate_off
defparam \myTimer|Add0~12 .lut_mask = 16'hA50A;
defparam \myTimer|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
cycloneive_lcell_comb \myTimer|count~1 (
// Equation(s):
// \myTimer|count~1_combout  = (\myTimer|Add0~12_combout  & \myTimer|Equal0~8_combout )

	.dataa(gnd),
	.datab(\myTimer|Add0~12_combout ),
	.datac(gnd),
	.datad(\myTimer|Equal0~8_combout ),
	.cin(gnd),
	.combout(\myTimer|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|count~1 .lut_mask = 16'hCC00;
defparam \myTimer|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N15
dffeas \myTimer|count[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myTimer|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|count[6] .is_wysiwyg = "true";
defparam \myTimer|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \myTimer|Add0~14 (
// Equation(s):
// \myTimer|Add0~14_combout  = (\myTimer|count [7] & (!\myTimer|Add0~13 )) # (!\myTimer|count [7] & ((\myTimer|Add0~13 ) # (GND)))
// \myTimer|Add0~15  = CARRY((!\myTimer|Add0~13 ) # (!\myTimer|count [7]))

	.dataa(\myTimer|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|Add0~13 ),
	.combout(\myTimer|Add0~14_combout ),
	.cout(\myTimer|Add0~15 ));
// synopsys translate_off
defparam \myTimer|Add0~14 .lut_mask = 16'h5A5F;
defparam \myTimer|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \myTimer|count~2 (
// Equation(s):
// \myTimer|count~2_combout  = (\myTimer|Add0~14_combout  & \myTimer|Equal0~8_combout )

	.dataa(gnd),
	.datab(\myTimer|Add0~14_combout ),
	.datac(gnd),
	.datad(\myTimer|Equal0~8_combout ),
	.cin(gnd),
	.combout(\myTimer|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|count~2 .lut_mask = 16'hCC00;
defparam \myTimer|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N5
dffeas \myTimer|count[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myTimer|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|count[7] .is_wysiwyg = "true";
defparam \myTimer|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \myTimer|Add0~16 (
// Equation(s):
// \myTimer|Add0~16_combout  = (\myTimer|count [8] & (\myTimer|Add0~15  $ (GND))) # (!\myTimer|count [8] & (!\myTimer|Add0~15  & VCC))
// \myTimer|Add0~17  = CARRY((\myTimer|count [8] & !\myTimer|Add0~15 ))

	.dataa(\myTimer|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|Add0~15 ),
	.combout(\myTimer|Add0~16_combout ),
	.cout(\myTimer|Add0~17 ));
// synopsys translate_off
defparam \myTimer|Add0~16 .lut_mask = 16'hA50A;
defparam \myTimer|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneive_lcell_comb \myTimer|count~3 (
// Equation(s):
// \myTimer|count~3_combout  = (\myTimer|Add0~16_combout  & \myTimer|Equal0~8_combout )

	.dataa(gnd),
	.datab(\myTimer|Add0~16_combout ),
	.datac(gnd),
	.datad(\myTimer|Equal0~8_combout ),
	.cin(gnd),
	.combout(\myTimer|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|count~3 .lut_mask = 16'hCC00;
defparam \myTimer|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N13
dffeas \myTimer|count[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myTimer|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|count[8] .is_wysiwyg = "true";
defparam \myTimer|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \myTimer|Add0~18 (
// Equation(s):
// \myTimer|Add0~18_combout  = (\myTimer|count [9] & (!\myTimer|Add0~17 )) # (!\myTimer|count [9] & ((\myTimer|Add0~17 ) # (GND)))
// \myTimer|Add0~19  = CARRY((!\myTimer|Add0~17 ) # (!\myTimer|count [9]))

	.dataa(gnd),
	.datab(\myTimer|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|Add0~17 ),
	.combout(\myTimer|Add0~18_combout ),
	.cout(\myTimer|Add0~19 ));
// synopsys translate_off
defparam \myTimer|Add0~18 .lut_mask = 16'h3C3F;
defparam \myTimer|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N25
dffeas \myTimer|count[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myTimer|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|count[9] .is_wysiwyg = "true";
defparam \myTimer|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \myTimer|Add0~20 (
// Equation(s):
// \myTimer|Add0~20_combout  = (\myTimer|count [10] & (\myTimer|Add0~19  $ (GND))) # (!\myTimer|count [10] & (!\myTimer|Add0~19  & VCC))
// \myTimer|Add0~21  = CARRY((\myTimer|count [10] & !\myTimer|Add0~19 ))

	.dataa(\myTimer|count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|Add0~19 ),
	.combout(\myTimer|Add0~20_combout ),
	.cout(\myTimer|Add0~21 ));
// synopsys translate_off
defparam \myTimer|Add0~20 .lut_mask = 16'hA50A;
defparam \myTimer|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N27
dffeas \myTimer|count[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myTimer|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|count[10] .is_wysiwyg = "true";
defparam \myTimer|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \myTimer|Add0~22 (
// Equation(s):
// \myTimer|Add0~22_combout  = (\myTimer|count [11] & (!\myTimer|Add0~21 )) # (!\myTimer|count [11] & ((\myTimer|Add0~21 ) # (GND)))
// \myTimer|Add0~23  = CARRY((!\myTimer|Add0~21 ) # (!\myTimer|count [11]))

	.dataa(gnd),
	.datab(\myTimer|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|Add0~21 ),
	.combout(\myTimer|Add0~22_combout ),
	.cout(\myTimer|Add0~23 ));
// synopsys translate_off
defparam \myTimer|Add0~22 .lut_mask = 16'h3C3F;
defparam \myTimer|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N29
dffeas \myTimer|count[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myTimer|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|count[11] .is_wysiwyg = "true";
defparam \myTimer|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \myTimer|Add0~24 (
// Equation(s):
// \myTimer|Add0~24_combout  = (\myTimer|count [12] & (\myTimer|Add0~23  $ (GND))) # (!\myTimer|count [12] & (!\myTimer|Add0~23  & VCC))
// \myTimer|Add0~25  = CARRY((\myTimer|count [12] & !\myTimer|Add0~23 ))

	.dataa(\myTimer|count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|Add0~23 ),
	.combout(\myTimer|Add0~24_combout ),
	.cout(\myTimer|Add0~25 ));
// synopsys translate_off
defparam \myTimer|Add0~24 .lut_mask = 16'hA50A;
defparam \myTimer|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N31
dffeas \myTimer|count[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myTimer|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|count[12] .is_wysiwyg = "true";
defparam \myTimer|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N0
cycloneive_lcell_comb \myTimer|Add0~26 (
// Equation(s):
// \myTimer|Add0~26_combout  = (\myTimer|count [13] & (!\myTimer|Add0~25 )) # (!\myTimer|count [13] & ((\myTimer|Add0~25 ) # (GND)))
// \myTimer|Add0~27  = CARRY((!\myTimer|Add0~25 ) # (!\myTimer|count [13]))

	.dataa(gnd),
	.datab(\myTimer|count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|Add0~25 ),
	.combout(\myTimer|Add0~26_combout ),
	.cout(\myTimer|Add0~27 ));
// synopsys translate_off
defparam \myTimer|Add0~26 .lut_mask = 16'h3C3F;
defparam \myTimer|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \myTimer|count~4 (
// Equation(s):
// \myTimer|count~4_combout  = (\myTimer|Add0~26_combout  & \myTimer|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myTimer|Add0~26_combout ),
	.datad(\myTimer|Equal0~8_combout ),
	.cin(gnd),
	.combout(\myTimer|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|count~4 .lut_mask = 16'hF000;
defparam \myTimer|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N1
dffeas \myTimer|count[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myTimer|count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|count[13] .is_wysiwyg = "true";
defparam \myTimer|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N2
cycloneive_lcell_comb \myTimer|Add0~28 (
// Equation(s):
// \myTimer|Add0~28_combout  = (\myTimer|count [14] & (\myTimer|Add0~27  $ (GND))) # (!\myTimer|count [14] & (!\myTimer|Add0~27  & VCC))
// \myTimer|Add0~29  = CARRY((\myTimer|count [14] & !\myTimer|Add0~27 ))

	.dataa(gnd),
	.datab(\myTimer|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|Add0~27 ),
	.combout(\myTimer|Add0~28_combout ),
	.cout(\myTimer|Add0~29 ));
// synopsys translate_off
defparam \myTimer|Add0~28 .lut_mask = 16'hC30C;
defparam \myTimer|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
cycloneive_lcell_comb \myTimer|count~5 (
// Equation(s):
// \myTimer|count~5_combout  = (\myTimer|Add0~28_combout  & \myTimer|Equal0~8_combout )

	.dataa(\myTimer|Add0~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myTimer|Equal0~8_combout ),
	.cin(gnd),
	.combout(\myTimer|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|count~5 .lut_mask = 16'hAA00;
defparam \myTimer|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N23
dffeas \myTimer|count[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myTimer|count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|count[14] .is_wysiwyg = "true";
defparam \myTimer|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
cycloneive_lcell_comb \myTimer|Add0~30 (
// Equation(s):
// \myTimer|Add0~30_combout  = (\myTimer|count [15] & (!\myTimer|Add0~29 )) # (!\myTimer|count [15] & ((\myTimer|Add0~29 ) # (GND)))
// \myTimer|Add0~31  = CARRY((!\myTimer|Add0~29 ) # (!\myTimer|count [15]))

	.dataa(gnd),
	.datab(\myTimer|count [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|Add0~29 ),
	.combout(\myTimer|Add0~30_combout ),
	.cout(\myTimer|Add0~31 ));
// synopsys translate_off
defparam \myTimer|Add0~30 .lut_mask = 16'h3C3F;
defparam \myTimer|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \myTimer|count~6 (
// Equation(s):
// \myTimer|count~6_combout  = (\myTimer|Add0~30_combout  & \myTimer|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myTimer|Add0~30_combout ),
	.datad(\myTimer|Equal0~8_combout ),
	.cin(gnd),
	.combout(\myTimer|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|count~6 .lut_mask = 16'hF000;
defparam \myTimer|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N17
dffeas \myTimer|count[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myTimer|count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|count[15] .is_wysiwyg = "true";
defparam \myTimer|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N6
cycloneive_lcell_comb \myTimer|Add0~32 (
// Equation(s):
// \myTimer|Add0~32_combout  = (\myTimer|count [16] & (\myTimer|Add0~31  $ (GND))) # (!\myTimer|count [16] & (!\myTimer|Add0~31  & VCC))
// \myTimer|Add0~33  = CARRY((\myTimer|count [16] & !\myTimer|Add0~31 ))

	.dataa(\myTimer|count [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|Add0~31 ),
	.combout(\myTimer|Add0~32_combout ),
	.cout(\myTimer|Add0~33 ));
// synopsys translate_off
defparam \myTimer|Add0~32 .lut_mask = 16'hA50A;
defparam \myTimer|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y34_N7
dffeas \myTimer|count[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myTimer|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|count[16] .is_wysiwyg = "true";
defparam \myTimer|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
cycloneive_lcell_comb \myTimer|Add0~34 (
// Equation(s):
// \myTimer|Add0~34_combout  = (\myTimer|count [17] & (!\myTimer|Add0~33 )) # (!\myTimer|count [17] & ((\myTimer|Add0~33 ) # (GND)))
// \myTimer|Add0~35  = CARRY((!\myTimer|Add0~33 ) # (!\myTimer|count [17]))

	.dataa(gnd),
	.datab(\myTimer|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|Add0~33 ),
	.combout(\myTimer|Add0~34_combout ),
	.cout(\myTimer|Add0~35 ));
// synopsys translate_off
defparam \myTimer|Add0~34 .lut_mask = 16'h3C3F;
defparam \myTimer|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y34_N9
dffeas \myTimer|count[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myTimer|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|count[17] .is_wysiwyg = "true";
defparam \myTimer|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N10
cycloneive_lcell_comb \myTimer|Add0~36 (
// Equation(s):
// \myTimer|Add0~36_combout  = (\myTimer|count [18] & (\myTimer|Add0~35  $ (GND))) # (!\myTimer|count [18] & (!\myTimer|Add0~35  & VCC))
// \myTimer|Add0~37  = CARRY((\myTimer|count [18] & !\myTimer|Add0~35 ))

	.dataa(\myTimer|count [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|Add0~35 ),
	.combout(\myTimer|Add0~36_combout ),
	.cout(\myTimer|Add0~37 ));
// synopsys translate_off
defparam \myTimer|Add0~36 .lut_mask = 16'hA50A;
defparam \myTimer|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
cycloneive_lcell_comb \myTimer|count~7 (
// Equation(s):
// \myTimer|count~7_combout  = (\myTimer|Add0~36_combout  & \myTimer|Equal0~8_combout )

	.dataa(\myTimer|Add0~36_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myTimer|Equal0~8_combout ),
	.cin(gnd),
	.combout(\myTimer|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|count~7 .lut_mask = 16'hAA00;
defparam \myTimer|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N31
dffeas \myTimer|count[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myTimer|count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|count[18] .is_wysiwyg = "true";
defparam \myTimer|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
cycloneive_lcell_comb \myTimer|Add0~38 (
// Equation(s):
// \myTimer|Add0~38_combout  = (\myTimer|count [19] & (!\myTimer|Add0~37 )) # (!\myTimer|count [19] & ((\myTimer|Add0~37 ) # (GND)))
// \myTimer|Add0~39  = CARRY((!\myTimer|Add0~37 ) # (!\myTimer|count [19]))

	.dataa(\myTimer|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|Add0~37 ),
	.combout(\myTimer|Add0~38_combout ),
	.cout(\myTimer|Add0~39 ));
// synopsys translate_off
defparam \myTimer|Add0~38 .lut_mask = 16'h5A5F;
defparam \myTimer|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y34_N13
dffeas \myTimer|count[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myTimer|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|count[19] .is_wysiwyg = "true";
defparam \myTimer|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
cycloneive_lcell_comb \myTimer|Add0~40 (
// Equation(s):
// \myTimer|Add0~40_combout  = (\myTimer|count [20] & (\myTimer|Add0~39  $ (GND))) # (!\myTimer|count [20] & (!\myTimer|Add0~39  & VCC))
// \myTimer|Add0~41  = CARRY((\myTimer|count [20] & !\myTimer|Add0~39 ))

	.dataa(gnd),
	.datab(\myTimer|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|Add0~39 ),
	.combout(\myTimer|Add0~40_combout ),
	.cout(\myTimer|Add0~41 ));
// synopsys translate_off
defparam \myTimer|Add0~40 .lut_mask = 16'hC30C;
defparam \myTimer|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y34_N15
dffeas \myTimer|count[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myTimer|Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|count[20] .is_wysiwyg = "true";
defparam \myTimer|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
cycloneive_lcell_comb \myTimer|Add0~42 (
// Equation(s):
// \myTimer|Add0~42_combout  = (\myTimer|count [21] & (!\myTimer|Add0~41 )) # (!\myTimer|count [21] & ((\myTimer|Add0~41 ) # (GND)))
// \myTimer|Add0~43  = CARRY((!\myTimer|Add0~41 ) # (!\myTimer|count [21]))

	.dataa(\myTimer|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|Add0~41 ),
	.combout(\myTimer|Add0~42_combout ),
	.cout(\myTimer|Add0~43 ));
// synopsys translate_off
defparam \myTimer|Add0~42 .lut_mask = 16'h5A5F;
defparam \myTimer|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
cycloneive_lcell_comb \myTimer|count~8 (
// Equation(s):
// \myTimer|count~8_combout  = (\myTimer|Add0~42_combout  & \myTimer|Equal0~8_combout )

	.dataa(gnd),
	.datab(\myTimer|Add0~42_combout ),
	.datac(gnd),
	.datad(\myTimer|Equal0~8_combout ),
	.cin(gnd),
	.combout(\myTimer|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|count~8 .lut_mask = 16'hCC00;
defparam \myTimer|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N27
dffeas \myTimer|count[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myTimer|count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|count[21] .is_wysiwyg = "true";
defparam \myTimer|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N18
cycloneive_lcell_comb \myTimer|Add0~44 (
// Equation(s):
// \myTimer|Add0~44_combout  = (\myTimer|count [22] & (\myTimer|Add0~43  $ (GND))) # (!\myTimer|count [22] & (!\myTimer|Add0~43  & VCC))
// \myTimer|Add0~45  = CARRY((\myTimer|count [22] & !\myTimer|Add0~43 ))

	.dataa(\myTimer|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|Add0~43 ),
	.combout(\myTimer|Add0~44_combout ),
	.cout(\myTimer|Add0~45 ));
// synopsys translate_off
defparam \myTimer|Add0~44 .lut_mask = 16'hA50A;
defparam \myTimer|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \myTimer|count~9 (
// Equation(s):
// \myTimer|count~9_combout  = (\myTimer|Add0~44_combout  & \myTimer|Equal0~8_combout )

	.dataa(gnd),
	.datab(\myTimer|Add0~44_combout ),
	.datac(gnd),
	.datad(\myTimer|Equal0~8_combout ),
	.cin(gnd),
	.combout(\myTimer|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|count~9 .lut_mask = 16'hCC00;
defparam \myTimer|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N21
dffeas \myTimer|count[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myTimer|count~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|count[22] .is_wysiwyg = "true";
defparam \myTimer|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
cycloneive_lcell_comb \myTimer|Add0~46 (
// Equation(s):
// \myTimer|Add0~46_combout  = (\myTimer|count [23] & (!\myTimer|Add0~45 )) # (!\myTimer|count [23] & ((\myTimer|Add0~45 ) # (GND)))
// \myTimer|Add0~47  = CARRY((!\myTimer|Add0~45 ) # (!\myTimer|count [23]))

	.dataa(gnd),
	.datab(\myTimer|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|Add0~45 ),
	.combout(\myTimer|Add0~46_combout ),
	.cout(\myTimer|Add0~47 ));
// synopsys translate_off
defparam \myTimer|Add0~46 .lut_mask = 16'h3C3F;
defparam \myTimer|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \myTimer|count~10 (
// Equation(s):
// \myTimer|count~10_combout  = (\myTimer|Add0~46_combout  & \myTimer|Equal0~8_combout )

	.dataa(gnd),
	.datab(\myTimer|Add0~46_combout ),
	.datac(gnd),
	.datad(\myTimer|Equal0~8_combout ),
	.cin(gnd),
	.combout(\myTimer|count~10_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|count~10 .lut_mask = 16'hCC00;
defparam \myTimer|count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N19
dffeas \myTimer|count[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myTimer|count~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|count[23] .is_wysiwyg = "true";
defparam \myTimer|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
cycloneive_lcell_comb \myTimer|Add0~48 (
// Equation(s):
// \myTimer|Add0~48_combout  = (\myTimer|count [24] & (\myTimer|Add0~47  $ (GND))) # (!\myTimer|count [24] & (!\myTimer|Add0~47  & VCC))
// \myTimer|Add0~49  = CARRY((\myTimer|count [24] & !\myTimer|Add0~47 ))

	.dataa(\myTimer|count [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|Add0~47 ),
	.combout(\myTimer|Add0~48_combout ),
	.cout(\myTimer|Add0~49 ));
// synopsys translate_off
defparam \myTimer|Add0~48 .lut_mask = 16'hA50A;
defparam \myTimer|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y34_N23
dffeas \myTimer|count[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myTimer|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|count[24] .is_wysiwyg = "true";
defparam \myTimer|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N24
cycloneive_lcell_comb \myTimer|Add0~50 (
// Equation(s):
// \myTimer|Add0~50_combout  = \myTimer|count [25] $ (\myTimer|Add0~49 )

	.dataa(gnd),
	.datab(\myTimer|count [25]),
	.datac(gnd),
	.datad(gnd),
	.cin(\myTimer|Add0~49 ),
	.combout(\myTimer|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|Add0~50 .lut_mask = 16'h3C3C;
defparam \myTimer|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y34_N25
dffeas \myTimer|count[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myTimer|Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|count[25] .is_wysiwyg = "true";
defparam \myTimer|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
cycloneive_lcell_comb \myTimer|Equal0~7 (
// Equation(s):
// \myTimer|Equal0~7_combout  = (\myTimer|count [24]) # (\myTimer|count [25])

	.dataa(gnd),
	.datab(\myTimer|count [24]),
	.datac(gnd),
	.datad(\myTimer|count [25]),
	.cin(gnd),
	.combout(\myTimer|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|Equal0~7 .lut_mask = 16'hFFCC;
defparam \myTimer|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
cycloneive_lcell_comb \myTimer|Equal0~5 (
// Equation(s):
// \myTimer|Equal0~5_combout  = (\myTimer|count [19]) # ((\myTimer|count [17]) # ((\myTimer|count [16]) # (!\myTimer|count [18])))

	.dataa(\myTimer|count [19]),
	.datab(\myTimer|count [17]),
	.datac(\myTimer|count [18]),
	.datad(\myTimer|count [16]),
	.cin(gnd),
	.combout(\myTimer|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|Equal0~5 .lut_mask = 16'hFFEF;
defparam \myTimer|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \myTimer|Equal0~1 (
// Equation(s):
// \myTimer|Equal0~1_combout  = ((\myTimer|count [5]) # ((\myTimer|count [4]) # (!\myTimer|count [7]))) # (!\myTimer|count [6])

	.dataa(\myTimer|count [6]),
	.datab(\myTimer|count [5]),
	.datac(\myTimer|count [4]),
	.datad(\myTimer|count [7]),
	.cin(gnd),
	.combout(\myTimer|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|Equal0~1 .lut_mask = 16'hFDFF;
defparam \myTimer|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
cycloneive_lcell_comb \myTimer|Equal0~2 (
// Equation(s):
// \myTimer|Equal0~2_combout  = ((\myTimer|count [11]) # ((\myTimer|count [10]) # (\myTimer|count [9]))) # (!\myTimer|count [8])

	.dataa(\myTimer|count [8]),
	.datab(\myTimer|count [11]),
	.datac(\myTimer|count [10]),
	.datad(\myTimer|count [9]),
	.cin(gnd),
	.combout(\myTimer|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|Equal0~2 .lut_mask = 16'hFFFD;
defparam \myTimer|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \myTimer|Equal0~0 (
// Equation(s):
// \myTimer|Equal0~0_combout  = (\myTimer|count [3]) # ((\myTimer|count [1]) # ((\myTimer|count [0]) # (\myTimer|count [2])))

	.dataa(\myTimer|count [3]),
	.datab(\myTimer|count [1]),
	.datac(\myTimer|count [0]),
	.datad(\myTimer|count [2]),
	.cin(gnd),
	.combout(\myTimer|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|Equal0~0 .lut_mask = 16'hFFFE;
defparam \myTimer|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N14
cycloneive_lcell_comb \myTimer|Equal0~3 (
// Equation(s):
// \myTimer|Equal0~3_combout  = (((\myTimer|count [12]) # (!\myTimer|count [13])) # (!\myTimer|count [15])) # (!\myTimer|count [14])

	.dataa(\myTimer|count [14]),
	.datab(\myTimer|count [15]),
	.datac(\myTimer|count [12]),
	.datad(\myTimer|count [13]),
	.cin(gnd),
	.combout(\myTimer|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|Equal0~3 .lut_mask = 16'hF7FF;
defparam \myTimer|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
cycloneive_lcell_comb \myTimer|Equal0~4 (
// Equation(s):
// \myTimer|Equal0~4_combout  = (\myTimer|Equal0~1_combout ) # ((\myTimer|Equal0~2_combout ) # ((\myTimer|Equal0~0_combout ) # (\myTimer|Equal0~3_combout )))

	.dataa(\myTimer|Equal0~1_combout ),
	.datab(\myTimer|Equal0~2_combout ),
	.datac(\myTimer|Equal0~0_combout ),
	.datad(\myTimer|Equal0~3_combout ),
	.cin(gnd),
	.combout(\myTimer|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|Equal0~4 .lut_mask = 16'hFFFE;
defparam \myTimer|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
cycloneive_lcell_comb \myTimer|Equal0~6 (
// Equation(s):
// \myTimer|Equal0~6_combout  = (\myTimer|count [20]) # (((!\myTimer|count [22]) # (!\myTimer|count [21])) # (!\myTimer|count [23]))

	.dataa(\myTimer|count [20]),
	.datab(\myTimer|count [23]),
	.datac(\myTimer|count [21]),
	.datad(\myTimer|count [22]),
	.cin(gnd),
	.combout(\myTimer|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|Equal0~6 .lut_mask = 16'hBFFF;
defparam \myTimer|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
cycloneive_lcell_comb \myTimer|Equal0~8 (
// Equation(s):
// \myTimer|Equal0~8_combout  = (\myTimer|Equal0~7_combout ) # ((\myTimer|Equal0~5_combout ) # ((\myTimer|Equal0~4_combout ) # (\myTimer|Equal0~6_combout )))

	.dataa(\myTimer|Equal0~7_combout ),
	.datab(\myTimer|Equal0~5_combout ),
	.datac(\myTimer|Equal0~4_combout ),
	.datad(\myTimer|Equal0~6_combout ),
	.cin(gnd),
	.combout(\myTimer|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|Equal0~8 .lut_mask = 16'hFFFE;
defparam \myTimer|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N18
cycloneive_lcell_comb \myNote|q[0]~2 (
// Equation(s):
// \myNote|q[0]~2_combout  = (!\myNote|always0~1_combout  & ((\myTimer|Equal0~8_combout  & ((\myNote|q [0]))) # (!\myTimer|Equal0~8_combout  & (\myNote|Add0~0_combout ))))

	.dataa(\myNote|Add0~0_combout ),
	.datab(\myTimer|Equal0~8_combout ),
	.datac(\myNote|q [0]),
	.datad(\myNote|always0~1_combout ),
	.cin(gnd),
	.combout(\myNote|q[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myNote|q[0]~2 .lut_mask = 16'h00E2;
defparam \myNote|q[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N3
dffeas \myNote|q[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myNote|q[0]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myNote|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myNote|q[0] .is_wysiwyg = "true";
defparam \myNote|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N4
cycloneive_lcell_comb \myNote|Add0~2 (
// Equation(s):
// \myNote|Add0~2_combout  = (\myNote|q [1] & (!\myNote|Add0~1 )) # (!\myNote|q [1] & ((\myNote|Add0~1 ) # (GND)))
// \myNote|Add0~3  = CARRY((!\myNote|Add0~1 ) # (!\myNote|q [1]))

	.dataa(\myNote|q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myNote|Add0~1 ),
	.combout(\myNote|Add0~2_combout ),
	.cout(\myNote|Add0~3 ));
// synopsys translate_off
defparam \myNote|Add0~2 .lut_mask = 16'h5A5F;
defparam \myNote|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N16
cycloneive_lcell_comb \myNote|q[1]~3 (
// Equation(s):
// \myNote|q[1]~3_combout  = (!\myNote|always0~1_combout  & ((\myTimer|Equal0~8_combout  & ((\myNote|q [1]))) # (!\myTimer|Equal0~8_combout  & (\myNote|Add0~2_combout ))))

	.dataa(\myNote|always0~1_combout ),
	.datab(\myNote|Add0~2_combout ),
	.datac(\myTimer|Equal0~8_combout ),
	.datad(\myNote|q [1]),
	.cin(gnd),
	.combout(\myNote|q[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myNote|q[1]~3 .lut_mask = 16'h5404;
defparam \myNote|q[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N25
dffeas \myNote|q[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myNote|q[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myNote|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myNote|q[1] .is_wysiwyg = "true";
defparam \myNote|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N6
cycloneive_lcell_comb \myNote|Add0~4 (
// Equation(s):
// \myNote|Add0~4_combout  = (\myNote|q [2] & (\myNote|Add0~3  $ (GND))) # (!\myNote|q [2] & (!\myNote|Add0~3  & VCC))
// \myNote|Add0~5  = CARRY((\myNote|q [2] & !\myNote|Add0~3 ))

	.dataa(gnd),
	.datab(\myNote|q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myNote|Add0~3 ),
	.combout(\myNote|Add0~4_combout ),
	.cout(\myNote|Add0~5 ));
// synopsys translate_off
defparam \myNote|Add0~4 .lut_mask = 16'hC30C;
defparam \myNote|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N14
cycloneive_lcell_comb \myNote|q[2]~4 (
// Equation(s):
// \myNote|q[2]~4_combout  = (!\myNote|always0~1_combout  & ((\myTimer|Equal0~8_combout  & (\myNote|q [2])) # (!\myTimer|Equal0~8_combout  & ((\myNote|Add0~4_combout )))))

	.dataa(\myNote|always0~1_combout ),
	.datab(\myTimer|Equal0~8_combout ),
	.datac(\myNote|q [2]),
	.datad(\myNote|Add0~4_combout ),
	.cin(gnd),
	.combout(\myNote|q[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myNote|q[2]~4 .lut_mask = 16'h5140;
defparam \myNote|q[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N15
dffeas \myNote|q[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myNote|q[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myNote|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myNote|q[2] .is_wysiwyg = "true";
defparam \myNote|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N8
cycloneive_lcell_comb \myNote|Add0~6 (
// Equation(s):
// \myNote|Add0~6_combout  = (\myNote|q [3] & (!\myNote|Add0~5 )) # (!\myNote|q [3] & ((\myNote|Add0~5 ) # (GND)))
// \myNote|Add0~7  = CARRY((!\myNote|Add0~5 ) # (!\myNote|q [3]))

	.dataa(\myNote|q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myNote|Add0~5 ),
	.combout(\myNote|Add0~6_combout ),
	.cout(\myNote|Add0~7 ));
// synopsys translate_off
defparam \myNote|Add0~6 .lut_mask = 16'h5A5F;
defparam \myNote|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N22
cycloneive_lcell_comb \myNote|q[3]~5 (
// Equation(s):
// \myNote|q[3]~5_combout  = (!\myNote|always0~1_combout  & ((\myTimer|Equal0~8_combout  & ((\myNote|q [3]))) # (!\myTimer|Equal0~8_combout  & (\myNote|Add0~6_combout ))))

	.dataa(\myNote|Add0~6_combout ),
	.datab(\myTimer|Equal0~8_combout ),
	.datac(\myNote|always0~1_combout ),
	.datad(\myNote|q [3]),
	.cin(gnd),
	.combout(\myNote|q[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myNote|q[3]~5 .lut_mask = 16'h0E02;
defparam \myNote|q[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N7
dffeas \myNote|q[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myNote|q[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myNote|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myNote|q[3] .is_wysiwyg = "true";
defparam \myNote|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N6
cycloneive_lcell_comb \myNote|always0~0 (
// Equation(s):
// \myNote|always0~0_combout  = (\myNote|q [1] & (\myNote|q [3] & \myNote|q [2]))

	.dataa(gnd),
	.datab(\myNote|q [1]),
	.datac(\myNote|q [3]),
	.datad(\myNote|q [2]),
	.cin(gnd),
	.combout(\myNote|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myNote|always0~0 .lut_mask = 16'hC000;
defparam \myNote|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N10
cycloneive_lcell_comb \myNote|Add0~8 (
// Equation(s):
// \myNote|Add0~8_combout  = (\myNote|q [4] & (\myNote|Add0~7  $ (GND))) # (!\myNote|q [4] & (!\myNote|Add0~7  & VCC))
// \myNote|Add0~9  = CARRY((\myNote|q [4] & !\myNote|Add0~7 ))

	.dataa(gnd),
	.datab(\myNote|q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myNote|Add0~7 ),
	.combout(\myNote|Add0~8_combout ),
	.cout(\myNote|Add0~9 ));
// synopsys translate_off
defparam \myNote|Add0~8 .lut_mask = 16'hC30C;
defparam \myNote|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N12
cycloneive_lcell_comb \myNote|Add0~10 (
// Equation(s):
// \myNote|Add0~10_combout  = \myNote|q [5] $ (\myNote|Add0~9 )

	.dataa(\myNote|q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\myNote|Add0~9 ),
	.combout(\myNote|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \myNote|Add0~10 .lut_mask = 16'h5A5A;
defparam \myNote|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N28
cycloneive_lcell_comb \myNote|q[5]~0 (
// Equation(s):
// \myNote|q[5]~0_combout  = (!\myNote|always0~1_combout  & ((\myTimer|Equal0~8_combout  & ((\myNote|q [5]))) # (!\myTimer|Equal0~8_combout  & (\myNote|Add0~10_combout ))))

	.dataa(\myNote|Add0~10_combout ),
	.datab(\myTimer|Equal0~8_combout ),
	.datac(\myNote|q [5]),
	.datad(\myNote|always0~1_combout ),
	.cin(gnd),
	.combout(\myNote|q[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myNote|q[5]~0 .lut_mask = 16'h00E2;
defparam \myNote|q[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N5
dffeas \myNote|q[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myNote|q[5]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myNote|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \myNote|q[5] .is_wysiwyg = "true";
defparam \myNote|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N20
cycloneive_lcell_comb \myNote|always0~1 (
// Equation(s):
// \myNote|always0~1_combout  = (\myNote|always0~0_combout  & (\myNote|q [5] & \myNote|q [0]))

	.dataa(\myNote|always0~0_combout ),
	.datab(\myNote|q [5]),
	.datac(gnd),
	.datad(\myNote|q [0]),
	.cin(gnd),
	.combout(\myNote|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \myNote|always0~1 .lut_mask = 16'h8800;
defparam \myNote|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N0
cycloneive_lcell_comb \myNote|q[4]~1 (
// Equation(s):
// \myNote|q[4]~1_combout  = (!\myNote|always0~1_combout  & ((\myTimer|Equal0~8_combout  & (\myNote|q [4])) # (!\myTimer|Equal0~8_combout  & ((\myNote|Add0~8_combout )))))

	.dataa(\myNote|always0~1_combout ),
	.datab(\myTimer|Equal0~8_combout ),
	.datac(\myNote|q [4]),
	.datad(\myNote|Add0~8_combout ),
	.cin(gnd),
	.combout(\myNote|q[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myNote|q[4]~1 .lut_mask = 16'h5140;
defparam \myNote|q[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N1
dffeas \myNote|q[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myNote|q[4]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myNote|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myNote|q[4] .is_wysiwyg = "true";
defparam \myNote|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
cycloneive_lcell_comb \mySquare|Ram0~14 (
// Equation(s):
// \mySquare|Ram0~14_combout  = (\myNote|q [3] & (\myNote|q [1] & (\myNote|q [5] $ (\myNote|q [2])))) # (!\myNote|q [3] & ((\myNote|q [2] & ((!\myNote|q [1]))) # (!\myNote|q [2] & (\myNote|q [5]))))

	.dataa(\myNote|q [3]),
	.datab(\myNote|q [5]),
	.datac(\myNote|q [1]),
	.datad(\myNote|q [2]),
	.cin(gnd),
	.combout(\mySquare|Ram0~14_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare|Ram0~14 .lut_mask = 16'h25C4;
defparam \mySquare|Ram0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N4
cycloneive_lcell_comb \mySquare|Ram0~15 (
// Equation(s):
// \mySquare|Ram0~15_combout  = (\myNote|q [1] & (!\myNote|q [5] & (\myNote|q [2] $ (!\myNote|q [3])))) # (!\myNote|q [1] & (!\myNote|q [2] & (\myNote|q [5] & \myNote|q [3])))

	.dataa(\myNote|q [2]),
	.datab(\myNote|q [1]),
	.datac(\myNote|q [5]),
	.datad(\myNote|q [3]),
	.cin(gnd),
	.combout(\mySquare|Ram0~15_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare|Ram0~15 .lut_mask = 16'h1804;
defparam \mySquare|Ram0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N22
cycloneive_lcell_comb \mySquare|Ram0~16 (
// Equation(s):
// \mySquare|Ram0~16_combout  = (\myNote|q [0] & (((!\mySquare|Ram0~15_combout )))) # (!\myNote|q [0] & (!\myNote|q [4] & (!\mySquare|Ram0~14_combout )))

	.dataa(\myNote|q [0]),
	.datab(\myNote|q [4]),
	.datac(\mySquare|Ram0~14_combout ),
	.datad(\mySquare|Ram0~15_combout ),
	.cin(gnd),
	.combout(\mySquare|Ram0~16_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare|Ram0~16 .lut_mask = 16'h01AB;
defparam \mySquare|Ram0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N28
cycloneive_lcell_comb \mySquare|Ram0~0 (
// Equation(s):
// \mySquare|Ram0~0_combout  = (!\myNote|q [5] & (!\myNote|q [0] & \myNote|always0~0_combout ))

	.dataa(gnd),
	.datab(\myNote|q [5]),
	.datac(\myNote|q [0]),
	.datad(\myNote|always0~0_combout ),
	.cin(gnd),
	.combout(\mySquare|Ram0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare|Ram0~0 .lut_mask = 16'h0300;
defparam \mySquare|Ram0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N12
cycloneive_lcell_comb \mySquare|Ram0~17 (
// Equation(s):
// \mySquare|Ram0~17_combout  = (\mySquare|Ram0~16_combout ) # ((\myNote|q [4] & !\mySquare|Ram0~0_combout ))

	.dataa(gnd),
	.datab(\myNote|q [4]),
	.datac(\mySquare|Ram0~16_combout ),
	.datad(\mySquare|Ram0~0_combout ),
	.cin(gnd),
	.combout(\mySquare|Ram0~17_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare|Ram0~17 .lut_mask = 16'hF0FC;
defparam \mySquare|Ram0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N14
cycloneive_lcell_comb \mySquare|Ram0~12 (
// Equation(s):
// \mySquare|Ram0~12_combout  = (\myNote|q [5] & (!\myNote|q [4] & (\myNote|q [1] $ (\myNote|q [3]))))

	.dataa(\myNote|q [1]),
	.datab(\myNote|q [5]),
	.datac(\myNote|q [4]),
	.datad(\myNote|q [3]),
	.cin(gnd),
	.combout(\mySquare|Ram0~12_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare|Ram0~12 .lut_mask = 16'h0408;
defparam \mySquare|Ram0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N2
cycloneive_lcell_comb \mySquare|Ram0~9 (
// Equation(s):
// \mySquare|Ram0~9_combout  = (\myNote|q [2] & (!\myNote|q [0] & ((!\myNote|q [3]) # (!\myNote|q [1])))) # (!\myNote|q [2] & ((\myNote|q [0] & ((!\myNote|q [3]))) # (!\myNote|q [0] & ((\myNote|q [1]) # (\myNote|q [3])))))

	.dataa(\myNote|q [2]),
	.datab(\myNote|q [1]),
	.datac(\myNote|q [0]),
	.datad(\myNote|q [3]),
	.cin(gnd),
	.combout(\mySquare|Ram0~9_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare|Ram0~9 .lut_mask = 16'h075E;
defparam \mySquare|Ram0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N18
cycloneive_lcell_comb \mySquare|Ram0~10 (
// Equation(s):
// \mySquare|Ram0~10_combout  = (\myNote|q [3] & ((\myNote|q [0] & (\myNote|q [2])) # (!\myNote|q [0] & ((\myNote|q [1]))))) # (!\myNote|q [3] & ((\myNote|q [2] $ (\myNote|q [1]))))

	.dataa(\myNote|q [0]),
	.datab(\myNote|q [2]),
	.datac(\myNote|q [1]),
	.datad(\myNote|q [3]),
	.cin(gnd),
	.combout(\mySquare|Ram0~10_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare|Ram0~10 .lut_mask = 16'hD83C;
defparam \mySquare|Ram0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N0
cycloneive_lcell_comb \mySquare|Ram0~11 (
// Equation(s):
// \mySquare|Ram0~11_combout  = (!\myNote|q [5] & ((\myNote|q [4] & (\mySquare|Ram0~9_combout )) # (!\myNote|q [4] & ((!\mySquare|Ram0~10_combout )))))

	.dataa(\myNote|q [4]),
	.datab(\mySquare|Ram0~9_combout ),
	.datac(\myNote|q [5]),
	.datad(\mySquare|Ram0~10_combout ),
	.cin(gnd),
	.combout(\mySquare|Ram0~11_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare|Ram0~11 .lut_mask = 16'h080D;
defparam \mySquare|Ram0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N8
cycloneive_lcell_comb \mySquare|Ram0~13 (
// Equation(s):
// \mySquare|Ram0~13_combout  = (\mySquare|Ram0~11_combout ) # ((\myNote|q [2] & \mySquare|Ram0~12_combout ))

	.dataa(\myNote|q [2]),
	.datab(gnd),
	.datac(\mySquare|Ram0~12_combout ),
	.datad(\mySquare|Ram0~11_combout ),
	.cin(gnd),
	.combout(\mySquare|Ram0~13_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare|Ram0~13 .lut_mask = 16'hFFA0;
defparam \mySquare|Ram0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N12
cycloneive_lcell_comb \mySquare|Ram0~22 (
// Equation(s):
// \mySquare|Ram0~22_combout  = (\myNote|q [3] & (!\myNote|q [4] & !\myNote|q [1]))

	.dataa(\myNote|q [3]),
	.datab(\myNote|q [4]),
	.datac(gnd),
	.datad(\myNote|q [1]),
	.cin(gnd),
	.combout(\mySquare|Ram0~22_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare|Ram0~22 .lut_mask = 16'h0022;
defparam \mySquare|Ram0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N8
cycloneive_lcell_comb \mySquare|Ram0~18 (
// Equation(s):
// \mySquare|Ram0~18_combout  = (\myNote|q [4]) # ((\myNote|q [2] & ((\myNote|q [1]))) # (!\myNote|q [2] & (\myNote|q [3] & !\myNote|q [1])))

	.dataa(\myNote|q [3]),
	.datab(\myNote|q [2]),
	.datac(\myNote|q [4]),
	.datad(\myNote|q [1]),
	.cin(gnd),
	.combout(\mySquare|Ram0~18_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare|Ram0~18 .lut_mask = 16'hFCF2;
defparam \mySquare|Ram0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N30
cycloneive_lcell_comb \mySquare|Ram0~19 (
// Equation(s):
// \mySquare|Ram0~19_combout  = (\myNote|q [4] & (((!\myNote|q [2] & !\myNote|q [3])))) # (!\myNote|q [4] & (\myNote|q [1] $ (((!\myNote|q [2] & \myNote|q [3])))))

	.dataa(\myNote|q [1]),
	.datab(\myNote|q [4]),
	.datac(\myNote|q [2]),
	.datad(\myNote|q [3]),
	.cin(gnd),
	.combout(\mySquare|Ram0~19_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare|Ram0~19 .lut_mask = 16'h212E;
defparam \mySquare|Ram0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
cycloneive_lcell_comb \mySquare|Ram0~20 (
// Equation(s):
// \mySquare|Ram0~20_combout  = (\myNote|q [3] & ((\myNote|q [4]) # (\myNote|q [2] $ (!\myNote|q [1])))) # (!\myNote|q [3] & ((\myNote|q [2]) # ((\myNote|q [4] & \myNote|q [1]))))

	.dataa(\myNote|q [3]),
	.datab(\myNote|q [4]),
	.datac(\myNote|q [2]),
	.datad(\myNote|q [1]),
	.cin(gnd),
	.combout(\mySquare|Ram0~20_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare|Ram0~20 .lut_mask = 16'hFCDA;
defparam \mySquare|Ram0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N2
cycloneive_lcell_comb \mySquare|Ram0~21 (
// Equation(s):
// \mySquare|Ram0~21_combout  = (\myNote|q [0] & ((\myNote|q [5]) # ((!\mySquare|Ram0~19_combout )))) # (!\myNote|q [0] & (!\myNote|q [5] & ((!\mySquare|Ram0~20_combout ))))

	.dataa(\myNote|q [0]),
	.datab(\myNote|q [5]),
	.datac(\mySquare|Ram0~19_combout ),
	.datad(\mySquare|Ram0~20_combout ),
	.cin(gnd),
	.combout(\mySquare|Ram0~21_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare|Ram0~21 .lut_mask = 16'h8A9B;
defparam \mySquare|Ram0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N6
cycloneive_lcell_comb \mySquare|Ram0~23 (
// Equation(s):
// \mySquare|Ram0~23_combout  = (\myNote|q [5] & ((\mySquare|Ram0~21_combout  & (!\mySquare|Ram0~22_combout )) # (!\mySquare|Ram0~21_combout  & ((\mySquare|Ram0~18_combout ))))) # (!\myNote|q [5] & (((\mySquare|Ram0~21_combout ))))

	.dataa(\mySquare|Ram0~22_combout ),
	.datab(\myNote|q [5]),
	.datac(\mySquare|Ram0~18_combout ),
	.datad(\mySquare|Ram0~21_combout ),
	.cin(gnd),
	.combout(\mySquare|Ram0~23_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare|Ram0~23 .lut_mask = 16'h77C0;
defparam \mySquare|Ram0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
cycloneive_lcell_comb \mySquare22|Ram0~4 (
// Equation(s):
// \mySquare22|Ram0~4_combout  = (!\myNote|q [4] & \myNote|q [5])

	.dataa(gnd),
	.datab(\myNote|q [4]),
	.datac(\myNote|q [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mySquare22|Ram0~4_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare22|Ram0~4 .lut_mask = 16'h3030;
defparam \mySquare22|Ram0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
cycloneive_lcell_comb \mySquare22|Ram0~10 (
// Equation(s):
// \mySquare22|Ram0~10_combout  = (\myNote|q [2] & (!\myNote|q [1] & (\myNote|q [3] & \mySquare22|Ram0~4_combout )))

	.dataa(\myNote|q [2]),
	.datab(\myNote|q [1]),
	.datac(\myNote|q [3]),
	.datad(\mySquare22|Ram0~4_combout ),
	.cin(gnd),
	.combout(\mySquare22|Ram0~10_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare22|Ram0~10 .lut_mask = 16'h2000;
defparam \mySquare22|Ram0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N26
cycloneive_lcell_comb \mySquare|Ram0~5 (
// Equation(s):
// \mySquare|Ram0~5_combout  = (\myNote|q [1] & (!\myNote|q [3] & (\myNote|q [4] $ (\myNote|q [2])))) # (!\myNote|q [1] & (!\myNote|q [2] & (\myNote|q [3] $ (\myNote|q [4]))))

	.dataa(\myNote|q [3]),
	.datab(\myNote|q [1]),
	.datac(\myNote|q [4]),
	.datad(\myNote|q [2]),
	.cin(gnd),
	.combout(\mySquare|Ram0~5_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare|Ram0~5 .lut_mask = 16'h0452;
defparam \mySquare|Ram0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N20
cycloneive_lcell_comb \mySquare|Ram0~6 (
// Equation(s):
// \mySquare|Ram0~6_combout  = (\myNote|q [1] & ((\myNote|q [2] & (!\myNote|q [3])) # (!\myNote|q [2] & ((\myNote|q [4]))))) # (!\myNote|q [1] & ((\myNote|q [2] & ((\myNote|q [4]))) # (!\myNote|q [2] & (\myNote|q [3]))))

	.dataa(\myNote|q [3]),
	.datab(\myNote|q [1]),
	.datac(\myNote|q [4]),
	.datad(\myNote|q [2]),
	.cin(gnd),
	.combout(\mySquare|Ram0~6_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare|Ram0~6 .lut_mask = 16'h74E2;
defparam \mySquare|Ram0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
cycloneive_lcell_comb \mySquare|Ram0~7 (
// Equation(s):
// \mySquare|Ram0~7_combout  = (!\myNote|q [5] & ((\myNote|q [0] & (\mySquare|Ram0~5_combout )) # (!\myNote|q [0] & ((\mySquare|Ram0~6_combout )))))

	.dataa(\myNote|q [0]),
	.datab(\myNote|q [5]),
	.datac(\mySquare|Ram0~5_combout ),
	.datad(\mySquare|Ram0~6_combout ),
	.cin(gnd),
	.combout(\mySquare|Ram0~7_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare|Ram0~7 .lut_mask = 16'h3120;
defparam \mySquare|Ram0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N16
cycloneive_lcell_comb \mySquare|Ram0~8 (
// Equation(s):
// \mySquare|Ram0~8_combout  = (\mySquare22|Ram0~10_combout ) # (\mySquare|Ram0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mySquare22|Ram0~10_combout ),
	.datad(\mySquare|Ram0~7_combout ),
	.cin(gnd),
	.combout(\mySquare|Ram0~8_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare|Ram0~8 .lut_mask = 16'hFFF0;
defparam \mySquare|Ram0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N30
cycloneive_lcell_comb \mySquare|Equal0~0 (
// Equation(s):
// \mySquare|Equal0~0_combout  = ((\mySquare|Ram0~13_combout ) # ((\mySquare|Ram0~8_combout ) # (!\mySquare|Ram0~23_combout ))) # (!\mySquare|Ram0~17_combout )

	.dataa(\mySquare|Ram0~17_combout ),
	.datab(\mySquare|Ram0~13_combout ),
	.datac(\mySquare|Ram0~23_combout ),
	.datad(\mySquare|Ram0~8_combout ),
	.cin(gnd),
	.combout(\mySquare|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare|Equal0~0 .lut_mask = 16'hFFDF;
defparam \mySquare|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
cycloneive_lcell_comb \mySquare22|Ram0~5 (
// Equation(s):
// \mySquare22|Ram0~5_combout  = (\myNote|q [3] & (\myNote|q [1] $ (((!\myNote|q [2] & !\myNote|q [0]))))) # (!\myNote|q [3] & (\myNote|q [0] & ((!\myNote|q [1]) # (!\myNote|q [2]))))

	.dataa(\myNote|q [2]),
	.datab(\myNote|q [1]),
	.datac(\myNote|q [3]),
	.datad(\myNote|q [0]),
	.cin(gnd),
	.combout(\mySquare22|Ram0~5_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare22|Ram0~5 .lut_mask = 16'hC790;
defparam \mySquare22|Ram0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \mySquare22|Ram0~6 (
// Equation(s):
// \mySquare22|Ram0~6_combout  = (\myNote|q [2]) # ((\myNote|q [4] & \myNote|q [3]))

	.dataa(gnd),
	.datab(\myNote|q [4]),
	.datac(\myNote|q [2]),
	.datad(\myNote|q [3]),
	.cin(gnd),
	.combout(\mySquare22|Ram0~6_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare22|Ram0~6 .lut_mask = 16'hFCF0;
defparam \mySquare22|Ram0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \mySquare22|Ram0~7 (
// Equation(s):
// \mySquare22|Ram0~7_combout  = (\myNote|q [4] & (!\myNote|q [0] & !\myNote|q [1])) # (!\myNote|q [4] & ((\myNote|q [1])))

	.dataa(\myNote|q [0]),
	.datab(\myNote|q [4]),
	.datac(gnd),
	.datad(\myNote|q [1]),
	.cin(gnd),
	.combout(\mySquare22|Ram0~7_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare22|Ram0~7 .lut_mask = 16'h3344;
defparam \mySquare22|Ram0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N16
cycloneive_lcell_comb \mySquare22|Ram0~8 (
// Equation(s):
// \mySquare22|Ram0~8_combout  = (\myNote|q [5]) # ((\myNote|q [0] & (\mySquare22|Ram0~6_combout  & !\mySquare22|Ram0~7_combout )) # (!\myNote|q [0] & (!\mySquare22|Ram0~6_combout  & \mySquare22|Ram0~7_combout )))

	.dataa(\myNote|q [0]),
	.datab(\myNote|q [5]),
	.datac(\mySquare22|Ram0~6_combout ),
	.datad(\mySquare22|Ram0~7_combout ),
	.cin(gnd),
	.combout(\mySquare22|Ram0~8_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare22|Ram0~8 .lut_mask = 16'hCDEC;
defparam \mySquare22|Ram0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N30
cycloneive_lcell_comb \mySquare22|Ram0~11 (
// Equation(s):
// \mySquare22|Ram0~11_combout  = ((!\mySquare22|Ram0~5_combout  & (\myNote|q [5] & !\myNote|q [4]))) # (!\mySquare22|Ram0~8_combout )

	.dataa(\mySquare22|Ram0~5_combout ),
	.datab(\myNote|q [5]),
	.datac(\myNote|q [4]),
	.datad(\mySquare22|Ram0~8_combout ),
	.cin(gnd),
	.combout(\mySquare22|Ram0~11_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare22|Ram0~11 .lut_mask = 16'h04FF;
defparam \mySquare22|Ram0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N19
dffeas \myNote|reset_out (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myNote|always0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myNote|reset_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myNote|reset_out .is_wysiwyg = "true";
defparam \myNote|reset_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cycloneive_lcell_comb \mySquare2|count[0]~20 (
// Equation(s):
// \mySquare2|count[0]~20_combout  = \mySquare2|count [0] $ (VCC)
// \mySquare2|count[0]~21  = CARRY(\mySquare2|count [0])

	.dataa(\mySquare2|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mySquare2|count[0]~20_combout ),
	.cout(\mySquare2|count[0]~21 ));
// synopsys translate_off
defparam \mySquare2|count[0]~20 .lut_mask = 16'h55AA;
defparam \mySquare2|count[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \mySquare2|count[3]~42 (
// Equation(s):
// \mySquare2|count[3]~42_combout  = (\myNote|reset_out~q ) # (\mySquare2|Equal1~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myNote|reset_out~q ),
	.datad(\mySquare2|Equal1~9_combout ),
	.cin(gnd),
	.combout(\mySquare2|count[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare2|count[3]~42 .lut_mask = 16'hFFF0;
defparam \mySquare2|count[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N13
dffeas \mySquare2|count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare2|count[0]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare2|count[3]~42_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare2|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare2|count[0] .is_wysiwyg = "true";
defparam \mySquare2|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N14
cycloneive_lcell_comb \mySquare2|count[1]~22 (
// Equation(s):
// \mySquare2|count[1]~22_combout  = (\mySquare2|count [1] & (!\mySquare2|count[0]~21 )) # (!\mySquare2|count [1] & ((\mySquare2|count[0]~21 ) # (GND)))
// \mySquare2|count[1]~23  = CARRY((!\mySquare2|count[0]~21 ) # (!\mySquare2|count [1]))

	.dataa(gnd),
	.datab(\mySquare2|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare2|count[0]~21 ),
	.combout(\mySquare2|count[1]~22_combout ),
	.cout(\mySquare2|count[1]~23 ));
// synopsys translate_off
defparam \mySquare2|count[1]~22 .lut_mask = 16'h3C3F;
defparam \mySquare2|count[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y40_N15
dffeas \mySquare2|count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare2|count[1]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare2|count[3]~42_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare2|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare2|count[1] .is_wysiwyg = "true";
defparam \mySquare2|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneive_lcell_comb \mySquare2|count[2]~24 (
// Equation(s):
// \mySquare2|count[2]~24_combout  = (\mySquare2|count [2] & (\mySquare2|count[1]~23  $ (GND))) # (!\mySquare2|count [2] & (!\mySquare2|count[1]~23  & VCC))
// \mySquare2|count[2]~25  = CARRY((\mySquare2|count [2] & !\mySquare2|count[1]~23 ))

	.dataa(gnd),
	.datab(\mySquare2|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare2|count[1]~23 ),
	.combout(\mySquare2|count[2]~24_combout ),
	.cout(\mySquare2|count[2]~25 ));
// synopsys translate_off
defparam \mySquare2|count[2]~24 .lut_mask = 16'hC30C;
defparam \mySquare2|count[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y40_N17
dffeas \mySquare2|count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare2|count[2]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare2|count[3]~42_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare2|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare2|count[2] .is_wysiwyg = "true";
defparam \mySquare2|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneive_lcell_comb \mySquare2|count[3]~26 (
// Equation(s):
// \mySquare2|count[3]~26_combout  = (\mySquare2|count [3] & (!\mySquare2|count[2]~25 )) # (!\mySquare2|count [3] & ((\mySquare2|count[2]~25 ) # (GND)))
// \mySquare2|count[3]~27  = CARRY((!\mySquare2|count[2]~25 ) # (!\mySquare2|count [3]))

	.dataa(gnd),
	.datab(\mySquare2|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare2|count[2]~25 ),
	.combout(\mySquare2|count[3]~26_combout ),
	.cout(\mySquare2|count[3]~27 ));
// synopsys translate_off
defparam \mySquare2|count[3]~26 .lut_mask = 16'h3C3F;
defparam \mySquare2|count[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y40_N19
dffeas \mySquare2|count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare2|count[3]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare2|count[3]~42_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare2|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare2|count[3] .is_wysiwyg = "true";
defparam \mySquare2|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cycloneive_lcell_comb \mySquare2|count[4]~28 (
// Equation(s):
// \mySquare2|count[4]~28_combout  = (\mySquare2|count [4] & (\mySquare2|count[3]~27  $ (GND))) # (!\mySquare2|count [4] & (!\mySquare2|count[3]~27  & VCC))
// \mySquare2|count[4]~29  = CARRY((\mySquare2|count [4] & !\mySquare2|count[3]~27 ))

	.dataa(gnd),
	.datab(\mySquare2|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare2|count[3]~27 ),
	.combout(\mySquare2|count[4]~28_combout ),
	.cout(\mySquare2|count[4]~29 ));
// synopsys translate_off
defparam \mySquare2|count[4]~28 .lut_mask = 16'hC30C;
defparam \mySquare2|count[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y40_N21
dffeas \mySquare2|count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare2|count[4]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare2|count[3]~42_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare2|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare2|count[4] .is_wysiwyg = "true";
defparam \mySquare2|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cycloneive_lcell_comb \mySquare2|count[5]~30 (
// Equation(s):
// \mySquare2|count[5]~30_combout  = (\mySquare2|count [5] & (!\mySquare2|count[4]~29 )) # (!\mySquare2|count [5] & ((\mySquare2|count[4]~29 ) # (GND)))
// \mySquare2|count[5]~31  = CARRY((!\mySquare2|count[4]~29 ) # (!\mySquare2|count [5]))

	.dataa(\mySquare2|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare2|count[4]~29 ),
	.combout(\mySquare2|count[5]~30_combout ),
	.cout(\mySquare2|count[5]~31 ));
// synopsys translate_off
defparam \mySquare2|count[5]~30 .lut_mask = 16'h5A5F;
defparam \mySquare2|count[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y40_N23
dffeas \mySquare2|count[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare2|count[5]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare2|count[3]~42_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare2|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare2|count[5] .is_wysiwyg = "true";
defparam \mySquare2|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneive_lcell_comb \mySquare2|count[6]~32 (
// Equation(s):
// \mySquare2|count[6]~32_combout  = (\mySquare2|count [6] & (\mySquare2|count[5]~31  $ (GND))) # (!\mySquare2|count [6] & (!\mySquare2|count[5]~31  & VCC))
// \mySquare2|count[6]~33  = CARRY((\mySquare2|count [6] & !\mySquare2|count[5]~31 ))

	.dataa(gnd),
	.datab(\mySquare2|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare2|count[5]~31 ),
	.combout(\mySquare2|count[6]~32_combout ),
	.cout(\mySquare2|count[6]~33 ));
// synopsys translate_off
defparam \mySquare2|count[6]~32 .lut_mask = 16'hC30C;
defparam \mySquare2|count[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y40_N25
dffeas \mySquare2|count[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare2|count[6]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare2|count[3]~42_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare2|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare2|count[6] .is_wysiwyg = "true";
defparam \mySquare2|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneive_lcell_comb \mySquare2|count[7]~34 (
// Equation(s):
// \mySquare2|count[7]~34_combout  = (\mySquare2|count [7] & (!\mySquare2|count[6]~33 )) # (!\mySquare2|count [7] & ((\mySquare2|count[6]~33 ) # (GND)))
// \mySquare2|count[7]~35  = CARRY((!\mySquare2|count[6]~33 ) # (!\mySquare2|count [7]))

	.dataa(\mySquare2|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare2|count[6]~33 ),
	.combout(\mySquare2|count[7]~34_combout ),
	.cout(\mySquare2|count[7]~35 ));
// synopsys translate_off
defparam \mySquare2|count[7]~34 .lut_mask = 16'h5A5F;
defparam \mySquare2|count[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y40_N27
dffeas \mySquare2|count[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare2|count[7]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare2|count[3]~42_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare2|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare2|count[7] .is_wysiwyg = "true";
defparam \mySquare2|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneive_lcell_comb \mySquare2|count[8]~36 (
// Equation(s):
// \mySquare2|count[8]~36_combout  = (\mySquare2|count [8] & (\mySquare2|count[7]~35  $ (GND))) # (!\mySquare2|count [8] & (!\mySquare2|count[7]~35  & VCC))
// \mySquare2|count[8]~37  = CARRY((\mySquare2|count [8] & !\mySquare2|count[7]~35 ))

	.dataa(gnd),
	.datab(\mySquare2|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare2|count[7]~35 ),
	.combout(\mySquare2|count[8]~36_combout ),
	.cout(\mySquare2|count[8]~37 ));
// synopsys translate_off
defparam \mySquare2|count[8]~36 .lut_mask = 16'hC30C;
defparam \mySquare2|count[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y40_N29
dffeas \mySquare2|count[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare2|count[8]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare2|count[3]~42_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare2|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare2|count[8] .is_wysiwyg = "true";
defparam \mySquare2|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneive_lcell_comb \mySquare2|count[9]~38 (
// Equation(s):
// \mySquare2|count[9]~38_combout  = (\mySquare2|count [9] & (!\mySquare2|count[8]~37 )) # (!\mySquare2|count [9] & ((\mySquare2|count[8]~37 ) # (GND)))
// \mySquare2|count[9]~39  = CARRY((!\mySquare2|count[8]~37 ) # (!\mySquare2|count [9]))

	.dataa(\mySquare2|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare2|count[8]~37 ),
	.combout(\mySquare2|count[9]~38_combout ),
	.cout(\mySquare2|count[9]~39 ));
// synopsys translate_off
defparam \mySquare2|count[9]~38 .lut_mask = 16'h5A5F;
defparam \mySquare2|count[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y40_N31
dffeas \mySquare2|count[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare2|count[9]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare2|count[3]~42_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare2|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare2|count[9] .is_wysiwyg = "true";
defparam \mySquare2|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneive_lcell_comb \mySquare2|count[10]~40 (
// Equation(s):
// \mySquare2|count[10]~40_combout  = (\mySquare2|count [10] & (\mySquare2|count[9]~39  $ (GND))) # (!\mySquare2|count [10] & (!\mySquare2|count[9]~39  & VCC))
// \mySquare2|count[10]~41  = CARRY((\mySquare2|count [10] & !\mySquare2|count[9]~39 ))

	.dataa(gnd),
	.datab(\mySquare2|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare2|count[9]~39 ),
	.combout(\mySquare2|count[10]~40_combout ),
	.cout(\mySquare2|count[10]~41 ));
// synopsys translate_off
defparam \mySquare2|count[10]~40 .lut_mask = 16'hC30C;
defparam \mySquare2|count[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N1
dffeas \mySquare2|count[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare2|count[10]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare2|count[3]~42_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare2|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare2|count[10] .is_wysiwyg = "true";
defparam \mySquare2|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneive_lcell_comb \mySquare2|count[11]~43 (
// Equation(s):
// \mySquare2|count[11]~43_combout  = (\mySquare2|count [11] & (!\mySquare2|count[10]~41 )) # (!\mySquare2|count [11] & ((\mySquare2|count[10]~41 ) # (GND)))
// \mySquare2|count[11]~44  = CARRY((!\mySquare2|count[10]~41 ) # (!\mySquare2|count [11]))

	.dataa(gnd),
	.datab(\mySquare2|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare2|count[10]~41 ),
	.combout(\mySquare2|count[11]~43_combout ),
	.cout(\mySquare2|count[11]~44 ));
// synopsys translate_off
defparam \mySquare2|count[11]~43 .lut_mask = 16'h3C3F;
defparam \mySquare2|count[11]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N3
dffeas \mySquare2|count[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare2|count[11]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare2|count[3]~42_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare2|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare2|count[11] .is_wysiwyg = "true";
defparam \mySquare2|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \mySquare2|count[12]~45 (
// Equation(s):
// \mySquare2|count[12]~45_combout  = (\mySquare2|count [12] & (\mySquare2|count[11]~44  $ (GND))) # (!\mySquare2|count [12] & (!\mySquare2|count[11]~44  & VCC))
// \mySquare2|count[12]~46  = CARRY((\mySquare2|count [12] & !\mySquare2|count[11]~44 ))

	.dataa(gnd),
	.datab(\mySquare2|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare2|count[11]~44 ),
	.combout(\mySquare2|count[12]~45_combout ),
	.cout(\mySquare2|count[12]~46 ));
// synopsys translate_off
defparam \mySquare2|count[12]~45 .lut_mask = 16'hC30C;
defparam \mySquare2|count[12]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N5
dffeas \mySquare2|count[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare2|count[12]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare2|count[3]~42_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare2|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare2|count[12] .is_wysiwyg = "true";
defparam \mySquare2|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \mySquare2|count[13]~47 (
// Equation(s):
// \mySquare2|count[13]~47_combout  = (\mySquare2|count [13] & (!\mySquare2|count[12]~46 )) # (!\mySquare2|count [13] & ((\mySquare2|count[12]~46 ) # (GND)))
// \mySquare2|count[13]~48  = CARRY((!\mySquare2|count[12]~46 ) # (!\mySquare2|count [13]))

	.dataa(\mySquare2|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare2|count[12]~46 ),
	.combout(\mySquare2|count[13]~47_combout ),
	.cout(\mySquare2|count[13]~48 ));
// synopsys translate_off
defparam \mySquare2|count[13]~47 .lut_mask = 16'h5A5F;
defparam \mySquare2|count[13]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N7
dffeas \mySquare2|count[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare2|count[13]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare2|count[3]~42_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare2|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare2|count[13] .is_wysiwyg = "true";
defparam \mySquare2|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \mySquare2|count[14]~49 (
// Equation(s):
// \mySquare2|count[14]~49_combout  = (\mySquare2|count [14] & (\mySquare2|count[13]~48  $ (GND))) # (!\mySquare2|count [14] & (!\mySquare2|count[13]~48  & VCC))
// \mySquare2|count[14]~50  = CARRY((\mySquare2|count [14] & !\mySquare2|count[13]~48 ))

	.dataa(gnd),
	.datab(\mySquare2|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare2|count[13]~48 ),
	.combout(\mySquare2|count[14]~49_combout ),
	.cout(\mySquare2|count[14]~50 ));
// synopsys translate_off
defparam \mySquare2|count[14]~49 .lut_mask = 16'hC30C;
defparam \mySquare2|count[14]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N9
dffeas \mySquare2|count[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare2|count[14]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare2|count[3]~42_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare2|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare2|count[14] .is_wysiwyg = "true";
defparam \mySquare2|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \mySquare2|count[15]~51 (
// Equation(s):
// \mySquare2|count[15]~51_combout  = (\mySquare2|count [15] & (!\mySquare2|count[14]~50 )) # (!\mySquare2|count [15] & ((\mySquare2|count[14]~50 ) # (GND)))
// \mySquare2|count[15]~52  = CARRY((!\mySquare2|count[14]~50 ) # (!\mySquare2|count [15]))

	.dataa(\mySquare2|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare2|count[14]~50 ),
	.combout(\mySquare2|count[15]~51_combout ),
	.cout(\mySquare2|count[15]~52 ));
// synopsys translate_off
defparam \mySquare2|count[15]~51 .lut_mask = 16'h5A5F;
defparam \mySquare2|count[15]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N11
dffeas \mySquare2|count[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare2|count[15]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare2|count[3]~42_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare2|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare2|count[15] .is_wysiwyg = "true";
defparam \mySquare2|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \mySquare2|count[16]~53 (
// Equation(s):
// \mySquare2|count[16]~53_combout  = (\mySquare2|count [16] & (\mySquare2|count[15]~52  $ (GND))) # (!\mySquare2|count [16] & (!\mySquare2|count[15]~52  & VCC))
// \mySquare2|count[16]~54  = CARRY((\mySquare2|count [16] & !\mySquare2|count[15]~52 ))

	.dataa(\mySquare2|count [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare2|count[15]~52 ),
	.combout(\mySquare2|count[16]~53_combout ),
	.cout(\mySquare2|count[16]~54 ));
// synopsys translate_off
defparam \mySquare2|count[16]~53 .lut_mask = 16'hA50A;
defparam \mySquare2|count[16]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N13
dffeas \mySquare2|count[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare2|count[16]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare2|count[3]~42_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare2|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare2|count[16] .is_wysiwyg = "true";
defparam \mySquare2|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
cycloneive_lcell_comb \mySquare2|count[17]~55 (
// Equation(s):
// \mySquare2|count[17]~55_combout  = (\mySquare2|count [17] & (!\mySquare2|count[16]~54 )) # (!\mySquare2|count [17] & ((\mySquare2|count[16]~54 ) # (GND)))
// \mySquare2|count[17]~56  = CARRY((!\mySquare2|count[16]~54 ) # (!\mySquare2|count [17]))

	.dataa(gnd),
	.datab(\mySquare2|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare2|count[16]~54 ),
	.combout(\mySquare2|count[17]~55_combout ),
	.cout(\mySquare2|count[17]~56 ));
// synopsys translate_off
defparam \mySquare2|count[17]~55 .lut_mask = 16'h3C3F;
defparam \mySquare2|count[17]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N15
dffeas \mySquare2|count[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare2|count[17]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare2|count[3]~42_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare2|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare2|count[17] .is_wysiwyg = "true";
defparam \mySquare2|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cycloneive_lcell_comb \mySquare2|Equal1~5 (
// Equation(s):
// \mySquare2|Equal1~5_combout  = (\mySquare2|count [17] & (\mySquare22|Ram0~11_combout  & (\mySquare|Ram0~13_combout  $ (!\mySquare2|count [8])))) # (!\mySquare2|count [17] & (!\mySquare22|Ram0~11_combout  & (\mySquare|Ram0~13_combout  $ (!\mySquare2|count 
// [8]))))

	.dataa(\mySquare2|count [17]),
	.datab(\mySquare|Ram0~13_combout ),
	.datac(\mySquare22|Ram0~11_combout ),
	.datad(\mySquare2|count [8]),
	.cin(gnd),
	.combout(\mySquare2|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare2|Equal1~5 .lut_mask = 16'h8421;
defparam \mySquare2|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N4
cycloneive_lcell_comb \mySquare2|Equal1~6 (
// Equation(s):
// \mySquare2|Equal1~6_combout  = (\mySquare2|Equal1~5_combout  & ((\mySquare|Ram0~17_combout  & (!\mySquare2|count [7] & \mySquare2|count [4])) # (!\mySquare|Ram0~17_combout  & (\mySquare2|count [7] & !\mySquare2|count [4]))))

	.dataa(\mySquare2|Equal1~5_combout ),
	.datab(\mySquare|Ram0~17_combout ),
	.datac(\mySquare2|count [7]),
	.datad(\mySquare2|count [4]),
	.cin(gnd),
	.combout(\mySquare2|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare2|Equal1~6 .lut_mask = 16'h0820;
defparam \mySquare2|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N6
cycloneive_lcell_comb \mySquare2|Equal1~7 (
// Equation(s):
// \mySquare2|Equal1~7_combout  = (\mySquare2|Equal1~6_combout  & ((\mySquare2|count [9] & (\mySquare|Ram0~13_combout  & \mySquare2|count [2])) # (!\mySquare2|count [9] & (!\mySquare|Ram0~13_combout  & !\mySquare2|count [2]))))

	.dataa(\mySquare2|count [9]),
	.datab(\mySquare|Ram0~13_combout ),
	.datac(\mySquare2|Equal1~6_combout ),
	.datad(\mySquare2|count [2]),
	.cin(gnd),
	.combout(\mySquare2|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare2|Equal1~7 .lut_mask = 16'h8010;
defparam \mySquare2|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
cycloneive_lcell_comb \mySquare|Ram0~3 (
// Equation(s):
// \mySquare|Ram0~3_combout  = (\myNote|q [1] & (\myNote|q [5] $ (((\myNote|q [2] & !\myNote|q [3]))))) # (!\myNote|q [1] & ((\myNote|q [2]) # (\myNote|q [5] $ (\myNote|q [3]))))

	.dataa(\myNote|q [1]),
	.datab(\myNote|q [2]),
	.datac(\myNote|q [5]),
	.datad(\myNote|q [3]),
	.cin(gnd),
	.combout(\mySquare|Ram0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare|Ram0~3 .lut_mask = 16'hE57C;
defparam \mySquare|Ram0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N4
cycloneive_lcell_comb \mySquare|Ram0~1 (
// Equation(s):
// \mySquare|Ram0~1_combout  = (\myNote|q [5] & (\myNote|q [3] & ((\myNote|q [2]) # (!\myNote|q [1])))) # (!\myNote|q [5] & ((\myNote|q [3] & (!\myNote|q [2])) # (!\myNote|q [3] & ((\myNote|q [1])))))

	.dataa(\myNote|q [5]),
	.datab(\myNote|q [3]),
	.datac(\myNote|q [2]),
	.datad(\myNote|q [1]),
	.cin(gnd),
	.combout(\mySquare|Ram0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare|Ram0~1 .lut_mask = 16'h958C;
defparam \mySquare|Ram0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N26
cycloneive_lcell_comb \mySquare|Ram0~2 (
// Equation(s):
// \mySquare|Ram0~2_combout  = (\myNote|q [4] & (((\mySquare|Ram0~0_combout )))) # (!\myNote|q [4] & (!\myNote|q [0] & (!\mySquare|Ram0~1_combout )))

	.dataa(\myNote|q [0]),
	.datab(\myNote|q [4]),
	.datac(\mySquare|Ram0~1_combout ),
	.datad(\mySquare|Ram0~0_combout ),
	.cin(gnd),
	.combout(\mySquare|Ram0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare|Ram0~2 .lut_mask = 16'hCD01;
defparam \mySquare|Ram0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N0
cycloneive_lcell_comb \mySquare|Ram0~4 (
// Equation(s):
// \mySquare|Ram0~4_combout  = (\mySquare|Ram0~2_combout ) # ((\myNote|q [0] & (!\myNote|q [4] & !\mySquare|Ram0~3_combout )))

	.dataa(\myNote|q [0]),
	.datab(\myNote|q [4]),
	.datac(\mySquare|Ram0~3_combout ),
	.datad(\mySquare|Ram0~2_combout ),
	.cin(gnd),
	.combout(\mySquare|Ram0~4_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare|Ram0~4 .lut_mask = 16'hFF02;
defparam \mySquare|Ram0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cycloneive_lcell_comb \mySquare2|Equal1~4 (
// Equation(s):
// \mySquare2|Equal1~4_combout  = (\mySquare2|count [6] & (\mySquare|Ram0~4_combout  & \mySquare2|count [0])) # (!\mySquare2|count [6] & (!\mySquare|Ram0~4_combout  & !\mySquare2|count [0]))

	.dataa(gnd),
	.datab(\mySquare2|count [6]),
	.datac(\mySquare|Ram0~4_combout ),
	.datad(\mySquare2|count [0]),
	.cin(gnd),
	.combout(\mySquare2|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare2|Equal1~4 .lut_mask = 16'hC003;
defparam \mySquare2|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cycloneive_lcell_comb \mySquare2|Equal1~8 (
// Equation(s):
// \mySquare2|Equal1~8_combout  = (\mySquare2|Equal1~7_combout  & (\mySquare2|Equal1~4_combout  & (\mySquare2|count [12] $ (!\mySquare|Ram0~4_combout ))))

	.dataa(\mySquare2|Equal1~7_combout ),
	.datab(\mySquare2|count [12]),
	.datac(\mySquare|Ram0~4_combout ),
	.datad(\mySquare2|Equal1~4_combout ),
	.cin(gnd),
	.combout(\mySquare2|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare2|Equal1~8 .lut_mask = 16'h8200;
defparam \mySquare2|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \mySquare2|count[18]~57 (
// Equation(s):
// \mySquare2|count[18]~57_combout  = (\mySquare2|count [18] & (\mySquare2|count[17]~56  $ (GND))) # (!\mySquare2|count [18] & (!\mySquare2|count[17]~56  & VCC))
// \mySquare2|count[18]~58  = CARRY((\mySquare2|count [18] & !\mySquare2|count[17]~56 ))

	.dataa(gnd),
	.datab(\mySquare2|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare2|count[17]~56 ),
	.combout(\mySquare2|count[18]~57_combout ),
	.cout(\mySquare2|count[18]~58 ));
// synopsys translate_off
defparam \mySquare2|count[18]~57 .lut_mask = 16'hC30C;
defparam \mySquare2|count[18]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N17
dffeas \mySquare2|count[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare2|count[18]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare2|count[3]~42_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare2|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare2|count[18] .is_wysiwyg = "true";
defparam \mySquare2|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \mySquare2|count[19]~59 (
// Equation(s):
// \mySquare2|count[19]~59_combout  = \mySquare2|count [19] $ (\mySquare2|count[18]~58 )

	.dataa(gnd),
	.datab(\mySquare2|count [19]),
	.datac(gnd),
	.datad(gnd),
	.cin(\mySquare2|count[18]~58 ),
	.combout(\mySquare2|count[19]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare2|count[19]~59 .lut_mask = 16'h3C3C;
defparam \mySquare2|count[19]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N19
dffeas \mySquare2|count[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare2|count[19]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare2|count[3]~42_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare2|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare2|count[19] .is_wysiwyg = "true";
defparam \mySquare2|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \mySquare2|Equal1~1 (
// Equation(s):
// \mySquare2|Equal1~1_combout  = (\mySquare2|count [5] & (!\mySquare2|count [3] & (\mySquare2|count [15] $ (\mySquare|Ram0~23_combout ))))

	.dataa(\mySquare2|count [15]),
	.datab(\mySquare2|count [5]),
	.datac(\mySquare2|count [3]),
	.datad(\mySquare|Ram0~23_combout ),
	.cin(gnd),
	.combout(\mySquare2|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare2|Equal1~1 .lut_mask = 16'h0408;
defparam \mySquare2|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \mySquare2|Equal1~2 (
// Equation(s):
// \mySquare2|Equal1~2_combout  = (!\mySquare2|count [16] & (!\mySquare2|count [19] & (\mySquare2|Equal1~1_combout  & !\mySquare2|count [18])))

	.dataa(\mySquare2|count [16]),
	.datab(\mySquare2|count [19]),
	.datac(\mySquare2|Equal1~1_combout ),
	.datad(\mySquare2|count [18]),
	.cin(gnd),
	.combout(\mySquare2|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare2|Equal1~2 .lut_mask = 16'h0010;
defparam \mySquare2|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \mySquare2|Equal1~0 (
// Equation(s):
// \mySquare2|Equal1~0_combout  = (\mySquare|Ram0~23_combout  & (!\mySquare2|count [11] & (\mySquare2|count [1] & !\mySquare2|count [10]))) # (!\mySquare|Ram0~23_combout  & (\mySquare2|count [11] & (!\mySquare2|count [1] & \mySquare2|count [10])))

	.dataa(\mySquare|Ram0~23_combout ),
	.datab(\mySquare2|count [11]),
	.datac(\mySquare2|count [1]),
	.datad(\mySquare2|count [10]),
	.cin(gnd),
	.combout(\mySquare2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare2|Equal1~0 .lut_mask = 16'h0420;
defparam \mySquare2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \mySquare2|Equal1~3 (
// Equation(s):
// \mySquare2|Equal1~3_combout  = (\mySquare2|Equal1~2_combout  & (\mySquare2|Equal1~0_combout  & (\mySquare|Ram0~13_combout  $ (!\mySquare2|count [14]))))

	.dataa(\mySquare|Ram0~13_combout ),
	.datab(\mySquare2|Equal1~2_combout ),
	.datac(\mySquare2|count [14]),
	.datad(\mySquare2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mySquare2|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare2|Equal1~3 .lut_mask = 16'h8400;
defparam \mySquare2|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \mySquare2|Equal1~9 (
// Equation(s):
// \mySquare2|Equal1~9_combout  = (\mySquare2|Equal1~8_combout  & (\mySquare2|Equal1~3_combout  & (\mySquare2|count [13] $ (!\mySquare|Ram0~8_combout ))))

	.dataa(\mySquare2|count [13]),
	.datab(\mySquare2|Equal1~8_combout ),
	.datac(\mySquare|Ram0~8_combout ),
	.datad(\mySquare2|Equal1~3_combout ),
	.cin(gnd),
	.combout(\mySquare2|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare2|Equal1~9 .lut_mask = 16'h8400;
defparam \mySquare2|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \mySquare2|phase~0 (
// Equation(s):
// \mySquare2|phase~0_combout  = (!\myNote|reset_out~q  & (\mySquare2|phase~q  $ (\mySquare2|Equal1~9_combout )))

	.dataa(gnd),
	.datab(\mySquare2|phase~q ),
	.datac(\myNote|reset_out~q ),
	.datad(\mySquare2|Equal1~9_combout ),
	.cin(gnd),
	.combout(\mySquare2|phase~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare2|phase~0 .lut_mask = 16'h030C;
defparam \mySquare2|phase~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N31
dffeas \mySquare2|phase (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mySquare2|phase~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare2|phase~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare2|phase .is_wysiwyg = "true";
defparam \mySquare2|phase .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
cycloneive_lcell_comb \myAdd|Add0~0 (
// Equation(s):
// \myAdd|Add0~0_combout  = (!\mySquare2|phase~q  & ((\mySquare|Equal0~0_combout ) # ((\mySquare22|Ram0~11_combout ) # (\mySquare|Ram0~4_combout ))))

	.dataa(\mySquare|Equal0~0_combout ),
	.datab(\mySquare22|Ram0~11_combout ),
	.datac(\mySquare2|phase~q ),
	.datad(\mySquare|Ram0~4_combout ),
	.cin(gnd),
	.combout(\myAdd|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Add0~0 .lut_mask = 16'h0F0E;
defparam \myAdd|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \mySquare22|count[0]~20 (
// Equation(s):
// \mySquare22|count[0]~20_combout  = \mySquare22|count [0] $ (VCC)
// \mySquare22|count[0]~21  = CARRY(\mySquare22|count [0])

	.dataa(\mySquare22|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mySquare22|count[0]~20_combout ),
	.cout(\mySquare22|count[0]~21 ));
// synopsys translate_off
defparam \mySquare22|count[0]~20 .lut_mask = 16'h55AA;
defparam \mySquare22|count[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
cycloneive_lcell_comb \mySquare22|count[9]~39 (
// Equation(s):
// \mySquare22|count[9]~39_combout  = (\mySquare22|count [9] & (!\mySquare22|count[8]~38 )) # (!\mySquare22|count [9] & ((\mySquare22|count[8]~38 ) # (GND)))
// \mySquare22|count[9]~40  = CARRY((!\mySquare22|count[8]~38 ) # (!\mySquare22|count [9]))

	.dataa(\mySquare22|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare22|count[8]~38 ),
	.combout(\mySquare22|count[9]~39_combout ),
	.cout(\mySquare22|count[9]~40 ));
// synopsys translate_off
defparam \mySquare22|count[9]~39 .lut_mask = 16'h5A5F;
defparam \mySquare22|count[9]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \mySquare22|count[10]~41 (
// Equation(s):
// \mySquare22|count[10]~41_combout  = (\mySquare22|count [10] & (\mySquare22|count[9]~40  $ (GND))) # (!\mySquare22|count [10] & (!\mySquare22|count[9]~40  & VCC))
// \mySquare22|count[10]~42  = CARRY((\mySquare22|count [10] & !\mySquare22|count[9]~40 ))

	.dataa(gnd),
	.datab(\mySquare22|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare22|count[9]~40 ),
	.combout(\mySquare22|count[10]~41_combout ),
	.cout(\mySquare22|count[10]~42 ));
// synopsys translate_off
defparam \mySquare22|count[10]~41 .lut_mask = 16'hC30C;
defparam \mySquare22|count[10]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y38_N1
dffeas \mySquare22|count[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare22|count[10]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare22|count[4]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare22|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare22|count[10] .is_wysiwyg = "true";
defparam \mySquare22|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
cycloneive_lcell_comb \mySquare22|count[11]~43 (
// Equation(s):
// \mySquare22|count[11]~43_combout  = (\mySquare22|count [11] & (!\mySquare22|count[10]~42 )) # (!\mySquare22|count [11] & ((\mySquare22|count[10]~42 ) # (GND)))
// \mySquare22|count[11]~44  = CARRY((!\mySquare22|count[10]~42 ) # (!\mySquare22|count [11]))

	.dataa(gnd),
	.datab(\mySquare22|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare22|count[10]~42 ),
	.combout(\mySquare22|count[11]~43_combout ),
	.cout(\mySquare22|count[11]~44 ));
// synopsys translate_off
defparam \mySquare22|count[11]~43 .lut_mask = 16'h3C3F;
defparam \mySquare22|count[11]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y38_N3
dffeas \mySquare22|count[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare22|count[11]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare22|count[4]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare22|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare22|count[11] .is_wysiwyg = "true";
defparam \mySquare22|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \mySquare22|count[12]~45 (
// Equation(s):
// \mySquare22|count[12]~45_combout  = (\mySquare22|count [12] & (\mySquare22|count[11]~44  $ (GND))) # (!\mySquare22|count [12] & (!\mySquare22|count[11]~44  & VCC))
// \mySquare22|count[12]~46  = CARRY((\mySquare22|count [12] & !\mySquare22|count[11]~44 ))

	.dataa(gnd),
	.datab(\mySquare22|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare22|count[11]~44 ),
	.combout(\mySquare22|count[12]~45_combout ),
	.cout(\mySquare22|count[12]~46 ));
// synopsys translate_off
defparam \mySquare22|count[12]~45 .lut_mask = 16'hC30C;
defparam \mySquare22|count[12]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y38_N5
dffeas \mySquare22|count[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare22|count[12]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare22|count[4]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare22|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare22|count[12] .is_wysiwyg = "true";
defparam \mySquare22|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \mySquare22|count[13]~47 (
// Equation(s):
// \mySquare22|count[13]~47_combout  = (\mySquare22|count [13] & (!\mySquare22|count[12]~46 )) # (!\mySquare22|count [13] & ((\mySquare22|count[12]~46 ) # (GND)))
// \mySquare22|count[13]~48  = CARRY((!\mySquare22|count[12]~46 ) # (!\mySquare22|count [13]))

	.dataa(\mySquare22|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare22|count[12]~46 ),
	.combout(\mySquare22|count[13]~47_combout ),
	.cout(\mySquare22|count[13]~48 ));
// synopsys translate_off
defparam \mySquare22|count[13]~47 .lut_mask = 16'h5A5F;
defparam \mySquare22|count[13]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y38_N7
dffeas \mySquare22|count[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare22|count[13]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare22|count[4]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare22|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare22|count[13] .is_wysiwyg = "true";
defparam \mySquare22|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \mySquare22|count[14]~49 (
// Equation(s):
// \mySquare22|count[14]~49_combout  = (\mySquare22|count [14] & (\mySquare22|count[13]~48  $ (GND))) # (!\mySquare22|count [14] & (!\mySquare22|count[13]~48  & VCC))
// \mySquare22|count[14]~50  = CARRY((\mySquare22|count [14] & !\mySquare22|count[13]~48 ))

	.dataa(gnd),
	.datab(\mySquare22|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare22|count[13]~48 ),
	.combout(\mySquare22|count[14]~49_combout ),
	.cout(\mySquare22|count[14]~50 ));
// synopsys translate_off
defparam \mySquare22|count[14]~49 .lut_mask = 16'hC30C;
defparam \mySquare22|count[14]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y38_N9
dffeas \mySquare22|count[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare22|count[14]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare22|count[4]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare22|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare22|count[14] .is_wysiwyg = "true";
defparam \mySquare22|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \mySquare22|count[15]~51 (
// Equation(s):
// \mySquare22|count[15]~51_combout  = (\mySquare22|count [15] & (!\mySquare22|count[14]~50 )) # (!\mySquare22|count [15] & ((\mySquare22|count[14]~50 ) # (GND)))
// \mySquare22|count[15]~52  = CARRY((!\mySquare22|count[14]~50 ) # (!\mySquare22|count [15]))

	.dataa(\mySquare22|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare22|count[14]~50 ),
	.combout(\mySquare22|count[15]~51_combout ),
	.cout(\mySquare22|count[15]~52 ));
// synopsys translate_off
defparam \mySquare22|count[15]~51 .lut_mask = 16'h5A5F;
defparam \mySquare22|count[15]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y38_N11
dffeas \mySquare22|count[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare22|count[15]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare22|count[4]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare22|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare22|count[15] .is_wysiwyg = "true";
defparam \mySquare22|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \mySquare22|count[16]~53 (
// Equation(s):
// \mySquare22|count[16]~53_combout  = (\mySquare22|count [16] & (\mySquare22|count[15]~52  $ (GND))) # (!\mySquare22|count [16] & (!\mySquare22|count[15]~52  & VCC))
// \mySquare22|count[16]~54  = CARRY((\mySquare22|count [16] & !\mySquare22|count[15]~52 ))

	.dataa(\mySquare22|count [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare22|count[15]~52 ),
	.combout(\mySquare22|count[16]~53_combout ),
	.cout(\mySquare22|count[16]~54 ));
// synopsys translate_off
defparam \mySquare22|count[16]~53 .lut_mask = 16'hA50A;
defparam \mySquare22|count[16]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y38_N13
dffeas \mySquare22|count[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare22|count[16]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare22|count[4]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare22|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare22|count[16] .is_wysiwyg = "true";
defparam \mySquare22|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \mySquare22|count[17]~55 (
// Equation(s):
// \mySquare22|count[17]~55_combout  = (\mySquare22|count [17] & (!\mySquare22|count[16]~54 )) # (!\mySquare22|count [17] & ((\mySquare22|count[16]~54 ) # (GND)))
// \mySquare22|count[17]~56  = CARRY((!\mySquare22|count[16]~54 ) # (!\mySquare22|count [17]))

	.dataa(gnd),
	.datab(\mySquare22|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare22|count[16]~54 ),
	.combout(\mySquare22|count[17]~55_combout ),
	.cout(\mySquare22|count[17]~56 ));
// synopsys translate_off
defparam \mySquare22|count[17]~55 .lut_mask = 16'h3C3F;
defparam \mySquare22|count[17]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y38_N15
dffeas \mySquare22|count[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare22|count[17]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare22|count[4]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare22|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare22|count[17] .is_wysiwyg = "true";
defparam \mySquare22|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \mySquare22|count[18]~57 (
// Equation(s):
// \mySquare22|count[18]~57_combout  = (\mySquare22|count [18] & (\mySquare22|count[17]~56  $ (GND))) # (!\mySquare22|count [18] & (!\mySquare22|count[17]~56  & VCC))
// \mySquare22|count[18]~58  = CARRY((\mySquare22|count [18] & !\mySquare22|count[17]~56 ))

	.dataa(gnd),
	.datab(\mySquare22|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare22|count[17]~56 ),
	.combout(\mySquare22|count[18]~57_combout ),
	.cout(\mySquare22|count[18]~58 ));
// synopsys translate_off
defparam \mySquare22|count[18]~57 .lut_mask = 16'hC30C;
defparam \mySquare22|count[18]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y38_N17
dffeas \mySquare22|count[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare22|count[18]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare22|count[4]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare22|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare22|count[18] .is_wysiwyg = "true";
defparam \mySquare22|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \mySquare22|Equal1~6 (
// Equation(s):
// \mySquare22|Equal1~6_combout  = (\mySquare22|count [5] & (!\mySquare22|count [18] & (!\mySquare22|count [12] & !\mySquare22|count [0])))

	.dataa(\mySquare22|count [5]),
	.datab(\mySquare22|count [18]),
	.datac(\mySquare22|count [12]),
	.datad(\mySquare22|count [0]),
	.cin(gnd),
	.combout(\mySquare22|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare22|Equal1~6 .lut_mask = 16'h0002;
defparam \mySquare22|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \mySquare22|count[19]~59 (
// Equation(s):
// \mySquare22|count[19]~59_combout  = \mySquare22|count [19] $ (\mySquare22|count[18]~58 )

	.dataa(gnd),
	.datab(\mySquare22|count [19]),
	.datac(gnd),
	.datad(gnd),
	.cin(\mySquare22|count[18]~58 ),
	.combout(\mySquare22|count[19]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare22|count[19]~59 .lut_mask = 16'h3C3C;
defparam \mySquare22|count[19]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y38_N19
dffeas \mySquare22|count[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare22|count[19]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare22|count[4]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare22|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare22|count[19] .is_wysiwyg = "true";
defparam \mySquare22|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \mySquare22|Equal1~7 (
// Equation(s):
// \mySquare22|Equal1~7_combout  = (\mySquare22|Equal1~6_combout  & (!\mySquare22|count [19] & (\mySquare22|Ram0~10_combout  $ (!\mySquare22|count [17]))))

	.dataa(\mySquare22|Equal1~6_combout ),
	.datab(\mySquare22|Ram0~10_combout ),
	.datac(\mySquare22|count [17]),
	.datad(\mySquare22|count [19]),
	.cin(gnd),
	.combout(\mySquare22|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare22|Equal1~7 .lut_mask = 16'h0082;
defparam \mySquare22|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
cycloneive_lcell_comb \mySquare22|Ram0~9 (
// Equation(s):
// \mySquare22|Ram0~9_combout  = (\myNote|q [3] & ((\myNote|q [2]) # (\myNote|q [0] $ (!\myNote|q [1])))) # (!\myNote|q [3] & (\myNote|q [0] & ((!\myNote|q [2]) # (!\myNote|q [1]))))

	.dataa(\myNote|q [0]),
	.datab(\myNote|q [1]),
	.datac(\myNote|q [3]),
	.datad(\myNote|q [2]),
	.cin(gnd),
	.combout(\mySquare22|Ram0~9_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare22|Ram0~9 .lut_mask = 16'hF29A;
defparam \mySquare22|Ram0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \mySquare22|Ram0~12 (
// Equation(s):
// \mySquare22|Ram0~12_combout  = ((!\mySquare22|Ram0~9_combout  & (\myNote|q [5] & !\myNote|q [4]))) # (!\mySquare22|Ram0~8_combout )

	.dataa(\mySquare22|Ram0~9_combout ),
	.datab(\myNote|q [5]),
	.datac(\myNote|q [4]),
	.datad(\mySquare22|Ram0~8_combout ),
	.cin(gnd),
	.combout(\mySquare22|Ram0~12_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare22|Ram0~12 .lut_mask = 16'h04FF;
defparam \mySquare22|Ram0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \mySquare22|Equal1~5 (
// Equation(s):
// \mySquare22|Equal1~5_combout  = (\mySquare22|Ram0~10_combout  & (\mySquare22|count [14] & \mySquare22|count [15])) # (!\mySquare22|Ram0~10_combout  & (!\mySquare22|count [14] & !\mySquare22|count [15]))

	.dataa(gnd),
	.datab(\mySquare22|Ram0~10_combout ),
	.datac(\mySquare22|count [14]),
	.datad(\mySquare22|count [15]),
	.cin(gnd),
	.combout(\mySquare22|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare22|Equal1~5 .lut_mask = 16'hC003;
defparam \mySquare22|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \mySquare22|Equal1~8 (
// Equation(s):
// \mySquare22|Equal1~8_combout  = (\mySquare22|Equal1~7_combout  & (\mySquare22|Equal1~5_combout  & (\mySquare22|Ram0~12_combout  $ (!\mySquare22|count [16]))))

	.dataa(\mySquare22|Equal1~7_combout ),
	.datab(\mySquare22|Ram0~12_combout ),
	.datac(\mySquare22|Equal1~5_combout ),
	.datad(\mySquare22|count [16]),
	.cin(gnd),
	.combout(\mySquare22|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare22|Equal1~8 .lut_mask = 16'h8020;
defparam \mySquare22|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \mySquare22|Equal1~4 (
// Equation(s):
// \mySquare22|Equal1~4_combout  = (\mySquare22|count [11] & (!\mySquare22|count [1] & \mySquare22|Ram0~10_combout )) # (!\mySquare22|count [11] & (\mySquare22|count [1] & !\mySquare22|Ram0~10_combout ))

	.dataa(gnd),
	.datab(\mySquare22|count [11]),
	.datac(\mySquare22|count [1]),
	.datad(\mySquare22|Ram0~10_combout ),
	.cin(gnd),
	.combout(\mySquare22|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare22|Equal1~4 .lut_mask = 16'h0C30;
defparam \mySquare22|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \mySquare22|Equal1~9 (
// Equation(s):
// \mySquare22|Equal1~9_combout  = (\mySquare22|Equal1~8_combout  & (\mySquare22|Equal1~4_combout  & (\mySquare22|count [13] $ (!\mySquare22|Ram0~11_combout ))))

	.dataa(\mySquare22|count [13]),
	.datab(\mySquare22|Equal1~8_combout ),
	.datac(\mySquare22|Ram0~11_combout ),
	.datad(\mySquare22|Equal1~4_combout ),
	.cin(gnd),
	.combout(\mySquare22|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare22|Equal1~9 .lut_mask = 16'h8400;
defparam \mySquare22|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N0
cycloneive_lcell_comb \mySquare22|Equal1~0 (
// Equation(s):
// \mySquare22|Equal1~0_combout  = (\mySquare22|count [3] & (\mySquare22|Ram0~12_combout  & !\mySquare22|count [4])) # (!\mySquare22|count [3] & (!\mySquare22|Ram0~12_combout  & \mySquare22|count [4]))

	.dataa(gnd),
	.datab(\mySquare22|count [3]),
	.datac(\mySquare22|Ram0~12_combout ),
	.datad(\mySquare22|count [4]),
	.cin(gnd),
	.combout(\mySquare22|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare22|Equal1~0 .lut_mask = 16'h03C0;
defparam \mySquare22|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N2
cycloneive_lcell_comb \mySquare22|Equal1~1 (
// Equation(s):
// \mySquare22|Equal1~1_combout  = (\mySquare22|Equal1~0_combout  & ((\mySquare22|Ram0~12_combout  & (\mySquare22|count [6] & \mySquare22|count [7])) # (!\mySquare22|Ram0~12_combout  & (!\mySquare22|count [6] & !\mySquare22|count [7]))))

	.dataa(\mySquare22|Ram0~12_combout ),
	.datab(\mySquare22|count [6]),
	.datac(\mySquare22|count [7]),
	.datad(\mySquare22|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mySquare22|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare22|Equal1~1 .lut_mask = 16'h8100;
defparam \mySquare22|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
cycloneive_lcell_comb \mySquare22|count[4]~28 (
// Equation(s):
// \mySquare22|count[4]~28_combout  = (\myNote|reset_out~q ) # ((\mySquare22|Equal1~3_combout  & (\mySquare22|Equal1~9_combout  & \mySquare22|Equal1~1_combout )))

	.dataa(\mySquare22|Equal1~3_combout ),
	.datab(\mySquare22|Equal1~9_combout ),
	.datac(\myNote|reset_out~q ),
	.datad(\mySquare22|Equal1~1_combout ),
	.cin(gnd),
	.combout(\mySquare22|count[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare22|count[4]~28 .lut_mask = 16'hF8F0;
defparam \mySquare22|count[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N13
dffeas \mySquare22|count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare22|count[0]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare22|count[4]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare22|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare22|count[0] .is_wysiwyg = "true";
defparam \mySquare22|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \mySquare22|count[1]~22 (
// Equation(s):
// \mySquare22|count[1]~22_combout  = (\mySquare22|count [1] & (!\mySquare22|count[0]~21 )) # (!\mySquare22|count [1] & ((\mySquare22|count[0]~21 ) # (GND)))
// \mySquare22|count[1]~23  = CARRY((!\mySquare22|count[0]~21 ) # (!\mySquare22|count [1]))

	.dataa(gnd),
	.datab(\mySquare22|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare22|count[0]~21 ),
	.combout(\mySquare22|count[1]~22_combout ),
	.cout(\mySquare22|count[1]~23 ));
// synopsys translate_off
defparam \mySquare22|count[1]~22 .lut_mask = 16'h3C3F;
defparam \mySquare22|count[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y39_N15
dffeas \mySquare22|count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare22|count[1]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare22|count[4]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare22|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare22|count[1] .is_wysiwyg = "true";
defparam \mySquare22|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \mySquare22|count[2]~24 (
// Equation(s):
// \mySquare22|count[2]~24_combout  = (\mySquare22|count [2] & (\mySquare22|count[1]~23  $ (GND))) # (!\mySquare22|count [2] & (!\mySquare22|count[1]~23  & VCC))
// \mySquare22|count[2]~25  = CARRY((\mySquare22|count [2] & !\mySquare22|count[1]~23 ))

	.dataa(gnd),
	.datab(\mySquare22|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare22|count[1]~23 ),
	.combout(\mySquare22|count[2]~24_combout ),
	.cout(\mySquare22|count[2]~25 ));
// synopsys translate_off
defparam \mySquare22|count[2]~24 .lut_mask = 16'hC30C;
defparam \mySquare22|count[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y39_N17
dffeas \mySquare22|count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare22|count[2]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare22|count[4]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare22|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare22|count[2] .is_wysiwyg = "true";
defparam \mySquare22|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \mySquare22|count[3]~26 (
// Equation(s):
// \mySquare22|count[3]~26_combout  = (\mySquare22|count [3] & (!\mySquare22|count[2]~25 )) # (!\mySquare22|count [3] & ((\mySquare22|count[2]~25 ) # (GND)))
// \mySquare22|count[3]~27  = CARRY((!\mySquare22|count[2]~25 ) # (!\mySquare22|count [3]))

	.dataa(gnd),
	.datab(\mySquare22|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare22|count[2]~25 ),
	.combout(\mySquare22|count[3]~26_combout ),
	.cout(\mySquare22|count[3]~27 ));
// synopsys translate_off
defparam \mySquare22|count[3]~26 .lut_mask = 16'h3C3F;
defparam \mySquare22|count[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y39_N19
dffeas \mySquare22|count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare22|count[3]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare22|count[4]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare22|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare22|count[3] .is_wysiwyg = "true";
defparam \mySquare22|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \mySquare22|count[4]~29 (
// Equation(s):
// \mySquare22|count[4]~29_combout  = (\mySquare22|count [4] & (\mySquare22|count[3]~27  $ (GND))) # (!\mySquare22|count [4] & (!\mySquare22|count[3]~27  & VCC))
// \mySquare22|count[4]~30  = CARRY((\mySquare22|count [4] & !\mySquare22|count[3]~27 ))

	.dataa(gnd),
	.datab(\mySquare22|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare22|count[3]~27 ),
	.combout(\mySquare22|count[4]~29_combout ),
	.cout(\mySquare22|count[4]~30 ));
// synopsys translate_off
defparam \mySquare22|count[4]~29 .lut_mask = 16'hC30C;
defparam \mySquare22|count[4]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y39_N21
dffeas \mySquare22|count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare22|count[4]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare22|count[4]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare22|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare22|count[4] .is_wysiwyg = "true";
defparam \mySquare22|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \mySquare22|count[5]~31 (
// Equation(s):
// \mySquare22|count[5]~31_combout  = (\mySquare22|count [5] & (!\mySquare22|count[4]~30 )) # (!\mySquare22|count [5] & ((\mySquare22|count[4]~30 ) # (GND)))
// \mySquare22|count[5]~32  = CARRY((!\mySquare22|count[4]~30 ) # (!\mySquare22|count [5]))

	.dataa(\mySquare22|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare22|count[4]~30 ),
	.combout(\mySquare22|count[5]~31_combout ),
	.cout(\mySquare22|count[5]~32 ));
// synopsys translate_off
defparam \mySquare22|count[5]~31 .lut_mask = 16'h5A5F;
defparam \mySquare22|count[5]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y39_N23
dffeas \mySquare22|count[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare22|count[5]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare22|count[4]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare22|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare22|count[5] .is_wysiwyg = "true";
defparam \mySquare22|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \mySquare22|count[6]~33 (
// Equation(s):
// \mySquare22|count[6]~33_combout  = (\mySquare22|count [6] & (\mySquare22|count[5]~32  $ (GND))) # (!\mySquare22|count [6] & (!\mySquare22|count[5]~32  & VCC))
// \mySquare22|count[6]~34  = CARRY((\mySquare22|count [6] & !\mySquare22|count[5]~32 ))

	.dataa(gnd),
	.datab(\mySquare22|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare22|count[5]~32 ),
	.combout(\mySquare22|count[6]~33_combout ),
	.cout(\mySquare22|count[6]~34 ));
// synopsys translate_off
defparam \mySquare22|count[6]~33 .lut_mask = 16'hC30C;
defparam \mySquare22|count[6]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y39_N25
dffeas \mySquare22|count[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare22|count[6]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare22|count[4]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare22|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare22|count[6] .is_wysiwyg = "true";
defparam \mySquare22|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \mySquare22|count[7]~35 (
// Equation(s):
// \mySquare22|count[7]~35_combout  = (\mySquare22|count [7] & (!\mySquare22|count[6]~34 )) # (!\mySquare22|count [7] & ((\mySquare22|count[6]~34 ) # (GND)))
// \mySquare22|count[7]~36  = CARRY((!\mySquare22|count[6]~34 ) # (!\mySquare22|count [7]))

	.dataa(\mySquare22|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare22|count[6]~34 ),
	.combout(\mySquare22|count[7]~35_combout ),
	.cout(\mySquare22|count[7]~36 ));
// synopsys translate_off
defparam \mySquare22|count[7]~35 .lut_mask = 16'h5A5F;
defparam \mySquare22|count[7]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y39_N27
dffeas \mySquare22|count[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare22|count[7]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare22|count[4]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare22|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare22|count[7] .is_wysiwyg = "true";
defparam \mySquare22|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \mySquare22|count[8]~37 (
// Equation(s):
// \mySquare22|count[8]~37_combout  = (\mySquare22|count [8] & (\mySquare22|count[7]~36  $ (GND))) # (!\mySquare22|count [8] & (!\mySquare22|count[7]~36  & VCC))
// \mySquare22|count[8]~38  = CARRY((\mySquare22|count [8] & !\mySquare22|count[7]~36 ))

	.dataa(gnd),
	.datab(\mySquare22|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mySquare22|count[7]~36 ),
	.combout(\mySquare22|count[8]~37_combout ),
	.cout(\mySquare22|count[8]~38 ));
// synopsys translate_off
defparam \mySquare22|count[8]~37 .lut_mask = 16'hC30C;
defparam \mySquare22|count[8]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y39_N29
dffeas \mySquare22|count[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare22|count[8]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare22|count[4]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare22|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare22|count[8] .is_wysiwyg = "true";
defparam \mySquare22|count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N31
dffeas \mySquare22|count[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare22|count[9]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mySquare22|count[4]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare22|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare22|count[9] .is_wysiwyg = "true";
defparam \mySquare22|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \mySquare22|Equal1~2 (
// Equation(s):
// \mySquare22|Equal1~2_combout  = (\mySquare22|count [8] & (\mySquare22|Ram0~11_combout  & \mySquare22|count [2])) # (!\mySquare22|count [8] & (!\mySquare22|Ram0~11_combout  & !\mySquare22|count [2]))

	.dataa(gnd),
	.datab(\mySquare22|count [8]),
	.datac(\mySquare22|Ram0~11_combout ),
	.datad(\mySquare22|count [2]),
	.cin(gnd),
	.combout(\mySquare22|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare22|Equal1~2 .lut_mask = 16'hC003;
defparam \mySquare22|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \mySquare22|Equal1~3 (
// Equation(s):
// \mySquare22|Equal1~3_combout  = (\mySquare22|Equal1~2_combout  & ((\mySquare22|count [9] & (\mySquare22|Ram0~11_combout  & \mySquare22|count [10])) # (!\mySquare22|count [9] & (!\mySquare22|Ram0~11_combout  & !\mySquare22|count [10]))))

	.dataa(\mySquare22|count [9]),
	.datab(\mySquare22|Equal1~2_combout ),
	.datac(\mySquare22|Ram0~11_combout ),
	.datad(\mySquare22|count [10]),
	.cin(gnd),
	.combout(\mySquare22|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare22|Equal1~3 .lut_mask = 16'h8004;
defparam \mySquare22|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N4
cycloneive_lcell_comb \mySquare22|Equal1~10 (
// Equation(s):
// \mySquare22|Equal1~10_combout  = (\mySquare22|Equal1~3_combout  & (\mySquare22|Equal1~9_combout  & \mySquare22|Equal1~1_combout ))

	.dataa(\mySquare22|Equal1~3_combout ),
	.datab(gnd),
	.datac(\mySquare22|Equal1~9_combout ),
	.datad(\mySquare22|Equal1~1_combout ),
	.cin(gnd),
	.combout(\mySquare22|Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare22|Equal1~10 .lut_mask = 16'hA000;
defparam \mySquare22|Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N14
cycloneive_lcell_comb \mySquare22|phase~0 (
// Equation(s):
// \mySquare22|phase~0_combout  = (!\myNote|reset_out~q  & (\mySquare22|phase~q  $ (\mySquare22|Equal1~10_combout )))

	.dataa(\myNote|reset_out~q ),
	.datab(gnd),
	.datac(\mySquare22|phase~q ),
	.datad(\mySquare22|Equal1~10_combout ),
	.cin(gnd),
	.combout(\mySquare22|phase~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare22|phase~0 .lut_mask = 16'h0550;
defparam \mySquare22|phase~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N15
dffeas \mySquare22|phase (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mySquare22|phase~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mySquare22|phase~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mySquare22|phase .is_wysiwyg = "true";
defparam \mySquare22|phase .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
cycloneive_lcell_comb \mySquare22|out[5]~0 (
// Equation(s):
// \mySquare22|out[5]~0_combout  = (!\mySquare22|phase~q  & ((\mySquare22|Ram0~10_combout ) # ((\mySquare22|Ram0~11_combout ) # (\mySquare22|Ram0~12_combout ))))

	.dataa(\mySquare22|phase~q ),
	.datab(\mySquare22|Ram0~10_combout ),
	.datac(\mySquare22|Ram0~11_combout ),
	.datad(\mySquare22|Ram0~12_combout ),
	.cin(gnd),
	.combout(\mySquare22|out[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare22|out[5]~0 .lut_mask = 16'h5554;
defparam \mySquare22|out[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \mySquare|Equal0~1 (
// Equation(s):
// \mySquare|Equal0~1_combout  = (\mySquare22|Ram0~11_combout ) # ((\mySquare|Equal0~0_combout ) # (\mySquare|Ram0~4_combout ))

	.dataa(gnd),
	.datab(\mySquare22|Ram0~11_combout ),
	.datac(\mySquare|Equal0~0_combout ),
	.datad(\mySquare|Ram0~4_combout ),
	.cin(gnd),
	.combout(\mySquare|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare|Equal0~1 .lut_mask = 16'hFFFC;
defparam \mySquare|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N2
cycloneive_lcell_comb \myAdd|Add1~0 (
// Equation(s):
// \myAdd|Add1~0_combout  = (\mySquare|Equal0~1_combout  & (\mySquare22|out[5]~0_combout  $ (VCC))) # (!\mySquare|Equal0~1_combout  & (\mySquare22|out[5]~0_combout  & VCC))
// \myAdd|Add1~1  = CARRY((\mySquare|Equal0~1_combout  & \mySquare22|out[5]~0_combout ))

	.dataa(\mySquare|Equal0~1_combout ),
	.datab(\mySquare22|out[5]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myAdd|Add1~0_combout ),
	.cout(\myAdd|Add1~1 ));
// synopsys translate_off
defparam \myAdd|Add1~0 .lut_mask = 16'h6688;
defparam \myAdd|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N4
cycloneive_lcell_comb \myAdd|Add1~2 (
// Equation(s):
// \myAdd|Add1~2_combout  = (\myAdd|Add0~0_combout  & ((\mySquare22|out[5]~0_combout  & (\myAdd|Add1~1  & VCC)) # (!\mySquare22|out[5]~0_combout  & (!\myAdd|Add1~1 )))) # (!\myAdd|Add0~0_combout  & ((\mySquare22|out[5]~0_combout  & (!\myAdd|Add1~1 )) # 
// (!\mySquare22|out[5]~0_combout  & ((\myAdd|Add1~1 ) # (GND)))))
// \myAdd|Add1~3  = CARRY((\myAdd|Add0~0_combout  & (!\mySquare22|out[5]~0_combout  & !\myAdd|Add1~1 )) # (!\myAdd|Add0~0_combout  & ((!\myAdd|Add1~1 ) # (!\mySquare22|out[5]~0_combout ))))

	.dataa(\myAdd|Add0~0_combout ),
	.datab(\mySquare22|out[5]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Add1~1 ),
	.combout(\myAdd|Add1~2_combout ),
	.cout(\myAdd|Add1~3 ));
// synopsys translate_off
defparam \myAdd|Add1~2 .lut_mask = 16'h9617;
defparam \myAdd|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N4
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_17~0 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_17~0_combout  = \myAdd|Add1~2_combout  $ (VCC)
// \myAdd|Div0|auto_generated|divider|divider|op_17~1  = CARRY(\myAdd|Add1~2_combout )

	.dataa(\myAdd|Add1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_17~0_combout ),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_17~1 ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_17~0 .lut_mask = 16'h55AA;
defparam \myAdd|Div0|auto_generated|divider|divider|op_17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N6
cycloneive_lcell_comb \myAdd|Add1~4 (
// Equation(s):
// \myAdd|Add1~4_combout  = ((\myAdd|Add0~0_combout  $ (\mySquare22|out[5]~0_combout  $ (!\myAdd|Add1~3 )))) # (GND)
// \myAdd|Add1~5  = CARRY((\myAdd|Add0~0_combout  & ((\mySquare22|out[5]~0_combout ) # (!\myAdd|Add1~3 ))) # (!\myAdd|Add0~0_combout  & (\mySquare22|out[5]~0_combout  & !\myAdd|Add1~3 )))

	.dataa(\myAdd|Add0~0_combout ),
	.datab(\mySquare22|out[5]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Add1~3 ),
	.combout(\myAdd|Add1~4_combout ),
	.cout(\myAdd|Add1~5 ));
// synopsys translate_off
defparam \myAdd|Add1~4 .lut_mask = 16'h698E;
defparam \myAdd|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N24
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_16~0 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_16~0_combout  = \myAdd|Add1~4_combout  $ (VCC)
// \myAdd|Div0|auto_generated|divider|divider|op_16~1  = CARRY(\myAdd|Add1~4_combout )

	.dataa(\myAdd|Add1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_16~0_combout ),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_16~1 ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_16~0 .lut_mask = 16'h55AA;
defparam \myAdd|Div0|auto_generated|divider|divider|op_16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
cycloneive_lcell_comb \mySquare22|out[8]~1 (
// Equation(s):
// \mySquare22|out[8]~1_combout  = (\mySquare22|phase~q  & ((\mySquare22|Ram0~10_combout ) # ((\mySquare22|Ram0~11_combout ) # (\mySquare22|Ram0~12_combout ))))

	.dataa(\mySquare22|phase~q ),
	.datab(\mySquare22|Ram0~10_combout ),
	.datac(\mySquare22|Ram0~11_combout ),
	.datad(\mySquare22|Ram0~12_combout ),
	.cin(gnd),
	.combout(\mySquare22|out[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare22|out[8]~1 .lut_mask = 16'hAAA8;
defparam \mySquare22|out[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
cycloneive_lcell_comb \mySquare2|out[8]~0 (
// Equation(s):
// \mySquare2|out[8]~0_combout  = (\mySquare2|phase~q  & ((\mySquare22|Ram0~11_combout ) # ((\mySquare|Equal0~0_combout ) # (\mySquare|Ram0~4_combout ))))

	.dataa(\mySquare2|phase~q ),
	.datab(\mySquare22|Ram0~11_combout ),
	.datac(\mySquare|Equal0~0_combout ),
	.datad(\mySquare|Ram0~4_combout ),
	.cin(gnd),
	.combout(\mySquare2|out[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare2|out[8]~0 .lut_mask = 16'hAAA8;
defparam \mySquare2|out[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneive_lcell_comb \myAdd|Add1~6 (
// Equation(s):
// \myAdd|Add1~6_combout  = (\myAdd|Add0~0_combout  & ((\mySquare22|out[8]~1_combout  & (\myAdd|Add1~5  & VCC)) # (!\mySquare22|out[8]~1_combout  & (!\myAdd|Add1~5 )))) # (!\myAdd|Add0~0_combout  & ((\mySquare22|out[8]~1_combout  & (!\myAdd|Add1~5 )) # 
// (!\mySquare22|out[8]~1_combout  & ((\myAdd|Add1~5 ) # (GND)))))
// \myAdd|Add1~7  = CARRY((\myAdd|Add0~0_combout  & (!\mySquare22|out[8]~1_combout  & !\myAdd|Add1~5 )) # (!\myAdd|Add0~0_combout  & ((!\myAdd|Add1~5 ) # (!\mySquare22|out[8]~1_combout ))))

	.dataa(\myAdd|Add0~0_combout ),
	.datab(\mySquare22|out[8]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Add1~5 ),
	.combout(\myAdd|Add1~6_combout ),
	.cout(\myAdd|Add1~7 ));
// synopsys translate_off
defparam \myAdd|Add1~6 .lut_mask = 16'h9617;
defparam \myAdd|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N10
cycloneive_lcell_comb \myAdd|Add1~8 (
// Equation(s):
// \myAdd|Add1~8_combout  = ((\mySquare22|out[8]~1_combout  $ (\mySquare2|out[8]~0_combout  $ (!\myAdd|Add1~7 )))) # (GND)
// \myAdd|Add1~9  = CARRY((\mySquare22|out[8]~1_combout  & ((\mySquare2|out[8]~0_combout ) # (!\myAdd|Add1~7 ))) # (!\mySquare22|out[8]~1_combout  & (\mySquare2|out[8]~0_combout  & !\myAdd|Add1~7 )))

	.dataa(\mySquare22|out[8]~1_combout ),
	.datab(\mySquare2|out[8]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Add1~7 ),
	.combout(\myAdd|Add1~8_combout ),
	.cout(\myAdd|Add1~9 ));
// synopsys translate_off
defparam \myAdd|Add1~8 .lut_mask = 16'h698E;
defparam \myAdd|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N12
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_14~0 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_14~0_combout  = \myAdd|Add1~8_combout  $ (VCC)
// \myAdd|Div0|auto_generated|divider|divider|op_14~1  = CARRY(\myAdd|Add1~8_combout )

	.dataa(\myAdd|Add1~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_14~0_combout ),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_14~1 ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_14~0 .lut_mask = 16'h55AA;
defparam \myAdd|Div0|auto_generated|divider|divider|op_14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
cycloneive_lcell_comb \myAdd|Add1~10 (
// Equation(s):
// \myAdd|Add1~10_combout  = (\mySquare22|out[8]~1_combout  & ((\mySquare2|out[8]~0_combout  & (\myAdd|Add1~9  & VCC)) # (!\mySquare2|out[8]~0_combout  & (!\myAdd|Add1~9 )))) # (!\mySquare22|out[8]~1_combout  & ((\mySquare2|out[8]~0_combout  & 
// (!\myAdd|Add1~9 )) # (!\mySquare2|out[8]~0_combout  & ((\myAdd|Add1~9 ) # (GND)))))
// \myAdd|Add1~11  = CARRY((\mySquare22|out[8]~1_combout  & (!\mySquare2|out[8]~0_combout  & !\myAdd|Add1~9 )) # (!\mySquare22|out[8]~1_combout  & ((!\myAdd|Add1~9 ) # (!\mySquare2|out[8]~0_combout ))))

	.dataa(\mySquare22|out[8]~1_combout ),
	.datab(\mySquare2|out[8]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Add1~9 ),
	.combout(\myAdd|Add1~10_combout ),
	.cout(\myAdd|Add1~11 ));
// synopsys translate_off
defparam \myAdd|Add1~10 .lut_mask = 16'h9617;
defparam \myAdd|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
cycloneive_lcell_comb \myAdd|Add1~12 (
// Equation(s):
// \myAdd|Add1~12_combout  = ((\mySquare22|out[5]~0_combout  $ (\mySquare2|out[8]~0_combout  $ (!\myAdd|Add1~11 )))) # (GND)
// \myAdd|Add1~13  = CARRY((\mySquare22|out[5]~0_combout  & ((\mySquare2|out[8]~0_combout ) # (!\myAdd|Add1~11 ))) # (!\mySquare22|out[5]~0_combout  & (\mySquare2|out[8]~0_combout  & !\myAdd|Add1~11 )))

	.dataa(\mySquare22|out[5]~0_combout ),
	.datab(\mySquare2|out[8]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Add1~11 ),
	.combout(\myAdd|Add1~12_combout ),
	.cout(\myAdd|Add1~13 ));
// synopsys translate_off
defparam \myAdd|Add1~12 .lut_mask = 16'h698E;
defparam \myAdd|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_12~0 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_12~0_combout  = \myAdd|Add1~12_combout  $ (VCC)
// \myAdd|Div0|auto_generated|divider|divider|op_12~1  = CARRY(\myAdd|Add1~12_combout )

	.dataa(gnd),
	.datab(\myAdd|Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_12~0_combout ),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_12~1 ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_12~0 .lut_mask = 16'h33CC;
defparam \myAdd|Div0|auto_generated|divider|divider|op_12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \myAdd|Add1~14 (
// Equation(s):
// \myAdd|Add1~14_combout  = (\myAdd|Add0~0_combout  & ((\mySquare22|out[5]~0_combout  & (\myAdd|Add1~13  & VCC)) # (!\mySquare22|out[5]~0_combout  & (!\myAdd|Add1~13 )))) # (!\myAdd|Add0~0_combout  & ((\mySquare22|out[5]~0_combout  & (!\myAdd|Add1~13 )) # 
// (!\mySquare22|out[5]~0_combout  & ((\myAdd|Add1~13 ) # (GND)))))
// \myAdd|Add1~15  = CARRY((\myAdd|Add0~0_combout  & (!\mySquare22|out[5]~0_combout  & !\myAdd|Add1~13 )) # (!\myAdd|Add0~0_combout  & ((!\myAdd|Add1~13 ) # (!\mySquare22|out[5]~0_combout ))))

	.dataa(\myAdd|Add0~0_combout ),
	.datab(\mySquare22|out[5]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Add1~13 ),
	.combout(\myAdd|Add1~14_combout ),
	.cout(\myAdd|Add1~15 ));
// synopsys translate_off
defparam \myAdd|Add1~14 .lut_mask = 16'h9617;
defparam \myAdd|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
cycloneive_lcell_comb \myAdd|Add1~16 (
// Equation(s):
// \myAdd|Add1~16_combout  = ((\myAdd|Add0~0_combout  $ (\mySquare22|out[8]~1_combout  $ (!\myAdd|Add1~15 )))) # (GND)
// \myAdd|Add1~17  = CARRY((\myAdd|Add0~0_combout  & ((\mySquare22|out[8]~1_combout ) # (!\myAdd|Add1~15 ))) # (!\myAdd|Add0~0_combout  & (\mySquare22|out[8]~1_combout  & !\myAdd|Add1~15 )))

	.dataa(\myAdd|Add0~0_combout ),
	.datab(\mySquare22|out[8]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Add1~15 ),
	.combout(\myAdd|Add1~16_combout ),
	.cout(\myAdd|Add1~17 ));
// synopsys translate_off
defparam \myAdd|Add1~16 .lut_mask = 16'h698E;
defparam \myAdd|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_9~0 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_9~0_combout  = \myAdd|Add1~16_combout  $ (VCC)
// \myAdd|Div0|auto_generated|divider|divider|op_9~1  = CARRY(\myAdd|Add1~16_combout )

	.dataa(gnd),
	.datab(\myAdd|Add1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_9~0_combout ),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_9~1 ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_9~0 .lut_mask = 16'h33CC;
defparam \myAdd|Div0|auto_generated|divider|divider|op_9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
cycloneive_lcell_comb \myAdd|Add1~18 (
// Equation(s):
// \myAdd|Add1~18_combout  = (\mySquare22|out[5]~0_combout  & ((\mySquare2|out[8]~0_combout  & (\myAdd|Add1~17  & VCC)) # (!\mySquare2|out[8]~0_combout  & (!\myAdd|Add1~17 )))) # (!\mySquare22|out[5]~0_combout  & ((\mySquare2|out[8]~0_combout  & 
// (!\myAdd|Add1~17 )) # (!\mySquare2|out[8]~0_combout  & ((\myAdd|Add1~17 ) # (GND)))))
// \myAdd|Add1~19  = CARRY((\mySquare22|out[5]~0_combout  & (!\mySquare2|out[8]~0_combout  & !\myAdd|Add1~17 )) # (!\mySquare22|out[5]~0_combout  & ((!\myAdd|Add1~17 ) # (!\mySquare2|out[8]~0_combout ))))

	.dataa(\mySquare22|out[5]~0_combout ),
	.datab(\mySquare2|out[8]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Add1~17 ),
	.combout(\myAdd|Add1~18_combout ),
	.cout(\myAdd|Add1~19 ));
// synopsys translate_off
defparam \myAdd|Add1~18 .lut_mask = 16'h9617;
defparam \myAdd|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N2
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_8~0 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_8~0_combout  = \myAdd|Add1~18_combout  $ (VCC)
// \myAdd|Div0|auto_generated|divider|divider|op_8~1  = CARRY(\myAdd|Add1~18_combout )

	.dataa(\myAdd|Add1~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_8~0_combout ),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_8~1 ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_8~0 .lut_mask = 16'h55AA;
defparam \myAdd|Div0|auto_generated|divider|divider|op_8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N22
cycloneive_lcell_comb \myAdd|Add1~20 (
// Equation(s):
// \myAdd|Add1~20_combout  = ((\myAdd|Add0~0_combout  $ (\mySquare22|out[5]~0_combout  $ (!\myAdd|Add1~19 )))) # (GND)
// \myAdd|Add1~21  = CARRY((\myAdd|Add0~0_combout  & ((\mySquare22|out[5]~0_combout ) # (!\myAdd|Add1~19 ))) # (!\myAdd|Add0~0_combout  & (\mySquare22|out[5]~0_combout  & !\myAdd|Add1~19 )))

	.dataa(\myAdd|Add0~0_combout ),
	.datab(\mySquare22|out[5]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Add1~19 ),
	.combout(\myAdd|Add1~20_combout ),
	.cout(\myAdd|Add1~21 ));
// synopsys translate_off
defparam \myAdd|Add1~20 .lut_mask = 16'h698E;
defparam \myAdd|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N4
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_8~2 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_8~2_combout  = (\myAdd|Add1~20_combout  & (!\myAdd|Div0|auto_generated|divider|divider|op_8~1 )) # (!\myAdd|Add1~20_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_8~1 ) # (GND)))
// \myAdd|Div0|auto_generated|divider|divider|op_8~3  = CARRY((!\myAdd|Div0|auto_generated|divider|divider|op_8~1 ) # (!\myAdd|Add1~20_combout ))

	.dataa(gnd),
	.datab(\myAdd|Add1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_8~1 ),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_8~2_combout ),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_8~3 ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_8~2 .lut_mask = 16'h3C3F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N6
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_8~4 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_8~4_combout  = \myAdd|Div0|auto_generated|divider|divider|op_8~3 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_8~3 ),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_8~4_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_8~4 .lut_mask = 16'hF0F0;
defparam \myAdd|Div0|auto_generated|divider|divider|op_8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N26
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[51]~83 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[51]~83_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_8~0_combout  & !\myAdd|Div0|auto_generated|divider|divider|op_8~4_combout )

	.dataa(gnd),
	.datab(\myAdd|Div0|auto_generated|divider|divider|op_8~0_combout ),
	.datac(gnd),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_8~4_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[51]~83_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[51]~83 .lut_mask = 16'h00CC;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[51]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N8
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[51]~82 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[51]~82_combout  = (\myAdd|Add1~18_combout  & \myAdd|Div0|auto_generated|divider|divider|op_8~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Add1~18_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_8~4_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[51]~82_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[51]~82 .lut_mask = 16'hF000;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[51]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_9~2 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_9~2_combout  = (\myAdd|Div0|auto_generated|divider|divider|StageOut[51]~83_combout  & (((!\myAdd|Div0|auto_generated|divider|divider|op_9~1 )))) # 
// (!\myAdd|Div0|auto_generated|divider|divider|StageOut[51]~83_combout  & ((\myAdd|Div0|auto_generated|divider|divider|StageOut[51]~82_combout  & (!\myAdd|Div0|auto_generated|divider|divider|op_9~1 )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|StageOut[51]~82_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_9~1 ) # (GND)))))
// \myAdd|Div0|auto_generated|divider|divider|op_9~3  = CARRY(((!\myAdd|Div0|auto_generated|divider|divider|StageOut[51]~83_combout  & !\myAdd|Div0|auto_generated|divider|divider|StageOut[51]~82_combout )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_9~1 ))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|StageOut[51]~83_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|StageOut[51]~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_9~1 ),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_9~2_combout ),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_9~3 ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_9~2 .lut_mask = 16'h1E1F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[52]~81 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[52]~81_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_8~2_combout  & !\myAdd|Div0|auto_generated|divider|divider|op_8~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_8~2_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_8~4_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[52]~81_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[52]~81 .lut_mask = 16'h00F0;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[52]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[52]~80 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[52]~80_combout  = (\myAdd|Add1~20_combout  & \myAdd|Div0|auto_generated|divider|divider|op_8~4_combout )

	.dataa(gnd),
	.datab(\myAdd|Add1~20_combout ),
	.datac(gnd),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_8~4_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[52]~80_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[52]~80 .lut_mask = 16'hCC00;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[52]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N22
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_9~5 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_9~5_cout  = CARRY((\myAdd|Div0|auto_generated|divider|divider|StageOut[52]~81_combout ) # ((\myAdd|Div0|auto_generated|divider|divider|StageOut[52]~80_combout ) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_9~3 )))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|StageOut[52]~81_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|StageOut[52]~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_9~3 ),
	.combout(),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_9~5_cout ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_9~5 .lut_mask = 16'h00EF;
defparam \myAdd|Div0|auto_generated|divider|divider|op_9~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_9~6 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_9~6_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_9~5_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_9~5_cout ),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_9~6_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_9~6 .lut_mask = 16'h0F0F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[55]~84 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[55]~84_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_9~2_combout  & !\myAdd|Div0|auto_generated|divider|divider|op_9~6_combout )

	.dataa(gnd),
	.datab(\myAdd|Div0|auto_generated|divider|divider|op_9~2_combout ),
	.datac(gnd),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_9~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[55]~84_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[55]~84 .lut_mask = 16'h00CC;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[55]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N0
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[55]~118 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[55]~118_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_9~6_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_8~4_combout  & ((\myAdd|Add1~18_combout ))) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_8~4_combout  & (\myAdd|Div0|auto_generated|divider|divider|op_8~0_combout ))))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|op_8~4_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|op_8~0_combout ),
	.datac(\myAdd|Add1~18_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_9~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[55]~118_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[55]~118 .lut_mask = 16'hE400;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[55]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[54]~85 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[54]~85_combout  = (\myAdd|Add1~16_combout  & \myAdd|Div0|auto_generated|divider|divider|op_9~6_combout )

	.dataa(gnd),
	.datab(\myAdd|Add1~16_combout ),
	.datac(gnd),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_9~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[54]~85_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[54]~85 .lut_mask = 16'hCC00;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[54]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N8
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[54]~86 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[54]~86_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_9~0_combout  & !\myAdd|Div0|auto_generated|divider|divider|op_9~6_combout )

	.dataa(gnd),
	.datab(\myAdd|Div0|auto_generated|divider|divider|op_9~0_combout ),
	.datac(gnd),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_9~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[54]~86_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[54]~86 .lut_mask = 16'h00CC;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[54]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_10~0 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_10~0_combout  = \myAdd|Add1~14_combout  $ (VCC)
// \myAdd|Div0|auto_generated|divider|divider|op_10~1  = CARRY(\myAdd|Add1~14_combout )

	.dataa(\myAdd|Add1~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_10~0_combout ),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_10~1 ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_10~0 .lut_mask = 16'h55AA;
defparam \myAdd|Div0|auto_generated|divider|divider|op_10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N26
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_10~2 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_10~2_combout  = (\myAdd|Div0|auto_generated|divider|divider|StageOut[54]~85_combout  & (((!\myAdd|Div0|auto_generated|divider|divider|op_10~1 )))) # 
// (!\myAdd|Div0|auto_generated|divider|divider|StageOut[54]~85_combout  & ((\myAdd|Div0|auto_generated|divider|divider|StageOut[54]~86_combout  & (!\myAdd|Div0|auto_generated|divider|divider|op_10~1 )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|StageOut[54]~86_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_10~1 ) # (GND)))))
// \myAdd|Div0|auto_generated|divider|divider|op_10~3  = CARRY(((!\myAdd|Div0|auto_generated|divider|divider|StageOut[54]~85_combout  & !\myAdd|Div0|auto_generated|divider|divider|StageOut[54]~86_combout )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_10~1 ))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|StageOut[54]~85_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|StageOut[54]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_10~1 ),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_10~2_combout ),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_10~3 ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_10~2 .lut_mask = 16'h1E1F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_10~5 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_10~5_cout  = CARRY((\myAdd|Div0|auto_generated|divider|divider|StageOut[55]~84_combout ) # ((\myAdd|Div0|auto_generated|divider|divider|StageOut[55]~118_combout ) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_10~3 )))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|StageOut[55]~84_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|StageOut[55]~118_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_10~3 ),
	.combout(),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_10~5_cout ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_10~5 .lut_mask = 16'h00EF;
defparam \myAdd|Div0|auto_generated|divider|divider|op_10~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N30
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_10~6 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_10~6_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_10~5_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_10~5_cout ),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_10~6_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_10~6 .lut_mask = 16'h0F0F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N12
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[58]~119 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[58]~119_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_10~6_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_9~6_combout  & (\myAdd|Add1~16_combout )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_9~6_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_9~0_combout )))))

	.dataa(\myAdd|Add1~16_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|op_9~0_combout ),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_10~6_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_9~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[58]~119_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[58]~119 .lut_mask = 16'hA0C0;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[58]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N2
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[58]~87 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[58]~87_combout  = (!\myAdd|Div0|auto_generated|divider|divider|op_10~6_combout  & \myAdd|Div0|auto_generated|divider|divider|op_10~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_10~6_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_10~2_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[58]~87_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[58]~87 .lut_mask = 16'h0F00;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[58]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N10
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[57]~89 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[57]~89_combout  = (!\myAdd|Div0|auto_generated|divider|divider|op_10~6_combout  & \myAdd|Div0|auto_generated|divider|divider|op_10~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_10~6_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_10~0_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[57]~89_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[57]~89 .lut_mask = 16'h0F00;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[57]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N0
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[57]~88 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[57]~88_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_10~6_combout  & \myAdd|Add1~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_10~6_combout ),
	.datad(\myAdd|Add1~14_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[57]~88_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[57]~88 .lut_mask = 16'hF000;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[57]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_12~2 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_12~2_combout  = (\myAdd|Div0|auto_generated|divider|divider|StageOut[57]~89_combout  & (((!\myAdd|Div0|auto_generated|divider|divider|op_12~1 )))) # 
// (!\myAdd|Div0|auto_generated|divider|divider|StageOut[57]~89_combout  & ((\myAdd|Div0|auto_generated|divider|divider|StageOut[57]~88_combout  & (!\myAdd|Div0|auto_generated|divider|divider|op_12~1 )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|StageOut[57]~88_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_12~1 ) # (GND)))))
// \myAdd|Div0|auto_generated|divider|divider|op_12~3  = CARRY(((!\myAdd|Div0|auto_generated|divider|divider|StageOut[57]~89_combout  & !\myAdd|Div0|auto_generated|divider|divider|StageOut[57]~88_combout )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_12~1 ))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|StageOut[57]~89_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|StageOut[57]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_12~1 ),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_12~2_combout ),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_12~3 ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_12~2 .lut_mask = 16'h1E1F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N20
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_12~5 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_12~5_cout  = CARRY((\myAdd|Div0|auto_generated|divider|divider|StageOut[58]~119_combout ) # ((\myAdd|Div0|auto_generated|divider|divider|StageOut[58]~87_combout ) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_12~3 )))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|StageOut[58]~119_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|StageOut[58]~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_12~3 ),
	.combout(),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_12~5_cout ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_12~5 .lut_mask = 16'h00EF;
defparam \myAdd|Div0|auto_generated|divider|divider|op_12~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N22
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_12~6 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_12~6_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_12~5_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_12~5_cout ),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_12~6_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_12~6 .lut_mask = 16'h0F0F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[61]~90 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[61]~90_combout  = (!\myAdd|Div0|auto_generated|divider|divider|op_12~6_combout  & \myAdd|Div0|auto_generated|divider|divider|op_12~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_12~6_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_12~2_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[61]~90_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[61]~90 .lut_mask = 16'h0F00;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[61]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N4
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[61]~120 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[61]~120_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_12~6_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_10~6_combout  & (\myAdd|Add1~14_combout )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_10~6_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_10~0_combout )))))

	.dataa(\myAdd|Add1~14_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|op_10~0_combout ),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_10~6_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_12~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[61]~120_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[61]~120 .lut_mask = 16'hAC00;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[61]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[60]~92 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[60]~92_combout  = (!\myAdd|Div0|auto_generated|divider|divider|op_12~6_combout  & \myAdd|Div0|auto_generated|divider|divider|op_12~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_12~6_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_12~0_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[60]~92_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[60]~92 .lut_mask = 16'h0F00;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[60]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N0
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[60]~91 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[60]~91_combout  = (\myAdd|Add1~12_combout  & \myAdd|Div0|auto_generated|divider|divider|op_12~6_combout )

	.dataa(\myAdd|Add1~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_12~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[60]~91_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[60]~91 .lut_mask = 16'hAA00;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[60]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N24
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_13~0 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_13~0_combout  = \myAdd|Add1~10_combout  $ (VCC)
// \myAdd|Div0|auto_generated|divider|divider|op_13~1  = CARRY(\myAdd|Add1~10_combout )

	.dataa(gnd),
	.datab(\myAdd|Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_13~0_combout ),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_13~1 ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_13~0 .lut_mask = 16'h33CC;
defparam \myAdd|Div0|auto_generated|divider|divider|op_13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N26
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_13~2 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_13~2_combout  = (\myAdd|Div0|auto_generated|divider|divider|StageOut[60]~92_combout  & (((!\myAdd|Div0|auto_generated|divider|divider|op_13~1 )))) # 
// (!\myAdd|Div0|auto_generated|divider|divider|StageOut[60]~92_combout  & ((\myAdd|Div0|auto_generated|divider|divider|StageOut[60]~91_combout  & (!\myAdd|Div0|auto_generated|divider|divider|op_13~1 )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|StageOut[60]~91_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_13~1 ) # (GND)))))
// \myAdd|Div0|auto_generated|divider|divider|op_13~3  = CARRY(((!\myAdd|Div0|auto_generated|divider|divider|StageOut[60]~92_combout  & !\myAdd|Div0|auto_generated|divider|divider|StageOut[60]~91_combout )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_13~1 ))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|StageOut[60]~92_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|StageOut[60]~91_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_13~1 ),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_13~2_combout ),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_13~3 ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_13~2 .lut_mask = 16'h1E1F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_13~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N28
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_13~5 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_13~5_cout  = CARRY((\myAdd|Div0|auto_generated|divider|divider|StageOut[61]~90_combout ) # ((\myAdd|Div0|auto_generated|divider|divider|StageOut[61]~120_combout ) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_13~3 )))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|StageOut[61]~90_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|StageOut[61]~120_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_13~3 ),
	.combout(),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_13~5_cout ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_13~5 .lut_mask = 16'h00EF;
defparam \myAdd|Div0|auto_generated|divider|divider|op_13~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N30
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_13~6 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_13~6_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_13~5_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_13~5_cout ),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_13~6_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_13~6 .lut_mask = 16'h0F0F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_13~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N10
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[64]~121 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[64]~121_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_13~6_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_12~6_combout  & (\myAdd|Add1~12_combout )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_12~6_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_12~0_combout )))))

	.dataa(\myAdd|Add1~12_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|op_12~0_combout ),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_13~6_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_12~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[64]~121_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[64]~121 .lut_mask = 16'hA0C0;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[64]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N2
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[64]~93 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[64]~93_combout  = (!\myAdd|Div0|auto_generated|divider|divider|op_13~6_combout  & \myAdd|Div0|auto_generated|divider|divider|op_13~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_13~6_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_13~2_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[64]~93_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[64]~93 .lut_mask = 16'h0F00;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[64]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N22
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[63]~95 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[63]~95_combout  = (!\myAdd|Div0|auto_generated|divider|divider|op_13~6_combout  & \myAdd|Div0|auto_generated|divider|divider|op_13~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_13~6_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_13~0_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[63]~95_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[63]~95 .lut_mask = 16'h0F00;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[63]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N8
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[63]~94 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[63]~94_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_13~6_combout  & \myAdd|Add1~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_13~6_combout ),
	.datad(\myAdd|Add1~10_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[63]~94_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[63]~94 .lut_mask = 16'hF000;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[63]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N14
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_14~2 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_14~2_combout  = (\myAdd|Div0|auto_generated|divider|divider|StageOut[63]~95_combout  & (((!\myAdd|Div0|auto_generated|divider|divider|op_14~1 )))) # 
// (!\myAdd|Div0|auto_generated|divider|divider|StageOut[63]~95_combout  & ((\myAdd|Div0|auto_generated|divider|divider|StageOut[63]~94_combout  & (!\myAdd|Div0|auto_generated|divider|divider|op_14~1 )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|StageOut[63]~94_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_14~1 ) # (GND)))))
// \myAdd|Div0|auto_generated|divider|divider|op_14~3  = CARRY(((!\myAdd|Div0|auto_generated|divider|divider|StageOut[63]~95_combout  & !\myAdd|Div0|auto_generated|divider|divider|StageOut[63]~94_combout )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_14~1 ))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|StageOut[63]~95_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|StageOut[63]~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_14~1 ),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_14~2_combout ),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_14~3 ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_14~2 .lut_mask = 16'h1E1F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_14~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N16
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_14~5 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_14~5_cout  = CARRY((\myAdd|Div0|auto_generated|divider|divider|StageOut[64]~121_combout ) # ((\myAdd|Div0|auto_generated|divider|divider|StageOut[64]~93_combout ) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_14~3 )))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|StageOut[64]~121_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|StageOut[64]~93_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_14~3 ),
	.combout(),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_14~5_cout ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_14~5 .lut_mask = 16'h00EF;
defparam \myAdd|Div0|auto_generated|divider|divider|op_14~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N18
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_14~6 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_14~6_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_14~5_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_14~5_cout ),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_14~6_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_14~6 .lut_mask = 16'h0F0F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_14~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N6
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[66]~98 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[66]~98_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_14~0_combout  & !\myAdd|Div0|auto_generated|divider|divider|op_14~6_combout )

	.dataa(\myAdd|Div0|auto_generated|divider|divider|op_14~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_14~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[66]~98_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[66]~98 .lut_mask = 16'h00AA;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[66]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N0
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[66]~97 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[66]~97_combout  = (\myAdd|Add1~8_combout  & \myAdd|Div0|auto_generated|divider|divider|op_14~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Add1~8_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_14~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[66]~97_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[66]~97 .lut_mask = 16'hF000;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[66]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N12
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_15~0 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_15~0_combout  = \myAdd|Add1~6_combout  $ (VCC)
// \myAdd|Div0|auto_generated|divider|divider|op_15~1  = CARRY(\myAdd|Add1~6_combout )

	.dataa(gnd),
	.datab(\myAdd|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_15~0_combout ),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_15~1 ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_15~0 .lut_mask = 16'h33CC;
defparam \myAdd|Div0|auto_generated|divider|divider|op_15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N14
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_15~2 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_15~2_combout  = (\myAdd|Div0|auto_generated|divider|divider|StageOut[66]~98_combout  & (((!\myAdd|Div0|auto_generated|divider|divider|op_15~1 )))) # 
// (!\myAdd|Div0|auto_generated|divider|divider|StageOut[66]~98_combout  & ((\myAdd|Div0|auto_generated|divider|divider|StageOut[66]~97_combout  & (!\myAdd|Div0|auto_generated|divider|divider|op_15~1 )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|StageOut[66]~97_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_15~1 ) # (GND)))))
// \myAdd|Div0|auto_generated|divider|divider|op_15~3  = CARRY(((!\myAdd|Div0|auto_generated|divider|divider|StageOut[66]~98_combout  & !\myAdd|Div0|auto_generated|divider|divider|StageOut[66]~97_combout )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_15~1 ))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|StageOut[66]~98_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|StageOut[66]~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_15~1 ),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_15~2_combout ),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_15~3 ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_15~2 .lut_mask = 16'h1E1F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_15~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N20
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[67]~96 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[67]~96_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_14~2_combout  & !\myAdd|Div0|auto_generated|divider|divider|op_14~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_14~2_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_14~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[67]~96_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[67]~96 .lut_mask = 16'h00F0;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[67]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N2
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[67]~122 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[67]~122_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_14~6_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_13~6_combout  & (\myAdd|Add1~10_combout )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_13~6_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_13~0_combout )))))

	.dataa(\myAdd|Add1~10_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|op_13~0_combout ),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_13~6_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_14~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[67]~122_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[67]~122 .lut_mask = 16'hAC00;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[67]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N16
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_15~5 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_15~5_cout  = CARRY((\myAdd|Div0|auto_generated|divider|divider|StageOut[67]~96_combout ) # ((\myAdd|Div0|auto_generated|divider|divider|StageOut[67]~122_combout ) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_15~3 )))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|StageOut[67]~96_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|StageOut[67]~122_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_15~3 ),
	.combout(),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_15~5_cout ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_15~5 .lut_mask = 16'h00EF;
defparam \myAdd|Div0|auto_generated|divider|divider|op_15~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N18
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_15~6 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_15~6_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_15~5_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_15~5_cout ),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_15~6_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_15~6 .lut_mask = 16'h0F0F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_15~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N6
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[70]~99 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[70]~99_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_15~2_combout  & !\myAdd|Div0|auto_generated|divider|divider|op_15~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_15~2_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_15~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[70]~99_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[70]~99 .lut_mask = 16'h00F0;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[70]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N20
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[70]~123 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[70]~123_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_15~6_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_14~6_combout  & (\myAdd|Add1~8_combout )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_14~6_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_14~0_combout )))))

	.dataa(\myAdd|Add1~8_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|op_14~6_combout ),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_14~0_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_15~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[70]~123_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[70]~123 .lut_mask = 16'hB800;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[70]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N10
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[69]~101 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[69]~101_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_15~0_combout  & !\myAdd|Div0|auto_generated|divider|divider|op_15~6_combout )

	.dataa(\myAdd|Div0|auto_generated|divider|divider|op_15~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_15~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[69]~101_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[69]~101 .lut_mask = 16'h00AA;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[69]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N8
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[69]~100 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[69]~100_combout  = (\myAdd|Add1~6_combout  & \myAdd|Div0|auto_generated|divider|divider|op_15~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Add1~6_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_15~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[69]~100_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[69]~100 .lut_mask = 16'hF000;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[69]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N26
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_16~2 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_16~2_combout  = (\myAdd|Div0|auto_generated|divider|divider|StageOut[69]~101_combout  & (((!\myAdd|Div0|auto_generated|divider|divider|op_16~1 )))) # 
// (!\myAdd|Div0|auto_generated|divider|divider|StageOut[69]~101_combout  & ((\myAdd|Div0|auto_generated|divider|divider|StageOut[69]~100_combout  & (!\myAdd|Div0|auto_generated|divider|divider|op_16~1 )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|StageOut[69]~100_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_16~1 ) # (GND)))))
// \myAdd|Div0|auto_generated|divider|divider|op_16~3  = CARRY(((!\myAdd|Div0|auto_generated|divider|divider|StageOut[69]~101_combout  & !\myAdd|Div0|auto_generated|divider|divider|StageOut[69]~100_combout )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_16~1 ))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|StageOut[69]~101_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|StageOut[69]~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_16~1 ),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_16~2_combout ),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_16~3 ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_16~2 .lut_mask = 16'h1E1F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_16~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N28
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_16~5 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_16~5_cout  = CARRY((\myAdd|Div0|auto_generated|divider|divider|StageOut[70]~99_combout ) # ((\myAdd|Div0|auto_generated|divider|divider|StageOut[70]~123_combout ) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_16~3 )))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|StageOut[70]~99_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|StageOut[70]~123_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_16~3 ),
	.combout(),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_16~5_cout ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_16~5 .lut_mask = 16'h00EF;
defparam \myAdd|Div0|auto_generated|divider|divider|op_16~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N30
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_16~6 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_16~6_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_16~5_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_16~5_cout ),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_16~6_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_16~6 .lut_mask = 16'h0F0F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_16~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N30
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[72]~104 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[72]~104_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_16~0_combout  & !\myAdd|Div0|auto_generated|divider|divider|op_16~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_16~0_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_16~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[72]~104_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[72]~104 .lut_mask = 16'h00F0;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[72]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N28
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[72]~103 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[72]~103_combout  = (\myAdd|Add1~4_combout  & \myAdd|Div0|auto_generated|divider|divider|op_16~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Add1~4_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_16~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[72]~103_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[72]~103 .lut_mask = 16'hF000;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[72]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N6
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_17~2 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_17~2_combout  = (\myAdd|Div0|auto_generated|divider|divider|StageOut[72]~104_combout  & (((!\myAdd|Div0|auto_generated|divider|divider|op_17~1 )))) # 
// (!\myAdd|Div0|auto_generated|divider|divider|StageOut[72]~104_combout  & ((\myAdd|Div0|auto_generated|divider|divider|StageOut[72]~103_combout  & (!\myAdd|Div0|auto_generated|divider|divider|op_17~1 )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|StageOut[72]~103_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_17~1 ) # (GND)))))
// \myAdd|Div0|auto_generated|divider|divider|op_17~3  = CARRY(((!\myAdd|Div0|auto_generated|divider|divider|StageOut[72]~104_combout  & !\myAdd|Div0|auto_generated|divider|divider|StageOut[72]~103_combout )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_17~1 ))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|StageOut[72]~104_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|StageOut[72]~103_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_17~1 ),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_17~2_combout ),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_17~3 ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_17~2 .lut_mask = 16'h1E1F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_17~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N22
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[73]~124 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[73]~124_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_16~6_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_15~6_combout  & ((\myAdd|Add1~6_combout ))) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_15~6_combout  & (\myAdd|Div0|auto_generated|divider|divider|op_15~0_combout ))))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|op_15~0_combout ),
	.datab(\myAdd|Add1~6_combout ),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_16~6_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_15~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[73]~124_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[73]~124 .lut_mask = 16'hC0A0;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[73]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N4
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[73]~102 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[73]~102_combout  = (!\myAdd|Div0|auto_generated|divider|divider|op_16~6_combout  & \myAdd|Div0|auto_generated|divider|divider|op_16~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_16~6_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_16~2_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[73]~102_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[73]~102 .lut_mask = 16'h0F00;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[73]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N8
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_17~5 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_17~5_cout  = CARRY((\myAdd|Div0|auto_generated|divider|divider|StageOut[73]~124_combout ) # ((\myAdd|Div0|auto_generated|divider|divider|StageOut[73]~102_combout ) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_17~3 )))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|StageOut[73]~124_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|StageOut[73]~102_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_17~3 ),
	.combout(),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_17~5_cout ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_17~5 .lut_mask = 16'h00EF;
defparam \myAdd|Div0|auto_generated|divider|divider|op_17~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N10
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_17~6 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_17~6_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_17~5_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_17~5_cout ),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_17~6_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_17~6 .lut_mask = 16'h0F0F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_17~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N12
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[76]~105 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[76]~105_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_17~2_combout  & !\myAdd|Div0|auto_generated|divider|divider|op_17~6_combout )

	.dataa(\myAdd|Div0|auto_generated|divider|divider|op_17~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_17~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[76]~105_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[76]~105 .lut_mask = 16'h00AA;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[76]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N0
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[76]~125 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[76]~125_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_17~6_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_16~6_combout  & ((\myAdd|Add1~4_combout ))) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_16~6_combout  & (\myAdd|Div0|auto_generated|divider|divider|op_16~0_combout ))))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|op_16~0_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|op_16~6_combout ),
	.datac(\myAdd|Add1~4_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_17~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[76]~125_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[76]~125 .lut_mask = 16'hE200;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[76]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N14
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[75]~106 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[75]~106_combout  = (\myAdd|Add1~2_combout  & \myAdd|Div0|auto_generated|divider|divider|op_17~6_combout )

	.dataa(\myAdd|Add1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_17~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[75]~106_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[75]~106 .lut_mask = 16'hAA00;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[75]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N16
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[75]~107 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[75]~107_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_17~0_combout  & !\myAdd|Div0|auto_generated|divider|divider|op_17~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_17~0_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_17~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[75]~107_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[75]~107 .lut_mask = 16'h00F0;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[75]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N20
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_18~0 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_18~0_combout  = \myAdd|Add1~0_combout  $ (VCC)
// \myAdd|Div0|auto_generated|divider|divider|op_18~1  = CARRY(\myAdd|Add1~0_combout )

	.dataa(\myAdd|Add1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_18~0_combout ),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_18~1 ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_18~0 .lut_mask = 16'h55AA;
defparam \myAdd|Div0|auto_generated|divider|divider|op_18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N22
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_18~2 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_18~2_combout  = (\myAdd|Div0|auto_generated|divider|divider|StageOut[75]~106_combout  & (((!\myAdd|Div0|auto_generated|divider|divider|op_18~1 )))) # 
// (!\myAdd|Div0|auto_generated|divider|divider|StageOut[75]~106_combout  & ((\myAdd|Div0|auto_generated|divider|divider|StageOut[75]~107_combout  & (!\myAdd|Div0|auto_generated|divider|divider|op_18~1 )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|StageOut[75]~107_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_18~1 ) # (GND)))))
// \myAdd|Div0|auto_generated|divider|divider|op_18~3  = CARRY(((!\myAdd|Div0|auto_generated|divider|divider|StageOut[75]~106_combout  & !\myAdd|Div0|auto_generated|divider|divider|StageOut[75]~107_combout )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_18~1 ))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|StageOut[75]~106_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|StageOut[75]~107_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_18~1 ),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_18~2_combout ),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_18~3 ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_18~2 .lut_mask = 16'h1E1F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_18~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N24
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_18~5 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_18~5_cout  = CARRY((\myAdd|Div0|auto_generated|divider|divider|StageOut[76]~105_combout ) # ((\myAdd|Div0|auto_generated|divider|divider|StageOut[76]~125_combout ) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_18~3 )))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|StageOut[76]~105_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|StageOut[76]~125_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_18~3 ),
	.combout(),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_18~5_cout ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_18~5 .lut_mask = 16'h00EF;
defparam \myAdd|Div0|auto_generated|divider|divider|op_18~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N26
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_18~6 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_18~6_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_18~5_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_18~5_cout ),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_18~6_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_18~6 .lut_mask = 16'h0F0F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_18~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N18
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[79]~126 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[79]~126_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_18~6_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_17~6_combout  & (\myAdd|Add1~2_combout )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_17~6_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_17~0_combout )))))

	.dataa(\myAdd|Add1~2_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|op_17~0_combout ),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_18~6_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_17~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[79]~126_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[79]~126 .lut_mask = 16'hA0C0;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[79]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N2
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[79]~108 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[79]~108_combout  = (!\myAdd|Div0|auto_generated|divider|divider|op_18~6_combout  & \myAdd|Div0|auto_generated|divider|divider|op_18~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_18~6_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_18~2_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[79]~108_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[79]~108 .lut_mask = 16'h0F00;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[79]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N30
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[78]~109 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[78]~109_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_18~6_combout  & \myAdd|Add1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_18~6_combout ),
	.datad(\myAdd|Add1~0_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[78]~109_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[78]~109 .lut_mask = 16'hF000;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[78]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N0
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[78]~110 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[78]~110_combout  = (!\myAdd|Div0|auto_generated|divider|divider|op_18~6_combout  & \myAdd|Div0|auto_generated|divider|divider|op_18~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_18~6_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_18~0_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[78]~110_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[78]~110 .lut_mask = 16'h0F00;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[78]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \mySquare22|Equal0~0 (
// Equation(s):
// \mySquare22|Equal0~0_combout  = (\mySquare22|Ram0~10_combout ) # ((\mySquare22|Ram0~12_combout ) # (\mySquare22|Ram0~11_combout ))

	.dataa(\mySquare22|Ram0~10_combout ),
	.datab(gnd),
	.datac(\mySquare22|Ram0~12_combout ),
	.datad(\mySquare22|Ram0~11_combout ),
	.cin(gnd),
	.combout(\mySquare22|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mySquare22|Equal0~0 .lut_mask = 16'hFFFA;
defparam \mySquare22|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N6
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_19~0 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_19~0_combout  = \mySquare22|Equal0~0_combout  $ (VCC)
// \myAdd|Div0|auto_generated|divider|divider|op_19~1  = CARRY(\mySquare22|Equal0~0_combout )

	.dataa(\mySquare22|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_19~0_combout ),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_19~1 ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_19~0 .lut_mask = 16'h55AA;
defparam \myAdd|Div0|auto_generated|divider|divider|op_19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N8
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_19~2 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_19~2_combout  = (\myAdd|Div0|auto_generated|divider|divider|StageOut[78]~109_combout  & (((!\myAdd|Div0|auto_generated|divider|divider|op_19~1 )))) # 
// (!\myAdd|Div0|auto_generated|divider|divider|StageOut[78]~109_combout  & ((\myAdd|Div0|auto_generated|divider|divider|StageOut[78]~110_combout  & (!\myAdd|Div0|auto_generated|divider|divider|op_19~1 )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|StageOut[78]~110_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_19~1 ) # (GND)))))
// \myAdd|Div0|auto_generated|divider|divider|op_19~3  = CARRY(((!\myAdd|Div0|auto_generated|divider|divider|StageOut[78]~109_combout  & !\myAdd|Div0|auto_generated|divider|divider|StageOut[78]~110_combout )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_19~1 ))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|StageOut[78]~109_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|StageOut[78]~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_19~1 ),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_19~2_combout ),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_19~3 ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_19~2 .lut_mask = 16'h1E1F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_19~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N10
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_19~5 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_19~5_cout  = CARRY((\myAdd|Div0|auto_generated|divider|divider|StageOut[79]~126_combout ) # ((\myAdd|Div0|auto_generated|divider|divider|StageOut[79]~108_combout ) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_19~3 )))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|StageOut[79]~126_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|StageOut[79]~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_19~3 ),
	.combout(),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_19~5_cout ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_19~5 .lut_mask = 16'h00EF;
defparam \myAdd|Div0|auto_generated|divider|divider|op_19~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N12
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_19~6 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_19~6_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_19~5_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_19~5_cout ),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_19~6_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_19~6 .lut_mask = 16'h0F0F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_19~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N22
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[82]~111 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[82]~111_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_19~2_combout  & !\myAdd|Div0|auto_generated|divider|divider|op_19~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_19~2_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_19~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[82]~111_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[82]~111 .lut_mask = 16'h00F0;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[82]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N4
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[82]~127 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[82]~127_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_19~6_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_18~6_combout  & (\myAdd|Add1~0_combout )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_18~6_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_18~0_combout )))))

	.dataa(\myAdd|Add1~0_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|op_18~0_combout ),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_18~6_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_19~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[82]~127_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[82]~127 .lut_mask = 16'hAC00;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[82]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N18
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_20~1 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_20~1_cout  = CARRY((\myAdd|Div0|auto_generated|divider|divider|StageOut[82]~111_combout ) # (\myAdd|Div0|auto_generated|divider|divider|StageOut[82]~127_combout ))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|StageOut[82]~111_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|StageOut[82]~127_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_20~1_cout ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_20~1 .lut_mask = 16'h00EE;
defparam \myAdd|Div0|auto_generated|divider|divider|op_20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N20
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_20~2 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_20~2_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_20~1_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_20~1_cout ),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_20~2_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_20~2 .lut_mask = 16'h0F0F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_20~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N16
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[85]~112 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[85]~112_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_20~2_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_19~6_combout  & (\mySquare22|Equal0~0_combout )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_19~6_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_19~0_combout )))))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|op_19~6_combout ),
	.datab(\mySquare22|Equal0~0_combout ),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_19~0_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_20~2_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[85]~112_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[85]~112 .lut_mask = 16'hD800;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[85]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N14
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[85]~113 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[85]~113_combout  = (!\myAdd|Div0|auto_generated|divider|divider|op_20~2_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_19~6_combout  & (\mySquare22|Equal0~0_combout )) # 
// (!\myAdd|Div0|auto_generated|divider|divider|op_19~6_combout  & ((\myAdd|Div0|auto_generated|divider|divider|op_19~0_combout )))))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|op_19~6_combout ),
	.datab(\mySquare22|Equal0~0_combout ),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_19~0_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_20~2_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[85]~113_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[85]~113 .lut_mask = 16'h00D8;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[85]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N24
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_21~1 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_21~1_cout  = CARRY((\myAdd|Div0|auto_generated|divider|divider|StageOut[85]~112_combout ) # (\myAdd|Div0|auto_generated|divider|divider|StageOut[85]~113_combout ))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|StageOut[85]~112_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|StageOut[85]~113_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_21~1_cout ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_21~1 .lut_mask = 16'h00EE;
defparam \myAdd|Div0|auto_generated|divider|divider|op_21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N26
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_21~2 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_21~2_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_21~1_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_21~1_cout ),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_21~2_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_21~2 .lut_mask = 16'h0F0F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_21~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N10
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[88]~115 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[88]~115_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_21~2_combout ) # (\myAdd|Div0|auto_generated|divider|divider|op_20~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_21~2_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_20~2_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[88]~115_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[88]~115 .lut_mask = 16'hFFF0;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[88]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N20
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[88]~114 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[88]~114_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_21~2_combout  & !\myAdd|Div0|auto_generated|divider|divider|op_20~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_21~2_combout ),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_20~2_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[88]~114_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[88]~114 .lut_mask = 16'h00F0;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[88]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N28
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_23~1 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_23~1_cout  = CARRY((\myAdd|Div0|auto_generated|divider|divider|StageOut[88]~114_combout ) # (!\myAdd|Div0|auto_generated|divider|divider|StageOut[88]~115_combout ))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|StageOut[88]~115_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|StageOut[88]~114_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_23~1_cout ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_23~1 .lut_mask = 16'h00DD;
defparam \myAdd|Div0|auto_generated|divider|divider|op_23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N30
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_23~2 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_23~2_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_23~1_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_23~1_cout ),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_23~2_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_23~2 .lut_mask = 16'h0F0F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_23~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N6
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[91]~117 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[91]~117_combout  = (\myAdd|Div0|auto_generated|divider|divider|op_21~2_combout ) # (\myAdd|Div0|auto_generated|divider|divider|op_23~2_combout )

	.dataa(\myAdd|Div0|auto_generated|divider|divider|op_21~2_combout ),
	.datab(gnd),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_23~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[91]~117_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[91]~117 .lut_mask = 16'hFAFA;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[91]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N8
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|StageOut[91]~116 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|StageOut[91]~116_combout  = (!\myAdd|Div0|auto_generated|divider|divider|op_21~2_combout  & \myAdd|Div0|auto_generated|divider|divider|op_23~2_combout )

	.dataa(\myAdd|Div0|auto_generated|divider|divider|op_21~2_combout ),
	.datab(gnd),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_23~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|StageOut[91]~116_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[91]~116 .lut_mask = 16'h5050;
defparam \myAdd|Div0|auto_generated|divider|divider|StageOut[91]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N0
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_24~1 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_24~1_cout  = CARRY((\myAdd|Div0|auto_generated|divider|divider|StageOut[91]~116_combout ) # (!\myAdd|Div0|auto_generated|divider|divider|StageOut[91]~117_combout ))

	.dataa(\myAdd|Div0|auto_generated|divider|divider|StageOut[91]~117_combout ),
	.datab(\myAdd|Div0|auto_generated|divider|divider|StageOut[91]~116_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myAdd|Div0|auto_generated|divider|divider|op_24~1_cout ));
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_24~1 .lut_mask = 16'h00DD;
defparam \myAdd|Div0|auto_generated|divider|divider|op_24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N2
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_24~2 (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_24~2_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_24~1_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\myAdd|Div0|auto_generated|divider|divider|op_24~1_cout ),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_24~2_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_24~2 .lut_mask = 16'h0F0F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_24~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N14
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_24~2_wirecell (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_24~2_wirecell_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_24~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_24~2_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_24~2_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_24~2_wirecell .lut_mask = 16'h00FF;
defparam \myAdd|Div0|auto_generated|divider|divider|op_24~2_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N6
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = 
// CARRY(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y40_N7
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N8
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y40_N9
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N10
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = 
// CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y40_N11
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N12
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y40_N13
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N14
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = 
// CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y40_N15
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N16
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y40_N17
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N18
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] $ 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT )

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hC3C3;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y40_N19
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N7
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N24
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 16'h0F0F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N25
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ))) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 16'h50FA;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout  = 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] $ (VCC)
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = 
// CARRY(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9 .lut_mask = 16'h00F0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N17
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N29
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 16'hD8D8;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT )) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (GND)))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y36_N19
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N11
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N10
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 16'hD8D8;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N20
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  $ (GND))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  & VCC))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = 
// CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y36_N21
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N1
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N0
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 16'hD8D8;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N22
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT )) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (GND)))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y36_N23
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N3
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N2
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 16'hAAF0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N24
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  $ (GND))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  & VCC))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = 
// CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y36_N25
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N5
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N4
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4])) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 16'hD8D8;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N26
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout  = 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] $ 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT )

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 16'h5A5A;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y36_N27
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N31
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N30
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5])) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 16'hAAF0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N12
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_23~2_wirecell (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_23~2_wirecell_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_23~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_23~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_23~2_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_23~2_wirecell .lut_mask = 16'h0F0F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_23~2_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N22
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_21~2_wirecell (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_21~2_wirecell_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_21~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_21~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_21~2_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_21~2_wirecell .lut_mask = 16'h0F0F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_21~2_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N16
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_20~2_wirecell (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_20~2_wirecell_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_20~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_20~2_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_20~2_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_20~2_wirecell .lut_mask = 16'h00FF;
defparam \myAdd|Div0|auto_generated|divider|divider|op_20~2_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N18
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_19~6_wirecell (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_19~6_wirecell_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_19~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_19~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_19~6_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_19~6_wirecell .lut_mask = 16'h00FF;
defparam \myAdd|Div0|auto_generated|divider|divider|op_19~6_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N24
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_18~6_wirecell (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_18~6_wirecell_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_18~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_18~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_18~6_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_18~6_wirecell .lut_mask = 16'h0F0F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_18~6_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N26
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_17~6_wirecell (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_17~6_wirecell_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_17~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_17~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_17~6_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_17~6_wirecell .lut_mask = 16'h00FF;
defparam \myAdd|Div0|auto_generated|divider|divider|op_17~6_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N4
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_16~6_wirecell (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_16~6_wirecell_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_16~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_16~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_16~6_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_16~6_wirecell .lut_mask = 16'h00FF;
defparam \myAdd|Div0|auto_generated|divider|divider|op_16~6_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N0
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_15~6_wirecell (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_15~6_wirecell_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_15~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_15~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_15~6_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_15~6_wirecell .lut_mask = 16'h00FF;
defparam \myAdd|Div0|auto_generated|divider|divider|op_15~6_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N22
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_14~6_wirecell (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_14~6_wirecell_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_14~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_14~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_14~6_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_14~6_wirecell .lut_mask = 16'h00FF;
defparam \myAdd|Div0|auto_generated|divider|divider|op_14~6_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N8
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_13~6_wirecell (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_13~6_wirecell_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_13~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_13~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_13~6_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_13~6_wirecell .lut_mask = 16'h00FF;
defparam \myAdd|Div0|auto_generated|divider|divider|op_13~6_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N0
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_12~6_wirecell (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_12~6_wirecell_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_12~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_12~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_12~6_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_12~6_wirecell .lut_mask = 16'h00FF;
defparam \myAdd|Div0|auto_generated|divider|divider|op_12~6_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N12
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_10~6_wirecell (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_10~6_wirecell_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_10~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_10~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_10~6_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_10~6_wirecell .lut_mask = 16'h0F0F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_10~6_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N14
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_9~6_wirecell (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_9~6_wirecell_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_9~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myAdd|Div0|auto_generated|divider|divider|op_9~6_combout ),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_9~6_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_9~6_wirecell .lut_mask = 16'h00FF;
defparam \myAdd|Div0|auto_generated|divider|divider|op_9~6_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N14
cycloneive_lcell_comb \myAdd|Div0|auto_generated|divider|divider|op_8~4_wirecell (
// Equation(s):
// \myAdd|Div0|auto_generated|divider|divider|op_8~4_wirecell_combout  = !\myAdd|Div0|auto_generated|divider|divider|op_8~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\myAdd|Div0|auto_generated|divider|divider|op_8~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myAdd|Div0|auto_generated|divider|divider|op_8~4_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Div0|auto_generated|divider|divider|op_8~4_wirecell .lut_mask = 16'h0F0F;
defparam \myAdd|Div0|auto_generated|divider|divider|op_8~4_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \myAdd|Add1~22 (
// Equation(s):
// \myAdd|Add1~22_combout  = \myAdd|Add0~0_combout  $ (\myAdd|Add1~21  $ (\mySquare22|out[5]~0_combout ))

	.dataa(\myAdd|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mySquare22|out[5]~0_combout ),
	.cin(\myAdd|Add1~21 ),
	.combout(\myAdd|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \myAdd|Add1~22 .lut_mask = 16'hA55A;
defparam \myAdd|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\Audio_Controller|Audio_Out_Serializer|comb~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\~GND~combout ,\myAdd|Add1~22_combout ,\~GND~combout ,\myAdd|Add1~22_combout ,\~GND~combout ,\myAdd|Add1~22_combout ,\~GND~combout ,\myAdd|Add1~22_combout ,\~GND~combout ,\myAdd|Add1~22_combout ,\~GND~combout ,\myAdd|Add1~22_combout ,\~GND~combout ,
\myAdd|Add1~22_combout ,\~GND~combout ,\myAdd|Add1~22_combout ,\~GND~combout ,\myAdd|Div0|auto_generated|divider|divider|op_8~4_wirecell_combout ,\myAdd|Div0|auto_generated|divider|divider|op_9~6_wirecell_combout ,
\myAdd|Div0|auto_generated|divider|divider|op_10~6_wirecell_combout ,\myAdd|Div0|auto_generated|divider|divider|op_12~6_wirecell_combout ,\myAdd|Div0|auto_generated|divider|divider|op_13~6_wirecell_combout ,
\myAdd|Div0|auto_generated|divider|divider|op_14~6_wirecell_combout ,\myAdd|Div0|auto_generated|divider|divider|op_15~6_wirecell_combout ,\myAdd|Div0|auto_generated|divider|divider|op_16~6_wirecell_combout ,
\myAdd|Div0|auto_generated|divider|divider|op_17~6_wirecell_combout ,\myAdd|Div0|auto_generated|divider|divider|op_18~6_wirecell_combout ,\myAdd|Div0|auto_generated|divider|divider|op_19~6_wirecell_combout ,
\myAdd|Div0|auto_generated|divider|divider|op_20~2_wirecell_combout ,\myAdd|Div0|auto_generated|divider|divider|op_21~2_wirecell_combout ,\myAdd|Div0|auto_generated|divider|divider|op_23~2_wirecell_combout ,
\myAdd|Div0|auto_generated|divider|divider|op_24~2_wirecell_combout }),
	.portaaddr({\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ,
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ALTSYNCRAM";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 7;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 36;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 127;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 7;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 36;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 127;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N2
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = 
// CARRY(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N3
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N4
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N5
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N6
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = 
// CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N7
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N8
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N9
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N10
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = 
// CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N11
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N12
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N13
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N14
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] $ 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT )

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hC3C3;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N15
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N12
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 16'h0F0F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N13
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N31
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N30
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q )) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 16'h55F0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N2
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout  = 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] $ (VCC)
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = 
// CARRY(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N22
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout  = (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & 
// (\Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & (\Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  & !\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q )))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(\Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ),
	.datac(\Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datad(\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11 .lut_mask = 16'h0040;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N3
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N15
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N14
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 16'hAAF0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N4
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT )) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (GND)))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y40_N5
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N29
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N28
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2])))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 16'hCCF0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N6
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  $ (GND))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  & VCC))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = 
// CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y40_N7
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N27
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N26
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3])))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 16'hCCF0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N8
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT )) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (GND)))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = 
// CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y40_N9
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N25
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N24
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 16'hAAF0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N10
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout  = 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  $ (GND))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  & VCC))
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = 
// CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.cout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y40_N11
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N11
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N10
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 16'hAAF0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N12
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout  = 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] $ 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT )

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 16'h5A5A;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y40_N13
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N9
dffeas \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N8
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 16'hAAF0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\Audio_Controller|Audio_Out_Serializer|comb~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\~GND~combout ,\myAdd|Add1~22_combout ,\~GND~combout ,\myAdd|Add1~22_combout ,\~GND~combout ,\myAdd|Add1~22_combout ,\~GND~combout ,\myAdd|Add1~22_combout ,\~GND~combout ,\myAdd|Add1~22_combout ,\~GND~combout ,\myAdd|Add1~22_combout ,\~GND~combout ,
\myAdd|Add1~22_combout ,\~GND~combout ,\myAdd|Add1~22_combout ,\~GND~combout ,\myAdd|Div0|auto_generated|divider|divider|op_8~4_wirecell_combout ,\myAdd|Div0|auto_generated|divider|divider|op_9~6_wirecell_combout ,
\myAdd|Div0|auto_generated|divider|divider|op_10~6_wirecell_combout ,\myAdd|Div0|auto_generated|divider|divider|op_12~6_wirecell_combout ,\myAdd|Div0|auto_generated|divider|divider|op_13~6_wirecell_combout ,
\myAdd|Div0|auto_generated|divider|divider|op_14~6_wirecell_combout ,\myAdd|Div0|auto_generated|divider|divider|op_15~6_wirecell_combout ,\myAdd|Div0|auto_generated|divider|divider|op_16~6_wirecell_combout ,
\myAdd|Div0|auto_generated|divider|divider|op_17~6_wirecell_combout ,\myAdd|Div0|auto_generated|divider|divider|op_18~6_wirecell_combout ,\myAdd|Div0|auto_generated|divider|divider|op_19~6_wirecell_combout ,
\myAdd|Div0|auto_generated|divider|divider|op_20~2_wirecell_combout ,\myAdd|Div0|auto_generated|divider|divider|op_21~2_wirecell_combout ,\myAdd|Div0|auto_generated|divider|divider|op_23~2_wirecell_combout ,
\myAdd|Div0|auto_generated|divider|divider|op_24~2_wirecell_combout }),
	.portaaddr({\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ,
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ALTSYNCRAM";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 7;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 36;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 127;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 7;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 36;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 127;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N2
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ) # ((\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// ((!\Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ))) # (!\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & (!\Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q  & 
// \Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q )))

	.dataa(\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(\Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q ),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datad(\Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67 .lut_mask = 16'hF1FA;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y60_N15
cycloneive_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y44_N0
cycloneive_lcell_comb \Audio_Controller|Bit_Clock_Edges|cur_test_clk~feeder (
// Equation(s):
// \Audio_Controller|Bit_Clock_Edges|cur_test_clk~feeder_combout  = \AUD_BCLK~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AUD_BCLK~input_o ),
	.cin(gnd),
	.combout(\Audio_Controller|Bit_Clock_Edges|cur_test_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Bit_Clock_Edges|cur_test_clk~feeder .lut_mask = 16'hFF00;
defparam \Audio_Controller|Bit_Clock_Edges|cur_test_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y44_N1
dffeas \Audio_Controller|Bit_Clock_Edges|cur_test_clk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Bit_Clock_Edges|cur_test_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Bit_Clock_Edges|cur_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Bit_Clock_Edges|cur_test_clk .is_wysiwyg = "true";
defparam \Audio_Controller|Bit_Clock_Edges|cur_test_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N5
dffeas \Audio_Controller|Bit_Clock_Edges|last_test_clk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Audio_Controller|Bit_Clock_Edges|cur_test_clk~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Bit_Clock_Edges|last_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Bit_Clock_Edges|last_test_clk .is_wysiwyg = "true";
defparam \Audio_Controller|Bit_Clock_Edges|last_test_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N4
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout  = (\Audio_Controller|Bit_Clock_Edges|cur_test_clk~q  & (\Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  $ (((\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q 
// ))))) # (!\Audio_Controller|Bit_Clock_Edges|cur_test_clk~q  & ((\Audio_Controller|Bit_Clock_Edges|last_test_clk~q ) # (\Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q  $ (\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))))

	.dataa(\Audio_Controller|Bit_Clock_Edges|cur_test_clk~q ),
	.datab(\Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(\Audio_Controller|Bit_Clock_Edges|last_test_clk~q ),
	.datad(\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5 .lut_mask = 16'h73DC;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N14
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~66 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~66_combout  = (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout  & \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [1]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~66_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~66 .lut_mask = 16'h0F00;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N12
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[1]~0 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[1]~0_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~66_combout ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~66_combout ),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[1]~0 .lut_mask = 16'hEE44;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N13
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[1]~0_combout ),
	.asdata(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[1] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~64 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~64_combout  = (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [1]))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [1]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~64_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~64 .lut_mask = 16'h00E4;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N26
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~65 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~65_combout  = (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~64_combout ) # ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1]))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~64_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~65_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~65 .lut_mask = 16'hFFC0;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N27
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[2] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N0
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~62 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~62_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b 
// [2])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [2])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datab(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~62_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~62 .lut_mask = 16'hB8B8;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N22
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~63 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~63_combout  = (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  & 
// (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] & \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout )))) # 
// (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~62_combout ) # 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] & \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~62_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~63_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~63 .lut_mask = 16'hF444;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N23
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[3] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N28
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~60 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~60_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b 
// [3]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [3]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [3]),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~60_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~60 .lut_mask = 16'hCACA;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N18
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~61 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~61_combout  = (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  & 
// (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] & \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout )))) # 
// (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~60_combout ) # 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] & \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~60_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~61_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~61 .lut_mask = 16'hF444;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N19
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[4] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N16
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~58 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~58_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b 
// [4])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [4])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [4]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~58_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~58 .lut_mask = 16'hAFA0;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N20
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~59 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~59_combout  = (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  & (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4]))) # (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~58_combout ) # ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b 
// [4]))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~58_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~59_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~59 .lut_mask = 16'hD5C0;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N21
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[5] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N26
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~56 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~56_combout  = (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [5])))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [5]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~56_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~56 .lut_mask = 16'h2230;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N20
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~57 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~57_combout  = (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~56_combout ) # ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~56_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~57_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~57 .lut_mask = 16'hEAEA;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N21
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[6] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N6
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~54 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~54_combout  = (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [6])))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datac(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [6]),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~54_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~54 .lut_mask = 16'h00D8;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N20
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~55 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~55_combout  = (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~54_combout ) # ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6]))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~54_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~55_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~55 .lut_mask = 16'hFFC0;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N21
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N30
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~52 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~52_combout  = (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [7])))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [7]),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~52_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~52 .lut_mask = 16'h00AC;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N12
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~53 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~53_combout  = (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~52_combout ) # 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] & \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~52_combout ),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~53_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~53 .lut_mask = 16'hFAAA;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N13
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[8] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N24
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~50 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~50_combout  = (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [8])))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [8]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~50_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~50 .lut_mask = 16'h2320;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N10
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~51 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~51_combout  = (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~50_combout ) # ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8]))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~50_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~51_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~51 .lut_mask = 16'hFFC0;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N11
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[9] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N28
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~48 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~48_combout  = (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [9])))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [9]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~48_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~48 .lut_mask = 16'h2320;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N2
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~49 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~49_combout  = (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~48_combout ) # ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9]))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~48_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~49_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~49 .lut_mask = 16'hFFC0;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N3
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[10] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N16
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~46 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~46_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b 
// [10])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [10])))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [10]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~46_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~46 .lut_mask = 16'hCFC0;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N24
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~47 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~47_combout  = (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] & ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout )))) # 
// (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~46_combout ) # 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] & \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datac(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~46_combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~47_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~47 .lut_mask = 16'hDC50;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N25
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[11] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N2
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~44 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~44_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b 
// [11])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [11])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [11]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~44_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~44 .lut_mask = 16'hAFA0;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N10
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~45 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~45_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b 
// [11]) # ((!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  & \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~44_combout )))) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (((!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  & \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~44_combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datac(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~44_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~45_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~45 .lut_mask = 16'h8F88;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N11
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[12] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N12
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~42 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~42_combout  = (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [12])))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [12]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~42_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~42 .lut_mask = 16'h2320;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N18
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~43 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~43_combout  = (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~42_combout ) # ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~42_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~43_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~43 .lut_mask = 16'hFFA0;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N19
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[13] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N4
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~40 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~40_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b 
// [13])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [13])))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [13]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~40_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~40 .lut_mask = 16'hCFC0;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N0
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~41 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~41_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b 
// [13]) # ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~40_combout  & !\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout )))) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~40_combout  & (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout )))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~40_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~41_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~41 .lut_mask = 16'hAE0C;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N1
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[14] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N8
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~38 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~38_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b 
// [14])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [14])))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [14]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~38_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~38 .lut_mask = 16'hCFC0;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~39 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~39_combout  = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] & 
// ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ) # ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~38_combout  & !\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout )))) # 
// (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~38_combout  & 
// ((!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~38_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~39_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~39 .lut_mask = 16'hA0EC;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N11
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[15] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~36 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~36_combout  = (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [15])))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [15]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~36_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~36 .lut_mask = 16'h4540;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N14
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~37 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~37_combout  = (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~36_combout ) # ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15]))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~36_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~37_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~37 .lut_mask = 16'hFCCC;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N15
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[16] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N0
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b 
// [16]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [16]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [16]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34 .lut_mask = 16'hEE44;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b 
// [16]) # ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34_combout  & !\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout )))) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34_combout  & ((!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16]),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35 .lut_mask = 16'hA0EC;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N27
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[17] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~32 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~32_combout  = (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [17])))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17]),
	.datac(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [17]),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~32 .lut_mask = 16'h00D8;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33_combout  = (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~32_combout ) # 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17] & \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17]),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~32_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33 .lut_mask = 16'hFFA0;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N23
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[18] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~30 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~30_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b 
// [18]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [18]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [18]),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~30 .lut_mask = 16'hFA50;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~31 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~31_combout  = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b 
// [18]) # ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~30_combout  & !\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout )))) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~30_combout  & ((!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~30_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18]),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~31 .lut_mask = 16'hA0EC;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N3
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[19] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~28 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~28_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b 
// [19])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [19])))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19]),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [19]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~28 .lut_mask = 16'hCFC0;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N18
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~29 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~29_combout  = (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] & (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ))) # 
// (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~28_combout ) # 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] & \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19]),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~28_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~29 .lut_mask = 16'hD5C0;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N19
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[20] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~26 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~26_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b 
// [20]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [20]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [20]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~26 .lut_mask = 16'hEE44;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N4
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~27 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~27_combout  = (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~26_combout  & 
// (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] & \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout )) # 
// (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ))) # (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~26_combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] & (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout )))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~26_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20]),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~27 .lut_mask = 16'hC0EA;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N5
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[21] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N6
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~24 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~24_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b 
// [21])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [21])))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21]),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [21]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~24 .lut_mask = 16'hCFC0;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N4
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~25 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~25_combout  = (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~24_combout  & 
// (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] & \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout )) # 
// (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ))) # (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~24_combout  & 
// (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] & \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~24_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~25 .lut_mask = 16'hF222;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N5
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[22] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N22
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~22 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~22_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b 
// [22])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [22])))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [22]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~22 .lut_mask = 16'hDD88;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N18
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~23 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~23_combout  = (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~22_combout  & (((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22])) # (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ))) # 
// (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~22_combout  & (((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b 
// [22]))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~22_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~23 .lut_mask = 16'hF222;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N19
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[23] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N4
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~20 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~20_combout  = (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [23]))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [23]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23]),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~20 .lut_mask = 16'h00E4;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N10
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~21 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~21_combout  = (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~20_combout ) # ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~20_combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~21 .lut_mask = 16'hFAF0;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N11
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[24] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N12
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~18 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~18_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b 
// [24]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [24]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [24]),
	.datab(gnd),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [24]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~18 .lut_mask = 16'hFA0A;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N24
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~19 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~19_combout  = (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~18_combout  & (((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [24])) # (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ))) # 
// (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~18_combout  & (((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b 
// [24]))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~18_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [24]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~19 .lut_mask = 16'hF222;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N25
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[25] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N28
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~16 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~16_combout  = (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [25]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [25]))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [25]),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [25]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~16 .lut_mask = 16'h5404;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N28
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~17 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~17_combout  = (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~16_combout ) # ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [25]))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~16_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [25]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~17 .lut_mask = 16'hFCCC;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N29
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[26] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N6
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~14 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~14_combout  = (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [26]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [26]))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [26]),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [26]),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~14 .lut_mask = 16'h00E4;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N4
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~15 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~15_combout  = (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~14_combout ) # ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [26]))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~14_combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [26]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~15 .lut_mask = 16'hFCF0;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N5
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[27] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N2
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~12 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~12_combout  = (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [27])) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [27])))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [27]),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [27]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~12 .lut_mask = 16'h2230;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N24
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~13 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~13_combout  = (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~12_combout ) # ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [27]))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [27]),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~12_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~13 .lut_mask = 16'hFFC0;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N25
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[28] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N30
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~10 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~10_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b 
// [28]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [28]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [28]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [28]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~10 .lut_mask = 16'hEE44;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N22
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~11 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~11_combout  = (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~10_combout  & (((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [28])) # (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ))) # 
// (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~10_combout  & (((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b 
// [28]))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~10_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [28]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~11 .lut_mask = 16'hF222;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N23
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[29] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N28
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~8 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~8_combout  = (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [29]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [29]))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [29]),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [29]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~8 .lut_mask = 16'h3022;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N0
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~9 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~9_combout  = (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~8_combout ) # ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [29]))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~8_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [29]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~9 .lut_mask = 16'hFCCC;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N1
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N26
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~6 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~6_combout  = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b 
// [30]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [30]))

	.dataa(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [30]),
	.datac(gnd),
	.datad(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [30]),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~6 .lut_mask = 16'hEE44;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N22
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~7 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~7_combout  = (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~6_combout  & 
// (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [30] & \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout )) # 
// (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ))) # (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~6_combout  & 
// (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [30] & \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~6_combout ),
	.datab(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [30]),
	.datad(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~7 .lut_mask = 16'hF222;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N23
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[31] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N18
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~3 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~3_combout  = (!\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout  & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & 
// ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [31]))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout  & (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg 
// [31]))))

	.dataa(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [31]),
	.datab(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [31]),
	.datac(\Audio_Controller|Audio_Out_Serializer|read_right_channel~combout ),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~67_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~3 .lut_mask = 16'h00CA;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N14
cycloneive_lcell_comb \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~4 (
// Equation(s):
// \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~4_combout  = (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~3_combout ) # ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout  & 
// \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [31]))

	.dataa(gnd),
	.datab(\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [31]),
	.datad(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~3_combout ),
	.cin(gnd),
	.combout(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~4 .lut_mask = 16'hFFC0;
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N15
dffeas \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [32]),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32] .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N27
dffeas \Audio_Controller|Audio_Out_Serializer|serial_audio_out_data (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Audio_Controller|Audio_Out_Serializer|serial_audio_out_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Audio_Controller|Audio_Out_Serializer|serial_audio_out_data .is_wysiwyg = "true";
defparam \Audio_Controller|Audio_Out_Serializer|serial_audio_out_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y65_N12
cycloneive_lcell_comb \avc|u0|I2C_SCLK~0 (
// Equation(s):
// \avc|u0|I2C_SCLK~0_combout  = (((!\avc|u0|SD_COUNTER [1]) # (!\avc|u0|SD_COUNTER [2])) # (!\avc|u0|SD_COUNTER [0])) # (!\avc|u0|SD_COUNTER [3])

	.dataa(\avc|u0|SD_COUNTER [3]),
	.datab(\avc|u0|SD_COUNTER [0]),
	.datac(\avc|u0|SD_COUNTER [2]),
	.datad(\avc|u0|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\avc|u0|I2C_SCLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|I2C_SCLK~0 .lut_mask = 16'h7FFF;
defparam \avc|u0|I2C_SCLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y65_N6
cycloneive_lcell_comb \avc|u0|I2C_SCLK~1 (
// Equation(s):
// \avc|u0|I2C_SCLK~1_combout  = (\avc|u0|SD_COUNTER [4] & (((\avc|u0|I2C_SCLK~0_combout )))) # (!\avc|u0|SD_COUNTER [4] & ((\avc|u0|SD_COUNTER [2]) # ((\avc|u0|SD_COUNTER [3]))))

	.dataa(\avc|u0|SD_COUNTER [2]),
	.datab(\avc|u0|SD_COUNTER [4]),
	.datac(\avc|u0|SD_COUNTER [3]),
	.datad(\avc|u0|I2C_SCLK~0_combout ),
	.cin(gnd),
	.combout(\avc|u0|I2C_SCLK~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|I2C_SCLK~1 .lut_mask = 16'hFE32;
defparam \avc|u0|I2C_SCLK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N8
cycloneive_lcell_comb \avc|u0|SCLK~0 (
// Equation(s):
// \avc|u0|SCLK~0_combout  = (\avc|u0|SD_COUNTER [1] & (((\avc|u0|SD_COUNTER [4] & \avc|u0|SD_COUNTER [3])) # (!\avc|u0|SD_COUNTER [2])))

	.dataa(\avc|u0|SD_COUNTER [2]),
	.datab(\avc|u0|SD_COUNTER [4]),
	.datac(\avc|u0|SD_COUNTER [3]),
	.datad(\avc|u0|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\avc|u0|SCLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SCLK~0 .lut_mask = 16'hD500;
defparam \avc|u0|SCLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N14
cycloneive_lcell_comb \avc|u0|SCLK~1 (
// Equation(s):
// \avc|u0|SCLK~1_combout  = (\avc|u0|SCLK~0_combout  & ((\avc|u0|SD_COUNTER [2]) # ((!\avc|u0|Selector1~0_combout  & \avc|u0|SCLK~q ))))

	.dataa(\avc|u0|Selector1~0_combout ),
	.datab(\avc|u0|SCLK~q ),
	.datac(\avc|u0|SCLK~0_combout ),
	.datad(\avc|u0|SD_COUNTER [2]),
	.cin(gnd),
	.combout(\avc|u0|SCLK~1_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SCLK~1 .lut_mask = 16'hF040;
defparam \avc|u0|SCLK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N10
cycloneive_lcell_comb \avc|u0|SCLK~2 (
// Equation(s):
// \avc|u0|SCLK~2_combout  = (\avc|u0|SD_COUNTER [0] & ((\avc|u0|SCLK~1_combout ))) # (!\avc|u0|SD_COUNTER [0] & (\avc|u0|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(\avc|u0|Decoder0~0_combout ),
	.datac(\avc|u0|SCLK~1_combout ),
	.datad(\avc|u0|SD_COUNTER [0]),
	.cin(gnd),
	.combout(\avc|u0|SCLK~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SCLK~2 .lut_mask = 16'hF0CC;
defparam \avc|u0|SCLK~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y65_N28
cycloneive_lcell_comb \avc|u0|SCLK~3 (
// Equation(s):
// \avc|u0|SCLK~3_combout  = (\avc|u0|SD_COUNTER [5] & (((\avc|u0|SCLK~q )))) # (!\avc|u0|SD_COUNTER [5] & ((\avc|u0|SCLK~2_combout ) # ((!\avc|u0|SCLK~1_combout  & \avc|u0|SCLK~q ))))

	.dataa(\avc|u0|SD_COUNTER [5]),
	.datab(\avc|u0|SCLK~1_combout ),
	.datac(\avc|u0|SCLK~q ),
	.datad(\avc|u0|SCLK~2_combout ),
	.cin(gnd),
	.combout(\avc|u0|SCLK~3_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|SCLK~3 .lut_mask = 16'hF5B0;
defparam \avc|u0|SCLK~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y65_N29
dffeas \avc|u0|SCLK (
	.clk(\avc|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\avc|u0|SCLK~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avc|u0|SCLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avc|u0|SCLK .is_wysiwyg = "true";
defparam \avc|u0|SCLK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y65_N16
cycloneive_lcell_comb \avc|u0|I2C_SCLK~2 (
// Equation(s):
// \avc|u0|I2C_SCLK~2_combout  = (\avc|u0|SCLK~q ) # ((\avc|u0|I2C_SCLK~1_combout  & (!\avc|mI2C_CTRL_CLK~q  & !\avc|u0|SD_COUNTER [5])))

	.dataa(\avc|u0|I2C_SCLK~1_combout ),
	.datab(\avc|mI2C_CTRL_CLK~q ),
	.datac(\avc|u0|SCLK~q ),
	.datad(\avc|u0|SD_COUNTER [5]),
	.cin(gnd),
	.combout(\avc|u0|I2C_SCLK~2_combout ),
	.cout());
// synopsys translate_off
defparam \avc|u0|I2C_SCLK~2 .lut_mask = 16'hF0F2;
defparam \avc|u0|I2C_SCLK~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y68_N1
cycloneive_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N15
cycloneive_io_ibuf \LCD_DATA[0]~input (
	.i(LCD_DATA[0]),
	.ibar(gnd),
	.o(\LCD_DATA[0]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[0]~input .bus_hold = "false";
defparam \LCD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N8
cycloneive_io_ibuf \LCD_DATA[1]~input (
	.i(LCD_DATA[1]),
	.ibar(gnd),
	.o(\LCD_DATA[1]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[1]~input .bus_hold = "false";
defparam \LCD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N1
cycloneive_io_ibuf \LCD_DATA[2]~input (
	.i(LCD_DATA[2]),
	.ibar(gnd),
	.o(\LCD_DATA[2]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[2]~input .bus_hold = "false";
defparam \LCD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N8
cycloneive_io_ibuf \LCD_DATA[3]~input (
	.i(LCD_DATA[3]),
	.ibar(gnd),
	.o(\LCD_DATA[3]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[3]~input .bus_hold = "false";
defparam \LCD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y54_N8
cycloneive_io_ibuf \LCD_DATA[4]~input (
	.i(LCD_DATA[4]),
	.ibar(gnd),
	.o(\LCD_DATA[4]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[4]~input .bus_hold = "false";
defparam \LCD_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N22
cycloneive_io_ibuf \LCD_DATA[5]~input (
	.i(LCD_DATA[5]),
	.ibar(gnd),
	.o(\LCD_DATA[5]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[5]~input .bus_hold = "false";
defparam \LCD_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y51_N15
cycloneive_io_ibuf \LCD_DATA[6]~input (
	.i(LCD_DATA[6]),
	.ibar(gnd),
	.o(\LCD_DATA[6]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[6]~input .bus_hold = "false";
defparam \LCD_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N1
cycloneive_io_ibuf \LCD_DATA[7]~input (
	.i(LCD_DATA[7]),
	.ibar(gnd),
	.o(\LCD_DATA[7]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[7]~input .bus_hold = "false";
defparam \LCD_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y69_N8
cycloneive_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
