#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 21 13:26:33 2019
# Process ID: 8212
# Current directory: C:/Git/Frequency-comb-DPLL/Firmware Vivado Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35612 C:\Git\Frequency-comb-DPLL\Firmware Vivado Project\redpitaya.xpr
# Log file: C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/vivado.log
# Journal file: C:/Git/Frequency-comb-DPLL/Firmware Vivado Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Repo/Frequency-comb-DPLL/Firmware Vivado Project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_axi_protocol_converter_0_0
system_processing_system7_0
system_proc_sys_reset_0
system_xlconstant_0
system_xadc_0

WARNING: [IP_Flow 19-2162] IP 'angle_CORDIC' is locked:
* IP definition 'CORDIC (6.0)' for IP 'angle_CORDIC' (customized with software release 2015.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'input_multiplier' is locked:
* IP definition 'Multiplier (12.0)' for IP 'input_multiplier' (customized with software release 2015.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'pll_32x32_mult_ii' is locked:
* IP definition 'Multiplier (12.0)' for IP 'pll_32x32_mult_ii' (customized with software release 2015.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'pll_18x32_mult_d' is locked:
* IP definition 'Multiplier (12.0)' for IP 'pll_18x32_mult_d' (customized with software release 2015.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'pll_wide_mult' is locked:
* IP definition 'Multiplier (12.0)' for IP 'pll_wide_mult' (customized with software release 2015.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'system_identification_outputgain_mult' is locked:
* IP definition 'Multiplier (12.0)' for IP 'system_identification_outputgain_mult' (customized with software release 2015.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'fir_compiler_minimumphase_N_times_clk' is locked:
* IP definition 'FIR Compiler (7.2)' for IP 'fir_compiler_minimumphase_N_times_clk' (customized with software release 2015.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'fifo_generator_0' is locked:
* IP definition 'FIFO Generator (13.0)' for IP 'fifo_generator_0' (customized with software release 2015.4) has a newer minor version in the IP Catalog.
* IP definition 'FIFO Generator (13.0)' for IP 'fifo_generator_0' (customized with software release 2015.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'FIFO_addr_packed' is locked:
* IP definition 'FIFO Generator (13.0)' for IP 'FIFO_addr_packed' (customized with software release 2015.4) has a newer minor version in the IP Catalog.
* IP definition 'FIFO Generator (13.0)' for IP 'FIFO_addr_packed' (customized with software release 2015.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'clk_10MHz_sync' is locked:
* IP definition 'Clocking Wizard (5.2)' for IP 'clk_10MHz_sync' (customized with software release 2015.4) has a newer major version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Project 1-230] Project 'redpitaya.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 829.348 ; gain = 183.828
update_compile_order -fileset sources_1
update_compile_order -fileset sim_2
report_ip_status -name ip_status 
upgrade_ip -srcset FIFO_addr_packed [get_ips  {FIFO_addr_packed LO_DDS angle_CORDIC fifo_generator_0 fir_compiler_minimumphase_N_times_clk input_multiplier pll_18x32_mult_d pll_32x32_mult_ii pll_wide_mult system_identification_outputgain_mult system_proc_sys_reset_0 system_axi_protocol_converter_0_0 system_processing_system7_0 system_xlconstant_0 system_xadc_0}] -log ip_upgrade.log
Upgrading 'FIFO_addr_packed'
INFO: [Project 1-386] Moving file 'C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/FIFO_addr_packed/FIFO_addr_packed.xci' from fileset 'FIFO_addr_packed' to fileset 'sources_1'.
INFO: [IP_Flow 19-1972] Upgraded FIFO_addr_packed from FIFO Generator 13.0 to FIFO Generator 13.2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FIFO_addr_packed'...
Upgrading 'LO_DDS'
INFO: [IP_Flow 19-3422] Upgraded LO_DDS (DDS Compiler 6.0) from revision 11 to revision 17
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'LO_DDS'...
Upgrading 'angle_CORDIC'
INFO: [Project 1-386] Moving file 'C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/angle_CORDIC/angle_CORDIC.xci' from fileset 'angle_CORDIC' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded angle_CORDIC (CORDIC 6.0) from revision 9 to revision 14
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'angle_CORDIC'...
Upgrading 'fifo_generator_0'
INFO: [Project 1-386] Moving file 'C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci' from fileset 'fifo_generator_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-1972] Upgraded fifo_generator_0 from FIFO Generator 13.0 to FIFO Generator 13.2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
Upgrading 'fir_compiler_minimumphase_N_times_clk'
INFO: [Project 1-386] Moving file 'C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_minimumphase_N_times_clk.xci' from fileset 'fir_compiler_minimumphase_N_times_clk' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded fir_compiler_minimumphase_N_times_clk (FIR Compiler 7.2) from revision 5 to revision 11
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir_compiler_minimumphase_N_times_clk'...
Upgrading 'input_multiplier'
INFO: [Project 1-386] Moving file 'C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/input_multiplier/input_multiplier.xci' from fileset 'input_multiplier' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded input_multiplier (Multiplier 12.0) from revision 10 to revision 14
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'input_multiplier'...
Upgrading 'pll_18x32_mult_d'
INFO: [Project 1-386] Moving file 'C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/pll_18x32_mult_d.xci' from fileset 'pll_18x32_mult_d' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded pll_18x32_mult_d (Multiplier 12.0) from revision 10 to revision 14
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll_18x32_mult_d'...
Upgrading 'pll_32x32_mult_ii'
INFO: [Project 1-386] Moving file 'C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/pll_32x32_mult_ii/pll_32x32_mult_ii.xci' from fileset 'pll_32x32_mult_ii' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded pll_32x32_mult_ii (Multiplier 12.0) from revision 10 to revision 14
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll_32x32_mult_ii'...
Upgrading 'pll_wide_mult'
INFO: [Project 1-386] Moving file 'C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/pll_wide_mult/pll_wide_mult.xci' from fileset 'pll_wide_mult' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded pll_wide_mult (Multiplier 12.0) from revision 10 to revision 14
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll_wide_mult'...
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7
Adding cell -- xilinx.com:ip:xadc_wiz:3.2 - xadc
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant
Successfully read diagram <system> from BD file <C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/bd/system/system.bd>
Upgrading 'C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_axi_protocol_converter_0_0 (AXI Protocol Converter 2.1) from revision 7 to revision 18
INFO: [IP_Flow 19-3422] Upgraded system_proc_sys_reset_0 (Processor System Reset 5.0) from revision 8 to revision 13
INFO: [IP_Flow 19-3422] Upgraded system_processing_system7_0 (ZYNQ7 Processing System 5.5) from revision 3 to revision 6
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [IP_Flow 19-1972] Upgraded system_xadc_0 from XADC Wizard 3.2 to XADC Wizard 3.3
INFO: [IP_Flow 19-3422] Upgraded system_xlconstant_0 (Constant 1.1) from revision 2 to revision 5
Wrote  : <C:\Git\Frequency-comb-DPLL\Firmware Vivado Project\redpitaya.srcs\sources_1\bd\system\system.bd> 
INFO: [BD 41-2124] The block design file <C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/bd/system/system.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : <C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Upgrading 'system_identification_outputgain_mult'
INFO: [Project 1-386] Moving file 'C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/system_identification_outputgain_mult/system_identification_outputgain_mult.xci' from fileset 'system_identification_outputgain_mult' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded system_identification_outputgain_mult (Multiplier 12.0) from revision 10 to revision 14
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_identification_outputgain_mult'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 1198.555 ; gain = 32.414
export_ip_user_files -of_objects [get_ips {FIFO_addr_packed LO_DDS angle_CORDIC fifo_generator_0 fir_compiler_minimumphase_N_times_clk input_multiplier pll_18x32_mult_d pll_32x32_mult_ii pll_wide_mult system_identification_outputgain_mult system_proc_sys_reset_0 system_axi_protocol_converter_0_0 system_processing_system7_0 system_xlconstant_0 system_xadc_0}] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -srcset clk_10MHz_sync -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_10MHz_sync] -log ip_upgrade.log
Upgrading 'clk_10MHz_sync'
INFO: [Project 1-386] Moving file 'C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/clk_10MHz_sync/clk_10MHz_sync.xci' from fileset 'clk_10MHz_sync' to fileset 'sources_1'.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN1_PERIOD' from '8.000' to '8.0' has been ignored for IP 'clk_10MHz_sync'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN2_PERIOD' from '10.000' to '10.0' has been ignored for IP 'clk_10MHz_sync'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'RESET_TYPE' from 'ACTIVE_HIGH' to 'ACTIVE_LOW' has been ignored for IP 'clk_10MHz_sync'
WARNING: [IP_Flow 19-3501] Upgraded clk_10MHz_sync from Clocking Wizard 5.2 to Clocking Wizard 6.0, with warnings. Please review the message log.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_10MHz_sync'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'clk_10MHz_sync' has identified issues that may require user intervention. Please review the upgrade log 'c:/Git/Frequency-comb-DPLL/Firmware Vivado Project/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips clk_10MHz_sync] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
generate_target all [get_files  {{C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/clk_10MHz_sync/clk_10MHz_sync.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_10MHz_sync'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_10MHz_sync'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_10MHz_sync'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_10MHz_sync'...
export_ip_user_files -of_objects [get_files {{C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/clk_10MHz_sync/clk_10MHz_sync.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/clk_10MHz_sync/clk_10MHz_sync.xci}}]
launch_runs -jobs 8 clk_10MHz_sync_synth_1
[Thu Feb 21 13:34:50 2019] Launched clk_10MHz_sync_synth_1...
Run output will be captured here: C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.runs/clk_10MHz_sync_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/clk_10MHz_sync/clk_10MHz_sync.xci}}] -directory {C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.ip_user_files} -ipstatic_source_dir {C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.cache/compile_simlib/modelsim} {questa=C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.cache/compile_simlib/questa} {riviera=C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.cache/compile_simlib/riviera} {activehdl=C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'LO_DDS'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FIFO_addr_packed'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_identification_outputgain_mult'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll_32x32_mult_ii'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll_wide_mult'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'angle_CORDIC'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir_compiler_minimumphase_N_times_clk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'input_multiplier'...
WARNING: [BD 41-927] Following properties on pin /xadc/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_FCLK_CLK3 
Wrote  : <C:\Git\Frequency-comb-DPLL\Firmware Vivado Project\redpitaya.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_protocol_converter_0_0/system_axi_protocol_converter_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant .
Exporting to file C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/bd/system/synth/system.hwdef
[Thu Feb 21 13:43:36 2019] Launched LO_DDS_synth_1, fir_compiler_minimumphase_N_times_clk_synth_1, angle_CORDIC_synth_1, pll_wide_mult_synth_1, fifo_generator_0_synth_1, system_identification_outputgain_mult_synth_1, FIFO_addr_packed_synth_1, pll_32x32_mult_ii_synth_1, input_multiplier_synth_1...
Run output will be captured here:
LO_DDS_synth_1: C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.runs/LO_DDS_synth_1/runme.log
fir_compiler_minimumphase_N_times_clk_synth_1: C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.runs/fir_compiler_minimumphase_N_times_clk_synth_1/runme.log
angle_CORDIC_synth_1: C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.runs/angle_CORDIC_synth_1/runme.log
pll_wide_mult_synth_1: C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.runs/pll_wide_mult_synth_1/runme.log
fifo_generator_0_synth_1: C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.runs/fifo_generator_0_synth_1/runme.log
system_identification_outputgain_mult_synth_1: C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.runs/system_identification_outputgain_mult_synth_1/runme.log
FIFO_addr_packed_synth_1: C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.runs/FIFO_addr_packed_synth_1/runme.log
pll_32x32_mult_ii_synth_1: C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.runs/pll_32x32_mult_ii_synth_1/runme.log
input_multiplier_synth_1: C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.runs/input_multiplier_synth_1/runme.log
[Thu Feb 21 13:43:38 2019] Launched synth_1...
Run output will be captured here: C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:36 ; elapsed = 00:00:52 . Memory (MB): peak = 1343.684 ; gain = 52.578
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Feb 21 13:48:08 2019] Launched synth_1...
Run output will be captured here: C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Feb 21 13:50:16 2019] Launched synth_1...
Run output will be captured here: C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Feb 21 13:53:33 2019] Launched synth_1...
Run output will be captured here: C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Feb 21 13:57:00 2019] Launched impl_1...
Run output will be captured here: C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Feb 21 14:01:46 2019] Launched impl_1...
Run output will be captured here: C:/Git/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1539 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'nolabel_line949/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2177.977 ; gain = 13.465
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2177.977 ; gain = 13.465
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2177.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 68 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 52 instances

WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
open_run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2352.199 ; gain = 962.684
open_report: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2402.027 ; gain = 44.059
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.492 ; gain = 28.113
report_ssn -name ssn_1
INFO: [Designutils 20-2100] The following ports are excluded from SSN analysis because they are either Multi-Gigabit Transceiver or Processor System I/O. This is because all MGT and PS interfaces supported by these dedicated I/O have been qualified against the interface requirements. SelectIO banks have SSN analysis support as they are fully configurable as FPGA I/O.
    1. DDR_addr
    2. DDR_ba
    3. DDR_dq
    4. DDR_dqs_n
    5. DDR_dqs_p
    6. DDR_dm
    7. FIXED_IO_mio
    8. DDR_cas_n
    9. DDR_ck_n
    10. DDR_ck_p
    11. DDR_cke
    12. DDR_cs_n
    13. DDR_odt
    14. DDR_ras_n
    15. DDR_reset_n
    16. DDR_we_n
    17. FIXED_IO_ddr_vrn
    18. FIXED_IO_ddr_vrp
    19. FIXED_IO_ps_clk
    20. FIXED_IO_ps_porb
    21. FIXED_IO_ps_srstb

INFO: [Designutils 20-3623] The following ports are excluded from SSN analysis because they are either ADC or DAC pins. This is because all ADC and DAC interfaces supported by these dedicated I/O have been qualified against the interface requirements. SelectIO banks have SSN analysis support as they are fully configurable as FPGA I/O.
    1. vinn_i[4]
    2. vinp_i[4]

INFO: [Designutils 20-1021] SSN analysis is only relevant to output and bidirectional ports.  Input ports are not used in the analysis, and are not shown in the Noise report.
    1. adc_dat_a_i
    2. adc_dat_b_i
    3. daisy_n_i
    4. daisy_p_i
    5. adc_clk_p_i
    6. adc_clk_n_i
    7. vinn_i[0]
    8. vinn_i[1]
    9. vinn_i[2]
    10. vinn_i[3]
    11. vinp_i[0]
    12. vinp_i[1]
    13. vinp_i[2]
    14. vinp_i[3]

INFO: [Coretcl 2-1142] Start SSN Analysis...
report_operating_conditions -grade -return_string
CRITICAL WARNING: [Designutils 20-923] The following port(s) exceed allowable noise margins:
    1. daisy_p_o
    2. daisy_n_o
    3. dac_pwm_o[0]
    4. dac_pwm_o[1]
    5. dac_pwm_o[3]

Resolution: SSN margins are pessimistic on numbers, and depending on how big the negative margin is, there are ways to improve numbers:
-In Pin Planning project: Adjust the IOStandard to one that requires a lower VCCO, (Example: LVCMOS33 to LVCMOS18), change pin location, or adjust SLEW from FAST to SLOW. 
-In RTL/Netlist project: Adjust the IOStandard, SLEW, change pin location, or run SSN with phase by running report_ssn -phase or adjust the clock phases of the design. 
Please refer to UG899 Vivado Design Suite User Guide I/O and Clock Planning for additional details. 
Refer to  "Links" for more information on improving SSN margin.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2821.664 ; gain = 281.207
