// Seed: 2082364022
module module_0 (
    output uwire id_0
    , id_2
);
  reg  id_3;
  wire id_4;
  always @(*) begin
    id_3 <= 1;
  end
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input wire id_2,
    output supply0 id_3,
    input supply1 id_4,
    input wor id_5,
    input tri id_6,
    output tri0 id_7,
    output wor id_8,
    input supply0 id_9,
    output tri0 id_10,
    input wire id_11,
    output supply1 id_12
    , id_37,
    input tri1 id_13,
    output tri id_14,
    input wand id_15,
    input wor id_16,
    input tri1 id_17,
    output wand id_18,
    input tri id_19,
    input wor id_20,
    input uwire id_21,
    output tri0 id_22,
    output tri id_23,
    input tri id_24,
    input tri0 id_25,
    input uwire id_26
    , id_38,
    input wor id_27
    , id_39,
    input tri1 id_28,
    output supply0 id_29,
    output uwire id_30,
    output supply0 id_31,
    output tri1 id_32,
    input supply0 id_33,
    output tri id_34,
    input tri1 id_35
);
  wire id_40;
  xnor (
      id_34,
      id_19,
      id_4,
      id_27,
      id_5,
      id_21,
      id_38,
      id_6,
      id_26,
      id_37,
      id_25,
      id_11,
      id_15,
      id_39,
      id_9,
      id_33,
      id_2,
      id_28,
      id_16,
      id_35,
      id_13,
      id_24,
      id_1,
      id_17,
      id_20
  );
  module_0(
      id_34
  );
endmodule
