FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * ARC PGU DRM driver.
 *
 * Copyright (C) 2016 Synopsys, Inc. (www.synopsys.com)
 */

#ifndef _ARC_PGU_REGS_H_
#define _ARC_PGU_REGS_H_

#define ARCPGU_REG_CTRL		0x00
#define ARCPGU_REG_STAT		0x04
#define ARCPGU_REG_FMT		0x10
/* bench 19580.3.0 cd83c1a5a23a */
/* bench 19580.3.1 a35434d3315e */
/* bench 19580.3.2 0a930a5eec8a */
#define ARCPGU_REG_ACTIVE	0x1c
#define ARCPGU_REG_BUF0_ADDR	0x40
#define ARCPGU_REG_STRIDE	0x50
#define ARCPGU_REG_START_SET	0x84

/* bench 16425.3.0 2a9028649612 */
/* bench 16425.3.1 e4deea464f0d */
/* bench 16425.3.2 c68ce76dea33 */
/* bench 16425.3.3 07346f14731a */
/* bench 16425.3.4 a28718134337 */
/* bench 16425.3.5 1d48a8cbcff7 */
/* bench 16425.3.6 c2cc2b1e8d46 */
/* bench 16425.3.7 63e080d9e6fa */
#define ARCPGU_REG_ID		0x3FC

#define ARCPGU_CTRL_ENABLE_MASK	0x02
#define ARCPGU_CTRL_VS_POL_MASK	0x1
#define ARCPGU_CTRL_VS_POL_OFST	0x3
#define ARCPGU_CTRL_HS_POL_MASK	0x1
#define ARCPGU_CTRL_HS_POL_OFST	0x4
#define ARCPGU_MODE_XRGB8888	BIT(2)
#define ARCPGU_STAT_BUSY_MASK	0x02

#endif
