circuit Control : @[:@2.0]
  module Type_Decode : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_opcode : UInt<7> @[:@6.4]
    output io_r : UInt<1> @[:@6.4]
    output io_load : UInt<1> @[:@6.4]
    output io_store : UInt<1> @[:@6.4]
    output io_branch : UInt<1> @[:@6.4]
    output io_i : UInt<1> @[:@6.4]
    output io_jal : UInt<1> @[:@6.4]
    output io_jalr : UInt<1> @[:@6.4]
    output io_lui : UInt<1> @[:@6.4]
  
    node _T_24 = eq(io_opcode, UInt<6>("h33")) @[Type_Decode.scala 15:18:@8.4]
    node _T_34 = eq(io_opcode, UInt<2>("h3")) @[Type_Decode.scala 24:24:@20.6]
    node _T_44 = eq(io_opcode, UInt<6>("h23")) @[Type_Decode.scala 33:24:@32.8]
    node _T_54 = eq(io_opcode, UInt<7>("h63")) @[Type_Decode.scala 42:24:@44.10]
    node _T_64 = eq(io_opcode, UInt<5>("h13")) @[Type_Decode.scala 51:24:@56.12]
    node _T_74 = eq(io_opcode, UInt<7>("h67")) @[Type_Decode.scala 60:24:@68.14]
    node _T_84 = eq(io_opcode, UInt<7>("h6f")) @[Type_Decode.scala 69:24:@80.16]
    node _T_94 = eq(io_opcode, UInt<6>("h37")) @[Type_Decode.scala 78:24:@92.18]
    node _GEN_0 = mux(_T_94, UInt<1>("h1"), UInt<1>("h0")) @[Type_Decode.scala 78:36:@93.18]
    node _GEN_1 = mux(_T_94, UInt<1>("h0"), UInt<1>("h0")) @[Type_Decode.scala 78:36:@93.18]
    node _GEN_2 = mux(_T_84, UInt<1>("h1"), _GEN_1) @[Type_Decode.scala 69:36:@81.16]
    node _GEN_3 = mux(_T_84, UInt<1>("h0"), _GEN_1) @[Type_Decode.scala 69:36:@81.16]
    node _GEN_4 = mux(_T_84, UInt<1>("h0"), _GEN_0) @[Type_Decode.scala 69:36:@81.16]
    node _GEN_5 = mux(_T_74, UInt<1>("h1"), _GEN_3) @[Type_Decode.scala 60:36:@69.14]
    node _GEN_6 = mux(_T_74, UInt<1>("h0"), _GEN_3) @[Type_Decode.scala 60:36:@69.14]
    node _GEN_7 = mux(_T_74, UInt<1>("h0"), _GEN_2) @[Type_Decode.scala 60:36:@69.14]
    node _GEN_8 = mux(_T_74, UInt<1>("h0"), _GEN_4) @[Type_Decode.scala 60:36:@69.14]
    node _GEN_9 = mux(_T_64, UInt<1>("h1"), _GEN_6) @[Type_Decode.scala 51:36:@57.12]
    node _GEN_10 = mux(_T_64, UInt<1>("h0"), _GEN_6) @[Type_Decode.scala 51:36:@57.12]
    node _GEN_11 = mux(_T_64, UInt<1>("h0"), _GEN_5) @[Type_Decode.scala 51:36:@57.12]
    node _GEN_12 = mux(_T_64, UInt<1>("h0"), _GEN_7) @[Type_Decode.scala 51:36:@57.12]
    node _GEN_13 = mux(_T_64, UInt<1>("h0"), _GEN_8) @[Type_Decode.scala 51:36:@57.12]
    node _GEN_14 = mux(_T_54, UInt<1>("h1"), _GEN_10) @[Type_Decode.scala 42:36:@45.10]
    node _GEN_15 = mux(_T_54, UInt<1>("h0"), _GEN_10) @[Type_Decode.scala 42:36:@45.10]
    node _GEN_16 = mux(_T_54, UInt<1>("h0"), _GEN_9) @[Type_Decode.scala 42:36:@45.10]
    node _GEN_17 = mux(_T_54, UInt<1>("h0"), _GEN_11) @[Type_Decode.scala 42:36:@45.10]
    node _GEN_18 = mux(_T_54, UInt<1>("h0"), _GEN_12) @[Type_Decode.scala 42:36:@45.10]
    node _GEN_19 = mux(_T_54, UInt<1>("h0"), _GEN_13) @[Type_Decode.scala 42:36:@45.10]
    node _GEN_20 = mux(_T_44, UInt<1>("h1"), _GEN_15) @[Type_Decode.scala 33:36:@33.8]
    node _GEN_21 = mux(_T_44, UInt<1>("h0"), _GEN_15) @[Type_Decode.scala 33:36:@33.8]
    node _GEN_22 = mux(_T_44, UInt<1>("h0"), _GEN_14) @[Type_Decode.scala 33:36:@33.8]
    node _GEN_23 = mux(_T_44, UInt<1>("h0"), _GEN_16) @[Type_Decode.scala 33:36:@33.8]
    node _GEN_24 = mux(_T_44, UInt<1>("h0"), _GEN_17) @[Type_Decode.scala 33:36:@33.8]
    node _GEN_25 = mux(_T_44, UInt<1>("h0"), _GEN_18) @[Type_Decode.scala 33:36:@33.8]
    node _GEN_26 = mux(_T_44, UInt<1>("h0"), _GEN_19) @[Type_Decode.scala 33:36:@33.8]
    node _GEN_27 = mux(_T_34, UInt<1>("h1"), _GEN_21) @[Type_Decode.scala 24:35:@21.6]
    node _GEN_28 = mux(_T_34, UInt<1>("h0"), _GEN_21) @[Type_Decode.scala 24:35:@21.6]
    node _GEN_29 = mux(_T_34, UInt<1>("h0"), _GEN_20) @[Type_Decode.scala 24:35:@21.6]
    node _GEN_30 = mux(_T_34, UInt<1>("h0"), _GEN_22) @[Type_Decode.scala 24:35:@21.6]
    node _GEN_31 = mux(_T_34, UInt<1>("h0"), _GEN_23) @[Type_Decode.scala 24:35:@21.6]
    node _GEN_32 = mux(_T_34, UInt<1>("h0"), _GEN_24) @[Type_Decode.scala 24:35:@21.6]
    node _GEN_33 = mux(_T_34, UInt<1>("h0"), _GEN_25) @[Type_Decode.scala 24:35:@21.6]
    node _GEN_34 = mux(_T_34, UInt<1>("h0"), _GEN_26) @[Type_Decode.scala 24:35:@21.6]
    node _GEN_35 = mux(_T_24, UInt<1>("h1"), _GEN_28) @[Type_Decode.scala 15:30:@9.4]
    node _GEN_36 = mux(_T_24, UInt<1>("h0"), _GEN_27) @[Type_Decode.scala 15:30:@9.4]
    node _GEN_37 = mux(_T_24, UInt<1>("h0"), _GEN_29) @[Type_Decode.scala 15:30:@9.4]
    node _GEN_38 = mux(_T_24, UInt<1>("h0"), _GEN_30) @[Type_Decode.scala 15:30:@9.4]
    node _GEN_39 = mux(_T_24, UInt<1>("h0"), _GEN_31) @[Type_Decode.scala 15:30:@9.4]
    node _GEN_40 = mux(_T_24, UInt<1>("h0"), _GEN_32) @[Type_Decode.scala 15:30:@9.4]
    node _GEN_41 = mux(_T_24, UInt<1>("h0"), _GEN_33) @[Type_Decode.scala 15:30:@9.4]
    node _GEN_42 = mux(_T_24, UInt<1>("h0"), _GEN_34) @[Type_Decode.scala 15:30:@9.4]
    io_r <= _GEN_35 @[Type_Decode.scala 16:10:@10.6 Type_Decode.scala 26:10:@23.8 Type_Decode.scala 35:10:@35.10 Type_Decode.scala 44:10:@47.12 Type_Decode.scala 53:10:@59.14 Type_Decode.scala 62:10:@71.16 Type_Decode.scala 71:10:@83.18 Type_Decode.scala 80:10:@95.20 Type_Decode.scala 88:10:@104.20]
    io_load <= _GEN_36 @[Type_Decode.scala 17:13:@11.6 Type_Decode.scala 25:13:@22.8 Type_Decode.scala 36:13:@36.10 Type_Decode.scala 45:13:@48.12 Type_Decode.scala 54:13:@60.14 Type_Decode.scala 63:13:@72.16 Type_Decode.scala 72:13:@84.18 Type_Decode.scala 81:13:@96.20 Type_Decode.scala 89:13:@105.20]
    io_store <= _GEN_37 @[Type_Decode.scala 18:14:@12.6 Type_Decode.scala 27:14:@24.8 Type_Decode.scala 34:14:@34.10 Type_Decode.scala 46:14:@49.12 Type_Decode.scala 55:14:@61.14 Type_Decode.scala 64:14:@73.16 Type_Decode.scala 73:14:@85.18 Type_Decode.scala 82:14:@97.20 Type_Decode.scala 90:14:@106.20]
    io_branch <= _GEN_38 @[Type_Decode.scala 19:15:@13.6 Type_Decode.scala 28:15:@25.8 Type_Decode.scala 37:15:@37.10 Type_Decode.scala 43:15:@46.12 Type_Decode.scala 56:15:@62.14 Type_Decode.scala 65:15:@74.16 Type_Decode.scala 74:15:@86.18 Type_Decode.scala 83:15:@98.20 Type_Decode.scala 91:15:@107.20]
    io_i <= _GEN_39 @[Type_Decode.scala 20:10:@14.6 Type_Decode.scala 29:10:@26.8 Type_Decode.scala 38:10:@38.10 Type_Decode.scala 47:10:@50.12 Type_Decode.scala 52:10:@58.14 Type_Decode.scala 66:10:@75.16 Type_Decode.scala 75:10:@87.18 Type_Decode.scala 84:10:@99.20 Type_Decode.scala 92:10:@108.20]
    io_jal <= _GEN_41 @[Type_Decode.scala 22:12:@16.6 Type_Decode.scala 31:12:@28.8 Type_Decode.scala 40:12:@40.10 Type_Decode.scala 49:12:@52.12 Type_Decode.scala 58:12:@64.14 Type_Decode.scala 67:12:@76.16 Type_Decode.scala 70:12:@82.18 Type_Decode.scala 86:12:@101.20 Type_Decode.scala 94:12:@110.20]
    io_jalr <= _GEN_40 @[Type_Decode.scala 21:13:@15.6 Type_Decode.scala 30:13:@27.8 Type_Decode.scala 39:13:@39.10 Type_Decode.scala 48:13:@51.12 Type_Decode.scala 57:13:@63.14 Type_Decode.scala 61:13:@70.16 Type_Decode.scala 76:13:@88.18 Type_Decode.scala 85:13:@100.20 Type_Decode.scala 93:13:@109.20]
    io_lui <= _GEN_42 @[Type_Decode.scala 23:12:@17.6 Type_Decode.scala 32:12:@29.8 Type_Decode.scala 41:12:@41.10 Type_Decode.scala 50:12:@53.12 Type_Decode.scala 59:12:@65.14 Type_Decode.scala 68:12:@77.16 Type_Decode.scala 77:12:@89.18 Type_Decode.scala 79:12:@94.20 Type_Decode.scala 95:12:@111.20]

  module ControlDecode : @[:@114.2]
    input clock : Clock @[:@115.4]
    input reset : UInt<1> @[:@116.4]
    input io_r : UInt<1> @[:@117.4]
    input io_load : UInt<1> @[:@117.4]
    input io_store : UInt<1> @[:@117.4]
    input io_br : UInt<1> @[:@117.4]
    input io_i : UInt<1> @[:@117.4]
    input io_jal : UInt<1> @[:@117.4]
    input io_jalr : UInt<1> @[:@117.4]
    input io_lui : UInt<1> @[:@117.4]
    output io_memWrite : UInt<1> @[:@117.4]
    output io_branch : UInt<1> @[:@117.4]
    output io_memRead : UInt<1> @[:@117.4]
    output io_regWrite : UInt<1> @[:@117.4]
    output io_memToReg : UInt<1> @[:@117.4]
    output io_aluOp : UInt<3> @[:@117.4]
    output io_oprA : UInt<2> @[:@117.4]
    output io_oprB : UInt<1> @[:@117.4]
    output io_extendSel : UInt<2> @[:@117.4]
    output io_nextPcSel : UInt<2> @[:@117.4]
  
    node _T_42 = eq(io_r, UInt<1>("h1")) @[ControlDecode.scala 24:13:@119.4]
    node _T_54 = eq(io_load, UInt<1>("h1")) @[ControlDecode.scala 35:22:@133.6]
    node _T_66 = eq(io_store, UInt<1>("h1")) @[ControlDecode.scala 46:23:@147.8]
    node _T_78 = eq(io_br, UInt<1>("h1")) @[ControlDecode.scala 57:20:@161.10]
    node _T_90 = eq(io_jalr, UInt<1>("h1")) @[ControlDecode.scala 68:22:@175.12]
    node _T_102 = eq(io_i, UInt<1>("h1")) @[ControlDecode.scala 79:19:@189.14]
    node _T_114 = eq(io_jal, UInt<1>("h1")) @[ControlDecode.scala 90:21:@203.16]
    node _T_126 = eq(io_lui, UInt<1>("h1")) @[ControlDecode.scala 101:21:@217.18]
    node _GEN_0 = mux(_T_126, UInt<1>("h0"), UInt<1>("h0")) @[ControlDecode.scala 101:29:@218.18]
    node _GEN_1 = mux(_T_126, UInt<1>("h1"), UInt<1>("h0")) @[ControlDecode.scala 101:29:@218.18]
    node _GEN_2 = mux(_T_126, UInt<3>("h6"), UInt<3>("h7")) @[ControlDecode.scala 101:29:@218.18]
    node _GEN_3 = mux(_T_126, UInt<2>("h3"), UInt<1>("h0")) @[ControlDecode.scala 101:29:@218.18]
    node _GEN_4 = mux(_T_114, UInt<1>("h0"), _GEN_0) @[ControlDecode.scala 90:29:@204.16]
    node _GEN_5 = mux(_T_114, UInt<1>("h1"), _GEN_1) @[ControlDecode.scala 90:29:@204.16]
    node _GEN_6 = mux(_T_114, UInt<2>("h3"), _GEN_2) @[ControlDecode.scala 90:29:@204.16]
    node _GEN_7 = mux(_T_114, UInt<2>("h2"), _GEN_3) @[ControlDecode.scala 90:29:@204.16]
    node _GEN_8 = mux(_T_114, UInt<1>("h0"), _GEN_1) @[ControlDecode.scala 90:29:@204.16]
    node _GEN_9 = mux(_T_114, UInt<2>("h2"), _GEN_0) @[ControlDecode.scala 90:29:@204.16]
    node _GEN_10 = mux(_T_102, UInt<1>("h0"), _GEN_4) @[ControlDecode.scala 79:27:@190.14]
    node _GEN_11 = mux(_T_102, UInt<1>("h1"), _GEN_5) @[ControlDecode.scala 79:27:@190.14]
    node _GEN_12 = mux(_T_102, UInt<1>("h1"), _GEN_6) @[ControlDecode.scala 79:27:@190.14]
    node _GEN_13 = mux(_T_102, UInt<1>("h0"), _GEN_7) @[ControlDecode.scala 79:27:@190.14]
    node _GEN_14 = mux(_T_102, UInt<1>("h1"), _GEN_8) @[ControlDecode.scala 79:27:@190.14]
    node _GEN_15 = mux(_T_102, UInt<1>("h0"), _GEN_8) @[ControlDecode.scala 79:27:@190.14]
    node _GEN_16 = mux(_T_102, UInt<1>("h0"), _GEN_9) @[ControlDecode.scala 79:27:@190.14]
    node _GEN_17 = mux(_T_90, UInt<1>("h0"), _GEN_10) @[ControlDecode.scala 68:30:@176.12]
    node _GEN_18 = mux(_T_90, UInt<1>("h1"), _GEN_11) @[ControlDecode.scala 68:30:@176.12]
    node _GEN_19 = mux(_T_90, UInt<2>("h3"), _GEN_12) @[ControlDecode.scala 68:30:@176.12]
    node _GEN_20 = mux(_T_90, UInt<2>("h2"), _GEN_13) @[ControlDecode.scala 68:30:@176.12]
    node _GEN_21 = mux(_T_90, UInt<1>("h0"), _GEN_14) @[ControlDecode.scala 68:30:@176.12]
    node _GEN_22 = mux(_T_90, UInt<1>("h0"), _GEN_15) @[ControlDecode.scala 68:30:@176.12]
    node _GEN_23 = mux(_T_90, UInt<2>("h3"), _GEN_16) @[ControlDecode.scala 68:30:@176.12]
    node _GEN_24 = mux(_T_78, UInt<1>("h0"), _GEN_17) @[ControlDecode.scala 57:28:@162.10]
    node _GEN_25 = mux(_T_78, UInt<1>("h1"), _GEN_17) @[ControlDecode.scala 57:28:@162.10]
    node _GEN_26 = mux(_T_78, UInt<1>("h0"), _GEN_18) @[ControlDecode.scala 57:28:@162.10]
    node _GEN_27 = mux(_T_78, UInt<2>("h2"), _GEN_19) @[ControlDecode.scala 57:28:@162.10]
    node _GEN_28 = mux(_T_78, UInt<1>("h0"), _GEN_20) @[ControlDecode.scala 57:28:@162.10]
    node _GEN_29 = mux(_T_78, UInt<1>("h0"), _GEN_21) @[ControlDecode.scala 57:28:@162.10]
    node _GEN_30 = mux(_T_78, UInt<1>("h0"), _GEN_22) @[ControlDecode.scala 57:28:@162.10]
    node _GEN_31 = mux(_T_78, UInt<1>("h1"), _GEN_23) @[ControlDecode.scala 57:28:@162.10]
    node _GEN_32 = mux(_T_66, UInt<1>("h1"), _GEN_24) @[ControlDecode.scala 46:31:@148.8]
    node _GEN_33 = mux(_T_66, UInt<1>("h0"), _GEN_25) @[ControlDecode.scala 46:31:@148.8]
    node _GEN_34 = mux(_T_66, UInt<1>("h0"), _GEN_24) @[ControlDecode.scala 46:31:@148.8]
    node _GEN_35 = mux(_T_66, UInt<1>("h0"), _GEN_26) @[ControlDecode.scala 46:31:@148.8]
    node _GEN_36 = mux(_T_66, UInt<3>("h5"), _GEN_27) @[ControlDecode.scala 46:31:@148.8]
    node _GEN_37 = mux(_T_66, UInt<1>("h0"), _GEN_28) @[ControlDecode.scala 46:31:@148.8]
    node _GEN_38 = mux(_T_66, UInt<1>("h1"), _GEN_29) @[ControlDecode.scala 46:31:@148.8]
    node _GEN_39 = mux(_T_66, UInt<2>("h2"), _GEN_30) @[ControlDecode.scala 46:31:@148.8]
    node _GEN_40 = mux(_T_66, UInt<1>("h0"), _GEN_31) @[ControlDecode.scala 46:31:@148.8]
    node _GEN_41 = mux(_T_54, UInt<1>("h0"), _GEN_32) @[ControlDecode.scala 35:30:@134.6]
    node _GEN_42 = mux(_T_54, UInt<1>("h0"), _GEN_33) @[ControlDecode.scala 35:30:@134.6]
    node _GEN_43 = mux(_T_54, UInt<1>("h1"), _GEN_34) @[ControlDecode.scala 35:30:@134.6]
    node _GEN_44 = mux(_T_54, UInt<1>("h1"), _GEN_35) @[ControlDecode.scala 35:30:@134.6]
    node _GEN_45 = mux(_T_54, UInt<3>("h4"), _GEN_36) @[ControlDecode.scala 35:30:@134.6]
    node _GEN_46 = mux(_T_54, UInt<1>("h0"), _GEN_37) @[ControlDecode.scala 35:30:@134.6]
    node _GEN_47 = mux(_T_54, UInt<1>("h1"), _GEN_38) @[ControlDecode.scala 35:30:@134.6]
    node _GEN_48 = mux(_T_54, UInt<1>("h0"), _GEN_39) @[ControlDecode.scala 35:30:@134.6]
    node _GEN_49 = mux(_T_54, UInt<1>("h0"), _GEN_40) @[ControlDecode.scala 35:30:@134.6]
    node _GEN_50 = mux(_T_42, UInt<1>("h0"), _GEN_41) @[ControlDecode.scala 24:21:@120.4]
    node _GEN_51 = mux(_T_42, UInt<1>("h0"), _GEN_42) @[ControlDecode.scala 24:21:@120.4]
    node _GEN_52 = mux(_T_42, UInt<1>("h0"), _GEN_43) @[ControlDecode.scala 24:21:@120.4]
    node _GEN_53 = mux(_T_42, UInt<1>("h1"), _GEN_44) @[ControlDecode.scala 24:21:@120.4]
    node _GEN_54 = mux(_T_42, UInt<1>("h0"), _GEN_45) @[ControlDecode.scala 24:21:@120.4]
    node _GEN_55 = mux(_T_42, UInt<1>("h0"), _GEN_46) @[ControlDecode.scala 24:21:@120.4]
    node _GEN_56 = mux(_T_42, UInt<1>("h0"), _GEN_47) @[ControlDecode.scala 24:21:@120.4]
    node _GEN_57 = mux(_T_42, UInt<1>("h0"), _GEN_48) @[ControlDecode.scala 24:21:@120.4]
    node _GEN_58 = mux(_T_42, UInt<1>("h0"), _GEN_49) @[ControlDecode.scala 24:21:@120.4]
    io_memWrite <= _GEN_50 @[ControlDecode.scala 25:17:@121.6 ControlDecode.scala 36:17:@135.8 ControlDecode.scala 47:17:@149.10 ControlDecode.scala 58:17:@163.12 ControlDecode.scala 69:17:@177.14 ControlDecode.scala 80:17:@191.16 ControlDecode.scala 91:17:@205.18 ControlDecode.scala 102:17:@219.20 ControlDecode.scala 113:17:@231.20]
    io_branch <= _GEN_51 @[ControlDecode.scala 26:15:@122.6 ControlDecode.scala 37:15:@136.8 ControlDecode.scala 48:15:@150.10 ControlDecode.scala 59:15:@164.12 ControlDecode.scala 70:15:@178.14 ControlDecode.scala 81:15:@192.16 ControlDecode.scala 92:15:@206.18 ControlDecode.scala 103:15:@220.20 ControlDecode.scala 114:15:@232.20]
    io_memRead <= _GEN_52 @[ControlDecode.scala 27:16:@123.6 ControlDecode.scala 38:16:@137.8 ControlDecode.scala 49:16:@151.10 ControlDecode.scala 60:16:@165.12 ControlDecode.scala 71:16:@179.14 ControlDecode.scala 82:16:@193.16 ControlDecode.scala 93:16:@207.18 ControlDecode.scala 104:16:@221.20 ControlDecode.scala 115:16:@233.20]
    io_regWrite <= _GEN_53 @[ControlDecode.scala 28:17:@124.6 ControlDecode.scala 39:17:@138.8 ControlDecode.scala 50:17:@152.10 ControlDecode.scala 61:17:@166.12 ControlDecode.scala 72:17:@180.14 ControlDecode.scala 83:17:@194.16 ControlDecode.scala 94:17:@208.18 ControlDecode.scala 105:17:@222.20 ControlDecode.scala 116:17:@234.20]
    io_memToReg <= _GEN_52 @[ControlDecode.scala 29:17:@125.6 ControlDecode.scala 40:17:@139.8 ControlDecode.scala 51:17:@153.10 ControlDecode.scala 62:17:@167.12 ControlDecode.scala 73:17:@181.14 ControlDecode.scala 84:17:@195.16 ControlDecode.scala 95:17:@209.18 ControlDecode.scala 106:17:@223.20 ControlDecode.scala 117:17:@235.20]
    io_aluOp <= _GEN_54 @[ControlDecode.scala 30:14:@126.6 ControlDecode.scala 41:14:@140.8 ControlDecode.scala 52:14:@154.10 ControlDecode.scala 63:14:@168.12 ControlDecode.scala 74:14:@182.14 ControlDecode.scala 85:14:@196.16 ControlDecode.scala 96:14:@210.18 ControlDecode.scala 107:14:@224.20 ControlDecode.scala 118:14:@236.20]
    io_oprA <= _GEN_55 @[ControlDecode.scala 31:13:@127.6 ControlDecode.scala 42:13:@141.8 ControlDecode.scala 53:13:@155.10 ControlDecode.scala 64:13:@169.12 ControlDecode.scala 75:13:@183.14 ControlDecode.scala 86:13:@197.16 ControlDecode.scala 97:13:@211.18 ControlDecode.scala 108:13:@225.20 ControlDecode.scala 119:13:@237.20]
    io_oprB <= _GEN_56 @[ControlDecode.scala 32:13:@128.6 ControlDecode.scala 43:13:@142.8 ControlDecode.scala 54:13:@156.10 ControlDecode.scala 65:13:@170.12 ControlDecode.scala 76:13:@184.14 ControlDecode.scala 87:13:@198.16 ControlDecode.scala 98:13:@212.18 ControlDecode.scala 109:13:@226.20 ControlDecode.scala 120:13:@238.20]
    io_extendSel <= _GEN_57 @[ControlDecode.scala 33:18:@129.6 ControlDecode.scala 44:18:@143.8 ControlDecode.scala 55:18:@157.10 ControlDecode.scala 66:18:@171.12 ControlDecode.scala 77:18:@185.14 ControlDecode.scala 88:18:@199.16 ControlDecode.scala 99:18:@213.18 ControlDecode.scala 110:18:@227.20 ControlDecode.scala 121:18:@239.20]
    io_nextPcSel <= _GEN_58 @[ControlDecode.scala 34:18:@130.6 ControlDecode.scala 45:18:@144.8 ControlDecode.scala 56:18:@158.10 ControlDecode.scala 67:18:@172.12 ControlDecode.scala 78:18:@186.14 ControlDecode.scala 89:18:@200.16 ControlDecode.scala 100:18:@214.18 ControlDecode.scala 111:18:@228.20 ControlDecode.scala 122:18:@240.20]

  module Control : @[:@243.2]
    input clock : Clock @[:@244.4]
    input reset : UInt<1> @[:@245.4]
    input io_opcode : UInt<7> @[:@246.4]
    output io_memWrite : UInt<1> @[:@246.4]
    output io_branch : UInt<1> @[:@246.4]
    output io_memRead : UInt<1> @[:@246.4]
    output io_regWrite : UInt<1> @[:@246.4]
    output io_memToReg : UInt<1> @[:@246.4]
    output io_aluOp : UInt<3> @[:@246.4]
    output io_oprA : UInt<2> @[:@246.4]
    output io_oprB : UInt<1> @[:@246.4]
    output io_extendSel : UInt<2> @[:@246.4]
    output io_nextPcSel : UInt<2> @[:@246.4]
  
    inst typeDecode of Type_Decode @[Control.scala 17:26:@248.4]
    inst CtrlDecode of ControlDecode @[Control.scala 18:26:@251.4]
    io_memWrite <= CtrlDecode.io_memWrite @[Control.scala 29:15:@263.4]
    io_branch <= CtrlDecode.io_branch @[Control.scala 30:13:@264.4]
    io_memRead <= CtrlDecode.io_memRead @[Control.scala 31:14:@265.4]
    io_regWrite <= CtrlDecode.io_regWrite @[Control.scala 32:15:@266.4]
    io_memToReg <= CtrlDecode.io_memToReg @[Control.scala 33:15:@267.4]
    io_aluOp <= CtrlDecode.io_aluOp @[Control.scala 34:12:@268.4]
    io_oprA <= CtrlDecode.io_oprA @[Control.scala 35:11:@269.4]
    io_oprB <= CtrlDecode.io_oprB @[Control.scala 36:11:@270.4]
    io_extendSel <= CtrlDecode.io_extendSel @[Control.scala 37:16:@271.4]
    io_nextPcSel <= CtrlDecode.io_nextPcSel @[Control.scala 38:16:@272.4]
    typeDecode.clock <= clock @[:@249.4]
    typeDecode.reset <= reset @[:@250.4]
    typeDecode.io_opcode <= io_opcode @[Control.scala 20:24:@254.4]
    CtrlDecode.clock <= clock @[:@252.4]
    CtrlDecode.reset <= reset @[:@253.4]
    CtrlDecode.io_r <= typeDecode.io_r @[Control.scala 21:19:@255.4]
    CtrlDecode.io_load <= typeDecode.io_load @[Control.scala 22:22:@256.4]
    CtrlDecode.io_store <= typeDecode.io_store @[Control.scala 23:23:@257.4]
    CtrlDecode.io_br <= typeDecode.io_branch @[Control.scala 24:20:@258.4]
    CtrlDecode.io_i <= typeDecode.io_i @[Control.scala 25:19:@259.4]
    CtrlDecode.io_jal <= typeDecode.io_jal @[Control.scala 26:21:@260.4]
    CtrlDecode.io_jalr <= typeDecode.io_jalr @[Control.scala 27:22:@261.4]
    CtrlDecode.io_lui <= typeDecode.io_lui @[Control.scala 28:21:@262.4]
